<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: dsi_common_f47.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('dsi__common__f47_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">dsi_common_f47.h File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;<a class="el" href="common_8h_source.html">libopencm3/cm3/common.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="stm32_2memorymap_8h_source.html">libopencm3/stm32/memorymap.h</a>&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for dsi_common_f47.h:</div>
<div class="dyncontent">
<div class="center"><img src="dsi__common__f47_8h__incl.png" border="0" usemap="#adsi__common__f47_8h" alt=""/></div>
<map name="adsi__common__f47_8h" id="adsi__common__f47_8h">
<area shape="rect" title=" " alt="" coords="157,5,302,32"/>
<area shape="rect" href="common_8h.html" title=" " alt="" coords="5,80,208,107"/>
<area shape="rect" href="stm32_2memorymap_8h.html" title=" " alt="" coords="232,80,475,107"/>
<area shape="rect" title=" " alt="" coords="21,155,91,181"/>
<area shape="rect" title=" " alt="" coords="116,155,199,181"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="dsi__common__f47_8h__dep__incl.png" border="0" usemap="#adsi__common__f47_8hdep" alt=""/></div>
<map name="adsi__common__f47_8hdep" id="adsi__common__f47_8hdep">
<area shape="rect" title=" " alt="" coords="21,5,166,32"/>
<area shape="rect" href="dsi_8h.html" title=" " alt="" coords="5,80,59,107"/>
<area shape="rect" href="dsi__common__f47_8c.html" title=" " alt="" coords="83,80,227,107"/>
</map>
</div>
</div>
<p><a href="dsi__common__f47_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a0693c387953a3289d9a856f800ba7630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dsi__common__f47_8h.html#a0693c387953a3289d9a856f800ba7630">DSI_H</a></td></tr>
<tr class="separator:a0693c387953a3289d9a856f800ba7630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecd0c2da63b076f34da0d277b5d04c27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaecd0c2da63b076f34da0d277b5d04c27">DSI_VR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x0U)</td></tr>
<tr class="memdesc:gaecd0c2da63b076f34da0d277b5d04c27"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Version Register.  <a href="group__dsi__defines.html#gaecd0c2da63b076f34da0d277b5d04c27">More...</a><br /></td></tr>
<tr class="separator:gaecd0c2da63b076f34da0d277b5d04c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e3204194cd32776b4efb2afce9f088a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga4e3204194cd32776b4efb2afce9f088a">DSI_CR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x4U)</td></tr>
<tr class="memdesc:ga4e3204194cd32776b4efb2afce9f088a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Control Register.  <a href="group__dsi__defines.html#ga4e3204194cd32776b4efb2afce9f088a">More...</a><br /></td></tr>
<tr class="separator:ga4e3204194cd32776b4efb2afce9f088a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac68ad8c3542ffce9e90f7c4d0200f08c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gac68ad8c3542ffce9e90f7c4d0200f08c">DSI_CR_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gac68ad8c3542ffce9e90f7c4d0200f08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5065ce137da48b5f0a07a557391c8f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gad5065ce137da48b5f0a07a557391c8f9">DSI_CCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x8U)</td></tr>
<tr class="memdesc:gad5065ce137da48b5f0a07a557391c8f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Clock Control Register.  <a href="group__dsi__defines.html#gad5065ce137da48b5f0a07a557391c8f9">More...</a><br /></td></tr>
<tr class="separator:gad5065ce137da48b5f0a07a557391c8f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e47ebf1cb9787bfd9d4b7ec339388c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga3e47ebf1cb9787bfd9d4b7ec339388c3">DSI_CCR_TOCKDIV_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga3e47ebf1cb9787bfd9d4b7ec339388c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga209f45444ab4c3438c3fce211059093b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga209f45444ab4c3438c3fce211059093b">DSI_CCR_TOCKDIV_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="separator:ga209f45444ab4c3438c3fce211059093b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c8342a900ccbcc17b40670f18e40dce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga1c8342a900ccbcc17b40670f18e40dce">DSI_CCR_TXECKDIV_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1c8342a900ccbcc17b40670f18e40dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa40282f2acc6fc2eda51c73eb97e690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaaa40282f2acc6fc2eda51c73eb97e690">DSI_CCR_TXECKDIV_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="separator:gaaa40282f2acc6fc2eda51c73eb97e690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa89b089c486bbf8cbc5bf2c8ea886889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaa89b089c486bbf8cbc5bf2c8ea886889">DSI_LVCIDR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0xcU)</td></tr>
<tr class="memdesc:gaa89b089c486bbf8cbc5bf2c8ea886889"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host LTDC VCID Register.  <a href="group__dsi__defines.html#gaa89b089c486bbf8cbc5bf2c8ea886889">More...</a><br /></td></tr>
<tr class="separator:gaa89b089c486bbf8cbc5bf2c8ea886889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9078969a6445bbcd07268acde0af67c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga9078969a6445bbcd07268acde0af67c9">DSI_LVCIDR_VCID_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga9078969a6445bbcd07268acde0af67c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadccc5e82c670ec03a640bae9aaf31aee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gadccc5e82c670ec03a640bae9aaf31aee">DSI_LVCIDR_VCID_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gadccc5e82c670ec03a640bae9aaf31aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dad6a31bd67fe5b552e14f20367adbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga0dad6a31bd67fe5b552e14f20367adbe">DSI_LCOLCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x10U)</td></tr>
<tr class="memdesc:ga0dad6a31bd67fe5b552e14f20367adbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host LTDC Color Coding Register.  <a href="group__dsi__defines.html#ga0dad6a31bd67fe5b552e14f20367adbe">More...</a><br /></td></tr>
<tr class="separator:ga0dad6a31bd67fe5b552e14f20367adbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49bdbd63ebaf7995f7b0978b2c76d4fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga49bdbd63ebaf7995f7b0978b2c76d4fa">DSI_LCOLCR_LPE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga49bdbd63ebaf7995f7b0978b2c76d4fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a0f8d13a8487df565c6b9481cb465d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gac9a0f8d13a8487df565c6b9481cb465d">DSI_LCOLCR_COLC_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac9a0f8d13a8487df565c6b9481cb465d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf74dc18a9e1f56573b4d5d58df1b636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaaf74dc18a9e1f56573b4d5d58df1b636">DSI_LCOLCR_COLC_MASK</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="separator:gaaf74dc18a9e1f56573b4d5d58df1b636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87db604a5805196941b573415650c554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga87db604a5805196941b573415650c554">DSI_LPCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x14U)</td></tr>
<tr class="memdesc:ga87db604a5805196941b573415650c554"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host LTDC Polarity Configuration Register.  <a href="group__dsi__defines.html#ga87db604a5805196941b573415650c554">More...</a><br /></td></tr>
<tr class="separator:ga87db604a5805196941b573415650c554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7707e575e587e64192cb6ca28607f8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga7707e575e587e64192cb6ca28607f8ae">DSI_LPCR_HSP</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga7707e575e587e64192cb6ca28607f8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga127369d58058244ea3d016c3abd43836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga127369d58058244ea3d016c3abd43836">DSI_LPCR_VSP</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga127369d58058244ea3d016c3abd43836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3027390fb854b893c6bb6754a892781f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga3027390fb854b893c6bb6754a892781f">DSI_LPCR_DEP</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga3027390fb854b893c6bb6754a892781f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a445b19bd6f5c5d2da34a58e11e41b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga69a445b19bd6f5c5d2da34a58e11e41b">DSI_LPMCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x18U)</td></tr>
<tr class="memdesc:ga69a445b19bd6f5c5d2da34a58e11e41b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Low-power Configuration Register.  <a href="group__dsi__defines.html#ga69a445b19bd6f5c5d2da34a58e11e41b">More...</a><br /></td></tr>
<tr class="separator:ga69a445b19bd6f5c5d2da34a58e11e41b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga434d312224132278d96ce96a4e06754c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga434d312224132278d96ce96a4e06754c">DSI_LPMCR_LPSIZE_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga434d312224132278d96ce96a4e06754c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26de9d72b4180b703a6b023545b6312d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga26de9d72b4180b703a6b023545b6312d">DSI_LPMCR_LPSIZE_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="separator:ga26de9d72b4180b703a6b023545b6312d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d55cf2d7621c6f481fef3e61a89db1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga0d55cf2d7621c6f481fef3e61a89db1b">DSI_LPMCR_VLPSIZE_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0d55cf2d7621c6f481fef3e61a89db1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5be4b9ad8e6e9fa6939238ea63b6769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gae5be4b9ad8e6e9fa6939238ea63b6769">DSI_LPMCR_VLPSIZE_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="separator:gae5be4b9ad8e6e9fa6939238ea63b6769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb78b3aae214a2d67f6ce94e4910dd48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gadb78b3aae214a2d67f6ce94e4910dd48">DSI_PCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x2cU)</td></tr>
<tr class="memdesc:gadb78b3aae214a2d67f6ce94e4910dd48"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Protocol Configuration Register.  <a href="group__dsi__defines.html#gadb78b3aae214a2d67f6ce94e4910dd48">More...</a><br /></td></tr>
<tr class="separator:gadb78b3aae214a2d67f6ce94e4910dd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32ec2c9fcb4c6f81b7c4f3ae407d51fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga32ec2c9fcb4c6f81b7c4f3ae407d51fd">DSI_PCR_CRCRXE</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga32ec2c9fcb4c6f81b7c4f3ae407d51fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bbf08fa558692ff2b95dc46d68e2bee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga7bbf08fa558692ff2b95dc46d68e2bee">DSI_PCR_ECCRXE</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga7bbf08fa558692ff2b95dc46d68e2bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab84237e059071fea54ad39e86ee273ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gab84237e059071fea54ad39e86ee273ac">DSI_PCR_BTAE</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:gab84237e059071fea54ad39e86ee273ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb7ba4a8879877d5bf8506dfe747cdfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gabb7ba4a8879877d5bf8506dfe747cdfa">DSI_PCR_ETRXE</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gabb7ba4a8879877d5bf8506dfe747cdfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fda7155667fc35420e26d7ab723c4a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga2fda7155667fc35420e26d7ab723c4a1">DSI_PCR_ETTXE</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga2fda7155667fc35420e26d7ab723c4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14b2f9ff4310815409f37195aa714c68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga14b2f9ff4310815409f37195aa714c68">DSI_GVCIDR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x30U)</td></tr>
<tr class="memdesc:ga14b2f9ff4310815409f37195aa714c68"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Generic VCID Register.  <a href="group__dsi__defines.html#ga14b2f9ff4310815409f37195aa714c68">More...</a><br /></td></tr>
<tr class="separator:ga14b2f9ff4310815409f37195aa714c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad3abfcab6bc41374b1414c08d2b853e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaad3abfcab6bc41374b1414c08d2b853e">DSI_GVCIDR_VCID_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaad3abfcab6bc41374b1414c08d2b853e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8ab011bf59b488b2597e2a80b312758"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaf8ab011bf59b488b2597e2a80b312758">DSI_GVCIDR_VCID_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gaf8ab011bf59b488b2597e2a80b312758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5b23e9c401acf6fe39f03423693aab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gad5b23e9c401acf6fe39f03423693aab1">DSI_MCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x34U)</td></tr>
<tr class="memdesc:gad5b23e9c401acf6fe39f03423693aab1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host mode Configuration Register.  <a href="group__dsi__defines.html#gad5b23e9c401acf6fe39f03423693aab1">More...</a><br /></td></tr>
<tr class="separator:gad5b23e9c401acf6fe39f03423693aab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e4112f3c3602dd72b83484ce4bae612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga8e4112f3c3602dd72b83484ce4bae612">DSI_MCR_CMDM</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga8e4112f3c3602dd72b83484ce4bae612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b641bb688cfbaefcf6553e99ee5609e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga6b641bb688cfbaefcf6553e99ee5609e">DSI_VMCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x38U)</td></tr>
<tr class="memdesc:ga6b641bb688cfbaefcf6553e99ee5609e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Video mode Configuration Register.  <a href="group__dsi__defines.html#ga6b641bb688cfbaefcf6553e99ee5609e">More...</a><br /></td></tr>
<tr class="separator:ga6b641bb688cfbaefcf6553e99ee5609e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a6da0811a0de5e0a5cfc6c0d89cef74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga1a6da0811a0de5e0a5cfc6c0d89cef74">DSI_VMCR_PGO</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:ga1a6da0811a0de5e0a5cfc6c0d89cef74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a5a0902d6466d938a31dd8e2b8b50a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga3a5a0902d6466d938a31dd8e2b8b50a5">DSI_VMCR_PGM</a>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="separator:ga3a5a0902d6466d938a31dd8e2b8b50a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae92bce25052824488fdc774d2db18143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gae92bce25052824488fdc774d2db18143">DSI_VMCR_PGE</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:gae92bce25052824488fdc774d2db18143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c1242ea18fcfc34ec05152ff9e1db9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga9c1242ea18fcfc34ec05152ff9e1db9d">DSI_VMCR_LPCE</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="separator:ga9c1242ea18fcfc34ec05152ff9e1db9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedcc80d8adf4febf242270f170e4a033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaedcc80d8adf4febf242270f170e4a033">DSI_VMCR_FBTAAE</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:gaedcc80d8adf4febf242270f170e4a033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36e33972ced290e18ef71c6c1c53be6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga36e33972ced290e18ef71c6c1c53be6a">DSI_VMCR_LPHFPE</a>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="separator:ga36e33972ced290e18ef71c6c1c53be6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3da6d0ac36b043661ae8bd095ee104f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gab3da6d0ac36b043661ae8bd095ee104f">DSI_VMCR_LPHBPE</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:gab3da6d0ac36b043661ae8bd095ee104f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf37cc4e193fc0fa2e8b8284c8f116119"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaf37cc4e193fc0fa2e8b8284c8f116119">DSI_VMCR_LPVAE</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:gaf37cc4e193fc0fa2e8b8284c8f116119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5855d38dabf3d7fb5201493088779cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gad5855d38dabf3d7fb5201493088779cb">DSI_VMCR_LPVFPE</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:gad5855d38dabf3d7fb5201493088779cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga494200eb86450d27da438512391b66c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga494200eb86450d27da438512391b66c8">DSI_VMCR_LPVBPE</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga494200eb86450d27da438512391b66c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b5e0f67eb2a8aaaf54d5493969f6cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga4b5e0f67eb2a8aaaf54d5493969f6cae">DSI_VMCR_LPVSAE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga4b5e0f67eb2a8aaaf54d5493969f6cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb21a13f9d9e8ca16f18eb167bcd363c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gabb21a13f9d9e8ca16f18eb167bcd363c">DSI_VMCR_VMT_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gabb21a13f9d9e8ca16f18eb167bcd363c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0722f9cfca6afbb4a177aae2191c5ab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga0722f9cfca6afbb4a177aae2191c5ab2">DSI_VMCR_VMT_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga0722f9cfca6afbb4a177aae2191c5ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b351fc3102fe897c2e044b566321599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga8b351fc3102fe897c2e044b566321599">DSI_VMCR_VMT_NON_BURST_PULSE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga8b351fc3102fe897c2e044b566321599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf272a94f7a3a859bb233897ed65de765"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaf272a94f7a3a859bb233897ed65de765">DSI_VMCR_VMT_NON_BURSE_EVENT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaf272a94f7a3a859bb233897ed65de765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc4ab8258017e7106b95f5f7507ccd9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gabc4ab8258017e7106b95f5f7507ccd9b">DSI_VMCR_VMT_BURST</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:gabc4ab8258017e7106b95f5f7507ccd9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41e9279eba79743a54518a8b42db66c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga41e9279eba79743a54518a8b42db66c7">DSI_VPCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x3CU)</td></tr>
<tr class="memdesc:ga41e9279eba79743a54518a8b42db66c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Video Packet Configuration Register.  <a href="group__dsi__defines.html#ga41e9279eba79743a54518a8b42db66c7">More...</a><br /></td></tr>
<tr class="separator:ga41e9279eba79743a54518a8b42db66c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24ad8cac8a67a0ba82a0cfeab01a1947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga24ad8cac8a67a0ba82a0cfeab01a1947">DSI_VPCR_VPSIZE_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga24ad8cac8a67a0ba82a0cfeab01a1947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52f63f0ff9c3fb9ce1bfaae07445f7b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga52f63f0ff9c3fb9ce1bfaae07445f7b8">DSI_VPCR_VPSIZE_MASK</a>&#160;&#160;&#160;0x3fff</td></tr>
<tr class="separator:ga52f63f0ff9c3fb9ce1bfaae07445f7b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e3b85e66074e5d6b23009224b402aa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga6e3b85e66074e5d6b23009224b402aa9">DSI_VCCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x40U)</td></tr>
<tr class="memdesc:ga6e3b85e66074e5d6b23009224b402aa9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Video Chunks Configuration Register.  <a href="group__dsi__defines.html#ga6e3b85e66074e5d6b23009224b402aa9">More...</a><br /></td></tr>
<tr class="separator:ga6e3b85e66074e5d6b23009224b402aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95d18d46e5d270060e5118dd4363bbe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga95d18d46e5d270060e5118dd4363bbe5">DSI_VCCR_NUMC_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga95d18d46e5d270060e5118dd4363bbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga235d2eead47782c14e0fbe84383f5eed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga235d2eead47782c14e0fbe84383f5eed">DSI_VCCR_NUMC_MASK</a>&#160;&#160;&#160;0x1fff</td></tr>
<tr class="separator:ga235d2eead47782c14e0fbe84383f5eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad7769d494640c88d35a6e4d422633c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga6ad7769d494640c88d35a6e4d422633c">DSI_VNPCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x44U)</td></tr>
<tr class="memdesc:ga6ad7769d494640c88d35a6e4d422633c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Video Null Packet Configuration Register.  <a href="group__dsi__defines.html#ga6ad7769d494640c88d35a6e4d422633c">More...</a><br /></td></tr>
<tr class="separator:ga6ad7769d494640c88d35a6e4d422633c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dfe759a2ef72736d6e6f2caaa64ea51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga2dfe759a2ef72736d6e6f2caaa64ea51">DSI_VNPCR_NPSIZE_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga2dfe759a2ef72736d6e6f2caaa64ea51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga591275b4d5d21559ea1e5cc35f7c3178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga591275b4d5d21559ea1e5cc35f7c3178">DSI_VNPCR_NPSIZE_MASK</a>&#160;&#160;&#160;0x1fff</td></tr>
<tr class="separator:ga591275b4d5d21559ea1e5cc35f7c3178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52da6873192d03ff2b4725cd4cd1f6d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga52da6873192d03ff2b4725cd4cd1f6d5">DSI_VHSACR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x48U)</td></tr>
<tr class="memdesc:ga52da6873192d03ff2b4725cd4cd1f6d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Video HSA Configuration Register.  <a href="group__dsi__defines.html#ga52da6873192d03ff2b4725cd4cd1f6d5">More...</a><br /></td></tr>
<tr class="separator:ga52da6873192d03ff2b4725cd4cd1f6d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab900d34dcf37ad2a2c376674ad180c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gab900d34dcf37ad2a2c376674ad180c54">DSI_VHSACR_HSA_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab900d34dcf37ad2a2c376674ad180c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga289783f98765488c4e249ff009c9467f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga289783f98765488c4e249ff009c9467f">DSI_VHSACR_HSA_MASK</a>&#160;&#160;&#160;0xfff</td></tr>
<tr class="separator:ga289783f98765488c4e249ff009c9467f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf2ebb4629a427226c76ad25fb912522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gadf2ebb4629a427226c76ad25fb912522">DSI_VHBPCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x4CU)</td></tr>
<tr class="memdesc:gadf2ebb4629a427226c76ad25fb912522"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Video HBP Configuration Register.  <a href="group__dsi__defines.html#gadf2ebb4629a427226c76ad25fb912522">More...</a><br /></td></tr>
<tr class="separator:gadf2ebb4629a427226c76ad25fb912522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga173a76c76d94c989d12e9b7c61c7b2f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga173a76c76d94c989d12e9b7c61c7b2f5">DSI_VHBPCR_HBP_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga173a76c76d94c989d12e9b7c61c7b2f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac595d3af5358c1ec94b7a1526805e7dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gac595d3af5358c1ec94b7a1526805e7dd">DSI_VHBPCR_HBP_MASK</a>&#160;&#160;&#160;0xfff</td></tr>
<tr class="separator:gac595d3af5358c1ec94b7a1526805e7dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5afd04cfc6d2191afe43704b0d1ea70e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga5afd04cfc6d2191afe43704b0d1ea70e">DSI_VLCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x50U)</td></tr>
<tr class="memdesc:ga5afd04cfc6d2191afe43704b0d1ea70e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Video Line Configuration Register.  <a href="group__dsi__defines.html#ga5afd04cfc6d2191afe43704b0d1ea70e">More...</a><br /></td></tr>
<tr class="separator:ga5afd04cfc6d2191afe43704b0d1ea70e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd55282af6bd1d49bfbd99c85de1df76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gacd55282af6bd1d49bfbd99c85de1df76">DSI_VLCR_HLINE_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gacd55282af6bd1d49bfbd99c85de1df76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga191f0034a91239948597e29ca50cf99d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga191f0034a91239948597e29ca50cf99d">DSI_VLCR_HLINE_MASK</a>&#160;&#160;&#160;0x7fff</td></tr>
<tr class="separator:ga191f0034a91239948597e29ca50cf99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf3c3524877f5bfa443401bf7225b606"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gabf3c3524877f5bfa443401bf7225b606">DSI_VVSACR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x54U)</td></tr>
<tr class="memdesc:gabf3c3524877f5bfa443401bf7225b606"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Video VSA Configuration Register.  <a href="group__dsi__defines.html#gabf3c3524877f5bfa443401bf7225b606">More...</a><br /></td></tr>
<tr class="separator:gabf3c3524877f5bfa443401bf7225b606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae523d1fa45fbec6f0b661f2ad2ef2fcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gae523d1fa45fbec6f0b661f2ad2ef2fcd">DSI_VVSACR_VSA_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gae523d1fa45fbec6f0b661f2ad2ef2fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba661b23009ae507db3d0888785fa010"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaba661b23009ae507db3d0888785fa010">DSI_VVSACR_VSA_MASK</a>&#160;&#160;&#160;0x3ff</td></tr>
<tr class="separator:gaba661b23009ae507db3d0888785fa010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf47a47e3bb7eb415e8fb1436efeb185f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaf47a47e3bb7eb415e8fb1436efeb185f">DSI_VVBPCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x58U)</td></tr>
<tr class="memdesc:gaf47a47e3bb7eb415e8fb1436efeb185f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Video VBP Configuration Register.  <a href="group__dsi__defines.html#gaf47a47e3bb7eb415e8fb1436efeb185f">More...</a><br /></td></tr>
<tr class="separator:gaf47a47e3bb7eb415e8fb1436efeb185f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga042bc54cf8cb60588df87cb5a802c2d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga042bc54cf8cb60588df87cb5a802c2d8">DSI_VVBPCR_VBP_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga042bc54cf8cb60588df87cb5a802c2d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8193b44974231782cbfc3231703b8b8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga8193b44974231782cbfc3231703b8b8d">DSI_VVBPCR_VBP_MASK</a>&#160;&#160;&#160;0x3ff</td></tr>
<tr class="separator:ga8193b44974231782cbfc3231703b8b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab574b1c52280469bb7d901971c079c79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gab574b1c52280469bb7d901971c079c79">DSI_VVFPCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x5CU)</td></tr>
<tr class="memdesc:gab574b1c52280469bb7d901971c079c79"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Video VFP Configuration Register.  <a href="group__dsi__defines.html#gab574b1c52280469bb7d901971c079c79">More...</a><br /></td></tr>
<tr class="separator:gab574b1c52280469bb7d901971c079c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1d616a8200e43eb67a979856f12c44f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gab1d616a8200e43eb67a979856f12c44f">DSI_VVFPCR_VFP_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab1d616a8200e43eb67a979856f12c44f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc7da4469803fc3754f384a9b9d4027e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gacc7da4469803fc3754f384a9b9d4027e">DSI_VVFPCR_VFP_MASK</a>&#160;&#160;&#160;0x3ff</td></tr>
<tr class="separator:gacc7da4469803fc3754f384a9b9d4027e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfd274cefb2c80869f9081d2050d5e81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gadfd274cefb2c80869f9081d2050d5e81">DSI_VVACR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x60U)</td></tr>
<tr class="memdesc:gadfd274cefb2c80869f9081d2050d5e81"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Video VA Configuration Register.  <a href="group__dsi__defines.html#gadfd274cefb2c80869f9081d2050d5e81">More...</a><br /></td></tr>
<tr class="separator:gadfd274cefb2c80869f9081d2050d5e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5deb51f83a80d37018b9d541b9f56f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaa5deb51f83a80d37018b9d541b9f56f7">DSI_VVACR_VA_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaa5deb51f83a80d37018b9d541b9f56f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab914d05cd58152c2759b5eb2ec95eade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gab914d05cd58152c2759b5eb2ec95eade">DSI_VVACR_VA_MASK</a>&#160;&#160;&#160;0x3fff</td></tr>
<tr class="separator:gab914d05cd58152c2759b5eb2ec95eade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad30e78734567c2d1bf33c17077304bdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gad30e78734567c2d1bf33c17077304bdf">DSI_LCCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x64U)</td></tr>
<tr class="memdesc:gad30e78734567c2d1bf33c17077304bdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host LTDC Command Configuration Register.  <a href="group__dsi__defines.html#gad30e78734567c2d1bf33c17077304bdf">More...</a><br /></td></tr>
<tr class="separator:gad30e78734567c2d1bf33c17077304bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7131d1f39584e57dd9abe73ee44ca6e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga7131d1f39584e57dd9abe73ee44ca6e9">DSI_LCCR_CMDSIZE_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga7131d1f39584e57dd9abe73ee44ca6e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50ec68c262d3463f1e104e79ec1c1e95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga50ec68c262d3463f1e104e79ec1c1e95">DSI_LCCR_CMDSIZE_MASK</a>&#160;&#160;&#160;0xffff</td></tr>
<tr class="separator:ga50ec68c262d3463f1e104e79ec1c1e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c7f50f68958dbd580c322a62c678767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga8c7f50f68958dbd580c322a62c678767">DSI_CMCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x68U)</td></tr>
<tr class="memdesc:ga8c7f50f68958dbd580c322a62c678767"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Command mode Configuration Register.  <a href="group__dsi__defines.html#ga8c7f50f68958dbd580c322a62c678767">More...</a><br /></td></tr>
<tr class="separator:ga8c7f50f68958dbd580c322a62c678767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad10d9dcd4fe554899f9193e981dc5023"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gad10d9dcd4fe554899f9193e981dc5023">DSI_CMCR_MRDPS</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:gad10d9dcd4fe554899f9193e981dc5023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50cfd6e793d5c91d8116482fabd780af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga50cfd6e793d5c91d8116482fabd780af">DSI_CMCR_DLWTX</a>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="separator:ga50cfd6e793d5c91d8116482fabd780af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaef15fba26b09dd5a2ec30c11aa37e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaaef15fba26b09dd5a2ec30c11aa37e85">DSI_CMCR_DSR0TX</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:gaaef15fba26b09dd5a2ec30c11aa37e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4477c9a908c076ab54faa81d50b9bf2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga4477c9a908c076ab54faa81d50b9bf2a">DSI_CMCR_DSW1TX</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga4477c9a908c076ab54faa81d50b9bf2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82286c89793e7d5744965e96823f44eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga82286c89793e7d5744965e96823f44eb">DSI_CMCR_DSW0TX</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga82286c89793e7d5744965e96823f44eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b26f5a7d0f486c7016e908731659da4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga7b26f5a7d0f486c7016e908731659da4">DSI_CMCR_GLWTX</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:ga7b26f5a7d0f486c7016e908731659da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e9e8011027f5265cb62aaf9cf4d0cd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga3e9e8011027f5265cb62aaf9cf4d0cd3">DSI_CMCR_GSR2TX</a>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="separator:ga3e9e8011027f5265cb62aaf9cf4d0cd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ae55af5054595b961da557b63c04f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gac4ae55af5054595b961da557b63c04f0">DSI_CMCR_GSR1TX</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:gac4ae55af5054595b961da557b63c04f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa903db3e77077ef3de1bc8582a28ade5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaa903db3e77077ef3de1bc8582a28ade5">DSI_CMCR_GSR0TX</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:gaa903db3e77077ef3de1bc8582a28ade5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga584660cee46362755734bd0e9883284d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga584660cee46362755734bd0e9883284d">DSI_CMCR_GSW2TX</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:ga584660cee46362755734bd0e9883284d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa1f337a1e7ac088be31a9f2a61f4ad2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gafa1f337a1e7ac088be31a9f2a61f4ad2">DSI_CMCR_GSW1TX</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:gafa1f337a1e7ac088be31a9f2a61f4ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga042e16d076d9c62da41ee6d4906ca20d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga042e16d076d9c62da41ee6d4906ca20d">DSI_CMCR_GSW0TX</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga042e16d076d9c62da41ee6d4906ca20d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fc32c8658625982e9d98508a35e66d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga4fc32c8658625982e9d98508a35e66d0">DSI_CMCR_ARE</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga4fc32c8658625982e9d98508a35e66d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae165e8743a68833d00260b094eba86f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gae165e8743a68833d00260b094eba86f9">DSI_CMCR_TEARE</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gae165e8743a68833d00260b094eba86f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ea9e833717bb84acb2d42555385eb2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga8ea9e833717bb84acb2d42555385eb2b">DSI_GHCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x6CU)</td></tr>
<tr class="memdesc:ga8ea9e833717bb84acb2d42555385eb2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Generic Header Configuration Register.  <a href="group__dsi__defines.html#ga8ea9e833717bb84acb2d42555385eb2b">More...</a><br /></td></tr>
<tr class="separator:ga8ea9e833717bb84acb2d42555385eb2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf67bb4f895b1cdde5633659aec50b8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gabf67bb4f895b1cdde5633659aec50b8a">DSI_GHCR_WCMSB_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gabf67bb4f895b1cdde5633659aec50b8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6886a377bf1f390e0662076ca03d0f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga6886a377bf1f390e0662076ca03d0f03">DSI_GHCR_WCMSB_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="separator:ga6886a377bf1f390e0662076ca03d0f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65942620a985c853111e6ce24b827544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga65942620a985c853111e6ce24b827544">DSI_GHCR_WCLSB_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga65942620a985c853111e6ce24b827544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbc83efc116a5a2c5b08a0140570483c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gafbc83efc116a5a2c5b08a0140570483c">DSI_GHCR_WCLSB_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="separator:gafbc83efc116a5a2c5b08a0140570483c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f15e0d6dab97113586250f9738817a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga8f15e0d6dab97113586250f9738817a5">DSI_GHCR_DATA1_SHIFT</a>&#160;&#160;&#160;16	/* data 1 in 'short' mode */</td></tr>
<tr class="separator:ga8f15e0d6dab97113586250f9738817a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69f85a53082eb0da790e2a104af2b5ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga69f85a53082eb0da790e2a104af2b5ac">DSI_GHCR_DATA1_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="separator:ga69f85a53082eb0da790e2a104af2b5ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf486a9173ccc83cf0d35049f33f223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaacf486a9173ccc83cf0d35049f33f223">DSI_GHCR_DATA0_SHIFT</a>&#160;&#160;&#160;8	/* data 0 in 'short' mode */</td></tr>
<tr class="separator:gaacf486a9173ccc83cf0d35049f33f223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf3ceb100fc6d7bf898a33a07420b5cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gabf3ceb100fc6d7bf898a33a07420b5cc">DSI_GHCR_DATA0_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="separator:gabf3ceb100fc6d7bf898a33a07420b5cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27823ae3424124a887ea1b659c7494f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga27823ae3424124a887ea1b659c7494f5">DSI_GHCR_VCID_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga27823ae3424124a887ea1b659c7494f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf583df00968188d6f92a687e4ffb0ee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaf583df00968188d6f92a687e4ffb0ee1">DSI_GHCR_VCID_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gaf583df00968188d6f92a687e4ffb0ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ed8f253c601b829a626a482933ad50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gac4ed8f253c601b829a626a482933ad50">DSI_GHCR_DT_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac4ed8f253c601b829a626a482933ad50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga292e25344e95bb0e9d1e42dfd10524b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga292e25344e95bb0e9d1e42dfd10524b0">DSI_GHCR_DT_MASK</a>&#160;&#160;&#160;0x3f</td></tr>
<tr class="separator:ga292e25344e95bb0e9d1e42dfd10524b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a71a6aecd08aa768cd2357fcd88f666"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga9a71a6aecd08aa768cd2357fcd88f666">DSI_GPDR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x70U)</td></tr>
<tr class="memdesc:ga9a71a6aecd08aa768cd2357fcd88f666"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Generic Payload Data Register.  <a href="group__dsi__defines.html#ga9a71a6aecd08aa768cd2357fcd88f666">More...</a><br /></td></tr>
<tr class="separator:ga9a71a6aecd08aa768cd2357fcd88f666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b3765635c48fd1c2199218e49843c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gac7b3765635c48fd1c2199218e49843c7">DSI_GPDR_BYTE4_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gac7b3765635c48fd1c2199218e49843c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38edef730728d525f682e36ea6037813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga38edef730728d525f682e36ea6037813">DSI_GPDR_BYTE4_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="separator:ga38edef730728d525f682e36ea6037813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1597f3b9ee8374e95507b1c04644f8a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga1597f3b9ee8374e95507b1c04644f8a6">DSI_GPDR_BYTE3_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga1597f3b9ee8374e95507b1c04644f8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c0f234c1d9c903ef26a73ae3d9b84d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga10c0f234c1d9c903ef26a73ae3d9b84d">DSI_GPDR_BYTE3_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="separator:ga10c0f234c1d9c903ef26a73ae3d9b84d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f1d7084fb727f19b52eba0bade09b39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga1f1d7084fb727f19b52eba0bade09b39">DSI_GPDR_BYTE2_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga1f1d7084fb727f19b52eba0bade09b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe47212f9d4457376e84659aef0ab0ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gafe47212f9d4457376e84659aef0ab0ea">DSI_GPDR_BYTE2_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="separator:gafe47212f9d4457376e84659aef0ab0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99376dac85dda88e2d68e1c8a4f9193b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga99376dac85dda88e2d68e1c8a4f9193b">DSI_GPDR_BYTE1_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga99376dac85dda88e2d68e1c8a4f9193b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabad77af9c06a6c83abae774031afaece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gabad77af9c06a6c83abae774031afaece">DSI_GPDR_BYTE1_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="separator:gabad77af9c06a6c83abae774031afaece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0454571115d4561a957563b27003c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga1f0454571115d4561a957563b27003c0">DSI_GPSR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x74U)</td></tr>
<tr class="memdesc:ga1f0454571115d4561a957563b27003c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Generate Packet Status Register.  <a href="group__dsi__defines.html#ga1f0454571115d4561a957563b27003c0">More...</a><br /></td></tr>
<tr class="separator:ga1f0454571115d4561a957563b27003c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga088901669e97de93f6b2d18434c56bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga088901669e97de93f6b2d18434c56bf7">DSI_GPSR_RCB</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga088901669e97de93f6b2d18434c56bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6972ca8edca438fb9535d0983b02a8de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga6972ca8edca438fb9535d0983b02a8de">DSI_GPSR_PRDFF</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga6972ca8edca438fb9535d0983b02a8de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa57a8d5f638716c983a94eb05eefc0e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaa57a8d5f638716c983a94eb05eefc0e5">DSI_GPSR_PRDFE</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:gaa57a8d5f638716c983a94eb05eefc0e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf71660dc0ba37b59ea97f74c83871fa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaf71660dc0ba37b59ea97f74c83871fa2">DSI_GPSR_PWRFF</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:gaf71660dc0ba37b59ea97f74c83871fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5148df68ebe562b8583656d60d3b3906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga5148df68ebe562b8583656d60d3b3906">DSI_GPSR_PWRFE</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga5148df68ebe562b8583656d60d3b3906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17826ffd99b3be6acc8a3154828dbe85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga17826ffd99b3be6acc8a3154828dbe85">DSI_GPSR_CMDFF</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga17826ffd99b3be6acc8a3154828dbe85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9921b82e80f4c9524d5145d58c76d41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaa9921b82e80f4c9524d5145d58c76d41">DSI_GPSR_CMDFE</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gaa9921b82e80f4c9524d5145d58c76d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0839e8fff9a837b0c97aa91950c7c14c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga0839e8fff9a837b0c97aa91950c7c14c">DSI_TCCR0</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x78U)</td></tr>
<tr class="memdesc:ga0839e8fff9a837b0c97aa91950c7c14c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Timeout Counter Configuration Register.  <a href="group__dsi__defines.html#ga0839e8fff9a837b0c97aa91950c7c14c">More...</a><br /></td></tr>
<tr class="separator:ga0839e8fff9a837b0c97aa91950c7c14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00952e63eca4372ac9203cd11e75379f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga00952e63eca4372ac9203cd11e75379f">DSI_TCCR0_HSTX_TOCNT_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga00952e63eca4372ac9203cd11e75379f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ab6ed49f9845a3e9ab7806b729e3b3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga2ab6ed49f9845a3e9ab7806b729e3b3b">DSI_TCCR0_HSTX_TOCNT_MASK</a>&#160;&#160;&#160;0xffff</td></tr>
<tr class="separator:ga2ab6ed49f9845a3e9ab7806b729e3b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1144538559578062ff8ba92846c4f31f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga1144538559578062ff8ba92846c4f31f">DSI_TCCR0_LPRX_TOCNT_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1144538559578062ff8ba92846c4f31f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d96e56563470d9d8d752c84abf0dcfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga3d96e56563470d9d8d752c84abf0dcfe">DSI_TCCR0_LPRX_TOCNT_MASK</a>&#160;&#160;&#160;0xffff</td></tr>
<tr class="separator:ga3d96e56563470d9d8d752c84abf0dcfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab13c195c134bd7467bbc6a0842f681a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gab13c195c134bd7467bbc6a0842f681a6">DSI_TCCR1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x7CU)</td></tr>
<tr class="memdesc:gab13c195c134bd7467bbc6a0842f681a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Timeout Counter Configuration Register 1.  <a href="group__dsi__defines.html#gab13c195c134bd7467bbc6a0842f681a6">More...</a><br /></td></tr>
<tr class="separator:gab13c195c134bd7467bbc6a0842f681a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad100d5b8dcd3ceda394c7f49aad2425d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gad100d5b8dcd3ceda394c7f49aad2425d">DSI_TCCR1_HSRD_TOCNT_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad100d5b8dcd3ceda394c7f49aad2425d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887e29d5aed560eebb3090d14b6dabbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga887e29d5aed560eebb3090d14b6dabbd">DSI_TCCR1_HSRD_TOCNT_MASK</a>&#160;&#160;&#160;0xffff</td></tr>
<tr class="separator:ga887e29d5aed560eebb3090d14b6dabbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedee745c896cfd0af1bccfaef6dc6660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaedee745c896cfd0af1bccfaef6dc6660">DSI_TCCR2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x80U)</td></tr>
<tr class="memdesc:gaedee745c896cfd0af1bccfaef6dc6660"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Timeout Counter Configuration Register 2.  <a href="group__dsi__defines.html#gaedee745c896cfd0af1bccfaef6dc6660">More...</a><br /></td></tr>
<tr class="separator:gaedee745c896cfd0af1bccfaef6dc6660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6c30b855cfe98047ef6d842e35e3794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gad6c30b855cfe98047ef6d842e35e3794">DSI_TCCR2_LPRD_TOCNT_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad6c30b855cfe98047ef6d842e35e3794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa6ee17925572e15e5d01c4d319a6c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gafa6ee17925572e15e5d01c4d319a6c1f">DSI_TCCR2_LPRD_TOCNT_MASK</a>&#160;&#160;&#160;0xffff</td></tr>
<tr class="separator:gafa6ee17925572e15e5d01c4d319a6c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac39a42bffb5d1cc29aff306bc725bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaac39a42bffb5d1cc29aff306bc725bba">DSI_TCCR3</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x84U)</td></tr>
<tr class="memdesc:gaac39a42bffb5d1cc29aff306bc725bba"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Timeout Counter Configuration Register 3.  <a href="group__dsi__defines.html#gaac39a42bffb5d1cc29aff306bc725bba">More...</a><br /></td></tr>
<tr class="separator:gaac39a42bffb5d1cc29aff306bc725bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa64af365e4364b09faa9a0bd764e28d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaa64af365e4364b09faa9a0bd764e28d6">DSI_TCCR3_PM</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:gaa64af365e4364b09faa9a0bd764e28d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae772760ab714021788e64ee7d3215fec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gae772760ab714021788e64ee7d3215fec">DSI_TCCR3_HSWR_TOCNT_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gae772760ab714021788e64ee7d3215fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51912a21399e5c775d53a9263c8fdee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga51912a21399e5c775d53a9263c8fdee3">DSI_TCCR3_HSWR_TOCNT_MASK</a>&#160;&#160;&#160;0xffff</td></tr>
<tr class="separator:ga51912a21399e5c775d53a9263c8fdee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade4cf6f8e816fb208ffafed3afcfb15c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gade4cf6f8e816fb208ffafed3afcfb15c">DSI_TCCR4</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x88U)</td></tr>
<tr class="memdesc:gade4cf6f8e816fb208ffafed3afcfb15c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Timeout Counter Configuration Register 4.  <a href="group__dsi__defines.html#gade4cf6f8e816fb208ffafed3afcfb15c">More...</a><br /></td></tr>
<tr class="separator:gade4cf6f8e816fb208ffafed3afcfb15c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9bf6f67551aead26ec707bfe8f7b109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gae9bf6f67551aead26ec707bfe8f7b109">DSI_TCCR4_LPWR_TOCNT_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gae9bf6f67551aead26ec707bfe8f7b109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21dfaf94509d108aa7f1e5f54da7d961"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga21dfaf94509d108aa7f1e5f54da7d961">DSI_TCCR4_LPWR_TOCNT_MASK</a>&#160;&#160;&#160;0xffff</td></tr>
<tr class="separator:ga21dfaf94509d108aa7f1e5f54da7d961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c7edad391bef114a24dbea385debce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga71c7edad391bef114a24dbea385debce">DSI_TCCR5</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x8CU)</td></tr>
<tr class="memdesc:ga71c7edad391bef114a24dbea385debce"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Timeout Counter Configuration Register 5.  <a href="group__dsi__defines.html#ga71c7edad391bef114a24dbea385debce">More...</a><br /></td></tr>
<tr class="separator:ga71c7edad391bef114a24dbea385debce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga002ecccce9bac150979583f20b8fc486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga002ecccce9bac150979583f20b8fc486">DSI_TCCR5_BTA_TOCNT_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga002ecccce9bac150979583f20b8fc486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74f41f995827df52dbb851c62bf699b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga74f41f995827df52dbb851c62bf699b7">DSI_TCCR5_BTA_TOCNT_MASK</a>&#160;&#160;&#160;0xffff</td></tr>
<tr class="separator:ga74f41f995827df52dbb851c62bf699b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ee738e8698cb7edbc9a5a22f2f271e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga1ee738e8698cb7edbc9a5a22f2f271e3">DSI_CLCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x94U)</td></tr>
<tr class="memdesc:ga1ee738e8698cb7edbc9a5a22f2f271e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Clock Lane Configuration Register.  <a href="group__dsi__defines.html#ga1ee738e8698cb7edbc9a5a22f2f271e3">More...</a><br /></td></tr>
<tr class="separator:ga1ee738e8698cb7edbc9a5a22f2f271e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf26ff73875d53c3ac72854c71864e67c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaf26ff73875d53c3ac72854c71864e67c">DSI_CLCR_ACR</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gaf26ff73875d53c3ac72854c71864e67c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9072ddf9cb2ab01a5769a0f6bbe7664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaa9072ddf9cb2ab01a5769a0f6bbe7664">DSI_CLCR_DPCC</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gaa9072ddf9cb2ab01a5769a0f6bbe7664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95635b8ef572051e696c087ce05c3e7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga95635b8ef572051e696c087ce05c3e7a">DSI_CLTCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x98U)</td></tr>
<tr class="memdesc:ga95635b8ef572051e696c087ce05c3e7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Clock Lane Timer Configuration Register.  <a href="group__dsi__defines.html#ga95635b8ef572051e696c087ce05c3e7a">More...</a><br /></td></tr>
<tr class="separator:ga95635b8ef572051e696c087ce05c3e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63887be0605eb977adc9f9977bc0862a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga63887be0605eb977adc9f9977bc0862a">DSI_CLTCR_HS2LP_TIME_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga63887be0605eb977adc9f9977bc0862a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54756a145f9b0bb68abc91923783eddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga54756a145f9b0bb68abc91923783eddc">DSI_CLTCR_HS2LP_TIME_MASK</a>&#160;&#160;&#160;0x3ff</td></tr>
<tr class="separator:ga54756a145f9b0bb68abc91923783eddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd955ae6143179de2a767d145d83dfa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gafd955ae6143179de2a767d145d83dfa3">DSI_CLTCR_LP2HS_TIME_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gafd955ae6143179de2a767d145d83dfa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3639fdee38526021496c2db0b889346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gab3639fdee38526021496c2db0b889346">DSI_CLTCR_LP2HS_TIME_MASK</a>&#160;&#160;&#160;0x3ff</td></tr>
<tr class="separator:gab3639fdee38526021496c2db0b889346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga584de061a9311ab1838ddbfe83dc14dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga584de061a9311ab1838ddbfe83dc14dd">DSI_DLTCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x9CU)</td></tr>
<tr class="memdesc:ga584de061a9311ab1838ddbfe83dc14dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Data Lane Time Configuration Register.  <a href="group__dsi__defines.html#ga584de061a9311ab1838ddbfe83dc14dd">More...</a><br /></td></tr>
<tr class="separator:ga584de061a9311ab1838ddbfe83dc14dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae632f56b7edf58557aefa02fadf02942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gae632f56b7edf58557aefa02fadf02942">DSI_DLTCR_HS2LP_TIME_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gae632f56b7edf58557aefa02fadf02942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2ded1bf0e888c1a3494c2994cbff827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gac2ded1bf0e888c1a3494c2994cbff827">DSI_DLTCR_HS2LP_TIME_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="separator:gac2ded1bf0e888c1a3494c2994cbff827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46aef2073b1b7ec3c0d262d006b47441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga46aef2073b1b7ec3c0d262d006b47441">DSI_DLTCR_LP2HS_TIME_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga46aef2073b1b7ec3c0d262d006b47441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a773a8b2da7d22c40092956de07195c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga6a773a8b2da7d22c40092956de07195c">DSI_DLTCR_LP2HS_TIME_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="separator:ga6a773a8b2da7d22c40092956de07195c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa877958715a66fb1b6190b96d7e52077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaa877958715a66fb1b6190b96d7e52077">DSI_DLTCR_MRD_TIME_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaa877958715a66fb1b6190b96d7e52077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e2d9d0e00a2f39aecb684418d337c9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga4e2d9d0e00a2f39aecb684418d337c9a">DSI_DLTCR_MRD_TIME_MASK</a>&#160;&#160;&#160;0x7fff</td></tr>
<tr class="separator:ga4e2d9d0e00a2f39aecb684418d337c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e47d1e4da0257e393797f75b76f503a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga1e47d1e4da0257e393797f75b76f503a">DSI_PCTLR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0xA0U)</td></tr>
<tr class="memdesc:ga1e47d1e4da0257e393797f75b76f503a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host PHY Control Register.  <a href="group__dsi__defines.html#ga1e47d1e4da0257e393797f75b76f503a">More...</a><br /></td></tr>
<tr class="separator:ga1e47d1e4da0257e393797f75b76f503a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b6e369058fd1a2759aee05ea39e529"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga68b6e369058fd1a2759aee05ea39e529">DSI_PCTLR_CKE</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga68b6e369058fd1a2759aee05ea39e529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18ce6e77e682454528715f30c6739a8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga18ce6e77e682454528715f30c6739a8a">DSI_PCTLR_DEN</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga18ce6e77e682454528715f30c6739a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14cdc929c343b7e57ad2124add12aa58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga14cdc929c343b7e57ad2124add12aa58">DSI_PCONFR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0xA4U)</td></tr>
<tr class="memdesc:ga14cdc929c343b7e57ad2124add12aa58"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host PHY Configuration Register.  <a href="group__dsi__defines.html#ga14cdc929c343b7e57ad2124add12aa58">More...</a><br /></td></tr>
<tr class="separator:ga14cdc929c343b7e57ad2124add12aa58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db02f9bbff0f671e35d33f285ea807d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga9db02f9bbff0f671e35d33f285ea807d">DSI_PCONFR_SW_TIME_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga9db02f9bbff0f671e35d33f285ea807d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dbc6368cd1f8e4b228daf49a89f1cce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga3dbc6368cd1f8e4b228daf49a89f1cce">DSI_PCONFR_SW_TIME_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="separator:ga3dbc6368cd1f8e4b228daf49a89f1cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91a277f4095d4fdfd8e381d8c27f3ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga91a277f4095d4fdfd8e381d8c27f3ae0">DSI_PCONFR_NL_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga91a277f4095d4fdfd8e381d8c27f3ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab687b6235e473ddb5ea6cf8c3d260285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gab687b6235e473ddb5ea6cf8c3d260285">DSI_PCONFR_NL_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gab687b6235e473ddb5ea6cf8c3d260285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga911ecaa07205bfd5e493dcadc653a6ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga911ecaa07205bfd5e493dcadc653a6ed">DSI_PCONFR_NL_1LANE</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga911ecaa07205bfd5e493dcadc653a6ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fdc231613ed87593bdc4f07f58e6a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga0fdc231613ed87593bdc4f07f58e6a12">DSI_PCONFR_NL_2LANE</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0fdc231613ed87593bdc4f07f58e6a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e3fb30f384ddd4198e3bb33a1ae3144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga6e3fb30f384ddd4198e3bb33a1ae3144">DSI_PUCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0xA8U)</td></tr>
<tr class="memdesc:ga6e3fb30f384ddd4198e3bb33a1ae3144"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host PHY ULPS Control Register.  <a href="group__dsi__defines.html#ga6e3fb30f384ddd4198e3bb33a1ae3144">More...</a><br /></td></tr>
<tr class="separator:ga6e3fb30f384ddd4198e3bb33a1ae3144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7058d1e9cdfe8cc63917cc11661c1883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga7058d1e9cdfe8cc63917cc11661c1883">DSI_PUCR_UEDL</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga7058d1e9cdfe8cc63917cc11661c1883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdb450bdcdb9b9c7e5ddd102965b57c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gabdb450bdcdb9b9c7e5ddd102965b57c7">DSI_PUCR_URDL</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:gabdb450bdcdb9b9c7e5ddd102965b57c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac78e91f54493ad9678982a970c4d23a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gac78e91f54493ad9678982a970c4d23a5">DSI_PUCR_UECL</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gac78e91f54493ad9678982a970c4d23a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8c318bf495a57c38035b1b8cbbbf8a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gab8c318bf495a57c38035b1b8cbbbf8a3">DSI_PUCR_URCL</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gab8c318bf495a57c38035b1b8cbbbf8a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa072dc85da6e6395a7e2ca2f4d9587f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaa072dc85da6e6395a7e2ca2f4d9587f5">DSI_PTTCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0xACU)</td></tr>
<tr class="memdesc:gaa072dc85da6e6395a7e2ca2f4d9587f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host PHY TX Triggers Configuration Register.  <a href="group__dsi__defines.html#gaa072dc85da6e6395a7e2ca2f4d9587f5">More...</a><br /></td></tr>
<tr class="separator:gaa072dc85da6e6395a7e2ca2f4d9587f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a01724c6477abb91690d8e66823e481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga6a01724c6477abb91690d8e66823e481">DSI_PTTCR_TX_TRIG_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga6a01724c6477abb91690d8e66823e481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad76d7dee25705ce4881de1e22a694e7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gad76d7dee25705ce4881de1e22a694e7d">DSI_PTTCR_TX_TRIG_MASK</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="separator:gad76d7dee25705ce4881de1e22a694e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4add6508333cd1fc79583e59308b1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga1c4add6508333cd1fc79583e59308b1a">DSI_PTTCR_TX_TRIG_1</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga1c4add6508333cd1fc79583e59308b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45b9eaf2abe2981ddd49f4dc0acd145f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga45b9eaf2abe2981ddd49f4dc0acd145f">DSI_PTTCR_TX_TRIG_2</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga45b9eaf2abe2981ddd49f4dc0acd145f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb87a78b1860b06b521f00f593d76c51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaeb87a78b1860b06b521f00f593d76c51">DSI_PTTCR_TX_TRIG_3</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:gaeb87a78b1860b06b521f00f593d76c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f878e0a73cc393ac8682dc5058486e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga2f878e0a73cc393ac8682dc5058486e2">DSI_PTTCR_TX_TRIG_4</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ga2f878e0a73cc393ac8682dc5058486e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57e91a1b2074f4ab913ca879ea819ec3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga57e91a1b2074f4ab913ca879ea819ec3">DSI_PSR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0xB0U)</td></tr>
<tr class="memdesc:ga57e91a1b2074f4ab913ca879ea819ec3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host PHY Status Register.  <a href="group__dsi__defines.html#ga57e91a1b2074f4ab913ca879ea819ec3">More...</a><br /></td></tr>
<tr class="separator:ga57e91a1b2074f4ab913ca879ea819ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23fc01aa8ecabc3c002d559feafea539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga23fc01aa8ecabc3c002d559feafea539">DSI_PSR_UAN1</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga23fc01aa8ecabc3c002d559feafea539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a1e314338c7d2f4208fa8394333741d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga5a1e314338c7d2f4208fa8394333741d">DSI_PSR_PSS1</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga5a1e314338c7d2f4208fa8394333741d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f78b848bd75cc9da361c75e2dce6d7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga3f78b848bd75cc9da361c75e2dce6d7f">DSI_PSR_RUE0</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga3f78b848bd75cc9da361c75e2dce6d7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4914b37b53afdd69a29250aff50b5fd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga4914b37b53afdd69a29250aff50b5fd5">DSI_PSR_UAN0</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga4914b37b53afdd69a29250aff50b5fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga179457f56eff305ff4790de4e426a9c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga179457f56eff305ff4790de4e426a9c0">DSI_PSR_PSS0</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga179457f56eff305ff4790de4e426a9c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8186e958c617b039c1022c052e27adea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga8186e958c617b039c1022c052e27adea">DSI_PSR_UANC</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga8186e958c617b039c1022c052e27adea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga049c17fdfbfb626332649f1ff4772cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga049c17fdfbfb626332649f1ff4772cf2">DSI_PSR_PSSC</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga049c17fdfbfb626332649f1ff4772cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f118d2dd8be8bc13bfbc6faf22530e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga7f118d2dd8be8bc13bfbc6faf22530e1">DSI_PSR_PD</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga7f118d2dd8be8bc13bfbc6faf22530e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8fc2592986c443d5b89cc0c227aca01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gad8fc2592986c443d5b89cc0c227aca01">DSI_ISR0</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0xBCU)</td></tr>
<tr class="memdesc:gad8fc2592986c443d5b89cc0c227aca01"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Interrupt &amp; Status Register 0.  <a href="group__dsi__defines.html#gad8fc2592986c443d5b89cc0c227aca01">More...</a><br /></td></tr>
<tr class="separator:gad8fc2592986c443d5b89cc0c227aca01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb3b6a7200b0de24fa65512d6c48305c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gadb3b6a7200b0de24fa65512d6c48305c">DSI_ISR0_PE4</a>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="separator:gadb3b6a7200b0de24fa65512d6c48305c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa46c359e93843090c645c8d24a9930a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gafa46c359e93843090c645c8d24a9930a">DSI_ISR0_PE3</a>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="separator:gafa46c359e93843090c645c8d24a9930a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d57e3866251cb5cfa391a8ef2319d25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga5d57e3866251cb5cfa391a8ef2319d25">DSI_ISR0_PE2</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:ga5d57e3866251cb5cfa391a8ef2319d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2061678662f4035a8077cc47a091a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gabf2061678662f4035a8077cc47a091a3">DSI_ISR0_PE1</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:gabf2061678662f4035a8077cc47a091a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga717365ce3767e0d073cd24c84bc6bd16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga717365ce3767e0d073cd24c84bc6bd16">DSI_ISR0_PE0</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga717365ce3767e0d073cd24c84bc6bd16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga182d0754c07272185496e567d7d8b22f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga182d0754c07272185496e567d7d8b22f">DSI_ISR0_AE15</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="separator:ga182d0754c07272185496e567d7d8b22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a75cb8065e2aa86c6dd0a76ee6baa3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga9a75cb8065e2aa86c6dd0a76ee6baa3f">DSI_ISR0_AE14</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:ga9a75cb8065e2aa86c6dd0a76ee6baa3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5539aa6b9f40b39e2025096cb6d54073"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga5539aa6b9f40b39e2025096cb6d54073">DSI_ISR0_AE13</a>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="separator:ga5539aa6b9f40b39e2025096cb6d54073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac28ce5da248776335981a0959395060c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gac28ce5da248776335981a0959395060c">DSI_ISR0_AE12</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:gac28ce5da248776335981a0959395060c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb3a86843f0274ac032db8a7deb05dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gafbb3a86843f0274ac032db8a7deb05dd">DSI_ISR0_AE11</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:gafbb3a86843f0274ac032db8a7deb05dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fdfddc9e83b8ecbe1c5f6c00027217b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga6fdfddc9e83b8ecbe1c5f6c00027217b">DSI_ISR0_AE10</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:ga6fdfddc9e83b8ecbe1c5f6c00027217b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd24f9c86cc27a37905b337c1ff07359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gacd24f9c86cc27a37905b337c1ff07359">DSI_ISR0_AE9</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:gacd24f9c86cc27a37905b337c1ff07359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2bd16a7ad2693781058020d73a7a558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gad2bd16a7ad2693781058020d73a7a558">DSI_ISR0_AE8</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gad2bd16a7ad2693781058020d73a7a558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b99c700ace56f93799840e87cba9bb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga9b99c700ace56f93799840e87cba9bb6">DSI_ISR0_AE7</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga9b99c700ace56f93799840e87cba9bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8e5d04a77bf1891473e0c8d80bf24ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaf8e5d04a77bf1891473e0c8d80bf24ee">DSI_ISR0_AE6</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gaf8e5d04a77bf1891473e0c8d80bf24ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac95b624cd8ab1ca4dc436dd6890beb12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gac95b624cd8ab1ca4dc436dd6890beb12">DSI_ISR0_AE5</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gac95b624cd8ab1ca4dc436dd6890beb12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b762ebb5bbe27a192112092d40a9df2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga7b762ebb5bbe27a192112092d40a9df2">DSI_ISR0_AE4</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga7b762ebb5bbe27a192112092d40a9df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga695a12776e1bb09014beba7c6d5a285a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga695a12776e1bb09014beba7c6d5a285a">DSI_ISR0_AE3</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga695a12776e1bb09014beba7c6d5a285a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed8af91b32f02d1228cf9231a2b2d7c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaed8af91b32f02d1228cf9231a2b2d7c6">DSI_ISR0_AE2</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:gaed8af91b32f02d1228cf9231a2b2d7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e9aa86dfe99d523d040c97850b70008"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga2e9aa86dfe99d523d040c97850b70008">DSI_ISR0_AE1</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga2e9aa86dfe99d523d040c97850b70008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga039c2b0623c159a9f0b9f1bf22ea45cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga039c2b0623c159a9f0b9f1bf22ea45cd">DSI_ISR0_AE0</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga039c2b0623c159a9f0b9f1bf22ea45cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c2faba7291ffb3a06b132fbc509703f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga7c2faba7291ffb3a06b132fbc509703f">DSI_ISR1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0xC0U)</td></tr>
<tr class="memdesc:ga7c2faba7291ffb3a06b132fbc509703f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Interrupt &amp; Status Register 1.  <a href="group__dsi__defines.html#ga7c2faba7291ffb3a06b132fbc509703f">More...</a><br /></td></tr>
<tr class="separator:ga7c2faba7291ffb3a06b132fbc509703f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e707e6192e1855bf01d084e7c7788f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga7e707e6192e1855bf01d084e7c7788f0">DSI_ISR1_GPRXE</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:ga7e707e6192e1855bf01d084e7c7788f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81f81992839f00e1390e6e860b406db9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga81f81992839f00e1390e6e860b406db9">DSI_ISR1_GPRDE</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:ga81f81992839f00e1390e6e860b406db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba822a685812ad1cbc674f231365b381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaba822a685812ad1cbc674f231365b381">DSI_ISR1_GPTXE</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:gaba822a685812ad1cbc674f231365b381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74a35900a70a19fd8489597f20a7283d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga74a35900a70a19fd8489597f20a7283d">DSI_ISR1_GPWRE</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga74a35900a70a19fd8489597f20a7283d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7add9e397381add99f1e4e6a3290fc9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga7add9e397381add99f1e4e6a3290fc9d">DSI_ISR1_GCWRE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga7add9e397381add99f1e4e6a3290fc9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad071e4acd1c9ebfddafbfb63a24b270c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gad071e4acd1c9ebfddafbfb63a24b270c">DSI_ISR1_LPWRE</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:gad071e4acd1c9ebfddafbfb63a24b270c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ac2fcff75c8f0631f40d1d417885f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga4ac2fcff75c8f0631f40d1d417885f67">DSI_ISR1_EOTPE</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga4ac2fcff75c8f0631f40d1d417885f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf14828e8a84c7878bcd1b55746f4414"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaaf14828e8a84c7878bcd1b55746f4414">DSI_ISR1_PSE</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gaaf14828e8a84c7878bcd1b55746f4414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93fc832d991f92b9a4d54f56c5dff3a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga93fc832d991f92b9a4d54f56c5dff3a5">DSI_ISR1_CRCE</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga93fc832d991f92b9a4d54f56c5dff3a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34bbe1fcabdeb546ccef8530719cce51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga34bbe1fcabdeb546ccef8530719cce51">DSI_ISR1_ECCME</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga34bbe1fcabdeb546ccef8530719cce51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga282ed2f52258b93a768167fdbef86daf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga282ed2f52258b93a768167fdbef86daf">DSI_ISR1_ECCSE</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga282ed2f52258b93a768167fdbef86daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fa95325efd7372bfce1b7b084b64cbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga0fa95325efd7372bfce1b7b084b64cbe">DSI_ISR1_TOLPRX</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga0fa95325efd7372bfce1b7b084b64cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga009c2e192b0e3d4baea85f14602b20be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga009c2e192b0e3d4baea85f14602b20be">DSI_ISR1_TOHSTX</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga009c2e192b0e3d4baea85f14602b20be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c19955bb5c91439cc7595a304921de2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga1c19955bb5c91439cc7595a304921de2">DSI_IER0</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0xC4U)</td></tr>
<tr class="memdesc:ga1c19955bb5c91439cc7595a304921de2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Interrupt Enable Register 0.  <a href="group__dsi__defines.html#ga1c19955bb5c91439cc7595a304921de2">More...</a><br /></td></tr>
<tr class="separator:ga1c19955bb5c91439cc7595a304921de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad113df892e2d586963085ac6d37d23c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gad113df892e2d586963085ac6d37d23c7">DSI_IER0_PE4IE</a>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="separator:gad113df892e2d586963085ac6d37d23c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fe469acd9eff118e9b0d0588c4e9d84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga9fe469acd9eff118e9b0d0588c4e9d84">DSI_IER0_PE3IE</a>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="separator:ga9fe469acd9eff118e9b0d0588c4e9d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab05aa16adbb02113268a093847ed842f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gab05aa16adbb02113268a093847ed842f">DSI_IER0_PE2IE</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:gab05aa16adbb02113268a093847ed842f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dd8e8f1f11002be0d8ab38e7f9f5e92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga1dd8e8f1f11002be0d8ab38e7f9f5e92">DSI_IER0_PE1IE</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga1dd8e8f1f11002be0d8ab38e7f9f5e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5f0df77336624fe534cc37c51089507"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gac5f0df77336624fe534cc37c51089507">DSI_IER0_PE0IE</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:gac5f0df77336624fe534cc37c51089507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab16924e5534c586d2ec1ed7052b14f47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gab16924e5534c586d2ec1ed7052b14f47">DSI_IER0_AE15IE</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="separator:gab16924e5534c586d2ec1ed7052b14f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e03d3773ad91217f21856837b2e3b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga9e03d3773ad91217f21856837b2e3b9d">DSI_IER0_AE14IE</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:ga9e03d3773ad91217f21856837b2e3b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaafbdde21d3d0f2aaf0de2313705a5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gacaafbdde21d3d0f2aaf0de2313705a5f">DSI_IER0_AE13IE</a>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="separator:gacaafbdde21d3d0f2aaf0de2313705a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb07b121c8348857900bac0d52ca7afc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gafb07b121c8348857900bac0d52ca7afc">DSI_IER0_AE12IE</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:gafb07b121c8348857900bac0d52ca7afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a4810685b0e12aef5e25c86b1b1a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga65a4810685b0e12aef5e25c86b1b1a92">DSI_IER0_AE11IE</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:ga65a4810685b0e12aef5e25c86b1b1a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefeb0bea734f3e2312ac3c0bb733e562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaefeb0bea734f3e2312ac3c0bb733e562">DSI_IER0_AE10IE</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:gaefeb0bea734f3e2312ac3c0bb733e562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b9535efc4ccc3bc765a406f671680b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga4b9535efc4ccc3bc765a406f671680b7">DSI_IER0_AE9IE</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga4b9535efc4ccc3bc765a406f671680b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652b583fe809cd28984d18a85f851b34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga652b583fe809cd28984d18a85f851b34">DSI_IER0_AE8IE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga652b583fe809cd28984d18a85f851b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43262076b7b35f9ef0da10c940c7be09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga43262076b7b35f9ef0da10c940c7be09">DSI_IER0_AE7IE</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga43262076b7b35f9ef0da10c940c7be09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c293dda35ce88bf23e9a070b675cc50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga5c293dda35ce88bf23e9a070b675cc50">DSI_IER0_AE6IE</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga5c293dda35ce88bf23e9a070b675cc50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73b48859155920f98c1e221d2a0b9df2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga73b48859155920f98c1e221d2a0b9df2">DSI_IER0_AE5IE</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga73b48859155920f98c1e221d2a0b9df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga185d2d9468be71c8c85fd7fbd7ce2c9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga185d2d9468be71c8c85fd7fbd7ce2c9f">DSI_IER0_AE4IE</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga185d2d9468be71c8c85fd7fbd7ce2c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f54a7f345c45129e57843cf9c8abde9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga1f54a7f345c45129e57843cf9c8abde9">DSI_IER0_AE3IE</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga1f54a7f345c45129e57843cf9c8abde9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f9ef96395bf6182c988a7651cd05921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga1f9ef96395bf6182c988a7651cd05921">DSI_IER0_AE2IE</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga1f9ef96395bf6182c988a7651cd05921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c907c6bfda60cb39b78a3e2ed0e6e0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga1c907c6bfda60cb39b78a3e2ed0e6e0b">DSI_IER0_AE1IE</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga1c907c6bfda60cb39b78a3e2ed0e6e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga902aca207c33de2be1b71ed1bd8c5b70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga902aca207c33de2be1b71ed1bd8c5b70">DSI_IER0_AE0IE</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga902aca207c33de2be1b71ed1bd8c5b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a6d5725914d6a3d05f17aadb22a9472"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga3a6d5725914d6a3d05f17aadb22a9472">DSI_IER1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0xC8U)</td></tr>
<tr class="memdesc:ga3a6d5725914d6a3d05f17aadb22a9472"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Interrupt Enable Register 1.  <a href="group__dsi__defines.html#ga3a6d5725914d6a3d05f17aadb22a9472">More...</a><br /></td></tr>
<tr class="separator:ga3a6d5725914d6a3d05f17aadb22a9472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf8c4d408f41a88bb242018ea5b1e03f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gadf8c4d408f41a88bb242018ea5b1e03f">DSI_IER1_GPRXEIE</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:gadf8c4d408f41a88bb242018ea5b1e03f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea8047b9a19ce117f7b231432e0da7f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaea8047b9a19ce117f7b231432e0da7f0">DSI_IER1_GPRDEIE</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:gaea8047b9a19ce117f7b231432e0da7f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae184bf700a97659cbd3336457352ea8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gae184bf700a97659cbd3336457352ea8e">DSI_IER1_GPTXEIE</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:gae184bf700a97659cbd3336457352ea8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac23567b07272010f0b1fd150f3bad934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gac23567b07272010f0b1fd150f3bad934">DSI_IER1_GPWREIE</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:gac23567b07272010f0b1fd150f3bad934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8171764932af6119b00a6a8e679a29ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga8171764932af6119b00a6a8e679a29ff">DSI_IER1_GCWREIE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga8171764932af6119b00a6a8e679a29ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5806637c13c2b399960dfb64a36ebef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gad5806637c13c2b399960dfb64a36ebef">DSI_IER1_LPWREIE</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:gad5806637c13c2b399960dfb64a36ebef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93ebd7565a18c4f263074090e3e8824a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga93ebd7565a18c4f263074090e3e8824a">DSI_IER1_EOTPEIE</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga93ebd7565a18c4f263074090e3e8824a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d0b1edecb0dc890182a1e0405bb08d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga4d0b1edecb0dc890182a1e0405bb08d6">DSI_IER1_PSEIE</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga4d0b1edecb0dc890182a1e0405bb08d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga167d4dc0552e907e7f7dbe2706534c7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga167d4dc0552e907e7f7dbe2706534c7a">DSI_IER1_CRCEIE</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga167d4dc0552e907e7f7dbe2706534c7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dc9fea1a138c0c9de8de91ac73a43c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga0dc9fea1a138c0c9de8de91ac73a43c0">DSI_IER1_ECCMEIE</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga0dc9fea1a138c0c9de8de91ac73a43c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b2c84cd8cc67f7370a015f83603206e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga1b2c84cd8cc67f7370a015f83603206e">DSI_IER1_ECCSEIE</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga1b2c84cd8cc67f7370a015f83603206e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95c2e55d790a72083de329c86c254874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga95c2e55d790a72083de329c86c254874">DSI_IER1_TOLPRXIE</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga95c2e55d790a72083de329c86c254874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b38d22252c9a4c999e0a64196e611c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga9b38d22252c9a4c999e0a64196e611c2">DSI_IER1_TOHSTXIE</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga9b38d22252c9a4c999e0a64196e611c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37ec76efbaf2bc932e4e519fe79827ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga37ec76efbaf2bc932e4e519fe79827ea">DSI_FIR0</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0xD8U)</td></tr>
<tr class="memdesc:ga37ec76efbaf2bc932e4e519fe79827ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Force Interrupt Register 0.  <a href="group__dsi__defines.html#ga37ec76efbaf2bc932e4e519fe79827ea">More...</a><br /></td></tr>
<tr class="separator:ga37ec76efbaf2bc932e4e519fe79827ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf13c9c547cad26f8c394ec168db3990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gabf13c9c547cad26f8c394ec168db3990">DSI_FIR0_FPE4</a>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="separator:gabf13c9c547cad26f8c394ec168db3990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c5494a01837773da0f4c12021334d63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga9c5494a01837773da0f4c12021334d63">DSI_FIR0_FPE3</a>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="separator:ga9c5494a01837773da0f4c12021334d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac556248da013a5af5e43077f4cf676dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gac556248da013a5af5e43077f4cf676dd">DSI_FIR0_FPE2</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:gac556248da013a5af5e43077f4cf676dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf67bcdd3a9b6ba03baae66814f736474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaf67bcdd3a9b6ba03baae66814f736474">DSI_FIR0_FPE1</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:gaf67bcdd3a9b6ba03baae66814f736474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbbcedf50ee001c1193cd112a955bac9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gafbbcedf50ee001c1193cd112a955bac9">DSI_FIR0_FPE0</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:gafbbcedf50ee001c1193cd112a955bac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6af71644ac766640c3aff23fa3fdab30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga6af71644ac766640c3aff23fa3fdab30">DSI_FIR0_FAE15</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="separator:ga6af71644ac766640c3aff23fa3fdab30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f48ff3b97ceec852eddeee300655baa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga0f48ff3b97ceec852eddeee300655baa">DSI_FIR0_FAE14</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:ga0f48ff3b97ceec852eddeee300655baa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d34809bb78b992ed6e6727f437b6ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga31d34809bb78b992ed6e6727f437b6ff">DSI_FIR0_FAE13</a>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="separator:ga31d34809bb78b992ed6e6727f437b6ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf13b6ebc888ba8bc88e4f99d4bbe245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gacf13b6ebc888ba8bc88e4f99d4bbe245">DSI_FIR0_FAE12</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:gacf13b6ebc888ba8bc88e4f99d4bbe245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5afa13dffe8d187e51b12ab43fa515d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga5afa13dffe8d187e51b12ab43fa515d6">DSI_FIR0_FAE11</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:ga5afa13dffe8d187e51b12ab43fa515d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceb753932ca6786399a2d461cf3b6722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaceb753932ca6786399a2d461cf3b6722">DSI_FIR0_FAE10</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:gaceb753932ca6786399a2d461cf3b6722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5224a7448af6576200df44c77d7e814"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaa5224a7448af6576200df44c77d7e814">DSI_FIR0_FAE9</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:gaa5224a7448af6576200df44c77d7e814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66f94d7776ab12c9d807ba50bc394a16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga66f94d7776ab12c9d807ba50bc394a16">DSI_FIR0_FAE8</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga66f94d7776ab12c9d807ba50bc394a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8a768e31af9238093464a7f4a1e9f4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaa8a768e31af9238093464a7f4a1e9f4d">DSI_FIR0_FAE7</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:gaa8a768e31af9238093464a7f4a1e9f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac29bcc1d0cbb93198c4444b8e937b0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaac29bcc1d0cbb93198c4444b8e937b0b">DSI_FIR0_FAE6</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gaac29bcc1d0cbb93198c4444b8e937b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3253fbfac4f2cd3174260fd4b37612f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga3253fbfac4f2cd3174260fd4b37612f2">DSI_FIR0_FAE5</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga3253fbfac4f2cd3174260fd4b37612f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa744df999c45b2d8acd36e4dd857cacc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaa744df999c45b2d8acd36e4dd857cacc">DSI_FIR0_FAE4</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:gaa744df999c45b2d8acd36e4dd857cacc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7bf454a80c591816dbc4b30ecbff43b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gae7bf454a80c591816dbc4b30ecbff43b">DSI_FIR0_FAE3</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:gae7bf454a80c591816dbc4b30ecbff43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a5025e884ac5343326045862846e226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga5a5025e884ac5343326045862846e226">DSI_FIR0_FAE2</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga5a5025e884ac5343326045862846e226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d631cb62358ce75accc065cb9925c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaa4d631cb62358ce75accc065cb9925c0">DSI_FIR0_FAE1</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gaa4d631cb62358ce75accc065cb9925c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga966efd5645411e85c24e9f99e65580af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga966efd5645411e85c24e9f99e65580af">DSI_FIR0_FAE0</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga966efd5645411e85c24e9f99e65580af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c0b74a2da3479292c06e176f81eb720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga6c0b74a2da3479292c06e176f81eb720">DSI_FIR1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0xDCU)</td></tr>
<tr class="memdesc:ga6c0b74a2da3479292c06e176f81eb720"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Force Interrupt Register 1.  <a href="group__dsi__defines.html#ga6c0b74a2da3479292c06e176f81eb720">More...</a><br /></td></tr>
<tr class="separator:ga6c0b74a2da3479292c06e176f81eb720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga236e270550977bb3e04ede1c85392ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga236e270550977bb3e04ede1c85392ff0">DSI_FIR1_FGPRXE</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:ga236e270550977bb3e04ede1c85392ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b7c5eb36b021f4ea8de6f64c0c5c95b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga2b7c5eb36b021f4ea8de6f64c0c5c95b">DSI_FIR1_FGPRDE</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:ga2b7c5eb36b021f4ea8de6f64c0c5c95b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae98523dbe3e7460e6a5fac27e855278d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gae98523dbe3e7460e6a5fac27e855278d">DSI_FIR1_FGPTXE</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:gae98523dbe3e7460e6a5fac27e855278d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf07ba0f73612ba1a8392743c01bf6061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaf07ba0f73612ba1a8392743c01bf6061">DSI_FIR1_FGPWRE</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:gaf07ba0f73612ba1a8392743c01bf6061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0164329d308aa3b2c65c711a80daf1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaf0164329d308aa3b2c65c711a80daf1e">DSI_FIR1_FGCWRE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gaf0164329d308aa3b2c65c711a80daf1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0045a827a93c69de50bb6e782c7045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga0c0045a827a93c69de50bb6e782c7045">DSI_FIR1_FLPWRE</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga0c0045a827a93c69de50bb6e782c7045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad990c6c8a5bcda7fa56e39723425f901"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gad990c6c8a5bcda7fa56e39723425f901">DSI_FIR1_FEOTPE</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gad990c6c8a5bcda7fa56e39723425f901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3182d2ef179420c1a53c285ddd7c9c5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga3182d2ef179420c1a53c285ddd7c9c5b">DSI_FIR1_FPSE</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga3182d2ef179420c1a53c285ddd7c9c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa87beb7f82a2f16d037d074342a48286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaa87beb7f82a2f16d037d074342a48286">DSI_FIR1_FCRCE</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:gaa87beb7f82a2f16d037d074342a48286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc5b206bd6b13f41274a837e0ee4e0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga8dc5b206bd6b13f41274a837e0ee4e0d">DSI_FIR1_FECCME</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga8dc5b206bd6b13f41274a837e0ee4e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ede48129d86d7b3015e12ca81275de6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga6ede48129d86d7b3015e12ca81275de6">DSI_FIR1_FECCSE</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga6ede48129d86d7b3015e12ca81275de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a35afc9ab3dc15a39452647643c2720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga5a35afc9ab3dc15a39452647643c2720">DSI_FIR1_FTOLPRX</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga5a35afc9ab3dc15a39452647643c2720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69cc20e1336d31881f98b20b7d50c958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga69cc20e1336d31881f98b20b7d50c958">DSI_FIR1_FTOHSTX</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga69cc20e1336d31881f98b20b7d50c958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd788a9dbe5c8d5a8042b6f141933b11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gafd788a9dbe5c8d5a8042b6f141933b11">DSI_VSCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x100U)</td></tr>
<tr class="memdesc:gafd788a9dbe5c8d5a8042b6f141933b11"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Video Shadow Control Register.  <a href="group__dsi__defines.html#gafd788a9dbe5c8d5a8042b6f141933b11">More...</a><br /></td></tr>
<tr class="separator:gafd788a9dbe5c8d5a8042b6f141933b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga320300f1000a330a1e407451c24c73c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga320300f1000a330a1e407451c24c73c2">DSI_VSCR_UR</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga320300f1000a330a1e407451c24c73c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6e966ef131036dc5d67b4352d094530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gab6e966ef131036dc5d67b4352d094530">DSI_VSCR_EN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gab6e966ef131036dc5d67b4352d094530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48778527de8d0f24ef9b50fab325b373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga48778527de8d0f24ef9b50fab325b373">DSI_LCVCIDR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x10CU)</td></tr>
<tr class="memdesc:ga48778527de8d0f24ef9b50fab325b373"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host LTDC Current VCID Register.  <a href="group__dsi__defines.html#ga48778527de8d0f24ef9b50fab325b373">More...</a><br /></td></tr>
<tr class="separator:ga48778527de8d0f24ef9b50fab325b373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b4ce4c415c1072b86f118ffa6477dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga0b4ce4c415c1072b86f118ffa6477dd9">DSI_LCVCIDR_VCID_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0b4ce4c415c1072b86f118ffa6477dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga926a014188c59b47e7af31d3334fb086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga926a014188c59b47e7af31d3334fb086">DSI_LCVCIDR_VCID_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga926a014188c59b47e7af31d3334fb086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5528b65bcc51fed8ed0b8d02c56bb14f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga5528b65bcc51fed8ed0b8d02c56bb14f">DSI_LCCCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x110U)</td></tr>
<tr class="memdesc:ga5528b65bcc51fed8ed0b8d02c56bb14f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host LTCD Current Color Coding Register.  <a href="group__dsi__defines.html#ga5528b65bcc51fed8ed0b8d02c56bb14f">More...</a><br /></td></tr>
<tr class="separator:ga5528b65bcc51fed8ed0b8d02c56bb14f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98cc73d68df64cef542f378cba18bd3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga98cc73d68df64cef542f378cba18bd3f">DSI_LCCR_LPE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga98cc73d68df64cef542f378cba18bd3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb2bfb4e01d2dc14d866c08503e3532d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gacb2bfb4e01d2dc14d866c08503e3532d">DSI_LCCR_COLC_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gacb2bfb4e01d2dc14d866c08503e3532d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48b498f4f7f09c73ae2c2c493172a7e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga48b498f4f7f09c73ae2c2c493172a7e9">DSI_LCCR_COLC_MASK</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="separator:ga48b498f4f7f09c73ae2c2c493172a7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67658fadc5340a28d5e799f1eeb2eb29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga67658fadc5340a28d5e799f1eeb2eb29">DSI_LPMCCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x118U)</td></tr>
<tr class="memdesc:ga67658fadc5340a28d5e799f1eeb2eb29"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Low-power mode Current Configuration Register.  <a href="group__dsi__defines.html#ga67658fadc5340a28d5e799f1eeb2eb29">More...</a><br /></td></tr>
<tr class="separator:ga67658fadc5340a28d5e799f1eeb2eb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdcf9d2f56172ae06a6904364461791a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gacdcf9d2f56172ae06a6904364461791a">DSI_LPMCCR_LPSIZE_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gacdcf9d2f56172ae06a6904364461791a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45f921ed58f98906c0e2dd98d3587f4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga45f921ed58f98906c0e2dd98d3587f4f">DSI_LPMCCR_LPSIZE_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="separator:ga45f921ed58f98906c0e2dd98d3587f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10405dface28afbc2e3002a16f6a5548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga10405dface28afbc2e3002a16f6a5548">DSI_LPMCCR_VLPSIZE_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga10405dface28afbc2e3002a16f6a5548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c64765ab01e4f6e659cf129e011dfaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga1c64765ab01e4f6e659cf129e011dfaf">DSI_LPMCCR_VLPSIZE_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="separator:ga1c64765ab01e4f6e659cf129e011dfaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4a392cfe23819cb47073c88f03c585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gafe4a392cfe23819cb47073c88f03c585">DSI_VMCCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x138U)</td></tr>
<tr class="memdesc:gafe4a392cfe23819cb47073c88f03c585"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Video mode Current Configuration Register.  <a href="group__dsi__defines.html#gafe4a392cfe23819cb47073c88f03c585">More...</a><br /></td></tr>
<tr class="separator:gafe4a392cfe23819cb47073c88f03c585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95e91c4d2a578158bcb39c20a7c716c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga95e91c4d2a578158bcb39c20a7c716c6">DSI_VMCCR_LPCE</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga95e91c4d2a578158bcb39c20a7c716c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e95fcdf5855e5996d7b4c0c14f063c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga2e95fcdf5855e5996d7b4c0c14f063c0">DSI_VMCCR_FBTAAE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga2e95fcdf5855e5996d7b4c0c14f063c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb130069d48e6ce315dbf50e9534f9c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gacb130069d48e6ce315dbf50e9534f9c2">DSI_VMCCR_LPHFE</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:gacb130069d48e6ce315dbf50e9534f9c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed3aea90e87531af13ac9292d908a132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaed3aea90e87531af13ac9292d908a132">DSI_VMCCR_LPHBPE</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gaed3aea90e87531af13ac9292d908a132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb114bbe4da20c0cafc075bcf92fc228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gabb114bbe4da20c0cafc075bcf92fc228">DSI_VMCCR_LPVAE</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gabb114bbe4da20c0cafc075bcf92fc228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04c500f8f281d97b6d7cdfaedf78b6d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga04c500f8f281d97b6d7cdfaedf78b6d3">DSI_VMCCR_LPVFPE</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga04c500f8f281d97b6d7cdfaedf78b6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfab883080f6195458f963586a34f8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga3cfab883080f6195458f963586a34f8b">DSI_VMCCR_LPVBPE</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga3cfab883080f6195458f963586a34f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f1410d129d61c64198a1031ffe59bce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga6f1410d129d61c64198a1031ffe59bce">DSI_VMCCR_LPVSAE</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga6f1410d129d61c64198a1031ffe59bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4802b56e0eaa3e7e85a8f7e5f5f3e187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga4802b56e0eaa3e7e85a8f7e5f5f3e187">DSI_VMCCR_VMT_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4802b56e0eaa3e7e85a8f7e5f5f3e187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4ea06b8f5e8bf7ee71611294c043926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaa4ea06b8f5e8bf7ee71611294c043926">DSI_VMCCR_VMT_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gaa4ea06b8f5e8bf7ee71611294c043926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d403c0cab52d0fffebb505c54f5cf8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga1d403c0cab52d0fffebb505c54f5cf8d">DSI_VPCCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x13CU)</td></tr>
<tr class="memdesc:ga1d403c0cab52d0fffebb505c54f5cf8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Video Packet Current Configuration Register.  <a href="group__dsi__defines.html#ga1d403c0cab52d0fffebb505c54f5cf8d">More...</a><br /></td></tr>
<tr class="separator:ga1d403c0cab52d0fffebb505c54f5cf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d6acfe16c5957e60ff9cbdd508aeb4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga9d6acfe16c5957e60ff9cbdd508aeb4a">DSI_VPCCR_VPSIZE_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga9d6acfe16c5957e60ff9cbdd508aeb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f923e7842e03bd4d5fdb55fd359b8a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga0f923e7842e03bd4d5fdb55fd359b8a1">DSI_VPCCR_VPSIZE_MASK</a>&#160;&#160;&#160;0x3fff</td></tr>
<tr class="separator:ga0f923e7842e03bd4d5fdb55fd359b8a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7aa22984ca3b0bfd16afbf45c9577c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gae7aa22984ca3b0bfd16afbf45c9577c8">DSI_VCCCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x140U)</td></tr>
<tr class="memdesc:gae7aa22984ca3b0bfd16afbf45c9577c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Video Chunks Current Configuration Register.  <a href="group__dsi__defines.html#gae7aa22984ca3b0bfd16afbf45c9577c8">More...</a><br /></td></tr>
<tr class="separator:gae7aa22984ca3b0bfd16afbf45c9577c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a460a56aebe56ea849d4357a2948fc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga9a460a56aebe56ea849d4357a2948fc6">DSI_VCCCR_NUMC_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga9a460a56aebe56ea849d4357a2948fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf71e2ea0a1ead2e01929124254ce01b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gabf71e2ea0a1ead2e01929124254ce01b">DSI_VCCCR_NUMC_MASK</a>&#160;&#160;&#160;0x1fff</td></tr>
<tr class="separator:gabf71e2ea0a1ead2e01929124254ce01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1938a3033852cbb4437ae4802b303d7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga1938a3033852cbb4437ae4802b303d7e">DSI_VNPCCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x144U)</td></tr>
<tr class="memdesc:ga1938a3033852cbb4437ae4802b303d7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Video Null Packet Current Configuration Register.  <a href="group__dsi__defines.html#ga1938a3033852cbb4437ae4802b303d7e">More...</a><br /></td></tr>
<tr class="separator:ga1938a3033852cbb4437ae4802b303d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2451dfb50814a43219a8aaa43e6c39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga2c2451dfb50814a43219a8aaa43e6c39">DSI_VNPCCR_NPSIZE_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga2c2451dfb50814a43219a8aaa43e6c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3fbed1e35257da4c4a652e73c1bcfca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gad3fbed1e35257da4c4a652e73c1bcfca">DSI_VNPCCR_NPSIZE_MASK</a>&#160;&#160;&#160;0x1fff</td></tr>
<tr class="separator:gad3fbed1e35257da4c4a652e73c1bcfca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa04fc25ae825ceffc8a385e5421b161f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaa04fc25ae825ceffc8a385e5421b161f">DSI_VHSACCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x148U)</td></tr>
<tr class="memdesc:gaa04fc25ae825ceffc8a385e5421b161f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Video HSA Current Configuration Register.  <a href="group__dsi__defines.html#gaa04fc25ae825ceffc8a385e5421b161f">More...</a><br /></td></tr>
<tr class="separator:gaa04fc25ae825ceffc8a385e5421b161f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aaa9ed9625f203ab05f38aa1b064e24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga1aaa9ed9625f203ab05f38aa1b064e24">DSI_VHSACCR_HSA_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1aaa9ed9625f203ab05f38aa1b064e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c86c4196d41ea641556719ebe1a2735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga7c86c4196d41ea641556719ebe1a2735">DSI_VHSACCR_HSA_MASK</a>&#160;&#160;&#160;0xfff</td></tr>
<tr class="separator:ga7c86c4196d41ea641556719ebe1a2735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3811f1236861c834d3d95cd3f1fd3e9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga3811f1236861c834d3d95cd3f1fd3e9a">DSI_VHBPCCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x14CU)</td></tr>
<tr class="memdesc:ga3811f1236861c834d3d95cd3f1fd3e9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Video HBP Current Configuration Register.  <a href="group__dsi__defines.html#ga3811f1236861c834d3d95cd3f1fd3e9a">More...</a><br /></td></tr>
<tr class="separator:ga3811f1236861c834d3d95cd3f1fd3e9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga311050eb71b9dbe3580d277e6b267a01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga311050eb71b9dbe3580d277e6b267a01">DSI_VHBPCCR_HBP_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga311050eb71b9dbe3580d277e6b267a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85484c0599aa257ab8fb4bc9bde5531f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga85484c0599aa257ab8fb4bc9bde5531f">DSI_VHBPCCR_HBP_MASK</a>&#160;&#160;&#160;0xfff</td></tr>
<tr class="separator:ga85484c0599aa257ab8fb4bc9bde5531f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9eeeaff7a74f5131f660a10e907c64a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaa9eeeaff7a74f5131f660a10e907c64a">DSI_VLCCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x150U)</td></tr>
<tr class="memdesc:gaa9eeeaff7a74f5131f660a10e907c64a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Video Line Current Configuration Register.  <a href="group__dsi__defines.html#gaa9eeeaff7a74f5131f660a10e907c64a">More...</a><br /></td></tr>
<tr class="separator:gaa9eeeaff7a74f5131f660a10e907c64a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac654b5fb26d35bf0d426c849637c1feb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gac654b5fb26d35bf0d426c849637c1feb">DSI_VLCCR_HLINE_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac654b5fb26d35bf0d426c849637c1feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga030ca28228e244594624db6d7352d851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga030ca28228e244594624db6d7352d851">DSI_VLCCR_HLINE_MASK</a>&#160;&#160;&#160;0x7fff</td></tr>
<tr class="separator:ga030ca28228e244594624db6d7352d851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b0bbcd79f84af5e0b09a354224946a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gab7b0bbcd79f84af5e0b09a354224946a">DSI_VVSACCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x154U)</td></tr>
<tr class="memdesc:gab7b0bbcd79f84af5e0b09a354224946a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Video VSA Current Configuration Register.  <a href="group__dsi__defines.html#gab7b0bbcd79f84af5e0b09a354224946a">More...</a><br /></td></tr>
<tr class="separator:gab7b0bbcd79f84af5e0b09a354224946a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4b8f0952bfd4ac21f14b4bb07d85188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gab4b8f0952bfd4ac21f14b4bb07d85188">DSI_VVSACCR_VSA_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab4b8f0952bfd4ac21f14b4bb07d85188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab240d9f5396c484f6ead4bd1ab6c6e18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gab240d9f5396c484f6ead4bd1ab6c6e18">DSI_VVSACCR_VSA_MASK</a>&#160;&#160;&#160;0x3ff</td></tr>
<tr class="separator:gab240d9f5396c484f6ead4bd1ab6c6e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f3ddf2772cc759726c1859ec7856413"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga9f3ddf2772cc759726c1859ec7856413">DSI_VVBPCCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x0158U)</td></tr>
<tr class="memdesc:ga9f3ddf2772cc759726c1859ec7856413"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Video VBP Current Configuration Register.  <a href="group__dsi__defines.html#ga9f3ddf2772cc759726c1859ec7856413">More...</a><br /></td></tr>
<tr class="separator:ga9f3ddf2772cc759726c1859ec7856413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa929f36ce07617d70d2e970ffa80959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gafa929f36ce07617d70d2e970ffa80959">DSI_VVBPCCR_VBP_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gafa929f36ce07617d70d2e970ffa80959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a1d3a60c54c4fee7dc2430056b442b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga8a1d3a60c54c4fee7dc2430056b442b3">DSI_VVBPCCR_VBP_MAST</a>&#160;&#160;&#160;0x3ff</td></tr>
<tr class="separator:ga8a1d3a60c54c4fee7dc2430056b442b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a951c5ba15f7f2d28f72bf9639351dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga6a951c5ba15f7f2d28f72bf9639351dd">DSI_VVFPCCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x15CU)</td></tr>
<tr class="memdesc:ga6a951c5ba15f7f2d28f72bf9639351dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Video VFP Current Configuration Register.  <a href="group__dsi__defines.html#ga6a951c5ba15f7f2d28f72bf9639351dd">More...</a><br /></td></tr>
<tr class="separator:ga6a951c5ba15f7f2d28f72bf9639351dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf57327e2d84d482d9f30eeac9109279a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaf57327e2d84d482d9f30eeac9109279a">DSI_VVFPCCR_VFP_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf57327e2d84d482d9f30eeac9109279a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c60662f932da98826ab4519c4006b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gab3c60662f932da98826ab4519c4006b9">DSI_VVFPCCR_VFP_MASK</a>&#160;&#160;&#160;0x3ff</td></tr>
<tr class="separator:gab3c60662f932da98826ab4519c4006b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83b9030cb9b4aa188df04683eee167cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga83b9030cb9b4aa188df04683eee167cc">DSI_VVACCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x160U)</td></tr>
<tr class="memdesc:ga83b9030cb9b4aa188df04683eee167cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Host Video VA Current Configuration Register.  <a href="group__dsi__defines.html#ga83b9030cb9b4aa188df04683eee167cc">More...</a><br /></td></tr>
<tr class="separator:ga83b9030cb9b4aa188df04683eee167cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga895b72b2a0f52f038a9a53420dc81e8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga895b72b2a0f52f038a9a53420dc81e8f">DSI_VVACCR_VA_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga895b72b2a0f52f038a9a53420dc81e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac078e6d08067a63a53a39e9add9451f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gac078e6d08067a63a53a39e9add9451f6">DSI_VVACCR_VA_MASK</a>&#160;&#160;&#160;0x3fff</td></tr>
<tr class="separator:gac078e6d08067a63a53a39e9add9451f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352f8ccb990cff1780e2d140f373a65b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga352f8ccb990cff1780e2d140f373a65b">DSI_WCFGR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x400U)</td></tr>
<tr class="memdesc:ga352f8ccb990cff1780e2d140f373a65b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Wrapper Configuration Register.  <a href="group__dsi__defines.html#ga352f8ccb990cff1780e2d140f373a65b">More...</a><br /></td></tr>
<tr class="separator:ga352f8ccb990cff1780e2d140f373a65b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eebbf467dc79404f30599e96583df10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga9eebbf467dc79404f30599e96583df10">DSI_WCFGR_VSPOL</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga9eebbf467dc79404f30599e96583df10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0b204cc00e063cb458a4f120b4e438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaeb0b204cc00e063cb458a4f120b4e438">DSI_WCFGR_AR</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gaeb0b204cc00e063cb458a4f120b4e438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a072a54fe0f7d5902f461a169a79364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga6a072a54fe0f7d5902f461a169a79364">DSI_WCFGR_TEPOL</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga6a072a54fe0f7d5902f461a169a79364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8324bec90e6d5b151d9db4b5c302e55b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga8324bec90e6d5b151d9db4b5c302e55b">DSI_WCFGR_TESRC</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga8324bec90e6d5b151d9db4b5c302e55b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5fe823072ab7634a50a20b7d70ea845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaf5fe823072ab7634a50a20b7d70ea845">DSI_WCFGR_COLMUX_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf5fe823072ab7634a50a20b7d70ea845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6013183be3e92f530a42b170f4392f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gae6013183be3e92f530a42b170f4392f6">DSI_WCFGR_COLMUX_MASK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gae6013183be3e92f530a42b170f4392f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadab6a6ad815e53905bb24dc386b10343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gadab6a6ad815e53905bb24dc386b10343">DSI_WCFGR_DSIM</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gadab6a6ad815e53905bb24dc386b10343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40a7b8cbb8b805968ecd6f3be1d1884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gae40a7b8cbb8b805968ecd6f3be1d1884">DSI_WCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x404U)</td></tr>
<tr class="memdesc:gae40a7b8cbb8b805968ecd6f3be1d1884"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Wrapper Control Register.  <a href="group__dsi__defines.html#gae40a7b8cbb8b805968ecd6f3be1d1884">More...</a><br /></td></tr>
<tr class="separator:gae40a7b8cbb8b805968ecd6f3be1d1884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f8370f2494d02034c4f9804b016669f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga4f8370f2494d02034c4f9804b016669f">DSI_WCR_DSIEN</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga4f8370f2494d02034c4f9804b016669f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51879d59c9b70933cfd38d61cbe3d32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gad51879d59c9b70933cfd38d61cbe3d32">DSI_WCR_LTDCEN</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:gad51879d59c9b70933cfd38d61cbe3d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47b414720c442a5a655ede13e470102e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga47b414720c442a5a655ede13e470102e">DSI_WCR_SHTDN</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga47b414720c442a5a655ede13e470102e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cc621eeeab53cc21cd534c173badc4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga2cc621eeeab53cc21cd534c173badc4d">DSI_WCR_COLM</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga2cc621eeeab53cc21cd534c173badc4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38b5b37a55ce0fe40cd698b6d55aa945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga38b5b37a55ce0fe40cd698b6d55aa945">DSI_WIER</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x408U)</td></tr>
<tr class="memdesc:ga38b5b37a55ce0fe40cd698b6d55aa945"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Wrapper Interrupt Enable Register.  <a href="group__dsi__defines.html#ga38b5b37a55ce0fe40cd698b6d55aa945">More...</a><br /></td></tr>
<tr class="separator:ga38b5b37a55ce0fe40cd698b6d55aa945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ebae6bbef11ce454276f8bce935267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gac7ebae6bbef11ce454276f8bce935267">DSI_WIER_RRIE</a>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="separator:gac7ebae6bbef11ce454276f8bce935267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf849992d702307b3c87aec3179743165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaf849992d702307b3c87aec3179743165">DSI_WIER_PLLUIE</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:gaf849992d702307b3c87aec3179743165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86bb26906038de03d92219488070cd8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga86bb26906038de03d92219488070cd8d">DSI_WIER_PLLLIE</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga86bb26906038de03d92219488070cd8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71bd1029efb5cb1b53d469b6be1fdd8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga71bd1029efb5cb1b53d469b6be1fdd8b">DSI_WIER_ERIE</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga71bd1029efb5cb1b53d469b6be1fdd8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66d2fbb9bc66d77fd4dcd076af930bca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga66d2fbb9bc66d77fd4dcd076af930bca">DSI_WIER_TEIE</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga66d2fbb9bc66d77fd4dcd076af930bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbea74ca9d96d534591340b698130227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gadbea74ca9d96d534591340b698130227">DSI_WISR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x40CU)</td></tr>
<tr class="memdesc:gadbea74ca9d96d534591340b698130227"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Wrapper Interrupt &amp; Status Register.  <a href="group__dsi__defines.html#gadbea74ca9d96d534591340b698130227">More...</a><br /></td></tr>
<tr class="separator:gadbea74ca9d96d534591340b698130227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadad7a89f48d990aa987234055c73993d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gadad7a89f48d990aa987234055c73993d">DSI_WISR_RRIF</a>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="separator:gadad7a89f48d990aa987234055c73993d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12edd1340d4eb79dc1d39174acd345ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga12edd1340d4eb79dc1d39174acd345ec">DSI_WISR_RRS</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:ga12edd1340d4eb79dc1d39174acd345ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38eb01920a7b6d5f505903fb4ccf9e3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga38eb01920a7b6d5f505903fb4ccf9e3e">DSI_WISR_PLLUIF</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:ga38eb01920a7b6d5f505903fb4ccf9e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62582c2e50e4ed63727f9111375cc7a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga62582c2e50e4ed63727f9111375cc7a0">DSI_WISR_PLLLIF</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga62582c2e50e4ed63727f9111375cc7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade7d2a2069da112a2b36e176bd35bdc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gade7d2a2069da112a2b36e176bd35bdc0">DSI_WISR_PLLLS</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gade7d2a2069da112a2b36e176bd35bdc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8741210a2ba21c8b900f2a99962d3a22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga8741210a2ba21c8b900f2a99962d3a22">DSI_WISR_BUSY</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga8741210a2ba21c8b900f2a99962d3a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga174d3118efe144cc10f96076493cc454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga174d3118efe144cc10f96076493cc454">DSI_WISR_ERIF</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga174d3118efe144cc10f96076493cc454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74ff0222d59bd3994a1b927c4a517305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga74ff0222d59bd3994a1b927c4a517305">DSI_WISR_TEIF</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga74ff0222d59bd3994a1b927c4a517305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3337fe06cfda487ed4151d1af58cb41e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga3337fe06cfda487ed4151d1af58cb41e">DSI_WIFCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x410U)</td></tr>
<tr class="memdesc:ga3337fe06cfda487ed4151d1af58cb41e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Wrapper Interrupt Flag Clear Register.  <a href="group__dsi__defines.html#ga3337fe06cfda487ed4151d1af58cb41e">More...</a><br /></td></tr>
<tr class="separator:ga3337fe06cfda487ed4151d1af58cb41e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bc327ee540e5bed0e7649a9807cf525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga2bc327ee540e5bed0e7649a9807cf525">DSI_WIFCR_CRRIF</a>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="separator:ga2bc327ee540e5bed0e7649a9807cf525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaadb1e22402e9316bc4cc5d8c1d3a1b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaaadb1e22402e9316bc4cc5d8c1d3a1b0">DSI_WIFCR_CPLLUIF</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:gaaadb1e22402e9316bc4cc5d8c1d3a1b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52c520c3156ad5f4bf73543f5e866ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga52c520c3156ad5f4bf73543f5e866ed0">DSI_WIFCR_CPLLLIF</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga52c520c3156ad5f4bf73543f5e866ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64dee09a8c1148dae74c260e30b6f6c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga64dee09a8c1148dae74c260e30b6f6c1">DSI_WIFCR_CERIF</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga64dee09a8c1148dae74c260e30b6f6c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga361274925692b4973395d20c7c60387c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga361274925692b4973395d20c7c60387c">DSI_WIFCR_CTEIF</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga361274925692b4973395d20c7c60387c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ea83b7bd42a6273bb43f40c0c0e5a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga75ea83b7bd42a6273bb43f40c0c0e5a5">DSI_WPCR0</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x418U)</td></tr>
<tr class="memdesc:ga75ea83b7bd42a6273bb43f40c0c0e5a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Wrapper PHY Configuration Register 0.  <a href="group__dsi__defines.html#ga75ea83b7bd42a6273bb43f40c0c0e5a5">More...</a><br /></td></tr>
<tr class="separator:ga75ea83b7bd42a6273bb43f40c0c0e5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacffb76965eca07fa6181045269ce7cdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gacffb76965eca07fa6181045269ce7cdb">DSI_WPCR0_TCLKPOSTEN</a>&#160;&#160;&#160;(1 &lt;&lt; 27)</td></tr>
<tr class="separator:gacffb76965eca07fa6181045269ce7cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9579e0f5c0f26d7aa33ce17996617337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga9579e0f5c0f26d7aa33ce17996617337">DSI_WPCR0_TLPXCEN</a>&#160;&#160;&#160;(1 &lt;&lt; 26)</td></tr>
<tr class="separator:ga9579e0f5c0f26d7aa33ce17996617337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0df5ca5acd6ea32a6b21a8a21924cea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaf0df5ca5acd6ea32a6b21a8a21924cea">DSI_WPCR0_THSEXITEN</a>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="separator:gaf0df5ca5acd6ea32a6b21a8a21924cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b46a6ec918d02e0d849aa4639d683ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga3b46a6ec918d02e0d849aa4639d683ef">DSI_WPCR0_TLPXDEN</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:ga3b46a6ec918d02e0d849aa4639d683ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a6c491794e2fd0f85541def721aa258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga4a6c491794e2fd0f85541def721aa258">DSI_WPCR0_THSZEROEN</a>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:ga4a6c491794e2fd0f85541def721aa258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bb4d80856df33cc7d6a13d94d2e7a9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga9bb4d80856df33cc7d6a13d94d2e7a9f">DSI_WPCR0_THSTRAILEN</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:ga9bb4d80856df33cc7d6a13d94d2e7a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaedf38614792fe9416f529c17eb0b0d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaaedf38614792fe9416f529c17eb0b0d0">DSI_WPCR0_THSPREPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="separator:gaaedf38614792fe9416f529c17eb0b0d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2027067274319b5790a529a4df158d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gab2027067274319b5790a529a4df158d4">DSI_WPCR0_TCLKZEROEN</a>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="separator:gab2027067274319b5790a529a4df158d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5682591091c015bc88faf555faaa52b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gad5682591091c015bc88faf555faaa52b">DSI_WPCR0_TCLKPREPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="separator:gad5682591091c015bc88faf555faaa52b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c0ba1a3546d7df4296b296079ce2c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga8c0ba1a3546d7df4296b296079ce2c5c">DSI_WPCR0_PDEN</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:ga8c0ba1a3546d7df4296b296079ce2c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60a2b013ce6c921c5a3278a206a3e526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga60a2b013ce6c921c5a3278a206a3e526">DSI_WPCR0_TDDL</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga60a2b013ce6c921c5a3278a206a3e526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae93ac87239ad136b571fa5d79e6c34ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gae93ac87239ad136b571fa5d79e6c34ef">DSI_WPCR0_CDOFFDL</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:gae93ac87239ad136b571fa5d79e6c34ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1082c04b6949ad98df037295be151f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga1082c04b6949ad98df037295be151f7e">DSI_WPCR0_FTXSMDL</a>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="separator:ga1082c04b6949ad98df037295be151f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca659a7694ca7f3e9af92c5c82855500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaca659a7694ca7f3e9af92c5c82855500">DSI_WPCR0_FTXSMCL</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:gaca659a7694ca7f3e9af92c5c82855500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf806b428af69f1b09955b6985fcdca92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaf806b428af69f1b09955b6985fcdca92">DSI_WPCR0_HSIDL1</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:gaf806b428af69f1b09955b6985fcdca92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5df1af8b748280e8c492cca6deca2cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga5df1af8b748280e8c492cca6deca2cd0">DSI_WPCR0_HSIDL0</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:ga5df1af8b748280e8c492cca6deca2cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad00231b9641a86a575c2ba9c1dcd0224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gad00231b9641a86a575c2ba9c1dcd0224">DSI_WPCR0_HSICL</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:gad00231b9641a86a575c2ba9c1dcd0224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4efa8f094953ac100bfad910f35b35c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gab4efa8f094953ac100bfad910f35b35c">DSI_WPCR0_SWDL1</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gab4efa8f094953ac100bfad910f35b35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f041a69dfda3eff66aebaacd2d22c96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga5f041a69dfda3eff66aebaacd2d22c96">DSI_WPCR0_SWDL0</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga5f041a69dfda3eff66aebaacd2d22c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bda5fffaf6514cbba333804fcf7708e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga0bda5fffaf6514cbba333804fcf7708e">DSI_WPCR0_SWCL</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga0bda5fffaf6514cbba333804fcf7708e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b12afe3d8fbe2e0f74d1cc03545ba8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga3b12afe3d8fbe2e0f74d1cc03545ba8b">DSI_WPCR0_UIX4_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga3b12afe3d8fbe2e0f74d1cc03545ba8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ae9eab3295f095bc694b80719202c4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga2ae9eab3295f095bc694b80719202c4e">DSI_WPCR0_UIX4_MASK</a>&#160;&#160;&#160;0x3f</td></tr>
<tr class="separator:ga2ae9eab3295f095bc694b80719202c4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga390248afeeba600ca47eb51033467dc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga390248afeeba600ca47eb51033467dc1">DSI_WPCR1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x41CU)</td></tr>
<tr class="memdesc:ga390248afeeba600ca47eb51033467dc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Wrapper PHY Configration Register 1.  <a href="group__dsi__defines.html#ga390248afeeba600ca47eb51033467dc1">More...</a><br /></td></tr>
<tr class="separator:ga390248afeeba600ca47eb51033467dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cf953f53eef82369c2af98dc3eb838b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga4cf953f53eef82369c2af98dc3eb838b">DSI_WPCR1_LPRXFT_SHIFT</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:ga4cf953f53eef82369c2af98dc3eb838b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22df947b5049c4cf1e37de1f0ec8a264"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga22df947b5049c4cf1e37de1f0ec8a264">DSI_WPCR1_LPRXFT_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga22df947b5049c4cf1e37de1f0ec8a264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5367c08e404cd9b7e892992d9d2f2453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga5367c08e404cd9b7e892992d9d2f2453">DSI_WPCR1_FLPRXLPM</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:ga5367c08e404cd9b7e892992d9d2f2453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cc4f21738575c89ee3372f75d5e7dac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga3cc4f21738575c89ee3372f75d5e7dac">DSI_WPCR1_HSTXSRCDL_SHIFT</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga3cc4f21738575c89ee3372f75d5e7dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafac590095f451aada34a3c9d6c2ff40c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gafac590095f451aada34a3c9d6c2ff40c">DSI_WPCR1_HSTXSRCDL_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gafac590095f451aada34a3c9d6c2ff40c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7615281398efba9c50934a9932eb5e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gad7615281398efba9c50934a9932eb5e1">DSI_WPCR1_HSTXSRCCL_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gad7615281398efba9c50934a9932eb5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2db7ae57b8d7d32ac08ee233b08e6c5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga2db7ae57b8d7d32ac08ee233b08e6c5d">DSI_WPCR1_HSTXSRCCL_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga2db7ae57b8d7d32ac08ee233b08e6c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bbe4d6c1d20c7b3706fe7b00d89c54b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga2bbe4d6c1d20c7b3706fe7b00d89c54b">DSI_WPCR1_SDDC</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:ga2bbe4d6c1d20c7b3706fe7b00d89c54b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcb408b33e0cf53aaa37b3d10a9144f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gafcb408b33e0cf53aaa37b3d10a9144f8">DSI_WPCR1_LPSRCDL_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gafcb408b33e0cf53aaa37b3d10a9144f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga081a2937cf698d1f89941bee222bfb52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga081a2937cf698d1f89941bee222bfb52">DSI_WPCR1_LPSRCDL_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga081a2937cf698d1f89941bee222bfb52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga685e34095030e73884b7da4f159651a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga685e34095030e73884b7da4f159651a0">DSI_WPCR1_HSTXDDL_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga685e34095030e73884b7da4f159651a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f11a0bd22446d4457a2e0b026c243e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga1f11a0bd22446d4457a2e0b026c243e0">DSI_WPCR1_HSTXDDL_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga1f11a0bd22446d4457a2e0b026c243e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad524eedaa3d195a97e69bc48eeccdf5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gad524eedaa3d195a97e69bc48eeccdf5a">DSI_WPCR1_HSTXDCL_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad524eedaa3d195a97e69bc48eeccdf5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac89fd6b3cdedf413d292733b0801926b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gac89fd6b3cdedf413d292733b0801926b">DSI_WPCR1_HSTXDCL_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gac89fd6b3cdedf413d292733b0801926b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b53acfff87f7355400e0e4171f92a9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga3b53acfff87f7355400e0e4171f92a9b">DSI_WPCR2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x420U)</td></tr>
<tr class="memdesc:ga3b53acfff87f7355400e0e4171f92a9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Wrapper PHY Configuration Register 2.  <a href="group__dsi__defines.html#ga3b53acfff87f7355400e0e4171f92a9b">More...</a><br /></td></tr>
<tr class="separator:ga3b53acfff87f7355400e0e4171f92a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf989eb569fc3a66032004dd661e93927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaf989eb569fc3a66032004dd661e93927">DSI_WPCR2_THSTRAIL_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gaf989eb569fc3a66032004dd661e93927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbbff99e603788533a9e74ff02cfe662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gafbbff99e603788533a9e74ff02cfe662">DSI_WPCR2_THSTRAIL_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="separator:gafbbff99e603788533a9e74ff02cfe662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11a310017cc7b8f9fd1608b7a4a35c7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga11a310017cc7b8f9fd1608b7a4a35c7b">DSI_WPCR2_THSPREP_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga11a310017cc7b8f9fd1608b7a4a35c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga241507af465363011687aafcbb59b46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga241507af465363011687aafcbb59b46c">DSI_WPCR2_THSPREP_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="separator:ga241507af465363011687aafcbb59b46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa50ee997430750785aa656f0d1975d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gafa50ee997430750785aa656f0d1975d7">DSI_WPCR2_TCLKZERO_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gafa50ee997430750785aa656f0d1975d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26578818a1d1c4f7decc4b15c45cfa68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga26578818a1d1c4f7decc4b15c45cfa68">DSI_WPCR2_TCLKZERO_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="separator:ga26578818a1d1c4f7decc4b15c45cfa68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b512f97f81a26d9c33de9c96ef55a06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga7b512f97f81a26d9c33de9c96ef55a06">DSI_WPCR2_TCLKPREP_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga7b512f97f81a26d9c33de9c96ef55a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa988364a211cb6fda3ec2d2a7df76a01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaa988364a211cb6fda3ec2d2a7df76a01">DSI_WPCR2_TCLKPREP_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="separator:gaa988364a211cb6fda3ec2d2a7df76a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed3769971fb26c8ca3f4d0c318a09cc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gaed3769971fb26c8ca3f4d0c318a09cc2">DSI_WPCR3</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x424U)</td></tr>
<tr class="memdesc:gaed3769971fb26c8ca3f4d0c318a09cc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Wrapper PHY Configuration Register 3.  <a href="group__dsi__defines.html#gaed3769971fb26c8ca3f4d0c318a09cc2">More...</a><br /></td></tr>
<tr class="separator:gaed3769971fb26c8ca3f4d0c318a09cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2208694be1e7a2fa4e0d4eeb52a05940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga2208694be1e7a2fa4e0d4eeb52a05940">DSI_WPCR3_TLPXC_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga2208694be1e7a2fa4e0d4eeb52a05940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade086a07fec0e469b379188a995f8daa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gade086a07fec0e469b379188a995f8daa">DSI_WPCR3_TLPXC_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="separator:gade086a07fec0e469b379188a995f8daa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf4801f1c6738cac14a9c91d1a52e14b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gacf4801f1c6738cac14a9c91d1a52e14b">DSI_WPCR3_THSEXIT_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gacf4801f1c6738cac14a9c91d1a52e14b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga038009e6dc3c670f76726e5274883e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga038009e6dc3c670f76726e5274883e45">DSI_WPCR3_THSEXIT_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="separator:ga038009e6dc3c670f76726e5274883e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ef2dcf1f81632492f4f1222a7517eee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga5ef2dcf1f81632492f4f1222a7517eee">DSI_WPCR3_TLPXD_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga5ef2dcf1f81632492f4f1222a7517eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae74ada05993525245703abb780ff05fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gae74ada05993525245703abb780ff05fa">DSI_WPCR3_TLPXD_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="separator:gae74ada05993525245703abb780ff05fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5693489a16717794f65c86b51cb950e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga5693489a16717794f65c86b51cb950e1">DSI_WPCR3_THSZERO_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5693489a16717794f65c86b51cb950e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46df4a1e7773b820395873396273d3b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga46df4a1e7773b820395873396273d3b5">DSI_WPCR3_THSZERO_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="separator:ga46df4a1e7773b820395873396273d3b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ec247cc89b61ad8615b216c2137ad51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga4ec247cc89b61ad8615b216c2137ad51">DSI_WPCR4</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x428U)</td></tr>
<tr class="memdesc:ga4ec247cc89b61ad8615b216c2137ad51"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Wrapper PHY Configuration Register 4.  <a href="group__dsi__defines.html#ga4ec247cc89b61ad8615b216c2137ad51">More...</a><br /></td></tr>
<tr class="separator:ga4ec247cc89b61ad8615b216c2137ad51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36f3f97b42b85bd341bea0d9e2a08f6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga36f3f97b42b85bd341bea0d9e2a08f6a">DSI_WPCR4_TCLKPOST_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga36f3f97b42b85bd341bea0d9e2a08f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b13bdca46407d327bb69653671f61c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga7b13bdca46407d327bb69653671f61c2">DSI_WPCR4_TCLKPOST_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="separator:ga7b13bdca46407d327bb69653671f61c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga549eda5aae7b3461064ecbe2165bf475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga549eda5aae7b3461064ecbe2165bf475">DSI_WRPCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#ac094188b138a77bbac13d9361609b617">DSI_BASE</a> + 0x430U)</td></tr>
<tr class="memdesc:ga549eda5aae7b3461064ecbe2165bf475"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSI Wrapper Regulator and PLL Control Register.  <a href="group__dsi__defines.html#ga549eda5aae7b3461064ecbe2165bf475">More...</a><br /></td></tr>
<tr class="separator:ga549eda5aae7b3461064ecbe2165bf475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36c0de05d2c99f9fd998b424f41f65d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga36c0de05d2c99f9fd998b424f41f65d5">DSI_WRPCR_REGEN</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:ga36c0de05d2c99f9fd998b424f41f65d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga337608af7645b1314abdb91983b0c5ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga337608af7645b1314abdb91983b0c5ec">DSI_WRPCR_ODF_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga337608af7645b1314abdb91983b0c5ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0382c88cd9fd0aa7046c507e422af41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gac0382c88cd9fd0aa7046c507e422af41">DSI_WRPCR_ODF_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gac0382c88cd9fd0aa7046c507e422af41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9029924def699f7b5a9e5c5144f9b8d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga9029924def699f7b5a9e5c5144f9b8d8">DSI_WRPCR_ODF_DIV_1</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga9029924def699f7b5a9e5c5144f9b8d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga988fd36c77183f9b26d5a69919e0187a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga988fd36c77183f9b26d5a69919e0187a">DSI_WRPCR_ODF_DIV_2</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga988fd36c77183f9b26d5a69919e0187a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40816ff0d17d2a5c1fc406c6c854a5a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga40816ff0d17d2a5c1fc406c6c854a5a7">DSI_WRPCR_ODF_DIV_4</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga40816ff0d17d2a5c1fc406c6c854a5a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3a8752b7c44d1edbeb8ead1407c6ade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gad3a8752b7c44d1edbeb8ead1407c6ade">DSI_WRPCR_ODF_DIV_8</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gad3a8752b7c44d1edbeb8ead1407c6ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6359bfed91fe02006819e31f3bd07fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga6359bfed91fe02006819e31f3bd07fa1">DSI_WRPCR_IDF_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga6359bfed91fe02006819e31f3bd07fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e5acff235f9c6c59ed93802196ead4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga5e5acff235f9c6c59ed93802196ead4a">DSI_WRPCR_IDF_MASK</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="separator:ga5e5acff235f9c6c59ed93802196ead4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga616eac737ccfd140806d13f239d2c52b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga616eac737ccfd140806d13f239d2c52b">DSI_WRPCR_IDF_DIV_1</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga616eac737ccfd140806d13f239d2c52b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dc84faea2df05c9ded144eff49c8bc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga2dc84faea2df05c9ded144eff49c8bc7">DSI_WRPCR_IDF_DIV_2</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga2dc84faea2df05c9ded144eff49c8bc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae91e98e9c71e827e859d37028011cddb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gae91e98e9c71e827e859d37028011cddb">DSI_WRPCR_IDF_DIV_3</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gae91e98e9c71e827e859d37028011cddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25ec9b24536b70ad080d6eb1d90c7972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga25ec9b24536b70ad080d6eb1d90c7972">DSI_WRPCR_IDF_DIV_4</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga25ec9b24536b70ad080d6eb1d90c7972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9a5cd4eb2ad1cb69ab0a0dba0a53c6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gae9a5cd4eb2ad1cb69ab0a0dba0a53c6f">DSI_WRPCR_IDF_DIV_5</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gae9a5cd4eb2ad1cb69ab0a0dba0a53c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd86be06fed0ff341cf8d1c070ef713a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gafd86be06fed0ff341cf8d1c070ef713a">DSI_WRPCR_IDF_DIV_6</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gafd86be06fed0ff341cf8d1c070ef713a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c4a4ab217b3bea292c89421623397a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga0c4a4ab217b3bea292c89421623397a3">DSI_WRPCR_IDF_DIV_7</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga0c4a4ab217b3bea292c89421623397a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga448616b938d112f7dcd2223d22d6a951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga448616b938d112f7dcd2223d22d6a951">DSI_WRPCR_NDIV_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga448616b938d112f7dcd2223d22d6a951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c192e6ec1f855571a7755ef6346d25d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#ga5c192e6ec1f855571a7755ef6346d25d">DSI_WRPCR_NDIV_MASK</a>&#160;&#160;&#160;0x7f</td></tr>
<tr class="separator:ga5c192e6ec1f855571a7755ef6346d25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc3dfe78db82ea9b1365de4bf9d63c00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dsi__defines.html#gacc3dfe78db82ea9b1365de4bf9d63c00">DSI_WRPCR_PLLEN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gacc3dfe78db82ea9b1365de4bf9d63c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a0693c387953a3289d9a856f800ba7630" name="a0693c387953a3289d9a856f800ba7630"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0693c387953a3289d9a856f800ba7630">&#9670;&nbsp;</a></span>DSI_H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSI_H</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="dsi__common__f47_8h_source.html#l00045">45</a> of file <a class="el" href="dsi__common__f47_8h_source.html">dsi_common_f47.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_6a7820b97a7704ff85bcff20dea7ce23.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_9417be1a17550340f19505b8a524537b.html">stm32</a></li><li class="navelem"><a class="el" href="dir_f1e5530a7e66c302e9dbc049fc6df9a4.html">common</a></li><li class="navelem"><a class="el" href="dsi__common__f47_8h.html">dsi_common_f47.h</a></li>
    <li class="footer">Generated on Tue Mar 7 2023 16:11:41 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
