// Seed: 1570075451
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input wor id_2,
    input tri id_3,
    output tri0 id_4,
    input uwire id_5
);
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    output supply1 id_2,
    output supply1 id_3
);
  assign id_2 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1
    , id_10,
    input tri id_2,
    input supply1 id_3,
    output tri0 id_4,
    input wor id_5,
    input supply0 id_6,
    output wire id_7,
    input uwire id_8
);
  logic id_11 = -1'b0;
  assign id_7 = !-1;
  parameter id_12 = 1;
  assign id_10 = id_5;
  logic id_13;
  ;
  always @(posedge id_2);
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_2,
      id_7,
      id_8
  );
  assign modCall_1.id_3 = 0;
  genvar id_14;
  assign id_10 = -1 - id_2;
endmodule
