<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ProcessorIntegrationStep0.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="PC_plus_ALU.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PC_plus_ALU.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="PC_plus_ALU.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PC_plus_ALU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PC_plus_ALU.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PC_plus_ALU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="PC_plus_ALU.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PC_plus_ALU.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="PC_plus_ALU.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="PC_plus_ALU.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="PC_plus_ALU.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC_plus_ALU.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="PC_plus_ALU.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PC_plus_ALU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PC_plus_ALU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="PC_plus_ALU.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="PC_plus_ALU.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="PC_plus_ALU.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="PC_plus_ALU.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="PC_plus_ALU.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PC_plus_ALU.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC_plus_ALU_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PC_plus_ALU_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="PC_plus_ALU_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PC_plus_ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="PC_plus_ALU_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PC_plus_ALU_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PC_plus_ALU_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PC_plus_ALU_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="PC_plus_ALU_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PC_plus_ALU_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PC_plus_ALU_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="PC_plus_ALU_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="PC_plus_ALU_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PC_plus_ALU_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PC_plus_ALU_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="PC_plus_ALU_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="PC_plus_ALU_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PC_plus_ALU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="add1b.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="alu16b.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="alu16b.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="alu16b.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu16b.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="alu16b.syr"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="alu16b.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="alu16b.xst"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="alu16b_drc.vf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu16b_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu16b_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu16b_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="alu1b.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="buf16.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="buf16.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="constant16b0000.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="constant16b0001.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="constant16b0001.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="constant16b0010.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="constant16b0010.vf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="mux16b2.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux16b2.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/PC_plus_ALU_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/PC_plus_ALU_synthesis.v"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="reg16.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="reg16.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1486322577" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="6722788503651541368" xil_pn:start_ts="1486322577">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486432519" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1486432519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486432519" xil_pn:in_ck="-1787608592280869371" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1486432519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../1A-alfayeka-davissm-merreltc-smithlb/Implementation/Units/mux16b2/mux16b2.v"/>
    </transform>
    <transform xil_pn:end_ts="1486432519" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8747958867105195961" xil_pn:start_ts="1486432519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486432736" xil_pn:in_ck="869410626928757018" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6152339060730537591" xil_pn:start_ts="1486432734">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PC_plus_ALU.vf"/>
      <outfile xil_pn:name="add1b.vf"/>
      <outfile xil_pn:name="alu16b.vf"/>
      <outfile xil_pn:name="alu1b.vf"/>
      <outfile xil_pn:name="reg16.vf"/>
    </transform>
    <transform xil_pn:end_ts="1486432521" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6151892632137365898" xil_pn:start_ts="1486432521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486432736" xil_pn:in_ck="2127801652781059855" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1486432736">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../1A-alfayeka-davissm-merreltc-smithlb/Implementation/Units/mux16b2/mux16b2.v"/>
      <outfile xil_pn:name="PC_plus_ALU.vf"/>
      <outfile xil_pn:name="add1b.vf"/>
      <outfile xil_pn:name="alu16b.vf"/>
      <outfile xil_pn:name="alu1b.vf"/>
      <outfile xil_pn:name="reg16.vf"/>
    </transform>
    <transform xil_pn:end_ts="1486432739" xil_pn:in_ck="2127801652781059855" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="633119482748587766" xil_pn:start_ts="1486432736">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PC_plus_ALU_beh.prj"/>
      <outfile xil_pn:name="PC_plus_ALU_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1486432739" xil_pn:in_ck="-7025033006064997690" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6123545535472368039" xil_pn:start_ts="1486432739">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PC_plus_ALU_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1486168113" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1486168110">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486432667" xil_pn:in_ck="869410626928757018" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4799271421969398217" xil_pn:start_ts="1486432664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PC_plus_ALU.vf"/>
      <outfile xil_pn:name="add1b.vf"/>
      <outfile xil_pn:name="alu16b.vf"/>
      <outfile xil_pn:name="alu1b.vf"/>
      <outfile xil_pn:name="buf16.vf"/>
      <outfile xil_pn:name="constant16b0010.vf"/>
      <outfile xil_pn:name="reg16.vf"/>
    </transform>
    <transform xil_pn:end_ts="1486325472" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6151892632137365898" xil_pn:start_ts="1486325472">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486325472" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1486325472">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486325472" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8747958867105195961" xil_pn:start_ts="1486325472">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486325472" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1486325472">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486325472" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6351189893045714752" xil_pn:start_ts="1486325472">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486432674" xil_pn:in_ck="-3685051628280250858" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="4389503382627360322" xil_pn:start_ts="1486432667">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PC_plus_ALU.jhd"/>
      <outfile xil_pn:name="PC_plus_ALU.lso"/>
      <outfile xil_pn:name="PC_plus_ALU.ngc"/>
      <outfile xil_pn:name="PC_plus_ALU.ngr"/>
      <outfile xil_pn:name="PC_plus_ALU.prj"/>
      <outfile xil_pn:name="PC_plus_ALU.stx"/>
      <outfile xil_pn:name="PC_plus_ALU.syr"/>
      <outfile xil_pn:name="PC_plus_ALU.xst"/>
      <outfile xil_pn:name="PC_plus_ALU_beh.prj"/>
      <outfile xil_pn:name="PC_plus_ALU_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1486324326" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5861428843674558567" xil_pn:start_ts="1486324326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486432679" xil_pn:in_ck="-1853093353414784035" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-506334949853143847" xil_pn:start_ts="1486432674">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PC_plus_ALU.bld"/>
      <outfile xil_pn:name="PC_plus_ALU.ngd"/>
      <outfile xil_pn:name="PC_plus_ALU_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1486432684" xil_pn:in_ck="-1853093353414784034" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1486432679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PC_plus_ALU.pcf"/>
      <outfile xil_pn:name="PC_plus_ALU_map.map"/>
      <outfile xil_pn:name="PC_plus_ALU_map.mrp"/>
      <outfile xil_pn:name="PC_plus_ALU_map.ncd"/>
      <outfile xil_pn:name="PC_plus_ALU_map.ngm"/>
      <outfile xil_pn:name="PC_plus_ALU_map.xrpt"/>
      <outfile xil_pn:name="PC_plus_ALU_summary.xml"/>
      <outfile xil_pn:name="PC_plus_ALU_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1486432696" xil_pn:in_ck="-6361039687290283529" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-3872219738485705569" xil_pn:start_ts="1486432684">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PC_plus_ALU.ncd"/>
      <outfile xil_pn:name="PC_plus_ALU.pad"/>
      <outfile xil_pn:name="PC_plus_ALU.par"/>
      <outfile xil_pn:name="PC_plus_ALU.ptwx"/>
      <outfile xil_pn:name="PC_plus_ALU.unroutes"/>
      <outfile xil_pn:name="PC_plus_ALU.xpi"/>
      <outfile xil_pn:name="PC_plus_ALU_pad.csv"/>
      <outfile xil_pn:name="PC_plus_ALU_pad.txt"/>
      <outfile xil_pn:name="PC_plus_ALU_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1486432696" xil_pn:in_ck="-1853093353414784166" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1486432693">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PC_plus_ALU.twr"/>
      <outfile xil_pn:name="PC_plus_ALU.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1486432481" xil_pn:in_ck="-1853093353414784035" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-4426188876622539196" xil_pn:start_ts="1486432479">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/PC_plus_ALU_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/PC_plus_ALU_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
