#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Jul 29 15:23:44 2024
# Process ID: 24316
# Current directory: C:/Users/yeshe/Desktop/rep/code/lenet_kv260
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10824 C:\Users\yeshe\Desktop\rep\code\lenet_kv260\lenet_kv260.xpr
# Log file: C:/Users/yeshe/Desktop/rep/code/lenet_kv260/vivado.log
# Journal file: C:/Users/yeshe/Desktop/rep/code/lenet_kv260\vivado.jou
# Running On: shye3, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 17024 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/vivado2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/yeshe/Desktop/rep/zcu104/ip_repo'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/vivado2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/vivado2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/vivado2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/vivado2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/vivado2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/vivado2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/vivado2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/vivado2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] Default location for output products of customized IPs.: Could not find the directory 'C:/Users/yeshe/Desktop/pynq/ip_repo/DMA_Controller'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/yeshe/Desktop/rep/zcu104/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2022.2/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2200.562 ; gain = 414.582
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {c:/Users/yeshe/Desktop/rep/zcu104/ip_repo C:/Users/yeshe/Desktop/rep/code/lenet_kv260/ip} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/yeshe/Desktop/rep/zcu104/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yeshe/Desktop/rep/code/lenet_kv260/ip'.
open_bd_design {C:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.4 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:user:DMA_Controller:1.0 - DMA_Controller_0
Adding component instance block -- xilinx.com:user:Accelerator:1.0 - Accelerator_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /DMA_Controller_0/M00_AXI.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /DMA_Controller_0/M02_AXI.
Successfully read diagram <design_1> from block design file <C:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2322.848 ; gain = 61.836
report_ip_status -name ip_status 
set_property  ip_repo_paths  c:/Users/yeshe/Desktop/rep/code/lenet_kv260/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yeshe/Desktop/rep/code/lenet_kv260/ip'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/yeshe/Desktop/rep/code/lenet_kv260/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yeshe/Desktop/rep/code/lenet_kv260/ip_repo'.
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Accelerator:1.0 Accelerator_1
endgroup
set_property location {2 289 -1218} [get_bd_cells Accelerator_1]
connect_bd_net [get_bd_pins Accelerator_1/clk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins Accelerator_1/din] [get_bd_pins rst_ps8_0_99M/peripheral_aresetn]
delete_bd_objs [get_bd_nets rst_ps8_0_99M_peripheral_aresetn]
connect_bd_net [get_bd_pins Accelerator_1/din_st] [get_bd_pins DMA_Controller_0/din_st]
connect_bd_net [get_bd_pins Accelerator_1/din] [get_bd_pins DMA_Controller_0/din]
delete_bd_objs [get_bd_nets Accelerator_0_dout] [get_bd_nets Accelerator_0_dout_st] [get_bd_cells Accelerator_0]
connect_bd_net [get_bd_pins Accelerator_1/dout_st] [get_bd_pins DMA_Controller_0/dout_start]
connect_bd_net [get_bd_pins DMA_Controller_0/dout] [get_bd_pins Accelerator_1/dout]
connect_bd_net [get_bd_pins Accelerator_1/rst_n] [get_bd_pins DMA_Controller_0/s00_axi_aresetn]
connect_bd_net [get_bd_pins DMA_Controller_0/M02_AXI_ARESETN] [get_bd_pins Accelerator_1/rst_n]
delete_bd_objs [get_bd_nets Accelerator_1_dout] [get_bd_nets DMA_Controller_0_din_st] [get_bd_nets DMA_Controller_0_din] [get_bd_nets Net] [get_bd_intf_nets DMA_Controller_0_M00_AXI] [get_bd_intf_nets DMA_Controller_0_M02_AXI] [get_bd_intf_nets ps8_0_axi_periph_M00_AXI] [get_bd_nets Accelerator_1_dout_st] [get_bd_cells DMA_Controller_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:DMA_Controller:1.0 DMA_Controller_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/DMA_Controller_0/M00_AXI} Slave {/zynq_ultra_ps_e_0/S_AXI_HP0_FPD} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins DMA_Controller_0/M00_AXI]
WARNING: [BD 41-1743] Cannot assign slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH' into address space '/DMA_Controller_0/M00_AXI' because no valid addressing path exists. The addressing path from slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH' to address space '/DMA_Controller_0/M00_AXI' terminates at master interface '/DMA_Controller_0/M00_AXI'. The apertures for this interface {<0x0_0000_0000 [ 4G ]>} do not intersect with previous path apertures {<0x8_0000_0000 [ 32G ]>}. This assignment will be automatically excluded.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW' is being assigned into address space '/DMA_Controller_0/M00_AXI' at <0x0000_0000 [ 2G ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI' is being assigned into address space '/DMA_Controller_0/M00_AXI' at <0xC000_0000 [ 512M ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM' is being assigned into address space '/DMA_Controller_0/M00_AXI' at <0xFF00_0000 [ 16M ]>.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /DMA_Controller_0/M00_AXI.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/DMA_Controller_0/M02_AXI} Slave {/zynq_ultra_ps_e_0/S_AXI_HP0_FPD} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins DMA_Controller_0/M02_AXI]
WARNING: [BD 41-1743] Cannot assign slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH' into address space '/DMA_Controller_0/M02_AXI' because no valid addressing path exists. The addressing path from slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH' to address space '/DMA_Controller_0/M02_AXI' terminates at master interface '/DMA_Controller_0/M02_AXI'. The apertures for this interface {<0x0_0000_0000 [ 4G ]>} do not intersect with previous path apertures {<0x8_0000_0000 [ 32G ]>}. This assignment will be automatically excluded.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW' is being assigned into address space '/DMA_Controller_0/M02_AXI' at <0x0000_0000 [ 2G ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI' is being assigned into address space '/DMA_Controller_0/M02_AXI' at <0xC000_0000 [ 512M ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM' is being assigned into address space '/DMA_Controller_0/M02_AXI' at <0xFF00_0000 [ 16M ]>.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /DMA_Controller_0/M02_AXI.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/DMA_Controller_0/s00_axi} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins DMA_Controller_0/s00_axi]
Slave segment '/DMA_Controller_0/s00_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_0000 [ 4K ]>.
endgroup
connect_bd_net [get_bd_pins Accelerator_1/din] [get_bd_pins DMA_Controller_0/din]
connect_bd_net [get_bd_pins DMA_Controller_0/din_st] [get_bd_pins Accelerator_1/din_st]
connect_bd_net [get_bd_pins Accelerator_1/dout_st] [get_bd_pins DMA_Controller_0/dout_start]
connect_bd_net [get_bd_pins Accelerator_1/dout] [get_bd_pins DMA_Controller_0/dout]
connect_bd_net [get_bd_pins Accelerator_1/rst_n] [get_bd_pins rst_ps8_0_99M/peripheral_aresetn]
validate_bd_design
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /DMA_Controller_0/M00_AXI.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /DMA_Controller_0/M02_AXI.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps8_0_99M'
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /DMA_Controller_0/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /DMA_Controller_0/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /DMA_Controller_0/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /DMA_Controller_0/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /DMA_Controller_0/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /DMA_Controller_0/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /DMA_Controller_0/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /DMA_Controller_0/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /DMA_Controller_0/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /DMA_Controller_0/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_interconnect_0/xbar/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_interconnect_0/xbar/M00_AXI(0)
WARNING: [BD 41-927] Following properties on pin /Accelerator_1/clk have been updated from connected ip, but BD cell '/Accelerator_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999001 
Please resolve any mismatches by directly setting properties on BD cell </Accelerator_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DMA_Controller_0/s00_axi_aclk have been updated from connected ip, but BD cell '/DMA_Controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999001 
Please resolve any mismatches by directly setting properties on BD cell </DMA_Controller_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DMA_Controller_0/M00_AXI_ACLK have been updated from connected ip, but BD cell '/DMA_Controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999001 
Please resolve any mismatches by directly setting properties on BD cell </DMA_Controller_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DMA_Controller_0/M02_AXI_ACLK have been updated from connected ip, but BD cell '/DMA_Controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999001 
Please resolve any mismatches by directly setting properties on BD cell </DMA_Controller_0> to completely resolve these warnings.
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\yeshe\Desktop\rep\code\lenet_kv260\lenet_kv260.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/m_axi_bid'(1) to pin: '/axi_interconnect_0/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/m_axi_rid'(1) to pin: '/axi_interconnect_0/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_awid'(6) to pin: '/axi_interconnect_0/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_arid'(6) to pin: '/axi_interconnect_0/M00_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/m_axi_bid'(1) to pin: '/axi_interconnect_0/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/xbar/m_axi_rid'(1) to pin: '/axi_interconnect_0/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_awid'(6) to pin: '/axi_interconnect_0/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp2_arid'(6) to pin: '/axi_interconnect_0/M00_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
CRITICAL WARNING: [IP_Flow 19-4965] IP fifo_generator_0 was packaged with board value 'xilinx.com:zcu104:part0:1.1'. Current project's board value is 'xilinx.com:kv260_som:part0:1.4'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated fifo_generator_0 to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP multiplier was packaged with board value 'xilinx.com:zcu104:part0:1.1'. Current project's board value is 'xilinx.com:kv260_som:part0:1.4'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated multiplier to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP pooling_shift was packaged with board value 'xilinx.com:zcu104:part0:1.1'. Current project's board value is 'xilinx.com:kv260_som:part0:1.4'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated pooling_shift to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP ROM_data was packaged with board value 'xilinx.com:zcu104:part0:1.1'. Current project's board value is 'xilinx.com:kv260_som:part0:1.4'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated ROM_data to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP RAM_ip was packaged with board value 'xilinx.com:zcu104:part0:1.1'. Current project's board value is 'xilinx.com:kv260_som:part0:1.4'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated RAM_ip to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP ROM_weight was packaged with board value 'xilinx.com:zcu104:part0:1.1'. Current project's board value is 'xilinx.com:kv260_som:part0:1.4'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated ROM_weight to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP pooling_shift_1 was packaged with board value 'xilinx.com:zcu104:part0:1.1'. Current project's board value is 'xilinx.com:kv260_som:part0:1.4'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated pooling_shift_1 to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP adder was packaged with board value 'xilinx.com:zcu104:part0:1.1'. Current project's board value is 'xilinx.com:kv260_som:part0:1.4'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated adder to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP shift_ram was packaged with board value 'xilinx.com:zcu104:part0:1.1'. Current project's board value is 'xilinx.com:kv260_som:part0:1.4'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated shift_ram to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP multiplier_fc was packaged with board value 'xilinx.com:zcu104:part0:1.1'. Current project's board value is 'xilinx.com:kv260_som:part0:1.4'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated multiplier_fc to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP fifo_FClayer was packaged with board value 'xilinx.com:zcu104:part0:1.1'. Current project's board value is 'xilinx.com:kv260_som:part0:1.4'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated fifo_FClayer to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP bram_fcweight was packaged with board value 'xilinx.com:zcu104:part0:1.1'. Current project's board value is 'xilinx.com:kv260_som:part0:1.4'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated bram_fcweight to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP ROM_bias was packaged with board value 'xilinx.com:zcu104:part0:1.1'. Current project's board value is 'xilinx.com:kv260_som:part0:1.4'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated ROM_bias to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP accum was packaged with board value 'xilinx.com:zcu104:part0:1.1'. Current project's board value is 'xilinx.com:kv260_som:part0:1.4'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated accum to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP bram_layer2 was packaged with board value 'xilinx.com:zcu104:part0:1.1'. Current project's board value is 'xilinx.com:kv260_som:part0:1.4'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated bram_layer2 to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP shift_ram_1 was packaged with board value 'xilinx.com:zcu104:part0:1.1'. Current project's board value is 'xilinx.com:kv260_som:part0:1.4'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated shift_ram_1 to use current project options
INFO: [BD 41-1029] Generation completed for the IP Integrator block Accelerator_1 .
CRITICAL WARNING: [IP_Flow 19-4965] IP fifo_data was packaged with board value 'xilinx.com:zcu104:part0:1.1'. Current project's board value is 'xilinx.com:kv260_som:part0:1.4'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated fifo_data to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP fifo_dataout was packaged with board value 'xilinx.com:zcu104:part0:1.1'. Current project's board value is 'xilinx.com:kv260_som:part0:1.4'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated fifo_dataout to use current project options
INFO: [BD 41-1029] Generation completed for the IP Integrator block DMA_Controller_0 .
Exporting to file c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:46 ; elapsed = 00:01:02 . Memory (MB): peak = 2969.832 ; gain = 394.750
export_ip_user_files -of_objects [get_files C:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.ip_user_files -ipstatic_source_dir C:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.cache/compile_simlib/modelsim} {questa=C:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.cache/compile_simlib/questa} {riviera=C:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.cache/compile_simlib/riviera} {activehdl=C:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 29 15:52:30 2024...
