<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SPR23e BMU firmware: LPUART_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SPR23e BMU firmware
   </div>
   <div id="projectbrief">Firmware for the Battery Management System of the SPR23e</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('struct_l_p_u_a_r_t___type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">LPUART_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___s32_k148.html">Device Peripheral Access Layer for S32K148</a> &raquo; <a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html">LPUART Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>LPUART - Size of Registers Arrays.  
 <a href="struct_l_p_u_a_r_t___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s32_k148_8h_source.html">S32K148.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab20ff3f0387cbcc2652477ed5d2702df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_u_a_r_t___type.html#ab20ff3f0387cbcc2652477ed5d2702df">VERID</a></td></tr>
<tr class="memdesc:ab20ff3f0387cbcc2652477ed5d2702df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Version ID Register, offset: 0x0.  <a href="struct_l_p_u_a_r_t___type.html#ab20ff3f0387cbcc2652477ed5d2702df">More...</a><br /></td></tr>
<tr class="separator:ab20ff3f0387cbcc2652477ed5d2702df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96563b10e1e91f05203f88047408044a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_u_a_r_t___type.html#a96563b10e1e91f05203f88047408044a">PARAM</a></td></tr>
<tr class="memdesc:a96563b10e1e91f05203f88047408044a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parameter Register, offset: 0x4.  <a href="struct_l_p_u_a_r_t___type.html#a96563b10e1e91f05203f88047408044a">More...</a><br /></td></tr>
<tr class="separator:a96563b10e1e91f05203f88047408044a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbae2419776cd5a4fe4650ad3958ee05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_u_a_r_t___type.html#afbae2419776cd5a4fe4650ad3958ee05">GLOBAL</a></td></tr>
<tr class="memdesc:afbae2419776cd5a4fe4650ad3958ee05"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPUART Global Register, offset: 0x8.  <a href="struct_l_p_u_a_r_t___type.html#afbae2419776cd5a4fe4650ad3958ee05">More...</a><br /></td></tr>
<tr class="separator:afbae2419776cd5a4fe4650ad3958ee05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45eac674f19f76000477bd20928ad416"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_u_a_r_t___type.html#a45eac674f19f76000477bd20928ad416">PINCFG</a></td></tr>
<tr class="memdesc:a45eac674f19f76000477bd20928ad416"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPUART Pin Configuration Register, offset: 0xC.  <a href="struct_l_p_u_a_r_t___type.html#a45eac674f19f76000477bd20928ad416">More...</a><br /></td></tr>
<tr class="separator:a45eac674f19f76000477bd20928ad416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a715a225c91b8c19aa933f75d516e4edd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_u_a_r_t___type.html#a715a225c91b8c19aa933f75d516e4edd">BAUD</a></td></tr>
<tr class="memdesc:a715a225c91b8c19aa933f75d516e4edd"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPUART Baud Rate Register, offset: 0x10.  <a href="struct_l_p_u_a_r_t___type.html#a715a225c91b8c19aa933f75d516e4edd">More...</a><br /></td></tr>
<tr class="separator:a715a225c91b8c19aa933f75d516e4edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa90c98b3b95ed1374dbcf018c74aef79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_u_a_r_t___type.html#aa90c98b3b95ed1374dbcf018c74aef79">STAT</a></td></tr>
<tr class="memdesc:aa90c98b3b95ed1374dbcf018c74aef79"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPUART Status Register, offset: 0x14.  <a href="struct_l_p_u_a_r_t___type.html#aa90c98b3b95ed1374dbcf018c74aef79">More...</a><br /></td></tr>
<tr class="separator:aa90c98b3b95ed1374dbcf018c74aef79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15fc8d35f045f329b80c544bef35ff64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_u_a_r_t___type.html#a15fc8d35f045f329b80c544bef35ff64">CTRL</a></td></tr>
<tr class="memdesc:a15fc8d35f045f329b80c544bef35ff64"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPUART Control Register, offset: 0x18.  <a href="struct_l_p_u_a_r_t___type.html#a15fc8d35f045f329b80c544bef35ff64">More...</a><br /></td></tr>
<tr class="separator:a15fc8d35f045f329b80c544bef35ff64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54cb6b41986c241ca85af803e9cd6101"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_u_a_r_t___type.html#a54cb6b41986c241ca85af803e9cd6101">DATA</a></td></tr>
<tr class="memdesc:a54cb6b41986c241ca85af803e9cd6101"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPUART Data Register, offset: 0x1C.  <a href="struct_l_p_u_a_r_t___type.html#a54cb6b41986c241ca85af803e9cd6101">More...</a><br /></td></tr>
<tr class="separator:a54cb6b41986c241ca85af803e9cd6101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04dafd3ac005ff337f83b0a17755161f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_u_a_r_t___type.html#a04dafd3ac005ff337f83b0a17755161f">MATCH</a></td></tr>
<tr class="memdesc:a04dafd3ac005ff337f83b0a17755161f"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPUART Match Address Register, offset: 0x20.  <a href="struct_l_p_u_a_r_t___type.html#a04dafd3ac005ff337f83b0a17755161f">More...</a><br /></td></tr>
<tr class="separator:a04dafd3ac005ff337f83b0a17755161f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af536c921116e9685445db3f467441f35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_u_a_r_t___type.html#af536c921116e9685445db3f467441f35">MODIR</a></td></tr>
<tr class="memdesc:af536c921116e9685445db3f467441f35"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPUART Modem IrDA Register, offset: 0x24.  <a href="struct_l_p_u_a_r_t___type.html#af536c921116e9685445db3f467441f35">More...</a><br /></td></tr>
<tr class="separator:af536c921116e9685445db3f467441f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68bef1da5fd164cf0f884b4209670dc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_u_a_r_t___type.html#a68bef1da5fd164cf0f884b4209670dc8">FIFO</a></td></tr>
<tr class="memdesc:a68bef1da5fd164cf0f884b4209670dc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPUART FIFO Register, offset: 0x28.  <a href="struct_l_p_u_a_r_t___type.html#a68bef1da5fd164cf0f884b4209670dc8">More...</a><br /></td></tr>
<tr class="separator:a68bef1da5fd164cf0f884b4209670dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad26129a6b4872dc2dd9012ef1b559ba7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_u_a_r_t___type.html#ad26129a6b4872dc2dd9012ef1b559ba7">WATER</a></td></tr>
<tr class="memdesc:ad26129a6b4872dc2dd9012ef1b559ba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPUART Watermark Register, offset: 0x2C.  <a href="struct_l_p_u_a_r_t___type.html#ad26129a6b4872dc2dd9012ef1b559ba7">More...</a><br /></td></tr>
<tr class="separator:ad26129a6b4872dc2dd9012ef1b559ba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>LPUART - Size of Registers Arrays. </p>
<p>LPUART - Register Layout Typedef </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a715a225c91b8c19aa933f75d516e4edd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a715a225c91b8c19aa933f75d516e4edd">&#9670;&nbsp;</a></span>BAUD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BAUD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LPUART Baud Rate Register, offset: 0x10. </p>

</div>
</div>
<a id="a15fc8d35f045f329b80c544bef35ff64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15fc8d35f045f329b80c544bef35ff64">&#9670;&nbsp;</a></span>CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LPUART Control Register, offset: 0x18. </p>

</div>
</div>
<a id="a54cb6b41986c241ca85af803e9cd6101"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54cb6b41986c241ca85af803e9cd6101">&#9670;&nbsp;</a></span>DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DATA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LPUART Data Register, offset: 0x1C. </p>

</div>
</div>
<a id="a68bef1da5fd164cf0f884b4209670dc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68bef1da5fd164cf0f884b4209670dc8">&#9670;&nbsp;</a></span>FIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FIFO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LPUART FIFO Register, offset: 0x28. </p>

</div>
</div>
<a id="afbae2419776cd5a4fe4650ad3958ee05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbae2419776cd5a4fe4650ad3958ee05">&#9670;&nbsp;</a></span>GLOBAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GLOBAL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LPUART Global Register, offset: 0x8. </p>

</div>
</div>
<a id="a04dafd3ac005ff337f83b0a17755161f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04dafd3ac005ff337f83b0a17755161f">&#9670;&nbsp;</a></span>MATCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MATCH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LPUART Match Address Register, offset: 0x20. </p>

</div>
</div>
<a id="af536c921116e9685445db3f467441f35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af536c921116e9685445db3f467441f35">&#9670;&nbsp;</a></span>MODIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MODIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LPUART Modem IrDA Register, offset: 0x24. </p>

</div>
</div>
<a id="a96563b10e1e91f05203f88047408044a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96563b10e1e91f05203f88047408044a">&#9670;&nbsp;</a></span>PARAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PARAM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parameter Register, offset: 0x4. </p>

</div>
</div>
<a id="a45eac674f19f76000477bd20928ad416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45eac674f19f76000477bd20928ad416">&#9670;&nbsp;</a></span>PINCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINCFG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LPUART Pin Configuration Register, offset: 0xC. </p>

</div>
</div>
<a id="aa90c98b3b95ed1374dbcf018c74aef79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa90c98b3b95ed1374dbcf018c74aef79">&#9670;&nbsp;</a></span>STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t STAT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LPUART Status Register, offset: 0x14. </p>

</div>
</div>
<a id="ab20ff3f0387cbcc2652477ed5d2702df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab20ff3f0387cbcc2652477ed5d2702df">&#9670;&nbsp;</a></span>VERID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t VERID</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Version ID Register, offset: 0x0. </p>

</div>
</div>
<a id="ad26129a6b4872dc2dd9012ef1b559ba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad26129a6b4872dc2dd9012ef1b559ba7">&#9670;&nbsp;</a></span>WATER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WATER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LPUART Watermark Register, offset: 0x2C. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>include/<a class="el" href="_s32_k148_8h_source.html">S32K148.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_l_p_u_a_r_t___type.html">LPUART_Type</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
