Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Aug 28 21:00:14 2017
| Host         : timbox running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file factorise_timing_summary_routed.rpt -rpx factorise_timing_summary_routed.rpx
| Design       : factorise
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: s_sendresult_mux_priority_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sendmessage_i/s_busy_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.589        0.000                      0                 1031        0.053        0.000                      0                 1031        4.500        0.000                       0                   446  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.589        0.000                      0                 1031        0.053        0.000                      0                 1031        4.500        0.000                       0                   446  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 readinput_i/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            readinput_i/v_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.829ns  (logic 3.278ns (48.004%)  route 3.551ns (51.996%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.625     5.146    readinput_i/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  readinput_i/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  readinput_i/v_count_reg[0]/Q
                         net (fo=5, routed)           0.639     6.303    readinput_i/v_count_reg[0]
    SLICE_X3Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.883 r  readinput_i/v_state0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.883    readinput_i/v_state0_carry_i_7_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  readinput_i/v_state0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.997    readinput_i/v_state0_carry_i_6_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  readinput_i/v_state0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.111    readinput_i/v_state0_carry_i_5_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  readinput_i/v_state0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.225    readinput_i/v_state0_carry__0_i_7_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  readinput_i/v_state0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.339    readinput_i/v_state0_carry__0_i_6_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  readinput_i/v_state0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.453    readinput_i/v_state0_carry__0_i_5_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.787 f  readinput_i/v_state0_carry__1_i_5/O[1]
                         net (fo=3, routed)           1.007     8.794    readinput_i/v_state0_carry__1_i_5_n_6
    SLICE_X4Y96          LUT3 (Prop_lut3_I0_O)        0.303     9.097 r  readinput_i/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.097    readinput_i/i__carry__1_i_3_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.633 r  readinput_i/v_state0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.582    10.215    readinput_i/v_state0_inferred__0/i__carry__1_n_1
    SLICE_X6Y93          LUT5 (Prop_lut5_I2_O)        0.313    10.528 r  readinput_i/v_count[0]_i_5/O
                         net (fo=2, routed)           0.463    10.991    readinput_i/v_count[0]_i_5_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I1_O)        0.124    11.115 r  readinput_i/v_count[0]_i_1__0/O
                         net (fo=32, routed)          0.860    11.974    readinput_i/v_count[0]_i_1__0_n_0
    SLICE_X2Y98          FDRE                                         r  readinput_i/v_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.510    14.851    readinput_i/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  readinput_i/v_count_reg[24]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y98          FDRE (Setup_fdre_C_R)       -0.524    14.564    readinput_i/v_count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 readinput_i/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            readinput_i/v_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.829ns  (logic 3.278ns (48.004%)  route 3.551ns (51.996%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.625     5.146    readinput_i/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  readinput_i/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  readinput_i/v_count_reg[0]/Q
                         net (fo=5, routed)           0.639     6.303    readinput_i/v_count_reg[0]
    SLICE_X3Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.883 r  readinput_i/v_state0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.883    readinput_i/v_state0_carry_i_7_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  readinput_i/v_state0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.997    readinput_i/v_state0_carry_i_6_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  readinput_i/v_state0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.111    readinput_i/v_state0_carry_i_5_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  readinput_i/v_state0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.225    readinput_i/v_state0_carry__0_i_7_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  readinput_i/v_state0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.339    readinput_i/v_state0_carry__0_i_6_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  readinput_i/v_state0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.453    readinput_i/v_state0_carry__0_i_5_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.787 f  readinput_i/v_state0_carry__1_i_5/O[1]
                         net (fo=3, routed)           1.007     8.794    readinput_i/v_state0_carry__1_i_5_n_6
    SLICE_X4Y96          LUT3 (Prop_lut3_I0_O)        0.303     9.097 r  readinput_i/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.097    readinput_i/i__carry__1_i_3_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.633 r  readinput_i/v_state0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.582    10.215    readinput_i/v_state0_inferred__0/i__carry__1_n_1
    SLICE_X6Y93          LUT5 (Prop_lut5_I2_O)        0.313    10.528 r  readinput_i/v_count[0]_i_5/O
                         net (fo=2, routed)           0.463    10.991    readinput_i/v_count[0]_i_5_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I1_O)        0.124    11.115 r  readinput_i/v_count[0]_i_1__0/O
                         net (fo=32, routed)          0.860    11.974    readinput_i/v_count[0]_i_1__0_n_0
    SLICE_X2Y98          FDRE                                         r  readinput_i/v_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.510    14.851    readinput_i/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  readinput_i/v_count_reg[25]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y98          FDRE (Setup_fdre_C_R)       -0.524    14.564    readinput_i/v_count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 readinput_i/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            readinput_i/v_count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.829ns  (logic 3.278ns (48.004%)  route 3.551ns (51.996%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.625     5.146    readinput_i/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  readinput_i/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  readinput_i/v_count_reg[0]/Q
                         net (fo=5, routed)           0.639     6.303    readinput_i/v_count_reg[0]
    SLICE_X3Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.883 r  readinput_i/v_state0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.883    readinput_i/v_state0_carry_i_7_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  readinput_i/v_state0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.997    readinput_i/v_state0_carry_i_6_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  readinput_i/v_state0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.111    readinput_i/v_state0_carry_i_5_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  readinput_i/v_state0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.225    readinput_i/v_state0_carry__0_i_7_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  readinput_i/v_state0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.339    readinput_i/v_state0_carry__0_i_6_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  readinput_i/v_state0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.453    readinput_i/v_state0_carry__0_i_5_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.787 f  readinput_i/v_state0_carry__1_i_5/O[1]
                         net (fo=3, routed)           1.007     8.794    readinput_i/v_state0_carry__1_i_5_n_6
    SLICE_X4Y96          LUT3 (Prop_lut3_I0_O)        0.303     9.097 r  readinput_i/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.097    readinput_i/i__carry__1_i_3_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.633 r  readinput_i/v_state0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.582    10.215    readinput_i/v_state0_inferred__0/i__carry__1_n_1
    SLICE_X6Y93          LUT5 (Prop_lut5_I2_O)        0.313    10.528 r  readinput_i/v_count[0]_i_5/O
                         net (fo=2, routed)           0.463    10.991    readinput_i/v_count[0]_i_5_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I1_O)        0.124    11.115 r  readinput_i/v_count[0]_i_1__0/O
                         net (fo=32, routed)          0.860    11.974    readinput_i/v_count[0]_i_1__0_n_0
    SLICE_X2Y98          FDRE                                         r  readinput_i/v_count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.510    14.851    readinput_i/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  readinput_i/v_count_reg[26]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y98          FDRE (Setup_fdre_C_R)       -0.524    14.564    readinput_i/v_count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 readinput_i/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            readinput_i/v_count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.829ns  (logic 3.278ns (48.004%)  route 3.551ns (51.996%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.625     5.146    readinput_i/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  readinput_i/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  readinput_i/v_count_reg[0]/Q
                         net (fo=5, routed)           0.639     6.303    readinput_i/v_count_reg[0]
    SLICE_X3Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.883 r  readinput_i/v_state0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.883    readinput_i/v_state0_carry_i_7_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  readinput_i/v_state0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.997    readinput_i/v_state0_carry_i_6_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  readinput_i/v_state0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.111    readinput_i/v_state0_carry_i_5_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  readinput_i/v_state0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.225    readinput_i/v_state0_carry__0_i_7_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  readinput_i/v_state0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.339    readinput_i/v_state0_carry__0_i_6_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  readinput_i/v_state0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.453    readinput_i/v_state0_carry__0_i_5_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.787 f  readinput_i/v_state0_carry__1_i_5/O[1]
                         net (fo=3, routed)           1.007     8.794    readinput_i/v_state0_carry__1_i_5_n_6
    SLICE_X4Y96          LUT3 (Prop_lut3_I0_O)        0.303     9.097 r  readinput_i/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.097    readinput_i/i__carry__1_i_3_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.633 r  readinput_i/v_state0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.582    10.215    readinput_i/v_state0_inferred__0/i__carry__1_n_1
    SLICE_X6Y93          LUT5 (Prop_lut5_I2_O)        0.313    10.528 r  readinput_i/v_count[0]_i_5/O
                         net (fo=2, routed)           0.463    10.991    readinput_i/v_count[0]_i_5_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I1_O)        0.124    11.115 r  readinput_i/v_count[0]_i_1__0/O
                         net (fo=32, routed)          0.860    11.974    readinput_i/v_count[0]_i_1__0_n_0
    SLICE_X2Y98          FDRE                                         r  readinput_i/v_count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.510    14.851    readinput_i/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  readinput_i/v_count_reg[27]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y98          FDRE (Setup_fdre_C_R)       -0.524    14.564    readinput_i/v_count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.626ns  (required time - arrival time)
  Source:                 readinput_i/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            readinput_i/v_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.791ns  (logic 3.278ns (48.271%)  route 3.513ns (51.729%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.625     5.146    readinput_i/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  readinput_i/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  readinput_i/v_count_reg[0]/Q
                         net (fo=5, routed)           0.639     6.303    readinput_i/v_count_reg[0]
    SLICE_X3Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.883 r  readinput_i/v_state0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.883    readinput_i/v_state0_carry_i_7_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  readinput_i/v_state0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.997    readinput_i/v_state0_carry_i_6_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  readinput_i/v_state0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.111    readinput_i/v_state0_carry_i_5_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  readinput_i/v_state0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.225    readinput_i/v_state0_carry__0_i_7_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  readinput_i/v_state0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.339    readinput_i/v_state0_carry__0_i_6_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  readinput_i/v_state0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.453    readinput_i/v_state0_carry__0_i_5_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.787 f  readinput_i/v_state0_carry__1_i_5/O[1]
                         net (fo=3, routed)           1.007     8.794    readinput_i/v_state0_carry__1_i_5_n_6
    SLICE_X4Y96          LUT3 (Prop_lut3_I0_O)        0.303     9.097 r  readinput_i/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.097    readinput_i/i__carry__1_i_3_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.633 r  readinput_i/v_state0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.582    10.215    readinput_i/v_state0_inferred__0/i__carry__1_n_1
    SLICE_X6Y93          LUT5 (Prop_lut5_I2_O)        0.313    10.528 r  readinput_i/v_count[0]_i_5/O
                         net (fo=2, routed)           0.463    10.991    readinput_i/v_count[0]_i_5_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I1_O)        0.124    11.115 r  readinput_i/v_count[0]_i_1__0/O
                         net (fo=32, routed)          0.822    11.937    readinput_i/v_count[0]_i_1__0_n_0
    SLICE_X2Y96          FDRE                                         r  readinput_i/v_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.509    14.850    readinput_i/clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  readinput_i/v_count_reg[16]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y96          FDRE (Setup_fdre_C_R)       -0.524    14.563    readinput_i/v_count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -11.937    
  -------------------------------------------------------------------
                         slack                                  2.626    

Slack (MET) :             2.626ns  (required time - arrival time)
  Source:                 readinput_i/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            readinput_i/v_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.791ns  (logic 3.278ns (48.271%)  route 3.513ns (51.729%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.625     5.146    readinput_i/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  readinput_i/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  readinput_i/v_count_reg[0]/Q
                         net (fo=5, routed)           0.639     6.303    readinput_i/v_count_reg[0]
    SLICE_X3Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.883 r  readinput_i/v_state0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.883    readinput_i/v_state0_carry_i_7_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  readinput_i/v_state0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.997    readinput_i/v_state0_carry_i_6_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  readinput_i/v_state0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.111    readinput_i/v_state0_carry_i_5_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  readinput_i/v_state0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.225    readinput_i/v_state0_carry__0_i_7_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  readinput_i/v_state0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.339    readinput_i/v_state0_carry__0_i_6_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  readinput_i/v_state0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.453    readinput_i/v_state0_carry__0_i_5_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.787 f  readinput_i/v_state0_carry__1_i_5/O[1]
                         net (fo=3, routed)           1.007     8.794    readinput_i/v_state0_carry__1_i_5_n_6
    SLICE_X4Y96          LUT3 (Prop_lut3_I0_O)        0.303     9.097 r  readinput_i/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.097    readinput_i/i__carry__1_i_3_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.633 r  readinput_i/v_state0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.582    10.215    readinput_i/v_state0_inferred__0/i__carry__1_n_1
    SLICE_X6Y93          LUT5 (Prop_lut5_I2_O)        0.313    10.528 r  readinput_i/v_count[0]_i_5/O
                         net (fo=2, routed)           0.463    10.991    readinput_i/v_count[0]_i_5_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I1_O)        0.124    11.115 r  readinput_i/v_count[0]_i_1__0/O
                         net (fo=32, routed)          0.822    11.937    readinput_i/v_count[0]_i_1__0_n_0
    SLICE_X2Y96          FDRE                                         r  readinput_i/v_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.509    14.850    readinput_i/clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  readinput_i/v_count_reg[17]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y96          FDRE (Setup_fdre_C_R)       -0.524    14.563    readinput_i/v_count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -11.937    
  -------------------------------------------------------------------
                         slack                                  2.626    

Slack (MET) :             2.626ns  (required time - arrival time)
  Source:                 readinput_i/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            readinput_i/v_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.791ns  (logic 3.278ns (48.271%)  route 3.513ns (51.729%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.625     5.146    readinput_i/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  readinput_i/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  readinput_i/v_count_reg[0]/Q
                         net (fo=5, routed)           0.639     6.303    readinput_i/v_count_reg[0]
    SLICE_X3Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.883 r  readinput_i/v_state0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.883    readinput_i/v_state0_carry_i_7_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  readinput_i/v_state0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.997    readinput_i/v_state0_carry_i_6_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  readinput_i/v_state0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.111    readinput_i/v_state0_carry_i_5_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  readinput_i/v_state0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.225    readinput_i/v_state0_carry__0_i_7_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  readinput_i/v_state0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.339    readinput_i/v_state0_carry__0_i_6_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  readinput_i/v_state0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.453    readinput_i/v_state0_carry__0_i_5_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.787 f  readinput_i/v_state0_carry__1_i_5/O[1]
                         net (fo=3, routed)           1.007     8.794    readinput_i/v_state0_carry__1_i_5_n_6
    SLICE_X4Y96          LUT3 (Prop_lut3_I0_O)        0.303     9.097 r  readinput_i/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.097    readinput_i/i__carry__1_i_3_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.633 r  readinput_i/v_state0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.582    10.215    readinput_i/v_state0_inferred__0/i__carry__1_n_1
    SLICE_X6Y93          LUT5 (Prop_lut5_I2_O)        0.313    10.528 r  readinput_i/v_count[0]_i_5/O
                         net (fo=2, routed)           0.463    10.991    readinput_i/v_count[0]_i_5_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I1_O)        0.124    11.115 r  readinput_i/v_count[0]_i_1__0/O
                         net (fo=32, routed)          0.822    11.937    readinput_i/v_count[0]_i_1__0_n_0
    SLICE_X2Y96          FDRE                                         r  readinput_i/v_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.509    14.850    readinput_i/clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  readinput_i/v_count_reg[18]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y96          FDRE (Setup_fdre_C_R)       -0.524    14.563    readinput_i/v_count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -11.937    
  -------------------------------------------------------------------
                         slack                                  2.626    

Slack (MET) :             2.626ns  (required time - arrival time)
  Source:                 readinput_i/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            readinput_i/v_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.791ns  (logic 3.278ns (48.271%)  route 3.513ns (51.729%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.625     5.146    readinput_i/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  readinput_i/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  readinput_i/v_count_reg[0]/Q
                         net (fo=5, routed)           0.639     6.303    readinput_i/v_count_reg[0]
    SLICE_X3Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.883 r  readinput_i/v_state0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.883    readinput_i/v_state0_carry_i_7_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  readinput_i/v_state0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.997    readinput_i/v_state0_carry_i_6_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  readinput_i/v_state0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.111    readinput_i/v_state0_carry_i_5_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  readinput_i/v_state0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.225    readinput_i/v_state0_carry__0_i_7_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  readinput_i/v_state0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.339    readinput_i/v_state0_carry__0_i_6_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  readinput_i/v_state0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.453    readinput_i/v_state0_carry__0_i_5_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.787 f  readinput_i/v_state0_carry__1_i_5/O[1]
                         net (fo=3, routed)           1.007     8.794    readinput_i/v_state0_carry__1_i_5_n_6
    SLICE_X4Y96          LUT3 (Prop_lut3_I0_O)        0.303     9.097 r  readinput_i/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.097    readinput_i/i__carry__1_i_3_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.633 r  readinput_i/v_state0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.582    10.215    readinput_i/v_state0_inferred__0/i__carry__1_n_1
    SLICE_X6Y93          LUT5 (Prop_lut5_I2_O)        0.313    10.528 r  readinput_i/v_count[0]_i_5/O
                         net (fo=2, routed)           0.463    10.991    readinput_i/v_count[0]_i_5_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I1_O)        0.124    11.115 r  readinput_i/v_count[0]_i_1__0/O
                         net (fo=32, routed)          0.822    11.937    readinput_i/v_count[0]_i_1__0_n_0
    SLICE_X2Y96          FDRE                                         r  readinput_i/v_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.509    14.850    readinput_i/clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  readinput_i/v_count_reg[19]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y96          FDRE (Setup_fdre_C_R)       -0.524    14.563    readinput_i/v_count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -11.937    
  -------------------------------------------------------------------
                         slack                                  2.626    

Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 readinput_i/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            readinput_i/v_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.791ns  (logic 3.278ns (48.270%)  route 3.513ns (51.730%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.625     5.146    readinput_i/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  readinput_i/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  readinput_i/v_count_reg[0]/Q
                         net (fo=5, routed)           0.639     6.303    readinput_i/v_count_reg[0]
    SLICE_X3Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.883 r  readinput_i/v_state0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.883    readinput_i/v_state0_carry_i_7_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  readinput_i/v_state0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.997    readinput_i/v_state0_carry_i_6_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  readinput_i/v_state0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.111    readinput_i/v_state0_carry_i_5_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  readinput_i/v_state0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.225    readinput_i/v_state0_carry__0_i_7_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  readinput_i/v_state0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.339    readinput_i/v_state0_carry__0_i_6_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  readinput_i/v_state0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.453    readinput_i/v_state0_carry__0_i_5_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.787 f  readinput_i/v_state0_carry__1_i_5/O[1]
                         net (fo=3, routed)           1.007     8.794    readinput_i/v_state0_carry__1_i_5_n_6
    SLICE_X4Y96          LUT3 (Prop_lut3_I0_O)        0.303     9.097 r  readinput_i/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.097    readinput_i/i__carry__1_i_3_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.633 r  readinput_i/v_state0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.582    10.215    readinput_i/v_state0_inferred__0/i__carry__1_n_1
    SLICE_X6Y93          LUT5 (Prop_lut5_I2_O)        0.313    10.528 r  readinput_i/v_count[0]_i_5/O
                         net (fo=2, routed)           0.463    10.991    readinput_i/v_count[0]_i_5_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I1_O)        0.124    11.115 r  readinput_i/v_count[0]_i_1__0/O
                         net (fo=32, routed)          0.822    11.937    readinput_i/v_count[0]_i_1__0_n_0
    SLICE_X2Y97          FDRE                                         r  readinput_i/v_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.510    14.851    readinput_i/clk_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  readinput_i/v_count_reg[20]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y97          FDRE (Setup_fdre_C_R)       -0.524    14.564    readinput_i/v_count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                         -11.937    
  -------------------------------------------------------------------
                         slack                                  2.627    

Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 readinput_i/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            readinput_i/v_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.791ns  (logic 3.278ns (48.270%)  route 3.513ns (51.730%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.625     5.146    readinput_i/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  readinput_i/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.664 r  readinput_i/v_count_reg[0]/Q
                         net (fo=5, routed)           0.639     6.303    readinput_i/v_count_reg[0]
    SLICE_X3Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.883 r  readinput_i/v_state0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.883    readinput_i/v_state0_carry_i_7_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  readinput_i/v_state0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.997    readinput_i/v_state0_carry_i_6_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  readinput_i/v_state0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.111    readinput_i/v_state0_carry_i_5_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  readinput_i/v_state0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.225    readinput_i/v_state0_carry__0_i_7_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  readinput_i/v_state0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.339    readinput_i/v_state0_carry__0_i_6_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  readinput_i/v_state0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.453    readinput_i/v_state0_carry__0_i_5_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.787 f  readinput_i/v_state0_carry__1_i_5/O[1]
                         net (fo=3, routed)           1.007     8.794    readinput_i/v_state0_carry__1_i_5_n_6
    SLICE_X4Y96          LUT3 (Prop_lut3_I0_O)        0.303     9.097 r  readinput_i/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.097    readinput_i/i__carry__1_i_3_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.633 r  readinput_i/v_state0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.582    10.215    readinput_i/v_state0_inferred__0/i__carry__1_n_1
    SLICE_X6Y93          LUT5 (Prop_lut5_I2_O)        0.313    10.528 r  readinput_i/v_count[0]_i_5/O
                         net (fo=2, routed)           0.463    10.991    readinput_i/v_count[0]_i_5_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I1_O)        0.124    11.115 r  readinput_i/v_count[0]_i_1__0/O
                         net (fo=32, routed)          0.822    11.937    readinput_i/v_count[0]_i_1__0_n_0
    SLICE_X2Y97          FDRE                                         r  readinput_i/v_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         1.510    14.851    readinput_i/clk_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  readinput_i/v_count_reg[21]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y97          FDRE (Setup_fdre_C_R)       -0.524    14.564    readinput_i/v_count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                         -11.937    
  -------------------------------------------------------------------
                         slack                                  2.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 v_readout_bit_number_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_readout_bit_number_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  v_readout_bit_number_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  v_readout_bit_number_reg[8]/Q
                         net (fo=2, routed)           0.117     1.736    v_readout_bit_number_reg[8]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.933 r  v_readout_bit_number_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    v_readout_bit_number_reg[8]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  v_readout_bit_number_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.987    v_readout_bit_number_reg[12]_i_1_n_7
    SLICE_X1Y100         FDRE                                         r  v_readout_bit_number_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.951     2.079    clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  v_readout_bit_number_reg[12]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    v_readout_bit_number_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 v_readout_bit_number_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_readout_bit_number_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.351%)  route 0.118ns (22.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  v_readout_bit_number_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  v_readout_bit_number_reg[8]/Q
                         net (fo=2, routed)           0.117     1.736    v_readout_bit_number_reg[8]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.933 r  v_readout_bit_number_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    v_readout_bit_number_reg[8]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.998 r  v_readout_bit_number_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.998    v_readout_bit_number_reg[12]_i_1_n_5
    SLICE_X1Y100         FDRE                                         r  v_readout_bit_number_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.951     2.079    clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  v_readout_bit_number_reg[14]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    v_readout_bit_number_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 v_readout_bit_number_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_readout_bit_number_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  v_readout_bit_number_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  v_readout_bit_number_reg[8]/Q
                         net (fo=2, routed)           0.117     1.736    v_readout_bit_number_reg[8]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.933 r  v_readout_bit_number_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    v_readout_bit_number_reg[8]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.023 r  v_readout_bit_number_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.023    v_readout_bit_number_reg[12]_i_1_n_6
    SLICE_X1Y100         FDRE                                         r  v_readout_bit_number_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.951     2.079    clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  v_readout_bit_number_reg[13]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    v_readout_bit_number_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 v_readout_bit_number_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_readout_bit_number_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  v_readout_bit_number_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  v_readout_bit_number_reg[8]/Q
                         net (fo=2, routed)           0.117     1.736    v_readout_bit_number_reg[8]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.933 r  v_readout_bit_number_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    v_readout_bit_number_reg[8]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.023 r  v_readout_bit_number_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.023    v_readout_bit_number_reg[12]_i_1_n_4
    SLICE_X1Y100         FDRE                                         r  v_readout_bit_number_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.951     2.079    clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  v_readout_bit_number_reg[15]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    v_readout_bit_number_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 v_readout_bit_number_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_readout_bit_number_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.431ns (78.506%)  route 0.118ns (21.494%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  v_readout_bit_number_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  v_readout_bit_number_reg[8]/Q
                         net (fo=2, routed)           0.117     1.736    v_readout_bit_number_reg[8]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.933 r  v_readout_bit_number_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    v_readout_bit_number_reg[8]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.972 r  v_readout_bit_number_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.972    v_readout_bit_number_reg[12]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.026 r  v_readout_bit_number_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.026    v_readout_bit_number_reg[16]_i_1_n_7
    SLICE_X1Y101         FDRE                                         r  v_readout_bit_number_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.951     2.079    clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  v_readout_bit_number_reg[16]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.935    v_readout_bit_number_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 v_readout_bit_number_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_readout_bit_number_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.442ns (78.929%)  route 0.118ns (21.071%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  v_readout_bit_number_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  v_readout_bit_number_reg[8]/Q
                         net (fo=2, routed)           0.117     1.736    v_readout_bit_number_reg[8]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.933 r  v_readout_bit_number_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    v_readout_bit_number_reg[8]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.972 r  v_readout_bit_number_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.972    v_readout_bit_number_reg[12]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.037 r  v_readout_bit_number_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.037    v_readout_bit_number_reg[16]_i_1_n_5
    SLICE_X1Y101         FDRE                                         r  v_readout_bit_number_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.951     2.079    clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  v_readout_bit_number_reg[18]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.935    v_readout_bit_number_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 readinput_i/s_wr_ramaddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.436%)  route 0.167ns (56.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.564     1.447    readinput_i/clk_IBUF_BUFG
    SLICE_X9Y95          FDRE                                         r  readinput_i/s_wr_ramaddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.128     1.575 r  readinput_i/s_wr_ramaddr_reg[2]/Q
                         net (fo=4, routed)           0.167     1.742    dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y38         RAMB18E1                                     r  dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.876     2.004    dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y38         RAMB18E1                                     r  dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.506    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.129     1.635    dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 v_division_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_factor_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.189ns (46.025%)  route 0.222ns (53.975%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.647     1.531    clk_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  v_division_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  v_division_count_reg[2]/Q
                         net (fo=14, routed)          0.222     1.893    v_division_count_reg__0[2]
    SLICE_X11Y99         LUT4 (Prop_lut4_I3_O)        0.048     1.941 r  v_factor[2]_i_1/O
                         net (fo=1, routed)           0.000     1.941    v_factor[2]_i_1_n_0
    SLICE_X11Y99         FDRE                                         r  v_factor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.834     1.962    clk_IBUF_BUFG
    SLICE_X11Y99         FDRE                                         r  v_factor_reg[2]/C
                         clock pessimism             -0.249     1.713    
    SLICE_X11Y99         FDRE (Hold_fdre_C_D)         0.107     1.820    v_factor_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_i/UART_0/U0/RX/s_dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_i/UART_0/U0/fifo_rx_queue/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[4]
                            (rising edge-triggered cell FIFO36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.164ns (33.078%)  route 0.332ns (66.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.564     1.447    uart_i/UART_0/U0/RX/clk
    SLICE_X12Y96         FDRE                                         r  uart_i/UART_0/U0/RX/s_dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  uart_i/UART_0/U0/RX/s_dout_reg[4]/Q
                         net (fo=2, routed)           0.332     1.943    uart_i/UART_0/U0/fifo_rx_queue/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[4]
    RAMB36_X0Y18         FIFO36E1                                     r  uart_i/UART_0/U0/fifo_rx_queue/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.875     2.003    uart_i/UART_0/U0/fifo_rx_queue/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/clk
    RAMB36_X0Y18         FIFO36E1                                     r  uart_i/UART_0/U0/fifo_rx_queue/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.478     1.525    
    RAMB36_X0Y18         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[4])
                                                      0.296     1.821    uart_i/UART_0/U0/fifo_rx_queue/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 v_readout_bit_number_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_readout_bit_number_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.467ns (79.829%)  route 0.118ns (20.171%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  v_readout_bit_number_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  v_readout_bit_number_reg[8]/Q
                         net (fo=2, routed)           0.117     1.736    v_readout_bit_number_reg[8]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.933 r  v_readout_bit_number_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    v_readout_bit_number_reg[8]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.972 r  v_readout_bit_number_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.972    v_readout_bit_number_reg[12]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.062 r  v_readout_bit_number_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.062    v_readout_bit_number_reg[16]_i_1_n_6
    SLICE_X1Y101         FDRE                                         r  v_readout_bit_number_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=445, routed)         0.951     2.079    clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  v_readout_bit_number_reg[17]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.935    v_readout_bit_number_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         10.000      7.424      RAMB36_X0Y20   uart_i/UART_0/U0/fifo_tx_queue/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         10.000      7.424      RAMB36_X0Y20   uart_i/UART_0/U0/fifo_tx_queue/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         10.000      7.424      RAMB36_X0Y18   uart_i/UART_0/U0/fifo_rx_queue/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         10.000      7.424      RAMB36_X0Y18   uart_i/UART_0/U0/fifo_rx_queue/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y42   stringsrom_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y42   stringsrom_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y38   dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y38   dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y95    dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_cooolgate_en_gate_5_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y110   uart_i/UART_0/U0/TX/s_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y110   uart_i/UART_0/U0/TX/s_bitPlace_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y110   uart_i/UART_0/U0/TX/s_bitPlace_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y109   uart_i/UART_0/U0/TX/s_bitPlace_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y109   uart_i/UART_0/U0/TX/s_bitPlace_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y109   uart_i/UART_0/U0/TX/s_bitPlace_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y109   uart_i/UART_0/U0/TX/s_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y109   uart_i/UART_0/U0/TX/s_bitPlace_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y110   uart_i/UART_0/U0/TX/s_bitPlace_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y92    uart_i/UART_0/U0/read_ready_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y95    dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_cooolgate_en_gate_5_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y95    dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_cooolgate_en_gate_6_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y95    dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_cooolgate_en_gate_7_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y91    led_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y96   led_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y95   led_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y94   led_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y92    readinput_i/v_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y92    readinput_i/v_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y93    readinput_i/v_count_reg[4]/C



