Selecting top level module cu_top_0
@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/reset_conditioner_1.v":11:7:11:25|Synthesizing module reset_conditioner_1 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_6.v":12:7:12:21|Synthesizing module edge_detector_6 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pipeline_7.v":11:7:11:16|Synthesizing module pipeline_7 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_with_delay_2.v":13:7:13:32|Synthesizing module edge_detector_with_delay_2 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_8.v":12:7:12:21|Synthesizing module edge_detector_8 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_with_delay_3.v":13:7:13:32|Synthesizing module edge_detector_with_delay_3 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_4.v":7:7:7:19|Synthesizing module vga_signals_4 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_5.v":48:7:48:23|Synthesizing module simple_dual_ram_5 in library work.

	SIZE=3'b100
	DEPTH=16'b0100000000000000
   Generated name = simple_dual_ram_5_4_16384

@N: CL134 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_5.v":67:2:67:7|Found RAM mem, depth=16384, width=4
@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":7:7:7:14|Synthesizing module cu_top_0 in library work.

@N: CL201 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":163:2:163:7|Trying to extract state machine for register M_state_q.
Extracted state machine for register M_state_q
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL249 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":163:2:163:7|Initial value is not supported on state machine M_state_q
@W: CL246 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":13:17:13:28|Input port bits 15 to 8 of port_address[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":14:16:14:24|Input port bit 7 of port_data[7:0] is unused

@N: CL201 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_4.v":142:2:142:7|Trying to extract state machine for register M_vstate_q.
Extracted state machine for register M_vstate_q
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL249 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_4.v":142:2:142:7|Initial value is not supported on state machine M_vstate_q
@N: CL201 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_4.v":142:2:142:7|Trying to extract state machine for register M_hstate_q.
Extracted state machine for register M_hstate_q
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL249 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_4.v":142:2:142:7|Initial value is not supported on state machine M_hstate_q
