                 TJA1100
                 100BASE-T1 PHY for Automotive Ethernet
                 Rev. 3 ‚Äî 23 May 2017                                             Product data sheet
1. General description
              The TJA1100 is a 100BASE-T1 compliant Ethernet PHY optimized for automotive use
              cases. The device provides 100 Mbit/s transmit and receive capability over a single
              Unshielded Twisted Pair (UTP) cable, supporting a cable length of up to at least 15 m.
              Optimized for automotive use cases such as IP camera links, driver assistance systems
              and back-bone networks, the TJA1100 has been designed to minimize power
              consumption and system costs, while still providing the robustness required for
              automotive use cases.
2. Features and benefits
          2.1 Optimized for automotive use cases
              ÔÅÆ  Transmitter optimized for capacitive coupling to unshielded twisted-pair cable
              ÔÅÆ  Enhanced integrated PAM-3 pulse shaping for low RF emissions
              ÔÅÆ  Adaptive receive equalizer optimized for automotive cable length of up to at least 15 m
              ÔÅÆ  Reduced power consumption through configurable transmitter pulse amplitude
                 adapted to cable length
              ÔÅÆ  Dedicated PHY enable/disable input pin to minimize power consumption
              ÔÅÆ  Low-power Sleep mode with local wake-up support
              ÔÅÆ  Robust remote wake-up via the bus lines
              ÔÅÆ  Gap-free supply undervoltage detection with fail-silent behavior
              ÔÅÆ  EMC-optimized output driver strength for Media Independent Interface (MII) and
                 Reduced MII (RMII)
              ÔÅÆ  Diagnosis of cabling errors (shorts and opens)
              ÔÅÆ  Small HVQFN-36 package for PCB space-constrained applications
              ÔÅÆ  MDI pins protected against ESD to ÔÇ±6kV HBM and ÔÇ±6kV IEC61000-4-2
              ÔÅÆ  MDI pins protected against transients in automotive environment
              ÔÅÆ  Automotive-grade temperature range from ÔÄ≠40 ÔÇ∞C to +125 ÔÇ∞C
              ÔÅÆ  Automotive product qualification in accordance with AEC-Q100
          2.2 Miscellaneous
              ÔÅÆ  MII as well as RMII standard compliant interface
              ÔÅÆ  Reverse MII mode for back-to-back connection of two PHYs
              ÔÅÆ  3V3 single supply operation with on-chip 1.8 V LDO regulators
              ÔÅÆ  On-chip termination resistors for balanced UTP cable
              ÔÅÆ  Jumbo frame support up to 16 kB
              ÔÅÆ  Internal, external and remote loopback mode for diagnosis


NXP Semiconductors                                                                                                               TJA1100
                                                                                                   100BASE-T1 PHY for Automotive Ethernet
                        ÔÅÆ Bus pins short-circuit proof to battery voltage and ground (including common mode
                           choke, 100 nF coupling capacitors)
                        ÔÅÆ LED control output for link diagnosis
3. Ordering information
Table 1.    Ordering information
 Type number       Package
                   Name     Description                                                                                                   Version
 TJA1100HN         HVQFN36 plastic thermal enhanced very thin quad flat package; no leads; 36 terminals; SOT1092-2
                            body 6 ÔÇ¥ 6 ÔÇ¥ 0.85 mm
TJA1100                                 All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                        Rev. 3 ‚Äî 23 May 2017                                                                              2 of 55


NXP Semiconductors                                                                                                                         TJA1100
                                                                                                    100BASE-T1 PHY for Automotive Ethernet
4. Block diagram
                        A block diagram of the TJA1100 is shown in Figure 1. The 100BASE-T1 section contains
                        the functional blocks specified in the 100BASE-T1 standard that make up the Physical
                        Coding Sublayer (PCS) and the Physical Medium Attachment (PMA) layer for both the
                        transmit and receive signal paths. The MII/RMII interface (including the Serial
                        Management Interface (SMI)) conforms to IEEE802.3 clause 22.
                        Additional blocks are defined for mode control, register configuration, interrupt control,
                        system configuration, reset control, LED control, local wake-up and configuration control.
                        A number of power supply related functional blocks are defined: Very Low Power (VLP)
                        supply in Sleep mode, Reset circuit, supply monitoring and a 1.8 V regulator for the digital
                        core. Pin strapping allows a number of default PHY settings (e.g. Master or Slave
                        configuration) to be hardware-configured at power-up.
                        The clock signals needed for the operation of the PHY are generated in the PLL block,
                        derived from an external crystal or an oscillator input signal.
                                                                                                       9''$ 9 9'' ,2 9'' ,2       9%$7
                  ,17B1       ,17Q&21752/                   %,75(*,67(56                                           89
                                                                                                                    '(7(&7,21
                                                         %$6,&&21752/
                    0'&
                                    60,                  %$6,&67$786
                   0',2
                                                         02'(&21752/
                                                                                                                       9                 9''$ 9
                                                         &21),*85$7,21
            &21),*>@      &21),*&21752/              ,17(558376285&(
                                                                                                                                             9''' 9
                                                         ,17(558370$6.
                                                         (;7(1'('67$786                               5(6(7           9                 9''' 9
             :$.(/('          /('&21752/               HWF
                                                                                                                       9/3
                 567B1       5(6(7&21752/
                                   /:8                                                                                                       ,1+
                                                               02'(&21752/
                                                                                                                     $&7,9,7<
              (17;&/.
                                                                                                                      '(7(&7
                                                                                                                                             9''$ 7;
                   7;(5                                                                  30$
                                                    3&67;
                   7;(1                                                          75$160,77(5
               7;'>@
                    7;&                                                                                                                      75;B3
                             50,,0,,                                                                               )5217(1'
               5;'>@                                         3+<&21752/
                              /2*,&                                                                                   +<%5,'                 75;B0
           5;'9&56'9
                                                                                                                     9''$ 9
                  5;(5
                                                    3&65;                               30$
          5;&5()B&/.                                                                                                                        ;,
                                                                                     5(&(,9(5                           3//
                                                                                                                                             ;2
                                                                                                                              *1'             DDD
  Fig 1.  Block diagram
TJA1100                                  All information provided in this document is subject to legal disclaimers.          ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                         Rev. 3 ‚Äî 23 May 2017                                                                                       3 of 55


NXP Semiconductors                                                                                                                                                                                 TJA1100
                                                                                                                                  100BASE-T1 PHY for Automotive Ethernet
5. Pinning information
                     5.1 Pinning
                         The pin configuration of the TJA1100 is shown in Figure 2. The following standard
                         interfaces are provided by the TJA1100: MII/RMII (including SMI) and MDI. Since
                         100BASE-T1 allows for full-duplex bidirectional communication, the standard MII signals
                         COL and CRS are not needed.
                                                                                     (17;&/.
                                                                           0',2                  7;(5     7;'     7;'     7;'    7;'     7;(1    7;&
                                               WHUPLQDO
                                              LQGH[DUHD
                                                        0'&                                                                                                                9'' ,2
                                                      ,17B1                                                                                                                *1'
                                                     567B1                                                                                                                 5;&5()B&/.
                                                9''$ 9                                                                                                                   5;'3+<$'
                                                           ;2                                               7-$                                                        5;'3+<$'
                                                            ;,                                                                                                             5;'&21),*
                                                9''$ 9                                                                                                                   5;'&21),*
                                              :$.(/('                                                                                                                     *1'
                                                        9%$7                                                                                                               9'' ,2
                                                                          ,1+ 
                                                                                                  75;B3    75;B0 
                                                                                                                        
                                                                                                                                   *1' 
                                                                                                                                             
                                                                                                                                                        5;(5&21),* 
                                                                                    
                                                                                    9''$ 7;                             9''' 9             9''' 9
                                                                                                                                                        5;'9&21),* 
                                                                                                                                                               &56'9
                                                                                            7UDQVSDUHQWWRSYLHZ                                                                       DDD
                          Fig 2.   Pin configuration
TJA1100                                  All information provided in this document is subject to legal disclaimers.                                                              ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                        Rev. 3 ‚Äî 23 May 2017                                                                                                                                            4 of 55


NXP Semiconductors                                                                                                              TJA1100
                                                                                                  100BASE-T1 PHY for Automotive Ethernet
                   5.2 Pin description
                       Table 2.  Pin description
                       Symbol       Pin Type[1] Description
                       MDC          1         I               SMI clock input (weak pull-down)
                       INT_N        2         O               interrupt output (active-LOW, open-drain output)
                       RST_N        3         I               reset input (active-LOW)
                       VDDA(1V8)    4         P               1.8 V analog supply voltage (internally generated; needs to be filtered
                                                              externally)
                       XO           5         AO              crystal feedback - used in MII/RMII mode with 25 MHz crystal
                       XI           6         AI              crystal input - used in MII/RMII mode with 25 MHz crystal
                       VDDA(3V3)    7         P               3.3 V analog supply voltage
                       LED          8         AO              LED open-drain output (when enabled: LED_ENABLE = 1)
                       WAKE         8         AI              local WAKE input (when LED output disabled: LED_ENABLE = 0)
                       VBAT         9         P               battery supply voltage
                       INH          10        AO              inhibit output for voltage regulator control (VBAT-related, active-HIGH)
                       VDDA(TX)     11        P               3.3 V analog supply voltage for the transmitter
                       TRX_P        12        AIO             + terminal for transmit/receive signal
                       TRX_M        13        AIO             ÔÄ≠ terminal for transmit/receive signal
                       VDDD(3V3)    14        P               3.3 V digital supply voltage
                       GND[2]       15        G               ground reference
                       VDDD(1V8)    16        P               1.8 V digital supply voltage (internally generated; needs to be filtered
                                                              externally)
                       RXER         17        O               MII/RMII receive error output
                       CONFIG3      17        I               pin strapping configuration input 3
                       RXDV         18        O               MII/RMII receive data valid output
                       CONFIG2      18        I               pin strapping configuration input 2
                       CRSDV        18        O               RMII mode: carrier sense/receive data valid output
                       VDD(IO)      19        P               3.3 V I/O supply voltage
                       GND[2]       20        G               ground reference
                       RXD3         21        O               MII mode: receive data output, bit 3 of RXD[3:0] nibble
                       CONFIG1      21        I               pin strapping configuration input 1
                       RXD2         22        O               MII mode: receive data output, bit 2 of RXD[3:0] nibble
                       CONFIG0      22        I               pin strapping configuration input 0
                       RXD1         23        O               MII mode: receive data output, bit 1 of RXD[3:0] nibble
                                                              RMII mode: receive data output, bit 1 of RXD[1:0] nibble
                       PHYAD1       23        I               pin strapping configuration input for bit 1 of the PHY address used for
                                                              the SMI address/Cipher scrambler
                       RXD0         24        O               MII mode: receive data output, bit 0 of RXD[3:0] nibble
                                                              RMII mode: receive data output, bit 0 of RXD[1:0] nibble
                       PHYAD0       24        I               pin strapping configuration input for bit 0 of the PHY address used for
                                                              the SMI address/Cipher scrambler
                       RXC          25        O               MII mode: 25 MHz receive clock output
                                              I               MII reverse mode: 25 MHz receive clock input
TJA1100                                All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                       Rev. 3 ‚Äî 23 May 2017                                                                              5 of 55


NXP Semiconductors                                                                                                             TJA1100
                                                                                                 100BASE-T1 PHY for Automotive Ethernet
                   Table 2.     Pin description ‚Ä¶continued
                    Symbol          Pin Type[1] Description
                    REF_CLK         25       I               RMII mode: 50 MHz oscillator clock input
                                             O               RMII mode: 50 MHz interface reference clock
                    GND[2]          26       G               ground reference
                    VDD(IO)         27       P               3.3 V I/O supply voltage
                    TXC             28       IO              MII mode: 25 MHz transmit clock output
                                                             MII reverse mode: 25 MHz transmit clock input
                    TXEN            29       I               MII/RMII mode: transmit enable input (active-HIGH, weak pull-down)
                    TXD3            30       I               MII mode: transmit data input, bit 3 of TXD[3:0] nibble
                    TXD2            31       I               MII mode: transmit data input, bit 2 of TXD[3:0] nibble
                    TXD1            32       I               MII mode: transmit data input, bit 1 of TXD[3:0] nibble
                                                             RMII mode: transmit data input, bit 1 of TXD[1:0] nibble
                    TXD0            33       I               MII mode: transmit data input, bit 0 of TXD[3:0] nibble
                                                             RMII mode: transmit data input, bit 0 of TXD[1:0] nibble
                    TXER            34       I               MII/RMII: transmit error input (weak pull-down)
                    EN              35       I               PHY enable input (active-HIGH)
                    TXCLK           35       O               transmit clock output in test mode and during slave jitter test
                    MDIO            36       IO              SMI data I/O (weak pull-up)
                   [1] AIO: analog input/output; AO: analog output; AI: analog input; I: digital input (VDD(IO) related);
                       O: digital output (VDD(IO) related); IO: digital input/output (VDD(IO) related); P: power supply; G: ground.
                   [2] The HVQFN36 package die supply ground is connected to the GND pins and the exposed center pad. The
                       GND pins must be soldered to board ground. For enhanced thermal and electrical performance, it is
                       recommended to connect the exposed center pad to board ground as well.
TJA1100                               All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                      Rev. 3 ‚Äî 23 May 2017                                                                              6 of 55


NXP Semiconductors                                                                                                                       TJA1100
                                                                                                     100BASE-T1 PHY for Automotive Ethernet
6. Functional description
                   6.1 System configuration
                         A 100BASE-T1 compliant Ethernet PHY, the TJA1100 provides 100 Mbit/s transmit and
                         receive capability over a single unshielded twisted-pair cable, supporting a cable length of
                         up to at least 15 m with a bit error rate less than or equal to 1EÔÄ≠10. It is optimized for
                         capacitive signal coupling to the twisted-pair lines. To comply with automotive EMC
                         requirements, a common-mode choke (CMC) is typically inserted into the signal path.
                         The TJA1100 is designed to provide a cost-optimized system solution for automotive
                         Ethernet links. Communication with the Media Access Control (MAC) unit can be realized
                         via the MII or the RMII.
            0,,                                                                                                                                    0,,
                              /3           &0&                                                             &0&           /3
           50,,                                                             873                                                                   50,,
                     3+<                                                                                                           3+<
      0$&                          (6'                     &21                          &21                          (6'                                      0$&
                   7-$                                                                                                      7-$
                                                                                                                                                        DDD
  Fig 3.  A system diagram showing capacitive coupling
                   6.2 MII and RMII
                         The TJA1100 contains MII and RMII interfaces to the MAC controller.
                 6.2.1 MII
                6.2.1.1  Signaling and encoding
                         The connections between the PHY and the MAC are shown in more detail in Figure 4.
                         Data is exchanged via 4-bit wide data nibbles on TXD[3:0] and RXD[3:0]. Transmit and
                         receive data is synchronized with the transmit (TXC) and receive (RXC) clocks. Both clock
                         signals are provided by the PHY and are typically derived from an external crystal running
                         at a nominal frequency of 25 MHz (ÔÇ±100 ppm). Normal data transmission is initiated with a
                         HIGH level on TXEN, while a HIGH level on RXDV indicates normal data reception.
                         MII encoding is described in Table 3 and Table 4.
TJA1100                                   All information provided in this document is subject to legal disclaimers.       ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                          Rev. 3 ‚Äî 23 May 2017                                                                                    7 of 55


NXP Semiconductors                                                                                                                            TJA1100
                                                                                                    100BASE-T1 PHY for Automotive Ethernet
                                                                              5;&                                   5;&
                                                                            5;(5                                    5;(5
                                                                            5;'9                                    5;'9
                                                                         5;'>@                                   5;'>@
                                                           3+<                                                                 0$&
                                                                             7;(1                                   7;(1
                                                                         7;'>@                                   7;'>@
                                                                             7;(5                                   7;(5
                                                                               7;&                                  7;&
                                                       ;2                     ;,
                                                              0+]
                                                               ;7$/
                                                                                                                                DDD
                         Fig 4.   MII signaling
                       Table 3.    MII encoding of TXD[3:0], TXEN and TXER
                        TXEN            TXER                    TXD[3:0]                                             Indication
                        0               0                       0000 through 1111                                    normal interframe
                        0               1                       0000 through 1111                                    reserved
                        1               0                       0000 through 1111                                    normal data transmission
                        1               1                       0000 through 1111                                    transmit error propagation
                       Table 4.    MII encoding of RXD[3:0], RXDV and RXER
                        RXDV            RXER                    RXD[3:0]                                             Indication
                        0               0                       0000 through 1111                                    normal interframe
                        0               1                       0000                                                 normal interframe
                        0               1                       0001 through 1101                                    reserved
                        0               1                       1110                                                 false carrier indication
                        0               1                       1111                                                 reserved
                        1               0                       0000 through 1111                                    normal data transmission
                        1               1                       0000 through 1111                                    data reception with errors
                       Since 100BASE-T1 provides full-duplex communication, the standard signals COL and
                       CRS are not needed.
                6.2.2 RMII
               6.2.2.1 Signaling and encoding
                       In the case of RMII, data is exchanged via 2-bit wide data nibbles on TXD[1:0] and
                       RXD[1:0], as illustrated in Figure 5. To achieve the same data rate as MII, the interface is
                       clocked at a nominal frequency of 50 MHz. A single clock signal, REF_CLK, is provided
                       for both transmit and received data. This clock signal is provided by the PHY and is
                       typically derived from an external 25 MHz (ÔÇ±100 ppm) crystal (see Figure 5). Alternatively,
                       a 50 MHz clock signal (ÔÇ±50 ppm) generated by an external oscillator can be connected to
                       pin REFCLK_IN (see Figure 6).
                       RMII encoding is described in Table 5 and Table 6.
TJA1100                                  All information provided in this document is subject to legal disclaimers.             ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                         Rev. 3 ‚Äî 23 May 2017                                                                                          8 of 55


NXP Semiconductors                                                                                                                    TJA1100
                                                                                             100BASE-T1 PHY for Automotive Ethernet
                                                                    &56'9                                    &56'9
                                                                  5;'>@                                   5;'>@
                                                                     5;(5                                    5;(5
                                                    3+<                                                                0$&
                                                                      7;(1                                   7;(1
                                                                  7;'>@                                   7;'>@
                                                                5()B&/.                                      5()B&/.
                                                ;2                     ;,
                                                       0+]
                                                        ;7$/
                                                                                                                        DDD
                    Fig 5.  RMII signaling using an external crystal
                                                                    &56'9                                    &56'9
                                                                  5;'>@                                   5;'>@
                                                                     5;(5                                    5;(5
                                                     3+<                                                               0$&
                                                                      7;(1                                   7;(1
                                                                  7;'>@                                   7;'>@
                                                                5()B&/.                                      5()B&/.
                                                ;2                     ;,
                                                                                         0+]
                                                                                           26&
                                                                                                                        DDD
                    Fig 6.  RMII signaling using an externally generated reference clock
                   Table 5.  RMII encoding of TXD[1:0], TXEN
                   TXEN           TXD[1:0]                                                                    Indication
                   0              00 through 11                                                               normal interframe
                   1              00 through 11                                                               normal data transmission
                   Table 6.  RMII encoding of RXD[1:0], CRSDV and RXER
                   CRSDV          RXER                   RXD[1:0]                                             Indication
                   0              0                      00 through 11                                        normal interframe
                   0              1                      00                                                   normal interframe
                   0              1                      01 through 11                                        reserved
                   1              0                      00 through 11                                        normal data transmission
                   1              1                      00 through 11                                        data reception with errors
TJA1100                           All information provided in this document is subject to legal disclaimers.            ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                  Rev. 3 ‚Äî 23 May 2017                                                                                         9 of 55


NXP Semiconductors                                                                                                                              TJA1100
                                                                                                      100BASE-T1 PHY for Automotive Ethernet
                6.2.3 Reverse MII
                       In Reverse MII mode, two PHYs are connected back-to-back via the MII interface to
                       realize a repeater function on the physical layer (see Figure 7). The MII signals are
                       cross-connected: RX output signals from each PHY are connected to the TX inputs on the
                       other PHY. For the PHY connected in Reverse MII mode, the TXC and RXC clock signals
                       become inputs.
                       Since the MII interface is a standardized solution, two PHYs can be used to implement
                       two different physical layers to realize, for example, a conversion from Fast Ethernet to
                       100BASE-T1 and vice versa. Another use case for such a repeater could be to double the
                       link length up to 30 m.
                                                                                 7;&                                  5;&
                                                                                7;(5                                  5;(5
                                                                                7;(1                                  5;'9
                                                                            7;'>@                                  5;'>@
                                      0',                                                                                        7-$                  0',
                                                        3+<%DVH7;
                             )DVW(WKHUQHW                                                                                      5HYHUVH0,,               %DVH7
                                                                               5;'9                                   7;(1
                                                                            5;'>@                                  7;'>@
                                                                               5;(5                                   7;(5
                                                                                 5;&                                  7;&
                                                         ;2                     ;,                                      ;,             ;2
                                                                 0+]                                                      0+]
                                                                  ;7$/                                                         ;7$/
                                                                                                                                                            DDD
                         Fig 7.     Fast Ethernet to 100BASE-T1 media converter with TJA1100 Reverse MII
                   6.3 System controller
                6.3.1 Operating modes
               6.3.1.1 Power-off mode
                       TJA1100 remains in Power-off mode as long as the voltage on pin VBAT is below the
                       power-on reset threshold. The analog blocks are disabled and the digital blocks are in a
                       passive reset state in this mode.
               6.3.1.2 Standby mode
                       At power-on, when the voltage on pin VBAT rises above the under-voltage recovery
                       threshold (Vuvr(VBAT)), the TJA1100 enters Standby mode, switching on the INH control
                       output. This control signal may be used to activate the supply to the microcontroller in the
                       ECU. Once the 3.3 V supply voltage is available, the internal 1.8 V regulators are
                       activated and the PHY is configured according to the pin-strapping implemented on the
                       CONFIGn and PHYADn pins. No SMI access takes place during the power-on settling
                       time (ts(pon)).
                       From an operating point of view, Standby mode corresponds to the IEEE 802.3
                       Power-down mode, where the transmit and receive functions (in the PHY) are disabled.
                       Standby mode also acts as a fail-silent mode. The TJA1100 switches to Standby mode
                       when an under-voltage condition is detected on VDDA(3V3), VDDA(1V8), VDDD(1V8) or VDD(IO).
TJA1100                                    All information provided in this document is subject to legal disclaimers.             ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                           Rev. 3 ‚Äî 23 May 2017                                                                                        10 of 55


NXP Semiconductors                                                                                                               TJA1100
                                                                                                   100BASE-T1 PHY for Automotive Ethernet
               6.3.1.3 Normal mode
                       To establish a communication link, the TJA1100 must be switched to Normal mode, either
                       autonomously (AUTO_OP = 1; see Table 20) or via an SMI command (AUTO_OP = 0).
                       When the PHY is configured for autonomous operation, the TJA1100 will automatically
                       enter Normal mode and activate the link on power-on.
                       When the PHY is host-controlled, the internal PLL starts running when the TJA1100
                       enters Normal mode and the transmit and receive functions (both PCS and PMA) are
                       enabled. After a period of stabilization, tinit(PHY), the TJA1100 is ready to set up a link.
                       Once the LINK_CONTROL bit is set to 'ENABLE', the PHY configured as Master initiates
                       the training sequence by transmitting idle pulses. The link is established when bit
                       LINK_UP in the Communication Status register is set.
               6.3.1.4 Disable mode
                       Whenever the Ethernet interface is not in use or must be disabled for fail-safe reasons,
                       the PHY can be switched off by pulling pin EN LOW. The PHY is switched off completely
                       in Disable mode, minimizing power consumption. The configuration register settings are
                       maintained. To exit Disable mode, pin EN must be forced HIGH to activate the PHY.
               6.3.1.5 Sleep mode
                       If the network management in a node decides to withdraw from the network because the
                       functions of the node are no longer needed, it may power down the entire ECU via PHY
                       Sleep mode. In Sleep mode, the transmit and receive functions are switched off and no
                       signal is driven onto the twisted-pair lines. Transmit requests from the MII interface are
                       ignored and the MII output pins are in a high-ohmic state. The SMI is also deactivated to
                       minimize power consumption.
                       By releasing the INH output, the ECU is allowed to switch off its main power supply unit.
                       Typically, the entire ECU is powered-down. The TJA1100 is kept partly alive by the
                       permanent battery supply and can still react to activity on the Ethernet lines. Once valid
                       Ethernet idle pulses are detected on the lines, the TJA1100 wakes up, switching on the
                       main power unit via the INH control signal. As soon as the supply voltages are stable
                       within their operating ranges, the TJA1100 can be switched to Normal mode via an SMI
                       command and the communication link to the partner can be re-established. Sleep mode
                       can be entered from Normal mode via the intermediate Sleep Request mode as well as
                       from Standby mode, as shown in Figure 8. Note that the configuration register settings are
                       maintained in Sleep mode.
               6.3.1.6 Sleep Request mode
                       Sleep Request mode is an intermediate state used to introduce a transition to Sleep
                       mode. The PHY sleep request timer starts when the TJA1100 enters Sleep Request
                       mode. This timer determines how long the PHY remains in Sleep Request mode. When
                       the timer expires (after tto(req)sleep), the PHY switches to Sleep mode and INH is switched
                       off. The PHY does not expect to receive Ethernet frames in Sleep Request mode. If any
                       Ethernet frames are received at MDI or MII in Sleep Request mode, the PHY returns to
                       Normal mode, the DATA_DET_WU flag in the General status register is set and a
                       WAKEUP interrupt is generated.
                       Table 7 presents an overview of the status of TJA1100 functional blocks in each operating
                       mode.
TJA1100                                 All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                        Rev. 3 ‚Äî 23 May 2017                                                                            11 of 55


NXP Semiconductors                                                                                                                        TJA1100
                                                                                                      100BASE-T1 PHY for Automotive Ethernet
                       Table 7.      Status of functional blocks in TJA1100 operating modes
                        Functional block                 Normal                  Standby[1]                    Sleep Request Sleep                     Disable
                        MII                              on                      high-ohmic[2]                 on             high-ohmic               high-ohmic
                        PMA/PCS-TX                       on                      off                           on             off                      off
                        PMA/PCS-RX                       on                      off                           on             off                      off
                        SMI                              on                      on                            on             off                      off
                        Activity detection               off                     on                            off            on                       off
                        Crystal oscillator               on                      off                           on             off                      off
                        LDO_1V8                          on                      on                            on             off                      off
                        RST_N input                      on                      on                            on             off                      on
                        EN input                         on[3]                   on                            on             off                      on
                        WAKE input                       off                     on/off[4]                     on/off[4]      on/off[4]                off
                        INT_N output                     on                      on                            on             high-ohmic               high-ohmic
                        LED output                       on/off[4]               off                           on/off[4]      off                      off
                        INH output                       on                      on                            on             off                      on/off[5]
                        Temp detection                   on                      on                            on             off                      off
                       [1]  Outputs RXD[3:0], RXER and RXDV are LOW in Standby mode; the other MII pins are configured as inputs
                            via internal 100 kÔÅó pull-down resistors.
                       [2]  Pins configured as outputs will be LOW in Standby mode.
                       [3]  In Normal mode, this pin is used as the TXCLK output for the test modes and the slave jitter test (the PHY
                            enable input is held HIGH internally during this time).
                       [4]  The WAKE input is active in Standby, Sleep Request and Sleep modes if LED_ENABLE = 0; the LED
                            output is active in Normal and Sleep Request modes if LED_ENABLE = 1.
                       [5]  The behavior of the INH output in Disable mode is configurable.
               6.3.1.7 Reset mode
                       The TJA1100 switches to Reset mode from any mode except Power-off when pin RST_N
                       is held LOW for at least the maximum reset detection time (tdet(rst)(max)), provided the
                       voltage on VDD(IO) is above the undervoltage threshold.
                       When RST_N goes HIGH again, or an undervoltage is detected on VDD(IO), the TJA1100,
                       switches to Standby mode. All register bits are reset to their default values in Reset mode.
TJA1100                                    All information provided in this document is subject to legal disclaimers.       ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                           Rev. 3 ‚Äî 23 May 2017                                                                                  12 of 55


NXP Semiconductors                                                                                                             TJA1100
                                                                                                 100BASE-T1 PHY for Automotive Ethernet
                6.3.2 Transitions between operating modes
                      One of the key features of the TJA1100 is the possibility to put a link and its associated
                      nodes into Sleep mode, while ensuring that the node can be woken up by activity on the
                      Ethernet wires. A node can be switched to Sleep mode when link operation is not needed,
                      minimizing power consumption.
                      Figure 8 shows the TJA1100 mode transition diagram. For a detailed description of the
                      Sleep transition process, see the TJA1100 application hints [Ref. 1].
                      The following events, listed in order of priority, trigger mode transitions:
                       ‚Ä¢  Power on/off
                       ‚Ä¢  Undervoltage on VDD(IO) or VDDD(1V8)
                       ‚Ä¢  RST_N input
                       ‚Ä¢  EN input
                       ‚Ä¢  Overtemperature or Undervoltage on VDDA(3V3), VDDA(1V8) or VDDD(1V8)
                       ‚Ä¢  SMI command and wake-up (local or remote)
TJA1100                               All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                      Rev. 3 ‚Äî 23 May 2017                                                                            13 of 55


NXP Semiconductors                                                                                                                                         TJA1100
                                                                                                               100BASE-T1 PHY for Automotive Ethernet
                                                                                                                6OHHS5HTXHVWFRPPDQG
                                                                                                     25 QRIUDPHWUDQVPLVVLRQRUUHFHSWLRQ
                                                                                            IRUORQJHUWKDQWWR ,GOH $1'$872B3:'HQDEOHG
                                                                                                     $1'SFVBU[BGY )$/6($1'7;(1 
                                                                                                                                                                 6/((3
                                                                          1250$/                                                                              5(48(67
                                                                           ,1+ RQ                                                                              ,1+ RQ
                                                                        3+<HQDEOHG                                                                           3+<HQDEOHG
                                                                                                            1RUPDOFRPPDQG$1'QR89
                                                                                                                   25SFVBU[BGY 758(
                                                                                                                         257;(1 
                                                                                                                                 6WDQGE\FRPPDQG
                                                                                                                                            2589
                                                                                                                               252YHUWHPSHUDWXUH
                                                               QR89                     6WDQGE\FRPPDQG                                                          6OHHS5HTXHVW
                                          $1' QRRYHUWHPSHUDWXUH                        2589                                                                       WLPHUH[SLUHG
                                         $1' 1RUPDOFRPPDQG25                          252YHUWHPSHUDWXUH                                                               !WUHTBOSV
                                            $XWRQRPRXVRSHUDWLRQ
                                                                                                                89WLPHRXWH[SLUHG W!WWR 9GG
                                                                                                                         256OHHSFRPPDQG
         ',6$%/(           (1SLQ+,*+25XYB9'' ,2                      67$1'%<                                                                                  6/((3
        ,1+ RQRII                                                       ,1+ RQ                                                                              ,1+ RII
        3+<GLVDEOHG                                                    3+<GLVDEOHG                                                                          3+<GLVDEOHG
                                                                                                                          /RFDOZDNHXS25
                                                                                                                           DFWLYLW\GHWHFWHG
         (1SLQ/RZ                                                                  3RZHURQ                                        567Q+,*+25XYB9'' ,2
         $1'567Q+LJK                                                                QRXYB9%$7
         $1' QRXYB9'' ,2
         $1' 1RUPDO256WDQGE\256OHHSB5HTXHVW
                                              3RZHURII                                                                                 567Q/RZ
                                              XYB9%$7                                                       IURPDQ\VWDWH         $1' QRXYB9'' ,2             5(6(7
                               IURPDQ\                                32:(52))                                  RWKHUWKDQ                                        ,1+
                                   VWDWH                                   ,1+ RII                 3RZHURIIRU6OHHS                                        QRFKDQJH
                                                                                                                                                                     DDD
              * UV means undervoltage on one of the power supply pins VDD(IO), VDDA(3V3), VDDD(1V8), VDDA(1V8)
              ** INH can be configured to be on or off
  Fig 8.      Operating mode transitions
                       6.4 Wake-up request
                              A link that is in Sleep mode must be woken up before the link can be re-established. The
                              node requesting the link can issue a wake request by sending idle symbols onto the link.
                              The link partner detects the idle activity and wakes up.
                              For the Master PHY, it is only necessary to enable link control (LINK_CONTROL = 1). The
                              training sequence is then detected as a wake-up request. For the Slave PHY, a link
                              wake-up request is issued by setting bit WAKE_REQUEST in the Extended Control
TJA1100                                             All information provided in this document is subject to legal disclaimers.               ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                                    Rev. 3 ‚Äî 23 May 2017                                                                                          14 of 55


NXP Semiconductors                                                                                                               TJA1100
                                                                                                   100BASE-T1 PHY for Automotive Ethernet
                       register to 1 while the TJA1100 is in Normal mode with link control disabled
                       (LINK_CONTROL = 0). The wake request phase lasts at least 5 ms to ensure a reliable
                       wake-up. The TJA1100 aborts this wake request and stops sending idle symbols if bit
                       WAKE_REQUEST is reset or link control is enabled.
                   6.5 Wake-up
                       When the TJA1100 detects a wake-up event, a WAKEUP interrupt is generated and the
                       wake-up source is indicated in the General status register (status bits LOCAL_WU,
                       REMOTE_WU and DATA_DET_WU; see Table 26). The wake-up source status bits are
                       reset when the TJA1100 enters Sleep Request or Sleep mode. The TJA1100
                       distinguishes three wake-up sources:
                6.5.1 Remote wake-up
                       In Standby and Sleep modes, any Ethernet activity on the MDI (idle pulses or Ethernet
                       frames) triggers a remote wake-up.
                6.5.2 Local wake-up
                       In Standby, Sleep Request and Sleep modes, a falling edge on pin WAKE (provided
                       configuration bit LED_ENABLE = 0) triggers a local wake-up.
                6.5.3 Wake-up by data detection
                       In Sleep Request mode, any Ethernet frame detected at the MDI or MII triggers wake-up
                       by data detection.
                   6.6 Autonomous operation
                       If the PHY is configured for autonomous operation (either via pin strapping, see
                       Section 6.11, or via bit AUTO_OP in Configuration register 1, see Table 20), the TJA1100
                       can operate and establish a link without further interaction with a host controller. On
                       power-on or wake-up from Sleep mode, the TJA1100 goes directly to Normal mode once
                       all supply voltages are available and the link-up process starts automatically. AUTO_OP
                       must be reset when link or mode control are configured by the Host.
                   6.7 Autonomous power-down
                       If autonomous power-down is enabled via Configuration register 1 (AUTO_PWD = 1), the
                       TJA1100 goes to Sleep Request mode automatically if no Ethernet frames have been
                       received at the MDI and MII for the time-out time, tto(pd)autn.
                   6.8 Transmitter amplitude
                       Power can be saved by adapting the amplitude of the transmitter output to the specific
                       needs of a link. For example, a short link of up to 2 m does not need to operate on the
                       same transmitter amplitude as a link of 15 m to achieve the same signal-to-noise ratio.
                       The nominal transmitter output amplitude can be selected via bit TX_AMPLITUDE (see
                       Table 20). The default value of 1000 mV can support a link of up to 15 m, while the lower
                       values of 500 mV and 750 mV may be sufficient for shorter links of up to 2 m. The
                       compliance, interoperability and EMC tests are performed at the default amplitude.
TJA1100                                 All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                        Rev. 3 ‚Äî 23 May 2017                                                                            15 of 55


NXP Semiconductors                                                                                                                  TJA1100
                                                                                                   100BASE-T1 PHY for Automotive Ethernet
                   6.9 Test modes
                       Five test modes are supported. Only test modes 1, 2, 4 and 5 are included in 100BASE-T1
                       [Ref. 2]. The test modes can be individually selected via an SMI command in Normal
                       mode while link control is disabled. The EN pin is used as a clock output in test modes
                       that need a reference clock. The normal EN function is disabled in test modes.
                6.9.1 Test mode 1
                       Test mode 1 is for testing the transmitter droop. In Test mode 1, the PHY transmits ‚Äò+1‚Äô
                       symbols for 600 ns followed by ‚ÄòÔÄ≠1‚Äô symbols for a further 600 ns. This sequence is
                       repeated continuously.
                6.9.2 Test mode 2
                       Test mode 2 is for testing the transmitter timing jitter in Master configuration. In test
                       mode 2, the PHY transmits the data symbol sequence {+1, -1} repeatedly. The
                       transmission of the symbols is synchronized with the local external oscillator.
                6.9.3 Test mode 3
                       Test mode 3 is for testing the transmitter timing jitter in Slave configuration. In test mode 3,
                       the PHY transmits the data symbol sequence {+1, -1} repeatedly. The transmission of the
                       symbols is synchronized with the recovered receiver clock.
                6.9.4 Test mode 4
                       Test mode 4 is for testing the transmitter distortion. In test mode 4, the PHY transmits the
                       sequence of symbols generated by the scrambler polynomial gs1 = 1 + x9 + x11.
                       The bit sequence x0n, x1n is derived from the scrambler according to the following
                       equations:
                       x0n = Scrn ÔÅõ 0 ÔÅù
                        x1n = Scrn ÔÅõ 1 ÔÅù XOR Scrn ÔÅõ 4 ÔÅù
                       This stream of 3-bit nibbles is mapped to a stream of ternary symbols according to
                       Table 8.
                       Table 8.    Symbol mapping in test mode 4
                        x1n                                            x0n                                         PAM-3 transmit symbol
                        0                                              0                                           0
                        0                                              1                                           +1
                        1                                              0                                           0
                        1                                              1                                           ÔÄ≠1
                6.9.5 Test mode 5
                       Test mode 5 is for testing the transmit PSD mask. In test mode 5, the PHY transmits a
                       random sequence of PAM-3 symbols.
                6.9.6 Slave jitter test
                       Selecting the 100BASE-T1 Slave jitter test (SLAVE_JITTER_TEST = 1; see Table 19) in
                       Normal mode with LINK_CONTROL = 1 feeds the transmitter reference clock to pin EN.
                       The normal EN function is disabled in this mode.
TJA1100                                 All information provided in this document is subject to legal disclaimers.    ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                        Rev. 3 ‚Äî 23 May 2017                                                                               16 of 55


NXP Semiconductors                                                                                                                 TJA1100
                                                                                                   100BASE-T1 PHY for Automotive Ethernet
                6.10 Error diagnosis
               6.10.1 Undervoltage detection
                      Like state-of-the-art CAN and FlexRay transceivers, the TJA1100 monitors the status of
                      the supply voltages continuously. Once a supply voltage drops below the specified
                      minimum operating voltage, the TJA1100 enters the fail-silent Standby mode and
                      communication is halted. A UV_ERR interrupt is generated and the source of the
                      undervoltage (VDDA(1V8), VDDD(1V8) or VDDA(3V3)) is indicated in the External status register
                      (Table 27). The under-voltage detection/recovery range is positioned immediately next to
                      the operating range, without a gap. Since parameters are specified down to the min. value
                      of the under-voltage detection threshold, it is guaranteed that the behavior of the TJA1100
                      is fully specified and defined for all possible voltage condition on the supply pins.
               6.10.2 Cabling errors
                      The TJA1100 can detect open and short circuits between the twisted-pair bus lines when
                      neither of the link partners is transmitting (link control disabled). It may make sense to run
                      the diagnostic before establishing the Ethernet link. When bit CABLE_TEST in the
                      Extended Control register (Table 19) is set to 1, test pulses are transmitted onto the
                      transmission medium with a repetition rate of 666.6 kHz. The TJA1100 evaluates the
                      reflected signals and uses impedance mismatch data along the channel to determine the
                      quality of the link. The results of the cable test are available in the External status register
                      (Table 27) within tto(cbl_tst). The tests performed and associated results are summarized in
                      Table 9.
                      Table 9.     Cable tests and results
                      The cable bus lines are designated BI_DA+ and BI_DAÔÄ≠, in alignment with 100BASE-T1 [Ref. 2].
                       BI_DA+                                          BI_DA-                                      Result
                       open                                            open                                        open detected
                       + shorted to -                                  - shorted to +                              short detected
                       shorted to VDD                                  open                                        open detected
                       open                                            shorted to VDD                              open detected
                       shorted to VDD                                  shorted to VDD                              short detected
                       shorted to GND                                  open                                        open detected
                       open                                            shorted to GND                              open detected
                       shorted to GND                                  shorted to GND                              short detected
                       connected to active link partner connected to active link partner short and open detected
                       (master)                                        (master)
               6.10.3 Link stability
                      The signal-to-noise ratio is the parameter used to estimate link stability. The PMA Receive
                      function monitors the signal-to-noise ratio continuously. Once the signal-to-noise ratio falls
                      below a configurable threshold (SQI_FAILLIMIT), the link status is set to FAIL and
                      communication is interrupted. The TJA1100 allows for adjusting the sensitivity of the PMA
                      Receive function by configuring this threshold. The microcontroller can always check the
                      current value of the signal-to-noise ratio via the SMI, allowing it to track a possible
                      degradation in link stability.
TJA1100                                 All information provided in this document is subject to legal disclaimers.   ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                        Rev. 3 ‚Äî 23 May 2017                                                                              17 of 55


NXP Semiconductors                                                                                                                TJA1100
                                                                                                    100BASE-T1 PHY for Automotive Ethernet
               6.10.4 Link-fail counter
                       High losses and/or a noisy channel may cause the link to shut down when reception is no
                       longer reliable. In such cases, a LINK_STATUS_FAIL interrupt is generated by the PHY.
                       Retraining of the link begins automatically provided link control is enabled
                       (LINK_CONTROL = 1).
                       LOC_RCVR_COUNTER and REM_RCVR_COUNTER in the Link-fail counter register
                       (Table 28) are incremented after every link fail event. Both counters are reset when this
                       register is read.
               6.10.5 Jabber detection
                       The Jabber detection function prevents the PHY being locked in the DATA state of the
                       PCS Receive state diagram when the End-of-Stream Delimiters, ESD1 and ESD2, are not
                       detected. The maximum time the PHY can reside in the DATA state is limited to tto(PCS-RX)
                       (rcv_max_timer in 100BASE-T1; [Ref. 2]). After this time, the PCS-RX state machine is
                       reset and a transition to PHY Idle state is triggered.
               6.10.6 Polarity detection
                       When the TJA1100 is in Slave configuration, it can detect when the ternary symbols sent
                       from the Master PHY are received with the wrong polarity. A polarity error would occur if
                       the two signal wires of the UTP cable were mixed up at the Slave node connection. If the
                       TJA1100 detects a polarity error in the Slave, it will correct it internally while setting the
                       POLARITY_DETECT bit in the External status register (Table 27).
               6.10.7 Interleave detection
                       A 100BASE-T1 PHY can send two different interleave sequences of ternary symbols,
                       (TAn, TBn) or (TBn, TAn). The receiver in the TJA1100 is able to de-interleave both
                       sequences. The order of the ternary symbols detected by the receiver is indicated by the
                       INTERLEAVE_DETECT bit in the External status register (Table 27).
               6.10.8 Loopback modes
                       The TJA1100 supports three loopback modes:
                         ‚Ä¢ Internal loopback (PCS loopback in accordance with 100BASE-T1)
                         ‚Ä¢ External loopback
                         ‚Ä¢ Remote loopback
              6.10.8.1 Internal loopback
                       In Internal loopback mode, the PCS Receive function gets the ternary symbols An and Bn
                       directly from the PCS Transmit function as shown in Figure 9. This action allows the MAC
                       to compare packets sent through the MII transmit function with packets received from the
                       MII receive function and, therefore, to validate the functionality of the 100BASE-T1 PCS
                       function.
TJA1100                                  All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                         Rev. 3 ‚Äî 23 May 2017                                                                            18 of 55


NXP Semiconductors                                                                                                                                       TJA1100
                                                                                                            100BASE-T1 PHY for Automotive Ethernet
                                                                                          30$
                                                                                                                    08;
                                                                                        5(&(,9(                                 3&6
                                                                                                                                               0,,5HFHLYH
                                                                                                                              5(&(,9(
                                                0',           +<%5,'
                                                                                         30$                     $Q%Q         3&6
                                                                                                                                               0,,7UDQVPLW
                                                                                       75$160,7                               75$160,7
                                                                                                                                                  DDD
                            Fig 9.         Internal loopback
             6.10.8.2      External loopback
                           In external loopback mode, the PMA Receive function receives signals directly from the
                           PMA Transmit function as shown in Figure 10. This external loopback test allows the MAC
                           to compare packets sent through the MII transmit function with packets received from the
                           MII receive function and, therefore, to validate the functionality of the 100BASE-T1 PCS
                           and PMA functions.
                                                                                                             30$                 3&6
                                                                                                                                              0,,5HFHLYH
                                                                                                           5(&(,9(             5(&(,9(
                                                  WHUPLQDWHG0',               +<%5,'
                                                                                                            30$                 3&6
                                                                                                                                              0,,7UDQVPLW
                                                                                                          75$160,7            75$160,7
                                                                                                                                                DDD
                            Fig 10. External loopback
             6.10.8.3      Remote loopback
                           In Remote loopback mode, the packet received by the link partner at the MDI is passed
                           through the PMA Receive and PCS Receive functions and forwarded to the PCS Transmit
                           functions, which in turn sends it back to the link partner from where it came. The PCS
                           receive data is made available at the MII. Remote loopback allows the MAC to compare
                           the packets sent to the MDI with the packets received back from the MDI and thus to
                           validate the functionality of the physical channel, including both 100BASE-T1 PHYs. To
                           run the PHY in a loopback mode, the LOOPBACK control bit in the Basic control register
                           should be set before enabling link control.
                                                                                                           30$                  3&6
                                     0',                         0',
                                                                                                                                                        0,,5HFHLYH
                                                                                                         5(&(,9(              5(&(,9(
                     0,,
            0$&            3+<                                                  +<%5,'
                                                                                                          30$                   3&6
                                                                                                                                                        0,,7UDQVPLW
                                                                                                        75$160,7              75$160,7
                                                                                             3+<LQ5HPRWHORRSEDFNPRGH                                 DDD
  Fig 11. Remote loopback
TJA1100                                          All information provided in this document is subject to legal disclaimers.              ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                                Rev. 3 ‚Äî 23 May 2017                                                                                          19 of 55


NXP Semiconductors                                                                                                                 TJA1100
                                                                                                  100BASE-T1 PHY for Automotive Ethernet
                 6.11 Auto-configuration of the PHY during power-up via pin strapping
                      The logic levels on inputs PHYAD0, PHYAD1 and CONFIG0 to CONFIG3 determine the
                      default configuration of the PHY at power-up or after a hardware reset. Pin strapping
                      occurs during the power-on settling time (ts(pon)), once all voltages (including 1V8) are
                      available.
                      Pin strapping at pins 23 (PHYAD1) and 24 (PHYAD0) determine bits 1 and 0, respectively,
                      of the PHY address used for the SMI address/Cipher scrambler. The PHY address cannot
                      be changed once the PHY has been configured. Besides the address configured via pin
                      strapping, the TJA1100 can always be accessed via address 0.
                      Table 10.   Hardware configuration via CONFIG0 to CONFIG3 pin strapping during power-up
                      Pin                                  Value                                 Description
                      CONFIG0 (pin 22)                     HIGH                                  PHY configured as Master
                                                           LOW                                   PHY configured as Slave
                      CONFIG1 (pin 21)                     HIGH                                  Autonomous operation
                                                           LOW                                   Managed operation
                      CONFIG3/CONFIG2                      LOW LOW                               Normal MII mode
                      (pin 17/pin 18)                      LOW HIGH                              RMII mode (external 50 MHz oscillator)
                                                           HIGH LOW                              RMII mode (25 MHz crystal)
                                                           HIGH HIGH                             Reverse MII mode
                6.12 SMI registers
               6.12.1 SMI register mapping
                      Table 11.   SMI register mapping
                      Register index (dec)               Register name                                            Group
                      0                                  Basic control register                                   Basic
                      1                                  Basic status register                                    Basic
                      2                                  PHY identification register 1                            Extended
                      3                                  PHY identification register 2                            Extended
                      15                                 Extended status register                                 Extended
                      16                                 PHY identification register 3                            NXP specific
                      17                                 Extended control register                                NXP specific
                      18                                 Configuration register 1                                 NXP specific
                      19                                 Configuration register 2                                 NXP specific
                      20                                 Symbol error counter register                            NXP specific
                      21                                 Interrupt source register                                NXP specific
                      22                                 Interrupt enable register                                NXP specific
                      23                                 Communication status register                            NXP specific
                      24                                 General status register                                  NXP specific
                      25                                 External status register                                 NXP specific
                      26                                 Link-fail counter register                               NXP specific
TJA1100                                All information provided in this document is subject to legal disclaimers.    ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                       Rev. 3 ‚Äî 23 May 2017                                                                               20 of 55


NXP Semiconductors                                                                                                                    TJA1100
                                                                                                    100BASE-T1 PHY for Automotive Ethernet
                        Table 12.   Register notation
                        Notation                                                                       Description
                        R/W                                                                            Read/write
                        R                                                                              Read only
                        LH                                                                             Latched HIGH
                        LL                                                                             Latched LOW
                        SC                                                                             Self-clearing
                        CR                                                                             Cleared on reset
Table 13.   Basic control register (Register 0)
 Bit    Symbol                      Access          Value                 Description
 15     RESET                       R/W                                   software reset control:
                                    SC              0[1]                     normal operation
                                                    1                        PHY reset
 14     LOOPBACK                    R/W                                   loopback control:
                                                    0[1]                     normal operation
                                                    1                        loopback mode
 13     SPEED_SELECT (LSB)          R/W             [2]                   speed select (LSB):
                                                    0                        10 Mbit/s if SPEED_SELECT (MSB) = 0
                                                                             1000 Mbit/s if SPEED_SELECT (MSB) = 1
                                                    1[1]                     100 Mbit/s if SPEED_SELECT (MSB) = 0
                                                                             reserved if SPEED_SELECT (MSB) = 1
 12     AUTONEG_EN                  R/W             0[1]                  Auto negotiation not supported; always 0; a write access is
                                    SC                                    ignored.
 11     POWER_DOWN                  R/W                                   Standby power down enable:
                                                    0[1]                     normal operation (clearing this bit automatically triggers a
                                                                             transition to Normal mode; control bits POWER_MODE must
                                                                             be set to 0011 to select Normal mode, see Table 19)
                                                    1                        power down and switch to Standby mode (provided
                                                                             ISOLATE = 0; ignored if ISOLATE = 1 and CONTROL_ERR
                                                                             interrupt generated)
 10     ISOLATE                     R/W                                   PHY isolation:
                                                    0[1]                     normal operation
                                                    1                        isolate PHY from MII/RMII (provided POWER_DOWN = 0;
                                                                             ignored if POWER_DOWN = 1 and CONTROL_ERR interrupt
                                                                             generated)
 9      RE_AUTONEG                  R/W             0[1]                  Auto negotiation not supported; always 0; a write access is
                                    SC                                    ignored.
 8      DUPLEX_MODE                 R/W             1[1]                  only full duplex supported; always 1; a write access is ignored.
 7      COLLISION_TEST              R/W             0[1]                  COL signal test not supported; always 0; a write access is
                                                                          ignored.
 6      SPEED_SELECT (MSB)          R/W             [2]                   speed select (MSB):
                                                    0[1]                     10 Mbit/s if SPEED_SELECT (LSB) = 0
                                                                             100 Mbit/s if SPEED_SELECT (LSB) = 1
                                                    1                        1000 Mbit/s if SPEED_SELECT (LSB) = 0
                                                                             reserved if SPEED_SELECT (LSB) = 1
TJA1100                                  All information provided in this document is subject to legal disclaimers.     ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                         Rev. 3 ‚Äî 23 May 2017                                                                                21 of 55


NXP Semiconductors                                                                                                                        TJA1100
                                                                                                            100BASE-T1 PHY for Automotive Ethernet
Table 13.      Basic control register (Register 0) ‚Ä¶continued
 Bit      Symbol                          Access            Value                 Description
 5        UNIDIRECT_EN                    R/W                                     unidirectional enable when bit 12 = 0 and bit 8 = 1:
                                                            0[1]                     enable transmit from MII only when the PHY has determined
                                                                                     that a valid link has been established
                                                            1                        enable transmit from MII regardless of whether the PHY has
                                                                                     determined that a valid link has been established
 4:0      reserved                        R/W               00000[1]              always write 00000; ignore on read
[1]   Default value.
[2]   Speed Select: 00: 10 Mbit/s; 01: 100 Mbit/s; 10: 1000 Mbit/s; 11: reserved; a write access value other than 01 is ignored.
TJA1100                                          All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                                 Rev. 3 ‚Äî 23 May 2017                                                                            22 of 55


NXP Semiconductors                                                                                                                         TJA1100
                                                                                                             100BASE-T1 PHY for Automotive Ethernet
Table 14.      Basic status register (Register 1)
 Bit     Symbol                                        Access              Value          Description
 15      100BASE-T4                                    R                   0[1]           PHY not able to perform 100BASE-T4
                                                                           1              PHY able to perform 100BASE-T4
 14      100BASE-X_FD                                  R                   0[1]           PHY not able to perform 100BASE-X full duplex
                                                                           1              PHY able to perform 100BASE-X full duplex
 13      100BASE-X_HD                                  R                   0[1]           PHY not able to perform 100BASE-X half duplex
                                                                           1              PHY able to perform 100BASE-X half duplex
 12      10Mbps_FD                                     R                   0[1]           PHY not able to perform 10 Mbit/s full duplex
                                                                           1              PHY able to perform 10 Mbit/s full duplex
 11      10Mbps_HD                                     R                   0[1]           PHY not able to perform 10 Mbit/s half duplex
                                                                           1              PHY able to perform 10 Mbit/s half duplex
 10      100BASE-T2_FD                                 R                   0[1]           PHY not able to perform 100BASE-T2 full duplex
                                                                           1              PHY able to perform 100BASE-T2 full duplex
 9       100BASE-T2_HD                                 R                   0[1]           PHY not able to perform 100BASE-T2 half duplex
                                                                           1              PHY able to perform 100BASE-T2 half duplex
 8       EXTENDED_STATUS                               R                   0              no extended status information in register 15h
                                                                           1[1]           extended status information in register 15h
 7       UNIDIRECT_ ABILITY                            R                   0              PHY able to transmit from MII only when the PHY has
                                                                                          determined that a valid link has been established
                                                                           1[1]           PHY able to transmit from MII regardless of whether the
                                                                                          PHY has determined that a valid link has been established
 6       MF_PREAMBLE_SUPPRESSION                       R                   0              PHY will not accept management frames with preamble
                                                                                          suppressed
                                                                           1[1]           PHY will accept management frames with preamble
                                                                                          suppressed
 5       AUTONEG_COMPLETE                              R                   0              Autonegotiation process not completed
                                                                           1[1]           Autonegotiation process completed
 4       REMOTE_FAULT                                  R                   0[1][2]        no remote fault condition detected
                                                       LH                  1              remote fault condition detected
 3       AUTONEG_ABILITY                               R                   0[1]           PHY not able to perform Autonegotiation
                                                                           1              PHY able to perform Autonegotiation
 2       LINK_STATUS                                   R                   0[1][2]        link is down
                                                       LL                  1              link is up
 1       JABBER_DETECT                                 R                   0[1][2]        no jabber condition detected
                                                       LH                  1              jabber condition detected
 0       EXTENDED_CAPABILITY                           R                   0              basic register set capabilities only
                                                                           1[1]           extended register capabilities
[1]   Default value.
[2]   Reset to default value when link control is disabled (LINK_CONTROL = 0).
TJA1100                                           All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                                  Rev. 3 ‚Äî 23 May 2017                                                                            23 of 55


NXP Semiconductors                                                                                                                        TJA1100
                                                                                                            100BASE-T1 PHY for Automotive Ethernet
Table 15.      PHY identification register 1 (Register 2)
 Bit       Symbol                  Access             Value                    Description
 15:0      PHY_ID                  R                  0180h[1]                 bits 3 to 18 of the Organizationally Unique IDentifier (OUI)[2]
[1]   Default value.
[2]   OUI = 00.60.37h (note that bits 1 and 2 of OUI are always 0).
Table 16.      PHY identification register 2 (Register 3)
 Bit       Symbol                    Access              Value                         Description
 15:10     PHY_ID                    R                   110111[1]                     bits 19 to 24 of the OUI[2]
 9:4       TYPE_NO                   R                   000100[1]                     six-bit manufacturer‚Äôs type number
 3:0       REVISION_NO               R                   0001[1]                       four-bit manufacturer‚Äôs revision number
[1]   Default value.
[2]   OUI = 00.60.37h (note that bits 1 and 2 of OUI are always 0).
Table 17.      Extended status register (Register 15)
 Bit    Symbol                            Access Value                                Description
 15     1000BASE-X_FD                     R                0[1]                       PHY not able to perform 1000BASE-X full duplex
                                                           1                          PHY able to perform 1000BASE-X full duplex
 14     1000BASE-X_HD                     R                0[1]                       PHY not able to perform 1000BASE-X half duplex
                                                           1                          PHY able to perform 1000BASE-X half duplex
 13     1000BASE-T_FD                     R                0[1]                       PHY not able to perform 1000BASE-T full duplex
                                                           1                          PHY able to perform 1000BASE-T full duplex
 12     1000BASE-T_HD                     R                0[1]                       PHY not able to perform 1000BASE-T half duplex
                                                           1                          PHY able to perform 1000BASE-T half duplex
 11:8 reserved                            R                -
 7      100BASE-T1                        R                0                          PHY not able to 1-pair 100BASE-T1 100 Mbit/s
                                                           1[1]                       PHY able to 1-pair 100BASE-T1 100 Mbit/s
 6      1000BASE-T1                       R                0[1]                       PHY not able to perform 1000BASE-T1
                                                           1                          PHY able to perform 1000BASE-T1
 5:0    reserved                          R                -
[1]   Default value.
Table 18.      PHY identification register 3 (Register 16)
 Bit       Symbol                    Access              Value                         Description
 15:8      reserved                  R                   -
 7:0       VERSION_NO                R                   xxh                           8-bit manufacturer's firmware revision number
TJA1100                                          All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                                 Rev. 3 ‚Äî 23 May 2017                                                                            24 of 55


NXP Semiconductors                                                                                                                  TJA1100
                                                                                                   100BASE-T1 PHY for Automotive Ethernet
Table 19.   Extended control register (Register 17)
 Bit      Symbol                 Access               Value                           Description
 15       LINK_CONTROL           R/W                  [1]                             link control enable:
                                                      0                                   link control disabled
                                                      1                                   link control enabled
 14:11    POWER_MODE             R/W                  [2]                             operating mode select:
                                                      0000[3]                             no change
                                                      0011                                Normal mode
                                                      1100                                Standby mode
                                                      1011                                Sleep Request mode
 10       SLAVE_JITTER_TEST      R/W                                                  enable/disable Slave jitter test
                                                      0[3]                                disable Slave jitter test
                                                      1                                   enable Slave jitter test
 9        TRAINING_RESTART       R/W                                                  Autonegotiation process restart:
                                 SC                   0[3]                                halts the training phase
                                                      1                                   forces a restart of the training phase
 8:6      TEST_MODE              R/W                                                  test mode selection:
                                                      000[3]                              no test mode
                                                      001                                 100BASE-T1 test mode 1
                                                      010                                 100BASE-T1 test mode 2
                                                      011                                 test mode 3
                                                      100                                 100BASE-T1 test mode 4
                                                      101                                 100BASE-T1 test mode 5
                                                      110                                 scrambler and descrambler bypassed
                                                      111                                 reserved
 5        CABLE_TEST             R/W                                                  TDR-based cable test:
                                 SC                   0[3]                                stops TDR-based cable test
                                                      1                                   forces TDR-based cable test
 4:3      LOOPBACK_MODE          R/W                                                  loopback mode select:
                                                      00[3]                               internal loopback
                                                      01                                  external loopback
                                                      10                                  external loopback
                                                      11                                  remote loopback
 2        CONFIG_EN              R/W                                                  configuration register access:
                                                      0[3]                                configuration register access disabled
                                                      1                                   configuration register access enabled
 1        CONFIG_INH             R/W                                                  INH configuration:
                                                      0                                   INH switched off in Disable mode
                                                      1[3]                                INH switched on in Disable mode
 0        WAKE_REQUEST[4]        R/W                                                  wake-up request configuration:
                                                      0[3]                                no wake-up signal to be transmitted
                                                      1                                   transmit idle symbols as bus wake-up request
TJA1100                                 All information provided in this document is subject to legal disclaimers.    ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                        Rev. 3 ‚Äî 23 May 2017                                                                               25 of 55


NXP Semiconductors                                                                                                                     TJA1100
                                                                                                         100BASE-T1 PHY for Automotive Ethernet
[1]   Default value is 0 when AUTO_OP = 0; default value is 1 when AUTO_OP = 1.
[2]   Any other value generates a CONTROL_ERR interrupt.
[3]   Default value.
[4]   Link control must be disabled (LINK_CONTROL = 0) before WAKE_REQUEST is set.
Table 20.      Configuration register 1 (Register 18)
 Bit        Symbol                   Access        Value                 Description
 15         MASTER_SLAVE             R/W           [1]                   PHY Master/Slave configuration:
                                                   0                          PHY configured as Slave
                                                   1                          PHY configured as Master
 14         AUTO_OP                  R/W           [1]                   managed/autonomous operation:
                                                   0                          managed operation
                                                   1                          autonomous operation
 13         LINK_LENGTH              R/W           -                     don‚Äôt care (cable length)[2]
 12         reserved                 R/W           -
 11:10      TX_AMPLITUDE             R/W                                 nominal transmit amplitude:
                                                   00                         500 mV
                                                   01                         750 mV
                                                   10[3]                      1000 mV
                                                   11                         1250 mV
 9:8        MII_MODE                 R/W           [1]                   MII mode:
                                                   00                         MII mode enabled
                                                   01                         RMII mode enabled (50 MHz input at REFCLK_IN)
                                                   10                         RMII mode enabled (25 MHz XTAL)
                                                   11                         Reverse MII mode
 7          MII_DRIVER               R/W                                  MII output driver strength:
                                                   0[3]                       standard
                                                   1                          reduced
 6          reserved                 R/W           0                     always write 0; ignore on read
 5:4        LED_MODE                 R/W                                 LED mode:
                                                   00                         link up (LED on when link OK: bit LINK_UP in the
                                                                              Communication Status Register = 1)
                                                   01[3]                      frame reception (LED on when BRreceive = true)
                                                   10                         symbol error[4]
                                                   11                         CRS signal
 3          LED_ENABLE               R/W           [5]                   LED enable:
                                                   0[3]                       LED output disabled; WAKE input enabled
                                                   1                          LED output enabled; WAKE input disabled
 2          CONFIG_WAKE              R/W                                 local wake configuration:
                                                   0[3]                       absolute input threshold
                                                   1                          ratiometric input threshold (VDD(IO))
TJA1100                                       All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                              Rev. 3 ‚Äî 23 May 2017                                                                            26 of 55


NXP Semiconductors                                                                                                                         TJA1100
                                                                                                             100BASE-T1 PHY for Automotive Ethernet
Table 20.      Configuration register 1 (Register 18) ‚Ä¶continued
 Bit       Symbol                    Access            Value                 Description
 1         AUTO_PWD                  R/W                                     autonomous power down:
                                                       0[3]                       autonomous power-down disabled
                                                       1                          autonomous power-down enabled
 0         reserved                  R/W               0                     always write 0; ignore on read
[1]   Default value determined by pin strapping (see Section 6.11).
[2]   Function is obsolete due to improved echo cancelation; default value is 0.
[3]   Default value.
[4]   The active state of the LED output will be lengthened by tw(LED).
[5]   The WAKE input is enabled in Sleep, Sleep Request and Standby modes if LED_ENABLE = 0.
Table 21.      Configuration register 2 (Register 19)
 Bit       Symbol                        Access            Value             Description
 15:11     PHYAD[4:0]                    R                 [1]               PHY address used for the SMI address and for initializing the
                                                                             Cipher scrambler key; PHYAD[1:0] is predetermined by the
                                                                             hardware configuration straps on pins 23 and 24; PHYAD[4:2] set
                                                                             to 001
 10:9      SQI_AVERAGING                 R/W               [2]               Signal Quality Indicator (SQI) averaging:
                                                           00                     SQI averaged 32 symbols
                                                           01[3]                  SQI averaged 64 symbols
                                                           10                     SQI averaged 128 symbols
                                                           11                     SQI averaged 256 symbols
 8:6       SQI_WLIMIT                    R/W                                 SQI warning limit:
                                                           000                    no warning limit
                                                           001[3]                 class A SQI warning limit
                                                           010                    class B SQI warning limit
                                                           011                    class C SQI warning limit
                                                           100                    class D SQI warning limit
                                                           101                    class E SQI warning limit
                                                           110                    class F SQI warning limit
                                                           111                    class G SQI warning limit
 5:3       SQI_FAILLIMIT                 R/W                                  SQI fail limit:
                                                           000[3]                 no fail limit
                                                           001                    class A SQI fail limit
                                                           010                    class B SQI fail limit
                                                           011                    class C SQI fail limit
                                                           100                    class D SQI fail limit
                                                           101                    class E SQI fail limit
                                                           110                    class F SQI fail limit
                                                           111                    class G SQI fail limit
 2         JUMBO_ENABLE                  R/W                                 Jumbo packet support:
                                                           0                      packets up to 4 kB supported
                                                           1[3]                   packets up to 16 kB supported
TJA1100                                           All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                                  Rev. 3 ‚Äî 23 May 2017                                                                            27 of 55


NXP Semiconductors                                                                                                                         TJA1100
                                                                                                             100BASE-T1 PHY for Automotive Ethernet
Table 21.      Configuration register 2 (Register 19) ‚Ä¶continued
 Bit       Symbol                        Access            Value             Description
 1:0       SLEEP_REQUEST_TO R/W                                               sleep request time-out:
                                                           00                     0.4 ms
                                                           01[3]                  1 ms
                                                           10                     4 ms
                                                           11                     16 ms
[1]   Default value determined by pin strapping.
[2]   The SQI is derived from the actual internal slicer margin and includes filtering. Averaging the SQI value itself does not, therefore, have
      any added value.
[3]   Default value.
Table 22.      Symbol error counter register 2 (Register 20)
 Bit       Symbol                Access         Value                   Description
 15:0      SYM_ERR_CNT R                        0000h[1]                The symbol error counter is incremented when an invalid code
                                                                        symbol is received (including idle symbols). The counter is
                                                                        incremented only once per packet, even when the received packet
                                                                        contains more than one symbol error. This counter increments up to
                                                                        216. When the counter overflows, the value FFFFh is retained. The
                                                                        counter is reset when the register is read.
[1]   Default value. Bits NOT reset to default value when link control is disabled (LINK_CONTROL = 0).
TJA1100                                           All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                                  Rev. 3 ‚Äî 23 May 2017                                                                            28 of 55


NXP Semiconductors                                                                                                                     TJA1100
                                                                                                         100BASE-T1 PHY for Automotive Ethernet
Table 23.      Interrupt status register (Register 21)
 Bit         Symbol                   Access             Value                 Description
 15          PWON                     R                  0[1]                  power-on not detected
                                      LH                 1                     power-on detected
 14          WAKEUP                   R                  0[1]                  no local or remote wake-up detected
                                      LH                 1                     local or remote wake-up detected
 13:12       reserved                 R                  -
 11          PHY_INIT_FAIL            R                  0[1]                  no PHY initialization error detected
                                      LH                 1                     PHY initialization error detected
 10          LINK_STATUS_FAIL         R                  0[1][2]               link status not changed
                                      LH                 1                     link status bit LINK_UP changed from ‚Äòlink OK‚Äô to ‚Äòlink fail‚Äô
 9           LINK_STATUS_UP           R                  0[1][2]               link status not changed
                                      LH                 1                     link status bit LINK_UP changed from ‚Äòlink fail‚Äô to ‚Äòlink OK‚Äô
 8           SYM_ERR                  R                  0[1][2]               no symbol error detected
                                      LH                 1                     symbol error detected
 7           TRAINING_FAILED          R                  0[1]                  no training phase failure detected
                                      LH                 1                     training phase failure detected
 6           SQI_WARNING              R                  0[1][2]               SQI value above warning limit
                                      LH                 1                     SQI value below warning limit and bit LINK_UP set
 5           CONTROL_ERR              R                  0[1]                  no SMI control error detected
                                      LH                 1                     SMI control error detected
 4           reserved                 R                  -
 3           UV_ERR                   R                  0[1]                  no undervoltage detected
                                      LH                 1                     undervoltage detected on VDD(IO), VDDA(1V8), VDDD(1V8) or
                                                                               VDDA(3V3)
 2           UV_RECOVERY              R                  0[1]                  no undervoltage recovery detected
                                      LH                 1                     undervoltage recovery detected
 1           TEMP_ERR                 R                  0[1]                  no overtemperature error detected
                                      LH                 1                     overtemperature error detected
 0           SLEEP_ABORT              R                  0[1]                  no transition from Sleep Request back to Normal when
                                      LH                                       pcs_rx_dv changes from FALSE to TRUE or TXEN goes HIGH
                                                         1                     transition from Sleep Request back to Normal mode when
                                                                               pcs_rx_dv changes from FALSE to TRUE or TXEN goes HIGH
[1]   Default value.
[2]   Interrupts LINK_STATUS_FAIL, LINK_STATUS_UP, SYM_ERR and SQI_WARNING are cleared on entering Sleep Request mode, on
      entering Standby mode due to an undervoltage and when an undervoltage is detected in Standby mode.
TJA1100                                       All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                              Rev. 3 ‚Äî 23 May 2017                                                                            29 of 55


NXP Semiconductors                                                                                                                   TJA1100
                                                                                                       100BASE-T1 PHY for Automotive Ethernet
Table 24.      Interrupt enable register (Register 22)
 Bit      Symbol                          Access                   Value                  Description
 15       PWON_EN                         R/W                      0                      PWON interrupt disabled
                                                                   1[1]                   PWON interrupt enabled
 14       WAKEUP_EN                       R/W                      0[1]                   WAKEUP interrupt disabled
                                                                   1                      WAKEUP interrupt enabled
 13:12 reserved                           R/W                      00[1]                  always write 00; ignore on read
 11       PHY_INIT_FAIL_EN                R/W                      0[1]                   PHY_INIT_FAIL interrupt disabled
                                                                   1                      PHY_INIT_FAIL interrupt enabled
 10       LINK_STATUS_FAIL_EN             R/W                      0[1]                   LINK_STATUS_FAIL interrupt disabled
                                                                   1                      LINK_STATUS_FAIL interrupt enabled
 9        LINK_STATUS_UP_EN               R/W                      0[1]                   LINK_STATUS_UP interrupt disabled
                                                                   1                      LINK_STATUS_UP interrupt enabled
 8        SYM_ERR_EN                      R/W                      0[1]                   SYM_ERR interrupt disabled
                                                                   1                      SYM_ERR interrupt enabled
 7        TRAINING_FAILED_EN              R/W                      0[1]                   TRAINING_FAILED interrupt disabled
                                                                   1                      TRAINING_FAILED interrupt enabled
 6        SQI_WARNING_EN                  R/W                      0[1]                   SQI_WARNING interrupt disabled
                                                                   1                      SQI_WARNING interrupt enabled
 5        CONTROL_ERR_EN                  R/W                      0[1]                   CONTROL_ERR interrupt disabled
                                                                   1                      CONTROL_ERR interrupt enabled
 4        reserved                        R/W                      0[1]                   always write 0; ignore on read
 3        UV_ERR_EN                       R/W                      0[1]                   UV_ERR interrupt disabled
                                                                   1                      UV_ERR interrupt enabled
 2        UV_RECOVERY_EN                  R/W                      0[1]                   UV_RECOVERY interrupt disabled
                                                                   1                      UV_RECOVERY interrupt enabled
 1        TEMP_ERR_EN                     R/W                      0[1]                   TEMP_ERR interrupt disabled
                                                                   1                      TEMP_ERR interrupt enabled
 0        SLEEP_ABORT_EN                  R/W                      0[1]                   SLEEP_ABORT interrupt disabled
                                                                   1                      SLEEP_ABORT interrupt enabled
[1]   Default value.
TJA1100                                     All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                            Rev. 3 ‚Äî 23 May 2017                                                                            30 of 55


NXP Semiconductors                                                                                                                         TJA1100
                                                                                                             100BASE-T1 PHY for Automotive Ethernet
Table 25.      Communication status register (Register 23)
 Bit      Symbol                         Access            Value                       Description
 15       LINK_UP                        R                 0[1][2]                     link failure
                                                           1                           link OK
 14:13    TX_MODE                        R                 00[1][2]                    transmitter disabled
                                                           01                          transmitter in SEND_N mode
                                                           10                          transmitter in SEND_I mode
                                                           11                          transmitter in SEND_Z mode
 12       LOC_RCVR_STATUS                R                 0[1][2]                     local receiver not OK
                                         LL                1                           local receiver OK
 11       REM_RCVR_STATUS                R                 0[1][2]                     remote receiver not OK
                                         LL                1                           remote receiver OK
 10       SCR_LOCKED                     R                 0[1][2]                     descrambler unlocked
                                                           1                           descrambler locked
 9        SSD_ERR                        R                 0[1][2]                     no SSD error detected
                                         LH                1                           SSD error detected
 8        ESD_ERR                        R                 0[1][2]                     no ESD error detected
                                         LH                1                           ESD error detected
 7:5      SQI                            R                 000[1][2]                   worse than class A SQI (unstable link)
                                                           001                         class A SQI (unstable link)
                                                           010                         class B SQI (unstable link)
                                                           011                         class C SQI (good link)
                                                           100                         class D SQI (good link; bit error rate < 1eÔÄ≠10)
                                                           101                         class E SQI (good link)
                                                           110                         class F SQI (very good link)
                                                           111                         class G SQI (very good link)
 4        RECEIVE_ERR                    R                 0[1][2]                     no receive error detected
                                         LH                1                           receive error detected since register last read
 3        TRANSMIT_ERR                   R                 0[1][2]                     no transmit error detected
                                         LH                1                           transmit error detected since register last read
 2:0      PHY_STATE                      R                 000[1]                      PHY Idle
                                                           001                         PHY Initializing
                                                           010                         PHY Configured
                                                           011                         PHY Offline
                                                           100                         PHY Active
                                                           101                         PHY Isolate
                                                           110                         PHY Cable test
                                                           111                         PHY Test mode
[1]   Default value.
[2]   Reset to default value when link control is disabled (LINK_CONTROL = 0).
TJA1100                                           All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                                  Rev. 3 ‚Äî 23 May 2017                                                                            31 of 55


NXP Semiconductors                                                                                                                         TJA1100
                                                                                                             100BASE-T1 PHY for Automotive Ethernet
Table 26.      General status register (Register 24)
 Bit       Symbol                        Access                Value                   Description
 15        INT_STATUS                    R                     0[1]                    all interrupts cleared
                                                               1                       unmasked interrupt pending
 14        PLL_LOCKED                    R                     0[1]                    PLL unstable and not locked
                                         LL                    1                       PLL stable and locked
 13        LOCAL_WU                      R                     0[1]                    no local wake-up detected
                                         LH                    1                       local wake-up detected
 12        REMOTE_WU                     R                     0[1]                    no remote wake-up detected
                                         LH                    1                       remote wake-up detected
 11        DATA_DET_WU                   R                     0[1]                    no 100BASE-T1 data detected at MDI or MII in Sleep
                                         LH                                            Request mode
                                                               1                       100BASE-T1 data detected at MDI (pcs_rx_dv = TRUE; see
                                                                                       Ref. 2) or MII (TXEN = HIGH) in Sleep Request mode
 10        EN_STATUS                     R                     0[1]                    EN HIGH
                                         LH                    1                       EN switched LOW since register last read
 9         RESET_STATUS                  R                     0[1]                    no hardware reset detected
                                                               1                       hardware reset detected since register last read
 8         reserved                      R                     -
 7:3       LINKFAIL_CNT                  R                     00000[2]                number of link fails since register last read.
 2:0       reserved                      R                     -
[1]   Default value.
[2]   Default value; bits NOT reset to default value when link control is disabled (LINK_CONTROL = 0).
Table 27.      External status register (Register 25)
 Bit      Symbol                          Access            Value                   Description
 15       reserved                        R                 -
 14       UV_VDDA_3V3                     R                 0[1]                    no undervoltage detected on pin VDDA(3V3)
                                          LH                1                       undervoltage detected on pin VDDA(3V3)
 13       UV_VDDD_1V8                     R                 0[1]                    no undervoltage detected on pin VDDD(1V8)
                                          LH                1                       undervoltage detected on pin VDDD(1V8)
 12       UV_VDDA_1V8                     R                 0[1]                    no undervoltage detected on pin VDDA(1V8)
                                          LH                1                       undervoltage detected on pin VDDA(1V8)
 11       UV_VDDIO                        R                 0[1]                    no undervoltage detected on pin VDD(IO)
                                          LH                1                       undervoltage detected on pin VDD(IO)
 10       TEMP_HIGH                       R                 0[1]                    temperature below high level
                                          LH                1                       temperature above high level
 9        TEMP_WARN                       R                 0[1]                    temperature below warning level
                                          LH                1                       temperature above warning level
 8        SHORT_DETECT                    R                 0[2]                    no short circuit detected
                                          LH                1                       short circuit detected since register last read
 7        OPEN_DETECT                     R                 0[2]                    no open circuit detected
                                          LH                1                       open circuit detected since register last read
TJA1100                                           All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                                  Rev. 3 ‚Äî 23 May 2017                                                                            32 of 55


NXP Semiconductors                                                                                                                         TJA1100
                                                                                                             100BASE-T1 PHY for Automotive Ethernet
Table 27.      External status register (Register 25) ‚Ä¶continued
 Bit      Symbol                          Access            Value                   Description
 6        POLARITY_DETECT                 R                 0[2]                    no polarity inversion detected at MDI
                                                            1                       polarity inversion detected at MDI
 5        INTERLEAVE_DETECT R                               0[1]                    interleave order of detected ternary symbols: TAn, TBn [2]
                                                            1                       interleave order of detected ternary symbols: TBn, TAn
 4:0      reserved                        R                 -
[1]   Default value.
[2]   Default value; bit NOT reset to default value when link control is disabled (LINK_CONTROL = 0).
Table 28.      Link fail counter register (Register 26)
 Bit       Symbol                                      Access                 Value              Description
 15:8      LOC_RCVR_CNT                                R                      00h[1]             The counter is incremented when local receiver is
                                                                                                 NOT_OK; when the counter overflows, the value FFh is
                                                                                                 retained. The counter is reset when the register is read.
 7:0       REM_RCVR_CNT                                R                      00h[1]             The counter is incremented when remote receiver is
                                                                                                 NOT_OK; when the counter overflows, the value FFh is
                                                                                                 retained. The counter is reset when the register is read.
[1]   Default value; bits NOT reset to default value when link control is disabled (LINK_CONTROL = 0).
TJA1100                                           All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                                  Rev. 3 ‚Äî 23 May 2017                                                                            33 of 55


NXP Semiconductors                                                                                                                               TJA1100
                                                                                                              100BASE-T1 PHY for Automotive Ethernet
7. Limiting values
Table 29. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). All voltages are referenced to GND.
 Symb Parameter                                        Conditions                                                                     Min       Max                          Unit
 ol
 Vx       voltage on pin x                             DC value
                                                           on pin VBAT                                                                ÔÄ≠0.3      +40                          V
                                                           on pin INH                                                                 ÔÄ≠0.3      VBAT + 0.3                   V
                                                           on pins WAKE, LED                                                          ÔÄ≠36       +42                          V
                                                           on pins VDDA(TX), VDDD(3V3), VDD(IO),                                      ÔÄ≠0.3      +4.6                         V
                                                           TRX_P, TRX_M
                                                           on pin VDDA(3V3)
                                                               VBAT < 3.1 V; 9 hours at an equivalent                                 ÔÄ≠0.3      +3.6                         V
                                                               junction temperature of 150 ÔÇ∞C;
                                                               activation energy of 0.78 eV
                                                               VBAT ÔÇ≥ 3.1 V                                                           ÔÄ≠0.3      +4.6                         V
                                                           on pins MDC, MDIO, RST_N, INT_N, EN                                        ÔÄ≠0.3      min(VDD(IO) + V
                                                           and MII digital input and output pins                                                0.3, +4.6)
                                                           on pins VDDA(1V8), VDDD(1V8), XI, XO                                       ÔÄ≠0.3      +2.5                         V
 IEN      current on pin EN                                                                                                           -         250                          ÔÅ≠A
 IRST_N current on pin RST_N                                                                                                          -         250                          ÔÅ≠A
 IINH     current on pin INH                           no time limit                                                                  ÔÄ≠2        -                            mA
 ILED     current on pin LED                           no time limit; LED_ENABLE = 1                                                  -         10                           mA
 Vtrt     transient voltage                            on pins WAKE, VBAT, TRX_P, TRX_M                                          [1]
                                                           pulse 1                                                                    ÔÄ≠100 -                                 V
                                                           pulse 2a                                                                   -         75                           V
                                                           pulse 3a                                                                   ÔÄ≠150 -                                 V
                                                           pulse 3b                                                                   -         100                          V
 VESD     electrostatic discharge voltage              IEC 61000-4-2; 150 pF, 330 ÔÅó
                                                           on pins TRX_P, TRX_M to GND                                        [2][3]  ÔÄ≠6.0      +6.0                         kV
                                                           on pins WAKE, LED to GND                                           [2][4]  ÔÄ≠6.0      +6.0                         kV
                                                           on pin VBAT to GND                                                 [2][5]  ÔÄ≠6.0      +6.0                         kV
                                                       Human Body Model (HBM); 100 pF, 1.5 kÔÅó
                                                           on pins TRX_P, TRX_M to GND                                           [6]  ÔÄ≠6.0      +6.0                         kV
                                                           on pins WAKE, LED to GND                                              [7]  ÔÄ≠6.0      +6.0                         kV
                                                           on pin VBAT to GND                                                    [8]  ÔÄ≠6.0      +6.0                         kV
                                                           on any other pin                                                      [6]  ÔÄ≠2.0      +2.0                         kV
                                                       Charged Device Model (CDM); 1 ÔÅó                                           [9]
                                                           on any pin                                                                 ÔÄ≠500 +500                              V
 Tamb     ambient temperature                                                                                                         ÔÄ≠40       +125                         ÔÇ∞C
 Tstg     storage temperature                                                                                                         ÔÄ≠55       +150                         ÔÇ∞C
[1]   According to ISO7637, class C; verified by an external test house.
[2]   Verified by external test house; test result must be equal to or better than ÔÇ±6 kV.
TJA1100                                            All information provided in this document is subject to legal disclaimers.      ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                                   Rev. 3 ‚Äî 23 May 2017                                                                                 34 of 55


NXP Semiconductors                                                                                                                               TJA1100
                                                                                                          100BASE-T1 PHY for Automotive Ethernet
[3]   Tested with a common mode choke and 100 nF coupling capacitors.
[4]   Tested with 10 nF capacitor to GND and 10 kÔÅó in series between the capacitor and the WAKE/LED pin.
[5]   Tested with 100 nF from VBAT to GND.
[6]   According to AEC-Q100-002.
[7]   According to AEC-Q100-002 with 10 nF capacitor to GND and 10 kÔÅó in series between the capacitor and the WAKE/LED pin.
[8]   According to AEC-Q100-002 with 100 nF from VBAT to GND.
[9]   According to AEC-Q100-011.
8. Thermal characteristics
Table 30.     Thermal characteristics
 Symbol             Parameter                                                                                       Conditions             Typ                  Unit
 Rth(j-a)           thermal resistance from junction to ambient                                              [1]    in free air            31                   K/W
 Rth(j-c)           thermal resistance from junction to case                                                        in free air            8                    K/W
[1]   TJA1100 mounted on a JEDEC 2s2p board with 25 vias between layer 1 and layer 2; via diameter: 0.5 mm, wall thickness: 18 ÔÅ≠m.
9. Static characteristics
Table 31. Static characteristics
Tvj = ÔÄ≠40 ÔÇ∞C to +150 ÔÇ∞C; VDD(IO) = 2.9 V to 3.5 V; VBAT = 2.8 V to 40 V; VDDA(3V3) = VDDA(TX) = VDDD(3V3) = 2.9 V to 3.5 V; all
voltages are defined with respect to ground unless otherwise specified; positive currents flow into the IC.
 Symbol             Parameter                                     Conditions                                                    Min         Typ          Max              Unit
 Supply
 VBAT               battery supply voltage                        operating range                                               3.1         -            36               V
 IBAT               battery supply current                        all modes except Sleep;                                       -           -            1.5              mA
                                                                  VBAT < 36 V; IINH = 0 ÔÅ≠A
                                                                  Sleep mode; Tvj ÔÇ£ 85 ÔÇ∞C;                                      -           30           70               ÔÅ≠A
                                                                  7.4 V < VBAT < 30 V
                                                                  VBAT < 40 V; IINH = 0 ÔÅ≠A                                      -           -            5                mA
 Vuvd(VBAT)         undervoltage detection voltage on                                                                           2.8         -            -                V
                    pin VBAT
 Vuvr(VBAT)         undervoltage recovery voltage on                                                                            -           -            3.1              V
                    pin VBAT
 Vuvhys(VBAT)       undervoltage hysteresis voltage                                                                             15          100          -                mV
                    on pin VBAT
 VDDA(3V3)          analog supply voltage (3.3 V)                 operating range                                               3.1         3.3          3.5              V
 IDDA(3V3)          analog supply current (3.3 V)                 Normal/Sleep Request modes                                    -           21           27               mA
                                                                  Standby mode                                                  -           110          250              ÔÅ≠A
                                                                  Disable/Reset modes                                           -           4            20               ÔÅ≠A
 VDDA(TX)           transmitter analog supply voltage             operating range                                               3.1         3.3          3.5              V
 IDDA(TX)           transmitter analog supply current             Normal/Sleep Request modes;                                   -           60           75               mA
                                                                  amplitude transmitter = 1 V
                                                                  Standby/Disable/Reset modes                                   -           0            50               ÔÅ≠A
 VDDD(3V3)          digital supply voltage (3.3 V)                operating range                                               3.1         3.3          3.5              V
TJA1100                                        All information provided in this document is subject to legal disclaimers.          ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                               Rev. 3 ‚Äî 23 May 2017                                                                                     35 of 55


NXP Semiconductors                                                                                                                           TJA1100
                                                                                                        100BASE-T1 PHY for Automotive Ethernet
Table 31. Static characteristics ‚Ä¶continued
Tvj = ÔÄ≠40 ÔÇ∞C to +150 ÔÇ∞C; VDD(IO) = 2.9 V to 3.5 V; VBAT = 2.8 V to 40 V; VDDA(3V3) = VDDA(TX) = VDDD(3V3) = 2.9 V to 3.5 V; all
voltages are defined with respect to ground unless otherwise specified; positive currents flow into the IC.
 Symbol          Parameter                                      Conditions                                                  Min         Typ          Max              Unit
 IDDD(3V3)       digital supply current (3.3 V)                 Normal/Sleep Request modes                                  -           47           56               mA
                                                                Standby mode; Tvj = 25 ÔÇ∞C;                                  -           150          700              ÔÅ≠A
                                                                Standby mode; Tvj = 125 ÔÇ∞C;                                 -           0.4          6                mA
                                                                Disable/Reset modes                                         -           0            10               ÔÅ≠A
 Vuvd(VDDA3V3)   undervoltage detection voltage on                                                                          2.9         -            -                V
                 pin VDDA(3V3)
 Vuvr(VDDA3V3)   undervoltage recovery voltage on                                                                           -           -            3.1              V
                 pin VDDA(3V3)
 Vuvhys(VDDA3V3) undervoltage hysteresis voltage                                                                            50          80           -                mV
                 on pin VDDA(3V3)
 VDD(IO)         input/output supply voltage                    operating range                                             3.1         3.3          3.5              V
 IDD(IO)         input/output supply current                    Normal/Sleep Request modes;                             [1] -           -            9                mA
                                                                Cload on MII pins = 15 pF
                                                                Standby/Disable modes;                                      -           -            20               ÔÅ≠A
                                                                no currents in pull-up resistors on
                                                                digital inputs
                                                                Reset mode; no currents in                              [1] -           35           70               ÔÅ≠A
                                                                pull-up resistors on digital inputs
 Vuvd(VDDIO)     undervoltage detection voltage on                                                                          2.9         -            -                V
                 pin VDD(IO)
 Vuvr(VDDIO)     undervoltage recovery voltage on                                                                           -           -            3.1              V
                 pin VDD(IO)
 Vuvhys(VDDIO)   undervoltage hysteresis voltage                                                                            50          80           -                mV
                 on pin VDD(IO)
 P               power dissipation                              Normal/Sleep Request modes                                  -           455          640              mW
 SMI interface: pins MDC and MDIO
 VIH             HIGH-level input voltage                                                                                   2           -            -                V
 VIL             LOW-level input voltage                                                                                    -           -            0.8              V
 Ci              input capacitance                              pin MDC                                                 [1] -           -            8                pF
                                                                pin MDIO                                                [1] -           -            10               pF
 VOH             HIGH-level output voltage                      pin MDIO; IOH = ÔÄ≠4 mA                                       VDD(IO)     -            -                V
                                                                                                                            ÔÄ≠ 0.4
 VOL             LOW-level output voltage                       pin MDIO; IOL = 4 mA                                        -           -            0.4              V
 IIH             HIGH-level input current                       VIH = VDD(IO)                                               -           -            20               ÔÅ≠A
 IIL             LOW-level input current                        pin MDC; VIL = 0 V                                          ÔÄ≠20         -            -                ÔÅ≠A
                                                                pin MDIO; 0 V ÔÇ£ Vi ÔÇ£ VDD(IO)                                ÔÄ≠3800       -            ÔÄ≠20              ÔÅ≠A
 Rpd             pull-down resistance                           on pin MDC                                                  262.5       500          -                kÔÅó
 Rpu             pull-up resistance                             on pin MDIO                                                 70          100          130              kÔÅó
 (R)MII interface: pins TXER, TXEN, TXDx, TXC, RXDx, RXDV, RXER, RXC
 VIH             HIGH-level input voltage                                                                                   2           -            -                V
 VIL             LOW-level input voltage                                                                                    -           -            0.8              V
 Ci              input capacitance                                                                                      [1] -           -            8                pF
TJA1100                                      All information provided in this document is subject to legal disclaimers.        ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                             Rev. 3 ‚Äî 23 May 2017                                                                                   36 of 55


NXP Semiconductors                                                                                                                          TJA1100
                                                                                                       100BASE-T1 PHY for Automotive Ethernet
Table 31. Static characteristics ‚Ä¶continued
Tvj = ÔÄ≠40 ÔÇ∞C to +150 ÔÇ∞C; VDD(IO) = 2.9 V to 3.5 V; VBAT = 2.8 V to 40 V; VDDA(3V3) = VDDA(TX) = VDDD(3V3) = 2.9 V to 3.5 V; all
voltages are defined with respect to ground unless otherwise specified; positive currents flow into the IC.
 Symbol          Parameter                                     Conditions                                                  Min         Typ          Max              Unit
 VOH             HIGH-level output voltage                     IOH = ÔÄ≠4 mA                                                 VDD(IO)     -            -                V
                                                                                                                           ÔÄ≠ 0.4
 VOL             LOW-level output voltage                      IOL = 4 mA                                                  -           -            0.4              V
 IIH             HIGH-level input current                      VIH = VDD(IO)                                               -           -            200              ÔÅ≠A
 IIL             LOW-level input current                       VIL = 0 V                                                   ÔÄ≠20         -            -                ÔÅ≠A
 Rpd             pull-down resistance                          on pins TXER, TXEN, TXDx                                    70          100          130              kÔÅó
                                                               on pin TXC; reverse MII mode                                70          100          130              kÔÅó
 pins RST_N, EN
 VIH             HIGH-level input voltage                                                                                  2           -            -                V
 VIL             LOW-level input voltage                                                                                   -           -            0.8              V
 Vhys(i)         input hysteresis voltage                                                                                  0.36        0.5          -                V
 Ci              input capacitance                                                                                     [1] -           -            8                pF
 IIH             HIGH-level input current                      at pin RST_N; VIH = VDD(IO)                                 -           -            20               ÔÅ≠A
 IIL             LOW-level input current                       at pin EN; VIL = 0 V                                        ÔÄ≠20         -            -                ÔÅ≠A
 Rpd             pull-down resistance                          on pin EN                                                   70          100          130              kÔÅó
 Rpu             pull-up resistance                            on pin RST_N                                                70          100          130              kÔÅó
 pin TXCLK
 VOH             HIGH-level output voltage                     TEST_MODE = 001, 010, 011 or                                VDD(IO)     -            -                V
                                                               100 or SLAVE_JITTER_TEST =                                  ÔÄ≠ 0.4
                                                               1 (see Table 19); IOH = ÔÄ≠4 mA
 VOL             LOW-level output voltage                      TEST_MODE = 001, 010, 011 or                                -           -            0.4              V
                                                               100 or SLAVE_JITTER_TEST =
                                                               1 (see Table 19); IOL = 4 mA
 pins RXD[3:0], RXER and RXDV during pin strapping
 VIH             HIGH-level input voltage                                                                                  2           -            -                V
 VIL             LOW-level input voltage                                                                                   -           -            0.8              V
 pin WAKE (LED_ENABLE = 0)
 VIH             HIGH-level input voltage                      CONFIG_WAKE = 0 (see                                        2.8         -            4.1              V
                                                               Table 20)
                                                               CONFIG_WAKE = 1                                             0.44 ÔÇ¥      -            0.64 ÔÇ¥ V
                                                                                                                           VDD(IO)                  VDD(IO)
 VIL             LOW-level input voltage                       CONFIG_WAKE = 0                                             2.4         -            3.75             V
                                                               CONFIG_WAKE = 1                                             0.38 ÔÇ¥      -            0.55 ÔÇ¥ V
                                                                                                                           VDD(IO)                  VDD(IO)
 Vhys(i)         input hysteresis voltage                      CONFIG_WAKE = 0                                             0.25        -            0.8              V
                                                               CONFIG_WAKE = 1                                             0.025 ÔÇ¥ -                0.2 ÔÇ¥            V
                                                                                                                           VDD(IO)                  VDD(IO)
 Ii              input current                                 LED driver off                                              ÔÄ≠5          -            +5               ÔÅ≠A
 pin LED (LED_ENABLE = 1)
 VOL             LOW-level output voltage                      LED driver on; ILED = 0.8 mA                                -           -            1.4              V
                                                               LED driver on; ILED = 3 mA                                  -           -            2                V
 IO(sc)          short-circuit output current                  VLED = 40 V                                                                          20               mA
TJA1100                                     All information provided in this document is subject to legal disclaimers.        ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                            Rev. 3 ‚Äî 23 May 2017                                                                                   37 of 55


NXP Semiconductors                                                                                                                          TJA1100
                                                                                                       100BASE-T1 PHY for Automotive Ethernet
Table 31. Static characteristics ‚Ä¶continued
Tvj = ÔÄ≠40 ÔÇ∞C to +150 ÔÇ∞C; VDD(IO) = 2.9 V to 3.5 V; VBAT = 2.8 V to 40 V; VDDA(3V3) = VDDA(TX) = VDDD(3V3) = 2.9 V to 3.5 V; all
voltages are defined with respect to ground unless otherwise specified; positive currents flow into the IC.
 Symbol          Parameter                                     Conditions                                                  Min         Typ          Max              Unit
 pin INT_N
 VOL             LOW-level output voltage                      IOL = 2 mA                                                  -           -            0.4              V
 pin INH
 VOH             HIGH-level output voltage                     all modes except Sleep,                                     VBAT ÔÄ≠      -            VBAT             V
                                                               Power-off; IINH = ÔÄ≠1 mA                                     1
 IOL             LOW-level output current                      all modes except Sleep,                                     ÔÄ≠15         ÔÄ≠7           ÔÄ≠2               mA
                                                               Power-off; VINH = 0 V
 IL              leakage current                               Sleep, Power-off modes                                      ÔÄ≠5          -            +5               ÔÅ≠A
 pins XI, Xo
 Ci              input capacitance                             pin XI                                                  [1] -           3.5          -                pF
                                                               pin XO                                                  [1] -           2            -                pF
 gm(DC)          DC transconductance                           Normal, Sleep Request modes;                                13.3        25           47               mA/V
                                                               MII_MODE = 00, 01 or 11
 Transmitter test results
 Vdroop/VM       droop voltage to peak voltage ratio 100BASE-T1 test mode 1; with                                      [1] ÔÄ≠45         -            +45              %
                                                               respect to initial peak value
 Vdist(M)        peak distortion voltage                       100BASE-T1 test mode 4                                  [1] -           -            15               mV
 PSDM            power spectral density mask                   100BASE-T1 test mode 5
                                                                   f = 1 MHz                                           [1] ÔÄ≠30.9       -            ÔÄ≠23.3            dBm
                                                                   f = 20 MHz                                          [1] ÔÄ≠35.8       -            ÔÄ≠24.8            dBm
                                                                   f = 40 MHz                                          [1] ÔÄ≠49.2       -            ÔÄ≠28.5            dBm
                                                                   f = 57 MHz to 200 MHz                               [1] -           -            ÔÄ≠36.5            dBm
 Transmitter output amplitude
 VoM(TX)         transmitter peak output voltage               TX_AMPLITUDE = 00 (see                                      -           500          -                mV
                                                               Table 20); RL(dif) = 100 ÔÅó
                                                               TX_AMPLITUDE = 01;                                          -           750          -                mV
                                                               RL(dif) = 100 ÔÅó
                                                               TX_AMPLITUDE = 10;                                          -           1000         -                mV
                                                               RL(dif) = 100 ÔÅó
                                                               TX_AMPLITUDE = 11;                                          -           1250         -                mV
                                                               RL(dif) = 100 ÔÅó
 Rterm(TRX_P)    termination resistance on pin                 Normal, Sleep Request modes                                 47.5        50           52.5             ÔÅó
                 TRX_P                                         Standby, Sleep, Disable modes                           [1] 30          67           85               ÔÅó
 Rterm(TRX_M)    termination resistance on pin                 Normal, Sleep Request modes                                 47.5        50           52.5             ÔÅó
                 TRX_M                                         Standby, Sleep, Disable modes                           [1] 30          67           85               ÔÅó
 Temperature protection
 Tj(sd)          shutdown junction temperature                                                                             180         -            200              ÔÇ∞C
 Tj(sd)rel       release shutdown junction                                                                                 147         -            167              ÔÇ∞C
                 temperature
TJA1100                                     All information provided in this document is subject to legal disclaimers.        ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                            Rev. 3 ‚Äî 23 May 2017                                                                                   38 of 55


NXP Semiconductors                                                                                                                       TJA1100
                                                                                                       100BASE-T1 PHY for Automotive Ethernet
Table 31. Static characteristics ‚Ä¶continued
Tvj = ÔÄ≠40 ÔÇ∞C to +150 ÔÇ∞C; VDD(IO) = 2.9 V to 3.5 V; VBAT = 2.8 V to 40 V; VDDA(3V3) = VDDA(TX) = VDDD(3V3) = 2.9 V to 3.5 V; all
voltages are defined with respect to ground unless otherwise specified; positive currents flow into the IC.
 Symbol           Parameter                                    Conditions                                              Min          Typ          Max              Unit
 Tj(warn)         warning junction temperature                                                                         155          -            175              ÔÇ∞C
 Tj(warn)rel      release warning junction                                                                             147          -            167              ÔÇ∞C
                  temperature
 Tj(warn)hys      warning junction temperature                                                                         2            8            -                ÔÇ∞C
                  hysteresis
[1]   Guaranteed by design.
10. Dynamic characteristics
Table 32. Dynamic characteristics
Tvj = ÔÄ≠40 ÔÇ∞C to +150 ÔÇ∞C; VDD(IO) = 2.9 V to 3.5 V; VBAT = 2.8 V to 40 V; VDDA(3V3) = VDDA(TX) = VDDD(3V3) = 2.9 V to 3.5 V; all
voltages are defined with respect to ground unless otherwise specified; positive currents flow into the IC.
 Symbol              Parameter                            Conditions                                                     Min          Typ          Max            Unit
 MII transmit  timing[1]; see Figure 12
 Tclk(TXC)           TXC clock period                                                                                    -            40           -              ns
 ÔÅ§TXC                TXC duty cycle                                                                                      35           -            65             %
 tWH(TXC)            TXC pulse width HIGH                                                                                14           20           -              ns
 tWL(TXC)            TXC pulse width LOW                                                                                 14           20           -              ns
 tsu(TXD)            TXD set-up time                      to rising edge on TXC                                          10           -            -              ns
 tsu(TXEN)           TXEN set-up time                     to rising edge on TXC                                          10           -            -              ns
 tsu(TXER)           TXER set-up time                     to rising edge on TXC; transmit coding                         10           -            -              ns
                                                          error
 th(TXD)             TXD hold time                        from rising edge on TXC                                        0            -            -              ns
 th(TXEN)            TXEN hold time                       from rising edge on TXC                                        0            -            -              ns
 th(TXER)            TXER hold time                       from rising edge on TXC; transmit                              0            -            -              ns
                                                          coding error
 MII receive timing[1]; Figure 13
 Tclk(RXC)           RXC clock period                                                                                    -            40           -              ns
 ÔÅ§RXC                RXC duty cycle                                                                                      35           -            65             %
 tWH(RXC)            RXC pulse width HIGH                                                                                14           20           -              ns
 tWL(RXC)            RXC pulse width LOW                                                                                 14           20           -              ns
 td(RXC-RXD)         delay time from RXC to RXD from rising edge on RXC                                                  15           -            25             ns
 td(RXC-RXDV)        delay time from RXC to               from rising edge on RXC                                        15           -            25             ns
                     RXDV
 td(RXC-RXER)        delay time from RXC to               from rising edge on RXC                                        15           -            25             ns
                     RXER
 RMII transmit and receive timing[1]; see Figure 14 and Figure 15
 Tclk(REF_CLK)       REF_CLK clock period                                                                                -            20           -              ns
 ÔÅ§REF_CLK            REF_CLK duty cycle                                                                                  35           -            65             %
 tWH(REF_CLK)        REF_CLK pulse width HIGH                                                                            7            10           -              ns
 tWL(REF_CLK)        REF_CLK pulse width LOW                                                                             7            10           -              ns
TJA1100                                     All information provided in this document is subject to legal disclaimers.     ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                            Rev. 3 ‚Äî 23 May 2017                                                                                39 of 55


NXP Semiconductors                                                                                                                    TJA1100
                                                                                                       100BASE-T1 PHY for Automotive Ethernet
Table 32. Dynamic characteristics ‚Ä¶continued
Tvj = ÔÄ≠40 ÔÇ∞C to +150 ÔÇ∞C; VDD(IO) = 2.9 V to 3.5 V; VBAT = 2.8 V to 40 V; VDDA(3V3) = VDDA(TX) = VDDD(3V3) = 2.9 V to 3.5 V; all
voltages are defined with respect to ground unless otherwise specified; positive currents flow into the IC.
 Symbol             Parameter                             Conditions                                                   Min         Typ          Max            Unit
 tsu(TXD)           TXD set-up time                       to rising edge on REF_CLK                                    4           -            -              ns
 tsu(TXEN)          TXEN set-up time                      to rising edge on REF_CLK                                    4           -            -              ns
 th(TXD)            TXD hold time                         from rising edge on REF_CLK                                  2           -            -              ns
 th(TXEN)           TXEN hold time                        from rising edge on REF_CLK                                  2           -            -              ns
 td(REF_CLK-RXD)    delay time from REF_CLK to from rising edge on REF_CLK                                             4           -            13             ns
                    RXD
 td(REF_CLK-RXER)   delay time from REF_CLK to from rising edge on REF_CLK                                             4           -            13             ns
                    RXER
 td(REF_CLK-CRSDV) delay time from REF_CLK to from rising edge on REF_CLK                                              4           -            13             ns
                    CRSDV
 (R)MII interface timing[1]
 tf                 fall time                             from 2 V to 0.8 V
                                                              MII output pins; CL = 15 pF;                             1.3         -            5              ns
                                                              MII mode; MII_DRIVER = 0;
                                                              MII output pins; reduced EMC;                            2           -            7.7            ns
                                                              MII mode; MII_DRIVER = 1;
                                                              CL = 7.5 pF
                                                              RMII output pins; CL = 15 pF;                            0.7         -            2.5            ns
                                                              RMII mode; MII_DRIVER = 0
                                                              RMII output pins; reduced EMC;                           0.9         -            3.4            ns
                                                              RMII mode; MII_DRIVER = 1;
                                                              CL = 7.5 pF
 tr                 rise time                             from 0.8 V to 2 V
                                                              MII output pins; CL = 15 pF;                             1.3         -            5              ns
                                                              MII mode; MII_DRIVER = 0
                                                              MII output pins; reduced EMC;                            2           -            7.7            ns
                                                              MII mode; MII_DRIVER = 1;
                                                              CL = 7.5 pF
                                                              RMII output pins; CL = 15 pF;                            0.7         -            2.5            ns
                                                              RMII mode; MII_DRIVER = 0
                                                              RMII output pins; reduced EMC;                           0.9         -            3.4            ns
                                                              RMII mode; MII_DRIVER = 1;
                                                              CL = 7.5 pF
 TXCLK timing[1]
 tf                 fall time                             from 2 V to 0.8 V;                                           0.7         -            2.5            ns
                                                          TEST_MODE = 001, 010, 011 or 100
                                                          or SLAVE_JITTER_TEST = 1 (see
                                                          Table 19); CL = 15 pF
 tr                 rise time                             from 0.8 V to 2 V;                                           0.7         -            2.5            ns
                                                          TEST_MODE = 001, 010, 011 or 100
                                                          or SLAVE_JITTER_TEST = 1 (see
                                                          Table 19); CL = 15 pF
 SMI timing[1]; see Figure 16
 Tclk(MDC)          MDC clock period                                                                                   400         -            -              ns
 tWH(MDC)           MDC pulse width HIGH                                                                               160         -            -              ns
TJA1100                                     All information provided in this document is subject to legal disclaimers.  ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                            Rev. 3 ‚Äî 23 May 2017                                                                             40 of 55


NXP Semiconductors                                                                                                                           TJA1100
                                                                                                         100BASE-T1 PHY for Automotive Ethernet
Table 32. Dynamic characteristics ‚Ä¶continued
Tvj = ÔÄ≠40 ÔÇ∞C to +150 ÔÇ∞C; VDD(IO) = 2.9 V to 3.5 V; VBAT = 2.8 V to 40 V; VDDA(3V3) = VDDA(TX) = VDDD(3V3) = 2.9 V to 3.5 V; all
voltages are defined with respect to ground unless otherwise specified; positive currents flow into the IC.
 Symbol               Parameter                             Conditions                                                       Min          Typ          Max            Unit
 tWL(MDC)             MDC pulse width LOW                                                                                    160          -            -              ns
 tsu(MDIO)            MDIO set-up time                      to rising edge on MDC                                            10           -            -              ns
 th(MDIO)             MDIO hold time                        from rising edge on MDC                                          10           -            -              ns
 td(MDC-MDIO)         delay time from MDC to                from rising edge on MDC; read from                               0            -            300            ns
                      MDIO                                  PHY
 WAKE timing; pin WAKE
 tdet(wake)           wake-up detection time                                                                                 10           -            40             ÔÅ≠s
 tto(PCS-RX)  [2]     PCS-RX time-out time                  Normal and Sleep Request modes
                                                                JUMBO_ENABLE = 0                                             -            1.1          -              ms
                                                                JUMBO_ENABLE = 1                                             -            2.2          -              ms
 Cable test timing
 tto(cbl_tst)         cable test time-out time              Normal mode; CABLE_TEST = 1                                      -            100          -              ÔÅ≠s
 LED    timing[1]; pin LED
 ton(LED)             turn-on time on pin LED               RL = 1 kÔÅó; CL = 100 pF                                           -            -            10             ÔÅ≠s
 toff(LED)            turn-off time on pin LED              RL = 1 kÔÅó; CL = 100 pF                                           -            -            10             ÔÅ≠s
 tw(LED)              LED pulse width                       RL = 1 kÔÅó; CL = 100 pF;                                          4            5            10             ms
                                                            LED_MODE = 10
 INH timing[1]; pin INH
 ton(INH)             turn-on time on pin INH               RL = 100 kÔÅó; CL = 50 pF;                                         0            2            50             ÔÅ≠s
                                                            Vth(INH) = 2 V
 toff(INH)            turn-off time on pin INH              RL = 100 kÔÅó; CL = 50 pF;                                         5            50           65             ÔÅ≠s
                                                            Vth(INH) = 2 V
 interrupt timing[1]; pin INT_N
 ton(INTN)            turn-on time on pin INT_N             Rpu = 10 kÔÅó; CL = 15 pF                                          8            -            20             ÔÅ≠s
 toff(INTN)           turn-off time on pin INT_N            Rpu = 10 kÔÅó; CL = 15 pF                                          8            -            20             ÔÅ≠s
 pins RST_N, EN
 tdet(rst)            reset detection time                  on pin RSTN;                                                     5            -            20             ÔÅ≠s
                                                            Vuvd(VDDIO) < VDD(IO) ÔÇ£ 3.5 V
 tdet(EN)             detection time on pin EN              Vuvd(VDDIO) < VDD(IO) ÔÇ£ 3.5 V                                    5            -            20             ÔÅ≠s
 Transmitter test results
 tjit(RMS)            RMS jitter time                       Master mode                                                      -            -            50             ps
                                                            Slave mode (with link);                                      [1] -            -            150            ps
                                                            SLAVE_JITTER_TEST = 1                                        [3]
 Undervoltage detection
 tdet(uv)(VBAT)       undervoltage detection time           VBAT = 2.7 V                                                 [1] 0            -            30             ÔÅ≠s
                      on pin VBAT
 tdet(uv)VDDA(3V3)    undervoltage detection time           VDDA(3V3) = 2.8 V                                            [1] 2            -            30             ÔÅ≠s
                      on pin VDDA(3V3)
 trec(uv)VDDA(3V3)    undervoltage recovery time            VDDA(3V3) = 3.2 V                                            [1] 2            -            30             ÔÅ≠s
                      on pin VDDA(3V3)
 tdet(uv)VDD(IO)      undervoltage detection time           VDD(IO) = 2.8 V                                              [1] 2            -            30             ÔÅ≠s
                      on pin VDD(IO)
TJA1100                                       All information provided in this document is subject to legal disclaimers.       ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                              Rev. 3 ‚Äî 23 May 2017                                                                                  41 of 55


NXP Semiconductors                                                                                                                                        TJA1100
                                                                                                              100BASE-T1 PHY for Automotive Ethernet
Table 32. Dynamic characteristics ‚Ä¶continued
Tvj = ÔÄ≠40 ÔÇ∞C to +150 ÔÇ∞C; VDD(IO) = 2.9 V to 3.5 V; VBAT = 2.8 V to 40 V; VDDA(3V3) = VDDA(TX) = VDDD(3V3) = 2.9 V to 3.5 V; all
voltages are defined with respect to ground unless otherwise specified; positive currents flow into the IC.
 Symbol                 Parameter                                Conditions                                                               Min          Typ          Max            Unit
 trec(uv)VDD(IO)        undervoltage recovery time               VDD(IO) = 3.2 V                                                      [1] 2            -            30             ÔÅ≠s
                        on pin VDD(IO)
 tto(uvd)               undervoltage detection                   Normal, Standby, Sleep Request and                                       300                       670            ms
                        time-out time                            Disable modes
 General timing parameters
 ts(pon)                power-on settling time                   from power-on to Standby mode                                            -            -            2              ms
 tinit(PHY)             PHY initialization time                  from Standby mode to Normal mode                                         -            -            2              ms
 tto(req)sleep          sleep request time-out time              SLEEP_REQUEST_TO = 00                                                    360          -            500            ÔÅ≠s
                                                                 SLEEP_REQUEST_TO = 01                                                    900          -            1150           ÔÅ≠s
                                                                 SLEEP_REQUEST_TO = 10                                                    3.6          -            4.4            ms
                                                                 SLEEP_REQUEST_TO = 11                                                    14.4         -            17.6           ms
 tdet(wake)             wake-up detection time                   on bus pins TRX_P and TRX_M                                              -            -            0.7            ms
 tto(pd)autn            autonomous power-down                    Normal mode; AUTO_PWD = 1                                                1            -            2              s
                        time-out time
 tPD                    propagation delay                        from MII to MDI; Normal mode                                         [1] 140          -            300            ns
                                                                 from MDI to MII; Normal mode                                         [1] 760          -            920            ns
                                                                 from RMII to MDI; Normal mode                                       [1]  190          -            540            ns
                                                                 from MDI to RMII; Normal mode                                       [1]  700          -            1070           ns
[1]     Guaranteed by design.
[2]     rcv_max_timer in 100BASE-T1; Ref. 2.
[3]     Measured at the EN pin, representing the transmit clock (TX_CLK).
                                                                        7FON 7;&                                                 W:+ 7;&        W:/ 7;&
                                               9
                                      7;&
                                             9
                                                                                  WVX 7;(1
                                                                                                                                                                        WK 7;(1
                                               9
                                     7;(1
                                             9
                                                                                   WVX 7;'                               WVX 7;'
                                                                                                                                                                           WK 7;'
                                               9
                                  7;'>@
                                             9
                                                                                                                        WVX 7;(5 WK 7;(5
                                               9
                                     7;(5
                                             9
                                                                                                                                                                         DDD
                                Fig 12. MII transmit timing diagram
TJA1100                                            All information provided in this document is subject to legal disclaimers.               ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                                   Rev. 3 ‚Äî 23 May 2017                                                                                          42 of 55


NXP Semiconductors                                                                                                                         TJA1100
                                                                                                100BASE-T1 PHY for Automotive Ethernet
                                                        7FON 5;&                                                   W:+ 5;&   W:/ 5;&
                                 9
                         5;&
                               9
                                              WG 5;&5;'9                                                                                   WG 5;&5;'9
                                 9
                       5;'9
                               9
                                              WG 5;&5;'                         WG 5;&5;'                                                 WG 5;&5;'
                                 9
                     5;'>@
                               9
                                                                                 WG 5;&5;(5                      WG 5;&5;(5
                                 9
                       5;(5
                               9
                                                                                                                                                          DDD
                   Fig 13. MII receive timing diagram
                                                       7FON 5()B&/.                                               W:+ 5()B&/.    W:/ 5()B&/.
                                  9
                     5()B&/.
                                9
                                                                     WVX 7;(1                                                                     WK 7;(1
                        7;(1      9
                                9
                                                                      WVX 7;'           WK 7;'             WVX 7;'                                  WK 7;'
                                  9
                      7;'>@
                                9
                                                                                                                                                           DDD
                   Fig 14. RMII transmit timing diagram
TJA1100                              All information provided in this document is subject to legal disclaimers.              ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                     Rev. 3 ‚Äî 23 May 2017                                                                                         43 of 55


NXP Semiconductors                                                                                                                TJA1100
                                                                                              100BASE-T1 PHY for Automotive Ethernet
                                                           7FON 5()B&/.
                                9
                    5()B&/.
                              9
                                                 WG 5()B&/.&56'9                                                          WG 5()B&/.&56'9
                                9
                      &56'9
                              9
                                                 WG 5()B&/.5;(5                                                           WG 5()B&/.5;(5
                                9
                       5;(5
                              9
                                                 WG 5()B&/.5;'                                                             WG 5()B&/.5;'
                                9
                     5;'>@
                              9
                                                                                                                                                  DDD
                   Fig 15. RMII receive timing diagram
                                                        7FON 0'&                                              W:+ 0'&    W:/ 0'&
                                9
                         0'&
                              9
                                             WG 0'&0',2                          WG 0'&0',2
                        0',2    9
                     'DWDRXW 9
                                                                                                                           WVX 0',2      WK 0',2
                        0',2    9
                      'DWDLQ 9
                                                                                                                                                 DDD
                   Fig 16. SMI timing diagram
TJA1100                            All information provided in this document is subject to legal disclaimers.       ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                   Rev. 3 ‚Äî 23 May 2017                                                                                  44 of 55


NXP Semiconductors                                                                                                                           TJA1100
                                                                                                  100BASE-T1 PHY for Automotive Ethernet
11. Application information
                   The MDI interface connects the PHY to the twisted pair cable and consists of the following
                   elements, illustrated from left to right in Figure 17:
                     ‚Ä¢   low-pass filter
                     ‚Ä¢   ESD protection
                     ‚Ä¢   common-mode choke
                     ‚Ä¢   capacitive coupling
                     ‚Ä¢   common-mode termination (optional)
                     ‚Ä¢   connector head/plug
                   Minimum requirements for these components are shown. Robustness requirements
                   depend on the application. Further information can be found in the TJA1100 application
                   hints [Ref. 1].
                   The MDI interface acts as termination for the transmission line of the balanced 100 ÔÅó
                   cable. Any deviation from the nominal 100 ÔÅó at the MDI interface will cause a portion of
                   the incoming signal to be reflected. The amount of reflected signal is measured by the
                   Return Loss parameter (over frequency) and must not exceed the limits specified in
                   100BASE-T1 [Ref. 2].
                                                             Q+      56 PD[ »ç                           FRPPRQ
                                                                      I65!0+]                           PRGHFKRNH      Q)
                                       75;B3
                                                                                                                                                             %,B'$
                            7-$    75;B0                                                     (6'
                                                                                                                                                             %,B'$
                                                                                                                  DFFRUGLQJWR     Q)
                                                                                         »ç               23(1$OOLDQFH6SHF         N»ç            N»ç
                                                                                         
                                                                          S)
                                                                                                                                 N»ç              Q)
                                                                          S)
                                                                          
                                                                                                                                                        DDD
                           (1) RS(max) = maximum series resistance; fSR = self resonant frequency
                     Fig 17. MDI application diagram
                   It is advised to use a PESD2ETH diode to protect against shorts to bus lines greater than
                   5 V. The supply terminal of the diode should be connected to a 3.3 V domain that is
                   available when the TJA1100 is active. The diode layout should be symmetrical, as shown
                   in the routing scheme example in Figure 18.
TJA1100                                All information provided in this document is subject to legal disclaimers.              ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                       Rev. 3 ‚Äî 23 May 2017                                                                                         45 of 55


NXP Semiconductors                                                                                                                 TJA1100
                                                                                               100BASE-T1 PHY for Automotive Ethernet
                                                                       9
                                                                                                    
                                                                                                               75;B3
                                                                                                               75;B0
                                                                                                    
                                                                                                          DDD
                     Fig 18. ESD diode trace routing
                   Further details on ESD protection, along with additional recommendations, can be found
                   in the TJA1100 applications hints, Ref. 1.
12. Package information
                   The TJA1100 comes in the HVQFN-36 package as shown in Figure 19. Measuring just
                   36 mm2 with a pitch of 0.5 mm, it is particularly suitable for use in PCB space-constrained
                   applications, such as an integrated IP camera module. The package features wettable
                   sides/flanks to allow for optical inspection of the soldering process. The exposed die pad
                   shown in the package diagram should be connected to ground.
TJA1100                             All information provided in this document is subject to legal disclaimers.       ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                    Rev. 3 ‚Äî 23 May 2017                                                                                  46 of 55


NXP Semiconductors                                                                                                                                            TJA1100
                                                                                                                   100BASE-T1 PHY for Automotive Ethernet
13. Package outline
   +94)1SODVWLFWKHUPDOHQKDQFHGYHU\WKLQTXDGIODWSDFNDJHQROHDGV
   WHUPLQDOVERG\[[PP                                                                                                                                       627
                                                     '                                    %      $
                    WHUPLQDO
                    LQGH[DUHD
                                                                                                 (                           $     $
                                                                                                                                                                       F
                                                                                                                                              GHWDLO;
                                                     H
                                                                                                                                                         &
                                                                                        Y      & $ %
                                             H                    E
                                                                                       Z       &                                      \ &                    \
                                                                         
                            /
                                                                                    
                                                                                           H
                           (K                                                                    H
                                                                                    
                    WHUPLQDO                                                                                                                         ;
                    LQGH[DUHD                       'K
                                                                                                                   PP
      'LPHQVLRQV                                                                           VFDOH
           8QLW       $     $     E      F    '    'K       (       (K         H        H      H         /         Y        Z    \    \
              PD[                                                         
        PP    QRP                                                                 
               PLQ                                                                
      1RWH
      3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG                                                                                       VRWBSR
            2XWOLQH                                              5HIHUHQFHV                                                               (XURSHDQ
                                                                                                                                                                      ,VVXHGDWH
            YHUVLRQ                 ,(&                -('(&                         -(,7$                                                 SURMHFWLRQ
                                                                                                                                                                       
         627                                                                                                                                                
                                                                                                                                                                       
Fig 19. Package outline SOT1092-2 (HVQFN36)
TJA1100                                                 All information provided in this document is subject to legal disclaimers.              ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                                        Rev. 3 ‚Äî 23 May 2017                                                                                         47 of 55


NXP Semiconductors                                                                                                              TJA1100
                                                                                                  100BASE-T1 PHY for Automotive Ethernet
14. Soldering of SMD packages
                     This text provides a very brief insight into a complex technology. A more in-depth account
                     of soldering ICs can be found in Application Note AN10365 ‚ÄúSurface mount reflow
                     soldering description‚Äù.
                14.1 Introduction to soldering
                     Soldering is one of the most common methods through which packages are attached to
                     Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both
                     the mechanical and the electrical connection. There is no single soldering method that is
                     ideal for all IC packages. Wave soldering is often preferred when through-hole and
                     Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not
                     suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high
                     densities that come with increased miniaturization.
                14.2 Wave and reflow soldering
                     Wave soldering is a joining technology in which the joints are made by solder coming from
                     a standing wave of liquid solder. The wave soldering process is suitable for the following:
                       ‚Ä¢ Through-hole components
                       ‚Ä¢ Leaded or leadless SMDs, which are glued to the surface of the printed circuit board
                     Not all SMDs can be wave soldered. Packages with solder balls, and some leadless
                     packages which have solder lands underneath the body, cannot be wave soldered. Also,
                     leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered,
                     due to an increased probability of bridging.
                     The reflow soldering process involves applying solder paste to a board, followed by
                     component placement and exposure to a temperature profile. Leaded packages,
                     packages with solder balls, and leadless packages are all reflow solderable.
                     Key characteristics in both wave and reflow soldering are:
                       ‚Ä¢ Board specifications, including the board finish, solder masks and vias
                       ‚Ä¢ Package footprints, including solder thieves and orientation
                       ‚Ä¢ The moisture sensitivity level of the packages
                       ‚Ä¢ Package placement
                       ‚Ä¢ Inspection and repair
                       ‚Ä¢ Lead-free soldering versus SnPb soldering
                14.3 Wave soldering
                     Key characteristics in wave soldering are:
                       ‚Ä¢ Process issues, such as application of adhesive and flux, clinching of leads, board
                         transport, the solder wave parameters, and the time during which components are
                         exposed to the wave
                       ‚Ä¢ Solder bath specifications, including temperature and impurities
TJA1100                                All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                       Rev. 3 ‚Äî 23 May 2017                                                                            48 of 55


NXP Semiconductors                                                                                                                    TJA1100
                                                                                                 100BASE-T1 PHY for Automotive Ethernet
                14.4 Reflow soldering
                     Key characteristics in reflow soldering are:
                       ‚Ä¢ Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to
                          higher minimum peak temperatures (see Figure 20) than a SnPb process, thus
                          reducing the process window
                       ‚Ä¢ Solder paste printing issues including smearing, release, and adjusting the process
                          window for a mix of large and small components on one board
                       ‚Ä¢ Reflow temperature profile; this profile includes preheat, reflow (in which the board is
                          heated to the peak temperature) and cooling down. It is imperative that the peak
                          temperature is high enough for the solder to make reliable solder joints (a solder paste
                          characteristic). In addition, the peak temperature must be low enough that the
                          packages and/or boards are not damaged. The peak temperature of the package
                          depends on package thickness and volume and is classified in accordance with
                          Table 33 and 34
                     Table 33.   SnPb eutectic process (from J-STD-020D)
                      Package thickness (mm)                  Package reflow temperature (ÔÇ∞C)
                                                              Volume (mm3)
                                                              < 350                                                 ÔÇ≥ 350
                      < 2.5                                   235                                                   220
                      ÔÇ≥ 2.5                                   220                                                   220
                     Table 34.   Lead-free process (from J-STD-020D)
                      Package thickness (mm)                  Package reflow temperature (ÔÇ∞C)
                                                              Volume (mm3)
                                                              < 350                                       350 to 2000             > 2000
                      < 1.6                                   260                                         260                     260
                      1.6 to 2.5                              260                                         250                     245
                      > 2.5                                   250                                         245                     245
                     Moisture sensitivity precautions, as indicated on the packing, must be respected at all
                     times.
                     Studies have shown that small packages reach higher temperatures during reflow
                     soldering, see Figure 20.
TJA1100                               All information provided in this document is subject to legal disclaimers.        ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                      Rev. 3 ‚Äî 23 May 2017                                                                                   49 of 55


NXP Semiconductors                                                                                                             TJA1100
                                                                                                 100BASE-T1 PHY for Automotive Ethernet
                                                                  maximum peak temperature
                             temperature                              = MSL limit, damage level
                                                                   minimum peak temperature
                                                         = minimum soldering temperature
                                                                                                                     peak
                                                                                                                  temperature
                                                                                                                                            time
                                                                                                                                    001aac844
                               MSL: Moisture Sensitivity Level
                     Fig 20. Temperature profiles for large and small components
                   For further information on temperature profiles, refer to Application Note AN10365
                   ‚ÄúSurface mount reflow soldering description‚Äù.
15. References
                   [1]    AH1310 TJA1100 Application Hints
                   [2]    IEEE Std 802.3bw-2015, 26 October 2015
TJA1100                               All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                      Rev. 3 ‚Äî 23 May 2017                                                                            50 of 55


NXP Semiconductors                                                                                                                       TJA1100
                                                                                                       100BASE-T1 PHY for Automotive Ethernet
16. Revision history
Table 35.    Revision history
 Document ID                Release date             Data sheet status                                       Change notice     Supersedes
 TJA1100 v.3                20170523                 Product data sheet                                      -                 TJA1100 v.2.2
 Modifications:               ‚Ä¢ Compliance with 100BASE-T1 IEEE 802.3bw instead of OPEN Alliance BroadR-Reach
                                (OABR):
                                ‚Äì old specification replaced with new throughout document
                                ‚Äì reference to BroadR-Reach removed from Figure 1
                                ‚Äì Section 6.9: text of 1st paragraph revised
                                ‚Äì Table 17: text of bit 6 revised
                                ‚Äì Table 20: text of bit 13 revised
                                ‚Äì TX Enable removed:
                                      Table 23: bit 4 TXEN_CLAMPED removed; bit now reserved
                                      Table 24: bit 4 TXEN_CLAMPED_EN removed; bit now reserved
                                      Table 32: parameter tdetCL(TXEN) removed
                                ‚Äì Table 32: value of parameter tPD changed
                              ‚Ä¢ text ‚ÄòSNR‚Äô/‚Äòsignal-to-noise ratio‚Äô replaced by ‚ÄòSQI‚Äô/ ‚ÄòSignal Quality Indicator‚Äô throughout the
                                document
                              ‚Ä¢ Figure 1 revised: pin names corrected/added
                              ‚Ä¢ Table 2, Figure 2: TXCLK functionality added to pin 35; associated Table note 3 added in
                                Table 7; description text amended for pins 4 and 16
                              ‚Ä¢ Figure 3: low-pass filter (LP) and ESD stages added at input and output
                              ‚Ä¢ LPS/WUR functions removed as not in line with new TC10 Sleep/Wake-up specification
                                ‚Äì Section 6.3.2: text of first two paragraphs amended; Figure 9 deleted
                                ‚Äì Section 6.4: final paragraph deleted
                                ‚Äì Table 20: bits 0 and 6 now reserved; Table note 4 added
                                ‚Äì Table 23, Table 24: bits 13 and 12 now reserved (interrupts removed)
                              ‚Ä¢ Section 6.10.2: 2nd paragraph deleted, replaced by Table 9
                              ‚Ä¢ Section 6.10.6: polarity detection re-introduced; POLARITY_DETECT added (bit 6) in
                                Table 27
                              ‚Ä¢ Section 6.10.8 restructured/revised
                                ‚Äì Section 6.10.8.2: reference to open link in Figure 10 replaced with ‚Äòterminated MDI‚Äô, and
                                    text in preceding paragraph changed accordingly
                              ‚Ä¢ PHY identification register 3 for manufacturer's firmware revision number added:
                                ‚Äì register 16 added to Table 11
                                ‚Äì Table 18 added
                              ‚Ä¢ Table 16: value of bits REVISION_NO changed
                              ‚Ä¢ Table 21: Table note 2 added
                              ‚Ä¢ Table 23: description of bit 0 clarified
                              ‚Ä¢ Table 25: changed description for bits 7:5
                              ‚Ä¢ Table 31: parameter values/conditions changed - IBAT, VDDD(3V3), P; VOH and VOL
                                parameters added for pin TXCLK
                              ‚Ä¢ Table 32: parameter values/conditions changed - (R)MII rise and fall times (tr and tf); INT_N
                                timing parameters added, tw(LED) added, tf and tr parameters added for pin TXCLK
                              ‚Ä¢ Figure 17 amended (Ethernet terminal connections added; text ‚Äòoptional‚Äô removed)
                              ‚Ä¢ Figure 18 and associated text amended
TJA1100                                     All information provided in this document is subject to legal disclaimers.     ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                            Rev. 3 ‚Äî 23 May 2017                                                                                51 of 55


NXP Semiconductors                                                                                                                   TJA1100
                                                                                                   100BASE-T1 PHY for Automotive Ethernet
Table 35.   Revision history ‚Ä¶continued
 Document ID               Release date          Data sheet status                                       Change notice     Supersedes
 TJA1100 v.2.2             20160721              Product data sheet                                      -                 TJA1100 v.1
 TJA1100 v.1               20160104              Product data sheet                                      -                 -
TJA1100                                 All information provided in this document is subject to legal disclaimers.     ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                        Rev. 3 ‚Äî 23 May 2017                                                                                52 of 55


NXP Semiconductors                                                                                                                                                  TJA1100
                                                                                                                              100BASE-T1 PHY for Automotive Ethernet
17. Legal information
17.1 Data sheet status
 Document status[1][2]                   Product status[3]                    Definition
 Objective [short] data sheet            Development                          This document contains data from the objective specification for product development.
 Preliminary [short] data sheet          Qualification                        This document contains data from the preliminary specification.
 Product [short] data sheet              Production                           This document contains the product specification.
[1]    Please consult the most recently issued document before initiating or completing a design.
[2]    The term ‚Äòshort data sheet‚Äô is explained in section ‚ÄúDefinitions‚Äù.
[3]    The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
       information is available on the Internet at URL http://www.nxp.com.
17.2 Definitions                                                                                           Suitability for use in automotive applications ‚Äî This NXP
                                                                                                           Semiconductors product has been qualified for use in automotive
                                                                                                           applications. Unless otherwise agreed in writing, the product is not designed,
Draft ‚Äî The document is a draft version only. The content is still under
                                                                                                           authorized or warranted to be suitable for use in life support, life-critical or
internal review and subject to formal approval, which may result in
                                                                                                           safety-critical systems or equipment, nor in applications where failure or
modifications or additions. NXP Semiconductors does not give any
                                                                                                           malfunction of an NXP Semiconductors product can reasonably be expected
representations or warranties as to the accuracy or completeness of
                                                                                                           to result in personal injury, death or severe property or environmental
information included herein and shall have no liability for the consequences of
                                                                                                           damage. NXP Semiconductors and its suppliers accept no liability for
use of such information.
                                                                                                           inclusion and/or use of NXP Semiconductors products in such equipment or
Short data sheet ‚Äî A short data sheet is an extract from a full data sheet                                 applications and therefore such inclusion and/or use is at the customer's own
with the same product type number(s) and title. A short data sheet is intended                             risk.
for quick reference only and should not be relied upon to contain detailed and
                                                                                                           Applications ‚Äî Applications that are described herein for any of these
full information. For detailed and full information see the relevant full data
                                                                                                           products are for illustrative purposes only. NXP Semiconductors makes no
sheet, which is available on request via the local NXP Semiconductors sales
                                                                                                           representation or warranty that such applications will be suitable for the
office. In case of any inconsistency or conflict with the short data sheet, the
                                                                                                           specified use without further testing or modification.
full data sheet shall prevail.
                                                                                                           Customers are responsible for the design and operation of their applications
Product specification ‚Äî The information and data provided in a Product                                     and products using NXP Semiconductors products, and NXP Semiconductors
data sheet shall define the specification of the product as agreed between                                 accepts no liability for any assistance with applications or customer product
NXP Semiconductors and its customer, unless NXP Semiconductors and                                         design. It is customer‚Äôs sole responsibility to determine whether the NXP
customer have explicitly agreed otherwise in writing. In no event however,                                 Semiconductors product is suitable and fit for the customer‚Äôs applications and
shall an agreement be valid in which the NXP Semiconductors product is                                     products planned, as well as for the planned application and use of
deemed to offer functions and qualities beyond those described in the                                      customer‚Äôs third party customer(s). Customers should provide appropriate
Product data sheet.                                                                                        design and operating safeguards to minimize the risks associated with their
                                                                                                           applications and products.
17.3 Disclaimers                                                                                           NXP Semiconductors does not accept any liability related to any default,
                                                                                                           damage, costs or problem which is based on any weakness or default in the
                                                                                                           customer‚Äôs applications or products, or the application or use by customer‚Äôs
Limited warranty and liability ‚Äî Information in this document is believed to
                                                                                                           third party customer(s). Customer is responsible for doing all necessary
be accurate and reliable. However, NXP Semiconductors does not give any
                                                                                                           testing for the customer‚Äôs applications and products using NXP
representations or warranties, expressed or implied, as to the accuracy or
                                                                                                           Semiconductors products in order to avoid a default of the applications and
completeness of such information and shall have no liability for the
                                                                                                           the products or of the application or use by customer‚Äôs third party
consequences of use of such information. NXP Semiconductors takes no
                                                                                                           customer(s). NXP does not accept any liability in this respect.
responsibility for the content in this document if provided by an information
source outside of NXP Semiconductors.                                                                      Limiting values ‚Äî Stress above one or more limiting values (as defined in
                                                                                                           the Absolute Maximum Ratings System of IEC 60134) will cause permanent
In no event shall NXP Semiconductors be liable for any indirect, incidental,
                                                                                                           damage to the device. Limiting values are stress ratings only and (proper)
punitive, special or consequential damages (including - without limitation - lost
                                                                                                           operation of the device at these or any other conditions above those given in
profits, lost savings, business interruption, costs related to the removal or
                                                                                                           the Recommended operating conditions section (if present) or the
replacement of any products or rework charges) whether or not such
                                                                                                           Characteristics sections of this document is not warranted. Constant or
damages are based on tort (including negligence), warranty, breach of
                                                                                                           repeated exposure to limiting values will permanently and irreversibly affect
contract or any other legal theory.
                                                                                                           the quality and reliability of the device.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors‚Äô aggregate and cumulative liability towards                                 Terms and conditions of commercial sale ‚Äî NXP Semiconductors
customer for the products described herein shall be limited in accordance                                  products are sold subject to the general terms and conditions of commercial
with the Terms and conditions of commercial sale of NXP Semiconductors.                                    sale, as published at http://www.nxp.com/profile/terms, unless otherwise
                                                                                                           agreed in a valid written individual agreement. In case an individual
Right to make changes ‚Äî NXP Semiconductors reserves the right to make                                      agreement is concluded only the terms and conditions of the respective
changes to information published in this document, including without                                       agreement shall apply. NXP Semiconductors hereby expressly objects to
limitation specifications and product descriptions, at any time and without                                applying the customer‚Äôs general terms and conditions with regard to the
notice. This document supersedes and replaces all information supplied prior                               purchase of NXP Semiconductors products by customer.
to the publication hereof.
TJA1100                                                            All information provided in this document is subject to legal disclaimers.         ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                                                   Rev. 3 ‚Äî 23 May 2017                                                                                    53 of 55


NXP Semiconductors                                                                                                                                     TJA1100
                                                                                                                     100BASE-T1 PHY for Automotive Ethernet
No offer to sell or license ‚Äî Nothing in this document may be interpreted or                      Translations ‚Äî A non-English (translated) version of a document is for
construed as an offer to sell products that is open for acceptance or the grant,                  reference only. The English version shall prevail in case of any discrepancy
conveyance or implication of any license under any copyrights, patents or                         between the translated and English versions.
other industrial or intellectual property rights.
Export control ‚Äî This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
                                                                                                  17.4 Trademarks
authorization from competent authorities.                                                         Notice: All referenced brands, product names, service names and trademarks
                                                                                                  are the property of their respective owners.
18. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
TJA1100                                                   All information provided in this document is subject to legal disclaimers.     ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                                          Rev. 3 ‚Äî 23 May 2017                                                                                54 of 55


NXP Semiconductors                                                                                                                               TJA1100
                                                                                                    100BASE-T1 PHY for Automotive Ethernet
19. Contents
1       General description . . . . . . . . . . . . . . . . . . . . . . 1            6.10.5           Jabber detection . . . . . . . . . . . . . . . . . . . . . . 18
2       Features and benefits . . . . . . . . . . . . . . . . . . . . 1              6.10.6           Polarity detection . . . . . . . . . . . . . . . . . . . . . . 18
2.1       Optimized for automotive use cases. . . . . . . . . 1                      6.10.7           Interleave detection . . . . . . . . . . . . . . . . . . . . 18
2.2       Miscellaneous . . . . . . . . . . . . . . . . . . . . . . . . . . 1        6.10.8           Loopback modes . . . . . . . . . . . . . . . . . . . . . . 18
                                                                                     6.10.8.1         Internal loopback . . . . . . . . . . . . . . . . . . . . . . 18
3       Ordering information . . . . . . . . . . . . . . . . . . . . . 2
                                                                                     6.10.8.2         External loopback . . . . . . . . . . . . . . . . . . . . . 19
4       Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 3          6.10.8.3         Remote loopback . . . . . . . . . . . . . . . . . . . . . . 19
5       Pinning information . . . . . . . . . . . . . . . . . . . . . . 4            6.11             Auto-configuration of the PHY during power-up
5.1       Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4                     via pin strapping. . . . . . . . . . . . . . . . . . . . . . . 20
5.2       Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 5        6.12             SMI registers . . . . . . . . . . . . . . . . . . . . . . . . . 20
6       Functional description . . . . . . . . . . . . . . . . . . . 7               6.12.1           SMI register mapping. . . . . . . . . . . . . . . . . . . 20
6.1       System configuration . . . . . . . . . . . . . . . . . . . . 7             7             Limiting values . . . . . . . . . . . . . . . . . . . . . . . . 34
6.2       MII and RMII . . . . . . . . . . . . . . . . . . . . . . . . . . . 7       8             Thermal characteristics . . . . . . . . . . . . . . . . . 35
6.2.1     MII. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 9             Static characteristics . . . . . . . . . . . . . . . . . . . 35
6.2.1.1   Signaling and encoding . . . . . . . . . . . . . . . . . . 7
                                                                                     10            Dynamic characteristics. . . . . . . . . . . . . . . . . 39
6.2.2     RMII . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
6.2.2.1   Signaling and encoding . . . . . . . . . . . . . . . . . . 8               11            Application information . . . . . . . . . . . . . . . . . 45
6.2.3     Reverse MII . . . . . . . . . . . . . . . . . . . . . . . . . . 10         12            Package information. . . . . . . . . . . . . . . . . . . . 46
6.3       System controller . . . . . . . . . . . . . . . . . . . . . . 10           13            Package outline. . . . . . . . . . . . . . . . . . . . . . . . 47
6.3.1     Operating modes . . . . . . . . . . . . . . . . . . . . . . 10             14            Soldering of SMD packages . . . . . . . . . . . . . . 48
6.3.1.1   Power-off mode . . . . . . . . . . . . . . . . . . . . . . . 10            14.1             Introduction to soldering. . . . . . . . . . . . . . . . . 48
6.3.1.2   Standby mode. . . . . . . . . . . . . . . . . . . . . . . . . 10           14.2             Wave and reflow soldering. . . . . . . . . . . . . . . 48
6.3.1.3   Normal mode . . . . . . . . . . . . . . . . . . . . . . . . . 11           14.3             Wave soldering . . . . . . . . . . . . . . . . . . . . . . . 48
6.3.1.4   Disable mode . . . . . . . . . . . . . . . . . . . . . . . . . 11          14.4             Reflow soldering . . . . . . . . . . . . . . . . . . . . . . 49
6.3.1.5   Sleep mode . . . . . . . . . . . . . . . . . . . . . . . . . . 11
                                                                                     15            References. . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
6.3.1.6   Sleep Request mode . . . . . . . . . . . . . . . . . . . 11
6.3.1.7   Reset mode . . . . . . . . . . . . . . . . . . . . . . . . . . 12          16            Revision history . . . . . . . . . . . . . . . . . . . . . . . 51
6.3.2     Transitions between operating modes . . . . . . 13                         17            Legal information . . . . . . . . . . . . . . . . . . . . . . 53
6.4       Wake-up request . . . . . . . . . . . . . . . . . . . . . . 14             17.1             Data sheet status . . . . . . . . . . . . . . . . . . . . . . 53
6.5       Wake-up . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15       17.2             Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
6.5.1     Remote wake-up . . . . . . . . . . . . . . . . . . . . . . 15              17.3             Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . 53
6.5.2     Local wake-up . . . . . . . . . . . . . . . . . . . . . . . . 15           17.4             Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . . 54
6.5.3     Wake-up by data detection . . . . . . . . . . . . . . . 15                 18            Contact information . . . . . . . . . . . . . . . . . . . . 54
6.6       Autonomous operation . . . . . . . . . . . . . . . . . . 15                19            Contents. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
6.7       Autonomous power-down . . . . . . . . . . . . . . . . 15
6.8       Transmitter amplitude . . . . . . . . . . . . . . . . . . . 15
6.9       Test modes . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
6.9.1     Test mode 1 . . . . . . . . . . . . . . . . . . . . . . . . . . 16
6.9.2     Test mode 2 . . . . . . . . . . . . . . . . . . . . . . . . . . 16
6.9.3     Test mode 3 . . . . . . . . . . . . . . . . . . . . . . . . . . 16
6.9.4     Test mode 4 . . . . . . . . . . . . . . . . . . . . . . . . . . 16
6.9.5     Test mode 5 . . . . . . . . . . . . . . . . . . . . . . . . . . 16
6.9.6     Slave jitter test . . . . . . . . . . . . . . . . . . . . . . . . 16
6.10      Error diagnosis . . . . . . . . . . . . . . . . . . . . . . . . 17
6.10.1    Undervoltage detection. . . . . . . . . . . . . . . . . . 17
6.10.2    Cabling errors . . . . . . . . . . . . . . . . . . . . . . . . . 17
6.10.3    Link stability . . . . . . . . . . . . . . . . . . . . . . . . . . 17
6.10.4    Link-fail counter . . . . . . . . . . . . . . . . . . . . . . . 18
                                                                                     Please be aware that important notices concerning this document and the product(s)
                                                                                     described herein, have been included in section ‚ÄòLegal information‚Äô.
                                                                                     ¬© NXP Semiconductors N.V. 2017.                                 All rights reserved.
                                                                                     For more information, please visit: http://www.nxp.com
                                                                                     For sales office addresses, please send an email to: salesaddresses@nxp.com
                                                                                                                                                 Date of release: 23 May 2017
                                                                                                                                               Document identifier: TJA1100


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
NXP:
 TJA1100HNZ
