$date
  Wed Nov 27 21:16:54 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module dut_tb $end
$var reg 1 ! signal_in_tb $end
$var reg 1 " enable_tb $end
$var reg 1 # clk_tb $end
$var reg 1 $ signal_out_tb $end
$scope module dut_module $end
$var reg 1 % signal_in $end
$var reg 1 & enable $end
$var reg 1 ' clk $end
$var reg 1 ( signal_out $end
$var integer 32 ) ctr $end
$var reg 1 * out_reg $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
1#
0$
0%
0&
1'
0(
b0 )
0*
#5000000
0#
0'
#10000000
1#
1'
#15000000
0#
0'
#20000000
1#
1'
#25000000
0#
0'
#30000000
1#
1'
#35000000
0#
0'
#40000000
1#
1'
#45000000
0#
0'
#50000000
1#
1'
#55000000
1!
0#
1$
1%
0'
1(
#60000000
1#
1'
b1 )
#65000000
0#
0'
#70000000
1#
1'
b10 )
#75000000
0#
0'
#80000000
1#
1'
b11 )
#85000000
0#
0'
#90000000
1#
1'
b100 )
#95000000
0#
0'
#100000000
1#
1'
b0 )
1*
#105000000
0!
0#
0$
0%
0'
0(
#110000000
1#
1'
b1 )
#115000000
0#
0'
#120000000
1#
1'
b10 )
#125000000
0#
0'
#130000000
1#
1'
b11 )
#135000000
0#
0'
#140000000
1#
1'
b100 )
#145000000
0#
0'
#150000000
1#
1'
b0 )
0*
#155000000
1!
1"
0#
1%
1&
0'
#160000000
1#
1'
b1 )
#165000000
0!
0#
0%
0'
#170000000
1#
1'
b0 )
#175000000
1!
0#
1%
0'
#180000000
1#
1'
b1 )
#185000000
0#
0'
#190000000
1#
1'
b10 )
#195000000
0#
0'
#200000000
1#
1'
b11 )
#205000000
0#
0'
#210000000
1#
1'
b100 )
#215000000
0#
0'
#220000000
1#
1$
1'
1(
b0 )
1*
#225000000
0#
0'
#230000000
1#
1'
#235000000
0!
0#
0%
0'
#240000000
1#
1'
b1 )
#245000000
0#
0'
#250000000
1#
1'
b10 )
#255000000
0#
0'
#260000000
1#
1'
b11 )
#265000000
0#
0'
#270000000
1#
1'
b100 )
#275000000
0#
0'
#280000000
1#
0$
1'
0(
b0 )
0*
#285000000
0#
0'
#290000000
1#
1'
#295000000
0#
0'
#300000000
1#
1'
