#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat May  6 16:12:12 2017
# Process ID: 27428
# Current directory: /home/wgb/project/609/VER/pcs/sim
# Command line: vivado
# Log file: /home/wgb/project/609/VER/pcs/sim/vivado.log
# Journal file: /home/wgb/project/609/VER/pcs/sim/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/wgb/project/100G_MAC/vivado_project/100GMAC/100GMAC.xpr
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.1 -module_name xil_async_fifo661X32
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Input_Data_Width {661} CONFIG.Input_Depth {32} CONFIG.Write_Data_Count {true} CONFIG.Read_Data_Count {true} CONFIG.Output_Data_Width {661} CONFIG.Output_Depth {32} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Data_Count_Width {5} CONFIG.Write_Data_Count_Width {5} CONFIG.Read_Data_Count_Width {5} CONFIG.Full_Threshold_Assert_Value {29} CONFIG.Full_Threshold_Negate_Value {28}] [get_ips xil_async_fifo661X32]
generate_target {instantiation_template} [get_files /home/wgb/project/100G_MAC/vivado_project/100GMAC/100GMAC.srcs/sources_1/ip/xil_async_fifo661X32/xil_async_fifo661X32.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/wgb/project/100G_MAC/vivado_project/100GMAC/100GMAC.srcs/sources_1/ip/xil_async_fifo661X32/xil_async_fifo661X32.xci]
export_ip_user_files -of_objects [get_files /home/wgb/project/100G_MAC/vivado_project/100GMAC/100GMAC.srcs/sources_1/ip/xil_async_fifo661X32/xil_async_fifo661X32.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/wgb/project/100G_MAC/vivado_project/100GMAC/100GMAC.srcs/sources_1/ip/xil_async_fifo661X32/xil_async_fifo661X32.xci]
launch_run -jobs 24 xil_async_fifo661X32_synth_1
export_simulation -of_objects [get_files /home/wgb/project/100G_MAC/vivado_project/100GMAC/100GMAC.srcs/sources_1/ip/xil_async_fifo661X32/xil_async_fifo661X32.xci] -directory /home/wgb/project/100G_MAC/vivado_project/100GMAC/100GMAC.ip_user_files/sim_scripts -ip_user_files_dir /home/wgb/project/100G_MAC/vivado_project/100GMAC/100GMAC.ip_user_files -ipstatic_source_dir /home/wgb/project/100G_MAC/vivado_project/100GMAC/100GMAC.ip_user_files/ipstatic -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
report_utilization -name utilization_1
open_run impl_1
report_utilization -name utilization_1
current_design synth_1
report_utilization -name utilization_2
