var dma__cfg_8h =
[
    [ "DMA_CHANNEL_CONFIG_s", "structDMA__CHANNEL__CONFIG__s.html", "structDMA__CHANNEL__CONFIG__s" ],
    [ "DMA_REQUEST_CONFIG_s", "structDMA__REQUEST__CONFIG__s.html", "structDMA__REQUEST__CONFIG__s" ],
    [ "DMA_BIG_ENDIAN_ADDRESS_16BIT", "dma__cfg_8h.html#a4f3a48a2f7dbd45af95112e2797659fb", null ],
    [ "DMA_BIG_ENDIAN_ADDRESS_8BIT", "dma__cfg_8h.html#a5208460ee59b63233bafee2eddc03318", null ],
    [ "DMA_CHANNEL_I2C1_RX", "dma__cfg_8h.html#af960497344e9983274a2b01c26d46d3d", null ],
    [ "DMA_CHANNEL_I2C1_TX", "dma__cfg_8h.html#a59969fb75f469b1255b2ad4af6b9467d", null ],
    [ "DMA_CHANNEL_I2C2_RX", "dma__cfg_8h.html#a880299f2711d15fdb10d7c3cfd9d9e72", null ],
    [ "DMA_CHANNEL_I2C2_TX", "dma__cfg_8h.html#a6e30129179d87a0b6b7e1ae81286ba18", null ],
    [ "DMA_CHANNEL_SPI1_RX", "dma__cfg_8h.html#a3537b1aa7cd4e152adcea89f91a655b5", null ],
    [ "DMA_CHANNEL_SPI1_TX", "dma__cfg_8h.html#aa268c0ea9666747582a54a0d2640c76e", null ],
    [ "DMA_CHANNEL_SPI2_RX", "dma__cfg_8h.html#aff2135974393aa3d07833f8b6fab6957", null ],
    [ "DMA_CHANNEL_SPI2_TX", "dma__cfg_8h.html#ae84280fd745fe4efaeaf431759681d6f", null ],
    [ "DMA_CHANNEL_SPI3_RX", "dma__cfg_8h.html#a6fe39ecaf918b97eb6ef33ec3e4e5e6d", null ],
    [ "DMA_CHANNEL_SPI3_TX", "dma__cfg_8h.html#ae35d979c73e53802f5570b8f18f945b6", null ],
    [ "DMA_CHANNEL_SPI4_RX", "dma__cfg_8h.html#ac4eec5a17c32156ffbda626055902c21", null ],
    [ "DMA_CHANNEL_SPI4_TX", "dma__cfg_8h.html#a5034c92a0584fd4287194e2b34b1396d", null ],
    [ "DMA_CHANNEL_SPI5_RX", "dma__cfg_8h.html#a3bf5621fe76b893999dbb4a524f14e20", null ],
    [ "DMA_CHANNEL_SPI5_TX", "dma__cfg_8h.html#a9c1e7916abddc52ef4768e45a4f69285", null ],
    [ "DMA_INITIAL_FRAME_COUNTER_POSITION", "dma__cfg_8h.html#a8f732aa6a1cc1f3f4778f15deeb7210c", null ],
    [ "DMA_NUMBER_SPI_INTERFACES", "dma__cfg_8h.html#a5ac9f16b47888322f5f40d84be871ede", null ],
    [ "DMA_REQ_LINE_I2C1_RX", "dma__cfg_8h.html#a4d80255a94104afa02d6aea689e0a25a", null ],
    [ "DMA_REQ_LINE_I2C1_TX", "dma__cfg_8h.html#a7747e429c929e3ef51431f50b4e08fb0", null ],
    [ "DMA_REQ_LINE_I2C2_RX", "dma__cfg_8h.html#a89bb2de30b3ca9fd8fee74892a7aab41", null ],
    [ "DMA_REQ_LINE_I2C2_TX", "dma__cfg_8h.html#a0d52c29fb8a8d90c5f66bca81b93599d", null ],
    [ "DMA_REQ_LINE_LTC_RX", "dma__cfg_8h.html#a15531e9198eabe2838660272bf4ab413", null ],
    [ "DMA_REQ_LINE_LTC_TX", "dma__cfg_8h.html#a4494cc137f1cb4336b6c8a1958efda09", null ],
    [ "DMA_REQ_LINE_N775_RX", "dma__cfg_8h.html#a02a3db4d02133682ebea5cc8f046fd33", null ],
    [ "DMA_REQ_LINE_N775_TX", "dma__cfg_8h.html#a2e20c5d6dbc681cdaefbeac88be2fa91", null ],
    [ "DMA_REQ_LINE_SPI1_RX", "dma__cfg_8h.html#a3698690bd043c8172d6b9ec8b3fae44e", null ],
    [ "DMA_REQ_LINE_SPI1_TX", "dma__cfg_8h.html#a1b6cd3793793611c8b92df9e6dd4ec04", null ],
    [ "DMA_REQ_LINE_SPI2_RX", "dma__cfg_8h.html#aa22e720873f7f5c27b3cce3479dd2312", null ],
    [ "DMA_REQ_LINE_SPI2_TX", "dma__cfg_8h.html#aab47741838b6c1b9becdcaac7a036977", null ],
    [ "DMA_REQ_LINE_SPI3_RX", "dma__cfg_8h.html#a4fce0bd7c962d851a1a84fc9834723dc", null ],
    [ "DMA_REQ_LINE_SPI3_TX", "dma__cfg_8h.html#a4016719c990ea19f774e58a03a0c619a", null ],
    [ "DMA_REQ_LINE_SPI4_RX", "dma__cfg_8h.html#a410b2fd6ee7b6374971f8effc75e6a39", null ],
    [ "DMA_REQ_LINE_SPI4_TX", "dma__cfg_8h.html#a2b66fa3e5da5010a9137479269160b27", null ],
    [ "DMA_REQ_LINE_SPI5_RX", "dma__cfg_8h.html#a8882630c930c34087f5110f1f5067519", null ],
    [ "DMA_REQ_LINE_SPI5_TX", "dma__cfg_8h.html#acb1334bb73a7c28b73db7ea455888907", null ],
    [ "DMAREQEN_BIT", "dma__cfg_8h.html#a69c2d06aae70d95adbcc8f556c89adda", null ],
    [ "SPIEN_BIT", "dma__cfg_8h.html#a4adc297405dd7454af14d9f4a32c4394", null ],
    [ "dma_spiDmaChannels", "dma__cfg_8h.html#ad51aa81ba608675b7d149ed64859a7c5", null ],
    [ "dma_spiDmaRequests", "dma__cfg_8h.html#a5da7a656490001a814ffc26e629e4bba", null ],
    [ "dma_spiInterfaces", "dma__cfg_8h.html#a5ee4e3c330ab37e1e5f65fad8cdd6d28", null ]
];