{"drivers/net/ethernet/stmicro/stmmac/dwxgmac2_dma.c": [{"patch_file_name": "drivers/net/ethernet/stmicro/stmmac/dwxgmac2_dma.c", "func_decl_name": "dwxgmac2_qmode", "is_cond": false, "line_numbers": [472, 472], "line_cids": ["", ""], "line_strs": ["\tu32 value = readl(ioaddr + XGMAC_MTL_TXQ_OPMODE(channel));", "\tu32 value = readl(ioaddr + XGMAC_MTL_TXQ_OPMODE(channel));"]}, {"patch_file_name": "drivers/net/ethernet/stmicro/stmmac/dwxgmac2_dma.c", "func_decl_name": "dwxgmac2_qmode", "is_cond": false, "line_numbers": [472, 472], "line_cids": ["", ""], "line_strs": ["\tu32 value = readl(ioaddr + XGMAC_MTL_TXQ_OPMODE(channel));", "\tu32 value = readl(ioaddr + XGMAC_MTL_TXQ_OPMODE(channel));"]}, {"patch_file_name": "drivers/net/ethernet/stmicro/stmmac/dwxgmac2_dma.c", "func_decl_name": "dwxgmac2_qmode", "is_cond": false, "line_numbers": [472, 477], "line_cids": ["", ""], "line_strs": ["\tu32 value = readl(ioaddr + XGMAC_MTL_TXQ_OPMODE(channel));", "\t\twritel(0, ioaddr + XGMAC_MTL_TCx_ETS_CONTROL(channel));"]}, {"patch_file_name": "drivers/net/ethernet/stmicro/stmmac/dwxgmac2_dma.c", "func_decl_name": "dwxgmac2_qmode", "is_cond": false, "line_numbers": [472, 472], "line_cids": ["", ""], "line_strs": ["\tu32 value = readl(ioaddr + XGMAC_MTL_TXQ_OPMODE(channel));", "\tu32 value = readl(ioaddr + XGMAC_MTL_TXQ_OPMODE(channel));"]}, {"patch_file_name": "drivers/net/ethernet/stmicro/stmmac/dwxgmac2_dma.c", "func_decl_name": "dwxgmac2_qmode", "is_cond": false, "line_numbers": [472, 472], "line_cids": ["", ""], "line_strs": ["\tu32 value = readl(ioaddr + XGMAC_MTL_TXQ_OPMODE(channel));", "\tu32 value = readl(ioaddr + XGMAC_MTL_TXQ_OPMODE(channel));"]}, {"patch_file_name": "drivers/net/ethernet/stmicro/stmmac/dwxgmac2_dma.c", "func_decl_name": "dwxgmac2_qmode", "is_cond": false, "line_numbers": [472, 482], "line_cids": ["", ""], "line_strs": ["\tu32 value = readl(ioaddr + XGMAC_MTL_TXQ_OPMODE(channel));", "\twritel(value, ioaddr +  XGMAC_MTL_TXQ_OPMODE(channel));"]}, {"patch_file_name": "drivers/net/ethernet/stmicro/stmmac/dwxgmac2_dma.c", "func_decl_name": "dwxgmac2_qmode", "is_cond": false, "line_numbers": [482], "line_cids": [""], "line_strs": ["\twritel(value, ioaddr +  XGMAC_MTL_TXQ_OPMODE(channel));"]}]}