#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: E:\PDS_2022.1\Pango\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19044
#Hostname: DESKTOP-HFJ50FN
Generated by Fabric Compiler (version 2022.1 build 99559) at Tue Oct 11 17:05:15 2022
Parse module hierarchy of project 'C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Simulation-0006: The Simulation Tool: D:/modeltech64_10.4/win64/modelsim.exe does not exist.
E: Simulation-0006: The Simulation Tool: D:/modeltech64_10.4/win64/modelsim.exe does not exist.


Process "Compile" started.
Current time: Tue Oct 11 17:06:47 2022
Compiling architecture definition.
Analyzing project file 'C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ip_2port_ram.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ram_wr.v
I: Verilog-0001: Analyzing file C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ram_wr.v
I: Verilog-0002: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ram_wr.v(line number: 23)] Analyzing module ram_wr (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ram_wr.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ram_rd.v
I: Verilog-0001: Analyzing file C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ram_rd.v
I: Verilog-0002: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ram_rd.v(line number: 23)] Analyzing module ram_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ram_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ip_2port_ram.v
I: Verilog-0001: Analyzing file C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ip_2port_ram.v
I: Verilog-0002: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ip_2port_ram.v(line number: 23)] Analyzing module ip_2port_ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ip_2port_ram.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v
I: Verilog-0001: Analyzing file C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v
I: Verilog-0002: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_ram_2port (library work)
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 313)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 314)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 317)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 321)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 325)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 329)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 333)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 334)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 337)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 338)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 341)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 342)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 345)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 346)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 354)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 358)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 369)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 370)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 387)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 388)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 391)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 392)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 395)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 396)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 399)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 400)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 403)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 404)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 413)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 414)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 419)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 420)] Ignore 'system task' $finish
W: Verilog-2010: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 311)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/ram_2port.v
I: Verilog-0001: Analyzing file C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/ram_2port.v
I: Verilog-0002: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/ram_2port.v(line number: 18)] Analyzing module ram_2port (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/ram_2port.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 20)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "ip_2port_ram" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.190s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ip_2port_ram.v(line number: 23)] Elaborating module ip_2port_ram
I: Verilog-0004: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ip_2port_ram.v(line number: 57)] Elaborating instance u_pll_clk
I: Verilog-0003: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 20)] Elaborating module pll_clk
I: Verilog-0004: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 243)] Elaborating instance u_pll_e1
W: Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 140)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 141)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 142)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_phase0[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_phase0[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_phase0[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_phase0[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_phase0[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_phase0[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_phase0[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_phase0[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_phase0[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_phase0[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_phase0[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_phase0[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 143)] Net dyn_phase0[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_phase1[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_phase1[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_phase1[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_phase1[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_phase1[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_phase1[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_phase1[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_phase1[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_phase1[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_phase1[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_phase1[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_phase1[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 144)] Net dyn_phase1[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_phase2[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_phase2[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_phase2[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_phase2[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_phase2[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_phase2[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_phase2[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_phase2[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_phase2[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_phase2[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_phase2[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_phase2[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 145)] Net dyn_phase2[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_phase3[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_phase3[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_phase3[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_phase3[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_phase3[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_phase3[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_phase3[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_phase3[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_phase3[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_phase3[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_phase3[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_phase3[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 146)] Net dyn_phase3[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_phase4[0] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_phase4[1] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_phase4[2] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_phase4[3] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_phase4[4] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_phase4[5] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_phase4[6] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_phase4[7] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_phase4[8] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_phase4[9] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_phase4[10] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_phase4[11] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/pll_clk/pll_clk.v(line number: 147)] Net dyn_phase4[12] in pll_clk(original module pll_clk) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ip_2port_ram.v(line number: 66)] Elaborating instance u_ram_wr
I: Verilog-0003: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ram_wr.v(line number: 23)] Elaborating module ram_wr
I: Verilog-0004: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ip_2port_ram.v(line number: 75)] Elaborating instance ram_2port_inst
I: Verilog-0003: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/ram_2port.v(line number: 18)] Elaborating module ram_2port
I: Verilog-0004: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/ram_2port.v(line number: 159)] Elaborating instance U_ipml_sdpram_ram_2port
I: Verilog-0003: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_ram_2port
I: Module instance {ip_2port_ram.ram_2port_inst.U_ipml_sdpram_ram_2port} parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000000101
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000000101
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
C: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 317)] IPSpecCheck: 01030102 ipml_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 8-20 (module instance : ip_2port_ram.ram_2port_inst.U_ipml_sdpram_ram_2port)
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 490)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 491)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 492)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 493)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 494)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 686)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 687)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 688)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 689)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 689)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 690)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 690)] Case condition never applies
I: Verilog-0004: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 857)] Elaborating instance U_GTP_DRM9K
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 777)] Net DA_bus[8] in ipml_sdpram_v1_6_ram_2port(original module ipml_sdpram_v1_6_ram_2port) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 777)] Net DA_bus[17] in ipml_sdpram_v1_6_ram_2port(original module ipml_sdpram_v1_6_ram_2port) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 778)] Net DB_bus[8] in ipml_sdpram_v1_6_ram_2port(original module ipml_sdpram_v1_6_ram_2port) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 778)] Net DB_bus[17] in ipml_sdpram_v1_6_ram_2port(original module ipml_sdpram_v1_6_ram_2port) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ip_2port_ram.v(line number: 88)] Elaborating instance u_ram_rd
I: Verilog-0003: [C:/Users/ch/Desktop/2022.1/ip_2port_ram/rtl/ram_rd.v(line number: 23)] Elaborating module ram_rd
Executing : rtl-elaborate successfully. Time elapsed: 0.009s wall, 0.016s user + 0.000s system = 0.016s CPU (172.0%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.039s wall, 0.016s user + 0.016s system = 0.031s CPU (79.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.016s user + 0.000s system = 0.016s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N31 (bmsWIDEMUX).
I: Constant propagation done on N126 (bmsREDAND).
I: Constant propagation done on N69 (bmsWIDEMUX).
I: Constant propagation done on N130 (bmsREDAND).
I: Constant propagation done on N123 (bmsWIDEINV).
I: Constant propagation done on N127 (bmsWIDEINV).
I: Constant propagation done on N107 (bmsREDAND).
I: Constant propagation done on N108 (bmsREDAND).
Executing : sdm2adm successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Tue Oct 11 17:06:49 2022
Action compile: Peak memory pool usage is 138 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Oct 11 17:06:49 2022
Compiling architecture definition.
Analyzing project file 'C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ip_2port_ram.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000} successfully.
W: ConstraintEditor-4019: Port 'clk_25m' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_50m' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'locked' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_addr_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_addr_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_addr_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_addr_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_addr_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_en_tb' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_addr_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_addr_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_addr_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_addr_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_addr_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_en_tb' unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:u_pll_clk/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_clk/u_pll_e1:CLKOUT0
Executing : get_pins u_pll_clk/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e1:CLKOUT0] -master_clock clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e1:CLKOUT0] -master_clock clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
C: SDC-2025: Clock source 'n:u_pll_clk/clkout1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_clk/u_pll_e1:CLKOUT1
Executing : get_pins u_pll_clk/u_pll_e1:CLKOUT1 successfully.
Executing : create_generated_clock -name clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e1:CLKOUT1] -master_clock clk -edges {1 2 3} -edge_shift {0.000000 10.000000 20.000000} -add
Executing : create_generated_clock -name clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e1:CLKOUT1] -master_clock clk -edges {1 2 3} -edge_shift {0.000000 10.000000 20.000000} -add successfully.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on u_ram_wr/N15_inv (bmsINV).
I: Constant propagation done on u_ram_wr/N15_inv_1 (bmsINV).
I: Constant propagation done on u_ram_wr/N15_inv_2 (bmsINV).
I: Constant propagation done on u_ram_wr/N15_inv_3 (bmsINV).
Executing : mod-gen successfully. Time elapsed: 0.013s wall, 0.016s user + 0.000s system = 0.016s CPU (124.5%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.015s wall, 0.016s user + 0.000s system = 0.016s CPU (103.0%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.021s wall, 0.031s user + 0.000s system = 0.031s CPU (151.5%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net N0_0
W: Unable to honor max fanout constraint for gtp_inv driven net N0_0

Cell Usage:
GTP_DFF_C                    30 uses
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      2 uses
GTP_LUT2                      6 uses
GTP_LUT3                      4 uses
GTP_LUT4                      4 uses
GTP_LUT5                      4 uses
GTP_LUT5CARRY                17 uses
GTP_PLL_E1                    1 use

I/O ports: 33
GTP_INBUF                   2 uses
GTP_OUTBUF                 31 uses

Mapping Summary:
Total LUTs: 37 of 17536 (0.21%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 37
Total Registers: 30 of 26304 (0.11%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.5 of 48 (1.04%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 33 of 240 (13.75%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 1        | 0                 1
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 19
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                30
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'ip_2port_ram' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ip_2port_ram_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'clk_25m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_50m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'locked' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_addr_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_addr_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_addr_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_addr_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_addr_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_en_tb' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_addr_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_addr_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_addr_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_addr_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_addr_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_data_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_data_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_data_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_data_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_data_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_data_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_data_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_data_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_en_tb' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:1s
Action synthesize: Process CPU time elapsed is 0h:0m:1s
Current time: Tue Oct 11 17:06:52 2022
Action synthesize: Peak memory pool usage is 228 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Oct 11 17:06:52 2022
Compiling architecture definition.
Analyzing project file 'C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ip_2port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

License checkout: fabric_inserter
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
Flattening design 'ip_2port_ram'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net nt_clk_50m in design, driver pin CLKOUT0(instance u_pll_clk/u_pll_e1) -> load pin CLKA(instance ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K).
I: The instance clkbufg_6(GTP_CLKBUFG) has been inserted on the net nt_clk_25m in design, driver pin CLKOUT1(instance u_pll_clk/u_pll_e1) -> load pin CLKB(instance ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K).
I: The instance clkbufg_7(GTP_CLKBUFG) has been inserted on the net u_CORES/capt_o in design, driver pin CAPDR(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_ram_rd/N15_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_ram_wr/N15_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_ram_wr/N30_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N257_1_0/gateop, insts:11.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N276_1.fsub_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N309_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N318_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N164_1_1/gateop, insts:6.
Device mapping done.
Total device mapping takes 0.09 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 666      | 26304         | 3                  
| LUT                   | 650      | 17536         | 4                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 4.5      | 48            | 10                 
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 33       | 240           | 14                 
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 6             | 17                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 4             | 25                 
| START                 | 0        | 1             | 0                  
| USCM                  | 5        | 20            | 25                 
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'ip_2port_ram' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/device_map/ip_2port_ram.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:12s
Action dev_map: CPU time elapsed is 0h:0m:2s
Action dev_map: Process CPU time elapsed is 0h:0m:2s
Current time: Tue Oct 11 17:07:03 2022
Action dev_map: Peak memory pool usage is 227 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Oct 11 17:07:04 2022
Compiling architecture definition.
Analyzing project file 'C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ip_2port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {sys_clk} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=G5 VCCIO=1.5 IOSTANDARD=LVCMOS15 NONE=TRUE
Executing : def_port {sys_rst_n} LOC=G5 VCCIO=1.5 IOSTANDARD=LVCMOS15 NONE=TRUE successfully
W: ConstraintEditor-4019: Port 'clk_25m' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_50m' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'locked' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_addr_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_addr_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_addr_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_addr_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_addr_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_en_tb' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_addr_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_addr_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_addr_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_addr_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_addr_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_en_tb' unspecified I/O constraint.
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_48_328.
Mapping instance u_pll_clk/u_pll_e1/goppll to PLL_82_319.
Phase 1.1 1st GP placement started.
Design Utilization : 4%.
Wirelength after clock region global placement is 4937.
1st GP placement takes 1.06 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_5/gopclkbufg to USCM_74_105.
Mapping instance clkbufg_6/gopclkbufg to USCM_74_106.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_48_328 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_4/gopclkbufg to USCM_74_107.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_48_328 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_7/gopclkbufg to USCM_74_108.
Clock placement takes 0.77 sec.

Pre global placement takes 2.47 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_241.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_74_107.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_74_105.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_74_106.
Placed fixed instance clkbufg_7/gopclkbufg on USCM_74_108.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_48_328.
Placed fixed instance u_pll_clk/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 14853.
	1 iterations finished.
	Final slack 14853.
Super clustering done.
Design Utilization : 4%.
2nd GP placement takes 0.53 sec.

Wirelength after global placement is 4272.
Global placement takes 0.55 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 5197.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 14853.
	1 iterations finished.
	Final slack 14853.
Super clustering done.
Design Utilization : 4%.
3rd GP placement takes 0.52 sec.

Wirelength after post global placement is 4971.
Post global placement takes 0.52 sec.

Phase 4 Legalization started.
The average distance in LP is 1.108374.
Wirelength after legalization is 5662.
Legalization takes 0.03 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 14950.
Replication placement takes 0.05 sec.

Wirelength after replication placement is 5662.
Phase 5.2 DP placement started.
Legalized cost 14950.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.03 sec.

Wirelength after detailed placement is 5662.
Timing-driven detailed placement takes 0.08 sec.

Worst slack is 16717, TNS after placement is 0.
Placement done.
Total placement takes 3.88 sec.
Finished placement. (CPU time elapsed 0h:00m:03s)

Routing started.
Building routing graph takes 0.44 sec.
Worst slack is 16717, TNS before global route is 0.
Processing design graph takes 0.09 sec.
Total memory for routing:
	47.497265 M.
Total nets for routing : 1074.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 175 nets, it takes 0.00 sec.
Unrouted nets 246 at the end of iteration 0.
Unrouted nets 110 at the end of iteration 1.
Unrouted nets 50 at the end of iteration 2.
Unrouted nets 17 at the end of iteration 3.
Unrouted nets 9 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 1 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 1 at the end of iteration 9.
Unrouted nets 1 at the end of iteration 10.
Unrouted nets 1 at the end of iteration 11.
Unrouted nets 1 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 1 at the end of iteration 17.
Unrouted nets 0 at the end of iteration 18.
Global Routing step 2 processed 350 nets, it takes 0.83 sec.
Unrouted nets 4 at the end of iteration 0.
Unrouted nets 4 at the end of iteration 1.
Unrouted nets 1 at the end of iteration 2.
Unrouted nets 1 at the end of iteration 3.
Unrouted nets 1 at the end of iteration 4.
Unrouted nets 1 at the end of iteration 5.
Unrouted nets 1 at the end of iteration 6.
Unrouted nets 1 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 1 at the end of iteration 9.
Unrouted nets 0 at the end of iteration 10.
Global Routing step 3 processed 18 nets, it takes 0.02 sec.
Global routing takes 0.86 sec.
Total 1096 subnets.
    forward max bucket size 18521 , backward 255.
        Unrouted nets 501 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.187500 sec.
    forward max bucket size 18526 , backward 229.
        Unrouted nets 386 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.093750 sec.
    forward max bucket size 17441 , backward 137.
        Unrouted nets 315 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.093750 sec.
    forward max bucket size 72 , backward 82.
        Unrouted nets 237 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 30 , backward 41.
        Unrouted nets 150 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 73 , backward 51.
        Unrouted nets 98 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 87 , backward 215.
        Unrouted nets 58 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 103 , backward 327.
        Unrouted nets 36 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 37.
        Unrouted nets 13 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 31.
        Unrouted nets 9 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 30.
        Unrouted nets 0 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
Detailed routing takes 10 iterations
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to clkbufg_7/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
Detailed routing takes 0.45 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.06 sec.
Hold violation fix iter 0 takes 0.42 sec, total_step_forward 131592.
Incremental timing analysis takes 0.06 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 8.
Incremental timing analysis takes 0.05 sec.
Hold violation fix iter 2 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 3 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.72 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.08 sec.
Used SRB routing arc is 8752.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 2.80 sec.

C: Place-2025: The VCCIO 1.5 in BANK BANKL1 is incompatible.

Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 2        | 6             | 34                 
| Use of CLMA              | 214      | 3274          | 7                  
|   FF                     | 522      | 19644         | 3                  
|   LUT                    | 520      | 13096         | 4                  
|   LUT-FF pairs           | 326      | 13096         | 3                  
| Use of CLMS              | 59       | 1110          | 6                  
|   FF                     | 144      | 6660          | 3                  
|   LUT                    | 147      | 4440          | 4                  
|   LUT-FF pairs           | 90       | 4440          | 3                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 4.5      | 48            | 10                 
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 33       | 240           | 14                 
|   IOBD                   | 18       | 120           | 15                 
|   IOBR                   | 2        | 6             | 34                 
|   IOBS                   | 13       | 114           | 12                 
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 33       | 240           | 14                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 1        | 4             | 25                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 7        | 20            | 35                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:02s)
Design 'ip_2port_ram' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:10s)
Action pnr: Real time elapsed is 0h:0m:12s
Action pnr: CPU time elapsed is 0h:0m:11s
Action pnr: Process CPU time elapsed is 0h:0m:11s
Current time: Tue Oct 11 17:07:15 2022
Action pnr: Peak memory pool usage is 631 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Oct 11 17:07:15 2022
Compiling architecture definition.
Analyzing project file 'C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ip_2port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'clk_25m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_50m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'locked' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_addr_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_addr_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_addr_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_addr_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_addr_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_en_tb' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_addr_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_addr_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_addr_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_addr_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_addr_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_data_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_data_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_data_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_data_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_data_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_data_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_data_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_data_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_en_tb' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:6s
Action report_timing: CPU time elapsed is 0h:0m:4s
Action report_timing: Process CPU time elapsed is 0h:0m:4s
Current time: Tue Oct 11 17:07:20 2022
Action report_timing: Peak memory pool usage is 650 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Oct 11 17:07:20 2022
Compiling architecture definition.
Analyzing project file 'C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/ip_2port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.140625 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/ch/Desktop/2022.1/ip_2port_ram/prj/generate_bitstream/ip_2port_ram.sbit"
Generate programming file takes 1.640625 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:6s
Action gen_bit_stream: CPU time elapsed is 0h:0m:4s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:4s
Current time: Tue Oct 11 17:07:25 2022
Action gen_bit_stream: Peak memory pool usage is 352 MB
Process "Generate Bitstream" done.
