<strong>vhdl-model-map</strong> is a variable defined in `<code>vhdl-mode.el</code>'.<br/>
Its value is shown below.<br/>
<br/>
  This variable may be risky if used as a file-local variable.<br/>
<br/>
Documentation:<br/>
Keymap for VHDL models.<br/>
<br/>
Value: (keymap<br/>
 (11 . vhdl-compose-components-package)<br/>
 (6 . vhdl-compose-configuration)<br/>
 (23 . vhdl-compose-wire-components)<br/>
 (16 . vhdl-compose-place-component)<br/>
 (14 . vhdl-compose-new-component)<br/>
 (19 . vhdl-stutter-mode)<br/>
 (5 . vhdl-electric-mode)<br/>
 (101 . vhdl-model-example-model))<br/>
<br/>
