// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="imgproc,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7vx690tffg1761-3,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=8.709000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=64,HLS_SYN_DSP=40,HLS_SYN_FF=4485,HLS_SYN_LUT=9300,HLS_VERSION=2018_2}" *)

module imgproc (
        ap_clk,
        ap_rst_n,
        S_AXIS_TDATA,
        S_AXIS_TKEEP,
        S_AXIS_TSTRB,
        S_AXIS_TUSER,
        S_AXIS_TLAST,
        S_AXIS_TID,
        S_AXIS_TDEST,
        M_AXIS_TDATA,
        M_AXIS_TKEEP,
        M_AXIS_TSTRB,
        M_AXIS_TUSER,
        M_AXIS_TLAST,
        M_AXIS_TID,
        M_AXIS_TDEST,
        rows0,
        cols0,
        rows1,
        cols1,
        S_AXIS_TVALID,
        S_AXIS_TREADY,
        ap_done,
        M_AXIS_TVALID,
        M_AXIS_TREADY,
        ap_start,
        ap_ready,
        ap_idle
);


input   ap_clk;
input   ap_rst_n;
input  [7:0] S_AXIS_TDATA;
input  [0:0] S_AXIS_TKEEP;
input  [0:0] S_AXIS_TSTRB;
input  [0:0] S_AXIS_TUSER;
input  [0:0] S_AXIS_TLAST;
input  [0:0] S_AXIS_TID;
input  [0:0] S_AXIS_TDEST;
output  [7:0] M_AXIS_TDATA;
output  [0:0] M_AXIS_TKEEP;
output  [0:0] M_AXIS_TSTRB;
output  [0:0] M_AXIS_TUSER;
output  [0:0] M_AXIS_TLAST;
output  [0:0] M_AXIS_TID;
output  [0:0] M_AXIS_TDEST;
input  [31:0] rows0;
input  [31:0] cols0;
output  [31:0] rows1;
output  [31:0] cols1;
input   S_AXIS_TVALID;
output   S_AXIS_TREADY;
output   ap_done;
output   M_AXIS_TVALID;
input   M_AXIS_TREADY;
input   ap_start;
output   ap_ready;
output   ap_idle;

 reg    ap_rst_n_inv;
wire   [7:0] arr0_val_i_q0;
wire   [7:0] arr0_val_i_q1;
wire   [7:0] arr0_val_t_q0;
wire   [7:0] arr0_val_t_q1;
wire   [7:0] arr1_val_i_q0;
wire   [7:0] arr1_val_t_q0;
wire    Block_Mat_exit20_pro_U0_ap_start;
wire    Block_Mat_exit20_pro_U0_ap_done;
wire    Block_Mat_exit20_pro_U0_ap_continue;
wire    Block_Mat_exit20_pro_U0_ap_idle;
wire    Block_Mat_exit20_pro_U0_ap_ready;
wire   [31:0] Block_Mat_exit20_pro_U0_mat0_rows_V_out_din;
wire    Block_Mat_exit20_pro_U0_mat0_rows_V_out_write;
wire   [31:0] Block_Mat_exit20_pro_U0_mat0_cols_V_out_din;
wire    Block_Mat_exit20_pro_U0_mat0_cols_V_out_write;
wire    AXIvideo2Mat_U0_ap_start;
wire    AXIvideo2Mat_U0_ap_done;
wire    AXIvideo2Mat_U0_ap_continue;
wire    AXIvideo2Mat_U0_ap_idle;
wire    AXIvideo2Mat_U0_ap_ready;
wire    AXIvideo2Mat_U0_start_out;
wire    AXIvideo2Mat_U0_start_write;
wire    AXIvideo2Mat_U0_S_AXIS_TREADY;
wire    AXIvideo2Mat_U0_img_rows_V_read;
wire    AXIvideo2Mat_U0_img_cols_V_read;
wire   [7:0] AXIvideo2Mat_U0_img_data_stream_V_din;
wire    AXIvideo2Mat_U0_img_data_stream_V_write;
wire   [31:0] AXIvideo2Mat_U0_img_rows_V_out_din;
wire    AXIvideo2Mat_U0_img_rows_V_out_write;
wire   [31:0] AXIvideo2Mat_U0_img_cols_V_out_din;
wire    AXIvideo2Mat_U0_img_cols_V_out_write;
wire    Block_Mat_exit2022_p_U0_ap_start;
wire    Block_Mat_exit2022_p_U0_ap_done;
wire    Block_Mat_exit2022_p_U0_ap_continue;
wire    Block_Mat_exit2022_p_U0_ap_idle;
wire    Block_Mat_exit2022_p_U0_ap_ready;
wire    Block_Mat_exit2022_p_U0_mat0_rows_V_read;
wire    Block_Mat_exit2022_p_U0_mat0_cols_V_read;
wire    Block_Mat_exit2022_p_U0_mat0_data_stream_0_V_read;
wire   [15:0] Block_Mat_exit2022_p_U0_arr0_val_address0;
wire    Block_Mat_exit2022_p_U0_arr0_val_ce0;
wire    Block_Mat_exit2022_p_U0_arr0_val_we0;
wire   [7:0] Block_Mat_exit2022_p_U0_arr0_val_d0;
wire   [31:0] Block_Mat_exit2022_p_U0_arr0_rows_out_din;
wire    Block_Mat_exit2022_p_U0_arr0_rows_out_write;
wire   [31:0] Block_Mat_exit2022_p_U0_arr0_cols_out_din;
wire    Block_Mat_exit2022_p_U0_arr0_cols_out_write;
wire   [31:0] Block_Mat_exit2022_p_U0_ap_return_0;
wire   [1:0] Block_Mat_exit2022_p_U0_ap_return_1;
wire    ap_channel_done_tmp_5_loc_channel;
wire    tmp_5_loc_channel_full_n;
reg    ap_sync_reg_channel_write_tmp_5_loc_channel;
wire    ap_sync_channel_write_tmp_5_loc_channel;
wire    ap_channel_done_tmp_4_loc_channel;
wire    tmp_4_loc_channel_full_n;
reg    ap_sync_reg_channel_write_tmp_4_loc_channel;
wire    ap_sync_channel_write_tmp_4_loc_channel;
wire    ap_channel_done_arr0_val;
wire    Block_Mat_exit2022_p_U0_arr0_val_full_n;
reg    ap_sync_reg_channel_write_arr0_val;
wire    ap_sync_channel_write_arr0_val;
wire    Resize_U0_ap_start;
wire    Resize_U0_ap_done;
wire    Resize_U0_ap_continue;
wire    Resize_U0_ap_idle;
wire    Resize_U0_ap_ready;
wire    Resize_U0_start_out;
wire    Resize_U0_start_write;
wire   [15:0] Resize_U0_src_val_address0;
wire    Resize_U0_src_val_ce0;
wire   [15:0] Resize_U0_src_val_address1;
wire    Resize_U0_src_val_ce1;
wire    Resize_U0_src_rows_read;
wire    Resize_U0_src_cols_read;
wire   [15:0] Resize_U0_dst_val_address0;
wire    Resize_U0_dst_val_ce0;
wire    Resize_U0_dst_val_we0;
wire   [7:0] Resize_U0_dst_val_d0;
wire   [31:0] Resize_U0_dst_rows_din;
wire    Resize_U0_dst_rows_write;
wire   [31:0] Resize_U0_dst_cols_din;
wire    Resize_U0_dst_cols_write;
wire    ap_channel_done_arr1_val;
wire    Resize_U0_dst_val_full_n;
wire    Block_Mat_exit2027_p_U0_ap_start;
wire    Block_Mat_exit2027_p_U0_ap_done;
wire    Block_Mat_exit2027_p_U0_ap_continue;
wire    Block_Mat_exit2027_p_U0_ap_idle;
wire    Block_Mat_exit2027_p_U0_ap_ready;
wire    Block_Mat_exit2027_p_U0_arr1_rows_read;
wire   [31:0] Block_Mat_exit2027_p_U0_rows1;
wire    Block_Mat_exit2027_p_U0_rows1_ap_vld;
wire   [31:0] Block_Mat_exit2027_p_U0_arr1_rows_out_din;
wire    Block_Mat_exit2027_p_U0_arr1_rows_out_write;
wire   [31:0] Block_Mat_exit2027_p_U0_ap_return;
wire    ap_channel_done_val_assign_loc_chann;
wire    val_assign_loc_chann_full_n;
reg    ap_sync_reg_channel_write_val_assign_loc_chann;
wire    ap_sync_channel_write_val_assign_loc_chann;
wire    ap_sync_continue;
wire    Block_Mat_exit2030_p_U0_ap_start;
wire    Block_Mat_exit2030_p_U0_ap_done;
wire    Block_Mat_exit2030_p_U0_ap_continue;
wire    Block_Mat_exit2030_p_U0_ap_idle;
wire    Block_Mat_exit2030_p_U0_ap_ready;
wire    Block_Mat_exit2030_p_U0_arr1_cols_read;
wire   [31:0] Block_Mat_exit2030_p_U0_cols1;
wire    Block_Mat_exit2030_p_U0_cols1_ap_vld;
wire   [31:0] Block_Mat_exit2030_p_U0_arr1_cols_out_din;
wire    Block_Mat_exit2030_p_U0_arr1_cols_out_write;
wire   [31:0] Block_Mat_exit2030_p_U0_ap_return_0;
wire   [31:0] Block_Mat_exit2030_p_U0_ap_return_1;
wire    ap_channel_done_param1_val_1_V;
wire    param1_val_1_V_full_n;
reg    ap_sync_reg_channel_write_param1_val_1_V;
wire    ap_sync_channel_write_param1_val_1_V;
wire    ap_channel_done_param1_val_0_V;
wire    param1_val_0_V_full_n;
reg    ap_sync_reg_channel_write_param1_val_0_V;
wire    ap_sync_channel_write_param1_val_0_V;
wire    Array2D2Mat_U0_ap_start;
wire    Array2D2Mat_U0_ap_done;
wire    Array2D2Mat_U0_ap_continue;
wire    Array2D2Mat_U0_ap_idle;
wire    Array2D2Mat_U0_ap_ready;
wire    Array2D2Mat_U0_start_out;
wire    Array2D2Mat_U0_start_write;
wire   [15:0] Array2D2Mat_U0_arr_val_address0;
wire    Array2D2Mat_U0_arr_val_ce0;
wire    Array2D2Mat_U0_arr_rows_read;
wire    Array2D2Mat_U0_arr_cols_read;
wire   [7:0] Array2D2Mat_U0_mat_data_stream_V_din;
wire    Array2D2Mat_U0_mat_data_stream_V_write;
wire   [31:0] Array2D2Mat_U0_mat_rows_V_din;
wire    Array2D2Mat_U0_mat_rows_V_write;
wire   [31:0] Array2D2Mat_U0_mat_cols_V_din;
wire    Array2D2Mat_U0_mat_cols_V_write;
wire    Mat2AXIvideo_U0_ap_start;
wire    Mat2AXIvideo_U0_ap_done;
wire    Mat2AXIvideo_U0_ap_continue;
wire    Mat2AXIvideo_U0_ap_idle;
wire    Mat2AXIvideo_U0_ap_ready;
wire    Mat2AXIvideo_U0_img_rows_V_read;
wire    Mat2AXIvideo_U0_img_cols_V_read;
wire    Mat2AXIvideo_U0_img_data_stream_V_read;
wire   [7:0] Mat2AXIvideo_U0_M_AXIS_TDATA;
wire    Mat2AXIvideo_U0_M_AXIS_TVALID;
wire   [0:0] Mat2AXIvideo_U0_M_AXIS_TKEEP;
wire   [0:0] Mat2AXIvideo_U0_M_AXIS_TSTRB;
wire   [0:0] Mat2AXIvideo_U0_M_AXIS_TUSER;
wire   [0:0] Mat2AXIvideo_U0_M_AXIS_TLAST;
wire   [0:0] Mat2AXIvideo_U0_M_AXIS_TID;
wire   [0:0] Mat2AXIvideo_U0_M_AXIS_TDEST;
wire    arr0_val_i_full_n;
wire    arr0_val_t_empty_n;
wire   [7:0] arr0_val_t_d1;
wire    arr0_val_t_we1;
wire    arr1_val_i_full_n;
wire    arr1_val_t_empty_n;
wire    mat0_rows_V_c_full_n;
wire   [31:0] mat0_rows_V_c_dout;
wire    mat0_rows_V_c_empty_n;
wire    mat0_cols_V_c_full_n;
wire   [31:0] mat0_cols_V_c_dout;
wire    mat0_cols_V_c_empty_n;
wire    mat0_data_stream_0_s_full_n;
wire   [7:0] mat0_data_stream_0_s_dout;
wire    mat0_data_stream_0_s_empty_n;
wire    mat0_rows_V_c41_full_n;
wire   [31:0] mat0_rows_V_c41_dout;
wire    mat0_rows_V_c41_empty_n;
wire    mat0_cols_V_c42_full_n;
wire   [31:0] mat0_cols_V_c42_dout;
wire    mat0_cols_V_c42_empty_n;
wire    arr0_rows_c_full_n;
wire   [31:0] arr0_rows_c_dout;
wire    arr0_rows_c_empty_n;
wire    arr0_cols_c_full_n;
wire   [31:0] arr0_cols_c_dout;
wire    arr0_cols_c_empty_n;
wire   [31:0] tmp_4_loc_channel_dout;
wire    tmp_4_loc_channel_empty_n;
wire   [1:0] tmp_5_loc_channel_dout;
wire    tmp_5_loc_channel_empty_n;
wire    arr1_rows_c_full_n;
wire   [31:0] arr1_rows_c_dout;
wire    arr1_rows_c_empty_n;
wire    arr1_cols_c_full_n;
wire   [31:0] arr1_cols_c_dout;
wire    arr1_cols_c_empty_n;
wire    arr1_rows_c43_full_n;
wire   [31:0] arr1_rows_c43_dout;
wire    arr1_rows_c43_empty_n;
wire   [31:0] val_assign_loc_chann_dout;
wire    val_assign_loc_chann_empty_n;
wire    arr1_cols_c44_full_n;
wire   [31:0] arr1_cols_c44_dout;
wire    arr1_cols_c44_empty_n;
wire   [31:0] param1_val_0_V_dout;
wire    param1_val_0_V_empty_n;
wire   [31:0] param1_val_1_V_dout;
wire    param1_val_1_V_empty_n;
wire    mat1_data_stream_0_s_full_n;
wire   [7:0] mat1_data_stream_0_s_dout;
wire    mat1_data_stream_0_s_empty_n;
wire    mat1_rows_V_c_full_n;
wire   [31:0] mat1_rows_V_c_dout;
wire    mat1_rows_V_c_empty_n;
wire    mat1_cols_V_c_full_n;
wire   [31:0] mat1_cols_V_c_dout;
wire    mat1_cols_V_c_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
wire    ap_sync_AXIvideo2Mat_U0_ap_ready;
reg   [1:0] AXIvideo2Mat_U0_ap_ready_count;
reg    ap_sync_reg_Block_Mat_exit20_pro_U0_ap_ready;
wire    ap_sync_Block_Mat_exit20_pro_U0_ap_ready;
reg   [1:0] Block_Mat_exit20_pro_U0_ap_ready_count;
wire    Block_Mat_exit20_pro_U0_start_full_n;
wire    Block_Mat_exit20_pro_U0_start_write;
wire   [0:0] start_for_Block_Mat_exit2022_p_U0_din;
wire    start_for_Block_Mat_exit2022_p_U0_full_n;
wire   [0:0] start_for_Block_Mat_exit2022_p_U0_dout;
wire    start_for_Block_Mat_exit2022_p_U0_empty_n;
wire    Block_Mat_exit2022_p_U0_start_full_n;
wire    Block_Mat_exit2022_p_U0_start_write;
wire   [0:0] start_for_Block_Mat_exit2027_p_U0_din;
wire    start_for_Block_Mat_exit2027_p_U0_full_n;
wire   [0:0] start_for_Block_Mat_exit2027_p_U0_dout;
wire    start_for_Block_Mat_exit2027_p_U0_empty_n;
wire    Block_Mat_exit2027_p_U0_start_full_n;
wire    Block_Mat_exit2027_p_U0_start_write;
wire    Block_Mat_exit2030_p_U0_start_full_n;
wire    Block_Mat_exit2030_p_U0_start_write;
wire   [0:0] start_for_Mat2AXIvideo_U0_din;
wire    start_for_Mat2AXIvideo_U0_full_n;
wire   [0:0] start_for_Mat2AXIvideo_U0_dout;
wire    start_for_Mat2AXIvideo_U0_empty_n;
wire    Mat2AXIvideo_U0_start_full_n;
wire    Mat2AXIvideo_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_tmp_5_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_tmp_4_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_arr0_val = 1'b0;
#0 ap_sync_reg_channel_write_val_assign_loc_chann = 1'b0;
#0 ap_sync_reg_channel_write_param1_val_1_V = 1'b0;
#0 ap_sync_reg_channel_write_param1_val_0_V = 1'b0;
#0 ap_sync_reg_AXIvideo2Mat_U0_ap_ready = 1'b0;
#0 AXIvideo2Mat_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_Block_Mat_exit20_pro_U0_ap_ready = 1'b0;
#0 Block_Mat_exit20_pro_U0_ap_ready_count = 2'd0;
end

imgproc_arr0_val #(
    .DataWidth( 8 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
arr0_val_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Block_Mat_exit2022_p_U0_arr0_val_address0),
    .i_ce0(Block_Mat_exit2022_p_U0_arr0_val_ce0),
    .i_we0(Block_Mat_exit2022_p_U0_arr0_val_we0),
    .i_d0(Block_Mat_exit2022_p_U0_arr0_val_d0),
    .i_q0(arr0_val_i_q0),
    .i_address1(16'd0),
    .i_ce1(1'b0),
    .i_q1(arr0_val_i_q1),
    .t_address0(Resize_U0_src_val_address0),
    .t_ce0(Resize_U0_src_val_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(arr0_val_t_q0),
    .t_address1(Resize_U0_src_val_address1),
    .t_ce1(Resize_U0_src_val_ce1),
    .t_q1(arr0_val_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(arr0_val_i_full_n),
    .i_write(ap_channel_done_arr0_val),
    .t_empty_n(arr0_val_t_empty_n),
    .t_read(Resize_U0_ap_ready)
);

imgproc_arr1_val #(
    .DataWidth( 8 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
arr1_val_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Resize_U0_dst_val_address0),
    .i_ce0(Resize_U0_dst_val_ce0),
    .i_we0(Resize_U0_dst_val_we0),
    .i_d0(Resize_U0_dst_val_d0),
    .i_q0(arr1_val_i_q0),
    .t_address0(Array2D2Mat_U0_arr_val_address0),
    .t_ce0(Array2D2Mat_U0_arr_val_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(arr1_val_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(arr1_val_i_full_n),
    .i_write(Resize_U0_ap_done),
    .t_empty_n(arr1_val_t_empty_n),
    .t_read(Array2D2Mat_U0_ap_ready)
);

Block_Mat_exit20_pro Block_Mat_exit20_pro_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_Mat_exit20_pro_U0_ap_start),
    .ap_done(Block_Mat_exit20_pro_U0_ap_done),
    .ap_continue(Block_Mat_exit20_pro_U0_ap_continue),
    .ap_idle(Block_Mat_exit20_pro_U0_ap_idle),
    .ap_ready(Block_Mat_exit20_pro_U0_ap_ready),
    .rows0(rows0),
    .cols0(cols0),
    .mat0_rows_V_out_din(Block_Mat_exit20_pro_U0_mat0_rows_V_out_din),
    .mat0_rows_V_out_full_n(mat0_rows_V_c_full_n),
    .mat0_rows_V_out_write(Block_Mat_exit20_pro_U0_mat0_rows_V_out_write),
    .mat0_cols_V_out_din(Block_Mat_exit20_pro_U0_mat0_cols_V_out_din),
    .mat0_cols_V_out_full_n(mat0_cols_V_c_full_n),
    .mat0_cols_V_out_write(Block_Mat_exit20_pro_U0_mat0_cols_V_out_write)
);

AXIvideo2Mat AXIvideo2Mat_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(AXIvideo2Mat_U0_ap_start),
    .start_full_n(start_for_Block_Mat_exit2022_p_U0_full_n),
    .ap_done(AXIvideo2Mat_U0_ap_done),
    .ap_continue(AXIvideo2Mat_U0_ap_continue),
    .ap_idle(AXIvideo2Mat_U0_ap_idle),
    .ap_ready(AXIvideo2Mat_U0_ap_ready),
    .start_out(AXIvideo2Mat_U0_start_out),
    .start_write(AXIvideo2Mat_U0_start_write),
    .S_AXIS_TDATA(S_AXIS_TDATA),
    .S_AXIS_TVALID(S_AXIS_TVALID),
    .S_AXIS_TREADY(AXIvideo2Mat_U0_S_AXIS_TREADY),
    .S_AXIS_TKEEP(S_AXIS_TKEEP),
    .S_AXIS_TSTRB(S_AXIS_TSTRB),
    .S_AXIS_TUSER(S_AXIS_TUSER),
    .S_AXIS_TLAST(S_AXIS_TLAST),
    .S_AXIS_TID(S_AXIS_TID),
    .S_AXIS_TDEST(S_AXIS_TDEST),
    .img_rows_V_dout(mat0_rows_V_c_dout),
    .img_rows_V_empty_n(mat0_rows_V_c_empty_n),
    .img_rows_V_read(AXIvideo2Mat_U0_img_rows_V_read),
    .img_cols_V_dout(mat0_cols_V_c_dout),
    .img_cols_V_empty_n(mat0_cols_V_c_empty_n),
    .img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
    .img_data_stream_V_din(AXIvideo2Mat_U0_img_data_stream_V_din),
    .img_data_stream_V_full_n(mat0_data_stream_0_s_full_n),
    .img_data_stream_V_write(AXIvideo2Mat_U0_img_data_stream_V_write),
    .img_rows_V_out_din(AXIvideo2Mat_U0_img_rows_V_out_din),
    .img_rows_V_out_full_n(mat0_rows_V_c41_full_n),
    .img_rows_V_out_write(AXIvideo2Mat_U0_img_rows_V_out_write),
    .img_cols_V_out_din(AXIvideo2Mat_U0_img_cols_V_out_din),
    .img_cols_V_out_full_n(mat0_cols_V_c42_full_n),
    .img_cols_V_out_write(AXIvideo2Mat_U0_img_cols_V_out_write)
);

Block_Mat_exit2022_p Block_Mat_exit2022_p_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_Mat_exit2022_p_U0_ap_start),
    .ap_done(Block_Mat_exit2022_p_U0_ap_done),
    .ap_continue(Block_Mat_exit2022_p_U0_ap_continue),
    .ap_idle(Block_Mat_exit2022_p_U0_ap_idle),
    .ap_ready(Block_Mat_exit2022_p_U0_ap_ready),
    .mat0_rows_V_dout(mat0_rows_V_c41_dout),
    .mat0_rows_V_empty_n(mat0_rows_V_c41_empty_n),
    .mat0_rows_V_read(Block_Mat_exit2022_p_U0_mat0_rows_V_read),
    .mat0_cols_V_dout(mat0_cols_V_c42_dout),
    .mat0_cols_V_empty_n(mat0_cols_V_c42_empty_n),
    .mat0_cols_V_read(Block_Mat_exit2022_p_U0_mat0_cols_V_read),
    .mat0_data_stream_0_V_dout(mat0_data_stream_0_s_dout),
    .mat0_data_stream_0_V_empty_n(mat0_data_stream_0_s_empty_n),
    .mat0_data_stream_0_V_read(Block_Mat_exit2022_p_U0_mat0_data_stream_0_V_read),
    .arr0_val_address0(Block_Mat_exit2022_p_U0_arr0_val_address0),
    .arr0_val_ce0(Block_Mat_exit2022_p_U0_arr0_val_ce0),
    .arr0_val_we0(Block_Mat_exit2022_p_U0_arr0_val_we0),
    .arr0_val_d0(Block_Mat_exit2022_p_U0_arr0_val_d0),
    .arr0_rows_out_din(Block_Mat_exit2022_p_U0_arr0_rows_out_din),
    .arr0_rows_out_full_n(arr0_rows_c_full_n),
    .arr0_rows_out_write(Block_Mat_exit2022_p_U0_arr0_rows_out_write),
    .arr0_cols_out_din(Block_Mat_exit2022_p_U0_arr0_cols_out_din),
    .arr0_cols_out_full_n(arr0_cols_c_full_n),
    .arr0_cols_out_write(Block_Mat_exit2022_p_U0_arr0_cols_out_write),
    .ap_return_0(Block_Mat_exit2022_p_U0_ap_return_0),
    .ap_return_1(Block_Mat_exit2022_p_U0_ap_return_1)
);

Resize Resize_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Resize_U0_ap_start),
    .start_full_n(start_for_Block_Mat_exit2027_p_U0_full_n),
    .ap_done(Resize_U0_ap_done),
    .ap_continue(Resize_U0_ap_continue),
    .ap_idle(Resize_U0_ap_idle),
    .ap_ready(Resize_U0_ap_ready),
    .start_out(Resize_U0_start_out),
    .start_write(Resize_U0_start_write),
    .src_val_address0(Resize_U0_src_val_address0),
    .src_val_ce0(Resize_U0_src_val_ce0),
    .src_val_q0(arr0_val_t_q0),
    .src_val_address1(Resize_U0_src_val_address1),
    .src_val_ce1(Resize_U0_src_val_ce1),
    .src_val_q1(arr0_val_t_q1),
    .src_rows_dout(arr0_rows_c_dout),
    .src_rows_empty_n(arr0_rows_c_empty_n),
    .src_rows_read(Resize_U0_src_rows_read),
    .src_cols_dout(arr0_cols_c_dout),
    .src_cols_empty_n(arr0_cols_c_empty_n),
    .src_cols_read(Resize_U0_src_cols_read),
    .dst_val_address0(Resize_U0_dst_val_address0),
    .dst_val_ce0(Resize_U0_dst_val_ce0),
    .dst_val_we0(Resize_U0_dst_val_we0),
    .dst_val_d0(Resize_U0_dst_val_d0),
    .scale(tmp_4_loc_channel_dout),
    .method(tmp_5_loc_channel_dout),
    .dst_rows_din(Resize_U0_dst_rows_din),
    .dst_rows_full_n(arr1_rows_c_full_n),
    .dst_rows_write(Resize_U0_dst_rows_write),
    .dst_cols_din(Resize_U0_dst_cols_din),
    .dst_cols_full_n(arr1_cols_c_full_n),
    .dst_cols_write(Resize_U0_dst_cols_write)
);

Block_Mat_exit2027_p Block_Mat_exit2027_p_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_Mat_exit2027_p_U0_ap_start),
    .ap_done(Block_Mat_exit2027_p_U0_ap_done),
    .ap_continue(Block_Mat_exit2027_p_U0_ap_continue),
    .ap_idle(Block_Mat_exit2027_p_U0_ap_idle),
    .ap_ready(Block_Mat_exit2027_p_U0_ap_ready),
    .arr1_rows_dout(arr1_rows_c_dout),
    .arr1_rows_empty_n(arr1_rows_c_empty_n),
    .arr1_rows_read(Block_Mat_exit2027_p_U0_arr1_rows_read),
    .rows1(Block_Mat_exit2027_p_U0_rows1),
    .rows1_ap_vld(Block_Mat_exit2027_p_U0_rows1_ap_vld),
    .arr1_rows_out_din(Block_Mat_exit2027_p_U0_arr1_rows_out_din),
    .arr1_rows_out_full_n(arr1_rows_c43_full_n),
    .arr1_rows_out_write(Block_Mat_exit2027_p_U0_arr1_rows_out_write),
    .ap_return(Block_Mat_exit2027_p_U0_ap_return)
);

Block_Mat_exit2030_p Block_Mat_exit2030_p_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_Mat_exit2030_p_U0_ap_start),
    .ap_done(Block_Mat_exit2030_p_U0_ap_done),
    .ap_continue(Block_Mat_exit2030_p_U0_ap_continue),
    .ap_idle(Block_Mat_exit2030_p_U0_ap_idle),
    .ap_ready(Block_Mat_exit2030_p_U0_ap_ready),
    .arr1_cols_dout(arr1_cols_c_dout),
    .arr1_cols_empty_n(arr1_cols_c_empty_n),
    .arr1_cols_read(Block_Mat_exit2030_p_U0_arr1_cols_read),
    .cols1(Block_Mat_exit2030_p_U0_cols1),
    .cols1_ap_vld(Block_Mat_exit2030_p_U0_cols1_ap_vld),
    .p_read(val_assign_loc_chann_dout),
    .arr1_cols_out_din(Block_Mat_exit2030_p_U0_arr1_cols_out_din),
    .arr1_cols_out_full_n(arr1_cols_c44_full_n),
    .arr1_cols_out_write(Block_Mat_exit2030_p_U0_arr1_cols_out_write),
    .ap_return_0(Block_Mat_exit2030_p_U0_ap_return_0),
    .ap_return_1(Block_Mat_exit2030_p_U0_ap_return_1)
);

Array2D2Mat Array2D2Mat_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Array2D2Mat_U0_ap_start),
    .start_full_n(start_for_Mat2AXIvideo_U0_full_n),
    .ap_done(Array2D2Mat_U0_ap_done),
    .ap_continue(Array2D2Mat_U0_ap_continue),
    .ap_idle(Array2D2Mat_U0_ap_idle),
    .ap_ready(Array2D2Mat_U0_ap_ready),
    .start_out(Array2D2Mat_U0_start_out),
    .start_write(Array2D2Mat_U0_start_write),
    .arr_val_address0(Array2D2Mat_U0_arr_val_address0),
    .arr_val_ce0(Array2D2Mat_U0_arr_val_ce0),
    .arr_val_q0(arr1_val_t_q0),
    .arr_rows_dout(arr1_rows_c43_dout),
    .arr_rows_empty_n(arr1_rows_c43_empty_n),
    .arr_rows_read(Array2D2Mat_U0_arr_rows_read),
    .arr_cols_dout(arr1_cols_c44_dout),
    .arr_cols_empty_n(arr1_cols_c44_empty_n),
    .arr_cols_read(Array2D2Mat_U0_arr_cols_read),
    .param_val_0_V_read(param1_val_0_V_dout),
    .param_val_1_V_read(param1_val_1_V_dout),
    .mat_data_stream_V_din(Array2D2Mat_U0_mat_data_stream_V_din),
    .mat_data_stream_V_full_n(mat1_data_stream_0_s_full_n),
    .mat_data_stream_V_write(Array2D2Mat_U0_mat_data_stream_V_write),
    .mat_rows_V_din(Array2D2Mat_U0_mat_rows_V_din),
    .mat_rows_V_full_n(mat1_rows_V_c_full_n),
    .mat_rows_V_write(Array2D2Mat_U0_mat_rows_V_write),
    .mat_cols_V_din(Array2D2Mat_U0_mat_cols_V_din),
    .mat_cols_V_full_n(mat1_cols_V_c_full_n),
    .mat_cols_V_write(Array2D2Mat_U0_mat_cols_V_write)
);

Mat2AXIvideo Mat2AXIvideo_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Mat2AXIvideo_U0_ap_start),
    .ap_done(Mat2AXIvideo_U0_ap_done),
    .ap_continue(Mat2AXIvideo_U0_ap_continue),
    .ap_idle(Mat2AXIvideo_U0_ap_idle),
    .ap_ready(Mat2AXIvideo_U0_ap_ready),
    .img_rows_V_dout(mat1_rows_V_c_dout),
    .img_rows_V_empty_n(mat1_rows_V_c_empty_n),
    .img_rows_V_read(Mat2AXIvideo_U0_img_rows_V_read),
    .img_cols_V_dout(mat1_cols_V_c_dout),
    .img_cols_V_empty_n(mat1_cols_V_c_empty_n),
    .img_cols_V_read(Mat2AXIvideo_U0_img_cols_V_read),
    .img_data_stream_V_dout(mat1_data_stream_0_s_dout),
    .img_data_stream_V_empty_n(mat1_data_stream_0_s_empty_n),
    .img_data_stream_V_read(Mat2AXIvideo_U0_img_data_stream_V_read),
    .M_AXIS_TDATA(Mat2AXIvideo_U0_M_AXIS_TDATA),
    .M_AXIS_TVALID(Mat2AXIvideo_U0_M_AXIS_TVALID),
    .M_AXIS_TREADY(M_AXIS_TREADY),
    .M_AXIS_TKEEP(Mat2AXIvideo_U0_M_AXIS_TKEEP),
    .M_AXIS_TSTRB(Mat2AXIvideo_U0_M_AXIS_TSTRB),
    .M_AXIS_TUSER(Mat2AXIvideo_U0_M_AXIS_TUSER),
    .M_AXIS_TLAST(Mat2AXIvideo_U0_M_AXIS_TLAST),
    .M_AXIS_TID(Mat2AXIvideo_U0_M_AXIS_TID),
    .M_AXIS_TDEST(Mat2AXIvideo_U0_M_AXIS_TDEST)
);

fifo_w32_d2_A mat0_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit20_pro_U0_mat0_rows_V_out_din),
    .if_full_n(mat0_rows_V_c_full_n),
    .if_write(Block_Mat_exit20_pro_U0_mat0_rows_V_out_write),
    .if_dout(mat0_rows_V_c_dout),
    .if_empty_n(mat0_rows_V_c_empty_n),
    .if_read(AXIvideo2Mat_U0_img_rows_V_read)
);

fifo_w32_d2_A mat0_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit20_pro_U0_mat0_cols_V_out_din),
    .if_full_n(mat0_cols_V_c_full_n),
    .if_write(Block_Mat_exit20_pro_U0_mat0_cols_V_out_write),
    .if_dout(mat0_cols_V_c_dout),
    .if_empty_n(mat0_cols_V_c_empty_n),
    .if_read(AXIvideo2Mat_U0_img_cols_V_read)
);

fifo_w8_d2_A mat0_data_stream_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_data_stream_V_din),
    .if_full_n(mat0_data_stream_0_s_full_n),
    .if_write(AXIvideo2Mat_U0_img_data_stream_V_write),
    .if_dout(mat0_data_stream_0_s_dout),
    .if_empty_n(mat0_data_stream_0_s_empty_n),
    .if_read(Block_Mat_exit2022_p_U0_mat0_data_stream_0_V_read)
);

fifo_w32_d2_A mat0_rows_V_c41_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_rows_V_out_din),
    .if_full_n(mat0_rows_V_c41_full_n),
    .if_write(AXIvideo2Mat_U0_img_rows_V_out_write),
    .if_dout(mat0_rows_V_c41_dout),
    .if_empty_n(mat0_rows_V_c41_empty_n),
    .if_read(Block_Mat_exit2022_p_U0_mat0_rows_V_read)
);

fifo_w32_d2_A mat0_cols_V_c42_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_cols_V_out_din),
    .if_full_n(mat0_cols_V_c42_full_n),
    .if_write(AXIvideo2Mat_U0_img_cols_V_out_write),
    .if_dout(mat0_cols_V_c42_dout),
    .if_empty_n(mat0_cols_V_c42_empty_n),
    .if_read(Block_Mat_exit2022_p_U0_mat0_cols_V_read)
);

fifo_w32_d2_A arr0_rows_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit2022_p_U0_arr0_rows_out_din),
    .if_full_n(arr0_rows_c_full_n),
    .if_write(Block_Mat_exit2022_p_U0_arr0_rows_out_write),
    .if_dout(arr0_rows_c_dout),
    .if_empty_n(arr0_rows_c_empty_n),
    .if_read(Resize_U0_src_rows_read)
);

fifo_w32_d2_A arr0_cols_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit2022_p_U0_arr0_cols_out_din),
    .if_full_n(arr0_cols_c_full_n),
    .if_write(Block_Mat_exit2022_p_U0_arr0_cols_out_write),
    .if_dout(arr0_cols_c_dout),
    .if_empty_n(arr0_cols_c_empty_n),
    .if_read(Resize_U0_src_cols_read)
);

fifo_w32_d2_A tmp_4_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit2022_p_U0_ap_return_0),
    .if_full_n(tmp_4_loc_channel_full_n),
    .if_write(ap_channel_done_tmp_4_loc_channel),
    .if_dout(tmp_4_loc_channel_dout),
    .if_empty_n(tmp_4_loc_channel_empty_n),
    .if_read(Resize_U0_ap_ready)
);

fifo_w2_d2_A tmp_5_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit2022_p_U0_ap_return_1),
    .if_full_n(tmp_5_loc_channel_full_n),
    .if_write(ap_channel_done_tmp_5_loc_channel),
    .if_dout(tmp_5_loc_channel_dout),
    .if_empty_n(tmp_5_loc_channel_empty_n),
    .if_read(Resize_U0_ap_ready)
);

fifo_w32_d2_A arr1_rows_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Resize_U0_dst_rows_din),
    .if_full_n(arr1_rows_c_full_n),
    .if_write(Resize_U0_dst_rows_write),
    .if_dout(arr1_rows_c_dout),
    .if_empty_n(arr1_rows_c_empty_n),
    .if_read(Block_Mat_exit2027_p_U0_arr1_rows_read)
);

fifo_w32_d3_A arr1_cols_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Resize_U0_dst_cols_din),
    .if_full_n(arr1_cols_c_full_n),
    .if_write(Resize_U0_dst_cols_write),
    .if_dout(arr1_cols_c_dout),
    .if_empty_n(arr1_cols_c_empty_n),
    .if_read(Block_Mat_exit2030_p_U0_arr1_cols_read)
);

fifo_w32_d3_A arr1_rows_c43_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit2027_p_U0_arr1_rows_out_din),
    .if_full_n(arr1_rows_c43_full_n),
    .if_write(Block_Mat_exit2027_p_U0_arr1_rows_out_write),
    .if_dout(arr1_rows_c43_dout),
    .if_empty_n(arr1_rows_c43_empty_n),
    .if_read(Array2D2Mat_U0_arr_rows_read)
);

fifo_w32_d2_A val_assign_loc_chann_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit2027_p_U0_ap_return),
    .if_full_n(val_assign_loc_chann_full_n),
    .if_write(ap_channel_done_val_assign_loc_chann),
    .if_dout(val_assign_loc_chann_dout),
    .if_empty_n(val_assign_loc_chann_empty_n),
    .if_read(Block_Mat_exit2030_p_U0_ap_ready)
);

fifo_w32_d2_A arr1_cols_c44_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit2030_p_U0_arr1_cols_out_din),
    .if_full_n(arr1_cols_c44_full_n),
    .if_write(Block_Mat_exit2030_p_U0_arr1_cols_out_write),
    .if_dout(arr1_cols_c44_dout),
    .if_empty_n(arr1_cols_c44_empty_n),
    .if_read(Array2D2Mat_U0_arr_cols_read)
);

fifo_w32_d2_A param1_val_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit2030_p_U0_ap_return_0),
    .if_full_n(param1_val_0_V_full_n),
    .if_write(ap_channel_done_param1_val_0_V),
    .if_dout(param1_val_0_V_dout),
    .if_empty_n(param1_val_0_V_empty_n),
    .if_read(Array2D2Mat_U0_ap_ready)
);

fifo_w32_d2_A param1_val_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit2030_p_U0_ap_return_1),
    .if_full_n(param1_val_1_V_full_n),
    .if_write(ap_channel_done_param1_val_1_V),
    .if_dout(param1_val_1_V_dout),
    .if_empty_n(param1_val_1_V_empty_n),
    .if_read(Array2D2Mat_U0_ap_ready)
);

fifo_w8_d2_A mat1_data_stream_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Array2D2Mat_U0_mat_data_stream_V_din),
    .if_full_n(mat1_data_stream_0_s_full_n),
    .if_write(Array2D2Mat_U0_mat_data_stream_V_write),
    .if_dout(mat1_data_stream_0_s_dout),
    .if_empty_n(mat1_data_stream_0_s_empty_n),
    .if_read(Mat2AXIvideo_U0_img_data_stream_V_read)
);

fifo_w32_d2_A mat1_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Array2D2Mat_U0_mat_rows_V_din),
    .if_full_n(mat1_rows_V_c_full_n),
    .if_write(Array2D2Mat_U0_mat_rows_V_write),
    .if_dout(mat1_rows_V_c_dout),
    .if_empty_n(mat1_rows_V_c_empty_n),
    .if_read(Mat2AXIvideo_U0_img_rows_V_read)
);

fifo_w32_d2_A mat1_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Array2D2Mat_U0_mat_cols_V_din),
    .if_full_n(mat1_cols_V_c_full_n),
    .if_write(Array2D2Mat_U0_mat_cols_V_write),
    .if_dout(mat1_cols_V_c_dout),
    .if_empty_n(mat1_cols_V_c_empty_n),
    .if_read(Mat2AXIvideo_U0_img_cols_V_read)
);

start_for_Block_Mhbi start_for_Block_Mhbi_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Block_Mat_exit2022_p_U0_din),
    .if_full_n(start_for_Block_Mat_exit2022_p_U0_full_n),
    .if_write(AXIvideo2Mat_U0_start_write),
    .if_dout(start_for_Block_Mat_exit2022_p_U0_dout),
    .if_empty_n(start_for_Block_Mat_exit2022_p_U0_empty_n),
    .if_read(Block_Mat_exit2022_p_U0_ap_ready)
);

start_for_Block_Mibs start_for_Block_Mibs_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Block_Mat_exit2027_p_U0_din),
    .if_full_n(start_for_Block_Mat_exit2027_p_U0_full_n),
    .if_write(Resize_U0_start_write),
    .if_dout(start_for_Block_Mat_exit2027_p_U0_dout),
    .if_empty_n(start_for_Block_Mat_exit2027_p_U0_empty_n),
    .if_read(Block_Mat_exit2027_p_U0_ap_ready)
);

start_for_Mat2AXIjbC start_for_Mat2AXIjbC_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Mat2AXIvideo_U0_din),
    .if_full_n(start_for_Mat2AXIvideo_U0_full_n),
    .if_write(Array2D2Mat_U0_start_write),
    .if_dout(start_for_Mat2AXIvideo_U0_dout),
    .if_empty_n(start_for_Mat2AXIvideo_U0_empty_n),
    .if_read(Mat2AXIvideo_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_AXIvideo2Mat_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_AXIvideo2Mat_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_AXIvideo2Mat_U0_ap_ready <= ap_sync_AXIvideo2Mat_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Block_Mat_exit20_pro_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Block_Mat_exit20_pro_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Block_Mat_exit20_pro_U0_ap_ready <= ap_sync_Block_Mat_exit20_pro_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_arr0_val <= 1'b0;
    end else begin
        if (((Block_Mat_exit2022_p_U0_ap_done & Block_Mat_exit2022_p_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_arr0_val <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_arr0_val <= ap_sync_channel_write_arr0_val;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_param1_val_0_V <= 1'b0;
    end else begin
        if (((Block_Mat_exit2030_p_U0_ap_done & Block_Mat_exit2030_p_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_param1_val_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_param1_val_0_V <= ap_sync_channel_write_param1_val_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_param1_val_1_V <= 1'b0;
    end else begin
        if (((Block_Mat_exit2030_p_U0_ap_done & Block_Mat_exit2030_p_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_param1_val_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_param1_val_1_V <= ap_sync_channel_write_param1_val_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_tmp_4_loc_channel <= 1'b0;
    end else begin
        if (((Block_Mat_exit2022_p_U0_ap_done & Block_Mat_exit2022_p_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_tmp_4_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_tmp_4_loc_channel <= ap_sync_channel_write_tmp_4_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_tmp_5_loc_channel <= 1'b0;
    end else begin
        if (((Block_Mat_exit2022_p_U0_ap_done & Block_Mat_exit2022_p_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_tmp_5_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_tmp_5_loc_channel <= ap_sync_channel_write_tmp_5_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_val_assign_loc_chann <= 1'b0;
    end else begin
        if (((Block_Mat_exit2027_p_U0_ap_done & Block_Mat_exit2027_p_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_val_assign_loc_chann <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_val_assign_loc_chann <= ap_sync_channel_write_val_assign_loc_chann;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == AXIvideo2Mat_U0_ap_ready) & (ap_sync_ready == 1'b1))) begin
        AXIvideo2Mat_U0_ap_ready_count <= (AXIvideo2Mat_U0_ap_ready_count - 2'd1);
    end else if (((1'b1 == AXIvideo2Mat_U0_ap_ready) & (ap_sync_ready == 1'b0))) begin
        AXIvideo2Mat_U0_ap_ready_count <= (AXIvideo2Mat_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == Block_Mat_exit20_pro_U0_ap_ready) & (ap_sync_ready == 1'b1))) begin
        Block_Mat_exit20_pro_U0_ap_ready_count <= (Block_Mat_exit20_pro_U0_ap_ready_count - 2'd1);
    end else if (((1'b1 == Block_Mat_exit20_pro_U0_ap_ready) & (ap_sync_ready == 1'b0))) begin
        Block_Mat_exit20_pro_U0_ap_ready_count <= (Block_Mat_exit20_pro_U0_ap_ready_count + 2'd1);
    end
end

assign AXIvideo2Mat_U0_ap_continue = 1'b1;

assign AXIvideo2Mat_U0_ap_start = ((ap_sync_reg_AXIvideo2Mat_U0_ap_ready ^ 1'b1) & ap_start);

assign Array2D2Mat_U0_ap_continue = 1'b1;

assign Array2D2Mat_U0_ap_start = (param1_val_1_V_empty_n & param1_val_0_V_empty_n & arr1_val_t_empty_n);

assign Block_Mat_exit2022_p_U0_ap_continue = (ap_sync_channel_write_tmp_5_loc_channel & ap_sync_channel_write_tmp_4_loc_channel & ap_sync_channel_write_arr0_val);

assign Block_Mat_exit2022_p_U0_ap_start = start_for_Block_Mat_exit2022_p_U0_empty_n;

assign Block_Mat_exit2022_p_U0_arr0_val_full_n = arr0_val_i_full_n;

assign Block_Mat_exit2022_p_U0_start_full_n = 1'b1;

assign Block_Mat_exit2022_p_U0_start_write = 1'b0;

assign Block_Mat_exit2027_p_U0_ap_continue = (ap_sync_continue & ap_sync_channel_write_val_assign_loc_chann);

assign Block_Mat_exit2027_p_U0_ap_start = start_for_Block_Mat_exit2027_p_U0_empty_n;

assign Block_Mat_exit2027_p_U0_start_full_n = 1'b1;

assign Block_Mat_exit2027_p_U0_start_write = 1'b0;

assign Block_Mat_exit2030_p_U0_ap_continue = (ap_sync_continue & ap_sync_channel_write_param1_val_1_V & ap_sync_channel_write_param1_val_0_V);

assign Block_Mat_exit2030_p_U0_ap_start = val_assign_loc_chann_empty_n;

assign Block_Mat_exit2030_p_U0_start_full_n = 1'b1;

assign Block_Mat_exit2030_p_U0_start_write = 1'b0;

assign Block_Mat_exit20_pro_U0_ap_continue = 1'b1;

assign Block_Mat_exit20_pro_U0_ap_start = ((ap_sync_reg_Block_Mat_exit20_pro_U0_ap_ready ^ 1'b1) & ap_start);

assign Block_Mat_exit20_pro_U0_start_full_n = 1'b1;

assign Block_Mat_exit20_pro_U0_start_write = 1'b0;

assign M_AXIS_TDATA = Mat2AXIvideo_U0_M_AXIS_TDATA;

assign M_AXIS_TDEST = Mat2AXIvideo_U0_M_AXIS_TDEST;

assign M_AXIS_TID = Mat2AXIvideo_U0_M_AXIS_TID;

assign M_AXIS_TKEEP = Mat2AXIvideo_U0_M_AXIS_TKEEP;

assign M_AXIS_TLAST = Mat2AXIvideo_U0_M_AXIS_TLAST;

assign M_AXIS_TSTRB = Mat2AXIvideo_U0_M_AXIS_TSTRB;

assign M_AXIS_TUSER = Mat2AXIvideo_U0_M_AXIS_TUSER;

assign M_AXIS_TVALID = Mat2AXIvideo_U0_M_AXIS_TVALID;

assign Mat2AXIvideo_U0_ap_continue = ap_sync_done;

assign Mat2AXIvideo_U0_ap_start = start_for_Mat2AXIvideo_U0_empty_n;

assign Mat2AXIvideo_U0_start_full_n = 1'b1;

assign Mat2AXIvideo_U0_start_write = 1'b0;

assign Resize_U0_ap_continue = arr1_val_i_full_n;

assign Resize_U0_ap_start = (tmp_5_loc_channel_empty_n & tmp_4_loc_channel_empty_n & arr0_val_t_empty_n);

assign Resize_U0_dst_val_full_n = arr1_val_i_full_n;

assign S_AXIS_TREADY = AXIvideo2Mat_U0_S_AXIS_TREADY;

assign ap_channel_done_arr0_val = ((ap_sync_reg_channel_write_arr0_val ^ 1'b1) & Block_Mat_exit2022_p_U0_ap_done);

assign ap_channel_done_arr1_val = Resize_U0_ap_done;

assign ap_channel_done_param1_val_0_V = ((ap_sync_reg_channel_write_param1_val_0_V ^ 1'b1) & Block_Mat_exit2030_p_U0_ap_done);

assign ap_channel_done_param1_val_1_V = ((ap_sync_reg_channel_write_param1_val_1_V ^ 1'b1) & Block_Mat_exit2030_p_U0_ap_done);

assign ap_channel_done_tmp_4_loc_channel = ((ap_sync_reg_channel_write_tmp_4_loc_channel ^ 1'b1) & Block_Mat_exit2022_p_U0_ap_done);

assign ap_channel_done_tmp_5_loc_channel = ((ap_sync_reg_channel_write_tmp_5_loc_channel ^ 1'b1) & Block_Mat_exit2022_p_U0_ap_done);

assign ap_channel_done_val_assign_loc_chann = ((ap_sync_reg_channel_write_val_assign_loc_chann ^ 1'b1) & Block_Mat_exit2027_p_U0_ap_done);

assign ap_done = ap_sync_done;

assign ap_idle = ((param1_val_1_V_empty_n ^ 1'b1) & (param1_val_0_V_empty_n ^ 1'b1) & (val_assign_loc_chann_empty_n ^ 1'b1) & (tmp_5_loc_channel_empty_n ^ 1'b1) & (tmp_4_loc_channel_empty_n ^ 1'b1) & (arr1_val_t_empty_n ^ 1'b1) & (arr0_val_t_empty_n ^ 1'b1) & Resize_U0_ap_idle & Mat2AXIvideo_U0_ap_idle & Block_Mat_exit20_pro_U0_ap_idle & Block_Mat_exit2030_p_U0_ap_idle & Block_Mat_exit2027_p_U0_ap_idle & Block_Mat_exit2022_p_U0_ap_idle & Array2D2Mat_U0_ap_idle & AXIvideo2Mat_U0_ap_idle);

assign ap_ready = ap_sync_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_AXIvideo2Mat_U0_ap_ready = (ap_sync_reg_AXIvideo2Mat_U0_ap_ready | AXIvideo2Mat_U0_ap_ready);

assign ap_sync_Block_Mat_exit20_pro_U0_ap_ready = (ap_sync_reg_Block_Mat_exit20_pro_U0_ap_ready | Block_Mat_exit20_pro_U0_ap_ready);

assign ap_sync_channel_write_arr0_val = ((ap_channel_done_arr0_val & Block_Mat_exit2022_p_U0_arr0_val_full_n) | ap_sync_reg_channel_write_arr0_val);

assign ap_sync_channel_write_param1_val_0_V = ((param1_val_0_V_full_n & ap_channel_done_param1_val_0_V) | ap_sync_reg_channel_write_param1_val_0_V);

assign ap_sync_channel_write_param1_val_1_V = ((param1_val_1_V_full_n & ap_channel_done_param1_val_1_V) | ap_sync_reg_channel_write_param1_val_1_V);

assign ap_sync_channel_write_tmp_4_loc_channel = ((tmp_4_loc_channel_full_n & ap_channel_done_tmp_4_loc_channel) | ap_sync_reg_channel_write_tmp_4_loc_channel);

assign ap_sync_channel_write_tmp_5_loc_channel = ((tmp_5_loc_channel_full_n & ap_channel_done_tmp_5_loc_channel) | ap_sync_reg_channel_write_tmp_5_loc_channel);

assign ap_sync_channel_write_val_assign_loc_chann = ((val_assign_loc_chann_full_n & ap_channel_done_val_assign_loc_chann) | ap_sync_reg_channel_write_val_assign_loc_chann);

assign ap_sync_continue = ap_sync_done;

assign ap_sync_done = (Mat2AXIvideo_U0_ap_done & Block_Mat_exit2030_p_U0_ap_done & Block_Mat_exit2027_p_U0_ap_done);

assign ap_sync_ready = (ap_sync_Block_Mat_exit20_pro_U0_ap_ready & ap_sync_AXIvideo2Mat_U0_ap_ready);

assign arr0_val_t_d1 = 8'd0;

assign arr0_val_t_we1 = 1'b0;

assign cols1 = Block_Mat_exit2030_p_U0_cols1;

assign rows1 = Block_Mat_exit2027_p_U0_rows1;

assign start_for_Block_Mat_exit2022_p_U0_din = 1'b1;

assign start_for_Block_Mat_exit2027_p_U0_din = 1'b1;

assign start_for_Mat2AXIvideo_U0_din = 1'b1;

endmodule //imgproc
