// Seed: 3756818078
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  output id_3;
  output id_2;
  output id_1;
  always @(posedge 1) begin
    id_1 <= id_4;
    id_1 <= id_4;
  end
  type_4(
      id_2, id_3, 1'b0
  );
  always @(1'h0 or id_4)
    if (id_4) begin
      if (id_4) id_4 <= {1'b0 + id_4 - 1 - id_4, ""};
      else begin
        id_3 <= id_4;
        id_3 = 1;
      end
    end
  assign id_2 = 1;
endmodule
