Time resolution is 1 ps
$finish called at time : 40 ns : File "C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/4-Bit Full Adder/4-Bit Full Adder.srcs/sim_1/new/Test_Bench.v" Line 23
