// Seed: 2464644063
module module_0 (
    input  tri0  id_0,
    input  tri   id_1,
    output tri   id_2,
    input  logic id_3,
    output logic id_4,
    input  uwire id_5,
    input  tri1  id_6,
    input  wire  id_7,
    input  logic id_8,
    output tri0  id_9,
    output logic id_10,
    input  tri1  id_11,
    output logic id_12,
    input  logic id_13,
    input  wire  id_14,
    output wand  id_15
);
  initial begin
    id_4 <= id_8;
  end
  always @(1 or posedge 1) begin
    if (1'b0 < id_6 || 1) begin
      id_10 <= id_13;
      if (1) begin
        if (1'b0) begin
          id_12 <= id_3;
        end
      end
    end
  end
  always @(posedge id_0 !== id_14, negedge 1) begin : id_17
    id_12 = 1;
  end
endmodule
module module_1 (
    input wor id_0,
    output logic id_1
    , id_15,
    output tri1 id_2,
    input wor id_3,
    input uwire id_4,
    input tri1 id_5,
    output supply1 id_6,
    input wor id_7,
    input tri1 id_8,
    input supply1 id_9,
    output wire id_10,
    input wire id_11,
    input logic id_12,
    output tri1 id_13
);
  always @(*) begin
    id_1 <= id_12;
  end
  module_0(
      id_8,
      id_11,
      id_10,
      id_12,
      id_1,
      id_4,
      id_7,
      id_4,
      id_12,
      id_10,
      id_1,
      id_7,
      id_1,
      id_12,
      id_8,
      id_2
  );
endmodule
