{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 13 21:17:49 2012 " "Info: Processing started: Thu Dec 13 21:17:49 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "on-board_oscillator " "Info: Assuming node \"on-board_oscillator\" is an undefined clock" {  } { { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "on-board_oscillator" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock7 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock7\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock5 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock5\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock4 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock4\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock6 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock6\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock3 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock3\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock0 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock0\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 5 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock1 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock1\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock2 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock2\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "on-board_oscillator memory lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\] register alu:inst12\|output\[6\] 21.88 MHz 45.7 ns Internal " "Info: Clock \"on-board_oscillator\" has Internal fmax of 21.88 MHz between source memory \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\]\" and destination register \"alu:inst12\|output\[6\]\" (period= 45.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "43.000 ns + Longest memory register " "Info: + Longest memory to register delay is 43.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\] 1 MEM EC1_B 70 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = EC1_B; Fanout = 70; MEM Node = 'lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[3] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.900 ns) + CELL(2.700 ns) 11.200 ns mux:inst14\|mux1_out\[3\]~12 2 COMB LC8_C27 7 " "Info: 2: + IC(7.900 ns) + CELL(2.700 ns) = 11.200 ns; Loc. = LC8_C27; Fanout = 7; COMB Node = 'mux:inst14\|mux1_out\[3\]~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.600 ns" { lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[3] mux:inst14|mux1_out[3]~12 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 14.400 ns alu:inst12\|ShiftLeft0~45 3 COMB LC5_C27 3 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 14.400 ns; Loc. = LC5_C27; Fanout = 3; COMB Node = 'alu:inst12\|ShiftLeft0~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { mux:inst14|mux1_out[3]~12 alu:inst12|ShiftLeft0~45 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 17.300 ns alu:inst12\|ShiftLeft0~1 4 COMB LC1_C27 9 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 17.300 ns; Loc. = LC1_C27; Fanout = 9; COMB Node = 'alu:inst12\|ShiftLeft0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst12|ShiftLeft0~45 alu:inst12|ShiftLeft0~1 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 22.500 ns alu:inst12\|Mux0~5 5 COMB LC1_C26 4 " "Info: 5: + IC(2.800 ns) + CELL(2.400 ns) = 22.500 ns; Loc. = LC1_C26; Fanout = 4; COMB Node = 'alu:inst12\|Mux0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { alu:inst12|ShiftLeft0~1 alu:inst12|Mux0~5 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 27.600 ns alu:inst12\|Mux1~4 6 COMB LC1_C25 1 " "Info: 6: + IC(2.700 ns) + CELL(2.400 ns) = 27.600 ns; Loc. = LC1_C25; Fanout = 1; COMB Node = 'alu:inst12\|Mux1~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { alu:inst12|Mux0~5 alu:inst12|Mux1~4 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 30.500 ns alu:inst12\|Mux1~5 7 COMB LC2_C25 1 " "Info: 7: + IC(0.500 ns) + CELL(2.400 ns) = 30.500 ns; Loc. = LC2_C25; Fanout = 1; COMB Node = 'alu:inst12\|Mux1~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst12|Mux1~4 alu:inst12|Mux1~5 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 33.400 ns alu:inst12\|Mux1~6 8 COMB LC6_C25 1 " "Info: 8: + IC(0.500 ns) + CELL(2.400 ns) = 33.400 ns; Loc. = LC6_C25; Fanout = 1; COMB Node = 'alu:inst12\|Mux1~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst12|Mux1~5 alu:inst12|Mux1~6 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 36.300 ns alu:inst12\|Mux1~7 9 COMB LC7_C25 1 " "Info: 9: + IC(0.500 ns) + CELL(2.400 ns) = 36.300 ns; Loc. = LC7_C25; Fanout = 1; COMB Node = 'alu:inst12\|Mux1~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst12|Mux1~6 alu:inst12|Mux1~7 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 38.800 ns alu:inst12\|Mux1~19 10 COMB LC3_C25 1 " "Info: 10: + IC(0.500 ns) + CELL(2.000 ns) = 38.800 ns; Loc. = LC3_C25; Fanout = 1; COMB Node = 'alu:inst12\|Mux1~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { alu:inst12|Mux1~7 alu:inst12|Mux1~19 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 40.800 ns alu:inst12\|Mux1~12 11 COMB LC4_C25 1 " "Info: 11: + IC(0.000 ns) + CELL(2.000 ns) = 40.800 ns; Loc. = LC4_C25; Fanout = 1; COMB Node = 'alu:inst12\|Mux1~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { alu:inst12|Mux1~19 alu:inst12|Mux1~12 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.700 ns) 43.000 ns alu:inst12\|output\[6\] 12 REG LC5_C25 5 " "Info: 12: + IC(0.500 ns) + CELL(1.700 ns) = 43.000 ns; Loc. = LC5_C25; Fanout = 5; REG Node = 'alu:inst12\|output\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { alu:inst12|Mux1~12 alu:inst12|output[6] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "26.100 ns ( 60.70 % ) " "Info: Total cell delay = 26.100 ns ( 60.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.900 ns ( 39.30 % ) " "Info: Total interconnect delay = 16.900 ns ( 39.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "43.000 ns" { lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[3] mux:inst14|mux1_out[3]~12 alu:inst12|ShiftLeft0~45 alu:inst12|ShiftLeft0~1 alu:inst12|Mux0~5 alu:inst12|Mux1~4 alu:inst12|Mux1~5 alu:inst12|Mux1~6 alu:inst12|Mux1~7 alu:inst12|Mux1~19 alu:inst12|Mux1~12 alu:inst12|output[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "43.000 ns" { lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[3] {} mux:inst14|mux1_out[3]~12 {} alu:inst12|ShiftLeft0~45 {} alu:inst12|ShiftLeft0~1 {} alu:inst12|Mux0~5 {} alu:inst12|Mux1~4 {} alu:inst12|Mux1~5 {} alu:inst12|Mux1~6 {} alu:inst12|Mux1~7 {} alu:inst12|Mux1~19 {} alu:inst12|Mux1~12 {} alu:inst12|output[6] {} } { 0.000ns 7.900ns 0.500ns 0.500ns 2.800ns 2.700ns 0.500ns 0.500ns 0.500ns 0.500ns 0.000ns 0.500ns } { 0.600ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.000ns 2.000ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.500 ns - Smallest " "Info: - Smallest clock skew is 0.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator destination 14.500 ns + Shortest register " "Info: + Shortest clock path from clock \"on-board_oscillator\" to destination register is 14.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 25 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 25; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clock5 2 REG LC4_F12 232 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC4_F12; Fanout = 232; REG Node = 'Clock1Hz:inst21\|clock5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clock5 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(0.000 ns) 14.500 ns alu:inst12\|output\[6\] 3 REG LC5_C25 5 " "Info: 3: + IC(6.100 ns) + CELL(0.000 ns) = 14.500 ns; Loc. = LC5_C25; Fanout = 5; REG Node = 'alu:inst12\|output\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { Clock1Hz:inst21|clock5 alu:inst12|output[6] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 29.66 % ) " "Info: Total cell delay = 4.300 ns ( 29.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.200 ns ( 70.34 % ) " "Info: Total interconnect delay = 10.200 ns ( 70.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.500 ns" { on-board_oscillator Clock1Hz:inst21|clock5 alu:inst12|output[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.500 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock5 {} alu:inst12|output[6] {} } { 0.000ns 0.000ns 4.100ns 6.100ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator source 14.000 ns - Longest memory " "Info: - Longest clock path from clock \"on-board_oscillator\" to source memory is 14.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 25 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 25; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clock2 2 REG LC2_F12 16 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC2_F12; Fanout = 16; REG Node = 'Clock1Hz:inst21\|clock2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clock2 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.600 ns) + CELL(0.000 ns) 14.000 ns lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\] 3 MEM EC1_B 70 " "Info: 3: + IC(5.600 ns) + CELL(0.000 ns) = 14.000 ns; Loc. = EC1_B; Fanout = 70; MEM Node = 'lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { Clock1Hz:inst21|clock2 lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[3] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 30.71 % ) " "Info: Total cell delay = 4.300 ns ( 30.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.700 ns ( 69.29 % ) " "Info: Total interconnect delay = 9.700 ns ( 69.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.000 ns" { on-board_oscillator Clock1Hz:inst21|clock2 lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.000 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock2 {} lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[3] {} } { 0.000ns 0.000ns 4.100ns 5.600ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.500 ns" { on-board_oscillator Clock1Hz:inst21|clock5 alu:inst12|output[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.500 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock5 {} alu:inst12|output[6] {} } { 0.000ns 0.000ns 4.100ns 6.100ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.000 ns" { on-board_oscillator Clock1Hz:inst21|clock2 lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.000 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock2 {} lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[3] {} } { 0.000ns 0.000ns 4.100ns 5.600ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.600 ns + " "Info: + Micro clock to output delay of source is 0.600 ns" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "43.000 ns" { lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[3] mux:inst14|mux1_out[3]~12 alu:inst12|ShiftLeft0~45 alu:inst12|ShiftLeft0~1 alu:inst12|Mux0~5 alu:inst12|Mux1~4 alu:inst12|Mux1~5 alu:inst12|Mux1~6 alu:inst12|Mux1~7 alu:inst12|Mux1~19 alu:inst12|Mux1~12 alu:inst12|output[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "43.000 ns" { lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[3] {} mux:inst14|mux1_out[3]~12 {} alu:inst12|ShiftLeft0~45 {} alu:inst12|ShiftLeft0~1 {} alu:inst12|Mux0~5 {} alu:inst12|Mux1~4 {} alu:inst12|Mux1~5 {} alu:inst12|Mux1~6 {} alu:inst12|Mux1~7 {} alu:inst12|Mux1~19 {} alu:inst12|Mux1~12 {} alu:inst12|output[6] {} } { 0.000ns 7.900ns 0.500ns 0.500ns 2.800ns 2.700ns 0.500ns 0.500ns 0.500ns 0.500ns 0.000ns 0.500ns } { 0.600ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.000ns 2.000ns 1.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.500 ns" { on-board_oscillator Clock1Hz:inst21|clock5 alu:inst12|output[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.500 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock5 {} alu:inst12|output[6] {} } { 0.000ns 0.000ns 4.100ns 6.100ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.000 ns" { on-board_oscillator Clock1Hz:inst21|clock2 lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.000 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock2 {} lpm_rom0:inst2|lpm_rom:lpm_rom_component|altrom:srom|q[3] {} } { 0.000ns 0.000ns 4.100ns 5.600ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[3\]\[6\] dip_in\[5\] on-board_oscillator 29.400 ns register " "Info: tsu for register \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[3\]\[6\]\" (data pin = \"dip_in\[5\]\", clock pin = \"on-board_oscillator\") is 29.400 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "40.700 ns + Longest pin register " "Info: + Longest pin to register delay is 40.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns dip_in\[5\] 1 PIN PIN_39 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_39; Fanout = 1; PIN Node = 'dip_in\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dip_in[5] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 1024 2824 2992 1040 "dip_in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.500 ns) + CELL(2.700 ns) 22.500 ns read_mux:inst34\|Mux2~0 2 COMB LC1_E4 3 " "Info: 2: + IC(9.500 ns) + CELL(2.700 ns) = 22.500 ns; Loc. = LC1_E4; Fanout = 3; COMB Node = 'read_mux:inst34\|Mux2~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { dip_in[5] read_mux:inst34|Mux2~0 } "NODE_NAME" } } { "read_mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/read_mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.200 ns) + CELL(2.400 ns) 32.100 ns mux:inst17\|mux1_out\[5\]~10 3 COMB LC4_A51 9 " "Info: 3: + IC(7.200 ns) + CELL(2.400 ns) = 32.100 ns; Loc. = LC4_A51; Fanout = 9; COMB Node = 'mux:inst17\|mux1_out\[5\]~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.600 ns" { read_mux:inst34|Mux2~0 mux:inst17|mux1_out[5]~10 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.900 ns) + CELL(1.700 ns) 40.700 ns eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[3\]\[6\] 4 REG LC1_I30 2 " "Info: 4: + IC(6.900 ns) + CELL(1.700 ns) = 40.700 ns; Loc. = LC1_I30; Fanout = 2; REG Node = 'eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[3\]\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.600 ns" { mux:inst17|mux1_out[5]~10 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[3][6] } "NODE_NAME" } } { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 367 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.100 ns ( 42.01 % ) " "Info: Total cell delay = 17.100 ns ( 42.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "23.600 ns ( 57.99 % ) " "Info: Total interconnect delay = 23.600 ns ( 57.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "40.700 ns" { dip_in[5] read_mux:inst34|Mux2~0 mux:inst17|mux1_out[5]~10 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[3][6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "40.700 ns" { dip_in[5] {} dip_in[5]~out {} read_mux:inst34|Mux2~0 {} mux:inst17|mux1_out[5]~10 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[3][6] {} } { 0.000ns 0.000ns 9.500ns 7.200ns 6.900ns } { 0.000ns 10.300ns 2.700ns 2.400ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 367 11 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator destination 13.900 ns - Shortest register " "Info: - Shortest clock path from clock \"on-board_oscillator\" to destination register is 13.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 25 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 25; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clock7 2 REG LC1_F13 64 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_F13; Fanout = 64; REG Node = 'Clock1Hz:inst21\|clock7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clock7 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.500 ns) + CELL(0.000 ns) 13.900 ns eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[3\]\[6\] 3 REG LC1_I30 2 " "Info: 3: + IC(5.500 ns) + CELL(0.000 ns) = 13.900 ns; Loc. = LC1_I30; Fanout = 2; REG Node = 'eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[3\]\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Clock1Hz:inst21|clock7 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[3][6] } "NODE_NAME" } } { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 367 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 30.94 % ) " "Info: Total cell delay = 4.300 ns ( 30.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.600 ns ( 69.06 % ) " "Info: Total interconnect delay = 9.600 ns ( 69.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.900 ns" { on-board_oscillator Clock1Hz:inst21|clock7 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[3][6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.900 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock7 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[3][6] {} } { 0.000ns 0.000ns 4.100ns 5.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "40.700 ns" { dip_in[5] read_mux:inst34|Mux2~0 mux:inst17|mux1_out[5]~10 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[3][6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "40.700 ns" { dip_in[5] {} dip_in[5]~out {} read_mux:inst34|Mux2~0 {} mux:inst17|mux1_out[5]~10 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[3][6] {} } { 0.000ns 0.000ns 9.500ns 7.200ns 6.900ns } { 0.000ns 10.300ns 2.700ns 2.400ns 1.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.900 ns" { on-board_oscillator Clock1Hz:inst21|clock7 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[3][6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.900 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock7 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[3][6] {} } { 0.000ns 0.000ns 4.100ns 5.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "on-board_oscillator mux_output\[4\] alu:inst12\|zero 45.500 ns register " "Info: tco from clock \"on-board_oscillator\" to destination pin \"mux_output\[4\]\" through register \"alu:inst12\|zero\" is 45.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator source 17.000 ns + Longest register " "Info: + Longest clock path from clock \"on-board_oscillator\" to source register is 17.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 25 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 25; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clock5 2 REG LC4_F12 232 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC4_F12; Fanout = 232; REG Node = 'Clock1Hz:inst21\|clock5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clock5 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.600 ns) + CELL(0.000 ns) 17.000 ns alu:inst12\|zero 3 REG LC4_C49 2 " "Info: 3: + IC(8.600 ns) + CELL(0.000 ns) = 17.000 ns; Loc. = LC4_C49; Fanout = 2; REG Node = 'alu:inst12\|zero'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.600 ns" { Clock1Hz:inst21|clock5 alu:inst12|zero } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 25.29 % ) " "Info: Total cell delay = 4.300 ns ( 25.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.700 ns ( 74.71 % ) " "Info: Total interconnect delay = 12.700 ns ( 74.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.000 ns" { on-board_oscillator Clock1Hz:inst21|clock5 alu:inst12|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.000 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock5 {} alu:inst12|zero {} } { 0.000ns 0.000ns 4.100ns 8.600ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "27.100 ns + Longest register pin " "Info: + Longest register to pin delay is 27.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alu:inst12\|zero 1 REG LC4_C49 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_C49; Fanout = 2; REG Node = 'alu:inst12\|zero'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu:inst12|zero } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(2.700 ns) 7.800 ns inst20~0 2 COMB LC7_C4 24 " "Info: 2: + IC(5.100 ns) + CELL(2.700 ns) = 7.800 ns; Loc. = LC7_C4; Fanout = 24; COMB Node = 'inst20~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { alu:inst12|zero inst20~0 } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 496 968 1032 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(2.400 ns) 16.300 ns mux:inst5\|mux1_out\[4\]~14 3 COMB LC7_I26 2 " "Info: 3: + IC(6.100 ns) + CELL(2.400 ns) = 16.300 ns; Loc. = LC7_I26; Fanout = 2; COMB Node = 'mux:inst5\|mux1_out\[4\]~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { inst20~0 mux:inst5|mux1_out[4]~14 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 19.200 ns mux:inst5\|mux1_out\[4\]~15 4 COMB LC1_I26 1 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 19.200 ns; Loc. = LC1_I26; Fanout = 1; COMB Node = 'mux:inst5\|mux1_out\[4\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { mux:inst5|mux1_out[4]~14 mux:inst5|mux1_out[4]~15 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(5.000 ns) 27.100 ns mux_output\[4\] 5 PIN PIN_51 0 " "Info: 5: + IC(2.900 ns) + CELL(5.000 ns) = 27.100 ns; Loc. = PIN_51; Fanout = 0; PIN Node = 'mux_output\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { mux:inst5|mux1_out[4]~15 mux_output[4] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 408 1448 1624 424 "mux_output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.500 ns ( 46.13 % ) " "Info: Total cell delay = 12.500 ns ( 46.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.600 ns ( 53.87 % ) " "Info: Total interconnect delay = 14.600 ns ( 53.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.100 ns" { alu:inst12|zero inst20~0 mux:inst5|mux1_out[4]~14 mux:inst5|mux1_out[4]~15 mux_output[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "27.100 ns" { alu:inst12|zero {} inst20~0 {} mux:inst5|mux1_out[4]~14 {} mux:inst5|mux1_out[4]~15 {} mux_output[4] {} } { 0.000ns 5.100ns 6.100ns 0.500ns 2.900ns } { 0.000ns 2.700ns 2.400ns 2.400ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.000 ns" { on-board_oscillator Clock1Hz:inst21|clock5 alu:inst12|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.000 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock5 {} alu:inst12|zero {} } { 0.000ns 0.000ns 4.100ns 8.600ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.100 ns" { alu:inst12|zero inst20~0 mux:inst5|mux1_out[4]~14 mux:inst5|mux1_out[4]~15 mux_output[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "27.100 ns" { alu:inst12|zero {} inst20~0 {} mux:inst5|mux1_out[4]~14 {} mux:inst5|mux1_out[4]~15 {} mux_output[4] {} } { 0.000ns 5.100ns 6.100ns 0.500ns 2.900ns } { 0.000ns 2.700ns 2.400ns 2.400ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "left_in mux_less_than\[0\] 44.300 ns Longest " "Info: Longest tpd from source pin \"left_in\" to destination pin \"mux_less_than\[0\]\" is 44.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns left_in 1 PIN PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 'left_in'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { left_in } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 1008 2824 2992 1024 "left_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(11.400 ns) + CELL(2.400 ns) 24.100 ns read_mux:inst34\|Mux7~1 2 COMB LC7_E35 2 " "Info: 2: + IC(11.400 ns) + CELL(2.400 ns) = 24.100 ns; Loc. = LC7_E35; Fanout = 2; COMB Node = 'read_mux:inst34\|Mux7~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.800 ns" { left_in read_mux:inst34|Mux7~1 } "NODE_NAME" } } { "read_mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/read_mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(2.400 ns) 29.900 ns mux:inst16\|mux1_out\[0\]~15 3 COMB LC6_E22 10 " "Info: 3: + IC(3.400 ns) + CELL(2.400 ns) = 29.900 ns; Loc. = LC6_E22; Fanout = 10; COMB Node = 'mux:inst16\|mux1_out\[0\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~15 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.800 ns) + CELL(2.700 ns) 38.400 ns mux:inst17\|mux1_out\[0\]~15 4 COMB LC8_A37 1 " "Info: 4: + IC(5.800 ns) + CELL(2.700 ns) = 38.400 ns; Loc. = LC8_A37; Fanout = 1; COMB Node = 'mux:inst17\|mux1_out\[0\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { mux:inst16|mux1_out[0]~15 mux:inst17|mux1_out[0]~15 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(5.000 ns) 44.300 ns mux_less_than\[0\] 5 PIN PIN_225 0 " "Info: 5: + IC(0.900 ns) + CELL(5.000 ns) = 44.300 ns; Loc. = PIN_225; Fanout = 0; PIN Node = 'mux_less_than\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { mux:inst17|mux1_out[0]~15 mux_less_than[0] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 1200 2136 2312 1216 "mux_less_than\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "22.800 ns ( 51.47 % ) " "Info: Total cell delay = 22.800 ns ( 51.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.500 ns ( 48.53 % ) " "Info: Total interconnect delay = 21.500 ns ( 48.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "44.300 ns" { left_in read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~15 mux:inst17|mux1_out[0]~15 mux_less_than[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "44.300 ns" { left_in {} left_in~out {} read_mux:inst34|Mux7~1 {} mux:inst16|mux1_out[0]~15 {} mux:inst17|mux1_out[0]~15 {} mux_less_than[0] {} } { 0.000ns 0.000ns 11.400ns 3.400ns 5.800ns 0.900ns } { 0.000ns 10.300ns 2.400ns 2.400ns 2.700ns 5.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Clock1Hz:inst21\|clock2 reset on-board_oscillator -3.900 ns register " "Info: th for register \"Clock1Hz:inst21\|clock2\" (data pin = \"reset\", clock pin = \"on-board_oscillator\") is -3.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator destination 7.000 ns + Longest register " "Info: + Longest clock path from clock \"on-board_oscillator\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 25 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 25; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns Clock1Hz:inst21\|clock2 2 REG LC2_F12 16 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC2_F12; Fanout = 16; REG Node = 'Clock1Hz:inst21\|clock2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { on-board_oscillator Clock1Hz:inst21|clock2 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { on-board_oscillator Clock1Hz:inst21|clock2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock2 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 14.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns reset 1 PIN PIN_212 5 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_212; Fanout = 5; PIN Node = 'reset'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 824 -72 96 840 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.700 ns) + CELL(2.700 ns) 12.300 ns Clock1Hz:inst21\|clock3~11 2 COMB LC8_F12 8 " "Info: 2: + IC(6.700 ns) + CELL(2.700 ns) = 12.300 ns; Loc. = LC8_F12; Fanout = 8; COMB Node = 'Clock1Hz:inst21\|clock3~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { reset Clock1Hz:inst21|clock3~11 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.200 ns) 14.000 ns Clock1Hz:inst21\|clock2 3 REG LC2_F12 16 " "Info: 3: + IC(0.500 ns) + CELL(1.200 ns) = 14.000 ns; Loc. = LC2_F12; Fanout = 16; REG Node = 'Clock1Hz:inst21\|clock2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { Clock1Hz:inst21|clock3~11 Clock1Hz:inst21|clock2 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.800 ns ( 48.57 % ) " "Info: Total cell delay = 6.800 ns ( 48.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.200 ns ( 51.43 % ) " "Info: Total interconnect delay = 7.200 ns ( 51.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.000 ns" { reset Clock1Hz:inst21|clock3~11 Clock1Hz:inst21|clock2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.000 ns" { reset {} reset~out {} Clock1Hz:inst21|clock3~11 {} Clock1Hz:inst21|clock2 {} } { 0.000ns 0.000ns 6.700ns 0.500ns } { 0.000ns 2.900ns 2.700ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { on-board_oscillator Clock1Hz:inst21|clock2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock2 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.000 ns" { reset Clock1Hz:inst21|clock3~11 Clock1Hz:inst21|clock2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.000 ns" { reset {} reset~out {} Clock1Hz:inst21|clock3~11 {} Clock1Hz:inst21|clock2 {} } { 0.000ns 0.000ns 6.700ns 0.500ns } { 0.000ns 2.900ns 2.700ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 13 21:17:49 2012 " "Info: Processing ended: Thu Dec 13 21:17:49 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
