// Seed: 2026288070
module module_0 ();
  tri0 id_2;
  wand id_3;
  assign id_1 = id_2;
  wire id_4;
  assign id_3 = id_1 | 1;
endmodule
module module_1;
  assign id_1 = id_1;
  assign id_1 = id_1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5[1'd0] = id_2;
  module_0();
endmodule
