//[File]            : conn_bus_cr_von.h
//[Revision time]   : Mon Dec 13 14:18:22 2021
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2021 Mediatek Incorportion. All rights reserved.

#ifndef __CONN_BUS_CR_VON_REGS_H__
#define __CONN_BUS_CR_VON_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif



//#define CONN_BUS_CR_VON_BASE                         (0x18095000 + CONN_INFRA_REMAPPING_OFFSET)
/* via PCIe address 0x15xxx to remppping */
#define CONN_BUS_CR_VON_BASE                           (0x155000)

#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_10_ADDR  (CONN_BUS_CR_VON_BASE + 0x0000) // 5000
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_32_ADDR  (CONN_BUS_CR_VON_BASE + 0x0004) // 5004
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_54_ADDR  (CONN_BUS_CR_VON_BASE + 0x0008) // 5008
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_76_ADDR  (CONN_BUS_CR_VON_BASE + 0x000C) // 500C
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_98_ADDR  (CONN_BUS_CR_VON_BASE + 0x0010) // 5010
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_BA_ADDR  (CONN_BUS_CR_VON_BASE + 0x0014) // 5014
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_DC_ADDR  (CONN_BUS_CR_VON_BASE + 0x0018) // 5018
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_FE_ADDR  (CONN_BUS_CR_VON_BASE + 0x001C) // 501C
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_10_ADDR  (CONN_BUS_CR_VON_BASE + 0x0020) // 5020
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_32_ADDR  (CONN_BUS_CR_VON_BASE + 0x0024) // 5024
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_54_ADDR  (CONN_BUS_CR_VON_BASE + 0x0028) // 5028
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_76_ADDR  (CONN_BUS_CR_VON_BASE + 0x002C) // 502C
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_98_ADDR  (CONN_BUS_CR_VON_BASE + 0x0030) // 5030
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_BA_ADDR  (CONN_BUS_CR_VON_BASE + 0x0034) // 5034
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_10_ADDR  (CONN_BUS_CR_VON_BASE + 0x0040) // 5040
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_32_ADDR  (CONN_BUS_CR_VON_BASE + 0x0044) // 5044
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_54_ADDR  (CONN_BUS_CR_VON_BASE + 0x0048) // 5048
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_76_ADDR  (CONN_BUS_CR_VON_BASE + 0x004C) // 504C
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_98_ADDR  (CONN_BUS_CR_VON_BASE + 0x0050) // 5050
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_BA_ADDR  (CONN_BUS_CR_VON_BASE + 0x0054) // 5054
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_DC_ADDR  (CONN_BUS_CR_VON_BASE + 0x0058) // 5058
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_FE_ADDR  (CONN_BUS_CR_VON_BASE + 0x005C) // 505C
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_10_ADDR  (CONN_BUS_CR_VON_BASE + 0x0060) // 5060
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_32_ADDR  (CONN_BUS_CR_VON_BASE + 0x0064) // 5064
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_54_ADDR  (CONN_BUS_CR_VON_BASE + 0x0068) // 5068
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_76_ADDR  (CONN_BUS_CR_VON_BASE + 0x006C) // 506C
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_98_ADDR  (CONN_BUS_CR_VON_BASE + 0x0070) // 5070
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_BA_ADDR  (CONN_BUS_CR_VON_BASE + 0x0074) // 5074




#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_10_cr_pcie2ap_public_remapping_wf_01_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_10_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_10_cr_pcie2ap_public_remapping_wf_01_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_wf_01[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_10_cr_pcie2ap_public_remapping_wf_01_SHFT 16
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_10_cr_pcie2ap_public_remapping_wf_00_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_10_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_10_cr_pcie2ap_public_remapping_wf_00_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_wf_00[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_10_cr_pcie2ap_public_remapping_wf_00_SHFT 0

#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_32_cr_pcie2ap_public_remapping_wf_03_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_32_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_32_cr_pcie2ap_public_remapping_wf_03_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_wf_03[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_32_cr_pcie2ap_public_remapping_wf_03_SHFT 16
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_32_cr_pcie2ap_public_remapping_wf_02_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_32_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_32_cr_pcie2ap_public_remapping_wf_02_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_wf_02[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_32_cr_pcie2ap_public_remapping_wf_02_SHFT 0

#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_54_cr_pcie2ap_public_remapping_wf_05_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_54_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_54_cr_pcie2ap_public_remapping_wf_05_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_wf_05[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_54_cr_pcie2ap_public_remapping_wf_05_SHFT 16
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_54_cr_pcie2ap_public_remapping_wf_04_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_54_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_54_cr_pcie2ap_public_remapping_wf_04_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_wf_04[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_54_cr_pcie2ap_public_remapping_wf_04_SHFT 0

#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_76_cr_pcie2ap_public_remapping_wf_07_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_76_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_76_cr_pcie2ap_public_remapping_wf_07_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_wf_07[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_76_cr_pcie2ap_public_remapping_wf_07_SHFT 16
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_76_cr_pcie2ap_public_remapping_wf_06_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_76_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_76_cr_pcie2ap_public_remapping_wf_06_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_wf_06[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_76_cr_pcie2ap_public_remapping_wf_06_SHFT 0

#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_98_cr_pcie2ap_public_remapping_wf_09_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_98_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_98_cr_pcie2ap_public_remapping_wf_09_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_wf_09[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_98_cr_pcie2ap_public_remapping_wf_09_SHFT 16
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_98_cr_pcie2ap_public_remapping_wf_08_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_98_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_98_cr_pcie2ap_public_remapping_wf_08_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_wf_08[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_98_cr_pcie2ap_public_remapping_wf_08_SHFT 0

#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_BA_cr_pcie2ap_public_remapping_wf_0b_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_BA_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_BA_cr_pcie2ap_public_remapping_wf_0b_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_wf_0b[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_BA_cr_pcie2ap_public_remapping_wf_0b_SHFT 16
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_BA_cr_pcie2ap_public_remapping_wf_0a_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_BA_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_BA_cr_pcie2ap_public_remapping_wf_0a_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_wf_0a[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_BA_cr_pcie2ap_public_remapping_wf_0a_SHFT 0

#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_DC_cr_pcie2ap_public_remapping_wf_0d_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_DC_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_DC_cr_pcie2ap_public_remapping_wf_0d_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_wf_0d[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_DC_cr_pcie2ap_public_remapping_wf_0d_SHFT 16
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_DC_cr_pcie2ap_public_remapping_wf_0c_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_DC_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_DC_cr_pcie2ap_public_remapping_wf_0c_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_wf_0c[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_DC_cr_pcie2ap_public_remapping_wf_0c_SHFT 0

#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_FE_cr_pcie2ap_public_remapping_wf_0f_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_FE_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_FE_cr_pcie2ap_public_remapping_wf_0f_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_wf_0f[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_FE_cr_pcie2ap_public_remapping_wf_0f_SHFT 16
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_FE_cr_pcie2ap_public_remapping_wf_0e_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_FE_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_FE_cr_pcie2ap_public_remapping_wf_0e_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_wf_0e[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_FE_cr_pcie2ap_public_remapping_wf_0e_SHFT 0

#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_10_cr_pcie2ap_public_remapping_wf_11_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_10_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_10_cr_pcie2ap_public_remapping_wf_11_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_wf_11[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_10_cr_pcie2ap_public_remapping_wf_11_SHFT 16
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_10_cr_pcie2ap_public_remapping_wf_10_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_10_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_10_cr_pcie2ap_public_remapping_wf_10_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_wf_10[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_10_cr_pcie2ap_public_remapping_wf_10_SHFT 0

#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_32_cr_pcie2ap_public_remapping_wf_13_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_32_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_32_cr_pcie2ap_public_remapping_wf_13_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_wf_13[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_32_cr_pcie2ap_public_remapping_wf_13_SHFT 16
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_32_cr_pcie2ap_public_remapping_wf_12_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_32_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_32_cr_pcie2ap_public_remapping_wf_12_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_wf_12[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_32_cr_pcie2ap_public_remapping_wf_12_SHFT 0

#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_54_cr_pcie2ap_public_remapping_wf_15_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_54_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_54_cr_pcie2ap_public_remapping_wf_15_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_wf_15[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_54_cr_pcie2ap_public_remapping_wf_15_SHFT 16
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_54_cr_pcie2ap_public_remapping_wf_14_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_54_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_54_cr_pcie2ap_public_remapping_wf_14_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_wf_14[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_54_cr_pcie2ap_public_remapping_wf_14_SHFT 0

#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_76_cr_pcie2ap_public_remapping_wf_17_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_76_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_76_cr_pcie2ap_public_remapping_wf_17_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_wf_17[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_76_cr_pcie2ap_public_remapping_wf_17_SHFT 16
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_76_cr_pcie2ap_public_remapping_wf_16_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_76_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_76_cr_pcie2ap_public_remapping_wf_16_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_wf_16[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_76_cr_pcie2ap_public_remapping_wf_16_SHFT 0

#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_98_cr_pcie2ap_public_remapping_wf_19_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_98_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_98_cr_pcie2ap_public_remapping_wf_19_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_wf_19[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_98_cr_pcie2ap_public_remapping_wf_19_SHFT 16
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_98_cr_pcie2ap_public_remapping_wf_18_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_98_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_98_cr_pcie2ap_public_remapping_wf_18_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_wf_18[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_98_cr_pcie2ap_public_remapping_wf_18_SHFT 0

#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_BA_cr_pcie2ap_public_remapping_bt_1b_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_BA_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_BA_cr_pcie2ap_public_remapping_bt_1b_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_bt_1b[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_BA_cr_pcie2ap_public_remapping_bt_1b_SHFT 16
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_BA_cr_pcie2ap_public_remapping_wf_1a_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_BA_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_BA_cr_pcie2ap_public_remapping_wf_1a_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_wf_1a[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_BA_cr_pcie2ap_public_remapping_wf_1a_SHFT 0

#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_10_cr_pcie2ap_public_remapping_bt_01_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_10_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_10_cr_pcie2ap_public_remapping_bt_01_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_bt_01[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_10_cr_pcie2ap_public_remapping_bt_01_SHFT 16
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_10_cr_pcie2ap_public_remapping_bt_00_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_10_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_10_cr_pcie2ap_public_remapping_bt_00_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_bt_00[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_10_cr_pcie2ap_public_remapping_bt_00_SHFT 0

#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_32_cr_pcie2ap_public_remapping_bt_03_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_32_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_32_cr_pcie2ap_public_remapping_bt_03_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_bt_03[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_32_cr_pcie2ap_public_remapping_bt_03_SHFT 16
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_32_cr_pcie2ap_public_remapping_bt_02_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_32_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_32_cr_pcie2ap_public_remapping_bt_02_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_bt_02[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_32_cr_pcie2ap_public_remapping_bt_02_SHFT 0

#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_54_cr_pcie2ap_public_remapping_bt_05_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_54_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_54_cr_pcie2ap_public_remapping_bt_05_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_bt_05[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_54_cr_pcie2ap_public_remapping_bt_05_SHFT 16
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_54_cr_pcie2ap_public_remapping_bt_04_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_54_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_54_cr_pcie2ap_public_remapping_bt_04_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_bt_04[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_54_cr_pcie2ap_public_remapping_bt_04_SHFT 0

#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_76_cr_pcie2ap_public_remapping_bt_07_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_76_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_76_cr_pcie2ap_public_remapping_bt_07_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_bt_07[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_76_cr_pcie2ap_public_remapping_bt_07_SHFT 16
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_76_cr_pcie2ap_public_remapping_bt_06_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_76_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_76_cr_pcie2ap_public_remapping_bt_06_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_bt_06[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_76_cr_pcie2ap_public_remapping_bt_06_SHFT 0

#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_98_cr_pcie2ap_public_remapping_bt_09_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_98_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_98_cr_pcie2ap_public_remapping_bt_09_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_bt_09[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_98_cr_pcie2ap_public_remapping_bt_09_SHFT 16
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_98_cr_pcie2ap_public_remapping_bt_08_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_98_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_98_cr_pcie2ap_public_remapping_bt_08_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_bt_08[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_98_cr_pcie2ap_public_remapping_bt_08_SHFT 0

#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_BA_cr_pcie2ap_public_remapping_bt_0b_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_BA_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_BA_cr_pcie2ap_public_remapping_bt_0b_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_bt_0b[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_BA_cr_pcie2ap_public_remapping_bt_0b_SHFT 16
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_BA_cr_pcie2ap_public_remapping_bt_0a_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_BA_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_BA_cr_pcie2ap_public_remapping_bt_0a_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_bt_0a[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_BA_cr_pcie2ap_public_remapping_bt_0a_SHFT 0

#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_DC_cr_pcie2ap_public_remapping_bt_0d_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_DC_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_DC_cr_pcie2ap_public_remapping_bt_0d_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_bt_0d[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_DC_cr_pcie2ap_public_remapping_bt_0d_SHFT 16
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_DC_cr_pcie2ap_public_remapping_bt_0c_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_DC_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_DC_cr_pcie2ap_public_remapping_bt_0c_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_bt_0c[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_DC_cr_pcie2ap_public_remapping_bt_0c_SHFT 0

#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_FE_cr_pcie2ap_public_remapping_bt_0f_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_FE_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_FE_cr_pcie2ap_public_remapping_bt_0f_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_bt_0f[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_FE_cr_pcie2ap_public_remapping_bt_0f_SHFT 16
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_FE_cr_pcie2ap_public_remapping_bt_0e_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_FE_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_FE_cr_pcie2ap_public_remapping_bt_0e_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_bt_0e[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_FE_cr_pcie2ap_public_remapping_bt_0e_SHFT 0

#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_10_cr_pcie2ap_public_remapping_bt_11_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_10_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_10_cr_pcie2ap_public_remapping_bt_11_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_bt_11[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_10_cr_pcie2ap_public_remapping_bt_11_SHFT 16
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_10_cr_pcie2ap_public_remapping_bt_10_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_10_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_10_cr_pcie2ap_public_remapping_bt_10_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_bt_10[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_10_cr_pcie2ap_public_remapping_bt_10_SHFT 0

#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_32_cr_pcie2ap_public_remapping_bt_13_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_32_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_32_cr_pcie2ap_public_remapping_bt_13_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_bt_13[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_32_cr_pcie2ap_public_remapping_bt_13_SHFT 16
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_32_cr_pcie2ap_public_remapping_bt_12_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_32_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_32_cr_pcie2ap_public_remapping_bt_12_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_bt_12[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_32_cr_pcie2ap_public_remapping_bt_12_SHFT 0

#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_54_cr_pcie2ap_public_remapping_bt_15_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_54_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_54_cr_pcie2ap_public_remapping_bt_15_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_bt_15[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_54_cr_pcie2ap_public_remapping_bt_15_SHFT 16
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_54_cr_pcie2ap_public_remapping_bt_14_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_54_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_54_cr_pcie2ap_public_remapping_bt_14_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_bt_14[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_54_cr_pcie2ap_public_remapping_bt_14_SHFT 0

#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_76_cr_pcie2ap_public_remapping_bt_17_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_76_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_76_cr_pcie2ap_public_remapping_bt_17_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_bt_17[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_76_cr_pcie2ap_public_remapping_bt_17_SHFT 16
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_76_cr_pcie2ap_public_remapping_bt_16_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_76_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_76_cr_pcie2ap_public_remapping_bt_16_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_bt_16[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_76_cr_pcie2ap_public_remapping_bt_16_SHFT 0

#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_98_cr_pcie2ap_public_remapping_bt_19_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_98_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_98_cr_pcie2ap_public_remapping_bt_19_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_bt_19[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_98_cr_pcie2ap_public_remapping_bt_19_SHFT 16
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_98_cr_pcie2ap_public_remapping_bt_18_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_98_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_98_cr_pcie2ap_public_remapping_bt_18_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_bt_18[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_98_cr_pcie2ap_public_remapping_bt_18_SHFT 0

#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_BA_cr_pcie2ap_public_remapping_bt_1b_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_BA_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_BA_cr_pcie2ap_public_remapping_bt_1b_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_bt_1b[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_BA_cr_pcie2ap_public_remapping_bt_1b_SHFT 16
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_BA_cr_pcie2ap_public_remapping_bt_1a_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_BA_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_BA_cr_pcie2ap_public_remapping_bt_1a_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_bt_1a[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_BA_cr_pcie2ap_public_remapping_bt_1a_SHFT 0

#ifdef __cplusplus
}
#endif

#endif // __CONN_BUS_CR_VON_REGS_H__
