#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Apr 10 20:46:09 2022
# Process ID: 18416
# Current directory: D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/lab3/lab3.runs/synth_1
# Command line: vivado.exe -log single_cycle_core.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source single_cycle_core.tcl
# Log file: D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/lab3/lab3.runs/synth_1/single_cycle_core.vds
# Journal file: D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/lab3/lab3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source single_cycle_core.tcl -notrace
Command: synth_design -top single_cycle_core -part xc7a100tftg256-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tftg256-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6864
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1017.906 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'single_cycle_core' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:55]
INFO: [Synth 8-3491] module 'program_counter' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/program_counter.vhd:28' bound to instance 'pc' of component 'program_counter' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:267]
INFO: [Synth 8-638] synthesizing module 'program_counter' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/program_counter.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'program_counter' (1#1) [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/program_counter.vhd:35]
INFO: [Synth 8-3491] module 'adder_4b' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/adder_4b.vhd:25' bound to instance 'next_pc' of component 'adder_4b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:273]
INFO: [Synth 8-638] synthesizing module 'adder_4b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/adder_4b.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'adder_4b' (2#1) [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/adder_4b.vhd:32]
INFO: [Synth 8-3491] module 'instruction_memory' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/instruction_memory.vhd:27' bound to instance 'insn_mem' of component 'instruction_memory' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:279]
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/instruction_memory.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (3#1) [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/instruction_memory.vhd:34]
INFO: [Synth 8-3491] module 'IF_ID_stage_registers' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/lab3/lab3.srcs/sources_1/new/IF_ID_stage_registers.vhd:34' bound to instance 'IF_ID_reg' of component 'IF_ID_stage_registers' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:286]
INFO: [Synth 8-638] synthesizing module 'IF_ID_stage_registers' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/lab3/lab3.srcs/sources_1/new/IF_ID_stage_registers.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'IF_ID_stage_registers' (4#1) [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/lab3/lab3.srcs/sources_1/new/IF_ID_stage_registers.vhd:41]
INFO: [Synth 8-3491] module 'sign_extend_4to16' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/sign_extend_4to16.vhd:25' bound to instance 'sign_extend' of component 'sign_extend_4to16' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:292]
INFO: [Synth 8-638] synthesizing module 'sign_extend_4to16' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/sign_extend_4to16.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'sign_extend_4to16' (5#1) [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/sign_extend_4to16.vhd:30]
INFO: [Synth 8-3491] module 'control_unit' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/control_unit.vhd:44' bound to instance 'ctrl_unit' of component 'control_unit' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:296]
INFO: [Synth 8-638] synthesizing module 'control_unit' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/control_unit.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (6#1) [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/control_unit.vhd:54]
INFO: [Synth 8-3491] module 'mux_2to1_4b' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_4b.vhd:25' bound to instance 'mux_reg_dst' of component 'mux_2to1_4b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:305]
INFO: [Synth 8-638] synthesizing module 'mux_2to1_4b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_4b.vhd:32]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_4b.vhd:45]
INFO: [Synth 8-638] synthesizing module 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'mux_2to1_1b' (7#1) [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:32]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_4b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_4b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_4b.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'mux_2to1_4b' (8#1) [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_4b.vhd:32]
INFO: [Synth 8-3491] module 'register_file' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/register_file.vhd:26' bound to instance 'reg_file' of component 'register_file' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:311]
INFO: [Synth 8-638] synthesizing module 'register_file' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/register_file.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'register_file' (9#1) [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/register_file.vhd:38]
INFO: [Synth 8-3491] module 'mux_2to1_16b' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:25' bound to instance 'mux_alu_src' of component 'mux_2to1_16b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:322]
INFO: [Synth 8-638] synthesizing module 'mux_2to1_16b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:32]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'mux_2to1_16b' (10#1) [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:32]
INFO: [Synth 8-3491] module 'ID_EX_stage_register' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/lab3/lab3.srcs/sources_1/new/ID_EX_stage_register.vhd:34' bound to instance 'ID_EX_reg' of component 'ID_EX_stage_register' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:329]
INFO: [Synth 8-638] synthesizing module 'ID_EX_stage_register' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/lab3/lab3.srcs/sources_1/new/ID_EX_stage_register.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'ID_EX_stage_register' (11#1) [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/lab3/lab3.srcs/sources_1/new/ID_EX_stage_register.vhd:59]
INFO: [Synth 8-3491] module 'mux_3to1_16b' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/lab3/lab3.srcs/sources_1/new/mux_3to1_16b.vhd:34' bound to instance 'mux_forwarding_rs' of component 'mux_3to1_16b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:354]
INFO: [Synth 8-638] synthesizing module 'mux_3to1_16b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/lab3/lab3.srcs/sources_1/new/mux_3to1_16b.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'mux_3to1_16b' (12#1) [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/lab3/lab3.srcs/sources_1/new/mux_3to1_16b.vhd:42]
INFO: [Synth 8-3491] module 'mux_3to1_16b' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/lab3/lab3.srcs/sources_1/new/mux_3to1_16b.vhd:34' bound to instance 'mux_forwarding_rt' of component 'mux_3to1_16b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:362]
INFO: [Synth 8-3491] module 'forwarding_handler' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/lab3/lab3.srcs/sources_1/new/forwarding_handler.vhd:34' bound to instance 'forwarding_unit' of component 'forwarding_handler' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:370]
INFO: [Synth 8-638] synthesizing module 'forwarding_handler' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/lab3/lab3.srcs/sources_1/new/forwarding_handler.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'forwarding_handler' (13#1) [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/lab3/lab3.srcs/sources_1/new/forwarding_handler.vhd:45]
INFO: [Synth 8-3491] module 'adder_16b' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/adder_16b.vhd:25' bound to instance 'alu' of component 'adder_16b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:380]
INFO: [Synth 8-638] synthesizing module 'adder_16b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/adder_16b.vhd:33]
WARNING: [Synth 8-614] signal 'sig_result' is read in the process but is not in the sensitivity list [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/adder_16b.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'adder_16b' (14#1) [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/adder_16b.vhd:33]
INFO: [Synth 8-3491] module 'EX_MEM_stage_registers' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/lab3/lab3.srcs/sources_1/new/EX_MEM_stage_registers.vhd:34' bound to instance 'EX_MEM_reg' of component 'EX_MEM_stage_registers' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:388]
INFO: [Synth 8-638] synthesizing module 'EX_MEM_stage_registers' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/lab3/lab3.srcs/sources_1/new/EX_MEM_stage_registers.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'EX_MEM_stage_registers' (15#1) [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/lab3/lab3.srcs/sources_1/new/EX_MEM_stage_registers.vhd:51]
INFO: [Synth 8-3491] module 'data_memory' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/data_memory.vhd:26' bound to instance 'data_mem' of component 'data_memory' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:404]
INFO: [Synth 8-638] synthesizing module 'data_memory' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/data_memory.vhd:35]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/data_memory.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'data_memory' (16#1) [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/data_memory.vhd:35]
INFO: [Synth 8-3491] module 'mux_2to1_16b' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd:25' bound to instance 'mux_mem_to_reg' of component 'mux_2to1_16b' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:412]
INFO: [Synth 8-3491] module 'MEM_WB_stage_registers' declared at 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/lab3/lab3.srcs/sources_1/new/MEM_WB_stage_registers.vhd:34' bound to instance 'MEM_WB_reg' of component 'MEM_WB_stage_registers' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:419]
INFO: [Synth 8-638] synthesizing module 'MEM_WB_stage_registers' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/lab3/lab3.srcs/sources_1/new/MEM_WB_stage_registers.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'MEM_WB_stage_registers' (17#1) [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/lab3/lab3.srcs/sources_1/new/MEM_WB_stage_registers.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'single_cycle_core' (18#1) [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd:55]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1017.906 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1017.906 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1017.906 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1017.906 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/lab3/lab3.srcs/constrs_1/new/cons_1.xdc]
Finished Parsing XDC File [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/lab3/lab3.srcs/constrs_1/new/cons_1.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1057.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1057.895 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1057.895 ; gain = 39.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tftg256-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1057.895 ; gain = 39.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1057.895 ; gain = 39.988
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[0]' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/instruction_memory.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[1]' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/instruction_memory.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[2]' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/instruction_memory.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'sig_result_reg' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/adder_16b.vhd:42]
WARNING: [Synth 8-327] inferring latch for variable 'carry_out_reg' [D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/adder_16b.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1057.895 ; gain = 39.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 39    
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input   16 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 67    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1057.895 ; gain = 39.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1057.895 ; gain = 39.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1057.895 ; gain = 39.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1058.027 ; gain = 40.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1063.824 ; gain = 45.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1063.824 ; gain = 45.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1063.824 ; gain = 45.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1063.824 ; gain = 45.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1063.824 ; gain = 45.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1063.824 ; gain = 45.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     5|
|3     |LUT2 |     1|
|4     |LUT3 |     3|
|5     |LUT4 |     5|
|6     |LUT6 |     2|
|7     |FDCE |    20|
|8     |FDRE |    16|
|9     |IBUF |     2|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1063.824 ; gain = 45.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 1063.824 ; gain = 5.930
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1063.824 ; gain = 45.918
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1063.824 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1082.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:00 . Memory (MB): peak = 1082.797 ; gain = 64.891
INFO: [Common 17-1381] The checkpoint 'D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/lab3/lab3.runs/synth_1/single_cycle_core.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file single_cycle_core_utilization_synth.rpt -pb single_cycle_core_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 10 20:47:19 2022...
