[{"Start":"HtmlBlock"},{"Html":"<pre><code class=\"hljs hide-boring\"><span style='color:var(--cyan,#0aa)'>half ❯</span> <b>cargo build -q</b>\n<span style='color:var(--cyan,#0aa)'>half ❯</span> <b>cargo test --test test_fixture -- --no-capture</b>\n\nrunning 1 test\ntest test_make_fixture ... ok\n\ntest result: ok. 1 passed; 0 failed; 0 ignored; 0 measured; 0 filtered out; finished in 0.02s\n\n<b><span style='color:var(--green,#0a0)'>    Finished</span></b> `test` profile [unoptimized + debuginfo] target(s) in 0.04s\n<b><span style='color:var(--green,#0a0)'>     Running</span></b> tests/test_fixture.rs (target/debug/deps/test_fixture-e271b24633105175)\nmodule half_top(input wire [0:0] a, input wire [0:0] b, output wire [0:0] sum, output wire [0:0] carry);\n   wire [1:0] inner_input;\n   wire [1:0] inner_output;\n   assign inner_input[0:0] = a;\n   assign inner_input[1:1] = b;\n   assign sum = inner_output[0:0];\n   assign carry = inner_output[1:1];\n   inner inner_inst(.i(inner_input), .o(inner_output));\nendmodule\nmodule inner(input wire [1:0] i, output wire [1:0] o);\n   wire [5:0] od;\n   wire [3:0] d;\n   wire [1:0] q;\n   assign o = od[1:0];\n   inner_and c0(.i(d[3:2]), .o(q[1:1]));\n   inner_xor c1(.i(d[1:0]), .o(q[0:0]));\n   assign d = od[5:2];\n   assign od = kernel_half_adder(i, q);\n   function [5:0] kernel_half_adder(input reg [1:0] arg_0, input reg [1:0] arg_1);\n         reg [1:0] r0;\n         reg [3:0] r1;\n         reg [3:0] r2;\n         reg [0:0] r3;\n         reg [1:0] r4;\n         reg [0:0] r5;\n         reg [1:0] r6;\n         reg [1:0] r7;\n         reg [5:0] r8;\n         localparam l0 = 4'b0000;\n         localparam l1 = 2'b00;\n         begin\n            r0 = arg_0;\n            r4 = arg_1;\n            r1 = l0;\n            r1[1:0] = r0;\n            r2 = r1;\n            r2[3:2] = r0;\n            r3 = r4[0:0];\n            r5 = r4[1:1];\n            r6 = l1;\n            r6[0:0] = r3;\n            r7 = r6;\n            r7[1:1] = r5;\n            r8 = {r2, r7};\n            kernel_half_adder = r8;\n         end\n   endfunction\nendmodule\nmodule inner_and(input wire [1:0] i, output wire [0:0] o);\n   wire [0:0] od;\n   assign o = od[0:0];\n   assign od = kernel_and_gate(i);\n   function [0:0] kernel_and_gate(input reg [1:0] arg_0);\n         reg [1:0] r0;\n         reg [0:0] r1;\n         reg [0:0] r2;\n         reg [0:0] r3;\n         begin\n            r0 = arg_0;\n            r1 = r0[0:0];\n            r2 = r0[1:1];\n            r3 = r1 & r2;\n            kernel_and_gate = r3;\n         end\n   endfunction\nendmodule\nmodule inner_xor(input wire [1:0] i, output wire [0:0] o);\n   wire [0:0] od;\n   assign o = od[0:0];\n   assign od = kernel_xor_gate(i);\n   function [0:0] kernel_xor_gate(input reg [1:0] arg_0);\n         reg [1:0] r0;\n         reg [0:0] r1;\n         reg [0:0] r2;\n         reg [0:0] r3;\n         begin\n            r0 = arg_0;\n            r1 = r0[0:0];\n            r2 = r0[1:1];\n            r3 = r1 ^ r2;\n            kernel_xor_gate = r3;\n         end\n   endfunction\nendmodule\n\n</code></pre>"},{"End":"HtmlBlock"}]