// Seed: 2577785949
module module_0 (
    id_1
);
  output wire id_1;
  uwire id_2 = id_2;
  assign id_1[-1] = id_2 || 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri0 id_6, id_7;
  tri0 id_8;
  logic [7:0] id_9, id_10;
  assign id_4 = id_10[1][(1)];
  wand id_11, id_12, id_13, id_14 = -1'b0;
  assign id_11 = 1;
  wire id_15, id_16;
  module_0 modCall_1 (id_9);
  parameter id_17 = id_8;
  assign id_7  = id_11;
  assign id_13 = 1;
  wire id_18;
endmodule
