static inline T_1 F_1 ( void T_2 * V_1 )\r\n{\r\nreturn F_2 ( V_1 + V_2 ) ;\r\n}\r\nstatic inline T_1 F_3 ( void T_2 * V_1 ,\r\nT_1 V_3 )\r\n{\r\nF_4 ( V_3 , V_1 + V_2 ) ;\r\nreturn F_1 ( V_1 ) ;\r\n}\r\nstatic int F_5 ( struct V_4 * V_5 , int V_6 )\r\n{\r\nvoid T_2 * V_1 = ( void T_2 * ) V_5 -> V_7 ;\r\nint V_8 , V_9 ;\r\nfor ( V_9 = 0 ; V_9 < 20 ; V_9 ++ ) {\r\nV_8 = ! ! ( F_2 ( V_1 + V_10 ) &\r\nV_11 ) ;\r\nif ( V_8 || ! V_6 )\r\nbreak;\r\nF_6 ( 10 ) ;\r\n}\r\nreturn V_8 ;\r\n}\r\nstatic int F_7 ( struct V_4 * V_5 , T_3 * V_8 )\r\n{\r\nvoid T_2 * V_1 = ( void T_2 * ) V_5 -> V_7 ;\r\n* V_8 = F_2 ( V_1 + V_12 ) ;\r\nreturn 1 ;\r\n}\r\nstatic int F_8 ( struct V_4 * V_5 )\r\n{\r\nvoid T_2 * V_1 = ( void T_2 * ) V_5 -> V_7 ;\r\nT_1 V_3 ;\r\nint V_13 = - V_14 ;\r\nV_3 = F_1 ( V_1 ) ;\r\nif ( ( V_3 & V_15 ) == 0 )\r\nV_3 = F_3 ( V_1 , V_3 | V_15 ) ;\r\nif ( ( V_3 & V_15 ) == 0 ) {\r\nF_9 (KERN_ERR PFX L_1 ) ;\r\ngoto V_16;\r\n}\r\nV_13 = 0 ;\r\nV_16:\r\nreturn V_13 ;\r\n}\r\nstatic void F_10 ( struct V_4 * V_5 )\r\n{\r\nvoid T_2 * V_1 = ( void T_2 * ) V_5 -> V_7 ;\r\nT_1 V_3 ;\r\nV_3 = F_1 ( V_1 ) ;\r\nif ( V_3 & V_15 )\r\nF_3 ( V_1 , V_3 & ~ V_15 ) ;\r\nelse\r\nF_9 (KERN_WARNING PFX L_2 ) ;\r\n}\r\nstatic int T_4 F_11 ( void * V_17 )\r\n{\r\nstruct V_18 * V_18 = V_17 ;\r\nT_1 V_19 , V_20 ;\r\nif ( ! ( V_18 -> V_21 & V_22 ) )\r\nF_12 ( V_18 -> V_23 ,\r\nV_18 -> V_24 ,\r\nV_18 -> V_21 |\r\nV_22 ) ;\r\nif ( ! ( V_18 -> V_25 & V_26 ) )\r\nF_12 ( V_18 -> V_23 ,\r\nV_18 -> V_27 ,\r\nV_18 -> V_25 |\r\nV_26 ) ;\r\nF_4 ( V_28 , V_18 -> V_1 ) ;\r\nF_4 ( V_29 , V_18 -> V_1 ) ;\r\nV_19 = F_2 ( V_18 -> V_1 + V_30 ) ;\r\nV_20 = F_2 ( V_18 -> V_1 + V_31 ) ;\r\nF_4 ( V_28 , V_18 -> V_1 ) ;\r\nif ( ! ( V_18 -> V_25 &\r\n( V_32 | V_26 ) ) )\r\nF_12 ( V_18 -> V_23 ,\r\nV_18 -> V_27 ,\r\nV_18 -> V_25 ) ;\r\nif ( ! ( V_18 -> V_21 & V_22 ) )\r\nF_12 ( V_18 -> V_23 ,\r\nV_18 -> V_24 ,\r\nV_18 -> V_21 ) ;\r\nif ( V_19 != V_33 ||\r\n( V_20 != V_34 &&\r\nV_20 != V_35 ) ) {\r\nF_9 (KERN_NOTICE PFX L_3 ) ;\r\nreturn - V_36 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int T_4 F_13 ( struct V_18 * V_18 ,\r\nstruct V_37 * V_23 )\r\n{\r\nV_18 -> V_25 = 0xff ;\r\nV_18 -> V_21 = 0xff ;\r\nV_18 -> V_23 = V_23 ;\r\nif ( V_23 -> V_38 < 0x2640 ) {\r\nV_18 -> V_24 = V_39 ;\r\nV_18 -> V_27 = V_40 ;\r\n} else {\r\nV_18 -> V_24 = V_41 ;\r\nV_18 -> V_27 = V_42 ;\r\n}\r\nF_14 ( V_23 , V_18 -> V_24 ,\r\n& V_18 -> V_21 ) ;\r\nF_14 ( V_23 , V_18 -> V_27 ,\r\n& V_18 -> V_25 ) ;\r\nif ( ( V_18 -> V_25 &\r\n( V_32 | V_26 ) )\r\n== V_32 ) {\r\nstatic T_5 char V_43 [] =\r\nV_44\r\nV_45 L_4\r\nV_45 L_5\r\nV_45 L_6\r\nV_45 L_7 ;\r\nif ( V_46 )\r\nreturn - V_36 ;\r\nF_9 ( V_43 ) ;\r\nreturn - V_47 ;\r\n}\r\nV_18 -> V_1 = F_15 ( V_48 , V_49 ) ;\r\nif ( V_18 -> V_1 == NULL )\r\nreturn - V_47 ;\r\nreturn 0 ;\r\n}\r\nstatic int T_4 F_16 ( void )\r\n{\r\nint V_13 = - V_36 ;\r\nint V_9 ;\r\nstruct V_37 * V_23 = NULL ;\r\nvoid T_2 * V_1 = V_1 ;\r\nT_1 V_3 ;\r\nstruct V_18 * V_18 ;\r\nfor ( V_9 = 0 ; ! V_23 && V_50 [ V_9 ] . V_51 ; ++ V_9 )\r\nV_23 = F_17 ( V_50 [ V_9 ] . V_51 , V_50 [ V_9 ] . V_38 ,\r\nNULL ) ;\r\nif ( ! V_23 )\r\ngoto V_16;\r\nif ( V_46 < 0 ) {\r\nF_18 ( V_23 ) ;\r\ngoto V_52;\r\n}\r\nV_18 = F_19 ( sizeof( * V_18 ) , V_53 ) ;\r\nif ( ! V_18 ) {\r\nF_18 ( V_23 ) ;\r\ngoto V_16;\r\n}\r\nV_13 = F_13 ( V_18 , V_23 ) ;\r\nif ( V_13 ) {\r\nF_18 ( V_23 ) ;\r\nF_20 ( V_18 ) ;\r\nif ( V_13 == - V_36 )\r\ngoto V_52;\r\ngoto V_16;\r\n}\r\nV_13 = F_21 ( F_11 , V_18 , NULL ) ;\r\nF_18 ( V_23 ) ;\r\nF_22 ( V_18 -> V_1 ) ;\r\nF_20 ( V_18 ) ;\r\nif ( V_13 )\r\ngoto V_16;\r\nV_52:\r\nV_13 = - V_54 ;\r\nV_1 = F_23 ( V_55 , V_56 ) ;\r\nif ( ! V_1 )\r\ngoto V_16;\r\nV_57 . V_7 = ( unsigned long ) V_1 ;\r\nV_13 = - V_36 ;\r\nV_3 = F_1 ( V_1 ) ;\r\nif ( ( V_3 & V_58 ) == 0 ) {\r\nF_22 ( V_1 ) ;\r\ngoto V_16;\r\n}\r\nF_9 ( V_59 L_8 ) ;\r\nV_13 = F_24 ( & V_57 ) ;\r\nif ( V_13 ) {\r\nF_9 (KERN_ERR PFX L_9 ,\r\nerr) ;\r\nF_22 ( V_1 ) ;\r\n}\r\nV_16:\r\nreturn V_13 ;\r\n}\r\nstatic void T_6 F_25 ( void )\r\n{\r\nvoid T_2 * V_1 = ( void T_2 * ) V_57 . V_7 ;\r\nF_26 ( & V_57 ) ;\r\nF_22 ( V_1 ) ;\r\n}
