--------------------------------------------------------------------------------
Release 10.1 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
C:/MainProject/Machine/Machine.ise -intstyle ise -e 3 -s 5 -xml Cache Cache.ncd
-o Cache.twr Cache.pcf

Design file:              Cache.ncd
Physical constraint file: Cache.pcf
Device,package,speed:     xc3s200,pq208,-5 (PRODUCTION 1.39 2008-01-09)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
address<0>  |   19.363(R)|   -0.814(R)|clk_BUFGP         |   0.000|
address<1>  |   18.220(R)|    0.074(R)|clk_BUFGP         |   0.000|
address<2>  |   19.220(R)|    0.543(R)|clk_BUFGP         |   0.000|
address<3>  |   18.782(R)|    0.514(R)|clk_BUFGP         |   0.000|
address<4>  |   18.939(R)|    0.695(R)|clk_BUFGP         |   0.000|
address<5>  |   17.600(R)|    0.631(R)|clk_BUFGP         |   0.000|
address<6>  |   17.469(R)|    0.553(R)|clk_BUFGP         |   0.000|
address<7>  |   17.823(R)|    0.439(R)|clk_BUFGP         |   0.000|
address<8>  |   17.722(R)|    0.477(R)|clk_BUFGP         |   0.000|
address<9>  |   17.517(R)|    0.654(R)|clk_BUFGP         |   0.000|
address<10> |   17.636(R)|    0.754(R)|clk_BUFGP         |   0.000|
address<11> |   18.114(R)|    0.066(R)|clk_BUFGP         |   0.000|
control<0>  |   12.467(R)|   -0.282(R)|clk_BUFGP         |   0.000|
control<1>  |   12.678(R)|   -0.304(R)|clk_BUFGP         |   0.000|
data<0>     |   11.894(R)|    0.788(R)|clk_BUFGP         |   0.000|
data<1>     |   12.157(R)|    0.595(R)|clk_BUFGP         |   0.000|
data<2>     |   11.860(R)|    0.773(R)|clk_BUFGP         |   0.000|
data<3>     |   13.054(R)|    0.027(R)|clk_BUFGP         |   0.000|
data<4>     |   12.194(R)|    0.559(R)|clk_BUFGP         |   0.000|
data<5>     |   12.058(R)|    0.621(R)|clk_BUFGP         |   0.000|
data<6>     |   13.638(R)|    0.551(R)|clk_BUFGP         |   0.000|
data<7>     |   12.794(R)|    0.160(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
data_out<0> |    7.907(R)|clk_BUFGP         |   0.000|
data_out<1> |    8.187(R)|clk_BUFGP         |   0.000|
data_out<2> |    7.984(R)|clk_BUFGP         |   0.000|
data_out<3> |    8.288(R)|clk_BUFGP         |   0.000|
data_out<4> |    8.276(R)|clk_BUFGP         |   0.000|
data_out<5> |    8.363(R)|clk_BUFGP         |   0.000|
data_out<6> |    8.346(R)|clk_BUFGP         |   0.000|
data_out<7> |    7.921(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   18.921|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Apr 20 23:22:32 2009 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 78 MB



