{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 3186, "design__instance__area": 71431.8, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.11242223531007767, "power__switching__total": 0.08042161166667938, "power__leakage__total": 7.36611013962829e-07, "power__total": 0.19284458458423615, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.2810280976361242, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": -0.2810280976361242, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.585740028614889, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.1953772754437866, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.5042474358565854, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": -0.5042474358565854, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.4832212544654559, "timing__setup__ws__corner:nom_ss_125C_4v50": -4.196148436378501, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -485.73936292514463, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -4.196148436378501, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 149, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -4.196148, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 149, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.18157587058973607, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": -0.18157587058973607, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2653392025645264, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.704426314995372, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 2, "design__max_fanout_violation__count": 0, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.17967239316018221, "clock__skew__worst_setup": -0.5099483202269651, "timing__hold__ws": 0.2641177351582884, "timing__setup__ws": -4.620115087942434, "timing__hold__tns": 0, "timing__setup__tns": -532.5488964993446, "timing__hold__wns": 0, "timing__setup__wns": -4.620115087942434, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 448, "timing__setup_r2r__ws": -4.620115, "timing__setup_r2r_vio__count": 448, "design__die__bbox": "0.0 0.0 337.445 355.365", "design__core__bbox": "6.72 15.68 330.4 337.12", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 106, "design__die__area": 119916, "design__core__area": 104044, "design__instance__count__stdcell": 3186, "design__instance__area__stdcell": 71431.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.686556, "design__instance__utilization__stdcell": 0.686556, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 19843392, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 97632.8, "design__violations": 0, "design__instance__count__setup_buffer": 52, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2355, "route__net__special": 2, "route__drc_errors__iter:1": 906, "route__wirelength__iter:1": 107842, "route__drc_errors__iter:2": 161, "route__wirelength__iter:2": 106886, "route__drc_errors__iter:3": 151, "route__wirelength__iter:3": 106606, "route__drc_errors__iter:4": 32, "route__wirelength__iter:4": 106508, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 106433, "route__drc_errors": 0, "route__wirelength": 106433, "route__vias": 15915, "route__vias__singlecut": 15915, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 653.16, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 56, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 56, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 56, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.27823932834169646, "clock__skew__worst_setup__corner:min_tt_025C_5v00": -0.27823932834169646, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5839190407583978, "timing__setup__ws__corner:min_tt_025C_5v00": 2.393044052873707, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 56, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.49942551507966015, "clock__skew__worst_setup__corner:min_ss_125C_4v50": -0.49942551507966015, "timing__hold__ws__corner:min_ss_125C_4v50": 0.5049056871065023, "timing__setup__ws__corner:min_ss_125C_4v50": -3.8415804957789876, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -448.0224744673677, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -3.8415804957789876, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 149, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -3.84158, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 149, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 56, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.17967239316018221, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": -0.17967239316018221, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2641177351582884, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.783789055842998, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 56, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.28431502401579006, "clock__skew__worst_setup__corner:max_tt_025C_5v00": -0.28431502401579006, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5879759068274166, "timing__setup__ws__corner:max_tt_025C_5v00": 1.96051269656638, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 56, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.5099483202269651, "clock__skew__worst_setup__corner:max_ss_125C_4v50": -0.5099483202269651, "timing__hold__ws__corner:max_ss_125C_4v50": 0.45899751965067054, "timing__setup__ws__corner:max_ss_125C_4v50": -4.620115087942434, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -532.5488964993446, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -4.620115087942434, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 150, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -4.620115, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 150, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 56, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.18378521447122462, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": -0.18378521447122462, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2668380036901594, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.607903966593832, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 56, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 56, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99716, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99871, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00284282, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00654082, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00210186, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00654082, "ir__voltage__worst": 5, "ir__drop__avg": 0.00129, "ir__drop__worst": 0.00284, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}