Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed May 14 19:54:37 2025
| Host         : vivado-cap running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file alarm_control_sets_placed.rpt
| Design       : alarm
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           18 |
| Yes          | No                    | No                     |              66 |           31 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+-----------------------+------------------+----------------+--------------+
|  Clock Signal  |         Enable Signal        |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------+-----------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | seconds[5]_i_2_n_0           | seconds[5]_i_1_n_0    |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | hours[4]_i_1_n_0             |                       |                4 |              5 |         1.25 |
|  CLK_IBUF_BUFG | alarm_led_counter[4]_i_2_n_0 | alarm_led_counter     |                2 |              5 |         2.50 |
|  CLK_IBUF_BUFG | alarm_hours[4]_i_1_n_0       |                       |                3 |              5 |         1.67 |
|  CLK_IBUF_BUFG | chrono_minutes[5]_i_1_n_0    |                       |                3 |              6 |         2.00 |
|  CLK_IBUF_BUFG | minutes[5]_i_1_n_0           |                       |                5 |              6 |         1.20 |
|  CLK_IBUF_BUFG | alarm_minutes                |                       |                5 |              6 |         1.20 |
|  CLK_IBUF_BUFG | chrono_seconds[5]_i_1_n_0    |                       |                3 |              6 |         2.00 |
|  CLK_IBUF_BUFG |                              |                       |               12 |             29 |         2.42 |
|  CLK_IBUF_BUFG |                              | blink                 |                9 |             32 |         3.56 |
|  CLK_IBUF_BUFG |                              | clk_count[31]_i_1_n_0 |                9 |             32 |         3.56 |
|  CLK_IBUF_BUFG | sec_count[0]_i_1_n_0         |                       |                8 |             32 |         4.00 |
+----------------+------------------------------+-----------------------+------------------+----------------+--------------+


