

================================================================
== Vitis HLS Report for 'ack_delay'
================================================================
* Date:           Sat Mar 18 14:38:57 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.027 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  12.800 ns|  12.800 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      203|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        1|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      107|    -|
|Register             |        -|     -|      497|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|     0|      497|      406|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |                 Module                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |ack_table_V_U  |ack_delay_ack_table_V_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|  1000|   12|     1|        12000|
    +---------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                                        |        1|  0|   0|    0|  1000|   12|     1|        12000|
    +---------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln885_fu_179_p2                |         +|   0|  0|  23|          16|           1|
    |add_ln886_fu_232_p2                |         +|   0|  0|  19|          12|           2|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_condition_171                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_276                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_80                    |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op44_load_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op48_load_state3      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op58_write_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op66_write_state5     |       and|   0|  0|   2|           1|           1|
    |tmp_i_nbreadreq_fu_72_p3           |       and|   0|  0|   2|           1|           0|
    |grp_fu_144_p2                      |      icmp|   0|  0|  12|          12|           1|
    |icmp_ln1064_80_fu_209_p2           |      icmp|   0|  0|  12|          12|           1|
    |icmp_ln1064_81_fu_185_p2           |      icmp|   0|  0|  13|          16|          10|
    |icmp_ln53_fu_164_p2                |      icmp|   0|  0|  20|          32|           2|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3   |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter4   |        or|   0|  0|   2|           1|           1|
    |ap_condition_95                    |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op68_write_state5     |        or|   0|  0|   2|           1|           1|
    |or_ln173_fu_221_p2                 |        or|   0|  0|  48|          48|           2|
    |select_ln78_fu_191_p3              |    select|   0|  0|  16|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 203|         169|          40|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ackDelayFifoReadCount_blk_n    |   9|          2|    1|          2|
    |ackDelayFifoWriteCount_blk_n   |   9|          2|    1|          2|
    |ack_table_V_address0           |  14|          3|   10|         30|
    |ack_table_V_address1           |  14|          3|   10|         30|
    |ack_table_V_d1                 |  20|          4|   12|         48|
    |ap_done                        |   9|          2|    1|          2|
    |eventEng2ackDelay_event_blk_n  |   9|          2|    1|          2|
    |eventEng2txEng_event_blk_n     |   9|          2|    1|          2|
    |eventEng2txEng_event_din       |  14|          3|  181|        543|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 107|         23|  218|        661|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+-----+----+-----+-----------+
    |                   Name                   |  FF | LUT| Bits| Const Bits|
    +------------------------------------------+-----+----+-----+-----------+
    |ack_table_V_addr_1_reg_261                |   10|   0|   10|          0|
    |ack_table_V_addr_1_reg_261_pp0_iter2_reg  |   10|   0|   10|          0|
    |ack_table_V_addr_reg_267                  |   10|   0|   10|          0|
    |ack_table_V_addr_reg_267_pp0_iter2_reg    |   10|   0|   10|          0|
    |ack_table_V_load_reg_273                  |   12|   0|   12|          0|
    |ad_pointer_V                              |   16|   0|   16|          0|
    |ad_pointer_V_load_reg_256                 |   16|   0|   16|          0|
    |ad_pointer_V_load_reg_256_pp0_iter2_reg   |   16|   0|   16|          0|
    |ap_CS_fsm                                 |    1|   0|    1|          0|
    |ap_done_reg                               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |    1|   0|    1|          0|
    |ev_sessionID_V_1_reg_247                  |   10|   0|   10|          0|
    |eventEng2ackDelay_event_read_reg_242      |  181|   0|  181|          0|
    |icmp_ln1064_80_reg_291                    |    1|   0|    1|          0|
    |icmp_ln1064_reg_283                       |    1|   0|    1|          0|
    |icmp_ln1064_reg_283_pp0_iter3_reg         |    1|   0|    1|          0|
    |icmp_ln1080_reg_279                       |    1|   0|    1|          0|
    |icmp_ln1080_reg_279_pp0_iter3_reg         |    1|   0|    1|          0|
    |icmp_ln53_reg_252                         |    1|   0|    1|          0|
    |tmp_i_344_reg_287                         |    1|   0|    1|          0|
    |tmp_i_reg_238                             |    1|   0|    1|          0|
    |eventEng2ackDelay_event_read_reg_242      |   64|  32|  181|          0|
    |icmp_ln53_reg_252                         |   64|  32|    1|          0|
    |tmp_i_reg_238                             |   64|  32|    1|          0|
    +------------------------------------------+-----+----+-----+-----------+
    |Total                                     |  497|  96|  488|          0|
    +------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|                ack_delay|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|                ack_delay|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|                ack_delay|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|                ack_delay|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|                ack_delay|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|                ack_delay|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|                ack_delay|  return value|
|eventEng2ackDelay_event_dout     |   in|  181|     ap_fifo|  eventEng2ackDelay_event|       pointer|
|eventEng2ackDelay_event_empty_n  |   in|    1|     ap_fifo|  eventEng2ackDelay_event|       pointer|
|eventEng2ackDelay_event_read     |  out|    1|     ap_fifo|  eventEng2ackDelay_event|       pointer|
|ackDelayFifoReadCount_din        |  out|    1|     ap_fifo|    ackDelayFifoReadCount|       pointer|
|ackDelayFifoReadCount_full_n     |   in|    1|     ap_fifo|    ackDelayFifoReadCount|       pointer|
|ackDelayFifoReadCount_write      |  out|    1|     ap_fifo|    ackDelayFifoReadCount|       pointer|
|eventEng2txEng_event_din         |  out|  181|     ap_fifo|     eventEng2txEng_event|       pointer|
|eventEng2txEng_event_full_n      |   in|    1|     ap_fifo|     eventEng2txEng_event|       pointer|
|eventEng2txEng_event_write       |  out|    1|     ap_fifo|     eventEng2txEng_event|       pointer|
|ackDelayFifoWriteCount_din       |  out|    1|     ap_fifo|   ackDelayFifoWriteCount|       pointer|
|ackDelayFifoWriteCount_full_n    |   in|    1|     ap_fifo|   ackDelayFifoWriteCount|       pointer|
|ackDelayFifoWriteCount_write     |  out|    1|     ap_fifo|   ackDelayFifoWriteCount|       pointer|
+---------------------------------+-----+-----+------------+-------------------------+--------------+

