
HC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a84  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000039c  08004c34  08004c34  00005c34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004fd0  08004fd0  0000605c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004fd0  08004fd0  00005fd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004fd8  08004fd8  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004fd8  08004fd8  00005fd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004fdc  08004fdc  00005fdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004fe0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000605c  2**0
                  CONTENTS
 10 .bss          00000228  2000005c  2000005c  0000605c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000284  20000284  0000605c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000acf0  00000000  00000000  0000608c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001cb0  00000000  00000000  00010d7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a18  00000000  00000000  00012a30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007b8  00000000  00000000  00013448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002372f  00000000  00000000  00013c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000bdb0  00000000  00000000  0003732f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d4607  00000000  00000000  000430df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001176e6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002e78  00000000  00000000  0011772c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000003b  00000000  00000000  0011a5a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000005c 	.word	0x2000005c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08004c1c 	.word	0x08004c1c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000060 	.word	0x20000060
 80001ec:	08004c1c 	.word	0x08004c1c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_uldivmod>:
 8000618:	b953      	cbnz	r3, 8000630 <__aeabi_uldivmod+0x18>
 800061a:	b94a      	cbnz	r2, 8000630 <__aeabi_uldivmod+0x18>
 800061c:	2900      	cmp	r1, #0
 800061e:	bf08      	it	eq
 8000620:	2800      	cmpeq	r0, #0
 8000622:	bf1c      	itt	ne
 8000624:	f04f 31ff 	movne.w	r1, #4294967295
 8000628:	f04f 30ff 	movne.w	r0, #4294967295
 800062c:	f000 b988 	b.w	8000940 <__aeabi_idiv0>
 8000630:	f1ad 0c08 	sub.w	ip, sp, #8
 8000634:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000638:	f000 f806 	bl	8000648 <__udivmoddi4>
 800063c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000640:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000644:	b004      	add	sp, #16
 8000646:	4770      	bx	lr

08000648 <__udivmoddi4>:
 8000648:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800064c:	9d08      	ldr	r5, [sp, #32]
 800064e:	468e      	mov	lr, r1
 8000650:	4604      	mov	r4, r0
 8000652:	4688      	mov	r8, r1
 8000654:	2b00      	cmp	r3, #0
 8000656:	d14a      	bne.n	80006ee <__udivmoddi4+0xa6>
 8000658:	428a      	cmp	r2, r1
 800065a:	4617      	mov	r7, r2
 800065c:	d962      	bls.n	8000724 <__udivmoddi4+0xdc>
 800065e:	fab2 f682 	clz	r6, r2
 8000662:	b14e      	cbz	r6, 8000678 <__udivmoddi4+0x30>
 8000664:	f1c6 0320 	rsb	r3, r6, #32
 8000668:	fa01 f806 	lsl.w	r8, r1, r6
 800066c:	fa20 f303 	lsr.w	r3, r0, r3
 8000670:	40b7      	lsls	r7, r6
 8000672:	ea43 0808 	orr.w	r8, r3, r8
 8000676:	40b4      	lsls	r4, r6
 8000678:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800067c:	fa1f fc87 	uxth.w	ip, r7
 8000680:	fbb8 f1fe 	udiv	r1, r8, lr
 8000684:	0c23      	lsrs	r3, r4, #16
 8000686:	fb0e 8811 	mls	r8, lr, r1, r8
 800068a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800068e:	fb01 f20c 	mul.w	r2, r1, ip
 8000692:	429a      	cmp	r2, r3
 8000694:	d909      	bls.n	80006aa <__udivmoddi4+0x62>
 8000696:	18fb      	adds	r3, r7, r3
 8000698:	f101 30ff 	add.w	r0, r1, #4294967295
 800069c:	f080 80ea 	bcs.w	8000874 <__udivmoddi4+0x22c>
 80006a0:	429a      	cmp	r2, r3
 80006a2:	f240 80e7 	bls.w	8000874 <__udivmoddi4+0x22c>
 80006a6:	3902      	subs	r1, #2
 80006a8:	443b      	add	r3, r7
 80006aa:	1a9a      	subs	r2, r3, r2
 80006ac:	b2a3      	uxth	r3, r4
 80006ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80006b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80006b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80006ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80006be:	459c      	cmp	ip, r3
 80006c0:	d909      	bls.n	80006d6 <__udivmoddi4+0x8e>
 80006c2:	18fb      	adds	r3, r7, r3
 80006c4:	f100 32ff 	add.w	r2, r0, #4294967295
 80006c8:	f080 80d6 	bcs.w	8000878 <__udivmoddi4+0x230>
 80006cc:	459c      	cmp	ip, r3
 80006ce:	f240 80d3 	bls.w	8000878 <__udivmoddi4+0x230>
 80006d2:	443b      	add	r3, r7
 80006d4:	3802      	subs	r0, #2
 80006d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80006da:	eba3 030c 	sub.w	r3, r3, ip
 80006de:	2100      	movs	r1, #0
 80006e0:	b11d      	cbz	r5, 80006ea <__udivmoddi4+0xa2>
 80006e2:	40f3      	lsrs	r3, r6
 80006e4:	2200      	movs	r2, #0
 80006e6:	e9c5 3200 	strd	r3, r2, [r5]
 80006ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006ee:	428b      	cmp	r3, r1
 80006f0:	d905      	bls.n	80006fe <__udivmoddi4+0xb6>
 80006f2:	b10d      	cbz	r5, 80006f8 <__udivmoddi4+0xb0>
 80006f4:	e9c5 0100 	strd	r0, r1, [r5]
 80006f8:	2100      	movs	r1, #0
 80006fa:	4608      	mov	r0, r1
 80006fc:	e7f5      	b.n	80006ea <__udivmoddi4+0xa2>
 80006fe:	fab3 f183 	clz	r1, r3
 8000702:	2900      	cmp	r1, #0
 8000704:	d146      	bne.n	8000794 <__udivmoddi4+0x14c>
 8000706:	4573      	cmp	r3, lr
 8000708:	d302      	bcc.n	8000710 <__udivmoddi4+0xc8>
 800070a:	4282      	cmp	r2, r0
 800070c:	f200 8105 	bhi.w	800091a <__udivmoddi4+0x2d2>
 8000710:	1a84      	subs	r4, r0, r2
 8000712:	eb6e 0203 	sbc.w	r2, lr, r3
 8000716:	2001      	movs	r0, #1
 8000718:	4690      	mov	r8, r2
 800071a:	2d00      	cmp	r5, #0
 800071c:	d0e5      	beq.n	80006ea <__udivmoddi4+0xa2>
 800071e:	e9c5 4800 	strd	r4, r8, [r5]
 8000722:	e7e2      	b.n	80006ea <__udivmoddi4+0xa2>
 8000724:	2a00      	cmp	r2, #0
 8000726:	f000 8090 	beq.w	800084a <__udivmoddi4+0x202>
 800072a:	fab2 f682 	clz	r6, r2
 800072e:	2e00      	cmp	r6, #0
 8000730:	f040 80a4 	bne.w	800087c <__udivmoddi4+0x234>
 8000734:	1a8a      	subs	r2, r1, r2
 8000736:	0c03      	lsrs	r3, r0, #16
 8000738:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800073c:	b280      	uxth	r0, r0
 800073e:	b2bc      	uxth	r4, r7
 8000740:	2101      	movs	r1, #1
 8000742:	fbb2 fcfe 	udiv	ip, r2, lr
 8000746:	fb0e 221c 	mls	r2, lr, ip, r2
 800074a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800074e:	fb04 f20c 	mul.w	r2, r4, ip
 8000752:	429a      	cmp	r2, r3
 8000754:	d907      	bls.n	8000766 <__udivmoddi4+0x11e>
 8000756:	18fb      	adds	r3, r7, r3
 8000758:	f10c 38ff 	add.w	r8, ip, #4294967295
 800075c:	d202      	bcs.n	8000764 <__udivmoddi4+0x11c>
 800075e:	429a      	cmp	r2, r3
 8000760:	f200 80e0 	bhi.w	8000924 <__udivmoddi4+0x2dc>
 8000764:	46c4      	mov	ip, r8
 8000766:	1a9b      	subs	r3, r3, r2
 8000768:	fbb3 f2fe 	udiv	r2, r3, lr
 800076c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000770:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000774:	fb02 f404 	mul.w	r4, r2, r4
 8000778:	429c      	cmp	r4, r3
 800077a:	d907      	bls.n	800078c <__udivmoddi4+0x144>
 800077c:	18fb      	adds	r3, r7, r3
 800077e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000782:	d202      	bcs.n	800078a <__udivmoddi4+0x142>
 8000784:	429c      	cmp	r4, r3
 8000786:	f200 80ca 	bhi.w	800091e <__udivmoddi4+0x2d6>
 800078a:	4602      	mov	r2, r0
 800078c:	1b1b      	subs	r3, r3, r4
 800078e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000792:	e7a5      	b.n	80006e0 <__udivmoddi4+0x98>
 8000794:	f1c1 0620 	rsb	r6, r1, #32
 8000798:	408b      	lsls	r3, r1
 800079a:	fa22 f706 	lsr.w	r7, r2, r6
 800079e:	431f      	orrs	r7, r3
 80007a0:	fa0e f401 	lsl.w	r4, lr, r1
 80007a4:	fa20 f306 	lsr.w	r3, r0, r6
 80007a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80007ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80007b0:	4323      	orrs	r3, r4
 80007b2:	fa00 f801 	lsl.w	r8, r0, r1
 80007b6:	fa1f fc87 	uxth.w	ip, r7
 80007ba:	fbbe f0f9 	udiv	r0, lr, r9
 80007be:	0c1c      	lsrs	r4, r3, #16
 80007c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80007c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80007c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80007cc:	45a6      	cmp	lr, r4
 80007ce:	fa02 f201 	lsl.w	r2, r2, r1
 80007d2:	d909      	bls.n	80007e8 <__udivmoddi4+0x1a0>
 80007d4:	193c      	adds	r4, r7, r4
 80007d6:	f100 3aff 	add.w	sl, r0, #4294967295
 80007da:	f080 809c 	bcs.w	8000916 <__udivmoddi4+0x2ce>
 80007de:	45a6      	cmp	lr, r4
 80007e0:	f240 8099 	bls.w	8000916 <__udivmoddi4+0x2ce>
 80007e4:	3802      	subs	r0, #2
 80007e6:	443c      	add	r4, r7
 80007e8:	eba4 040e 	sub.w	r4, r4, lr
 80007ec:	fa1f fe83 	uxth.w	lr, r3
 80007f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80007f4:	fb09 4413 	mls	r4, r9, r3, r4
 80007f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80007fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000800:	45a4      	cmp	ip, r4
 8000802:	d908      	bls.n	8000816 <__udivmoddi4+0x1ce>
 8000804:	193c      	adds	r4, r7, r4
 8000806:	f103 3eff 	add.w	lr, r3, #4294967295
 800080a:	f080 8082 	bcs.w	8000912 <__udivmoddi4+0x2ca>
 800080e:	45a4      	cmp	ip, r4
 8000810:	d97f      	bls.n	8000912 <__udivmoddi4+0x2ca>
 8000812:	3b02      	subs	r3, #2
 8000814:	443c      	add	r4, r7
 8000816:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800081a:	eba4 040c 	sub.w	r4, r4, ip
 800081e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000822:	4564      	cmp	r4, ip
 8000824:	4673      	mov	r3, lr
 8000826:	46e1      	mov	r9, ip
 8000828:	d362      	bcc.n	80008f0 <__udivmoddi4+0x2a8>
 800082a:	d05f      	beq.n	80008ec <__udivmoddi4+0x2a4>
 800082c:	b15d      	cbz	r5, 8000846 <__udivmoddi4+0x1fe>
 800082e:	ebb8 0203 	subs.w	r2, r8, r3
 8000832:	eb64 0409 	sbc.w	r4, r4, r9
 8000836:	fa04 f606 	lsl.w	r6, r4, r6
 800083a:	fa22 f301 	lsr.w	r3, r2, r1
 800083e:	431e      	orrs	r6, r3
 8000840:	40cc      	lsrs	r4, r1
 8000842:	e9c5 6400 	strd	r6, r4, [r5]
 8000846:	2100      	movs	r1, #0
 8000848:	e74f      	b.n	80006ea <__udivmoddi4+0xa2>
 800084a:	fbb1 fcf2 	udiv	ip, r1, r2
 800084e:	0c01      	lsrs	r1, r0, #16
 8000850:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000854:	b280      	uxth	r0, r0
 8000856:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800085a:	463b      	mov	r3, r7
 800085c:	4638      	mov	r0, r7
 800085e:	463c      	mov	r4, r7
 8000860:	46b8      	mov	r8, r7
 8000862:	46be      	mov	lr, r7
 8000864:	2620      	movs	r6, #32
 8000866:	fbb1 f1f7 	udiv	r1, r1, r7
 800086a:	eba2 0208 	sub.w	r2, r2, r8
 800086e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000872:	e766      	b.n	8000742 <__udivmoddi4+0xfa>
 8000874:	4601      	mov	r1, r0
 8000876:	e718      	b.n	80006aa <__udivmoddi4+0x62>
 8000878:	4610      	mov	r0, r2
 800087a:	e72c      	b.n	80006d6 <__udivmoddi4+0x8e>
 800087c:	f1c6 0220 	rsb	r2, r6, #32
 8000880:	fa2e f302 	lsr.w	r3, lr, r2
 8000884:	40b7      	lsls	r7, r6
 8000886:	40b1      	lsls	r1, r6
 8000888:	fa20 f202 	lsr.w	r2, r0, r2
 800088c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000890:	430a      	orrs	r2, r1
 8000892:	fbb3 f8fe 	udiv	r8, r3, lr
 8000896:	b2bc      	uxth	r4, r7
 8000898:	fb0e 3318 	mls	r3, lr, r8, r3
 800089c:	0c11      	lsrs	r1, r2, #16
 800089e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008a2:	fb08 f904 	mul.w	r9, r8, r4
 80008a6:	40b0      	lsls	r0, r6
 80008a8:	4589      	cmp	r9, r1
 80008aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80008ae:	b280      	uxth	r0, r0
 80008b0:	d93e      	bls.n	8000930 <__udivmoddi4+0x2e8>
 80008b2:	1879      	adds	r1, r7, r1
 80008b4:	f108 3cff 	add.w	ip, r8, #4294967295
 80008b8:	d201      	bcs.n	80008be <__udivmoddi4+0x276>
 80008ba:	4589      	cmp	r9, r1
 80008bc:	d81f      	bhi.n	80008fe <__udivmoddi4+0x2b6>
 80008be:	eba1 0109 	sub.w	r1, r1, r9
 80008c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80008c6:	fb09 f804 	mul.w	r8, r9, r4
 80008ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80008ce:	b292      	uxth	r2, r2
 80008d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80008d4:	4542      	cmp	r2, r8
 80008d6:	d229      	bcs.n	800092c <__udivmoddi4+0x2e4>
 80008d8:	18ba      	adds	r2, r7, r2
 80008da:	f109 31ff 	add.w	r1, r9, #4294967295
 80008de:	d2c4      	bcs.n	800086a <__udivmoddi4+0x222>
 80008e0:	4542      	cmp	r2, r8
 80008e2:	d2c2      	bcs.n	800086a <__udivmoddi4+0x222>
 80008e4:	f1a9 0102 	sub.w	r1, r9, #2
 80008e8:	443a      	add	r2, r7
 80008ea:	e7be      	b.n	800086a <__udivmoddi4+0x222>
 80008ec:	45f0      	cmp	r8, lr
 80008ee:	d29d      	bcs.n	800082c <__udivmoddi4+0x1e4>
 80008f0:	ebbe 0302 	subs.w	r3, lr, r2
 80008f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80008f8:	3801      	subs	r0, #1
 80008fa:	46e1      	mov	r9, ip
 80008fc:	e796      	b.n	800082c <__udivmoddi4+0x1e4>
 80008fe:	eba7 0909 	sub.w	r9, r7, r9
 8000902:	4449      	add	r1, r9
 8000904:	f1a8 0c02 	sub.w	ip, r8, #2
 8000908:	fbb1 f9fe 	udiv	r9, r1, lr
 800090c:	fb09 f804 	mul.w	r8, r9, r4
 8000910:	e7db      	b.n	80008ca <__udivmoddi4+0x282>
 8000912:	4673      	mov	r3, lr
 8000914:	e77f      	b.n	8000816 <__udivmoddi4+0x1ce>
 8000916:	4650      	mov	r0, sl
 8000918:	e766      	b.n	80007e8 <__udivmoddi4+0x1a0>
 800091a:	4608      	mov	r0, r1
 800091c:	e6fd      	b.n	800071a <__udivmoddi4+0xd2>
 800091e:	443b      	add	r3, r7
 8000920:	3a02      	subs	r2, #2
 8000922:	e733      	b.n	800078c <__udivmoddi4+0x144>
 8000924:	f1ac 0c02 	sub.w	ip, ip, #2
 8000928:	443b      	add	r3, r7
 800092a:	e71c      	b.n	8000766 <__udivmoddi4+0x11e>
 800092c:	4649      	mov	r1, r9
 800092e:	e79c      	b.n	800086a <__udivmoddi4+0x222>
 8000930:	eba1 0109 	sub.w	r1, r1, r9
 8000934:	46c4      	mov	ip, r8
 8000936:	fbb1 f9fe 	udiv	r9, r1, lr
 800093a:	fb09 f804 	mul.w	r8, r9, r4
 800093e:	e7c4      	b.n	80008ca <__udivmoddi4+0x282>

08000940 <__aeabi_idiv0>:
 8000940:	4770      	bx	lr
 8000942:	bf00      	nop

08000944 <shiftIn>:
// faster CPUs like ESP32, Teensy 3.x and friends.
// See also:
// - https://github.com/bogde/HX711/issues/75
// - https://github.com/arduino/Arduino/issues/6561
// - https://community.hiveeyes.org/t/using-bogdans-canonical-hx711-library-on-the-esp32/539
static uint8_t shiftIn(HX711 *hx, uint8_t bitOrder) {
 8000944:	b580      	push	{r7, lr}
 8000946:	b084      	sub	sp, #16
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
 800094c:	460b      	mov	r3, r1
 800094e:	70fb      	strb	r3, [r7, #3]
	uint8_t value = 0;
 8000950:	2300      	movs	r3, #0
 8000952:	73fb      	strb	r3, [r7, #15]
	uint8_t i;

	for (i = 0; i < 8; ++i) {
 8000954:	2300      	movs	r3, #0
 8000956:	73bb      	strb	r3, [r7, #14]
 8000958:	e050      	b.n	80009fc <shiftIn+0xb8>
		HAL_GPIO_WritePin(hx->PD_SCK_Port, hx->PD_SCK_Pin, GPIO_PIN_SET);
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	6818      	ldr	r0, [r3, #0]
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	889b      	ldrh	r3, [r3, #4]
 8000962:	2201      	movs	r2, #1
 8000964:	4619      	mov	r1, r3
 8000966:	f001 fdcb 	bl	8002500 <HAL_GPIO_WritePin>
		for (uint16_t i = 0; i < SMALL_DELAY; i++) {} // Small delay
 800096a:	2300      	movs	r3, #0
 800096c:	81bb      	strh	r3, [r7, #12]
 800096e:	e002      	b.n	8000976 <shiftIn+0x32>
 8000970:	89bb      	ldrh	r3, [r7, #12]
 8000972:	3301      	adds	r3, #1
 8000974:	81bb      	strh	r3, [r7, #12]
 8000976:	89bb      	ldrh	r3, [r7, #12]
 8000978:	2b09      	cmp	r3, #9
 800097a:	d9f9      	bls.n	8000970 <shiftIn+0x2c>
		if (bitOrder == LSBFIRST)
 800097c:	78fb      	ldrb	r3, [r7, #3]
 800097e:	2b00      	cmp	r3, #0
 8000980:	d113      	bne.n	80009aa <shiftIn+0x66>
			value |= HAL_GPIO_ReadPin(hx->DOUT_Port, hx->DOUT_Pin) << i;
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	689a      	ldr	r2, [r3, #8]
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	899b      	ldrh	r3, [r3, #12]
 800098a:	4619      	mov	r1, r3
 800098c:	4610      	mov	r0, r2
 800098e:	f001 fd9f 	bl	80024d0 <HAL_GPIO_ReadPin>
 8000992:	4603      	mov	r3, r0
 8000994:	461a      	mov	r2, r3
 8000996:	7bbb      	ldrb	r3, [r7, #14]
 8000998:	fa02 f303 	lsl.w	r3, r2, r3
 800099c:	b25a      	sxtb	r2, r3
 800099e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009a2:	4313      	orrs	r3, r2
 80009a4:	b25b      	sxtb	r3, r3
 80009a6:	73fb      	strb	r3, [r7, #15]
 80009a8:	e014      	b.n	80009d4 <shiftIn+0x90>
		else
			value |= HAL_GPIO_ReadPin(hx->DOUT_Port, hx->DOUT_Pin) << (7 - i);
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	689a      	ldr	r2, [r3, #8]
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	899b      	ldrh	r3, [r3, #12]
 80009b2:	4619      	mov	r1, r3
 80009b4:	4610      	mov	r0, r2
 80009b6:	f001 fd8b 	bl	80024d0 <HAL_GPIO_ReadPin>
 80009ba:	4603      	mov	r3, r0
 80009bc:	461a      	mov	r2, r3
 80009be:	7bbb      	ldrb	r3, [r7, #14]
 80009c0:	f1c3 0307 	rsb	r3, r3, #7
 80009c4:	fa02 f303 	lsl.w	r3, r2, r3
 80009c8:	b25a      	sxtb	r2, r3
 80009ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009ce:	4313      	orrs	r3, r2
 80009d0:	b25b      	sxtb	r3, r3
 80009d2:	73fb      	strb	r3, [r7, #15]
		HAL_GPIO_WritePin(hx->PD_SCK_Port, hx->PD_SCK_Pin, GPIO_PIN_RESET);
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	6818      	ldr	r0, [r3, #0]
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	889b      	ldrh	r3, [r3, #4]
 80009dc:	2200      	movs	r2, #0
 80009de:	4619      	mov	r1, r3
 80009e0:	f001 fd8e 	bl	8002500 <HAL_GPIO_WritePin>
		for (uint16_t i = 0; i < SMALL_DELAY; i++) {} // Small delay
 80009e4:	2300      	movs	r3, #0
 80009e6:	817b      	strh	r3, [r7, #10]
 80009e8:	e002      	b.n	80009f0 <shiftIn+0xac>
 80009ea:	897b      	ldrh	r3, [r7, #10]
 80009ec:	3301      	adds	r3, #1
 80009ee:	817b      	strh	r3, [r7, #10]
 80009f0:	897b      	ldrh	r3, [r7, #10]
 80009f2:	2b09      	cmp	r3, #9
 80009f4:	d9f9      	bls.n	80009ea <shiftIn+0xa6>
	for (i = 0; i < 8; ++i) {
 80009f6:	7bbb      	ldrb	r3, [r7, #14]
 80009f8:	3301      	adds	r3, #1
 80009fa:	73bb      	strb	r3, [r7, #14]
 80009fc:	7bbb      	ldrb	r3, [r7, #14]
 80009fe:	2b07      	cmp	r3, #7
 8000a00:	d9ab      	bls.n	800095a <shiftIn+0x16>
	}
	return value;
 8000a02:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a04:	4618      	mov	r0, r3
 8000a06:	3710      	adds	r7, #16
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}

08000a0c <HX711_begin>:

void HX711_begin(HX711 *hx, GPIO_TypeDef* PD_SCK_Port, uint16_t PD_SCK_Pin, GPIO_TypeDef* DOUT_Port, uint16_t DOUT_Pin, uint8_t gain) {
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b084      	sub	sp, #16
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	60f8      	str	r0, [r7, #12]
 8000a14:	60b9      	str	r1, [r7, #8]
 8000a16:	603b      	str	r3, [r7, #0]
 8000a18:	4613      	mov	r3, r2
 8000a1a:	80fb      	strh	r3, [r7, #6]
	// Digital output
	hx->PD_SCK_Port = PD_SCK_Port;
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	68ba      	ldr	r2, [r7, #8]
 8000a20:	601a      	str	r2, [r3, #0]
	hx->PD_SCK_Pin = PD_SCK_Pin;
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	88fa      	ldrh	r2, [r7, #6]
 8000a26:	809a      	strh	r2, [r3, #4]
	// Digital pull-up input
	hx->DOUT_Port = DOUT_Port;
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	683a      	ldr	r2, [r7, #0]
 8000a2c:	609a      	str	r2, [r3, #8]
	hx->DOUT_Pin = DOUT_Pin;
 8000a2e:	68fb      	ldr	r3, [r7, #12]
 8000a30:	8b3a      	ldrh	r2, [r7, #24]
 8000a32:	819a      	strh	r2, [r3, #12]
	// Set gain
	HX711_set_gain(hx, gain);
 8000a34:	7f3b      	ldrb	r3, [r7, #28]
 8000a36:	4619      	mov	r1, r3
 8000a38:	68f8      	ldr	r0, [r7, #12]
 8000a3a:	f000 f81a 	bl	8000a72 <HX711_set_gain>
}
 8000a3e:	bf00      	nop
 8000a40:	3710      	adds	r7, #16
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}

08000a46 <HX711_is_ready>:

bool HX711_is_ready(HX711 *hx) {
 8000a46:	b580      	push	{r7, lr}
 8000a48:	b082      	sub	sp, #8
 8000a4a:	af00      	add	r7, sp, #0
 8000a4c:	6078      	str	r0, [r7, #4]
	return !HAL_GPIO_ReadPin(hx->DOUT_Port, hx->DOUT_Pin);
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	689a      	ldr	r2, [r3, #8]
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	899b      	ldrh	r3, [r3, #12]
 8000a56:	4619      	mov	r1, r3
 8000a58:	4610      	mov	r0, r2
 8000a5a:	f001 fd39 	bl	80024d0 <HAL_GPIO_ReadPin>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	bf0c      	ite	eq
 8000a64:	2301      	moveq	r3, #1
 8000a66:	2300      	movne	r3, #0
 8000a68:	b2db      	uxtb	r3, r3
}
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	3708      	adds	r7, #8
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}

08000a72 <HX711_set_gain>:

void HX711_set_gain(HX711 *hx, uint8_t gain) {
 8000a72:	b480      	push	{r7}
 8000a74:	b083      	sub	sp, #12
 8000a76:	af00      	add	r7, sp, #0
 8000a78:	6078      	str	r0, [r7, #4]
 8000a7a:	460b      	mov	r3, r1
 8000a7c:	70fb      	strb	r3, [r7, #3]
	switch (gain) {
 8000a7e:	78fb      	ldrb	r3, [r7, #3]
 8000a80:	2b80      	cmp	r3, #128	@ 0x80
 8000a82:	d006      	beq.n	8000a92 <HX711_set_gain+0x20>
 8000a84:	2b80      	cmp	r3, #128	@ 0x80
 8000a86:	dc10      	bgt.n	8000aaa <HX711_set_gain+0x38>
 8000a88:	2b20      	cmp	r3, #32
 8000a8a:	d00a      	beq.n	8000aa2 <HX711_set_gain+0x30>
 8000a8c:	2b40      	cmp	r3, #64	@ 0x40
 8000a8e:	d004      	beq.n	8000a9a <HX711_set_gain+0x28>
		break;
	case 32:		// channel B, gain factor 32
		hx->GAIN = 2;
		break;
	}
}
 8000a90:	e00b      	b.n	8000aaa <HX711_set_gain+0x38>
		hx->GAIN = 1;
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	2201      	movs	r2, #1
 8000a96:	739a      	strb	r2, [r3, #14]
		break;
 8000a98:	e007      	b.n	8000aaa <HX711_set_gain+0x38>
		hx->GAIN = 3;
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	2203      	movs	r2, #3
 8000a9e:	739a      	strb	r2, [r3, #14]
		break;
 8000aa0:	e003      	b.n	8000aaa <HX711_set_gain+0x38>
		hx->GAIN = 2;
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	2202      	movs	r2, #2
 8000aa6:	739a      	strb	r2, [r3, #14]
		break;
 8000aa8:	bf00      	nop
}
 8000aaa:	bf00      	nop
 8000aac:	370c      	adds	r7, #12
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab4:	4770      	bx	lr

08000ab6 <HX711_read>:

long HX711_read(HX711 *hx) {
 8000ab6:	b580      	push	{r7, lr}
 8000ab8:	b088      	sub	sp, #32
 8000aba:	af00      	add	r7, sp, #0
 8000abc:	6078      	str	r0, [r7, #4]

	// Wait for the chip to become ready.
	HX711_wait_ready(hx, 0);
 8000abe:	2100      	movs	r1, #0
 8000ac0:	6878      	ldr	r0, [r7, #4]
 8000ac2:	f000 f864 	bl	8000b8e <HX711_wait_ready>

	// Define structures for reading data into.
	unsigned long value = 0;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	613b      	str	r3, [r7, #16]
	uint8_t data[3] = { 0 };
 8000aca:	f107 030c 	add.w	r3, r7, #12
 8000ace:	2100      	movs	r1, #0
 8000ad0:	460a      	mov	r2, r1
 8000ad2:	801a      	strh	r2, [r3, #0]
 8000ad4:	460a      	mov	r2, r1
 8000ad6:	709a      	strb	r2, [r3, #2]
	uint8_t filler = 0x00;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	77fb      	strb	r3, [r7, #31]

	// Pulse the clock pin 24 times to read the data.
	data[2] = shiftIn(hx, MSBFIRST);
 8000adc:	2101      	movs	r1, #1
 8000ade:	6878      	ldr	r0, [r7, #4]
 8000ae0:	f7ff ff30 	bl	8000944 <shiftIn>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	73bb      	strb	r3, [r7, #14]
	data[1] = shiftIn(hx, MSBFIRST);
 8000ae8:	2101      	movs	r1, #1
 8000aea:	6878      	ldr	r0, [r7, #4]
 8000aec:	f7ff ff2a 	bl	8000944 <shiftIn>
 8000af0:	4603      	mov	r3, r0
 8000af2:	737b      	strb	r3, [r7, #13]
	data[0] = shiftIn(hx, MSBFIRST);
 8000af4:	2101      	movs	r1, #1
 8000af6:	6878      	ldr	r0, [r7, #4]
 8000af8:	f7ff ff24 	bl	8000944 <shiftIn>
 8000afc:	4603      	mov	r3, r0
 8000afe:	733b      	strb	r3, [r7, #12]

	// Set the channel and the gain factor for the next reading using the clock pin.
	for (unsigned int i = 0; i < hx->GAIN; i++) {
 8000b00:	2300      	movs	r3, #0
 8000b02:	61bb      	str	r3, [r7, #24]
 8000b04:	e024      	b.n	8000b50 <HX711_read+0x9a>
		HAL_GPIO_WritePin(hx->PD_SCK_Port, hx->PD_SCK_Pin, GPIO_PIN_SET);
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	6818      	ldr	r0, [r3, #0]
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	889b      	ldrh	r3, [r3, #4]
 8000b0e:	2201      	movs	r2, #1
 8000b10:	4619      	mov	r1, r3
 8000b12:	f001 fcf5 	bl	8002500 <HAL_GPIO_WritePin>
		for (uint16_t i = 0; i < SMALL_DELAY; i++) {} // Small delay
 8000b16:	2300      	movs	r3, #0
 8000b18:	82fb      	strh	r3, [r7, #22]
 8000b1a:	e002      	b.n	8000b22 <HX711_read+0x6c>
 8000b1c:	8afb      	ldrh	r3, [r7, #22]
 8000b1e:	3301      	adds	r3, #1
 8000b20:	82fb      	strh	r3, [r7, #22]
 8000b22:	8afb      	ldrh	r3, [r7, #22]
 8000b24:	2b09      	cmp	r3, #9
 8000b26:	d9f9      	bls.n	8000b1c <HX711_read+0x66>
		HAL_GPIO_WritePin(hx->PD_SCK_Port, hx->PD_SCK_Pin, GPIO_PIN_RESET);
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	6818      	ldr	r0, [r3, #0]
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	889b      	ldrh	r3, [r3, #4]
 8000b30:	2200      	movs	r2, #0
 8000b32:	4619      	mov	r1, r3
 8000b34:	f001 fce4 	bl	8002500 <HAL_GPIO_WritePin>
		for (uint16_t i = 0; i < SMALL_DELAY; i++) { } // Small delay
 8000b38:	2300      	movs	r3, #0
 8000b3a:	82bb      	strh	r3, [r7, #20]
 8000b3c:	e002      	b.n	8000b44 <HX711_read+0x8e>
 8000b3e:	8abb      	ldrh	r3, [r7, #20]
 8000b40:	3301      	adds	r3, #1
 8000b42:	82bb      	strh	r3, [r7, #20]
 8000b44:	8abb      	ldrh	r3, [r7, #20]
 8000b46:	2b09      	cmp	r3, #9
 8000b48:	d9f9      	bls.n	8000b3e <HX711_read+0x88>
	for (unsigned int i = 0; i < hx->GAIN; i++) {
 8000b4a:	69bb      	ldr	r3, [r7, #24]
 8000b4c:	3301      	adds	r3, #1
 8000b4e:	61bb      	str	r3, [r7, #24]
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	7b9b      	ldrb	r3, [r3, #14]
 8000b54:	461a      	mov	r2, r3
 8000b56:	69bb      	ldr	r3, [r7, #24]
 8000b58:	4293      	cmp	r3, r2
 8000b5a:	d3d4      	bcc.n	8000b06 <HX711_read+0x50>
	}

	// Replicate the most significant bit to pad out a 32-bit signed integer
	if (data[2] & 0x80) {
 8000b5c:	7bbb      	ldrb	r3, [r7, #14]
 8000b5e:	b25b      	sxtb	r3, r3
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	da02      	bge.n	8000b6a <HX711_read+0xb4>
		filler = 0xFF;
 8000b64:	23ff      	movs	r3, #255	@ 0xff
 8000b66:	77fb      	strb	r3, [r7, #31]
 8000b68:	e001      	b.n	8000b6e <HX711_read+0xb8>
	} else {
		filler = 0x00;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	77fb      	strb	r3, [r7, #31]
	}

	// Construct a 32-bit signed integer
	value = (unsigned long) (filler << 24)
 8000b6e:	7ffb      	ldrb	r3, [r7, #31]
 8000b70:	061a      	lsls	r2, r3, #24
			| (unsigned long) (data[2] << 16)
 8000b72:	7bbb      	ldrb	r3, [r7, #14]
 8000b74:	041b      	lsls	r3, r3, #16
 8000b76:	431a      	orrs	r2, r3
			| (unsigned long) (data[1] << 8)
 8000b78:	7b7b      	ldrb	r3, [r7, #13]
 8000b7a:	021b      	lsls	r3, r3, #8
 8000b7c:	4313      	orrs	r3, r2
			| (unsigned long) (data[0]);
 8000b7e:	7b3a      	ldrb	r2, [r7, #12]
	value = (unsigned long) (filler << 24)
 8000b80:	4313      	orrs	r3, r2
 8000b82:	613b      	str	r3, [r7, #16]

	return (long) value;
 8000b84:	693b      	ldr	r3, [r7, #16]
}
 8000b86:	4618      	mov	r0, r3
 8000b88:	3720      	adds	r7, #32
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}

08000b8e <HX711_wait_ready>:

void HX711_wait_ready(HX711 *hx, unsigned long delay_ms) {
 8000b8e:	b580      	push	{r7, lr}
 8000b90:	b082      	sub	sp, #8
 8000b92:	af00      	add	r7, sp, #0
 8000b94:	6078      	str	r0, [r7, #4]
 8000b96:	6039      	str	r1, [r7, #0]
	// Wait for the chip to become ready.
	// This is a blocking implementation and will
	// halt the sketch until a load cell is connected.
	while (!HX711_is_ready(hx)) {
 8000b98:	e002      	b.n	8000ba0 <HX711_wait_ready+0x12>
		// Probably will do no harm on AVR but will feed the Watchdog Timer (WDT) on ESP.
		// https://github.com/bogde/HX711/issues/73
		HAL_Delay(delay_ms);
 8000b9a:	6838      	ldr	r0, [r7, #0]
 8000b9c:	f001 f9e2 	bl	8001f64 <HAL_Delay>
	while (!HX711_is_ready(hx)) {
 8000ba0:	6878      	ldr	r0, [r7, #4]
 8000ba2:	f7ff ff50 	bl	8000a46 <HX711_is_ready>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	f083 0301 	eor.w	r3, r3, #1
 8000bac:	b2db      	uxtb	r3, r3
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d1f3      	bne.n	8000b9a <HX711_wait_ready+0xc>
	}
}
 8000bb2:	bf00      	nop
 8000bb4:	bf00      	nop
 8000bb6:	3708      	adds	r7, #8
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}

08000bbc <HX711_read_average>:
		HAL_Delay(delay_ms);
	}
	return false;
}

long HX711_read_average(HX711 *hx, uint8_t times) {
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b084      	sub	sp, #16
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
 8000bc4:	460b      	mov	r3, r1
 8000bc6:	70fb      	strb	r3, [r7, #3]
	long sum = 0;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	60fb      	str	r3, [r7, #12]
	for (uint8_t i = 0; i < times; i++) {
 8000bcc:	2300      	movs	r3, #0
 8000bce:	72fb      	strb	r3, [r7, #11]
 8000bd0:	e00c      	b.n	8000bec <HX711_read_average+0x30>
		sum += HX711_read(hx);
 8000bd2:	6878      	ldr	r0, [r7, #4]
 8000bd4:	f7ff ff6f 	bl	8000ab6 <HX711_read>
 8000bd8:	4602      	mov	r2, r0
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	4413      	add	r3, r2
 8000bde:	60fb      	str	r3, [r7, #12]
		// Probably will do no harm on AVR but will feed the Watchdog Timer (WDT) on ESP.
		// https://github.com/bogde/HX711/issues/73
		HAL_Delay(0);
 8000be0:	2000      	movs	r0, #0
 8000be2:	f001 f9bf 	bl	8001f64 <HAL_Delay>
	for (uint8_t i = 0; i < times; i++) {
 8000be6:	7afb      	ldrb	r3, [r7, #11]
 8000be8:	3301      	adds	r3, #1
 8000bea:	72fb      	strb	r3, [r7, #11]
 8000bec:	7afa      	ldrb	r2, [r7, #11]
 8000bee:	78fb      	ldrb	r3, [r7, #3]
 8000bf0:	429a      	cmp	r2, r3
 8000bf2:	d3ee      	bcc.n	8000bd2 <HX711_read_average+0x16>
	}
	return sum / times;
 8000bf4:	78fb      	ldrb	r3, [r7, #3]
 8000bf6:	68fa      	ldr	r2, [r7, #12]
 8000bf8:	fb92 f3f3 	sdiv	r3, r2, r3
}
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	3710      	adds	r7, #16
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}

08000c04 <HX711_get_value>:

float HX711_get_value(HX711 *hx, uint8_t times) {
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b082      	sub	sp, #8
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
 8000c0c:	460b      	mov	r3, r1
 8000c0e:	70fb      	strb	r3, [r7, #3]
	return HX711_read_average(hx, times) - hx->OFFSET;
 8000c10:	78fb      	ldrb	r3, [r7, #3]
 8000c12:	4619      	mov	r1, r3
 8000c14:	6878      	ldr	r0, [r7, #4]
 8000c16:	f7ff ffd1 	bl	8000bbc <HX711_read_average>
 8000c1a:	4602      	mov	r2, r0
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	691b      	ldr	r3, [r3, #16]
 8000c20:	1ad3      	subs	r3, r2, r3
 8000c22:	ee07 3a90 	vmov	s15, r3
 8000c26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8000c2a:	eeb0 0a67 	vmov.f32	s0, s15
 8000c2e:	3708      	adds	r7, #8
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}

08000c34 <HX711_get_units>:

float HX711_get_units(HX711 *hx, uint8_t times) {
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
 8000c3c:	460b      	mov	r3, r1
 8000c3e:	70fb      	strb	r3, [r7, #3]
	return HX711_get_value(hx, times) / hx->SCALE;
 8000c40:	78fb      	ldrb	r3, [r7, #3]
 8000c42:	4619      	mov	r1, r3
 8000c44:	6878      	ldr	r0, [r7, #4]
 8000c46:	f7ff ffdd 	bl	8000c04 <HX711_get_value>
 8000c4a:	eeb0 7a40 	vmov.f32	s14, s0
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	edd3 7a05 	vldr	s15, [r3, #20]
 8000c54:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000c58:	eef0 7a66 	vmov.f32	s15, s13
}
 8000c5c:	eeb0 0a67 	vmov.f32	s0, s15
 8000c60:	3708      	adds	r7, #8
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}

08000c66 <HX711_set_scale>:
void HX711_tare(HX711 *hx, uint8_t times) {
	float sum = HX711_read_average(hx, times);
	HX711_set_offset(hx, sum);
}

void HX711_set_scale(HX711 *hx, float scale) {
 8000c66:	b480      	push	{r7}
 8000c68:	b083      	sub	sp, #12
 8000c6a:	af00      	add	r7, sp, #0
 8000c6c:	6078      	str	r0, [r7, #4]
 8000c6e:	ed87 0a00 	vstr	s0, [r7]
	hx->SCALE = scale;
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	683a      	ldr	r2, [r7, #0]
 8000c76:	615a      	str	r2, [r3, #20]
}
 8000c78:	bf00      	nop
 8000c7a:	370c      	adds	r7, #12
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c82:	4770      	bx	lr

08000c84 <HX711_get_scale>:

float HX711_get_scale(HX711 *hx) {
 8000c84:	b480      	push	{r7}
 8000c86:	b083      	sub	sp, #12
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
	return hx->SCALE;
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	695b      	ldr	r3, [r3, #20]
 8000c90:	ee07 3a90 	vmov	s15, r3
}
 8000c94:	eeb0 0a67 	vmov.f32	s0, s15
 8000c98:	370c      	adds	r7, #12
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr

08000ca2 <HX711_get_offset>:

void HX711_set_offset(HX711 *hx, long offset) {
	hx->OFFSET = offset;
}

long HX711_get_offset(HX711 *hx) {
 8000ca2:	b480      	push	{r7}
 8000ca4:	b083      	sub	sp, #12
 8000ca6:	af00      	add	r7, sp, #0
 8000ca8:	6078      	str	r0, [r7, #4]
	return hx->OFFSET;
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	691b      	ldr	r3, [r3, #16]
}
 8000cae:	4618      	mov	r0, r3
 8000cb0:	370c      	adds	r7, #12
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr
	...

08000cbc <Test_SPI_Connection>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Test_SPI_Connection(void) {
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b09a      	sub	sp, #104	@ 0x68
 8000cc0:	af00      	add	r7, sp, #0
    char debug_buf[100];
    
    // Test SPI by reading multiple registers
    sprintf(debug_buf, "=== SPI Communication Test ===\r\n");
 8000cc2:	1d3b      	adds	r3, r7, #4
 8000cc4:	491c      	ldr	r1, [pc, #112]	@ (8000d38 <Test_SPI_Connection+0x7c>)
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f003 fb08 	bl	80042dc <siprintf>
    HAL_UART_Transmit(&huart1, (const uint8_t*)debug_buf, strlen(debug_buf), 1000);
 8000ccc:	1d3b      	adds	r3, r7, #4
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f7ff fa8e 	bl	80001f0 <strlen>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	b29a      	uxth	r2, r3
 8000cd8:	1d39      	adds	r1, r7, #4
 8000cda:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cde:	4817      	ldr	r0, [pc, #92]	@ (8000d3c <Test_SPI_Connection+0x80>)
 8000ce0:	f002 ff40 	bl	8003b64 <HAL_UART_Transmit>
    
    // Test CS pin control
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_SET);
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	2110      	movs	r1, #16
 8000ce8:	4815      	ldr	r0, [pc, #84]	@ (8000d40 <Test_SPI_Connection+0x84>)
 8000cea:	f001 fc09 	bl	8002500 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000cee:	200a      	movs	r0, #10
 8000cf0:	f001 f938 	bl	8001f64 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	2110      	movs	r1, #16
 8000cf8:	4811      	ldr	r0, [pc, #68]	@ (8000d40 <Test_SPI_Connection+0x84>)
 8000cfa:	f001 fc01 	bl	8002500 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000cfe:	200a      	movs	r0, #10
 8000d00:	f001 f930 	bl	8001f64 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_SET);
 8000d04:	2201      	movs	r2, #1
 8000d06:	2110      	movs	r1, #16
 8000d08:	480d      	ldr	r0, [pc, #52]	@ (8000d40 <Test_SPI_Connection+0x84>)
 8000d0a:	f001 fbf9 	bl	8002500 <HAL_GPIO_WritePin>
    
    sprintf(debug_buf, "CS Pin Test: OK\r\n");
 8000d0e:	1d3b      	adds	r3, r7, #4
 8000d10:	490c      	ldr	r1, [pc, #48]	@ (8000d44 <Test_SPI_Connection+0x88>)
 8000d12:	4618      	mov	r0, r3
 8000d14:	f003 fae2 	bl	80042dc <siprintf>
    HAL_UART_Transmit(&huart1, (const uint8_t*)debug_buf, strlen(debug_buf), 1000);
 8000d18:	1d3b      	adds	r3, r7, #4
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f7ff fa68 	bl	80001f0 <strlen>
 8000d20:	4603      	mov	r3, r0
 8000d22:	b29a      	uxth	r2, r3
 8000d24:	1d39      	adds	r1, r7, #4
 8000d26:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d2a:	4804      	ldr	r0, [pc, #16]	@ (8000d3c <Test_SPI_Connection+0x80>)
 8000d2c:	f002 ff1a 	bl	8003b64 <HAL_UART_Transmit>
}
 8000d30:	bf00      	nop
 8000d32:	3768      	adds	r7, #104	@ 0x68
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	08004c34 	.word	0x08004c34
 8000d3c:	200000d0 	.word	0x200000d0
 8000d40:	40021000 	.word	0x40021000
 8000d44:	08004c58 	.word	0x08004c58

08000d48 <Test_HX711_Connection>:

void Test_HX711_Connection(void) {
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b0ae      	sub	sp, #184	@ 0xb8
 8000d4c:	af02      	add	r7, sp, #8
    char debug_buf[150];
    
    sprintf(debug_buf, "=== HX711 Test ===\r\n");
 8000d4e:	1d3b      	adds	r3, r7, #4
 8000d50:	4960      	ldr	r1, [pc, #384]	@ (8000ed4 <Test_HX711_Connection+0x18c>)
 8000d52:	4618      	mov	r0, r3
 8000d54:	f003 fac2 	bl	80042dc <siprintf>
    HAL_UART_Transmit(&huart1, (const uint8_t*)debug_buf, strlen(debug_buf), 1000);
 8000d58:	1d3b      	adds	r3, r7, #4
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f7ff fa48 	bl	80001f0 <strlen>
 8000d60:	4603      	mov	r3, r0
 8000d62:	b29a      	uxth	r2, r3
 8000d64:	1d39      	adds	r1, r7, #4
 8000d66:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d6a:	485b      	ldr	r0, [pc, #364]	@ (8000ed8 <Test_HX711_Connection+0x190>)
 8000d6c:	f002 fefa 	bl	8003b64 <HAL_UART_Transmit>
    
    // Test HX711 ready state
    if (HX711_is_ready(&hx)) {
 8000d70:	485a      	ldr	r0, [pc, #360]	@ (8000edc <Test_HX711_Connection+0x194>)
 8000d72:	f7ff fe68 	bl	8000a46 <HX711_is_ready>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d005      	beq.n	8000d88 <Test_HX711_Connection+0x40>
        sprintf(debug_buf, "HX711 Ready: YES\r\n");
 8000d7c:	1d3b      	adds	r3, r7, #4
 8000d7e:	4958      	ldr	r1, [pc, #352]	@ (8000ee0 <Test_HX711_Connection+0x198>)
 8000d80:	4618      	mov	r0, r3
 8000d82:	f003 faab 	bl	80042dc <siprintf>
 8000d86:	e004      	b.n	8000d92 <Test_HX711_Connection+0x4a>
    } else {
        sprintf(debug_buf, "HX711 Ready: NO (Check DT pin PD1)\r\n");
 8000d88:	1d3b      	adds	r3, r7, #4
 8000d8a:	4956      	ldr	r1, [pc, #344]	@ (8000ee4 <Test_HX711_Connection+0x19c>)
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f003 faa5 	bl	80042dc <siprintf>
    }
    HAL_UART_Transmit(&huart1, (const uint8_t*)debug_buf, strlen(debug_buf), 1000);
 8000d92:	1d3b      	adds	r3, r7, #4
 8000d94:	4618      	mov	r0, r3
 8000d96:	f7ff fa2b 	bl	80001f0 <strlen>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	b29a      	uxth	r2, r3
 8000d9e:	1d39      	adds	r1, r7, #4
 8000da0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000da4:	484c      	ldr	r0, [pc, #304]	@ (8000ed8 <Test_HX711_Connection+0x190>)
 8000da6:	f002 fedd 	bl	8003b64 <HAL_UART_Transmit>
    
    // Test raw reading
    long raw_value = HX711_read(&hx);
 8000daa:	484c      	ldr	r0, [pc, #304]	@ (8000edc <Test_HX711_Connection+0x194>)
 8000dac:	f7ff fe83 	bl	8000ab6 <HX711_read>
 8000db0:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
    sprintf(debug_buf, "HX711 Raw Value: %ld\r\n", raw_value);
 8000db4:	1d3b      	adds	r3, r7, #4
 8000db6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8000dba:	494b      	ldr	r1, [pc, #300]	@ (8000ee8 <Test_HX711_Connection+0x1a0>)
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f003 fa8d 	bl	80042dc <siprintf>
    HAL_UART_Transmit(&huart1, (const uint8_t*)debug_buf, strlen(debug_buf), 1000);
 8000dc2:	1d3b      	adds	r3, r7, #4
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f7ff fa13 	bl	80001f0 <strlen>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	b29a      	uxth	r2, r3
 8000dce:	1d39      	adds	r1, r7, #4
 8000dd0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000dd4:	4840      	ldr	r0, [pc, #256]	@ (8000ed8 <Test_HX711_Connection+0x190>)
 8000dd6:	f002 fec5 	bl	8003b64 <HAL_UART_Transmit>
    
    // Test get_value function
    float get_value = HX711_get_value(&hx, 1);
 8000dda:	2101      	movs	r1, #1
 8000ddc:	483f      	ldr	r0, [pc, #252]	@ (8000edc <Test_HX711_Connection+0x194>)
 8000dde:	f7ff ff11 	bl	8000c04 <HX711_get_value>
 8000de2:	ed87 0a2a 	vstr	s0, [r7, #168]	@ 0xa8
    sprintf(debug_buf, "HX711 Get Value: %.2f\r\n", get_value);
 8000de6:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8000dea:	f7ff fbbd 	bl	8000568 <__aeabi_f2d>
 8000dee:	4602      	mov	r2, r0
 8000df0:	460b      	mov	r3, r1
 8000df2:	1d38      	adds	r0, r7, #4
 8000df4:	493d      	ldr	r1, [pc, #244]	@ (8000eec <Test_HX711_Connection+0x1a4>)
 8000df6:	f003 fa71 	bl	80042dc <siprintf>
    HAL_UART_Transmit(&huart1, (const uint8_t*)debug_buf, strlen(debug_buf), 1000);
 8000dfa:	1d3b      	adds	r3, r7, #4
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f7ff f9f7 	bl	80001f0 <strlen>
 8000e02:	4603      	mov	r3, r0
 8000e04:	b29a      	uxth	r2, r3
 8000e06:	1d39      	adds	r1, r7, #4
 8000e08:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e0c:	4832      	ldr	r0, [pc, #200]	@ (8000ed8 <Test_HX711_Connection+0x190>)
 8000e0e:	f002 fea9 	bl	8003b64 <HAL_UART_Transmit>
    
    // Test get_units function
    float get_units = HX711_get_units(&hx, 1);
 8000e12:	2101      	movs	r1, #1
 8000e14:	4831      	ldr	r0, [pc, #196]	@ (8000edc <Test_HX711_Connection+0x194>)
 8000e16:	f7ff ff0d 	bl	8000c34 <HX711_get_units>
 8000e1a:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
    sprintf(debug_buf, "HX711 Get Units: %.2f\r\n", get_units);
 8000e1e:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 8000e22:	f7ff fba1 	bl	8000568 <__aeabi_f2d>
 8000e26:	4602      	mov	r2, r0
 8000e28:	460b      	mov	r3, r1
 8000e2a:	1d38      	adds	r0, r7, #4
 8000e2c:	4930      	ldr	r1, [pc, #192]	@ (8000ef0 <Test_HX711_Connection+0x1a8>)
 8000e2e:	f003 fa55 	bl	80042dc <siprintf>
    HAL_UART_Transmit(&huart1, (const uint8_t*)debug_buf, strlen(debug_buf), 1000);
 8000e32:	1d3b      	adds	r3, r7, #4
 8000e34:	4618      	mov	r0, r3
 8000e36:	f7ff f9db 	bl	80001f0 <strlen>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	b29a      	uxth	r2, r3
 8000e3e:	1d39      	adds	r1, r7, #4
 8000e40:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e44:	4824      	ldr	r0, [pc, #144]	@ (8000ed8 <Test_HX711_Connection+0x190>)
 8000e46:	f002 fe8d 	bl	8003b64 <HAL_UART_Transmit>
    
    // Check scale and offset
    float scale = HX711_get_scale(&hx);
 8000e4a:	4824      	ldr	r0, [pc, #144]	@ (8000edc <Test_HX711_Connection+0x194>)
 8000e4c:	f7ff ff1a 	bl	8000c84 <HX711_get_scale>
 8000e50:	ed87 0a28 	vstr	s0, [r7, #160]	@ 0xa0
    long offset = HX711_get_offset(&hx);
 8000e54:	4821      	ldr	r0, [pc, #132]	@ (8000edc <Test_HX711_Connection+0x194>)
 8000e56:	f7ff ff24 	bl	8000ca2 <HX711_get_offset>
 8000e5a:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
    sprintf(debug_buf, "HX711 Scale: %.2f, Offset: %ld\r\n", scale, offset);
 8000e5e:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 8000e62:	f7ff fb81 	bl	8000568 <__aeabi_f2d>
 8000e66:	4602      	mov	r2, r0
 8000e68:	460b      	mov	r3, r1
 8000e6a:	1d38      	adds	r0, r7, #4
 8000e6c:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8000e70:	9100      	str	r1, [sp, #0]
 8000e72:	4920      	ldr	r1, [pc, #128]	@ (8000ef4 <Test_HX711_Connection+0x1ac>)
 8000e74:	f003 fa32 	bl	80042dc <siprintf>
    HAL_UART_Transmit(&huart1, (const uint8_t*)debug_buf, strlen(debug_buf), 1000);
 8000e78:	1d3b      	adds	r3, r7, #4
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f7ff f9b8 	bl	80001f0 <strlen>
 8000e80:	4603      	mov	r3, r0
 8000e82:	b29a      	uxth	r2, r3
 8000e84:	1d39      	adds	r1, r7, #4
 8000e86:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e8a:	4813      	ldr	r0, [pc, #76]	@ (8000ed8 <Test_HX711_Connection+0x190>)
 8000e8c:	f002 fe6a 	bl	8003b64 <HAL_UART_Transmit>
    
    // Test SCK pin toggle
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_SET);
 8000e90:	2201      	movs	r2, #1
 8000e92:	2101      	movs	r1, #1
 8000e94:	4818      	ldr	r0, [pc, #96]	@ (8000ef8 <Test_HX711_Connection+0x1b0>)
 8000e96:	f001 fb33 	bl	8002500 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8000e9a:	2001      	movs	r0, #1
 8000e9c:	f001 f862 	bl	8001f64 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_RESET);
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	2101      	movs	r1, #1
 8000ea4:	4814      	ldr	r0, [pc, #80]	@ (8000ef8 <Test_HX711_Connection+0x1b0>)
 8000ea6:	f001 fb2b 	bl	8002500 <HAL_GPIO_WritePin>
    sprintf(debug_buf, "SCK Pin Toggle: OK\r\n");
 8000eaa:	1d3b      	adds	r3, r7, #4
 8000eac:	4913      	ldr	r1, [pc, #76]	@ (8000efc <Test_HX711_Connection+0x1b4>)
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f003 fa14 	bl	80042dc <siprintf>
    HAL_UART_Transmit(&huart1, (const uint8_t*)debug_buf, strlen(debug_buf), 1000);
 8000eb4:	1d3b      	adds	r3, r7, #4
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f7ff f99a 	bl	80001f0 <strlen>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	b29a      	uxth	r2, r3
 8000ec0:	1d39      	adds	r1, r7, #4
 8000ec2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ec6:	4804      	ldr	r0, [pc, #16]	@ (8000ed8 <Test_HX711_Connection+0x190>)
 8000ec8:	f002 fe4c 	bl	8003b64 <HAL_UART_Transmit>
}
 8000ecc:	bf00      	nop
 8000ece:	37b0      	adds	r7, #176	@ 0xb0
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	08004c6c 	.word	0x08004c6c
 8000ed8:	200000d0 	.word	0x200000d0
 8000edc:	20000118 	.word	0x20000118
 8000ee0:	08004c84 	.word	0x08004c84
 8000ee4:	08004c98 	.word	0x08004c98
 8000ee8:	08004cc0 	.word	0x08004cc0
 8000eec:	08004cd8 	.word	0x08004cd8
 8000ef0:	08004cf0 	.word	0x08004cf0
 8000ef4:	08004d08 	.word	0x08004d08
 8000ef8:	40020c00 	.word	0x40020c00
 8000efc:	08004d2c 	.word	0x08004d2c

08000f00 <MFRC522_Debug>:

void MFRC522_Debug(void) {
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b0a8      	sub	sp, #160	@ 0xa0
 8000f04:	af00      	add	r7, sp, #0
    char debug_buf[150];
    
    sprintf(debug_buf, "=== MFRC522 Debug ===\r\n");
 8000f06:	1d3b      	adds	r3, r7, #4
 8000f08:	4969      	ldr	r1, [pc, #420]	@ (80010b0 <MFRC522_Debug+0x1b0>)
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f003 f9e6 	bl	80042dc <siprintf>
    HAL_UART_Transmit(&huart1, (const uint8_t*)debug_buf, strlen(debug_buf), 1000);
 8000f10:	1d3b      	adds	r3, r7, #4
 8000f12:	4618      	mov	r0, r3
 8000f14:	f7ff f96c 	bl	80001f0 <strlen>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	b29a      	uxth	r2, r3
 8000f1c:	1d39      	adds	r1, r7, #4
 8000f1e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f22:	4864      	ldr	r0, [pc, #400]	@ (80010b4 <MFRC522_Debug+0x1b4>)
 8000f24:	f002 fe1e 	bl	8003b64 <HAL_UART_Transmit>
    
    // Test MFRC522 communication
    uint8_t version = TM_MFRC522_ReadRegister(0x37); // Version register
 8000f28:	2037      	movs	r0, #55	@ 0x37
 8000f2a:	f000 fd4b 	bl	80019c4 <TM_MFRC522_ReadRegister>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
    sprintf(debug_buf, "MFRC522 Version: 0x%02X (Expected: 0x91 or 0x92)\r\n", version);
 8000f34:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 8000f38:	1d3b      	adds	r3, r7, #4
 8000f3a:	495f      	ldr	r1, [pc, #380]	@ (80010b8 <MFRC522_Debug+0x1b8>)
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f003 f9cd 	bl	80042dc <siprintf>
    HAL_UART_Transmit(&huart1, (const uint8_t*)debug_buf, strlen(debug_buf), 1000);
 8000f42:	1d3b      	adds	r3, r7, #4
 8000f44:	4618      	mov	r0, r3
 8000f46:	f7ff f953 	bl	80001f0 <strlen>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	b29a      	uxth	r2, r3
 8000f4e:	1d39      	adds	r1, r7, #4
 8000f50:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f54:	4857      	ldr	r0, [pc, #348]	@ (80010b4 <MFRC522_Debug+0x1b4>)
 8000f56:	f002 fe05 	bl	8003b64 <HAL_UART_Transmit>
    
    // Test antenna
    uint8_t antenna = TM_MFRC522_ReadRegister(0x14); // TxControlReg
 8000f5a:	2014      	movs	r0, #20
 8000f5c:	f000 fd32 	bl	80019c4 <TM_MFRC522_ReadRegister>
 8000f60:	4603      	mov	r3, r0
 8000f62:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e
    sprintf(debug_buf, "Antenna Status: 0x%02X\r\n", antenna);
 8000f66:	f897 209e 	ldrb.w	r2, [r7, #158]	@ 0x9e
 8000f6a:	1d3b      	adds	r3, r7, #4
 8000f6c:	4953      	ldr	r1, [pc, #332]	@ (80010bc <MFRC522_Debug+0x1bc>)
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f003 f9b4 	bl	80042dc <siprintf>
    HAL_UART_Transmit(&huart1, (const uint8_t*)debug_buf, strlen(debug_buf), 1000);
 8000f74:	1d3b      	adds	r3, r7, #4
 8000f76:	4618      	mov	r0, r3
 8000f78:	f7ff f93a 	bl	80001f0 <strlen>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	b29a      	uxth	r2, r3
 8000f80:	1d39      	adds	r1, r7, #4
 8000f82:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f86:	484b      	ldr	r0, [pc, #300]	@ (80010b4 <MFRC522_Debug+0x1b4>)
 8000f88:	f002 fdec 	bl	8003b64 <HAL_UART_Transmit>
    
    // Test CommandReg
    uint8_t command = TM_MFRC522_ReadRegister(0x01); // CommandReg
 8000f8c:	2001      	movs	r0, #1
 8000f8e:	f000 fd19 	bl	80019c4 <TM_MFRC522_ReadRegister>
 8000f92:	4603      	mov	r3, r0
 8000f94:	f887 309d 	strb.w	r3, [r7, #157]	@ 0x9d
    sprintf(debug_buf, "Command Reg: 0x%02X\r\n", command);
 8000f98:	f897 209d 	ldrb.w	r2, [r7, #157]	@ 0x9d
 8000f9c:	1d3b      	adds	r3, r7, #4
 8000f9e:	4948      	ldr	r1, [pc, #288]	@ (80010c0 <MFRC522_Debug+0x1c0>)
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f003 f99b 	bl	80042dc <siprintf>
    HAL_UART_Transmit(&huart1, (const uint8_t*)debug_buf, strlen(debug_buf), 1000);
 8000fa6:	1d3b      	adds	r3, r7, #4
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f7ff f921 	bl	80001f0 <strlen>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	b29a      	uxth	r2, r3
 8000fb2:	1d39      	adds	r1, r7, #4
 8000fb4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fb8:	483e      	ldr	r0, [pc, #248]	@ (80010b4 <MFRC522_Debug+0x1b4>)
 8000fba:	f002 fdd3 	bl	8003b64 <HAL_UART_Transmit>
    
    // Test Status1Reg
    uint8_t status1 = TM_MFRC522_ReadRegister(0x07); // Status1Reg
 8000fbe:	2007      	movs	r0, #7
 8000fc0:	f000 fd00 	bl	80019c4 <TM_MFRC522_ReadRegister>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	f887 309c 	strb.w	r3, [r7, #156]	@ 0x9c
    sprintf(debug_buf, "Status1 Reg: 0x%02X\r\n", status1);
 8000fca:	f897 209c 	ldrb.w	r2, [r7, #156]	@ 0x9c
 8000fce:	1d3b      	adds	r3, r7, #4
 8000fd0:	493c      	ldr	r1, [pc, #240]	@ (80010c4 <MFRC522_Debug+0x1c4>)
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f003 f982 	bl	80042dc <siprintf>
    HAL_UART_Transmit(&huart1, (const uint8_t*)debug_buf, strlen(debug_buf), 1000);
 8000fd8:	1d3b      	adds	r3, r7, #4
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f7ff f908 	bl	80001f0 <strlen>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	b29a      	uxth	r2, r3
 8000fe4:	1d39      	adds	r1, r7, #4
 8000fe6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fea:	4832      	ldr	r0, [pc, #200]	@ (80010b4 <MFRC522_Debug+0x1b4>)
 8000fec:	f002 fdba 	bl	8003b64 <HAL_UART_Transmit>
    
    if (version == 0x00 || version == 0xFF) {
 8000ff0:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d003      	beq.n	8001000 <MFRC522_Debug+0x100>
 8000ff8:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8000ffc:	2bff      	cmp	r3, #255	@ 0xff
 8000ffe:	d152      	bne.n	80010a6 <MFRC522_Debug+0x1a6>
        sprintf(debug_buf, "ERROR: No communication with MFRC522!\r\n");
 8001000:	1d3b      	adds	r3, r7, #4
 8001002:	4931      	ldr	r1, [pc, #196]	@ (80010c8 <MFRC522_Debug+0x1c8>)
 8001004:	4618      	mov	r0, r3
 8001006:	f003 f969 	bl	80042dc <siprintf>
        sprintf(debug_buf + strlen(debug_buf), "Check connections:\r\n");
 800100a:	1d3b      	adds	r3, r7, #4
 800100c:	4618      	mov	r0, r3
 800100e:	f7ff f8ef 	bl	80001f0 <strlen>
 8001012:	4602      	mov	r2, r0
 8001014:	1d3b      	adds	r3, r7, #4
 8001016:	4413      	add	r3, r2
 8001018:	492c      	ldr	r1, [pc, #176]	@ (80010cc <MFRC522_Debug+0x1cc>)
 800101a:	4618      	mov	r0, r3
 800101c:	f003 f95e 	bl	80042dc <siprintf>
        sprintf(debug_buf + strlen(debug_buf), "- VCC: 3.3V (NOT 5V!)\r\n");
 8001020:	1d3b      	adds	r3, r7, #4
 8001022:	4618      	mov	r0, r3
 8001024:	f7ff f8e4 	bl	80001f0 <strlen>
 8001028:	4602      	mov	r2, r0
 800102a:	1d3b      	adds	r3, r7, #4
 800102c:	4413      	add	r3, r2
 800102e:	4928      	ldr	r1, [pc, #160]	@ (80010d0 <MFRC522_Debug+0x1d0>)
 8001030:	4618      	mov	r0, r3
 8001032:	f003 f953 	bl	80042dc <siprintf>
        sprintf(debug_buf + strlen(debug_buf), "- SDA: PE4\r\n");
 8001036:	1d3b      	adds	r3, r7, #4
 8001038:	4618      	mov	r0, r3
 800103a:	f7ff f8d9 	bl	80001f0 <strlen>
 800103e:	4602      	mov	r2, r0
 8001040:	1d3b      	adds	r3, r7, #4
 8001042:	4413      	add	r3, r2
 8001044:	4923      	ldr	r1, [pc, #140]	@ (80010d4 <MFRC522_Debug+0x1d4>)
 8001046:	4618      	mov	r0, r3
 8001048:	f003 f948 	bl	80042dc <siprintf>
        sprintf(debug_buf + strlen(debug_buf), "- SCK: PE2\r\n");
 800104c:	1d3b      	adds	r3, r7, #4
 800104e:	4618      	mov	r0, r3
 8001050:	f7ff f8ce 	bl	80001f0 <strlen>
 8001054:	4602      	mov	r2, r0
 8001056:	1d3b      	adds	r3, r7, #4
 8001058:	4413      	add	r3, r2
 800105a:	491f      	ldr	r1, [pc, #124]	@ (80010d8 <MFRC522_Debug+0x1d8>)
 800105c:	4618      	mov	r0, r3
 800105e:	f003 f93d 	bl	80042dc <siprintf>
        sprintf(debug_buf + strlen(debug_buf), "- MISO: PE5\r\n");
 8001062:	1d3b      	adds	r3, r7, #4
 8001064:	4618      	mov	r0, r3
 8001066:	f7ff f8c3 	bl	80001f0 <strlen>
 800106a:	4602      	mov	r2, r0
 800106c:	1d3b      	adds	r3, r7, #4
 800106e:	4413      	add	r3, r2
 8001070:	491a      	ldr	r1, [pc, #104]	@ (80010dc <MFRC522_Debug+0x1dc>)
 8001072:	4618      	mov	r0, r3
 8001074:	f003 f932 	bl	80042dc <siprintf>
        sprintf(debug_buf + strlen(debug_buf), "- MOSI: PE6\r\n");
 8001078:	1d3b      	adds	r3, r7, #4
 800107a:	4618      	mov	r0, r3
 800107c:	f7ff f8b8 	bl	80001f0 <strlen>
 8001080:	4602      	mov	r2, r0
 8001082:	1d3b      	adds	r3, r7, #4
 8001084:	4413      	add	r3, r2
 8001086:	4916      	ldr	r1, [pc, #88]	@ (80010e0 <MFRC522_Debug+0x1e0>)
 8001088:	4618      	mov	r0, r3
 800108a:	f003 f927 	bl	80042dc <siprintf>
        HAL_UART_Transmit(&huart1, (const uint8_t*)debug_buf, strlen(debug_buf), 1000);
 800108e:	1d3b      	adds	r3, r7, #4
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff f8ad 	bl	80001f0 <strlen>
 8001096:	4603      	mov	r3, r0
 8001098:	b29a      	uxth	r2, r3
 800109a:	1d39      	adds	r1, r7, #4
 800109c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010a0:	4804      	ldr	r0, [pc, #16]	@ (80010b4 <MFRC522_Debug+0x1b4>)
 80010a2:	f002 fd5f 	bl	8003b64 <HAL_UART_Transmit>
    }
}
 80010a6:	bf00      	nop
 80010a8:	37a0      	adds	r7, #160	@ 0xa0
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	08004d44 	.word	0x08004d44
 80010b4:	200000d0 	.word	0x200000d0
 80010b8:	08004d5c 	.word	0x08004d5c
 80010bc:	08004d90 	.word	0x08004d90
 80010c0:	08004dac 	.word	0x08004dac
 80010c4:	08004dc4 	.word	0x08004dc4
 80010c8:	08004ddc 	.word	0x08004ddc
 80010cc:	08004e04 	.word	0x08004e04
 80010d0:	08004e1c 	.word	0x08004e1c
 80010d4:	08004e34 	.word	0x08004e34
 80010d8:	08004e44 	.word	0x08004e44
 80010dc:	08004e54 	.word	0x08004e54
 80010e0:	08004e64 	.word	0x08004e64

080010e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010e6:	b0bf      	sub	sp, #252	@ 0xfc
 80010e8:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010ea:	f000 fec9 	bl	8001e80 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010ee:	f000 f92f 	bl	8001350 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010f2:	f000 f9fd 	bl	80014f0 <MX_GPIO_Init>
  MX_SPI4_Init();
 80010f6:	f000 f99b 	bl	8001430 <MX_SPI4_Init>
  MX_USART1_UART_Init();
 80010fa:	f000 f9cf 	bl	800149c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  // Declare buffer here
  char buf[200];
  
  // Send initialization message
  sprintf(buf, "=== System Diagnostic ===\r\n");
 80010fe:	f107 030c 	add.w	r3, r7, #12
 8001102:	4988      	ldr	r1, [pc, #544]	@ (8001324 <main+0x240>)
 8001104:	4618      	mov	r0, r3
 8001106:	f003 f8e9 	bl	80042dc <siprintf>
  HAL_UART_Transmit(&huart1, (const uint8_t*)buf, strlen(buf), 1000);
 800110a:	f107 030c 	add.w	r3, r7, #12
 800110e:	4618      	mov	r0, r3
 8001110:	f7ff f86e 	bl	80001f0 <strlen>
 8001114:	4603      	mov	r3, r0
 8001116:	b29a      	uxth	r2, r3
 8001118:	f107 010c 	add.w	r1, r7, #12
 800111c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001120:	4881      	ldr	r0, [pc, #516]	@ (8001328 <main+0x244>)
 8001122:	f002 fd1f 	bl	8003b64 <HAL_UART_Transmit>
  
  // Test SPI connection first
  Test_SPI_Connection();
 8001126:	f7ff fdc9 	bl	8000cbc <Test_SPI_Connection>
  
  // Initialize MFRC522
  TM_MFRC522_Init();
 800112a:	f000 fbbb 	bl	80018a4 <TM_MFRC522_Init>
  
  // Debug MFRC522
  MFRC522_Debug();
 800112e:	f7ff fee7 	bl	8000f00 <MFRC522_Debug>
  
  // Initialize HX711
  HX711_begin(&hx, GPIOD, GPIO_PIN_0, GPIOD, GPIO_PIN_1, 128);
 8001132:	2380      	movs	r3, #128	@ 0x80
 8001134:	9301      	str	r3, [sp, #4]
 8001136:	2302      	movs	r3, #2
 8001138:	9300      	str	r3, [sp, #0]
 800113a:	4b7c      	ldr	r3, [pc, #496]	@ (800132c <main+0x248>)
 800113c:	2201      	movs	r2, #1
 800113e:	497b      	ldr	r1, [pc, #492]	@ (800132c <main+0x248>)
 8001140:	487b      	ldr	r0, [pc, #492]	@ (8001330 <main+0x24c>)
 8001142:	f7ff fc63 	bl	8000a0c <HX711_begin>
  
  // Test HX711 connection BEFORE configuration
  Test_HX711_Connection();
 8001146:	f7ff fdff 	bl	8000d48 <Test_HX711_Connection>
  
  // Configure HX711
  HX711_set_scale(&hx, 2); // Set scale to 2 for testing
 800114a:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 800114e:	4878      	ldr	r0, [pc, #480]	@ (8001330 <main+0x24c>)
 8001150:	f7ff fd89 	bl	8000c66 <HX711_set_scale>
  sprintf(buf, "HX711 scale set to 2 for testing\r\n");
 8001154:	f107 030c 	add.w	r3, r7, #12
 8001158:	4976      	ldr	r1, [pc, #472]	@ (8001334 <main+0x250>)
 800115a:	4618      	mov	r0, r3
 800115c:	f003 f8be 	bl	80042dc <siprintf>
  HAL_UART_Transmit(&huart1, (const uint8_t*)buf, strlen(buf), 1000);
 8001160:	f107 030c 	add.w	r3, r7, #12
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff f843 	bl	80001f0 <strlen>
 800116a:	4603      	mov	r3, r0
 800116c:	b29a      	uxth	r2, r3
 800116e:	f107 010c 	add.w	r1, r7, #12
 8001172:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001176:	486c      	ldr	r0, [pc, #432]	@ (8001328 <main+0x244>)
 8001178:	f002 fcf4 	bl	8003b64 <HAL_UART_Transmit>
  
  // Don't tare yet - let's see raw values first
  // HX711_tare(&hx, 10);
  
  sprintf(buf, "=== Initialization Complete ===\r\n");
 800117c:	f107 030c 	add.w	r3, r7, #12
 8001180:	496d      	ldr	r1, [pc, #436]	@ (8001338 <main+0x254>)
 8001182:	4618      	mov	r0, r3
 8001184:	f003 f8aa 	bl	80042dc <siprintf>
  HAL_UART_Transmit(&huart1, (const uint8_t*)buf, strlen(buf), 1000);
 8001188:	f107 030c 	add.w	r3, r7, #12
 800118c:	4618      	mov	r0, r3
 800118e:	f7ff f82f 	bl	80001f0 <strlen>
 8001192:	4603      	mov	r3, r0
 8001194:	b29a      	uxth	r2, r3
 8001196:	f107 010c 	add.w	r1, r7, #12
 800119a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800119e:	4862      	ldr	r0, [pc, #392]	@ (8001328 <main+0x244>)
 80011a0:	f002 fce0 	bl	8003b64 <HAL_UART_Transmit>
  
  HAL_Delay(2000);
 80011a4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80011a8:	f000 fedc 	bl	8001f64 <HAL_Delay>
  while (1)
  {
    /* USER CODE END WHILE */
    uint8_t CardID[5];
    uint8_t status;
    int weight = 0;
 80011ac:	2300      	movs	r3, #0
 80011ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    long raw_value = 0;
 80011b2:	2300      	movs	r3, #0
 80011b4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    
    // Clear CardID array
    memset(CardID, 0, sizeof(CardID));
 80011b8:	1d3b      	adds	r3, r7, #4
 80011ba:	2205      	movs	r2, #5
 80011bc:	2100      	movs	r1, #0
 80011be:	4618      	mov	r0, r3
 80011c0:	f003 f8ae 	bl	8004320 <memset>
    
    // Always try to read weight first
    if (HX711_is_ready(&hx)) {
 80011c4:	485a      	ldr	r0, [pc, #360]	@ (8001330 <main+0x24c>)
 80011c6:	f7ff fc3e 	bl	8000a46 <HX711_is_ready>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d010      	beq.n	80011f2 <main+0x10e>
        raw_value = HX711_read(&hx);
 80011d0:	4857      	ldr	r0, [pc, #348]	@ (8001330 <main+0x24c>)
 80011d2:	f7ff fc70 	bl	8000ab6 <HX711_read>
 80011d6:	f8c7 00d8 	str.w	r0, [r7, #216]	@ 0xd8
        weight = HX711_get_units(&hx, 1); // Single reading for speed
 80011da:	2101      	movs	r1, #1
 80011dc:	4854      	ldr	r0, [pc, #336]	@ (8001330 <main+0x24c>)
 80011de:	f7ff fd29 	bl	8000c34 <HX711_get_units>
 80011e2:	eef0 7a40 	vmov.f32	s15, s0
 80011e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011ea:	ee17 3a90 	vmov	r3, s15
 80011ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    }
    
    // Check for RFID card
    status = TM_MFRC522_Check(CardID);
 80011f2:	1d3b      	adds	r3, r7, #4
 80011f4:	4618      	mov	r0, r3
 80011f6:	f000 fb7b 	bl	80018f0 <TM_MFRC522_Check>
 80011fa:	4603      	mov	r3, r0
 80011fc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
    
    if (status == MI_OK) {
 8001200:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 8001204:	2b00      	cmp	r3, #0
 8001206:	d162      	bne.n	80012ce <main+0x1ea>
        // Card detected successfully
        if (HX711_is_ready(&hx)) {
 8001208:	4849      	ldr	r0, [pc, #292]	@ (8001330 <main+0x24c>)
 800120a:	f7ff fc1c 	bl	8000a46 <HX711_is_ready>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d010      	beq.n	8001236 <main+0x152>
            raw_value = HX711_read(&hx);
 8001214:	4846      	ldr	r0, [pc, #280]	@ (8001330 <main+0x24c>)
 8001216:	f7ff fc4e 	bl	8000ab6 <HX711_read>
 800121a:	f8c7 00d8 	str.w	r0, [r7, #216]	@ 0xd8
            weight = HX711_get_units(&hx, 3); // More readings for accuracy
 800121e:	2103      	movs	r1, #3
 8001220:	4843      	ldr	r0, [pc, #268]	@ (8001330 <main+0x24c>)
 8001222:	f7ff fd07 	bl	8000c34 <HX711_get_units>
 8001226:	eef0 7a40 	vmov.f32	s15, s0
 800122a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800122e:	ee17 3a90 	vmov	r3, s15
 8001232:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
            
        }
        weight = weight/ 100 -5114 + 2557;
 8001236:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800123a:	4a40      	ldr	r2, [pc, #256]	@ (800133c <main+0x258>)
 800123c:	fb82 1203 	smull	r1, r2, r2, r3
 8001240:	1152      	asrs	r2, r2, #5
 8001242:	17db      	asrs	r3, r3, #31
 8001244:	1ad3      	subs	r3, r2, r3
 8001246:	f6a3 13fd 	subw	r3, r3, #2557	@ 0x9fd
 800124a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
        // Format and send card ID + weight with debug info
        sprintf(buf, "*** CARD DETECTED ***\r\nID: %02X%02X%02X%02X%02X\r\nRaw: %ld | Weight: %d g\r\n==================\r\n",
                CardID[0], CardID[1], CardID[2], CardID[3], CardID[4], raw_value, weight);
 800124e:	793b      	ldrb	r3, [r7, #4]
        sprintf(buf, "*** CARD DETECTED ***\r\nID: %02X%02X%02X%02X%02X\r\nRaw: %ld | Weight: %d g\r\n==================\r\n",
 8001250:	461d      	mov	r5, r3
                CardID[0], CardID[1], CardID[2], CardID[3], CardID[4], raw_value, weight);
 8001252:	797b      	ldrb	r3, [r7, #5]
        sprintf(buf, "*** CARD DETECTED ***\r\nID: %02X%02X%02X%02X%02X\r\nRaw: %ld | Weight: %d g\r\n==================\r\n",
 8001254:	461e      	mov	r6, r3
                CardID[0], CardID[1], CardID[2], CardID[3], CardID[4], raw_value, weight);
 8001256:	79bb      	ldrb	r3, [r7, #6]
        sprintf(buf, "*** CARD DETECTED ***\r\nID: %02X%02X%02X%02X%02X\r\nRaw: %ld | Weight: %d g\r\n==================\r\n",
 8001258:	461a      	mov	r2, r3
                CardID[0], CardID[1], CardID[2], CardID[3], CardID[4], raw_value, weight);
 800125a:	79fb      	ldrb	r3, [r7, #7]
        sprintf(buf, "*** CARD DETECTED ***\r\nID: %02X%02X%02X%02X%02X\r\nRaw: %ld | Weight: %d g\r\n==================\r\n",
 800125c:	4619      	mov	r1, r3
                CardID[0], CardID[1], CardID[2], CardID[3], CardID[4], raw_value, weight);
 800125e:	7a3b      	ldrb	r3, [r7, #8]
        sprintf(buf, "*** CARD DETECTED ***\r\nID: %02X%02X%02X%02X%02X\r\nRaw: %ld | Weight: %d g\r\n==================\r\n",
 8001260:	461c      	mov	r4, r3
 8001262:	f107 000c 	add.w	r0, r7, #12
 8001266:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800126a:	9304      	str	r3, [sp, #16]
 800126c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001270:	9303      	str	r3, [sp, #12]
 8001272:	9402      	str	r4, [sp, #8]
 8001274:	9101      	str	r1, [sp, #4]
 8001276:	9200      	str	r2, [sp, #0]
 8001278:	4633      	mov	r3, r6
 800127a:	462a      	mov	r2, r5
 800127c:	4930      	ldr	r1, [pc, #192]	@ (8001340 <main+0x25c>)
 800127e:	f003 f82d 	bl	80042dc <siprintf>
        
        HAL_UART_Transmit(&huart1, (const uint8_t*)buf, strlen(buf), 1000);
 8001282:	f107 030c 	add.w	r3, r7, #12
 8001286:	4618      	mov	r0, r3
 8001288:	f7fe ffb2 	bl	80001f0 <strlen>
 800128c:	4603      	mov	r3, r0
 800128e:	b29a      	uxth	r2, r3
 8001290:	f107 010c 	add.w	r1, r7, #12
 8001294:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001298:	4823      	ldr	r0, [pc, #140]	@ (8001328 <main+0x244>)
 800129a:	f002 fc63 	bl	8003b64 <HAL_UART_Transmit>
        
        // Turn on LED to indicate card read
        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_SET);
 800129e:	2201      	movs	r2, #1
 80012a0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012a4:	4827      	ldr	r0, [pc, #156]	@ (8001344 <main+0x260>)
 80012a6:	f001 f92b 	bl	8002500 <HAL_GPIO_WritePin>
        HAL_Delay(500);
 80012aa:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80012ae:	f000 fe59 	bl	8001f64 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_RESET);
 80012b2:	2200      	movs	r2, #0
 80012b4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012b8:	4822      	ldr	r0, [pc, #136]	@ (8001344 <main+0x260>)
 80012ba:	f001 f921 	bl	8002500 <HAL_GPIO_WritePin>
        
        // Reset counter
        no_card_counter = 0;
 80012be:	4b22      	ldr	r3, [pc, #136]	@ (8001348 <main+0x264>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	601a      	str	r2, [r3, #0]
        
        // Wait to avoid multiple reads
        HAL_Delay(1500);
 80012c4:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80012c8:	f000 fe4c 	bl	8001f64 <HAL_Delay>
 80012cc:	e76e      	b.n	80011ac <main+0xc8>
        
    } else {
        // No card detected - only show occasionally
        no_card_counter++;
 80012ce:	4b1e      	ldr	r3, [pc, #120]	@ (8001348 <main+0x264>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	3301      	adds	r3, #1
 80012d4:	4a1c      	ldr	r2, [pc, #112]	@ (8001348 <main+0x264>)
 80012d6:	6013      	str	r3, [r2, #0]
        
        if (no_card_counter >= 10) { // Show every 10th cycle (5 seconds)
 80012d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001348 <main+0x264>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	2b09      	cmp	r3, #9
 80012de:	d91c      	bls.n	800131a <main+0x236>
            sprintf(buf, "Waiting for card... | Raw: %ld | Weight: %d g | MFRC522 Status: 0x%02X\r\n", raw_value, weight, status);
 80012e0:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 80012e4:	f107 000c 	add.w	r0, r7, #12
 80012e8:	9300      	str	r3, [sp, #0]
 80012ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80012ee:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 80012f2:	4916      	ldr	r1, [pc, #88]	@ (800134c <main+0x268>)
 80012f4:	f002 fff2 	bl	80042dc <siprintf>
            HAL_UART_Transmit(&huart1, (const uint8_t*)buf, strlen(buf), 1000);
 80012f8:	f107 030c 	add.w	r3, r7, #12
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7fe ff77 	bl	80001f0 <strlen>
 8001302:	4603      	mov	r3, r0
 8001304:	b29a      	uxth	r2, r3
 8001306:	f107 010c 	add.w	r1, r7, #12
 800130a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800130e:	4806      	ldr	r0, [pc, #24]	@ (8001328 <main+0x244>)
 8001310:	f002 fc28 	bl	8003b64 <HAL_UART_Transmit>
            no_card_counter = 0;
 8001314:	4b0c      	ldr	r3, [pc, #48]	@ (8001348 <main+0x264>)
 8001316:	2200      	movs	r2, #0
 8001318:	601a      	str	r2, [r3, #0]
        }
        
        HAL_Delay(500);
 800131a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800131e:	f000 fe21 	bl	8001f64 <HAL_Delay>
  {
 8001322:	e743      	b.n	80011ac <main+0xc8>
 8001324:	08004e74 	.word	0x08004e74
 8001328:	200000d0 	.word	0x200000d0
 800132c:	40020c00 	.word	0x40020c00
 8001330:	20000118 	.word	0x20000118
 8001334:	08004e90 	.word	0x08004e90
 8001338:	08004eb4 	.word	0x08004eb4
 800133c:	51eb851f 	.word	0x51eb851f
 8001340:	08004ed8 	.word	0x08004ed8
 8001344:	40021800 	.word	0x40021800
 8001348:	20000130 	.word	0x20000130
 800134c:	08004f38 	.word	0x08004f38

08001350 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b094      	sub	sp, #80	@ 0x50
 8001354:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001356:	f107 0320 	add.w	r3, r7, #32
 800135a:	2230      	movs	r2, #48	@ 0x30
 800135c:	2100      	movs	r1, #0
 800135e:	4618      	mov	r0, r3
 8001360:	f002 ffde 	bl	8004320 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001364:	f107 030c 	add.w	r3, r7, #12
 8001368:	2200      	movs	r2, #0
 800136a:	601a      	str	r2, [r3, #0]
 800136c:	605a      	str	r2, [r3, #4]
 800136e:	609a      	str	r2, [r3, #8]
 8001370:	60da      	str	r2, [r3, #12]
 8001372:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001374:	2300      	movs	r3, #0
 8001376:	60bb      	str	r3, [r7, #8]
 8001378:	4b2b      	ldr	r3, [pc, #172]	@ (8001428 <SystemClock_Config+0xd8>)
 800137a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800137c:	4a2a      	ldr	r2, [pc, #168]	@ (8001428 <SystemClock_Config+0xd8>)
 800137e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001382:	6413      	str	r3, [r2, #64]	@ 0x40
 8001384:	4b28      	ldr	r3, [pc, #160]	@ (8001428 <SystemClock_Config+0xd8>)
 8001386:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001388:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800138c:	60bb      	str	r3, [r7, #8]
 800138e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001390:	2300      	movs	r3, #0
 8001392:	607b      	str	r3, [r7, #4]
 8001394:	4b25      	ldr	r3, [pc, #148]	@ (800142c <SystemClock_Config+0xdc>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4a24      	ldr	r2, [pc, #144]	@ (800142c <SystemClock_Config+0xdc>)
 800139a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800139e:	6013      	str	r3, [r2, #0]
 80013a0:	4b22      	ldr	r3, [pc, #136]	@ (800142c <SystemClock_Config+0xdc>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80013a8:	607b      	str	r3, [r7, #4]
 80013aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013ac:	2301      	movs	r3, #1
 80013ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013b0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013b4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013b6:	2302      	movs	r3, #2
 80013b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013ba:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80013be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80013c0:	2304      	movs	r3, #4
 80013c2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 80013c4:	23b4      	movs	r3, #180	@ 0xb4
 80013c6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013c8:	2302      	movs	r3, #2
 80013ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80013cc:	2304      	movs	r3, #4
 80013ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013d0:	f107 0320 	add.w	r3, r7, #32
 80013d4:	4618      	mov	r0, r3
 80013d6:	f001 f8fd 	bl	80025d4 <HAL_RCC_OscConfig>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d001      	beq.n	80013e4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80013e0:	f000 f92a 	bl	8001638 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80013e4:	f001 f8a6 	bl	8002534 <HAL_PWREx_EnableOverDrive>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80013ee:	f000 f923 	bl	8001638 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013f2:	230f      	movs	r3, #15
 80013f4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013f6:	2302      	movs	r3, #2
 80013f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013fa:	2300      	movs	r3, #0
 80013fc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80013fe:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001402:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001404:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001408:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800140a:	f107 030c 	add.w	r3, r7, #12
 800140e:	2105      	movs	r1, #5
 8001410:	4618      	mov	r0, r3
 8001412:	f001 fb57 	bl	8002ac4 <HAL_RCC_ClockConfig>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 800141c:	f000 f90c 	bl	8001638 <Error_Handler>
  }
}
 8001420:	bf00      	nop
 8001422:	3750      	adds	r7, #80	@ 0x50
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	40023800 	.word	0x40023800
 800142c:	40007000 	.word	0x40007000

08001430 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8001434:	4b17      	ldr	r3, [pc, #92]	@ (8001494 <MX_SPI4_Init+0x64>)
 8001436:	4a18      	ldr	r2, [pc, #96]	@ (8001498 <MX_SPI4_Init+0x68>)
 8001438:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800143a:	4b16      	ldr	r3, [pc, #88]	@ (8001494 <MX_SPI4_Init+0x64>)
 800143c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001440:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8001442:	4b14      	ldr	r3, [pc, #80]	@ (8001494 <MX_SPI4_Init+0x64>)
 8001444:	2200      	movs	r2, #0
 8001446:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8001448:	4b12      	ldr	r3, [pc, #72]	@ (8001494 <MX_SPI4_Init+0x64>)
 800144a:	2200      	movs	r2, #0
 800144c:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 800144e:	4b11      	ldr	r3, [pc, #68]	@ (8001494 <MX_SPI4_Init+0x64>)
 8001450:	2200      	movs	r2, #0
 8001452:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001454:	4b0f      	ldr	r3, [pc, #60]	@ (8001494 <MX_SPI4_Init+0x64>)
 8001456:	2200      	movs	r2, #0
 8001458:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 800145a:	4b0e      	ldr	r3, [pc, #56]	@ (8001494 <MX_SPI4_Init+0x64>)
 800145c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001460:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32; // Reduced from 2 to 32
 8001462:	4b0c      	ldr	r3, [pc, #48]	@ (8001494 <MX_SPI4_Init+0x64>)
 8001464:	2220      	movs	r2, #32
 8001466:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001468:	4b0a      	ldr	r3, [pc, #40]	@ (8001494 <MX_SPI4_Init+0x64>)
 800146a:	2200      	movs	r2, #0
 800146c:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800146e:	4b09      	ldr	r3, [pc, #36]	@ (8001494 <MX_SPI4_Init+0x64>)
 8001470:	2200      	movs	r2, #0
 8001472:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001474:	4b07      	ldr	r3, [pc, #28]	@ (8001494 <MX_SPI4_Init+0x64>)
 8001476:	2200      	movs	r2, #0
 8001478:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 10;
 800147a:	4b06      	ldr	r3, [pc, #24]	@ (8001494 <MX_SPI4_Init+0x64>)
 800147c:	220a      	movs	r2, #10
 800147e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8001480:	4804      	ldr	r0, [pc, #16]	@ (8001494 <MX_SPI4_Init+0x64>)
 8001482:	f001 fd3f 	bl	8002f04 <HAL_SPI_Init>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 800148c:	f000 f8d4 	bl	8001638 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8001490:	bf00      	nop
 8001492:	bd80      	pop	{r7, pc}
 8001494:	20000078 	.word	0x20000078
 8001498:	40013400 	.word	0x40013400

0800149c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80014a0:	4b11      	ldr	r3, [pc, #68]	@ (80014e8 <MX_USART1_UART_Init+0x4c>)
 80014a2:	4a12      	ldr	r2, [pc, #72]	@ (80014ec <MX_USART1_UART_Init+0x50>)
 80014a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80014a6:	4b10      	ldr	r3, [pc, #64]	@ (80014e8 <MX_USART1_UART_Init+0x4c>)
 80014a8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014ac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014ae:	4b0e      	ldr	r3, [pc, #56]	@ (80014e8 <MX_USART1_UART_Init+0x4c>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80014b4:	4b0c      	ldr	r3, [pc, #48]	@ (80014e8 <MX_USART1_UART_Init+0x4c>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80014ba:	4b0b      	ldr	r3, [pc, #44]	@ (80014e8 <MX_USART1_UART_Init+0x4c>)
 80014bc:	2200      	movs	r2, #0
 80014be:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80014c0:	4b09      	ldr	r3, [pc, #36]	@ (80014e8 <MX_USART1_UART_Init+0x4c>)
 80014c2:	220c      	movs	r2, #12
 80014c4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014c6:	4b08      	ldr	r3, [pc, #32]	@ (80014e8 <MX_USART1_UART_Init+0x4c>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80014cc:	4b06      	ldr	r3, [pc, #24]	@ (80014e8 <MX_USART1_UART_Init+0x4c>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80014d2:	4805      	ldr	r0, [pc, #20]	@ (80014e8 <MX_USART1_UART_Init+0x4c>)
 80014d4:	f002 faf6 	bl	8003ac4 <HAL_UART_Init>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80014de:	f000 f8ab 	bl	8001638 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80014e2:	bf00      	nop
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	200000d0 	.word	0x200000d0
 80014ec:	40011000 	.word	0x40011000

080014f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b08a      	sub	sp, #40	@ 0x28
 80014f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f6:	f107 0314 	add.w	r3, r7, #20
 80014fa:	2200      	movs	r2, #0
 80014fc:	601a      	str	r2, [r3, #0]
 80014fe:	605a      	str	r2, [r3, #4]
 8001500:	609a      	str	r2, [r3, #8]
 8001502:	60da      	str	r2, [r3, #12]
 8001504:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001506:	2300      	movs	r3, #0
 8001508:	613b      	str	r3, [r7, #16]
 800150a:	4b47      	ldr	r3, [pc, #284]	@ (8001628 <MX_GPIO_Init+0x138>)
 800150c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150e:	4a46      	ldr	r2, [pc, #280]	@ (8001628 <MX_GPIO_Init+0x138>)
 8001510:	f043 0310 	orr.w	r3, r3, #16
 8001514:	6313      	str	r3, [r2, #48]	@ 0x30
 8001516:	4b44      	ldr	r3, [pc, #272]	@ (8001628 <MX_GPIO_Init+0x138>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800151a:	f003 0310 	and.w	r3, r3, #16
 800151e:	613b      	str	r3, [r7, #16]
 8001520:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001522:	2300      	movs	r3, #0
 8001524:	60fb      	str	r3, [r7, #12]
 8001526:	4b40      	ldr	r3, [pc, #256]	@ (8001628 <MX_GPIO_Init+0x138>)
 8001528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800152a:	4a3f      	ldr	r2, [pc, #252]	@ (8001628 <MX_GPIO_Init+0x138>)
 800152c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001530:	6313      	str	r3, [r2, #48]	@ 0x30
 8001532:	4b3d      	ldr	r3, [pc, #244]	@ (8001628 <MX_GPIO_Init+0x138>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001536:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800153a:	60fb      	str	r3, [r7, #12]
 800153c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800153e:	2300      	movs	r3, #0
 8001540:	60bb      	str	r3, [r7, #8]
 8001542:	4b39      	ldr	r3, [pc, #228]	@ (8001628 <MX_GPIO_Init+0x138>)
 8001544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001546:	4a38      	ldr	r2, [pc, #224]	@ (8001628 <MX_GPIO_Init+0x138>)
 8001548:	f043 0301 	orr.w	r3, r3, #1
 800154c:	6313      	str	r3, [r2, #48]	@ 0x30
 800154e:	4b36      	ldr	r3, [pc, #216]	@ (8001628 <MX_GPIO_Init+0x138>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001552:	f003 0301 	and.w	r3, r3, #1
 8001556:	60bb      	str	r3, [r7, #8]
 8001558:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800155a:	2300      	movs	r3, #0
 800155c:	607b      	str	r3, [r7, #4]
 800155e:	4b32      	ldr	r3, [pc, #200]	@ (8001628 <MX_GPIO_Init+0x138>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001562:	4a31      	ldr	r2, [pc, #196]	@ (8001628 <MX_GPIO_Init+0x138>)
 8001564:	f043 0308 	orr.w	r3, r3, #8
 8001568:	6313      	str	r3, [r2, #48]	@ 0x30
 800156a:	4b2f      	ldr	r3, [pc, #188]	@ (8001628 <MX_GPIO_Init+0x138>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800156e:	f003 0308 	and.w	r3, r3, #8
 8001572:	607b      	str	r3, [r7, #4]
 8001574:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001576:	2300      	movs	r3, #0
 8001578:	603b      	str	r3, [r7, #0]
 800157a:	4b2b      	ldr	r3, [pc, #172]	@ (8001628 <MX_GPIO_Init+0x138>)
 800157c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157e:	4a2a      	ldr	r2, [pc, #168]	@ (8001628 <MX_GPIO_Init+0x138>)
 8001580:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001584:	6313      	str	r3, [r2, #48]	@ 0x30
 8001586:	4b28      	ldr	r3, [pc, #160]	@ (8001628 <MX_GPIO_Init+0x138>)
 8001588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800158a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800158e:	603b      	str	r3, [r7, #0]
 8001590:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_SET); // CS pin HIGH initially
 8001592:	2201      	movs	r2, #1
 8001594:	2110      	movs	r1, #16
 8001596:	4825      	ldr	r0, [pc, #148]	@ (800162c <MX_GPIO_Init+0x13c>)
 8001598:	f000 ffb2 	bl	8002500 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_RESET);
 800159c:	2200      	movs	r2, #0
 800159e:	2101      	movs	r1, #1
 80015a0:	4823      	ldr	r0, [pc, #140]	@ (8001630 <MX_GPIO_Init+0x140>)
 80015a2:	f000 ffad 	bl	8002500 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_RESET);
 80015a6:	2200      	movs	r2, #0
 80015a8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015ac:	4821      	ldr	r0, [pc, #132]	@ (8001634 <MX_GPIO_Init+0x144>)
 80015ae:	f000 ffa7 	bl	8002500 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80015b2:	2310      	movs	r3, #16
 80015b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015b6:	2301      	movs	r3, #1
 80015b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ba:	2300      	movs	r3, #0
 80015bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015be:	2300      	movs	r3, #0
 80015c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015c2:	f107 0314 	add.w	r3, r7, #20
 80015c6:	4619      	mov	r1, r3
 80015c8:	4818      	ldr	r0, [pc, #96]	@ (800162c <MX_GPIO_Init+0x13c>)
 80015ca:	f000 fdd5 	bl	8002178 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80015ce:	2301      	movs	r3, #1
 80015d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015d2:	2301      	movs	r3, #1
 80015d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d6:	2300      	movs	r3, #0
 80015d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015da:	2300      	movs	r3, #0
 80015dc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015de:	f107 0314 	add.w	r3, r7, #20
 80015e2:	4619      	mov	r1, r3
 80015e4:	4812      	ldr	r0, [pc, #72]	@ (8001630 <MX_GPIO_Init+0x140>)
 80015e6:	f000 fdc7 	bl	8002178 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80015ea:	2302      	movs	r3, #2
 80015ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015ee:	2300      	movs	r3, #0
 80015f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015f2:	2301      	movs	r3, #1
 80015f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015f6:	f107 0314 	add.w	r3, r7, #20
 80015fa:	4619      	mov	r1, r3
 80015fc:	480c      	ldr	r0, [pc, #48]	@ (8001630 <MX_GPIO_Init+0x140>)
 80015fe:	f000 fdbb 	bl	8002178 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001602:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001606:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001608:	2301      	movs	r3, #1
 800160a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160c:	2300      	movs	r3, #0
 800160e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001610:	2300      	movs	r3, #0
 8001612:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001614:	f107 0314 	add.w	r3, r7, #20
 8001618:	4619      	mov	r1, r3
 800161a:	4806      	ldr	r0, [pc, #24]	@ (8001634 <MX_GPIO_Init+0x144>)
 800161c:	f000 fdac 	bl	8002178 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001620:	bf00      	nop
 8001622:	3728      	adds	r7, #40	@ 0x28
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	40023800 	.word	0x40023800
 800162c:	40021000 	.word	0x40021000
 8001630:	40020c00 	.word	0x40020c00
 8001634:	40021800 	.word	0x40021800

08001638 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800163c:	b672      	cpsid	i
}
 800163e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001640:	bf00      	nop
 8001642:	e7fd      	b.n	8001640 <Error_Handler+0x8>

08001644 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800164a:	2300      	movs	r3, #0
 800164c:	607b      	str	r3, [r7, #4]
 800164e:	4b10      	ldr	r3, [pc, #64]	@ (8001690 <HAL_MspInit+0x4c>)
 8001650:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001652:	4a0f      	ldr	r2, [pc, #60]	@ (8001690 <HAL_MspInit+0x4c>)
 8001654:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001658:	6453      	str	r3, [r2, #68]	@ 0x44
 800165a:	4b0d      	ldr	r3, [pc, #52]	@ (8001690 <HAL_MspInit+0x4c>)
 800165c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800165e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001662:	607b      	str	r3, [r7, #4]
 8001664:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001666:	2300      	movs	r3, #0
 8001668:	603b      	str	r3, [r7, #0]
 800166a:	4b09      	ldr	r3, [pc, #36]	@ (8001690 <HAL_MspInit+0x4c>)
 800166c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800166e:	4a08      	ldr	r2, [pc, #32]	@ (8001690 <HAL_MspInit+0x4c>)
 8001670:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001674:	6413      	str	r3, [r2, #64]	@ 0x40
 8001676:	4b06      	ldr	r3, [pc, #24]	@ (8001690 <HAL_MspInit+0x4c>)
 8001678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800167a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800167e:	603b      	str	r3, [r7, #0]
 8001680:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001682:	bf00      	nop
 8001684:	370c      	adds	r7, #12
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr
 800168e:	bf00      	nop
 8001690:	40023800 	.word	0x40023800

08001694 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b08a      	sub	sp, #40	@ 0x28
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800169c:	f107 0314 	add.w	r3, r7, #20
 80016a0:	2200      	movs	r2, #0
 80016a2:	601a      	str	r2, [r3, #0]
 80016a4:	605a      	str	r2, [r3, #4]
 80016a6:	609a      	str	r2, [r3, #8]
 80016a8:	60da      	str	r2, [r3, #12]
 80016aa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI4)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a19      	ldr	r2, [pc, #100]	@ (8001718 <HAL_SPI_MspInit+0x84>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d12b      	bne.n	800170e <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI4_MspInit 0 */

    /* USER CODE END SPI4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 80016b6:	2300      	movs	r3, #0
 80016b8:	613b      	str	r3, [r7, #16]
 80016ba:	4b18      	ldr	r3, [pc, #96]	@ (800171c <HAL_SPI_MspInit+0x88>)
 80016bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016be:	4a17      	ldr	r2, [pc, #92]	@ (800171c <HAL_SPI_MspInit+0x88>)
 80016c0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80016c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80016c6:	4b15      	ldr	r3, [pc, #84]	@ (800171c <HAL_SPI_MspInit+0x88>)
 80016c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80016ce:	613b      	str	r3, [r7, #16]
 80016d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80016d2:	2300      	movs	r3, #0
 80016d4:	60fb      	str	r3, [r7, #12]
 80016d6:	4b11      	ldr	r3, [pc, #68]	@ (800171c <HAL_SPI_MspInit+0x88>)
 80016d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016da:	4a10      	ldr	r2, [pc, #64]	@ (800171c <HAL_SPI_MspInit+0x88>)
 80016dc:	f043 0310 	orr.w	r3, r3, #16
 80016e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016e2:	4b0e      	ldr	r3, [pc, #56]	@ (800171c <HAL_SPI_MspInit+0x88>)
 80016e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016e6:	f003 0310 	and.w	r3, r3, #16
 80016ea:	60fb      	str	r3, [r7, #12]
 80016ec:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 80016ee:	2364      	movs	r3, #100	@ 0x64
 80016f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016f2:	2302      	movs	r3, #2
 80016f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f6:	2300      	movs	r3, #0
 80016f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016fa:	2303      	movs	r3, #3
 80016fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80016fe:	2305      	movs	r3, #5
 8001700:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001702:	f107 0314 	add.w	r3, r7, #20
 8001706:	4619      	mov	r1, r3
 8001708:	4805      	ldr	r0, [pc, #20]	@ (8001720 <HAL_SPI_MspInit+0x8c>)
 800170a:	f000 fd35 	bl	8002178 <HAL_GPIO_Init>

    /* USER CODE END SPI4_MspInit 1 */

  }

}
 800170e:	bf00      	nop
 8001710:	3728      	adds	r7, #40	@ 0x28
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	40013400 	.word	0x40013400
 800171c:	40023800 	.word	0x40023800
 8001720:	40021000 	.word	0x40021000

08001724 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b08a      	sub	sp, #40	@ 0x28
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800172c:	f107 0314 	add.w	r3, r7, #20
 8001730:	2200      	movs	r2, #0
 8001732:	601a      	str	r2, [r3, #0]
 8001734:	605a      	str	r2, [r3, #4]
 8001736:	609a      	str	r2, [r3, #8]
 8001738:	60da      	str	r2, [r3, #12]
 800173a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a19      	ldr	r2, [pc, #100]	@ (80017a8 <HAL_UART_MspInit+0x84>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d12c      	bne.n	80017a0 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001746:	2300      	movs	r3, #0
 8001748:	613b      	str	r3, [r7, #16]
 800174a:	4b18      	ldr	r3, [pc, #96]	@ (80017ac <HAL_UART_MspInit+0x88>)
 800174c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800174e:	4a17      	ldr	r2, [pc, #92]	@ (80017ac <HAL_UART_MspInit+0x88>)
 8001750:	f043 0310 	orr.w	r3, r3, #16
 8001754:	6453      	str	r3, [r2, #68]	@ 0x44
 8001756:	4b15      	ldr	r3, [pc, #84]	@ (80017ac <HAL_UART_MspInit+0x88>)
 8001758:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800175a:	f003 0310 	and.w	r3, r3, #16
 800175e:	613b      	str	r3, [r7, #16]
 8001760:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001762:	2300      	movs	r3, #0
 8001764:	60fb      	str	r3, [r7, #12]
 8001766:	4b11      	ldr	r3, [pc, #68]	@ (80017ac <HAL_UART_MspInit+0x88>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176a:	4a10      	ldr	r2, [pc, #64]	@ (80017ac <HAL_UART_MspInit+0x88>)
 800176c:	f043 0301 	orr.w	r3, r3, #1
 8001770:	6313      	str	r3, [r2, #48]	@ 0x30
 8001772:	4b0e      	ldr	r3, [pc, #56]	@ (80017ac <HAL_UART_MspInit+0x88>)
 8001774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001776:	f003 0301 	and.w	r3, r3, #1
 800177a:	60fb      	str	r3, [r7, #12]
 800177c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800177e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001782:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001784:	2302      	movs	r3, #2
 8001786:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001788:	2300      	movs	r3, #0
 800178a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800178c:	2303      	movs	r3, #3
 800178e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001790:	2307      	movs	r3, #7
 8001792:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001794:	f107 0314 	add.w	r3, r7, #20
 8001798:	4619      	mov	r1, r3
 800179a:	4805      	ldr	r0, [pc, #20]	@ (80017b0 <HAL_UART_MspInit+0x8c>)
 800179c:	f000 fcec 	bl	8002178 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80017a0:	bf00      	nop
 80017a2:	3728      	adds	r7, #40	@ 0x28
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	40011000 	.word	0x40011000
 80017ac:	40023800 	.word	0x40023800
 80017b0:	40020000 	.word	0x40020000

080017b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017b8:	bf00      	nop
 80017ba:	e7fd      	b.n	80017b8 <NMI_Handler+0x4>

080017bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017c0:	bf00      	nop
 80017c2:	e7fd      	b.n	80017c0 <HardFault_Handler+0x4>

080017c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017c8:	bf00      	nop
 80017ca:	e7fd      	b.n	80017c8 <MemManage_Handler+0x4>

080017cc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017d0:	bf00      	nop
 80017d2:	e7fd      	b.n	80017d0 <BusFault_Handler+0x4>

080017d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017d8:	bf00      	nop
 80017da:	e7fd      	b.n	80017d8 <UsageFault_Handler+0x4>

080017dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017e0:	bf00      	nop
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr

080017ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017ea:	b480      	push	{r7}
 80017ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017ee:	bf00      	nop
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr

080017f8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017fc:	bf00      	nop
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr

08001806 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001806:	b580      	push	{r7, lr}
 8001808:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800180a:	f000 fb8b 	bl	8001f24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800180e:	bf00      	nop
 8001810:	bd80      	pop	{r7, pc}
	...

08001814 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b086      	sub	sp, #24
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800181c:	4a14      	ldr	r2, [pc, #80]	@ (8001870 <_sbrk+0x5c>)
 800181e:	4b15      	ldr	r3, [pc, #84]	@ (8001874 <_sbrk+0x60>)
 8001820:	1ad3      	subs	r3, r2, r3
 8001822:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001828:	4b13      	ldr	r3, [pc, #76]	@ (8001878 <_sbrk+0x64>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d102      	bne.n	8001836 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001830:	4b11      	ldr	r3, [pc, #68]	@ (8001878 <_sbrk+0x64>)
 8001832:	4a12      	ldr	r2, [pc, #72]	@ (800187c <_sbrk+0x68>)
 8001834:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001836:	4b10      	ldr	r3, [pc, #64]	@ (8001878 <_sbrk+0x64>)
 8001838:	681a      	ldr	r2, [r3, #0]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4413      	add	r3, r2
 800183e:	693a      	ldr	r2, [r7, #16]
 8001840:	429a      	cmp	r2, r3
 8001842:	d207      	bcs.n	8001854 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001844:	f002 fd74 	bl	8004330 <__errno>
 8001848:	4603      	mov	r3, r0
 800184a:	220c      	movs	r2, #12
 800184c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800184e:	f04f 33ff 	mov.w	r3, #4294967295
 8001852:	e009      	b.n	8001868 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001854:	4b08      	ldr	r3, [pc, #32]	@ (8001878 <_sbrk+0x64>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800185a:	4b07      	ldr	r3, [pc, #28]	@ (8001878 <_sbrk+0x64>)
 800185c:	681a      	ldr	r2, [r3, #0]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	4413      	add	r3, r2
 8001862:	4a05      	ldr	r2, [pc, #20]	@ (8001878 <_sbrk+0x64>)
 8001864:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001866:	68fb      	ldr	r3, [r7, #12]
}
 8001868:	4618      	mov	r0, r3
 800186a:	3718      	adds	r7, #24
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	20030000 	.word	0x20030000
 8001874:	00000400 	.word	0x00000400
 8001878:	20000134 	.word	0x20000134
 800187c:	20000288 	.word	0x20000288

08001880 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001884:	4b06      	ldr	r3, [pc, #24]	@ (80018a0 <SystemInit+0x20>)
 8001886:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800188a:	4a05      	ldr	r2, [pc, #20]	@ (80018a0 <SystemInit+0x20>)
 800188c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001890:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001894:	bf00      	nop
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop
 80018a0:	e000ed00 	.word	0xe000ed00

080018a4 <TM_MFRC522_Init>:
 */
#include "tm_stm32f4_mfrc522.h"

extern SPI_HandleTypeDef hspi4;

void TM_MFRC522_Init(void) {
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
	TM_MFRC522_InitPins();
 80018a8:	f000 f83c 	bl	8001924 <TM_MFRC522_InitPins>
	//TM_SPI_Init(MFRC522_SPI, MFRC522_SPI_PINSPACK);

	TM_MFRC522_Reset();
 80018ac:	f000 f921 	bl	8001af2 <TM_MFRC522_Reset>

	TM_MFRC522_WriteRegister(MFRC522_REG_T_MODE, 0x8D);
 80018b0:	218d      	movs	r1, #141	@ 0x8d
 80018b2:	202a      	movs	r0, #42	@ 0x2a
 80018b4:	f000 f842 	bl	800193c <TM_MFRC522_WriteRegister>
	TM_MFRC522_WriteRegister(MFRC522_REG_T_PRESCALER, 0x3E);
 80018b8:	213e      	movs	r1, #62	@ 0x3e
 80018ba:	202b      	movs	r0, #43	@ 0x2b
 80018bc:	f000 f83e 	bl	800193c <TM_MFRC522_WriteRegister>
	TM_MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_L, 30);           
 80018c0:	211e      	movs	r1, #30
 80018c2:	202d      	movs	r0, #45	@ 0x2d
 80018c4:	f000 f83a 	bl	800193c <TM_MFRC522_WriteRegister>
	TM_MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_H, 0);
 80018c8:	2100      	movs	r1, #0
 80018ca:	202c      	movs	r0, #44	@ 0x2c
 80018cc:	f000 f836 	bl	800193c <TM_MFRC522_WriteRegister>

	/* 48dB gain */
	TM_MFRC522_WriteRegister(MFRC522_REG_RF_CFG, 0x70);
 80018d0:	2170      	movs	r1, #112	@ 0x70
 80018d2:	2026      	movs	r0, #38	@ 0x26
 80018d4:	f000 f832 	bl	800193c <TM_MFRC522_WriteRegister>
	
	TM_MFRC522_WriteRegister(MFRC522_REG_TX_AUTO, 0x40);
 80018d8:	2140      	movs	r1, #64	@ 0x40
 80018da:	2015      	movs	r0, #21
 80018dc:	f000 f82e 	bl	800193c <TM_MFRC522_WriteRegister>
	TM_MFRC522_WriteRegister(MFRC522_REG_MODE, 0x3D);
 80018e0:	213d      	movs	r1, #61	@ 0x3d
 80018e2:	2011      	movs	r0, #17
 80018e4:	f000 f82a 	bl	800193c <TM_MFRC522_WriteRegister>

	TM_MFRC522_AntennaOn();		//Open the antenna
 80018e8:	f000 f8ee 	bl	8001ac8 <TM_MFRC522_AntennaOn>
}
 80018ec:	bf00      	nop
 80018ee:	bd80      	pop	{r7, pc}

080018f0 <TM_MFRC522_Check>:

TM_MFRC522_Status_t TM_MFRC522_Check(uint8_t* id) {
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b084      	sub	sp, #16
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
	TM_MFRC522_Status_t status;
	//Find cards, return card type
	status = TM_MFRC522_Request(PICC_REQIDL, id);	
 80018f8:	6879      	ldr	r1, [r7, #4]
 80018fa:	2026      	movs	r0, #38	@ 0x26
 80018fc:	f000 f901 	bl	8001b02 <TM_MFRC522_Request>
 8001900:	4603      	mov	r3, r0
 8001902:	73fb      	strb	r3, [r7, #15]
	if (status == MI_OK) {
 8001904:	7bfb      	ldrb	r3, [r7, #15]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d104      	bne.n	8001914 <TM_MFRC522_Check+0x24>
		//Card detected
		//Anti-collision, return card serial number 4 bytes
		status = TM_MFRC522_Anticoll(id);	
 800190a:	6878      	ldr	r0, [r7, #4]
 800190c:	f000 f9ed 	bl	8001cea <TM_MFRC522_Anticoll>
 8001910:	4603      	mov	r3, r0
 8001912:	73fb      	strb	r3, [r7, #15]
	}
	TM_MFRC522_Halt();			//Command card into hibernation 
 8001914:	f000 fa6f 	bl	8001df6 <TM_MFRC522_Halt>

	return status;
 8001918:	7bfb      	ldrb	r3, [r7, #15]
}
 800191a:	4618      	mov	r0, r3
 800191c:	3710      	adds	r7, #16
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
	...

08001924 <TM_MFRC522_InitPins>:
		}
	}
	return MI_OK;
}

void TM_MFRC522_InitPins(void) {
 8001924:	b580      	push	{r7, lr}
 8001926:	af00      	add	r7, sp, #0
//	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
	//CS pin
//	GPIO_InitStruct.GPIO_Pin = MFRC522_CS_PIN;
//	GPIO_Init(MFRC522_CS_PORT, &GPIO_InitStruct);

	MFRC522_CS_HIGH;
 8001928:	2201      	movs	r2, #1
 800192a:	2110      	movs	r1, #16
 800192c:	4802      	ldr	r0, [pc, #8]	@ (8001938 <TM_MFRC522_InitPins+0x14>)
 800192e:	f000 fde7 	bl	8002500 <HAL_GPIO_WritePin>
}
 8001932:	bf00      	nop
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	40021000 	.word	0x40021000

0800193c <TM_MFRC522_WriteRegister>:

void TM_MFRC522_WriteRegister(uint8_t addr, uint8_t val) {
 800193c:	b580      	push	{r7, lr}
 800193e:	b084      	sub	sp, #16
 8001940:	af00      	add	r7, sp, #0
 8001942:	4603      	mov	r3, r0
 8001944:	460a      	mov	r2, r1
 8001946:	71fb      	strb	r3, [r7, #7]
 8001948:	4613      	mov	r3, r2
 800194a:	71bb      	strb	r3, [r7, #6]
	//CS low
	MFRC522_CS_LOW;
 800194c:	2200      	movs	r2, #0
 800194e:	2110      	movs	r1, #16
 8001950:	481a      	ldr	r0, [pc, #104]	@ (80019bc <TM_MFRC522_WriteRegister+0x80>)
 8001952:	f000 fdd5 	bl	8002500 <HAL_GPIO_WritePin>
	//Send address
	uint8_t buf = (addr << 1) & 0x7E;
 8001956:	79fb      	ldrb	r3, [r7, #7]
 8001958:	005b      	lsls	r3, r3, #1
 800195a:	b2db      	uxtb	r3, r3
 800195c:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8001960:	b2db      	uxtb	r3, r3
 8001962:	73bb      	strb	r3, [r7, #14]
	HAL_StatusTypeDef ret = 0;
 8001964:	2300      	movs	r3, #0
 8001966:	73fb      	strb	r3, [r7, #15]
	ret = HAL_SPI_Transmit(&hspi4, &buf, 1, 10);
 8001968:	f107 010e 	add.w	r1, r7, #14
 800196c:	230a      	movs	r3, #10
 800196e:	2201      	movs	r2, #1
 8001970:	4813      	ldr	r0, [pc, #76]	@ (80019c0 <TM_MFRC522_WriteRegister+0x84>)
 8001972:	f001 fb50 	bl	8003016 <HAL_SPI_Transmit>
 8001976:	4603      	mov	r3, r0
 8001978:	73fb      	strb	r3, [r7, #15]
	while ((ret = HAL_SPI_GetState(&hspi4)) == HAL_SPI_STATE_BUSY);
 800197a:	bf00      	nop
 800197c:	4810      	ldr	r0, [pc, #64]	@ (80019c0 <TM_MFRC522_WriteRegister+0x84>)
 800197e:	f001 ff50 	bl	8003822 <HAL_SPI_GetState>
 8001982:	4603      	mov	r3, r0
 8001984:	73fb      	strb	r3, [r7, #15]
 8001986:	7bfb      	ldrb	r3, [r7, #15]
 8001988:	2b02      	cmp	r3, #2
 800198a:	d0f7      	beq.n	800197c <TM_MFRC522_WriteRegister+0x40>
	//Send data	
	HAL_SPI_Transmit(&hspi4, &val, 1, 10);
 800198c:	1db9      	adds	r1, r7, #6
 800198e:	230a      	movs	r3, #10
 8001990:	2201      	movs	r2, #1
 8001992:	480b      	ldr	r0, [pc, #44]	@ (80019c0 <TM_MFRC522_WriteRegister+0x84>)
 8001994:	f001 fb3f 	bl	8003016 <HAL_SPI_Transmit>
	while ((ret = HAL_SPI_GetState(&hspi4)) == HAL_SPI_STATE_BUSY);
 8001998:	bf00      	nop
 800199a:	4809      	ldr	r0, [pc, #36]	@ (80019c0 <TM_MFRC522_WriteRegister+0x84>)
 800199c:	f001 ff41 	bl	8003822 <HAL_SPI_GetState>
 80019a0:	4603      	mov	r3, r0
 80019a2:	73fb      	strb	r3, [r7, #15]
 80019a4:	7bfb      	ldrb	r3, [r7, #15]
 80019a6:	2b02      	cmp	r3, #2
 80019a8:	d0f7      	beq.n	800199a <TM_MFRC522_WriteRegister+0x5e>
	//CS high
	MFRC522_CS_HIGH;
 80019aa:	2201      	movs	r2, #1
 80019ac:	2110      	movs	r1, #16
 80019ae:	4803      	ldr	r0, [pc, #12]	@ (80019bc <TM_MFRC522_WriteRegister+0x80>)
 80019b0:	f000 fda6 	bl	8002500 <HAL_GPIO_WritePin>
}
 80019b4:	bf00      	nop
 80019b6:	3710      	adds	r7, #16
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	40021000 	.word	0x40021000
 80019c0:	20000078 	.word	0x20000078

080019c4 <TM_MFRC522_ReadRegister>:

uint8_t TM_MFRC522_ReadRegister(uint8_t addr) {
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b084      	sub	sp, #16
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	4603      	mov	r3, r0
 80019cc:	71fb      	strb	r3, [r7, #7]
	uint8_t val;
	//CS low
	MFRC522_CS_LOW;
 80019ce:	2200      	movs	r2, #0
 80019d0:	2110      	movs	r1, #16
 80019d2:	481f      	ldr	r0, [pc, #124]	@ (8001a50 <TM_MFRC522_ReadRegister+0x8c>)
 80019d4:	f000 fd94 	bl	8002500 <HAL_GPIO_WritePin>

	uint8_t buf = ((addr << 1) & 0x7E) | 0x80;
 80019d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019dc:	005b      	lsls	r3, r3, #1
 80019de:	b25b      	sxtb	r3, r3
 80019e0:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 80019e4:	b25b      	sxtb	r3, r3
 80019e6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80019ea:	b25b      	sxtb	r3, r3
 80019ec:	b2db      	uxtb	r3, r3
 80019ee:	737b      	strb	r3, [r7, #13]
	HAL_StatusTypeDef ret = 0;
 80019f0:	2300      	movs	r3, #0
 80019f2:	73fb      	strb	r3, [r7, #15]
	ret = HAL_SPI_Transmit(&hspi4, &buf, 1, 10);
 80019f4:	f107 010d 	add.w	r1, r7, #13
 80019f8:	230a      	movs	r3, #10
 80019fa:	2201      	movs	r2, #1
 80019fc:	4815      	ldr	r0, [pc, #84]	@ (8001a54 <TM_MFRC522_ReadRegister+0x90>)
 80019fe:	f001 fb0a 	bl	8003016 <HAL_SPI_Transmit>
 8001a02:	4603      	mov	r3, r0
 8001a04:	73fb      	strb	r3, [r7, #15]
	while ((ret = HAL_SPI_GetState(&hspi4)) == HAL_SPI_STATE_BUSY);
 8001a06:	bf00      	nop
 8001a08:	4812      	ldr	r0, [pc, #72]	@ (8001a54 <TM_MFRC522_ReadRegister+0x90>)
 8001a0a:	f001 ff0a 	bl	8003822 <HAL_SPI_GetState>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	73fb      	strb	r3, [r7, #15]
 8001a12:	7bfb      	ldrb	r3, [r7, #15]
 8001a14:	2b02      	cmp	r3, #2
 8001a16:	d0f7      	beq.n	8001a08 <TM_MFRC522_ReadRegister+0x44>
	ret = HAL_SPI_Receive(&hspi4, &val, 1, 10);
 8001a18:	f107 010e 	add.w	r1, r7, #14
 8001a1c:	230a      	movs	r3, #10
 8001a1e:	2201      	movs	r2, #1
 8001a20:	480c      	ldr	r0, [pc, #48]	@ (8001a54 <TM_MFRC522_ReadRegister+0x90>)
 8001a22:	f001 fc3c 	bl	800329e <HAL_SPI_Receive>
 8001a26:	4603      	mov	r3, r0
 8001a28:	73fb      	strb	r3, [r7, #15]
	while ((ret = HAL_SPI_GetState(&hspi4)) == HAL_SPI_STATE_BUSY);
 8001a2a:	bf00      	nop
 8001a2c:	4809      	ldr	r0, [pc, #36]	@ (8001a54 <TM_MFRC522_ReadRegister+0x90>)
 8001a2e:	f001 fef8 	bl	8003822 <HAL_SPI_GetState>
 8001a32:	4603      	mov	r3, r0
 8001a34:	73fb      	strb	r3, [r7, #15]
 8001a36:	7bfb      	ldrb	r3, [r7, #15]
 8001a38:	2b02      	cmp	r3, #2
 8001a3a:	d0f7      	beq.n	8001a2c <TM_MFRC522_ReadRegister+0x68>
	//CS high
	MFRC522_CS_HIGH;
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	2110      	movs	r1, #16
 8001a40:	4803      	ldr	r0, [pc, #12]	@ (8001a50 <TM_MFRC522_ReadRegister+0x8c>)
 8001a42:	f000 fd5d 	bl	8002500 <HAL_GPIO_WritePin>

	return val;	
 8001a46:	7bbb      	ldrb	r3, [r7, #14]
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	3710      	adds	r7, #16
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	40021000 	.word	0x40021000
 8001a54:	20000078 	.word	0x20000078

08001a58 <TM_MFRC522_SetBitMask>:

void TM_MFRC522_SetBitMask(uint8_t reg, uint8_t mask) {
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	4603      	mov	r3, r0
 8001a60:	460a      	mov	r2, r1
 8001a62:	71fb      	strb	r3, [r7, #7]
 8001a64:	4613      	mov	r3, r2
 8001a66:	71bb      	strb	r3, [r7, #6]
	TM_MFRC522_WriteRegister(reg, TM_MFRC522_ReadRegister(reg) | mask);
 8001a68:	79fb      	ldrb	r3, [r7, #7]
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f7ff ffaa 	bl	80019c4 <TM_MFRC522_ReadRegister>
 8001a70:	4603      	mov	r3, r0
 8001a72:	461a      	mov	r2, r3
 8001a74:	79bb      	ldrb	r3, [r7, #6]
 8001a76:	4313      	orrs	r3, r2
 8001a78:	b2da      	uxtb	r2, r3
 8001a7a:	79fb      	ldrb	r3, [r7, #7]
 8001a7c:	4611      	mov	r1, r2
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f7ff ff5c 	bl	800193c <TM_MFRC522_WriteRegister>
}
 8001a84:	bf00      	nop
 8001a86:	3708      	adds	r7, #8
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}

08001a8c <TM_MFRC522_ClearBitMask>:

void TM_MFRC522_ClearBitMask(uint8_t reg, uint8_t mask){
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	4603      	mov	r3, r0
 8001a94:	460a      	mov	r2, r1
 8001a96:	71fb      	strb	r3, [r7, #7]
 8001a98:	4613      	mov	r3, r2
 8001a9a:	71bb      	strb	r3, [r7, #6]
	TM_MFRC522_WriteRegister(reg, TM_MFRC522_ReadRegister(reg) & (~mask));
 8001a9c:	79fb      	ldrb	r3, [r7, #7]
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f7ff ff90 	bl	80019c4 <TM_MFRC522_ReadRegister>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	b25a      	sxtb	r2, r3
 8001aa8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001aac:	43db      	mvns	r3, r3
 8001aae:	b25b      	sxtb	r3, r3
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	b25b      	sxtb	r3, r3
 8001ab4:	b2da      	uxtb	r2, r3
 8001ab6:	79fb      	ldrb	r3, [r7, #7]
 8001ab8:	4611      	mov	r1, r2
 8001aba:	4618      	mov	r0, r3
 8001abc:	f7ff ff3e 	bl	800193c <TM_MFRC522_WriteRegister>
} 
 8001ac0:	bf00      	nop
 8001ac2:	3708      	adds	r7, #8
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}

08001ac8 <TM_MFRC522_AntennaOn>:

void TM_MFRC522_AntennaOn(void) {
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
	uint8_t temp;

	temp = TM_MFRC522_ReadRegister(MFRC522_REG_TX_CONTROL);
 8001ace:	2014      	movs	r0, #20
 8001ad0:	f7ff ff78 	bl	80019c4 <TM_MFRC522_ReadRegister>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	71fb      	strb	r3, [r7, #7]
	if (!(temp & 0x03)) {
 8001ad8:	79fb      	ldrb	r3, [r7, #7]
 8001ada:	f003 0303 	and.w	r3, r3, #3
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d103      	bne.n	8001aea <TM_MFRC522_AntennaOn+0x22>
		TM_MFRC522_SetBitMask(MFRC522_REG_TX_CONTROL, 0x03);
 8001ae2:	2103      	movs	r1, #3
 8001ae4:	2014      	movs	r0, #20
 8001ae6:	f7ff ffb7 	bl	8001a58 <TM_MFRC522_SetBitMask>
	}
}
 8001aea:	bf00      	nop
 8001aec:	3708      	adds	r7, #8
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}

08001af2 <TM_MFRC522_Reset>:

void TM_MFRC522_AntennaOff(void) {
	TM_MFRC522_ClearBitMask(MFRC522_REG_TX_CONTROL, 0x03);
}

void TM_MFRC522_Reset(void) {
 8001af2:	b580      	push	{r7, lr}
 8001af4:	af00      	add	r7, sp, #0
	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_RESETPHASE);
 8001af6:	210f      	movs	r1, #15
 8001af8:	2001      	movs	r0, #1
 8001afa:	f7ff ff1f 	bl	800193c <TM_MFRC522_WriteRegister>
}
 8001afe:	bf00      	nop
 8001b00:	bd80      	pop	{r7, pc}

08001b02 <TM_MFRC522_Request>:

TM_MFRC522_Status_t TM_MFRC522_Request(uint8_t reqMode, uint8_t* TagType) {
 8001b02:	b580      	push	{r7, lr}
 8001b04:	b086      	sub	sp, #24
 8001b06:	af02      	add	r7, sp, #8
 8001b08:	4603      	mov	r3, r0
 8001b0a:	6039      	str	r1, [r7, #0]
 8001b0c:	71fb      	strb	r3, [r7, #7]
	TM_MFRC522_Status_t status;  
	uint16_t backBits;			//The received data bits

	TM_MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x07);		//TxLastBists = BitFramingReg[2..0]	???
 8001b0e:	2107      	movs	r1, #7
 8001b10:	200d      	movs	r0, #13
 8001b12:	f7ff ff13 	bl	800193c <TM_MFRC522_WriteRegister>

	TagType[0] = reqMode;
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	79fa      	ldrb	r2, [r7, #7]
 8001b1a:	701a      	strb	r2, [r3, #0]
	status = TM_MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 8001b1c:	f107 030c 	add.w	r3, r7, #12
 8001b20:	9300      	str	r3, [sp, #0]
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	2201      	movs	r2, #1
 8001b26:	6839      	ldr	r1, [r7, #0]
 8001b28:	200c      	movs	r0, #12
 8001b2a:	f000 f80f 	bl	8001b4c <TM_MFRC522_ToCard>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	73fb      	strb	r3, [r7, #15]

	if ((status != MI_OK) || (backBits != 0x10)) {    
 8001b32:	7bfb      	ldrb	r3, [r7, #15]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d102      	bne.n	8001b3e <TM_MFRC522_Request+0x3c>
 8001b38:	89bb      	ldrh	r3, [r7, #12]
 8001b3a:	2b10      	cmp	r3, #16
 8001b3c:	d001      	beq.n	8001b42 <TM_MFRC522_Request+0x40>
		status = MI_ERR;
 8001b3e:	2302      	movs	r3, #2
 8001b40:	73fb      	strb	r3, [r7, #15]
	}

	return status;
 8001b42:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	3710      	adds	r7, #16
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}

08001b4c <TM_MFRC522_ToCard>:

TM_MFRC522_Status_t TM_MFRC522_ToCard(uint8_t command, uint8_t* sendData, uint8_t sendLen, uint8_t* backData, uint16_t* backLen) {
 8001b4c:	b590      	push	{r4, r7, lr}
 8001b4e:	b087      	sub	sp, #28
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	60b9      	str	r1, [r7, #8]
 8001b54:	607b      	str	r3, [r7, #4]
 8001b56:	4603      	mov	r3, r0
 8001b58:	73fb      	strb	r3, [r7, #15]
 8001b5a:	4613      	mov	r3, r2
 8001b5c:	73bb      	strb	r3, [r7, #14]
	TM_MFRC522_Status_t status = MI_ERR;
 8001b5e:	2302      	movs	r3, #2
 8001b60:	75fb      	strb	r3, [r7, #23]
	uint8_t irqEn = 0x00;
 8001b62:	2300      	movs	r3, #0
 8001b64:	75bb      	strb	r3, [r7, #22]
	uint8_t waitIRq = 0x00;
 8001b66:	2300      	movs	r3, #0
 8001b68:	757b      	strb	r3, [r7, #21]
	uint8_t lastBits;
	uint8_t n;
	uint16_t i;

	switch (command) {
 8001b6a:	7bfb      	ldrb	r3, [r7, #15]
 8001b6c:	2b0c      	cmp	r3, #12
 8001b6e:	d006      	beq.n	8001b7e <TM_MFRC522_ToCard+0x32>
 8001b70:	2b0e      	cmp	r3, #14
 8001b72:	d109      	bne.n	8001b88 <TM_MFRC522_ToCard+0x3c>
		case PCD_AUTHENT: {
			irqEn = 0x12;
 8001b74:	2312      	movs	r3, #18
 8001b76:	75bb      	strb	r3, [r7, #22]
			waitIRq = 0x10;
 8001b78:	2310      	movs	r3, #16
 8001b7a:	757b      	strb	r3, [r7, #21]
			break;
 8001b7c:	e005      	b.n	8001b8a <TM_MFRC522_ToCard+0x3e>
		}
		case PCD_TRANSCEIVE: {
			irqEn = 0x77;
 8001b7e:	2377      	movs	r3, #119	@ 0x77
 8001b80:	75bb      	strb	r3, [r7, #22]
			waitIRq = 0x30;
 8001b82:	2330      	movs	r3, #48	@ 0x30
 8001b84:	757b      	strb	r3, [r7, #21]
			break;
 8001b86:	e000      	b.n	8001b8a <TM_MFRC522_ToCard+0x3e>
		}
		default:
			break;
 8001b88:	bf00      	nop
	}

	TM_MFRC522_WriteRegister(MFRC522_REG_COMM_IE_N, irqEn | 0x80);
 8001b8a:	7dbb      	ldrb	r3, [r7, #22]
 8001b8c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	4619      	mov	r1, r3
 8001b94:	2002      	movs	r0, #2
 8001b96:	f7ff fed1 	bl	800193c <TM_MFRC522_WriteRegister>
	TM_MFRC522_ClearBitMask(MFRC522_REG_COMM_IRQ, 0x80);
 8001b9a:	2180      	movs	r1, #128	@ 0x80
 8001b9c:	2004      	movs	r0, #4
 8001b9e:	f7ff ff75 	bl	8001a8c <TM_MFRC522_ClearBitMask>
	TM_MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);
 8001ba2:	2180      	movs	r1, #128	@ 0x80
 8001ba4:	200a      	movs	r0, #10
 8001ba6:	f7ff ff57 	bl	8001a58 <TM_MFRC522_SetBitMask>

	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_IDLE);
 8001baa:	2100      	movs	r1, #0
 8001bac:	2001      	movs	r0, #1
 8001bae:	f7ff fec5 	bl	800193c <TM_MFRC522_WriteRegister>

	//Writing data to the FIFO
	for (i = 0; i < sendLen; i++) {   
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	827b      	strh	r3, [r7, #18]
 8001bb6:	e00a      	b.n	8001bce <TM_MFRC522_ToCard+0x82>
		TM_MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, sendData[i]);    
 8001bb8:	8a7b      	ldrh	r3, [r7, #18]
 8001bba:	68ba      	ldr	r2, [r7, #8]
 8001bbc:	4413      	add	r3, r2
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	2009      	movs	r0, #9
 8001bc4:	f7ff feba 	bl	800193c <TM_MFRC522_WriteRegister>
	for (i = 0; i < sendLen; i++) {   
 8001bc8:	8a7b      	ldrh	r3, [r7, #18]
 8001bca:	3301      	adds	r3, #1
 8001bcc:	827b      	strh	r3, [r7, #18]
 8001bce:	7bbb      	ldrb	r3, [r7, #14]
 8001bd0:	b29b      	uxth	r3, r3
 8001bd2:	8a7a      	ldrh	r2, [r7, #18]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d3ef      	bcc.n	8001bb8 <TM_MFRC522_ToCard+0x6c>
	}

	//Execute the command
	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, command);
 8001bd8:	7bfb      	ldrb	r3, [r7, #15]
 8001bda:	4619      	mov	r1, r3
 8001bdc:	2001      	movs	r0, #1
 8001bde:	f7ff fead 	bl	800193c <TM_MFRC522_WriteRegister>
	if (command == PCD_TRANSCEIVE) {    
 8001be2:	7bfb      	ldrb	r3, [r7, #15]
 8001be4:	2b0c      	cmp	r3, #12
 8001be6:	d103      	bne.n	8001bf0 <TM_MFRC522_ToCard+0xa4>
		TM_MFRC522_SetBitMask(MFRC522_REG_BIT_FRAMING, 0x80);		//StartSend=1,transmission of data starts  
 8001be8:	2180      	movs	r1, #128	@ 0x80
 8001bea:	200d      	movs	r0, #13
 8001bec:	f7ff ff34 	bl	8001a58 <TM_MFRC522_SetBitMask>
	}   

	//Waiting to receive data to complete
	i = 2000;	//i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms???
 8001bf0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001bf4:	827b      	strh	r3, [r7, #18]
	do {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
		n = TM_MFRC522_ReadRegister(MFRC522_REG_COMM_IRQ);
 8001bf6:	2004      	movs	r0, #4
 8001bf8:	f7ff fee4 	bl	80019c4 <TM_MFRC522_ReadRegister>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	753b      	strb	r3, [r7, #20]
		i--;
 8001c00:	8a7b      	ldrh	r3, [r7, #18]
 8001c02:	3b01      	subs	r3, #1
 8001c04:	827b      	strh	r3, [r7, #18]
	} while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 8001c06:	8a7b      	ldrh	r3, [r7, #18]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d00a      	beq.n	8001c22 <TM_MFRC522_ToCard+0xd6>
 8001c0c:	7d3b      	ldrb	r3, [r7, #20]
 8001c0e:	f003 0301 	and.w	r3, r3, #1
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d105      	bne.n	8001c22 <TM_MFRC522_ToCard+0xd6>
 8001c16:	7d3a      	ldrb	r2, [r7, #20]
 8001c18:	7d7b      	ldrb	r3, [r7, #21]
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	b2db      	uxtb	r3, r3
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d0e9      	beq.n	8001bf6 <TM_MFRC522_ToCard+0xaa>

	TM_MFRC522_ClearBitMask(MFRC522_REG_BIT_FRAMING, 0x80);			//StartSend=0
 8001c22:	2180      	movs	r1, #128	@ 0x80
 8001c24:	200d      	movs	r0, #13
 8001c26:	f7ff ff31 	bl	8001a8c <TM_MFRC522_ClearBitMask>

	if (i != 0)  {
 8001c2a:	8a7b      	ldrh	r3, [r7, #18]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d057      	beq.n	8001ce0 <TM_MFRC522_ToCard+0x194>
		if (!(TM_MFRC522_ReadRegister(MFRC522_REG_ERROR) & 0x1B)) {
 8001c30:	2006      	movs	r0, #6
 8001c32:	f7ff fec7 	bl	80019c4 <TM_MFRC522_ReadRegister>
 8001c36:	4603      	mov	r3, r0
 8001c38:	f003 031b 	and.w	r3, r3, #27
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d14d      	bne.n	8001cdc <TM_MFRC522_ToCard+0x190>
			status = MI_OK;
 8001c40:	2300      	movs	r3, #0
 8001c42:	75fb      	strb	r3, [r7, #23]
			if (n & irqEn & 0x01) {   
 8001c44:	7d3a      	ldrb	r2, [r7, #20]
 8001c46:	7dbb      	ldrb	r3, [r7, #22]
 8001c48:	4013      	ands	r3, r2
 8001c4a:	b2db      	uxtb	r3, r3
 8001c4c:	f003 0301 	and.w	r3, r3, #1
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d001      	beq.n	8001c58 <TM_MFRC522_ToCard+0x10c>
				status = MI_NOTAGERR;			
 8001c54:	2301      	movs	r3, #1
 8001c56:	75fb      	strb	r3, [r7, #23]
			}

			if (command == PCD_TRANSCEIVE) {
 8001c58:	7bfb      	ldrb	r3, [r7, #15]
 8001c5a:	2b0c      	cmp	r3, #12
 8001c5c:	d140      	bne.n	8001ce0 <TM_MFRC522_ToCard+0x194>
				n = TM_MFRC522_ReadRegister(MFRC522_REG_FIFO_LEVEL);
 8001c5e:	200a      	movs	r0, #10
 8001c60:	f7ff feb0 	bl	80019c4 <TM_MFRC522_ReadRegister>
 8001c64:	4603      	mov	r3, r0
 8001c66:	753b      	strb	r3, [r7, #20]
				lastBits = TM_MFRC522_ReadRegister(MFRC522_REG_CONTROL) & 0x07;
 8001c68:	200c      	movs	r0, #12
 8001c6a:	f7ff feab 	bl	80019c4 <TM_MFRC522_ReadRegister>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	f003 0307 	and.w	r3, r3, #7
 8001c74:	747b      	strb	r3, [r7, #17]
				if (lastBits) {   
 8001c76:	7c7b      	ldrb	r3, [r7, #17]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d00b      	beq.n	8001c94 <TM_MFRC522_ToCard+0x148>
					*backLen = (n - 1) * 8 + lastBits;   
 8001c7c:	7d3b      	ldrb	r3, [r7, #20]
 8001c7e:	3b01      	subs	r3, #1
 8001c80:	b29b      	uxth	r3, r3
 8001c82:	00db      	lsls	r3, r3, #3
 8001c84:	b29a      	uxth	r2, r3
 8001c86:	7c7b      	ldrb	r3, [r7, #17]
 8001c88:	b29b      	uxth	r3, r3
 8001c8a:	4413      	add	r3, r2
 8001c8c:	b29a      	uxth	r2, r3
 8001c8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c90:	801a      	strh	r2, [r3, #0]
 8001c92:	e005      	b.n	8001ca0 <TM_MFRC522_ToCard+0x154>
				} else {   
					*backLen = n * 8;   
 8001c94:	7d3b      	ldrb	r3, [r7, #20]
 8001c96:	b29b      	uxth	r3, r3
 8001c98:	00db      	lsls	r3, r3, #3
 8001c9a:	b29a      	uxth	r2, r3
 8001c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c9e:	801a      	strh	r2, [r3, #0]
				}

				if (n == 0) {   
 8001ca0:	7d3b      	ldrb	r3, [r7, #20]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d101      	bne.n	8001caa <TM_MFRC522_ToCard+0x15e>
					n = 1;    
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	753b      	strb	r3, [r7, #20]
				}
				if (n > MFRC522_MAX_LEN) {   
 8001caa:	7d3b      	ldrb	r3, [r7, #20]
 8001cac:	2b10      	cmp	r3, #16
 8001cae:	d901      	bls.n	8001cb4 <TM_MFRC522_ToCard+0x168>
					n = MFRC522_MAX_LEN;   
 8001cb0:	2310      	movs	r3, #16
 8001cb2:	753b      	strb	r3, [r7, #20]
				}

				//Reading the received data in FIFO
				for (i = 0; i < n; i++) {   
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	827b      	strh	r3, [r7, #18]
 8001cb8:	e00a      	b.n	8001cd0 <TM_MFRC522_ToCard+0x184>
					backData[i] = TM_MFRC522_ReadRegister(MFRC522_REG_FIFO_DATA);    
 8001cba:	8a7b      	ldrh	r3, [r7, #18]
 8001cbc:	687a      	ldr	r2, [r7, #4]
 8001cbe:	18d4      	adds	r4, r2, r3
 8001cc0:	2009      	movs	r0, #9
 8001cc2:	f7ff fe7f 	bl	80019c4 <TM_MFRC522_ReadRegister>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	7023      	strb	r3, [r4, #0]
				for (i = 0; i < n; i++) {   
 8001cca:	8a7b      	ldrh	r3, [r7, #18]
 8001ccc:	3301      	adds	r3, #1
 8001cce:	827b      	strh	r3, [r7, #18]
 8001cd0:	7d3b      	ldrb	r3, [r7, #20]
 8001cd2:	b29b      	uxth	r3, r3
 8001cd4:	8a7a      	ldrh	r2, [r7, #18]
 8001cd6:	429a      	cmp	r2, r3
 8001cd8:	d3ef      	bcc.n	8001cba <TM_MFRC522_ToCard+0x16e>
 8001cda:	e001      	b.n	8001ce0 <TM_MFRC522_ToCard+0x194>
				}
			}
		} else {   
			status = MI_ERR;  
 8001cdc:	2302      	movs	r3, #2
 8001cde:	75fb      	strb	r3, [r7, #23]
		}
	}

	return status;
 8001ce0:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	371c      	adds	r7, #28
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd90      	pop	{r4, r7, pc}

08001cea <TM_MFRC522_Anticoll>:

TM_MFRC522_Status_t TM_MFRC522_Anticoll(uint8_t* serNum) {
 8001cea:	b580      	push	{r7, lr}
 8001cec:	b086      	sub	sp, #24
 8001cee:	af02      	add	r7, sp, #8
 8001cf0:	6078      	str	r0, [r7, #4]
	TM_MFRC522_Status_t status;
	uint8_t i;
	uint8_t serNumCheck = 0;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	737b      	strb	r3, [r7, #13]
	uint16_t unLen;

	TM_MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x00);		//TxLastBists = BitFramingReg[2..0]
 8001cf6:	2100      	movs	r1, #0
 8001cf8:	200d      	movs	r0, #13
 8001cfa:	f7ff fe1f 	bl	800193c <TM_MFRC522_WriteRegister>

	serNum[0] = PICC_ANTICOLL;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2293      	movs	r2, #147	@ 0x93
 8001d02:	701a      	strb	r2, [r3, #0]
	serNum[1] = 0x20;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	3301      	adds	r3, #1
 8001d08:	2220      	movs	r2, #32
 8001d0a:	701a      	strb	r2, [r3, #0]
	status = TM_MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 8001d0c:	f107 030a 	add.w	r3, r7, #10
 8001d10:	9300      	str	r3, [sp, #0]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2202      	movs	r2, #2
 8001d16:	6879      	ldr	r1, [r7, #4]
 8001d18:	200c      	movs	r0, #12
 8001d1a:	f7ff ff17 	bl	8001b4c <TM_MFRC522_ToCard>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	73fb      	strb	r3, [r7, #15]

	if (status == MI_OK) {
 8001d22:	7bfb      	ldrb	r3, [r7, #15]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d118      	bne.n	8001d5a <TM_MFRC522_Anticoll+0x70>
		//Check card serial number
		for (i = 0; i < 4; i++) {   
 8001d28:	2300      	movs	r3, #0
 8001d2a:	73bb      	strb	r3, [r7, #14]
 8001d2c:	e009      	b.n	8001d42 <TM_MFRC522_Anticoll+0x58>
			serNumCheck ^= serNum[i];
 8001d2e:	7bbb      	ldrb	r3, [r7, #14]
 8001d30:	687a      	ldr	r2, [r7, #4]
 8001d32:	4413      	add	r3, r2
 8001d34:	781a      	ldrb	r2, [r3, #0]
 8001d36:	7b7b      	ldrb	r3, [r7, #13]
 8001d38:	4053      	eors	r3, r2
 8001d3a:	737b      	strb	r3, [r7, #13]
		for (i = 0; i < 4; i++) {   
 8001d3c:	7bbb      	ldrb	r3, [r7, #14]
 8001d3e:	3301      	adds	r3, #1
 8001d40:	73bb      	strb	r3, [r7, #14]
 8001d42:	7bbb      	ldrb	r3, [r7, #14]
 8001d44:	2b03      	cmp	r3, #3
 8001d46:	d9f2      	bls.n	8001d2e <TM_MFRC522_Anticoll+0x44>
		}
		if (serNumCheck != serNum[i]) {   
 8001d48:	7bbb      	ldrb	r3, [r7, #14]
 8001d4a:	687a      	ldr	r2, [r7, #4]
 8001d4c:	4413      	add	r3, r2
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	7b7a      	ldrb	r2, [r7, #13]
 8001d52:	429a      	cmp	r2, r3
 8001d54:	d001      	beq.n	8001d5a <TM_MFRC522_Anticoll+0x70>
			status = MI_ERR;    
 8001d56:	2302      	movs	r3, #2
 8001d58:	73fb      	strb	r3, [r7, #15]
		}
	}
	return status;
 8001d5a:	7bfb      	ldrb	r3, [r7, #15]
} 
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	3710      	adds	r7, #16
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}

08001d64 <TM_MFRC522_CalculateCRC>:

void TM_MFRC522_CalculateCRC(uint8_t*  pIndata, uint8_t len, uint8_t* pOutData) {
 8001d64:	b590      	push	{r4, r7, lr}
 8001d66:	b087      	sub	sp, #28
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	60f8      	str	r0, [r7, #12]
 8001d6c:	460b      	mov	r3, r1
 8001d6e:	607a      	str	r2, [r7, #4]
 8001d70:	72fb      	strb	r3, [r7, #11]
	uint8_t i, n;

	TM_MFRC522_ClearBitMask(MFRC522_REG_DIV_IRQ, 0x04);				//CRCIrq = 0
 8001d72:	2104      	movs	r1, #4
 8001d74:	2005      	movs	r0, #5
 8001d76:	f7ff fe89 	bl	8001a8c <TM_MFRC522_ClearBitMask>
	TM_MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);			//Clear the FIFO pointer
 8001d7a:	2180      	movs	r1, #128	@ 0x80
 8001d7c:	200a      	movs	r0, #10
 8001d7e:	f7ff fe6b 	bl	8001a58 <TM_MFRC522_SetBitMask>
	//Write_MFRC522(CommandReg, PCD_IDLE);

	//Writing data to the FIFO	
	for (i = 0; i < len; i++) {   
 8001d82:	2300      	movs	r3, #0
 8001d84:	75fb      	strb	r3, [r7, #23]
 8001d86:	e00a      	b.n	8001d9e <TM_MFRC522_CalculateCRC+0x3a>
		TM_MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, *(pIndata+i));   
 8001d88:	7dfb      	ldrb	r3, [r7, #23]
 8001d8a:	68fa      	ldr	r2, [r7, #12]
 8001d8c:	4413      	add	r3, r2
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	4619      	mov	r1, r3
 8001d92:	2009      	movs	r0, #9
 8001d94:	f7ff fdd2 	bl	800193c <TM_MFRC522_WriteRegister>
	for (i = 0; i < len; i++) {   
 8001d98:	7dfb      	ldrb	r3, [r7, #23]
 8001d9a:	3301      	adds	r3, #1
 8001d9c:	75fb      	strb	r3, [r7, #23]
 8001d9e:	7dfa      	ldrb	r2, [r7, #23]
 8001da0:	7afb      	ldrb	r3, [r7, #11]
 8001da2:	429a      	cmp	r2, r3
 8001da4:	d3f0      	bcc.n	8001d88 <TM_MFRC522_CalculateCRC+0x24>
	}
	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_CALCCRC);
 8001da6:	2103      	movs	r1, #3
 8001da8:	2001      	movs	r0, #1
 8001daa:	f7ff fdc7 	bl	800193c <TM_MFRC522_WriteRegister>

	//Wait CRC calculation is complete
	i = 0xFF;
 8001dae:	23ff      	movs	r3, #255	@ 0xff
 8001db0:	75fb      	strb	r3, [r7, #23]
	do {
		n = TM_MFRC522_ReadRegister(MFRC522_REG_DIV_IRQ);
 8001db2:	2005      	movs	r0, #5
 8001db4:	f7ff fe06 	bl	80019c4 <TM_MFRC522_ReadRegister>
 8001db8:	4603      	mov	r3, r0
 8001dba:	75bb      	strb	r3, [r7, #22]
		i--;
 8001dbc:	7dfb      	ldrb	r3, [r7, #23]
 8001dbe:	3b01      	subs	r3, #1
 8001dc0:	75fb      	strb	r3, [r7, #23]
	} while ((i!=0) && !(n&0x04));			//CRCIrq = 1
 8001dc2:	7dfb      	ldrb	r3, [r7, #23]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d004      	beq.n	8001dd2 <TM_MFRC522_CalculateCRC+0x6e>
 8001dc8:	7dbb      	ldrb	r3, [r7, #22]
 8001dca:	f003 0304 	and.w	r3, r3, #4
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d0ef      	beq.n	8001db2 <TM_MFRC522_CalculateCRC+0x4e>

	//Read CRC calculation result
	pOutData[0] = TM_MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_L);
 8001dd2:	2022      	movs	r0, #34	@ 0x22
 8001dd4:	f7ff fdf6 	bl	80019c4 <TM_MFRC522_ReadRegister>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	461a      	mov	r2, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	701a      	strb	r2, [r3, #0]
	pOutData[1] = TM_MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_M);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	1c5c      	adds	r4, r3, #1
 8001de4:	2021      	movs	r0, #33	@ 0x21
 8001de6:	f7ff fded 	bl	80019c4 <TM_MFRC522_ReadRegister>
 8001dea:	4603      	mov	r3, r0
 8001dec:	7023      	strb	r3, [r4, #0]
}
 8001dee:	bf00      	nop
 8001df0:	371c      	adds	r7, #28
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd90      	pop	{r4, r7, pc}

08001df6 <TM_MFRC522_Halt>:
	}

	return status;
}

void TM_MFRC522_Halt(void) {
 8001df6:	b580      	push	{r7, lr}
 8001df8:	b084      	sub	sp, #16
 8001dfa:	af02      	add	r7, sp, #8
	uint16_t unLen;
	uint8_t buff[4]; 

	buff[0] = PICC_HALT;
 8001dfc:	2350      	movs	r3, #80	@ 0x50
 8001dfe:	703b      	strb	r3, [r7, #0]
	buff[1] = 0;
 8001e00:	2300      	movs	r3, #0
 8001e02:	707b      	strb	r3, [r7, #1]
	TM_MFRC522_CalculateCRC(buff, 2, &buff[2]);
 8001e04:	463b      	mov	r3, r7
 8001e06:	1c9a      	adds	r2, r3, #2
 8001e08:	463b      	mov	r3, r7
 8001e0a:	2102      	movs	r1, #2
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f7ff ffa9 	bl	8001d64 <TM_MFRC522_CalculateCRC>

	TM_MFRC522_ToCard(PCD_TRANSCEIVE, buff, 4, buff, &unLen);
 8001e12:	463a      	mov	r2, r7
 8001e14:	4639      	mov	r1, r7
 8001e16:	1dbb      	adds	r3, r7, #6
 8001e18:	9300      	str	r3, [sp, #0]
 8001e1a:	4613      	mov	r3, r2
 8001e1c:	2204      	movs	r2, #4
 8001e1e:	200c      	movs	r0, #12
 8001e20:	f7ff fe94 	bl	8001b4c <TM_MFRC522_ToCard>
}
 8001e24:	bf00      	nop
 8001e26:	3708      	adds	r7, #8
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}

08001e2c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001e2c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e64 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001e30:	f7ff fd26 	bl	8001880 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e34:	480c      	ldr	r0, [pc, #48]	@ (8001e68 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e36:	490d      	ldr	r1, [pc, #52]	@ (8001e6c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e38:	4a0d      	ldr	r2, [pc, #52]	@ (8001e70 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e3c:	e002      	b.n	8001e44 <LoopCopyDataInit>

08001e3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e42:	3304      	adds	r3, #4

08001e44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e48:	d3f9      	bcc.n	8001e3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e4a:	4a0a      	ldr	r2, [pc, #40]	@ (8001e74 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e4c:	4c0a      	ldr	r4, [pc, #40]	@ (8001e78 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e50:	e001      	b.n	8001e56 <LoopFillZerobss>

08001e52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e54:	3204      	adds	r2, #4

08001e56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e58:	d3fb      	bcc.n	8001e52 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001e5a:	f002 fa6f 	bl	800433c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e5e:	f7ff f941 	bl	80010e4 <main>
  bx  lr    
 8001e62:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001e64:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001e68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e6c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001e70:	08004fe0 	.word	0x08004fe0
  ldr r2, =_sbss
 8001e74:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001e78:	20000284 	.word	0x20000284

08001e7c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e7c:	e7fe      	b.n	8001e7c <ADC_IRQHandler>
	...

08001e80 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e84:	4b0e      	ldr	r3, [pc, #56]	@ (8001ec0 <HAL_Init+0x40>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a0d      	ldr	r2, [pc, #52]	@ (8001ec0 <HAL_Init+0x40>)
 8001e8a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e8e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e90:	4b0b      	ldr	r3, [pc, #44]	@ (8001ec0 <HAL_Init+0x40>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a0a      	ldr	r2, [pc, #40]	@ (8001ec0 <HAL_Init+0x40>)
 8001e96:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e9a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e9c:	4b08      	ldr	r3, [pc, #32]	@ (8001ec0 <HAL_Init+0x40>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4a07      	ldr	r2, [pc, #28]	@ (8001ec0 <HAL_Init+0x40>)
 8001ea2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ea6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ea8:	2003      	movs	r0, #3
 8001eaa:	f000 f931 	bl	8002110 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001eae:	200f      	movs	r0, #15
 8001eb0:	f000 f808 	bl	8001ec4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001eb4:	f7ff fbc6 	bl	8001644 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001eb8:	2300      	movs	r3, #0
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	40023c00 	.word	0x40023c00

08001ec4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ecc:	4b12      	ldr	r3, [pc, #72]	@ (8001f18 <HAL_InitTick+0x54>)
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	4b12      	ldr	r3, [pc, #72]	@ (8001f1c <HAL_InitTick+0x58>)
 8001ed2:	781b      	ldrb	r3, [r3, #0]
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001eda:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ede:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f000 f93b 	bl	800215e <HAL_SYSTICK_Config>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d001      	beq.n	8001ef2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e00e      	b.n	8001f10 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2b0f      	cmp	r3, #15
 8001ef6:	d80a      	bhi.n	8001f0e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ef8:	2200      	movs	r2, #0
 8001efa:	6879      	ldr	r1, [r7, #4]
 8001efc:	f04f 30ff 	mov.w	r0, #4294967295
 8001f00:	f000 f911 	bl	8002126 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f04:	4a06      	ldr	r2, [pc, #24]	@ (8001f20 <HAL_InitTick+0x5c>)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	e000      	b.n	8001f10 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	3708      	adds	r7, #8
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	20000000 	.word	0x20000000
 8001f1c:	20000008 	.word	0x20000008
 8001f20:	20000004 	.word	0x20000004

08001f24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f28:	4b06      	ldr	r3, [pc, #24]	@ (8001f44 <HAL_IncTick+0x20>)
 8001f2a:	781b      	ldrb	r3, [r3, #0]
 8001f2c:	461a      	mov	r2, r3
 8001f2e:	4b06      	ldr	r3, [pc, #24]	@ (8001f48 <HAL_IncTick+0x24>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4413      	add	r3, r2
 8001f34:	4a04      	ldr	r2, [pc, #16]	@ (8001f48 <HAL_IncTick+0x24>)
 8001f36:	6013      	str	r3, [r2, #0]
}
 8001f38:	bf00      	nop
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr
 8001f42:	bf00      	nop
 8001f44:	20000008 	.word	0x20000008
 8001f48:	20000138 	.word	0x20000138

08001f4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0
  return uwTick;
 8001f50:	4b03      	ldr	r3, [pc, #12]	@ (8001f60 <HAL_GetTick+0x14>)
 8001f52:	681b      	ldr	r3, [r3, #0]
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr
 8001f5e:	bf00      	nop
 8001f60:	20000138 	.word	0x20000138

08001f64 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b084      	sub	sp, #16
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f6c:	f7ff ffee 	bl	8001f4c <HAL_GetTick>
 8001f70:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f7c:	d005      	beq.n	8001f8a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f7e:	4b0a      	ldr	r3, [pc, #40]	@ (8001fa8 <HAL_Delay+0x44>)
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	461a      	mov	r2, r3
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	4413      	add	r3, r2
 8001f88:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f8a:	bf00      	nop
 8001f8c:	f7ff ffde 	bl	8001f4c <HAL_GetTick>
 8001f90:	4602      	mov	r2, r0
 8001f92:	68bb      	ldr	r3, [r7, #8]
 8001f94:	1ad3      	subs	r3, r2, r3
 8001f96:	68fa      	ldr	r2, [r7, #12]
 8001f98:	429a      	cmp	r2, r3
 8001f9a:	d8f7      	bhi.n	8001f8c <HAL_Delay+0x28>
  {
  }
}
 8001f9c:	bf00      	nop
 8001f9e:	bf00      	nop
 8001fa0:	3710      	adds	r7, #16
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	20000008 	.word	0x20000008

08001fac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b085      	sub	sp, #20
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	f003 0307 	and.w	r3, r3, #7
 8001fba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fbc:	4b0c      	ldr	r3, [pc, #48]	@ (8001ff0 <__NVIC_SetPriorityGrouping+0x44>)
 8001fbe:	68db      	ldr	r3, [r3, #12]
 8001fc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fc2:	68ba      	ldr	r2, [r7, #8]
 8001fc4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001fc8:	4013      	ands	r3, r2
 8001fca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fd4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001fd8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fdc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fde:	4a04      	ldr	r2, [pc, #16]	@ (8001ff0 <__NVIC_SetPriorityGrouping+0x44>)
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	60d3      	str	r3, [r2, #12]
}
 8001fe4:	bf00      	nop
 8001fe6:	3714      	adds	r7, #20
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr
 8001ff0:	e000ed00 	.word	0xe000ed00

08001ff4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ff8:	4b04      	ldr	r3, [pc, #16]	@ (800200c <__NVIC_GetPriorityGrouping+0x18>)
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	0a1b      	lsrs	r3, r3, #8
 8001ffe:	f003 0307 	and.w	r3, r3, #7
}
 8002002:	4618      	mov	r0, r3
 8002004:	46bd      	mov	sp, r7
 8002006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200a:	4770      	bx	lr
 800200c:	e000ed00 	.word	0xe000ed00

08002010 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002010:	b480      	push	{r7}
 8002012:	b083      	sub	sp, #12
 8002014:	af00      	add	r7, sp, #0
 8002016:	4603      	mov	r3, r0
 8002018:	6039      	str	r1, [r7, #0]
 800201a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800201c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002020:	2b00      	cmp	r3, #0
 8002022:	db0a      	blt.n	800203a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	b2da      	uxtb	r2, r3
 8002028:	490c      	ldr	r1, [pc, #48]	@ (800205c <__NVIC_SetPriority+0x4c>)
 800202a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800202e:	0112      	lsls	r2, r2, #4
 8002030:	b2d2      	uxtb	r2, r2
 8002032:	440b      	add	r3, r1
 8002034:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002038:	e00a      	b.n	8002050 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	b2da      	uxtb	r2, r3
 800203e:	4908      	ldr	r1, [pc, #32]	@ (8002060 <__NVIC_SetPriority+0x50>)
 8002040:	79fb      	ldrb	r3, [r7, #7]
 8002042:	f003 030f 	and.w	r3, r3, #15
 8002046:	3b04      	subs	r3, #4
 8002048:	0112      	lsls	r2, r2, #4
 800204a:	b2d2      	uxtb	r2, r2
 800204c:	440b      	add	r3, r1
 800204e:	761a      	strb	r2, [r3, #24]
}
 8002050:	bf00      	nop
 8002052:	370c      	adds	r7, #12
 8002054:	46bd      	mov	sp, r7
 8002056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205a:	4770      	bx	lr
 800205c:	e000e100 	.word	0xe000e100
 8002060:	e000ed00 	.word	0xe000ed00

08002064 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002064:	b480      	push	{r7}
 8002066:	b089      	sub	sp, #36	@ 0x24
 8002068:	af00      	add	r7, sp, #0
 800206a:	60f8      	str	r0, [r7, #12]
 800206c:	60b9      	str	r1, [r7, #8]
 800206e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	f003 0307 	and.w	r3, r3, #7
 8002076:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002078:	69fb      	ldr	r3, [r7, #28]
 800207a:	f1c3 0307 	rsb	r3, r3, #7
 800207e:	2b04      	cmp	r3, #4
 8002080:	bf28      	it	cs
 8002082:	2304      	movcs	r3, #4
 8002084:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002086:	69fb      	ldr	r3, [r7, #28]
 8002088:	3304      	adds	r3, #4
 800208a:	2b06      	cmp	r3, #6
 800208c:	d902      	bls.n	8002094 <NVIC_EncodePriority+0x30>
 800208e:	69fb      	ldr	r3, [r7, #28]
 8002090:	3b03      	subs	r3, #3
 8002092:	e000      	b.n	8002096 <NVIC_EncodePriority+0x32>
 8002094:	2300      	movs	r3, #0
 8002096:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002098:	f04f 32ff 	mov.w	r2, #4294967295
 800209c:	69bb      	ldr	r3, [r7, #24]
 800209e:	fa02 f303 	lsl.w	r3, r2, r3
 80020a2:	43da      	mvns	r2, r3
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	401a      	ands	r2, r3
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020ac:	f04f 31ff 	mov.w	r1, #4294967295
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	fa01 f303 	lsl.w	r3, r1, r3
 80020b6:	43d9      	mvns	r1, r3
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020bc:	4313      	orrs	r3, r2
         );
}
 80020be:	4618      	mov	r0, r3
 80020c0:	3724      	adds	r7, #36	@ 0x24
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr
	...

080020cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	3b01      	subs	r3, #1
 80020d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80020dc:	d301      	bcc.n	80020e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020de:	2301      	movs	r3, #1
 80020e0:	e00f      	b.n	8002102 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020e2:	4a0a      	ldr	r2, [pc, #40]	@ (800210c <SysTick_Config+0x40>)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	3b01      	subs	r3, #1
 80020e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020ea:	210f      	movs	r1, #15
 80020ec:	f04f 30ff 	mov.w	r0, #4294967295
 80020f0:	f7ff ff8e 	bl	8002010 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020f4:	4b05      	ldr	r3, [pc, #20]	@ (800210c <SysTick_Config+0x40>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020fa:	4b04      	ldr	r3, [pc, #16]	@ (800210c <SysTick_Config+0x40>)
 80020fc:	2207      	movs	r2, #7
 80020fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002100:	2300      	movs	r3, #0
}
 8002102:	4618      	mov	r0, r3
 8002104:	3708      	adds	r7, #8
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	e000e010 	.word	0xe000e010

08002110 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b082      	sub	sp, #8
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002118:	6878      	ldr	r0, [r7, #4]
 800211a:	f7ff ff47 	bl	8001fac <__NVIC_SetPriorityGrouping>
}
 800211e:	bf00      	nop
 8002120:	3708      	adds	r7, #8
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}

08002126 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002126:	b580      	push	{r7, lr}
 8002128:	b086      	sub	sp, #24
 800212a:	af00      	add	r7, sp, #0
 800212c:	4603      	mov	r3, r0
 800212e:	60b9      	str	r1, [r7, #8]
 8002130:	607a      	str	r2, [r7, #4]
 8002132:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002134:	2300      	movs	r3, #0
 8002136:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002138:	f7ff ff5c 	bl	8001ff4 <__NVIC_GetPriorityGrouping>
 800213c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800213e:	687a      	ldr	r2, [r7, #4]
 8002140:	68b9      	ldr	r1, [r7, #8]
 8002142:	6978      	ldr	r0, [r7, #20]
 8002144:	f7ff ff8e 	bl	8002064 <NVIC_EncodePriority>
 8002148:	4602      	mov	r2, r0
 800214a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800214e:	4611      	mov	r1, r2
 8002150:	4618      	mov	r0, r3
 8002152:	f7ff ff5d 	bl	8002010 <__NVIC_SetPriority>
}
 8002156:	bf00      	nop
 8002158:	3718      	adds	r7, #24
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}

0800215e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800215e:	b580      	push	{r7, lr}
 8002160:	b082      	sub	sp, #8
 8002162:	af00      	add	r7, sp, #0
 8002164:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002166:	6878      	ldr	r0, [r7, #4]
 8002168:	f7ff ffb0 	bl	80020cc <SysTick_Config>
 800216c:	4603      	mov	r3, r0
}
 800216e:	4618      	mov	r0, r3
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
	...

08002178 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002178:	b480      	push	{r7}
 800217a:	b089      	sub	sp, #36	@ 0x24
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
 8002180:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002182:	2300      	movs	r3, #0
 8002184:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002186:	2300      	movs	r3, #0
 8002188:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800218a:	2300      	movs	r3, #0
 800218c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800218e:	2300      	movs	r3, #0
 8002190:	61fb      	str	r3, [r7, #28]
 8002192:	e177      	b.n	8002484 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002194:	2201      	movs	r2, #1
 8002196:	69fb      	ldr	r3, [r7, #28]
 8002198:	fa02 f303 	lsl.w	r3, r2, r3
 800219c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	697a      	ldr	r2, [r7, #20]
 80021a4:	4013      	ands	r3, r2
 80021a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80021a8:	693a      	ldr	r2, [r7, #16]
 80021aa:	697b      	ldr	r3, [r7, #20]
 80021ac:	429a      	cmp	r2, r3
 80021ae:	f040 8166 	bne.w	800247e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	f003 0303 	and.w	r3, r3, #3
 80021ba:	2b01      	cmp	r3, #1
 80021bc:	d005      	beq.n	80021ca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80021c6:	2b02      	cmp	r3, #2
 80021c8:	d130      	bne.n	800222c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	689b      	ldr	r3, [r3, #8]
 80021ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80021d0:	69fb      	ldr	r3, [r7, #28]
 80021d2:	005b      	lsls	r3, r3, #1
 80021d4:	2203      	movs	r2, #3
 80021d6:	fa02 f303 	lsl.w	r3, r2, r3
 80021da:	43db      	mvns	r3, r3
 80021dc:	69ba      	ldr	r2, [r7, #24]
 80021de:	4013      	ands	r3, r2
 80021e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	68da      	ldr	r2, [r3, #12]
 80021e6:	69fb      	ldr	r3, [r7, #28]
 80021e8:	005b      	lsls	r3, r3, #1
 80021ea:	fa02 f303 	lsl.w	r3, r2, r3
 80021ee:	69ba      	ldr	r2, [r7, #24]
 80021f0:	4313      	orrs	r3, r2
 80021f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	69ba      	ldr	r2, [r7, #24]
 80021f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002200:	2201      	movs	r2, #1
 8002202:	69fb      	ldr	r3, [r7, #28]
 8002204:	fa02 f303 	lsl.w	r3, r2, r3
 8002208:	43db      	mvns	r3, r3
 800220a:	69ba      	ldr	r2, [r7, #24]
 800220c:	4013      	ands	r3, r2
 800220e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	091b      	lsrs	r3, r3, #4
 8002216:	f003 0201 	and.w	r2, r3, #1
 800221a:	69fb      	ldr	r3, [r7, #28]
 800221c:	fa02 f303 	lsl.w	r3, r2, r3
 8002220:	69ba      	ldr	r2, [r7, #24]
 8002222:	4313      	orrs	r3, r2
 8002224:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	69ba      	ldr	r2, [r7, #24]
 800222a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f003 0303 	and.w	r3, r3, #3
 8002234:	2b03      	cmp	r3, #3
 8002236:	d017      	beq.n	8002268 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	68db      	ldr	r3, [r3, #12]
 800223c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	2203      	movs	r2, #3
 8002244:	fa02 f303 	lsl.w	r3, r2, r3
 8002248:	43db      	mvns	r3, r3
 800224a:	69ba      	ldr	r2, [r7, #24]
 800224c:	4013      	ands	r3, r2
 800224e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	689a      	ldr	r2, [r3, #8]
 8002254:	69fb      	ldr	r3, [r7, #28]
 8002256:	005b      	lsls	r3, r3, #1
 8002258:	fa02 f303 	lsl.w	r3, r2, r3
 800225c:	69ba      	ldr	r2, [r7, #24]
 800225e:	4313      	orrs	r3, r2
 8002260:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	69ba      	ldr	r2, [r7, #24]
 8002266:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	f003 0303 	and.w	r3, r3, #3
 8002270:	2b02      	cmp	r3, #2
 8002272:	d123      	bne.n	80022bc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002274:	69fb      	ldr	r3, [r7, #28]
 8002276:	08da      	lsrs	r2, r3, #3
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	3208      	adds	r2, #8
 800227c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002280:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	f003 0307 	and.w	r3, r3, #7
 8002288:	009b      	lsls	r3, r3, #2
 800228a:	220f      	movs	r2, #15
 800228c:	fa02 f303 	lsl.w	r3, r2, r3
 8002290:	43db      	mvns	r3, r3
 8002292:	69ba      	ldr	r2, [r7, #24]
 8002294:	4013      	ands	r3, r2
 8002296:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	691a      	ldr	r2, [r3, #16]
 800229c:	69fb      	ldr	r3, [r7, #28]
 800229e:	f003 0307 	and.w	r3, r3, #7
 80022a2:	009b      	lsls	r3, r3, #2
 80022a4:	fa02 f303 	lsl.w	r3, r2, r3
 80022a8:	69ba      	ldr	r2, [r7, #24]
 80022aa:	4313      	orrs	r3, r2
 80022ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80022ae:	69fb      	ldr	r3, [r7, #28]
 80022b0:	08da      	lsrs	r2, r3, #3
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	3208      	adds	r2, #8
 80022b6:	69b9      	ldr	r1, [r7, #24]
 80022b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80022c2:	69fb      	ldr	r3, [r7, #28]
 80022c4:	005b      	lsls	r3, r3, #1
 80022c6:	2203      	movs	r2, #3
 80022c8:	fa02 f303 	lsl.w	r3, r2, r3
 80022cc:	43db      	mvns	r3, r3
 80022ce:	69ba      	ldr	r2, [r7, #24]
 80022d0:	4013      	ands	r3, r2
 80022d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	f003 0203 	and.w	r2, r3, #3
 80022dc:	69fb      	ldr	r3, [r7, #28]
 80022de:	005b      	lsls	r3, r3, #1
 80022e0:	fa02 f303 	lsl.w	r3, r2, r3
 80022e4:	69ba      	ldr	r2, [r7, #24]
 80022e6:	4313      	orrs	r3, r2
 80022e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	69ba      	ldr	r2, [r7, #24]
 80022ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	f000 80c0 	beq.w	800247e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022fe:	2300      	movs	r3, #0
 8002300:	60fb      	str	r3, [r7, #12]
 8002302:	4b66      	ldr	r3, [pc, #408]	@ (800249c <HAL_GPIO_Init+0x324>)
 8002304:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002306:	4a65      	ldr	r2, [pc, #404]	@ (800249c <HAL_GPIO_Init+0x324>)
 8002308:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800230c:	6453      	str	r3, [r2, #68]	@ 0x44
 800230e:	4b63      	ldr	r3, [pc, #396]	@ (800249c <HAL_GPIO_Init+0x324>)
 8002310:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002312:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002316:	60fb      	str	r3, [r7, #12]
 8002318:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800231a:	4a61      	ldr	r2, [pc, #388]	@ (80024a0 <HAL_GPIO_Init+0x328>)
 800231c:	69fb      	ldr	r3, [r7, #28]
 800231e:	089b      	lsrs	r3, r3, #2
 8002320:	3302      	adds	r3, #2
 8002322:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002326:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002328:	69fb      	ldr	r3, [r7, #28]
 800232a:	f003 0303 	and.w	r3, r3, #3
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	220f      	movs	r2, #15
 8002332:	fa02 f303 	lsl.w	r3, r2, r3
 8002336:	43db      	mvns	r3, r3
 8002338:	69ba      	ldr	r2, [r7, #24]
 800233a:	4013      	ands	r3, r2
 800233c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	4a58      	ldr	r2, [pc, #352]	@ (80024a4 <HAL_GPIO_Init+0x32c>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d037      	beq.n	80023b6 <HAL_GPIO_Init+0x23e>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	4a57      	ldr	r2, [pc, #348]	@ (80024a8 <HAL_GPIO_Init+0x330>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d031      	beq.n	80023b2 <HAL_GPIO_Init+0x23a>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	4a56      	ldr	r2, [pc, #344]	@ (80024ac <HAL_GPIO_Init+0x334>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d02b      	beq.n	80023ae <HAL_GPIO_Init+0x236>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	4a55      	ldr	r2, [pc, #340]	@ (80024b0 <HAL_GPIO_Init+0x338>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d025      	beq.n	80023aa <HAL_GPIO_Init+0x232>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4a54      	ldr	r2, [pc, #336]	@ (80024b4 <HAL_GPIO_Init+0x33c>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d01f      	beq.n	80023a6 <HAL_GPIO_Init+0x22e>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4a53      	ldr	r2, [pc, #332]	@ (80024b8 <HAL_GPIO_Init+0x340>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d019      	beq.n	80023a2 <HAL_GPIO_Init+0x22a>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	4a52      	ldr	r2, [pc, #328]	@ (80024bc <HAL_GPIO_Init+0x344>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d013      	beq.n	800239e <HAL_GPIO_Init+0x226>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	4a51      	ldr	r2, [pc, #324]	@ (80024c0 <HAL_GPIO_Init+0x348>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d00d      	beq.n	800239a <HAL_GPIO_Init+0x222>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	4a50      	ldr	r2, [pc, #320]	@ (80024c4 <HAL_GPIO_Init+0x34c>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d007      	beq.n	8002396 <HAL_GPIO_Init+0x21e>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	4a4f      	ldr	r2, [pc, #316]	@ (80024c8 <HAL_GPIO_Init+0x350>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d101      	bne.n	8002392 <HAL_GPIO_Init+0x21a>
 800238e:	2309      	movs	r3, #9
 8002390:	e012      	b.n	80023b8 <HAL_GPIO_Init+0x240>
 8002392:	230a      	movs	r3, #10
 8002394:	e010      	b.n	80023b8 <HAL_GPIO_Init+0x240>
 8002396:	2308      	movs	r3, #8
 8002398:	e00e      	b.n	80023b8 <HAL_GPIO_Init+0x240>
 800239a:	2307      	movs	r3, #7
 800239c:	e00c      	b.n	80023b8 <HAL_GPIO_Init+0x240>
 800239e:	2306      	movs	r3, #6
 80023a0:	e00a      	b.n	80023b8 <HAL_GPIO_Init+0x240>
 80023a2:	2305      	movs	r3, #5
 80023a4:	e008      	b.n	80023b8 <HAL_GPIO_Init+0x240>
 80023a6:	2304      	movs	r3, #4
 80023a8:	e006      	b.n	80023b8 <HAL_GPIO_Init+0x240>
 80023aa:	2303      	movs	r3, #3
 80023ac:	e004      	b.n	80023b8 <HAL_GPIO_Init+0x240>
 80023ae:	2302      	movs	r3, #2
 80023b0:	e002      	b.n	80023b8 <HAL_GPIO_Init+0x240>
 80023b2:	2301      	movs	r3, #1
 80023b4:	e000      	b.n	80023b8 <HAL_GPIO_Init+0x240>
 80023b6:	2300      	movs	r3, #0
 80023b8:	69fa      	ldr	r2, [r7, #28]
 80023ba:	f002 0203 	and.w	r2, r2, #3
 80023be:	0092      	lsls	r2, r2, #2
 80023c0:	4093      	lsls	r3, r2
 80023c2:	69ba      	ldr	r2, [r7, #24]
 80023c4:	4313      	orrs	r3, r2
 80023c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80023c8:	4935      	ldr	r1, [pc, #212]	@ (80024a0 <HAL_GPIO_Init+0x328>)
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	089b      	lsrs	r3, r3, #2
 80023ce:	3302      	adds	r3, #2
 80023d0:	69ba      	ldr	r2, [r7, #24]
 80023d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80023d6:	4b3d      	ldr	r3, [pc, #244]	@ (80024cc <HAL_GPIO_Init+0x354>)
 80023d8:	689b      	ldr	r3, [r3, #8]
 80023da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023dc:	693b      	ldr	r3, [r7, #16]
 80023de:	43db      	mvns	r3, r3
 80023e0:	69ba      	ldr	r2, [r7, #24]
 80023e2:	4013      	ands	r3, r2
 80023e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d003      	beq.n	80023fa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80023f2:	69ba      	ldr	r2, [r7, #24]
 80023f4:	693b      	ldr	r3, [r7, #16]
 80023f6:	4313      	orrs	r3, r2
 80023f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80023fa:	4a34      	ldr	r2, [pc, #208]	@ (80024cc <HAL_GPIO_Init+0x354>)
 80023fc:	69bb      	ldr	r3, [r7, #24]
 80023fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002400:	4b32      	ldr	r3, [pc, #200]	@ (80024cc <HAL_GPIO_Init+0x354>)
 8002402:	68db      	ldr	r3, [r3, #12]
 8002404:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	43db      	mvns	r3, r3
 800240a:	69ba      	ldr	r2, [r7, #24]
 800240c:	4013      	ands	r3, r2
 800240e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002418:	2b00      	cmp	r3, #0
 800241a:	d003      	beq.n	8002424 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800241c:	69ba      	ldr	r2, [r7, #24]
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	4313      	orrs	r3, r2
 8002422:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002424:	4a29      	ldr	r2, [pc, #164]	@ (80024cc <HAL_GPIO_Init+0x354>)
 8002426:	69bb      	ldr	r3, [r7, #24]
 8002428:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800242a:	4b28      	ldr	r3, [pc, #160]	@ (80024cc <HAL_GPIO_Init+0x354>)
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	43db      	mvns	r3, r3
 8002434:	69ba      	ldr	r2, [r7, #24]
 8002436:	4013      	ands	r3, r2
 8002438:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002442:	2b00      	cmp	r3, #0
 8002444:	d003      	beq.n	800244e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002446:	69ba      	ldr	r2, [r7, #24]
 8002448:	693b      	ldr	r3, [r7, #16]
 800244a:	4313      	orrs	r3, r2
 800244c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800244e:	4a1f      	ldr	r2, [pc, #124]	@ (80024cc <HAL_GPIO_Init+0x354>)
 8002450:	69bb      	ldr	r3, [r7, #24]
 8002452:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002454:	4b1d      	ldr	r3, [pc, #116]	@ (80024cc <HAL_GPIO_Init+0x354>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	43db      	mvns	r3, r3
 800245e:	69ba      	ldr	r2, [r7, #24]
 8002460:	4013      	ands	r3, r2
 8002462:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800246c:	2b00      	cmp	r3, #0
 800246e:	d003      	beq.n	8002478 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002470:	69ba      	ldr	r2, [r7, #24]
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	4313      	orrs	r3, r2
 8002476:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002478:	4a14      	ldr	r2, [pc, #80]	@ (80024cc <HAL_GPIO_Init+0x354>)
 800247a:	69bb      	ldr	r3, [r7, #24]
 800247c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800247e:	69fb      	ldr	r3, [r7, #28]
 8002480:	3301      	adds	r3, #1
 8002482:	61fb      	str	r3, [r7, #28]
 8002484:	69fb      	ldr	r3, [r7, #28]
 8002486:	2b0f      	cmp	r3, #15
 8002488:	f67f ae84 	bls.w	8002194 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800248c:	bf00      	nop
 800248e:	bf00      	nop
 8002490:	3724      	adds	r7, #36	@ 0x24
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	40023800 	.word	0x40023800
 80024a0:	40013800 	.word	0x40013800
 80024a4:	40020000 	.word	0x40020000
 80024a8:	40020400 	.word	0x40020400
 80024ac:	40020800 	.word	0x40020800
 80024b0:	40020c00 	.word	0x40020c00
 80024b4:	40021000 	.word	0x40021000
 80024b8:	40021400 	.word	0x40021400
 80024bc:	40021800 	.word	0x40021800
 80024c0:	40021c00 	.word	0x40021c00
 80024c4:	40022000 	.word	0x40022000
 80024c8:	40022400 	.word	0x40022400
 80024cc:	40013c00 	.word	0x40013c00

080024d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b085      	sub	sp, #20
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
 80024d8:	460b      	mov	r3, r1
 80024da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	691a      	ldr	r2, [r3, #16]
 80024e0:	887b      	ldrh	r3, [r7, #2]
 80024e2:	4013      	ands	r3, r2
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d002      	beq.n	80024ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80024e8:	2301      	movs	r3, #1
 80024ea:	73fb      	strb	r3, [r7, #15]
 80024ec:	e001      	b.n	80024f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80024ee:	2300      	movs	r3, #0
 80024f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80024f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	3714      	adds	r7, #20
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr

08002500 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
 8002508:	460b      	mov	r3, r1
 800250a:	807b      	strh	r3, [r7, #2]
 800250c:	4613      	mov	r3, r2
 800250e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002510:	787b      	ldrb	r3, [r7, #1]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d003      	beq.n	800251e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002516:	887a      	ldrh	r2, [r7, #2]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800251c:	e003      	b.n	8002526 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800251e:	887b      	ldrh	r3, [r7, #2]
 8002520:	041a      	lsls	r2, r3, #16
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	619a      	str	r2, [r3, #24]
}
 8002526:	bf00      	nop
 8002528:	370c      	adds	r7, #12
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr
	...

08002534 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b082      	sub	sp, #8
 8002538:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800253a:	2300      	movs	r3, #0
 800253c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800253e:	2300      	movs	r3, #0
 8002540:	603b      	str	r3, [r7, #0]
 8002542:	4b20      	ldr	r3, [pc, #128]	@ (80025c4 <HAL_PWREx_EnableOverDrive+0x90>)
 8002544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002546:	4a1f      	ldr	r2, [pc, #124]	@ (80025c4 <HAL_PWREx_EnableOverDrive+0x90>)
 8002548:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800254c:	6413      	str	r3, [r2, #64]	@ 0x40
 800254e:	4b1d      	ldr	r3, [pc, #116]	@ (80025c4 <HAL_PWREx_EnableOverDrive+0x90>)
 8002550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002552:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002556:	603b      	str	r3, [r7, #0]
 8002558:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800255a:	4b1b      	ldr	r3, [pc, #108]	@ (80025c8 <HAL_PWREx_EnableOverDrive+0x94>)
 800255c:	2201      	movs	r2, #1
 800255e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002560:	f7ff fcf4 	bl	8001f4c <HAL_GetTick>
 8002564:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002566:	e009      	b.n	800257c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002568:	f7ff fcf0 	bl	8001f4c <HAL_GetTick>
 800256c:	4602      	mov	r2, r0
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	1ad3      	subs	r3, r2, r3
 8002572:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002576:	d901      	bls.n	800257c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8002578:	2303      	movs	r3, #3
 800257a:	e01f      	b.n	80025bc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800257c:	4b13      	ldr	r3, [pc, #76]	@ (80025cc <HAL_PWREx_EnableOverDrive+0x98>)
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002584:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002588:	d1ee      	bne.n	8002568 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800258a:	4b11      	ldr	r3, [pc, #68]	@ (80025d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800258c:	2201      	movs	r2, #1
 800258e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002590:	f7ff fcdc 	bl	8001f4c <HAL_GetTick>
 8002594:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002596:	e009      	b.n	80025ac <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002598:	f7ff fcd8 	bl	8001f4c <HAL_GetTick>
 800259c:	4602      	mov	r2, r0
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	1ad3      	subs	r3, r2, r3
 80025a2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80025a6:	d901      	bls.n	80025ac <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80025a8:	2303      	movs	r3, #3
 80025aa:	e007      	b.n	80025bc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80025ac:	4b07      	ldr	r3, [pc, #28]	@ (80025cc <HAL_PWREx_EnableOverDrive+0x98>)
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025b4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80025b8:	d1ee      	bne.n	8002598 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80025ba:	2300      	movs	r3, #0
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3708      	adds	r7, #8
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	40023800 	.word	0x40023800
 80025c8:	420e0040 	.word	0x420e0040
 80025cc:	40007000 	.word	0x40007000
 80025d0:	420e0044 	.word	0x420e0044

080025d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b086      	sub	sp, #24
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d101      	bne.n	80025e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	e267      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 0301 	and.w	r3, r3, #1
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d075      	beq.n	80026de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80025f2:	4b88      	ldr	r3, [pc, #544]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	f003 030c 	and.w	r3, r3, #12
 80025fa:	2b04      	cmp	r3, #4
 80025fc:	d00c      	beq.n	8002618 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80025fe:	4b85      	ldr	r3, [pc, #532]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 8002600:	689b      	ldr	r3, [r3, #8]
 8002602:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002606:	2b08      	cmp	r3, #8
 8002608:	d112      	bne.n	8002630 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800260a:	4b82      	ldr	r3, [pc, #520]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002612:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002616:	d10b      	bne.n	8002630 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002618:	4b7e      	ldr	r3, [pc, #504]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002620:	2b00      	cmp	r3, #0
 8002622:	d05b      	beq.n	80026dc <HAL_RCC_OscConfig+0x108>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d157      	bne.n	80026dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	e242      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002638:	d106      	bne.n	8002648 <HAL_RCC_OscConfig+0x74>
 800263a:	4b76      	ldr	r3, [pc, #472]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a75      	ldr	r2, [pc, #468]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 8002640:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002644:	6013      	str	r3, [r2, #0]
 8002646:	e01d      	b.n	8002684 <HAL_RCC_OscConfig+0xb0>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002650:	d10c      	bne.n	800266c <HAL_RCC_OscConfig+0x98>
 8002652:	4b70      	ldr	r3, [pc, #448]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a6f      	ldr	r2, [pc, #444]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 8002658:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800265c:	6013      	str	r3, [r2, #0]
 800265e:	4b6d      	ldr	r3, [pc, #436]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a6c      	ldr	r2, [pc, #432]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 8002664:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002668:	6013      	str	r3, [r2, #0]
 800266a:	e00b      	b.n	8002684 <HAL_RCC_OscConfig+0xb0>
 800266c:	4b69      	ldr	r3, [pc, #420]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a68      	ldr	r2, [pc, #416]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 8002672:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002676:	6013      	str	r3, [r2, #0]
 8002678:	4b66      	ldr	r3, [pc, #408]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a65      	ldr	r2, [pc, #404]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 800267e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002682:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d013      	beq.n	80026b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800268c:	f7ff fc5e 	bl	8001f4c <HAL_GetTick>
 8002690:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002692:	e008      	b.n	80026a6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002694:	f7ff fc5a 	bl	8001f4c <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	2b64      	cmp	r3, #100	@ 0x64
 80026a0:	d901      	bls.n	80026a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e207      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026a6:	4b5b      	ldr	r3, [pc, #364]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d0f0      	beq.n	8002694 <HAL_RCC_OscConfig+0xc0>
 80026b2:	e014      	b.n	80026de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026b4:	f7ff fc4a 	bl	8001f4c <HAL_GetTick>
 80026b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026ba:	e008      	b.n	80026ce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026bc:	f7ff fc46 	bl	8001f4c <HAL_GetTick>
 80026c0:	4602      	mov	r2, r0
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	2b64      	cmp	r3, #100	@ 0x64
 80026c8:	d901      	bls.n	80026ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80026ca:	2303      	movs	r3, #3
 80026cc:	e1f3      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026ce:	4b51      	ldr	r3, [pc, #324]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d1f0      	bne.n	80026bc <HAL_RCC_OscConfig+0xe8>
 80026da:	e000      	b.n	80026de <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f003 0302 	and.w	r3, r3, #2
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d063      	beq.n	80027b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80026ea:	4b4a      	ldr	r3, [pc, #296]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	f003 030c 	and.w	r3, r3, #12
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d00b      	beq.n	800270e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80026f6:	4b47      	ldr	r3, [pc, #284]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80026fe:	2b08      	cmp	r3, #8
 8002700:	d11c      	bne.n	800273c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002702:	4b44      	ldr	r3, [pc, #272]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800270a:	2b00      	cmp	r3, #0
 800270c:	d116      	bne.n	800273c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800270e:	4b41      	ldr	r3, [pc, #260]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f003 0302 	and.w	r3, r3, #2
 8002716:	2b00      	cmp	r3, #0
 8002718:	d005      	beq.n	8002726 <HAL_RCC_OscConfig+0x152>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	68db      	ldr	r3, [r3, #12]
 800271e:	2b01      	cmp	r3, #1
 8002720:	d001      	beq.n	8002726 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e1c7      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002726:	4b3b      	ldr	r3, [pc, #236]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	691b      	ldr	r3, [r3, #16]
 8002732:	00db      	lsls	r3, r3, #3
 8002734:	4937      	ldr	r1, [pc, #220]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 8002736:	4313      	orrs	r3, r2
 8002738:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800273a:	e03a      	b.n	80027b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d020      	beq.n	8002786 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002744:	4b34      	ldr	r3, [pc, #208]	@ (8002818 <HAL_RCC_OscConfig+0x244>)
 8002746:	2201      	movs	r2, #1
 8002748:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800274a:	f7ff fbff 	bl	8001f4c <HAL_GetTick>
 800274e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002750:	e008      	b.n	8002764 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002752:	f7ff fbfb 	bl	8001f4c <HAL_GetTick>
 8002756:	4602      	mov	r2, r0
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	1ad3      	subs	r3, r2, r3
 800275c:	2b02      	cmp	r3, #2
 800275e:	d901      	bls.n	8002764 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002760:	2303      	movs	r3, #3
 8002762:	e1a8      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002764:	4b2b      	ldr	r3, [pc, #172]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f003 0302 	and.w	r3, r3, #2
 800276c:	2b00      	cmp	r3, #0
 800276e:	d0f0      	beq.n	8002752 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002770:	4b28      	ldr	r3, [pc, #160]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	691b      	ldr	r3, [r3, #16]
 800277c:	00db      	lsls	r3, r3, #3
 800277e:	4925      	ldr	r1, [pc, #148]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 8002780:	4313      	orrs	r3, r2
 8002782:	600b      	str	r3, [r1, #0]
 8002784:	e015      	b.n	80027b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002786:	4b24      	ldr	r3, [pc, #144]	@ (8002818 <HAL_RCC_OscConfig+0x244>)
 8002788:	2200      	movs	r2, #0
 800278a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800278c:	f7ff fbde 	bl	8001f4c <HAL_GetTick>
 8002790:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002792:	e008      	b.n	80027a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002794:	f7ff fbda 	bl	8001f4c <HAL_GetTick>
 8002798:	4602      	mov	r2, r0
 800279a:	693b      	ldr	r3, [r7, #16]
 800279c:	1ad3      	subs	r3, r2, r3
 800279e:	2b02      	cmp	r3, #2
 80027a0:	d901      	bls.n	80027a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80027a2:	2303      	movs	r3, #3
 80027a4:	e187      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027a6:	4b1b      	ldr	r3, [pc, #108]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f003 0302 	and.w	r3, r3, #2
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d1f0      	bne.n	8002794 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f003 0308 	and.w	r3, r3, #8
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d036      	beq.n	800282c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	695b      	ldr	r3, [r3, #20]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d016      	beq.n	80027f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027c6:	4b15      	ldr	r3, [pc, #84]	@ (800281c <HAL_RCC_OscConfig+0x248>)
 80027c8:	2201      	movs	r2, #1
 80027ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027cc:	f7ff fbbe 	bl	8001f4c <HAL_GetTick>
 80027d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027d2:	e008      	b.n	80027e6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027d4:	f7ff fbba 	bl	8001f4c <HAL_GetTick>
 80027d8:	4602      	mov	r2, r0
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	1ad3      	subs	r3, r2, r3
 80027de:	2b02      	cmp	r3, #2
 80027e0:	d901      	bls.n	80027e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80027e2:	2303      	movs	r3, #3
 80027e4:	e167      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 80027e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027ea:	f003 0302 	and.w	r3, r3, #2
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d0f0      	beq.n	80027d4 <HAL_RCC_OscConfig+0x200>
 80027f2:	e01b      	b.n	800282c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027f4:	4b09      	ldr	r3, [pc, #36]	@ (800281c <HAL_RCC_OscConfig+0x248>)
 80027f6:	2200      	movs	r2, #0
 80027f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027fa:	f7ff fba7 	bl	8001f4c <HAL_GetTick>
 80027fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002800:	e00e      	b.n	8002820 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002802:	f7ff fba3 	bl	8001f4c <HAL_GetTick>
 8002806:	4602      	mov	r2, r0
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	1ad3      	subs	r3, r2, r3
 800280c:	2b02      	cmp	r3, #2
 800280e:	d907      	bls.n	8002820 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002810:	2303      	movs	r3, #3
 8002812:	e150      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
 8002814:	40023800 	.word	0x40023800
 8002818:	42470000 	.word	0x42470000
 800281c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002820:	4b88      	ldr	r3, [pc, #544]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 8002822:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002824:	f003 0302 	and.w	r3, r3, #2
 8002828:	2b00      	cmp	r3, #0
 800282a:	d1ea      	bne.n	8002802 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f003 0304 	and.w	r3, r3, #4
 8002834:	2b00      	cmp	r3, #0
 8002836:	f000 8097 	beq.w	8002968 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800283a:	2300      	movs	r3, #0
 800283c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800283e:	4b81      	ldr	r3, [pc, #516]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 8002840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002842:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002846:	2b00      	cmp	r3, #0
 8002848:	d10f      	bne.n	800286a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800284a:	2300      	movs	r3, #0
 800284c:	60bb      	str	r3, [r7, #8]
 800284e:	4b7d      	ldr	r3, [pc, #500]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 8002850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002852:	4a7c      	ldr	r2, [pc, #496]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 8002854:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002858:	6413      	str	r3, [r2, #64]	@ 0x40
 800285a:	4b7a      	ldr	r3, [pc, #488]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 800285c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800285e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002862:	60bb      	str	r3, [r7, #8]
 8002864:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002866:	2301      	movs	r3, #1
 8002868:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800286a:	4b77      	ldr	r3, [pc, #476]	@ (8002a48 <HAL_RCC_OscConfig+0x474>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002872:	2b00      	cmp	r3, #0
 8002874:	d118      	bne.n	80028a8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002876:	4b74      	ldr	r3, [pc, #464]	@ (8002a48 <HAL_RCC_OscConfig+0x474>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a73      	ldr	r2, [pc, #460]	@ (8002a48 <HAL_RCC_OscConfig+0x474>)
 800287c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002880:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002882:	f7ff fb63 	bl	8001f4c <HAL_GetTick>
 8002886:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002888:	e008      	b.n	800289c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800288a:	f7ff fb5f 	bl	8001f4c <HAL_GetTick>
 800288e:	4602      	mov	r2, r0
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	1ad3      	subs	r3, r2, r3
 8002894:	2b02      	cmp	r3, #2
 8002896:	d901      	bls.n	800289c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002898:	2303      	movs	r3, #3
 800289a:	e10c      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800289c:	4b6a      	ldr	r3, [pc, #424]	@ (8002a48 <HAL_RCC_OscConfig+0x474>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d0f0      	beq.n	800288a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	2b01      	cmp	r3, #1
 80028ae:	d106      	bne.n	80028be <HAL_RCC_OscConfig+0x2ea>
 80028b0:	4b64      	ldr	r3, [pc, #400]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 80028b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028b4:	4a63      	ldr	r2, [pc, #396]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 80028b6:	f043 0301 	orr.w	r3, r3, #1
 80028ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80028bc:	e01c      	b.n	80028f8 <HAL_RCC_OscConfig+0x324>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	2b05      	cmp	r3, #5
 80028c4:	d10c      	bne.n	80028e0 <HAL_RCC_OscConfig+0x30c>
 80028c6:	4b5f      	ldr	r3, [pc, #380]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 80028c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028ca:	4a5e      	ldr	r2, [pc, #376]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 80028cc:	f043 0304 	orr.w	r3, r3, #4
 80028d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80028d2:	4b5c      	ldr	r3, [pc, #368]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 80028d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028d6:	4a5b      	ldr	r2, [pc, #364]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 80028d8:	f043 0301 	orr.w	r3, r3, #1
 80028dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80028de:	e00b      	b.n	80028f8 <HAL_RCC_OscConfig+0x324>
 80028e0:	4b58      	ldr	r3, [pc, #352]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 80028e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028e4:	4a57      	ldr	r2, [pc, #348]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 80028e6:	f023 0301 	bic.w	r3, r3, #1
 80028ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80028ec:	4b55      	ldr	r3, [pc, #340]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 80028ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028f0:	4a54      	ldr	r2, [pc, #336]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 80028f2:	f023 0304 	bic.w	r3, r3, #4
 80028f6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d015      	beq.n	800292c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002900:	f7ff fb24 	bl	8001f4c <HAL_GetTick>
 8002904:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002906:	e00a      	b.n	800291e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002908:	f7ff fb20 	bl	8001f4c <HAL_GetTick>
 800290c:	4602      	mov	r2, r0
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002916:	4293      	cmp	r3, r2
 8002918:	d901      	bls.n	800291e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e0cb      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800291e:	4b49      	ldr	r3, [pc, #292]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 8002920:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002922:	f003 0302 	and.w	r3, r3, #2
 8002926:	2b00      	cmp	r3, #0
 8002928:	d0ee      	beq.n	8002908 <HAL_RCC_OscConfig+0x334>
 800292a:	e014      	b.n	8002956 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800292c:	f7ff fb0e 	bl	8001f4c <HAL_GetTick>
 8002930:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002932:	e00a      	b.n	800294a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002934:	f7ff fb0a 	bl	8001f4c <HAL_GetTick>
 8002938:	4602      	mov	r2, r0
 800293a:	693b      	ldr	r3, [r7, #16]
 800293c:	1ad3      	subs	r3, r2, r3
 800293e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002942:	4293      	cmp	r3, r2
 8002944:	d901      	bls.n	800294a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002946:	2303      	movs	r3, #3
 8002948:	e0b5      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800294a:	4b3e      	ldr	r3, [pc, #248]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 800294c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800294e:	f003 0302 	and.w	r3, r3, #2
 8002952:	2b00      	cmp	r3, #0
 8002954:	d1ee      	bne.n	8002934 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002956:	7dfb      	ldrb	r3, [r7, #23]
 8002958:	2b01      	cmp	r3, #1
 800295a:	d105      	bne.n	8002968 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800295c:	4b39      	ldr	r3, [pc, #228]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 800295e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002960:	4a38      	ldr	r2, [pc, #224]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 8002962:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002966:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	699b      	ldr	r3, [r3, #24]
 800296c:	2b00      	cmp	r3, #0
 800296e:	f000 80a1 	beq.w	8002ab4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002972:	4b34      	ldr	r3, [pc, #208]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	f003 030c 	and.w	r3, r3, #12
 800297a:	2b08      	cmp	r3, #8
 800297c:	d05c      	beq.n	8002a38 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	699b      	ldr	r3, [r3, #24]
 8002982:	2b02      	cmp	r3, #2
 8002984:	d141      	bne.n	8002a0a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002986:	4b31      	ldr	r3, [pc, #196]	@ (8002a4c <HAL_RCC_OscConfig+0x478>)
 8002988:	2200      	movs	r2, #0
 800298a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800298c:	f7ff fade 	bl	8001f4c <HAL_GetTick>
 8002990:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002992:	e008      	b.n	80029a6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002994:	f7ff fada 	bl	8001f4c <HAL_GetTick>
 8002998:	4602      	mov	r2, r0
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	1ad3      	subs	r3, r2, r3
 800299e:	2b02      	cmp	r3, #2
 80029a0:	d901      	bls.n	80029a6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80029a2:	2303      	movs	r3, #3
 80029a4:	e087      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029a6:	4b27      	ldr	r3, [pc, #156]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d1f0      	bne.n	8002994 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	69da      	ldr	r2, [r3, #28]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6a1b      	ldr	r3, [r3, #32]
 80029ba:	431a      	orrs	r2, r3
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029c0:	019b      	lsls	r3, r3, #6
 80029c2:	431a      	orrs	r2, r3
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029c8:	085b      	lsrs	r3, r3, #1
 80029ca:	3b01      	subs	r3, #1
 80029cc:	041b      	lsls	r3, r3, #16
 80029ce:	431a      	orrs	r2, r3
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029d4:	061b      	lsls	r3, r3, #24
 80029d6:	491b      	ldr	r1, [pc, #108]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 80029d8:	4313      	orrs	r3, r2
 80029da:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029dc:	4b1b      	ldr	r3, [pc, #108]	@ (8002a4c <HAL_RCC_OscConfig+0x478>)
 80029de:	2201      	movs	r2, #1
 80029e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029e2:	f7ff fab3 	bl	8001f4c <HAL_GetTick>
 80029e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029e8:	e008      	b.n	80029fc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029ea:	f7ff faaf 	bl	8001f4c <HAL_GetTick>
 80029ee:	4602      	mov	r2, r0
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	1ad3      	subs	r3, r2, r3
 80029f4:	2b02      	cmp	r3, #2
 80029f6:	d901      	bls.n	80029fc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80029f8:	2303      	movs	r3, #3
 80029fa:	e05c      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029fc:	4b11      	ldr	r3, [pc, #68]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d0f0      	beq.n	80029ea <HAL_RCC_OscConfig+0x416>
 8002a08:	e054      	b.n	8002ab4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a0a:	4b10      	ldr	r3, [pc, #64]	@ (8002a4c <HAL_RCC_OscConfig+0x478>)
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a10:	f7ff fa9c 	bl	8001f4c <HAL_GetTick>
 8002a14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a16:	e008      	b.n	8002a2a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a18:	f7ff fa98 	bl	8001f4c <HAL_GetTick>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	2b02      	cmp	r3, #2
 8002a24:	d901      	bls.n	8002a2a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002a26:	2303      	movs	r3, #3
 8002a28:	e045      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a2a:	4b06      	ldr	r3, [pc, #24]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d1f0      	bne.n	8002a18 <HAL_RCC_OscConfig+0x444>
 8002a36:	e03d      	b.n	8002ab4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	699b      	ldr	r3, [r3, #24]
 8002a3c:	2b01      	cmp	r3, #1
 8002a3e:	d107      	bne.n	8002a50 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	e038      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
 8002a44:	40023800 	.word	0x40023800
 8002a48:	40007000 	.word	0x40007000
 8002a4c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002a50:	4b1b      	ldr	r3, [pc, #108]	@ (8002ac0 <HAL_RCC_OscConfig+0x4ec>)
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	699b      	ldr	r3, [r3, #24]
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d028      	beq.n	8002ab0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a68:	429a      	cmp	r2, r3
 8002a6a:	d121      	bne.n	8002ab0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a76:	429a      	cmp	r2, r3
 8002a78:	d11a      	bne.n	8002ab0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a7a:	68fa      	ldr	r2, [r7, #12]
 8002a7c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002a80:	4013      	ands	r3, r2
 8002a82:	687a      	ldr	r2, [r7, #4]
 8002a84:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002a86:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d111      	bne.n	8002ab0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a96:	085b      	lsrs	r3, r3, #1
 8002a98:	3b01      	subs	r3, #1
 8002a9a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a9c:	429a      	cmp	r2, r3
 8002a9e:	d107      	bne.n	8002ab0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aaa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002aac:	429a      	cmp	r2, r3
 8002aae:	d001      	beq.n	8002ab4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	e000      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002ab4:	2300      	movs	r3, #0
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	3718      	adds	r7, #24
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	40023800 	.word	0x40023800

08002ac4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b084      	sub	sp, #16
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
 8002acc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d101      	bne.n	8002ad8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e0cc      	b.n	8002c72 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ad8:	4b68      	ldr	r3, [pc, #416]	@ (8002c7c <HAL_RCC_ClockConfig+0x1b8>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f003 030f 	and.w	r3, r3, #15
 8002ae0:	683a      	ldr	r2, [r7, #0]
 8002ae2:	429a      	cmp	r2, r3
 8002ae4:	d90c      	bls.n	8002b00 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ae6:	4b65      	ldr	r3, [pc, #404]	@ (8002c7c <HAL_RCC_ClockConfig+0x1b8>)
 8002ae8:	683a      	ldr	r2, [r7, #0]
 8002aea:	b2d2      	uxtb	r2, r2
 8002aec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002aee:	4b63      	ldr	r3, [pc, #396]	@ (8002c7c <HAL_RCC_ClockConfig+0x1b8>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 030f 	and.w	r3, r3, #15
 8002af6:	683a      	ldr	r2, [r7, #0]
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d001      	beq.n	8002b00 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	e0b8      	b.n	8002c72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f003 0302 	and.w	r3, r3, #2
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d020      	beq.n	8002b4e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f003 0304 	and.w	r3, r3, #4
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d005      	beq.n	8002b24 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b18:	4b59      	ldr	r3, [pc, #356]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	4a58      	ldr	r2, [pc, #352]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002b1e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002b22:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 0308 	and.w	r3, r3, #8
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d005      	beq.n	8002b3c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b30:	4b53      	ldr	r3, [pc, #332]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	4a52      	ldr	r2, [pc, #328]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002b36:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002b3a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b3c:	4b50      	ldr	r3, [pc, #320]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	494d      	ldr	r1, [pc, #308]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f003 0301 	and.w	r3, r3, #1
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d044      	beq.n	8002be4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	2b01      	cmp	r3, #1
 8002b60:	d107      	bne.n	8002b72 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b62:	4b47      	ldr	r3, [pc, #284]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d119      	bne.n	8002ba2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e07f      	b.n	8002c72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	2b02      	cmp	r3, #2
 8002b78:	d003      	beq.n	8002b82 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b7e:	2b03      	cmp	r3, #3
 8002b80:	d107      	bne.n	8002b92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b82:	4b3f      	ldr	r3, [pc, #252]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d109      	bne.n	8002ba2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e06f      	b.n	8002c72 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b92:	4b3b      	ldr	r3, [pc, #236]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 0302 	and.w	r3, r3, #2
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d101      	bne.n	8002ba2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e067      	b.n	8002c72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ba2:	4b37      	ldr	r3, [pc, #220]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	f023 0203 	bic.w	r2, r3, #3
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	4934      	ldr	r1, [pc, #208]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002bb4:	f7ff f9ca 	bl	8001f4c <HAL_GetTick>
 8002bb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bba:	e00a      	b.n	8002bd2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bbc:	f7ff f9c6 	bl	8001f4c <HAL_GetTick>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	1ad3      	subs	r3, r2, r3
 8002bc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d901      	bls.n	8002bd2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e04f      	b.n	8002c72 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bd2:	4b2b      	ldr	r3, [pc, #172]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	f003 020c 	and.w	r2, r3, #12
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	009b      	lsls	r3, r3, #2
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d1eb      	bne.n	8002bbc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002be4:	4b25      	ldr	r3, [pc, #148]	@ (8002c7c <HAL_RCC_ClockConfig+0x1b8>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 030f 	and.w	r3, r3, #15
 8002bec:	683a      	ldr	r2, [r7, #0]
 8002bee:	429a      	cmp	r2, r3
 8002bf0:	d20c      	bcs.n	8002c0c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bf2:	4b22      	ldr	r3, [pc, #136]	@ (8002c7c <HAL_RCC_ClockConfig+0x1b8>)
 8002bf4:	683a      	ldr	r2, [r7, #0]
 8002bf6:	b2d2      	uxtb	r2, r2
 8002bf8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bfa:	4b20      	ldr	r3, [pc, #128]	@ (8002c7c <HAL_RCC_ClockConfig+0x1b8>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 030f 	and.w	r3, r3, #15
 8002c02:	683a      	ldr	r2, [r7, #0]
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d001      	beq.n	8002c0c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	e032      	b.n	8002c72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 0304 	and.w	r3, r3, #4
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d008      	beq.n	8002c2a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c18:	4b19      	ldr	r3, [pc, #100]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	4916      	ldr	r1, [pc, #88]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002c26:	4313      	orrs	r3, r2
 8002c28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 0308 	and.w	r3, r3, #8
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d009      	beq.n	8002c4a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c36:	4b12      	ldr	r3, [pc, #72]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	691b      	ldr	r3, [r3, #16]
 8002c42:	00db      	lsls	r3, r3, #3
 8002c44:	490e      	ldr	r1, [pc, #56]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002c46:	4313      	orrs	r3, r2
 8002c48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c4a:	f000 f821 	bl	8002c90 <HAL_RCC_GetSysClockFreq>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	4b0b      	ldr	r3, [pc, #44]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	091b      	lsrs	r3, r3, #4
 8002c56:	f003 030f 	and.w	r3, r3, #15
 8002c5a:	490a      	ldr	r1, [pc, #40]	@ (8002c84 <HAL_RCC_ClockConfig+0x1c0>)
 8002c5c:	5ccb      	ldrb	r3, [r1, r3]
 8002c5e:	fa22 f303 	lsr.w	r3, r2, r3
 8002c62:	4a09      	ldr	r2, [pc, #36]	@ (8002c88 <HAL_RCC_ClockConfig+0x1c4>)
 8002c64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002c66:	4b09      	ldr	r3, [pc, #36]	@ (8002c8c <HAL_RCC_ClockConfig+0x1c8>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f7ff f92a 	bl	8001ec4 <HAL_InitTick>

  return HAL_OK;
 8002c70:	2300      	movs	r3, #0
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3710      	adds	r7, #16
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	40023c00 	.word	0x40023c00
 8002c80:	40023800 	.word	0x40023800
 8002c84:	08004f84 	.word	0x08004f84
 8002c88:	20000000 	.word	0x20000000
 8002c8c:	20000004 	.word	0x20000004

08002c90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c94:	b094      	sub	sp, #80	@ 0x50
 8002c96:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ca8:	4b79      	ldr	r3, [pc, #484]	@ (8002e90 <HAL_RCC_GetSysClockFreq+0x200>)
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	f003 030c 	and.w	r3, r3, #12
 8002cb0:	2b08      	cmp	r3, #8
 8002cb2:	d00d      	beq.n	8002cd0 <HAL_RCC_GetSysClockFreq+0x40>
 8002cb4:	2b08      	cmp	r3, #8
 8002cb6:	f200 80e1 	bhi.w	8002e7c <HAL_RCC_GetSysClockFreq+0x1ec>
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d002      	beq.n	8002cc4 <HAL_RCC_GetSysClockFreq+0x34>
 8002cbe:	2b04      	cmp	r3, #4
 8002cc0:	d003      	beq.n	8002cca <HAL_RCC_GetSysClockFreq+0x3a>
 8002cc2:	e0db      	b.n	8002e7c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002cc4:	4b73      	ldr	r3, [pc, #460]	@ (8002e94 <HAL_RCC_GetSysClockFreq+0x204>)
 8002cc6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002cc8:	e0db      	b.n	8002e82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002cca:	4b73      	ldr	r3, [pc, #460]	@ (8002e98 <HAL_RCC_GetSysClockFreq+0x208>)
 8002ccc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002cce:	e0d8      	b.n	8002e82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002cd0:	4b6f      	ldr	r3, [pc, #444]	@ (8002e90 <HAL_RCC_GetSysClockFreq+0x200>)
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002cd8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002cda:	4b6d      	ldr	r3, [pc, #436]	@ (8002e90 <HAL_RCC_GetSysClockFreq+0x200>)
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d063      	beq.n	8002dae <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ce6:	4b6a      	ldr	r3, [pc, #424]	@ (8002e90 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	099b      	lsrs	r3, r3, #6
 8002cec:	2200      	movs	r2, #0
 8002cee:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002cf0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002cf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cf4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002cf8:	633b      	str	r3, [r7, #48]	@ 0x30
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	637b      	str	r3, [r7, #52]	@ 0x34
 8002cfe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002d02:	4622      	mov	r2, r4
 8002d04:	462b      	mov	r3, r5
 8002d06:	f04f 0000 	mov.w	r0, #0
 8002d0a:	f04f 0100 	mov.w	r1, #0
 8002d0e:	0159      	lsls	r1, r3, #5
 8002d10:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d14:	0150      	lsls	r0, r2, #5
 8002d16:	4602      	mov	r2, r0
 8002d18:	460b      	mov	r3, r1
 8002d1a:	4621      	mov	r1, r4
 8002d1c:	1a51      	subs	r1, r2, r1
 8002d1e:	6139      	str	r1, [r7, #16]
 8002d20:	4629      	mov	r1, r5
 8002d22:	eb63 0301 	sbc.w	r3, r3, r1
 8002d26:	617b      	str	r3, [r7, #20]
 8002d28:	f04f 0200 	mov.w	r2, #0
 8002d2c:	f04f 0300 	mov.w	r3, #0
 8002d30:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002d34:	4659      	mov	r1, fp
 8002d36:	018b      	lsls	r3, r1, #6
 8002d38:	4651      	mov	r1, sl
 8002d3a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002d3e:	4651      	mov	r1, sl
 8002d40:	018a      	lsls	r2, r1, #6
 8002d42:	4651      	mov	r1, sl
 8002d44:	ebb2 0801 	subs.w	r8, r2, r1
 8002d48:	4659      	mov	r1, fp
 8002d4a:	eb63 0901 	sbc.w	r9, r3, r1
 8002d4e:	f04f 0200 	mov.w	r2, #0
 8002d52:	f04f 0300 	mov.w	r3, #0
 8002d56:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d5a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d5e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002d62:	4690      	mov	r8, r2
 8002d64:	4699      	mov	r9, r3
 8002d66:	4623      	mov	r3, r4
 8002d68:	eb18 0303 	adds.w	r3, r8, r3
 8002d6c:	60bb      	str	r3, [r7, #8]
 8002d6e:	462b      	mov	r3, r5
 8002d70:	eb49 0303 	adc.w	r3, r9, r3
 8002d74:	60fb      	str	r3, [r7, #12]
 8002d76:	f04f 0200 	mov.w	r2, #0
 8002d7a:	f04f 0300 	mov.w	r3, #0
 8002d7e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002d82:	4629      	mov	r1, r5
 8002d84:	024b      	lsls	r3, r1, #9
 8002d86:	4621      	mov	r1, r4
 8002d88:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002d8c:	4621      	mov	r1, r4
 8002d8e:	024a      	lsls	r2, r1, #9
 8002d90:	4610      	mov	r0, r2
 8002d92:	4619      	mov	r1, r3
 8002d94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d96:	2200      	movs	r2, #0
 8002d98:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002d9a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002d9c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002da0:	f7fd fc3a 	bl	8000618 <__aeabi_uldivmod>
 8002da4:	4602      	mov	r2, r0
 8002da6:	460b      	mov	r3, r1
 8002da8:	4613      	mov	r3, r2
 8002daa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002dac:	e058      	b.n	8002e60 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dae:	4b38      	ldr	r3, [pc, #224]	@ (8002e90 <HAL_RCC_GetSysClockFreq+0x200>)
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	099b      	lsrs	r3, r3, #6
 8002db4:	2200      	movs	r2, #0
 8002db6:	4618      	mov	r0, r3
 8002db8:	4611      	mov	r1, r2
 8002dba:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002dbe:	623b      	str	r3, [r7, #32]
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dc4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002dc8:	4642      	mov	r2, r8
 8002dca:	464b      	mov	r3, r9
 8002dcc:	f04f 0000 	mov.w	r0, #0
 8002dd0:	f04f 0100 	mov.w	r1, #0
 8002dd4:	0159      	lsls	r1, r3, #5
 8002dd6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002dda:	0150      	lsls	r0, r2, #5
 8002ddc:	4602      	mov	r2, r0
 8002dde:	460b      	mov	r3, r1
 8002de0:	4641      	mov	r1, r8
 8002de2:	ebb2 0a01 	subs.w	sl, r2, r1
 8002de6:	4649      	mov	r1, r9
 8002de8:	eb63 0b01 	sbc.w	fp, r3, r1
 8002dec:	f04f 0200 	mov.w	r2, #0
 8002df0:	f04f 0300 	mov.w	r3, #0
 8002df4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002df8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002dfc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002e00:	ebb2 040a 	subs.w	r4, r2, sl
 8002e04:	eb63 050b 	sbc.w	r5, r3, fp
 8002e08:	f04f 0200 	mov.w	r2, #0
 8002e0c:	f04f 0300 	mov.w	r3, #0
 8002e10:	00eb      	lsls	r3, r5, #3
 8002e12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e16:	00e2      	lsls	r2, r4, #3
 8002e18:	4614      	mov	r4, r2
 8002e1a:	461d      	mov	r5, r3
 8002e1c:	4643      	mov	r3, r8
 8002e1e:	18e3      	adds	r3, r4, r3
 8002e20:	603b      	str	r3, [r7, #0]
 8002e22:	464b      	mov	r3, r9
 8002e24:	eb45 0303 	adc.w	r3, r5, r3
 8002e28:	607b      	str	r3, [r7, #4]
 8002e2a:	f04f 0200 	mov.w	r2, #0
 8002e2e:	f04f 0300 	mov.w	r3, #0
 8002e32:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002e36:	4629      	mov	r1, r5
 8002e38:	028b      	lsls	r3, r1, #10
 8002e3a:	4621      	mov	r1, r4
 8002e3c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e40:	4621      	mov	r1, r4
 8002e42:	028a      	lsls	r2, r1, #10
 8002e44:	4610      	mov	r0, r2
 8002e46:	4619      	mov	r1, r3
 8002e48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	61bb      	str	r3, [r7, #24]
 8002e4e:	61fa      	str	r2, [r7, #28]
 8002e50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e54:	f7fd fbe0 	bl	8000618 <__aeabi_uldivmod>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	460b      	mov	r3, r1
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002e60:	4b0b      	ldr	r3, [pc, #44]	@ (8002e90 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	0c1b      	lsrs	r3, r3, #16
 8002e66:	f003 0303 	and.w	r3, r3, #3
 8002e6a:	3301      	adds	r3, #1
 8002e6c:	005b      	lsls	r3, r3, #1
 8002e6e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002e70:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002e72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e74:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e78:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e7a:	e002      	b.n	8002e82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002e7c:	4b05      	ldr	r3, [pc, #20]	@ (8002e94 <HAL_RCC_GetSysClockFreq+0x204>)
 8002e7e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	3750      	adds	r7, #80	@ 0x50
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e8e:	bf00      	nop
 8002e90:	40023800 	.word	0x40023800
 8002e94:	00f42400 	.word	0x00f42400
 8002e98:	007a1200 	.word	0x007a1200

08002e9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ea0:	4b03      	ldr	r3, [pc, #12]	@ (8002eb0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr
 8002eae:	bf00      	nop
 8002eb0:	20000000 	.word	0x20000000

08002eb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002eb8:	f7ff fff0 	bl	8002e9c <HAL_RCC_GetHCLKFreq>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	4b05      	ldr	r3, [pc, #20]	@ (8002ed4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ec0:	689b      	ldr	r3, [r3, #8]
 8002ec2:	0a9b      	lsrs	r3, r3, #10
 8002ec4:	f003 0307 	and.w	r3, r3, #7
 8002ec8:	4903      	ldr	r1, [pc, #12]	@ (8002ed8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002eca:	5ccb      	ldrb	r3, [r1, r3]
 8002ecc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	40023800 	.word	0x40023800
 8002ed8:	08004f94 	.word	0x08004f94

08002edc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002ee0:	f7ff ffdc 	bl	8002e9c <HAL_RCC_GetHCLKFreq>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	4b05      	ldr	r3, [pc, #20]	@ (8002efc <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	0b5b      	lsrs	r3, r3, #13
 8002eec:	f003 0307 	and.w	r3, r3, #7
 8002ef0:	4903      	ldr	r1, [pc, #12]	@ (8002f00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ef2:	5ccb      	ldrb	r3, [r1, r3]
 8002ef4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	bd80      	pop	{r7, pc}
 8002efc:	40023800 	.word	0x40023800
 8002f00:	08004f94 	.word	0x08004f94

08002f04 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b082      	sub	sp, #8
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d101      	bne.n	8002f16 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	e07b      	b.n	800300e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d108      	bne.n	8002f30 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002f26:	d009      	beq.n	8002f3c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	61da      	str	r2, [r3, #28]
 8002f2e:	e005      	b.n	8002f3c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2200      	movs	r2, #0
 8002f34:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d106      	bne.n	8002f5c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2200      	movs	r2, #0
 8002f52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002f56:	6878      	ldr	r0, [r7, #4]
 8002f58:	f7fe fb9c 	bl	8001694 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2202      	movs	r2, #2
 8002f60:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002f72:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002f84:	431a      	orrs	r2, r3
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	68db      	ldr	r3, [r3, #12]
 8002f8a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f8e:	431a      	orrs	r2, r3
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	691b      	ldr	r3, [r3, #16]
 8002f94:	f003 0302 	and.w	r3, r3, #2
 8002f98:	431a      	orrs	r2, r3
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	695b      	ldr	r3, [r3, #20]
 8002f9e:	f003 0301 	and.w	r3, r3, #1
 8002fa2:	431a      	orrs	r2, r3
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	699b      	ldr	r3, [r3, #24]
 8002fa8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002fac:	431a      	orrs	r2, r3
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	69db      	ldr	r3, [r3, #28]
 8002fb2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002fb6:	431a      	orrs	r2, r3
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6a1b      	ldr	r3, [r3, #32]
 8002fbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fc0:	ea42 0103 	orr.w	r1, r2, r3
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fc8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	430a      	orrs	r2, r1
 8002fd2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	699b      	ldr	r3, [r3, #24]
 8002fd8:	0c1b      	lsrs	r3, r3, #16
 8002fda:	f003 0104 	and.w	r1, r3, #4
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fe2:	f003 0210 	and.w	r2, r3, #16
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	430a      	orrs	r2, r1
 8002fec:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	69da      	ldr	r2, [r3, #28]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ffc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2200      	movs	r2, #0
 8003002:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2201      	movs	r2, #1
 8003008:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800300c:	2300      	movs	r3, #0
}
 800300e:	4618      	mov	r0, r3
 8003010:	3708      	adds	r7, #8
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}

08003016 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003016:	b580      	push	{r7, lr}
 8003018:	b088      	sub	sp, #32
 800301a:	af00      	add	r7, sp, #0
 800301c:	60f8      	str	r0, [r7, #12]
 800301e:	60b9      	str	r1, [r7, #8]
 8003020:	603b      	str	r3, [r7, #0]
 8003022:	4613      	mov	r3, r2
 8003024:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003026:	f7fe ff91 	bl	8001f4c <HAL_GetTick>
 800302a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800302c:	88fb      	ldrh	r3, [r7, #6]
 800302e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003036:	b2db      	uxtb	r3, r3
 8003038:	2b01      	cmp	r3, #1
 800303a:	d001      	beq.n	8003040 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800303c:	2302      	movs	r3, #2
 800303e:	e12a      	b.n	8003296 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d002      	beq.n	800304c <HAL_SPI_Transmit+0x36>
 8003046:	88fb      	ldrh	r3, [r7, #6]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d101      	bne.n	8003050 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800304c:	2301      	movs	r3, #1
 800304e:	e122      	b.n	8003296 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003056:	2b01      	cmp	r3, #1
 8003058:	d101      	bne.n	800305e <HAL_SPI_Transmit+0x48>
 800305a:	2302      	movs	r3, #2
 800305c:	e11b      	b.n	8003296 <HAL_SPI_Transmit+0x280>
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	2201      	movs	r2, #1
 8003062:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	2203      	movs	r2, #3
 800306a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2200      	movs	r2, #0
 8003072:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	68ba      	ldr	r2, [r7, #8]
 8003078:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	88fa      	ldrh	r2, [r7, #6]
 800307e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	88fa      	ldrh	r2, [r7, #6]
 8003084:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	2200      	movs	r2, #0
 800308a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2200      	movs	r2, #0
 8003090:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	2200      	movs	r2, #0
 8003096:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	2200      	movs	r2, #0
 800309c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2200      	movs	r2, #0
 80030a2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	689b      	ldr	r3, [r3, #8]
 80030a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80030ac:	d10f      	bne.n	80030ce <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80030bc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	681a      	ldr	r2, [r3, #0]
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80030cc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030d8:	2b40      	cmp	r3, #64	@ 0x40
 80030da:	d007      	beq.n	80030ec <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80030ea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	68db      	ldr	r3, [r3, #12]
 80030f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80030f4:	d152      	bne.n	800319c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d002      	beq.n	8003104 <HAL_SPI_Transmit+0xee>
 80030fe:	8b7b      	ldrh	r3, [r7, #26]
 8003100:	2b01      	cmp	r3, #1
 8003102:	d145      	bne.n	8003190 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003108:	881a      	ldrh	r2, [r3, #0]
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003114:	1c9a      	adds	r2, r3, #2
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800311e:	b29b      	uxth	r3, r3
 8003120:	3b01      	subs	r3, #1
 8003122:	b29a      	uxth	r2, r3
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003128:	e032      	b.n	8003190 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	f003 0302 	and.w	r3, r3, #2
 8003134:	2b02      	cmp	r3, #2
 8003136:	d112      	bne.n	800315e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800313c:	881a      	ldrh	r2, [r3, #0]
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003148:	1c9a      	adds	r2, r3, #2
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003152:	b29b      	uxth	r3, r3
 8003154:	3b01      	subs	r3, #1
 8003156:	b29a      	uxth	r2, r3
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800315c:	e018      	b.n	8003190 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800315e:	f7fe fef5 	bl	8001f4c <HAL_GetTick>
 8003162:	4602      	mov	r2, r0
 8003164:	69fb      	ldr	r3, [r7, #28]
 8003166:	1ad3      	subs	r3, r2, r3
 8003168:	683a      	ldr	r2, [r7, #0]
 800316a:	429a      	cmp	r2, r3
 800316c:	d803      	bhi.n	8003176 <HAL_SPI_Transmit+0x160>
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003174:	d102      	bne.n	800317c <HAL_SPI_Transmit+0x166>
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d109      	bne.n	8003190 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2201      	movs	r2, #1
 8003180:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	2200      	movs	r2, #0
 8003188:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800318c:	2303      	movs	r3, #3
 800318e:	e082      	b.n	8003296 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003194:	b29b      	uxth	r3, r3
 8003196:	2b00      	cmp	r3, #0
 8003198:	d1c7      	bne.n	800312a <HAL_SPI_Transmit+0x114>
 800319a:	e053      	b.n	8003244 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d002      	beq.n	80031aa <HAL_SPI_Transmit+0x194>
 80031a4:	8b7b      	ldrh	r3, [r7, #26]
 80031a6:	2b01      	cmp	r3, #1
 80031a8:	d147      	bne.n	800323a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	330c      	adds	r3, #12
 80031b4:	7812      	ldrb	r2, [r2, #0]
 80031b6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031bc:	1c5a      	adds	r2, r3, #1
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80031c6:	b29b      	uxth	r3, r3
 80031c8:	3b01      	subs	r3, #1
 80031ca:	b29a      	uxth	r2, r3
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80031d0:	e033      	b.n	800323a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	f003 0302 	and.w	r3, r3, #2
 80031dc:	2b02      	cmp	r3, #2
 80031de:	d113      	bne.n	8003208 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	330c      	adds	r3, #12
 80031ea:	7812      	ldrb	r2, [r2, #0]
 80031ec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031f2:	1c5a      	adds	r2, r3, #1
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80031fc:	b29b      	uxth	r3, r3
 80031fe:	3b01      	subs	r3, #1
 8003200:	b29a      	uxth	r2, r3
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003206:	e018      	b.n	800323a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003208:	f7fe fea0 	bl	8001f4c <HAL_GetTick>
 800320c:	4602      	mov	r2, r0
 800320e:	69fb      	ldr	r3, [r7, #28]
 8003210:	1ad3      	subs	r3, r2, r3
 8003212:	683a      	ldr	r2, [r7, #0]
 8003214:	429a      	cmp	r2, r3
 8003216:	d803      	bhi.n	8003220 <HAL_SPI_Transmit+0x20a>
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800321e:	d102      	bne.n	8003226 <HAL_SPI_Transmit+0x210>
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d109      	bne.n	800323a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2201      	movs	r2, #1
 800322a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	2200      	movs	r2, #0
 8003232:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003236:	2303      	movs	r3, #3
 8003238:	e02d      	b.n	8003296 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800323e:	b29b      	uxth	r3, r3
 8003240:	2b00      	cmp	r3, #0
 8003242:	d1c6      	bne.n	80031d2 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003244:	69fa      	ldr	r2, [r7, #28]
 8003246:	6839      	ldr	r1, [r7, #0]
 8003248:	68f8      	ldr	r0, [r7, #12]
 800324a:	f000 fbe7 	bl	8003a1c <SPI_EndRxTxTransaction>
 800324e:	4603      	mov	r3, r0
 8003250:	2b00      	cmp	r3, #0
 8003252:	d002      	beq.n	800325a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2220      	movs	r2, #32
 8003258:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d10a      	bne.n	8003278 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003262:	2300      	movs	r3, #0
 8003264:	617b      	str	r3, [r7, #20]
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	68db      	ldr	r3, [r3, #12]
 800326c:	617b      	str	r3, [r7, #20]
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	617b      	str	r3, [r7, #20]
 8003276:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2201      	movs	r2, #1
 800327c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2200      	movs	r2, #0
 8003284:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800328c:	2b00      	cmp	r3, #0
 800328e:	d001      	beq.n	8003294 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	e000      	b.n	8003296 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003294:	2300      	movs	r3, #0
  }
}
 8003296:	4618      	mov	r0, r3
 8003298:	3720      	adds	r7, #32
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}

0800329e <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800329e:	b580      	push	{r7, lr}
 80032a0:	b088      	sub	sp, #32
 80032a2:	af02      	add	r7, sp, #8
 80032a4:	60f8      	str	r0, [r7, #12]
 80032a6:	60b9      	str	r1, [r7, #8]
 80032a8:	603b      	str	r3, [r7, #0]
 80032aa:	4613      	mov	r3, r2
 80032ac:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d001      	beq.n	80032be <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80032ba:	2302      	movs	r3, #2
 80032bc:	e104      	b.n	80034c8 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d002      	beq.n	80032ca <HAL_SPI_Receive+0x2c>
 80032c4:	88fb      	ldrh	r3, [r7, #6]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d101      	bne.n	80032ce <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e0fc      	b.n	80034c8 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80032d6:	d112      	bne.n	80032fe <HAL_SPI_Receive+0x60>
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	689b      	ldr	r3, [r3, #8]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d10e      	bne.n	80032fe <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2204      	movs	r2, #4
 80032e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80032e8:	88fa      	ldrh	r2, [r7, #6]
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	9300      	str	r3, [sp, #0]
 80032ee:	4613      	mov	r3, r2
 80032f0:	68ba      	ldr	r2, [r7, #8]
 80032f2:	68b9      	ldr	r1, [r7, #8]
 80032f4:	68f8      	ldr	r0, [r7, #12]
 80032f6:	f000 f8eb 	bl	80034d0 <HAL_SPI_TransmitReceive>
 80032fa:	4603      	mov	r3, r0
 80032fc:	e0e4      	b.n	80034c8 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80032fe:	f7fe fe25 	bl	8001f4c <HAL_GetTick>
 8003302:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800330a:	2b01      	cmp	r3, #1
 800330c:	d101      	bne.n	8003312 <HAL_SPI_Receive+0x74>
 800330e:	2302      	movs	r3, #2
 8003310:	e0da      	b.n	80034c8 <HAL_SPI_Receive+0x22a>
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2201      	movs	r2, #1
 8003316:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2204      	movs	r2, #4
 800331e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2200      	movs	r2, #0
 8003326:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	68ba      	ldr	r2, [r7, #8]
 800332c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	88fa      	ldrh	r2, [r7, #6]
 8003332:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	88fa      	ldrh	r2, [r7, #6]
 8003338:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2200      	movs	r2, #0
 800333e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2200      	movs	r2, #0
 8003344:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	2200      	movs	r2, #0
 800334a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2200      	movs	r2, #0
 8003350:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2200      	movs	r2, #0
 8003356:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003360:	d10f      	bne.n	8003382 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003370:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003380:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800338c:	2b40      	cmp	r3, #64	@ 0x40
 800338e:	d007      	beq.n	80033a0 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	681a      	ldr	r2, [r3, #0]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800339e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	68db      	ldr	r3, [r3, #12]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d170      	bne.n	800348a <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80033a8:	e035      	b.n	8003416 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	f003 0301 	and.w	r3, r3, #1
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d115      	bne.n	80033e4 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f103 020c 	add.w	r2, r3, #12
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033c4:	7812      	ldrb	r2, [r2, #0]
 80033c6:	b2d2      	uxtb	r2, r2
 80033c8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033ce:	1c5a      	adds	r2, r3, #1
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033d8:	b29b      	uxth	r3, r3
 80033da:	3b01      	subs	r3, #1
 80033dc:	b29a      	uxth	r2, r3
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80033e2:	e018      	b.n	8003416 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80033e4:	f7fe fdb2 	bl	8001f4c <HAL_GetTick>
 80033e8:	4602      	mov	r2, r0
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	683a      	ldr	r2, [r7, #0]
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d803      	bhi.n	80033fc <HAL_SPI_Receive+0x15e>
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033fa:	d102      	bne.n	8003402 <HAL_SPI_Receive+0x164>
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d109      	bne.n	8003416 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	2201      	movs	r2, #1
 8003406:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2200      	movs	r2, #0
 800340e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003412:	2303      	movs	r3, #3
 8003414:	e058      	b.n	80034c8 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800341a:	b29b      	uxth	r3, r3
 800341c:	2b00      	cmp	r3, #0
 800341e:	d1c4      	bne.n	80033aa <HAL_SPI_Receive+0x10c>
 8003420:	e038      	b.n	8003494 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	f003 0301 	and.w	r3, r3, #1
 800342c:	2b01      	cmp	r3, #1
 800342e:	d113      	bne.n	8003458 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	68da      	ldr	r2, [r3, #12]
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800343a:	b292      	uxth	r2, r2
 800343c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003442:	1c9a      	adds	r2, r3, #2
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800344c:	b29b      	uxth	r3, r3
 800344e:	3b01      	subs	r3, #1
 8003450:	b29a      	uxth	r2, r3
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003456:	e018      	b.n	800348a <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003458:	f7fe fd78 	bl	8001f4c <HAL_GetTick>
 800345c:	4602      	mov	r2, r0
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	1ad3      	subs	r3, r2, r3
 8003462:	683a      	ldr	r2, [r7, #0]
 8003464:	429a      	cmp	r2, r3
 8003466:	d803      	bhi.n	8003470 <HAL_SPI_Receive+0x1d2>
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800346e:	d102      	bne.n	8003476 <HAL_SPI_Receive+0x1d8>
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d109      	bne.n	800348a <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2201      	movs	r2, #1
 800347a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	2200      	movs	r2, #0
 8003482:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003486:	2303      	movs	r3, #3
 8003488:	e01e      	b.n	80034c8 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800348e:	b29b      	uxth	r3, r3
 8003490:	2b00      	cmp	r3, #0
 8003492:	d1c6      	bne.n	8003422 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003494:	697a      	ldr	r2, [r7, #20]
 8003496:	6839      	ldr	r1, [r7, #0]
 8003498:	68f8      	ldr	r0, [r7, #12]
 800349a:	f000 fa59 	bl	8003950 <SPI_EndRxTransaction>
 800349e:	4603      	mov	r3, r0
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d002      	beq.n	80034aa <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2220      	movs	r2, #32
 80034a8:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2201      	movs	r2, #1
 80034ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2200      	movs	r2, #0
 80034b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d001      	beq.n	80034c6 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	e000      	b.n	80034c8 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80034c6:	2300      	movs	r3, #0
  }
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	3718      	adds	r7, #24
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}

080034d0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b08a      	sub	sp, #40	@ 0x28
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	60f8      	str	r0, [r7, #12]
 80034d8:	60b9      	str	r1, [r7, #8]
 80034da:	607a      	str	r2, [r7, #4]
 80034dc:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80034de:	2301      	movs	r3, #1
 80034e0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80034e2:	f7fe fd33 	bl	8001f4c <HAL_GetTick>
 80034e6:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80034ee:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80034f6:	887b      	ldrh	r3, [r7, #2]
 80034f8:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80034fa:	7ffb      	ldrb	r3, [r7, #31]
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d00c      	beq.n	800351a <HAL_SPI_TransmitReceive+0x4a>
 8003500:	69bb      	ldr	r3, [r7, #24]
 8003502:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003506:	d106      	bne.n	8003516 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d102      	bne.n	8003516 <HAL_SPI_TransmitReceive+0x46>
 8003510:	7ffb      	ldrb	r3, [r7, #31]
 8003512:	2b04      	cmp	r3, #4
 8003514:	d001      	beq.n	800351a <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003516:	2302      	movs	r3, #2
 8003518:	e17f      	b.n	800381a <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800351a:	68bb      	ldr	r3, [r7, #8]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d005      	beq.n	800352c <HAL_SPI_TransmitReceive+0x5c>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d002      	beq.n	800352c <HAL_SPI_TransmitReceive+0x5c>
 8003526:	887b      	ldrh	r3, [r7, #2]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d101      	bne.n	8003530 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	e174      	b.n	800381a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003536:	2b01      	cmp	r3, #1
 8003538:	d101      	bne.n	800353e <HAL_SPI_TransmitReceive+0x6e>
 800353a:	2302      	movs	r3, #2
 800353c:	e16d      	b.n	800381a <HAL_SPI_TransmitReceive+0x34a>
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2201      	movs	r2, #1
 8003542:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800354c:	b2db      	uxtb	r3, r3
 800354e:	2b04      	cmp	r3, #4
 8003550:	d003      	beq.n	800355a <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	2205      	movs	r2, #5
 8003556:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	2200      	movs	r2, #0
 800355e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	687a      	ldr	r2, [r7, #4]
 8003564:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	887a      	ldrh	r2, [r7, #2]
 800356a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	887a      	ldrh	r2, [r7, #2]
 8003570:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	68ba      	ldr	r2, [r7, #8]
 8003576:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	887a      	ldrh	r2, [r7, #2]
 800357c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	887a      	ldrh	r2, [r7, #2]
 8003582:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2200      	movs	r2, #0
 8003588:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	2200      	movs	r2, #0
 800358e:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800359a:	2b40      	cmp	r3, #64	@ 0x40
 800359c:	d007      	beq.n	80035ae <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	681a      	ldr	r2, [r3, #0]
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80035ac:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	68db      	ldr	r3, [r3, #12]
 80035b2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035b6:	d17e      	bne.n	80036b6 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d002      	beq.n	80035c6 <HAL_SPI_TransmitReceive+0xf6>
 80035c0:	8afb      	ldrh	r3, [r7, #22]
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d16c      	bne.n	80036a0 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ca:	881a      	ldrh	r2, [r3, #0]
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035d6:	1c9a      	adds	r2, r3, #2
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80035e0:	b29b      	uxth	r3, r3
 80035e2:	3b01      	subs	r3, #1
 80035e4:	b29a      	uxth	r2, r3
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80035ea:	e059      	b.n	80036a0 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	f003 0302 	and.w	r3, r3, #2
 80035f6:	2b02      	cmp	r3, #2
 80035f8:	d11b      	bne.n	8003632 <HAL_SPI_TransmitReceive+0x162>
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80035fe:	b29b      	uxth	r3, r3
 8003600:	2b00      	cmp	r3, #0
 8003602:	d016      	beq.n	8003632 <HAL_SPI_TransmitReceive+0x162>
 8003604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003606:	2b01      	cmp	r3, #1
 8003608:	d113      	bne.n	8003632 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800360e:	881a      	ldrh	r2, [r3, #0]
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800361a:	1c9a      	adds	r2, r3, #2
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003624:	b29b      	uxth	r3, r3
 8003626:	3b01      	subs	r3, #1
 8003628:	b29a      	uxth	r2, r3
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800362e:	2300      	movs	r3, #0
 8003630:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	f003 0301 	and.w	r3, r3, #1
 800363c:	2b01      	cmp	r3, #1
 800363e:	d119      	bne.n	8003674 <HAL_SPI_TransmitReceive+0x1a4>
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003644:	b29b      	uxth	r3, r3
 8003646:	2b00      	cmp	r3, #0
 8003648:	d014      	beq.n	8003674 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	68da      	ldr	r2, [r3, #12]
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003654:	b292      	uxth	r2, r2
 8003656:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800365c:	1c9a      	adds	r2, r3, #2
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003666:	b29b      	uxth	r3, r3
 8003668:	3b01      	subs	r3, #1
 800366a:	b29a      	uxth	r2, r3
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003670:	2301      	movs	r3, #1
 8003672:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003674:	f7fe fc6a 	bl	8001f4c <HAL_GetTick>
 8003678:	4602      	mov	r2, r0
 800367a:	6a3b      	ldr	r3, [r7, #32]
 800367c:	1ad3      	subs	r3, r2, r3
 800367e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003680:	429a      	cmp	r2, r3
 8003682:	d80d      	bhi.n	80036a0 <HAL_SPI_TransmitReceive+0x1d0>
 8003684:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003686:	f1b3 3fff 	cmp.w	r3, #4294967295
 800368a:	d009      	beq.n	80036a0 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2201      	movs	r2, #1
 8003690:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2200      	movs	r2, #0
 8003698:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800369c:	2303      	movs	r3, #3
 800369e:	e0bc      	b.n	800381a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80036a4:	b29b      	uxth	r3, r3
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d1a0      	bne.n	80035ec <HAL_SPI_TransmitReceive+0x11c>
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036ae:	b29b      	uxth	r3, r3
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d19b      	bne.n	80035ec <HAL_SPI_TransmitReceive+0x11c>
 80036b4:	e082      	b.n	80037bc <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d002      	beq.n	80036c4 <HAL_SPI_TransmitReceive+0x1f4>
 80036be:	8afb      	ldrh	r3, [r7, #22]
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	d171      	bne.n	80037a8 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	330c      	adds	r3, #12
 80036ce:	7812      	ldrb	r2, [r2, #0]
 80036d0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036d6:	1c5a      	adds	r2, r3, #1
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80036e0:	b29b      	uxth	r3, r3
 80036e2:	3b01      	subs	r3, #1
 80036e4:	b29a      	uxth	r2, r3
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80036ea:	e05d      	b.n	80037a8 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	f003 0302 	and.w	r3, r3, #2
 80036f6:	2b02      	cmp	r3, #2
 80036f8:	d11c      	bne.n	8003734 <HAL_SPI_TransmitReceive+0x264>
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80036fe:	b29b      	uxth	r3, r3
 8003700:	2b00      	cmp	r3, #0
 8003702:	d017      	beq.n	8003734 <HAL_SPI_TransmitReceive+0x264>
 8003704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003706:	2b01      	cmp	r3, #1
 8003708:	d114      	bne.n	8003734 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	330c      	adds	r3, #12
 8003714:	7812      	ldrb	r2, [r2, #0]
 8003716:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800371c:	1c5a      	adds	r2, r3, #1
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003726:	b29b      	uxth	r3, r3
 8003728:	3b01      	subs	r3, #1
 800372a:	b29a      	uxth	r2, r3
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003730:	2300      	movs	r3, #0
 8003732:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	689b      	ldr	r3, [r3, #8]
 800373a:	f003 0301 	and.w	r3, r3, #1
 800373e:	2b01      	cmp	r3, #1
 8003740:	d119      	bne.n	8003776 <HAL_SPI_TransmitReceive+0x2a6>
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003746:	b29b      	uxth	r3, r3
 8003748:	2b00      	cmp	r3, #0
 800374a:	d014      	beq.n	8003776 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	68da      	ldr	r2, [r3, #12]
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003756:	b2d2      	uxtb	r2, r2
 8003758:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800375e:	1c5a      	adds	r2, r3, #1
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003768:	b29b      	uxth	r3, r3
 800376a:	3b01      	subs	r3, #1
 800376c:	b29a      	uxth	r2, r3
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003772:	2301      	movs	r3, #1
 8003774:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003776:	f7fe fbe9 	bl	8001f4c <HAL_GetTick>
 800377a:	4602      	mov	r2, r0
 800377c:	6a3b      	ldr	r3, [r7, #32]
 800377e:	1ad3      	subs	r3, r2, r3
 8003780:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003782:	429a      	cmp	r2, r3
 8003784:	d803      	bhi.n	800378e <HAL_SPI_TransmitReceive+0x2be>
 8003786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800378c:	d102      	bne.n	8003794 <HAL_SPI_TransmitReceive+0x2c4>
 800378e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003790:	2b00      	cmp	r3, #0
 8003792:	d109      	bne.n	80037a8 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2201      	movs	r2, #1
 8003798:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2200      	movs	r2, #0
 80037a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80037a4:	2303      	movs	r3, #3
 80037a6:	e038      	b.n	800381a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80037ac:	b29b      	uxth	r3, r3
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d19c      	bne.n	80036ec <HAL_SPI_TransmitReceive+0x21c>
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037b6:	b29b      	uxth	r3, r3
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d197      	bne.n	80036ec <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80037bc:	6a3a      	ldr	r2, [r7, #32]
 80037be:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80037c0:	68f8      	ldr	r0, [r7, #12]
 80037c2:	f000 f92b 	bl	8003a1c <SPI_EndRxTxTransaction>
 80037c6:	4603      	mov	r3, r0
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d008      	beq.n	80037de <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	2220      	movs	r2, #32
 80037d0:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	2200      	movs	r2, #0
 80037d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	e01d      	b.n	800381a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d10a      	bne.n	80037fc <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80037e6:	2300      	movs	r3, #0
 80037e8:	613b      	str	r3, [r7, #16]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	68db      	ldr	r3, [r3, #12]
 80037f0:	613b      	str	r3, [r7, #16]
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	613b      	str	r3, [r7, #16]
 80037fa:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2201      	movs	r2, #1
 8003800:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2200      	movs	r2, #0
 8003808:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003810:	2b00      	cmp	r3, #0
 8003812:	d001      	beq.n	8003818 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8003814:	2301      	movs	r3, #1
 8003816:	e000      	b.n	800381a <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8003818:	2300      	movs	r3, #0
  }
}
 800381a:	4618      	mov	r0, r3
 800381c:	3728      	adds	r7, #40	@ 0x28
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}

08003822 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8003822:	b480      	push	{r7}
 8003824:	b083      	sub	sp, #12
 8003826:	af00      	add	r7, sp, #0
 8003828:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003830:	b2db      	uxtb	r3, r3
}
 8003832:	4618      	mov	r0, r3
 8003834:	370c      	adds	r7, #12
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr
	...

08003840 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b088      	sub	sp, #32
 8003844:	af00      	add	r7, sp, #0
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	60b9      	str	r1, [r7, #8]
 800384a:	603b      	str	r3, [r7, #0]
 800384c:	4613      	mov	r3, r2
 800384e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003850:	f7fe fb7c 	bl	8001f4c <HAL_GetTick>
 8003854:	4602      	mov	r2, r0
 8003856:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003858:	1a9b      	subs	r3, r3, r2
 800385a:	683a      	ldr	r2, [r7, #0]
 800385c:	4413      	add	r3, r2
 800385e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003860:	f7fe fb74 	bl	8001f4c <HAL_GetTick>
 8003864:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003866:	4b39      	ldr	r3, [pc, #228]	@ (800394c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	015b      	lsls	r3, r3, #5
 800386c:	0d1b      	lsrs	r3, r3, #20
 800386e:	69fa      	ldr	r2, [r7, #28]
 8003870:	fb02 f303 	mul.w	r3, r2, r3
 8003874:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003876:	e055      	b.n	8003924 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800387e:	d051      	beq.n	8003924 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003880:	f7fe fb64 	bl	8001f4c <HAL_GetTick>
 8003884:	4602      	mov	r2, r0
 8003886:	69bb      	ldr	r3, [r7, #24]
 8003888:	1ad3      	subs	r3, r2, r3
 800388a:	69fa      	ldr	r2, [r7, #28]
 800388c:	429a      	cmp	r2, r3
 800388e:	d902      	bls.n	8003896 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003890:	69fb      	ldr	r3, [r7, #28]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d13d      	bne.n	8003912 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	685a      	ldr	r2, [r3, #4]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80038a4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80038ae:	d111      	bne.n	80038d4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038b8:	d004      	beq.n	80038c4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038c2:	d107      	bne.n	80038d4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80038d2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038dc:	d10f      	bne.n	80038fe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80038ec:	601a      	str	r2, [r3, #0]
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80038fc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	2201      	movs	r2, #1
 8003902:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	2200      	movs	r2, #0
 800390a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800390e:	2303      	movs	r3, #3
 8003910:	e018      	b.n	8003944 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d102      	bne.n	800391e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003918:	2300      	movs	r3, #0
 800391a:	61fb      	str	r3, [r7, #28]
 800391c:	e002      	b.n	8003924 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	3b01      	subs	r3, #1
 8003922:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	689a      	ldr	r2, [r3, #8]
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	4013      	ands	r3, r2
 800392e:	68ba      	ldr	r2, [r7, #8]
 8003930:	429a      	cmp	r2, r3
 8003932:	bf0c      	ite	eq
 8003934:	2301      	moveq	r3, #1
 8003936:	2300      	movne	r3, #0
 8003938:	b2db      	uxtb	r3, r3
 800393a:	461a      	mov	r2, r3
 800393c:	79fb      	ldrb	r3, [r7, #7]
 800393e:	429a      	cmp	r2, r3
 8003940:	d19a      	bne.n	8003878 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003942:	2300      	movs	r3, #0
}
 8003944:	4618      	mov	r0, r3
 8003946:	3720      	adds	r7, #32
 8003948:	46bd      	mov	sp, r7
 800394a:	bd80      	pop	{r7, pc}
 800394c:	20000000 	.word	0x20000000

08003950 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b086      	sub	sp, #24
 8003954:	af02      	add	r7, sp, #8
 8003956:	60f8      	str	r0, [r7, #12]
 8003958:	60b9      	str	r1, [r7, #8]
 800395a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003964:	d111      	bne.n	800398a <SPI_EndRxTransaction+0x3a>
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800396e:	d004      	beq.n	800397a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003978:	d107      	bne.n	800398a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003988:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003992:	d12a      	bne.n	80039ea <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800399c:	d012      	beq.n	80039c4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	9300      	str	r3, [sp, #0]
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	2200      	movs	r2, #0
 80039a6:	2180      	movs	r1, #128	@ 0x80
 80039a8:	68f8      	ldr	r0, [r7, #12]
 80039aa:	f7ff ff49 	bl	8003840 <SPI_WaitFlagStateUntilTimeout>
 80039ae:	4603      	mov	r3, r0
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d02d      	beq.n	8003a10 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039b8:	f043 0220 	orr.w	r2, r3, #32
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80039c0:	2303      	movs	r3, #3
 80039c2:	e026      	b.n	8003a12 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	9300      	str	r3, [sp, #0]
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	2200      	movs	r2, #0
 80039cc:	2101      	movs	r1, #1
 80039ce:	68f8      	ldr	r0, [r7, #12]
 80039d0:	f7ff ff36 	bl	8003840 <SPI_WaitFlagStateUntilTimeout>
 80039d4:	4603      	mov	r3, r0
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d01a      	beq.n	8003a10 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039de:	f043 0220 	orr.w	r2, r3, #32
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	e013      	b.n	8003a12 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	9300      	str	r3, [sp, #0]
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	2200      	movs	r2, #0
 80039f2:	2101      	movs	r1, #1
 80039f4:	68f8      	ldr	r0, [r7, #12]
 80039f6:	f7ff ff23 	bl	8003840 <SPI_WaitFlagStateUntilTimeout>
 80039fa:	4603      	mov	r3, r0
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d007      	beq.n	8003a10 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a04:	f043 0220 	orr.w	r2, r3, #32
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003a0c:	2303      	movs	r3, #3
 8003a0e:	e000      	b.n	8003a12 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8003a10:	2300      	movs	r3, #0
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3710      	adds	r7, #16
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}
	...

08003a1c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b088      	sub	sp, #32
 8003a20:	af02      	add	r7, sp, #8
 8003a22:	60f8      	str	r0, [r7, #12]
 8003a24:	60b9      	str	r1, [r7, #8]
 8003a26:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	9300      	str	r3, [sp, #0]
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	2201      	movs	r2, #1
 8003a30:	2102      	movs	r1, #2
 8003a32:	68f8      	ldr	r0, [r7, #12]
 8003a34:	f7ff ff04 	bl	8003840 <SPI_WaitFlagStateUntilTimeout>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d007      	beq.n	8003a4e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a42:	f043 0220 	orr.w	r2, r3, #32
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003a4a:	2303      	movs	r3, #3
 8003a4c:	e032      	b.n	8003ab4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003a4e:	4b1b      	ldr	r3, [pc, #108]	@ (8003abc <SPI_EndRxTxTransaction+0xa0>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a1b      	ldr	r2, [pc, #108]	@ (8003ac0 <SPI_EndRxTxTransaction+0xa4>)
 8003a54:	fba2 2303 	umull	r2, r3, r2, r3
 8003a58:	0d5b      	lsrs	r3, r3, #21
 8003a5a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003a5e:	fb02 f303 	mul.w	r3, r2, r3
 8003a62:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a6c:	d112      	bne.n	8003a94 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	9300      	str	r3, [sp, #0]
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	2200      	movs	r2, #0
 8003a76:	2180      	movs	r1, #128	@ 0x80
 8003a78:	68f8      	ldr	r0, [r7, #12]
 8003a7a:	f7ff fee1 	bl	8003840 <SPI_WaitFlagStateUntilTimeout>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d016      	beq.n	8003ab2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a88:	f043 0220 	orr.w	r2, r3, #32
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003a90:	2303      	movs	r3, #3
 8003a92:	e00f      	b.n	8003ab4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d00a      	beq.n	8003ab0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	3b01      	subs	r3, #1
 8003a9e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aaa:	2b80      	cmp	r3, #128	@ 0x80
 8003aac:	d0f2      	beq.n	8003a94 <SPI_EndRxTxTransaction+0x78>
 8003aae:	e000      	b.n	8003ab2 <SPI_EndRxTxTransaction+0x96>
        break;
 8003ab0:	bf00      	nop
  }

  return HAL_OK;
 8003ab2:	2300      	movs	r3, #0
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	3718      	adds	r7, #24
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}
 8003abc:	20000000 	.word	0x20000000
 8003ac0:	165e9f81 	.word	0x165e9f81

08003ac4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b082      	sub	sp, #8
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d101      	bne.n	8003ad6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e042      	b.n	8003b5c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003adc:	b2db      	uxtb	r3, r3
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d106      	bne.n	8003af0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	f7fd fe1a 	bl	8001724 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2224      	movs	r2, #36	@ 0x24
 8003af4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	68da      	ldr	r2, [r3, #12]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003b06:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	f000 f973 	bl	8003df4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	691a      	ldr	r2, [r3, #16]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003b1c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	695a      	ldr	r2, [r3, #20]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003b2c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	68da      	ldr	r2, [r3, #12]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003b3c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2200      	movs	r2, #0
 8003b42:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2220      	movs	r2, #32
 8003b48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2220      	movs	r2, #32
 8003b50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2200      	movs	r2, #0
 8003b58:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003b5a:	2300      	movs	r3, #0
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	3708      	adds	r7, #8
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}

08003b64 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b08a      	sub	sp, #40	@ 0x28
 8003b68:	af02      	add	r7, sp, #8
 8003b6a:	60f8      	str	r0, [r7, #12]
 8003b6c:	60b9      	str	r1, [r7, #8]
 8003b6e:	603b      	str	r3, [r7, #0]
 8003b70:	4613      	mov	r3, r2
 8003b72:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003b74:	2300      	movs	r3, #0
 8003b76:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b7e:	b2db      	uxtb	r3, r3
 8003b80:	2b20      	cmp	r3, #32
 8003b82:	d175      	bne.n	8003c70 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d002      	beq.n	8003b90 <HAL_UART_Transmit+0x2c>
 8003b8a:	88fb      	ldrh	r3, [r7, #6]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d101      	bne.n	8003b94 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e06e      	b.n	8003c72 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	2200      	movs	r2, #0
 8003b98:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2221      	movs	r2, #33	@ 0x21
 8003b9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003ba2:	f7fe f9d3 	bl	8001f4c <HAL_GetTick>
 8003ba6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	88fa      	ldrh	r2, [r7, #6]
 8003bac:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	88fa      	ldrh	r2, [r7, #6]
 8003bb2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003bbc:	d108      	bne.n	8003bd0 <HAL_UART_Transmit+0x6c>
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	691b      	ldr	r3, [r3, #16]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d104      	bne.n	8003bd0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	61bb      	str	r3, [r7, #24]
 8003bce:	e003      	b.n	8003bd8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003bd8:	e02e      	b.n	8003c38 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	9300      	str	r3, [sp, #0]
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	2200      	movs	r2, #0
 8003be2:	2180      	movs	r1, #128	@ 0x80
 8003be4:	68f8      	ldr	r0, [r7, #12]
 8003be6:	f000 f848 	bl	8003c7a <UART_WaitOnFlagUntilTimeout>
 8003bea:	4603      	mov	r3, r0
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d005      	beq.n	8003bfc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2220      	movs	r2, #32
 8003bf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003bf8:	2303      	movs	r3, #3
 8003bfa:	e03a      	b.n	8003c72 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003bfc:	69fb      	ldr	r3, [r7, #28]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d10b      	bne.n	8003c1a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c02:	69bb      	ldr	r3, [r7, #24]
 8003c04:	881b      	ldrh	r3, [r3, #0]
 8003c06:	461a      	mov	r2, r3
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c10:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003c12:	69bb      	ldr	r3, [r7, #24]
 8003c14:	3302      	adds	r3, #2
 8003c16:	61bb      	str	r3, [r7, #24]
 8003c18:	e007      	b.n	8003c2a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003c1a:	69fb      	ldr	r3, [r7, #28]
 8003c1c:	781a      	ldrb	r2, [r3, #0]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003c24:	69fb      	ldr	r3, [r7, #28]
 8003c26:	3301      	adds	r3, #1
 8003c28:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003c2e:	b29b      	uxth	r3, r3
 8003c30:	3b01      	subs	r3, #1
 8003c32:	b29a      	uxth	r2, r3
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003c3c:	b29b      	uxth	r3, r3
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d1cb      	bne.n	8003bda <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	9300      	str	r3, [sp, #0]
 8003c46:	697b      	ldr	r3, [r7, #20]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	2140      	movs	r1, #64	@ 0x40
 8003c4c:	68f8      	ldr	r0, [r7, #12]
 8003c4e:	f000 f814 	bl	8003c7a <UART_WaitOnFlagUntilTimeout>
 8003c52:	4603      	mov	r3, r0
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d005      	beq.n	8003c64 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2220      	movs	r2, #32
 8003c5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003c60:	2303      	movs	r3, #3
 8003c62:	e006      	b.n	8003c72 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2220      	movs	r2, #32
 8003c68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	e000      	b.n	8003c72 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003c70:	2302      	movs	r3, #2
  }
}
 8003c72:	4618      	mov	r0, r3
 8003c74:	3720      	adds	r7, #32
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}

08003c7a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003c7a:	b580      	push	{r7, lr}
 8003c7c:	b086      	sub	sp, #24
 8003c7e:	af00      	add	r7, sp, #0
 8003c80:	60f8      	str	r0, [r7, #12]
 8003c82:	60b9      	str	r1, [r7, #8]
 8003c84:	603b      	str	r3, [r7, #0]
 8003c86:	4613      	mov	r3, r2
 8003c88:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c8a:	e03b      	b.n	8003d04 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c8c:	6a3b      	ldr	r3, [r7, #32]
 8003c8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c92:	d037      	beq.n	8003d04 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c94:	f7fe f95a 	bl	8001f4c <HAL_GetTick>
 8003c98:	4602      	mov	r2, r0
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	1ad3      	subs	r3, r2, r3
 8003c9e:	6a3a      	ldr	r2, [r7, #32]
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	d302      	bcc.n	8003caa <UART_WaitOnFlagUntilTimeout+0x30>
 8003ca4:	6a3b      	ldr	r3, [r7, #32]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d101      	bne.n	8003cae <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003caa:	2303      	movs	r3, #3
 8003cac:	e03a      	b.n	8003d24 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	f003 0304 	and.w	r3, r3, #4
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d023      	beq.n	8003d04 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	2b80      	cmp	r3, #128	@ 0x80
 8003cc0:	d020      	beq.n	8003d04 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	2b40      	cmp	r3, #64	@ 0x40
 8003cc6:	d01d      	beq.n	8003d04 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f003 0308 	and.w	r3, r3, #8
 8003cd2:	2b08      	cmp	r3, #8
 8003cd4:	d116      	bne.n	8003d04 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	617b      	str	r3, [r7, #20]
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	617b      	str	r3, [r7, #20]
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	617b      	str	r3, [r7, #20]
 8003cea:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003cec:	68f8      	ldr	r0, [r7, #12]
 8003cee:	f000 f81d 	bl	8003d2c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2208      	movs	r2, #8
 8003cf6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003d00:	2301      	movs	r3, #1
 8003d02:	e00f      	b.n	8003d24 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	68ba      	ldr	r2, [r7, #8]
 8003d10:	429a      	cmp	r2, r3
 8003d12:	bf0c      	ite	eq
 8003d14:	2301      	moveq	r3, #1
 8003d16:	2300      	movne	r3, #0
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	461a      	mov	r2, r3
 8003d1c:	79fb      	ldrb	r3, [r7, #7]
 8003d1e:	429a      	cmp	r2, r3
 8003d20:	d0b4      	beq.n	8003c8c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d22:	2300      	movs	r3, #0
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	3718      	adds	r7, #24
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bd80      	pop	{r7, pc}

08003d2c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b095      	sub	sp, #84	@ 0x54
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	330c      	adds	r3, #12
 8003d3a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d3e:	e853 3f00 	ldrex	r3, [r3]
 8003d42:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003d44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d46:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003d4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	330c      	adds	r3, #12
 8003d52:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003d54:	643a      	str	r2, [r7, #64]	@ 0x40
 8003d56:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d58:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003d5a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003d5c:	e841 2300 	strex	r3, r2, [r1]
 8003d60:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003d62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d1e5      	bne.n	8003d34 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	3314      	adds	r3, #20
 8003d6e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d70:	6a3b      	ldr	r3, [r7, #32]
 8003d72:	e853 3f00 	ldrex	r3, [r3]
 8003d76:	61fb      	str	r3, [r7, #28]
   return(result);
 8003d78:	69fb      	ldr	r3, [r7, #28]
 8003d7a:	f023 0301 	bic.w	r3, r3, #1
 8003d7e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	3314      	adds	r3, #20
 8003d86:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003d88:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003d8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d8c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d90:	e841 2300 	strex	r3, r2, [r1]
 8003d94:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d1e5      	bne.n	8003d68 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	d119      	bne.n	8003dd8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	330c      	adds	r3, #12
 8003daa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	e853 3f00 	ldrex	r3, [r3]
 8003db2:	60bb      	str	r3, [r7, #8]
   return(result);
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	f023 0310 	bic.w	r3, r3, #16
 8003dba:	647b      	str	r3, [r7, #68]	@ 0x44
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	330c      	adds	r3, #12
 8003dc2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003dc4:	61ba      	str	r2, [r7, #24]
 8003dc6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dc8:	6979      	ldr	r1, [r7, #20]
 8003dca:	69ba      	ldr	r2, [r7, #24]
 8003dcc:	e841 2300 	strex	r3, r2, [r1]
 8003dd0:	613b      	str	r3, [r7, #16]
   return(result);
 8003dd2:	693b      	ldr	r3, [r7, #16]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d1e5      	bne.n	8003da4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2220      	movs	r2, #32
 8003ddc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2200      	movs	r2, #0
 8003de4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003de6:	bf00      	nop
 8003de8:	3754      	adds	r7, #84	@ 0x54
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr
	...

08003df4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003df4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003df8:	b0c0      	sub	sp, #256	@ 0x100
 8003dfa:	af00      	add	r7, sp, #0
 8003dfc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	691b      	ldr	r3, [r3, #16]
 8003e08:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003e0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e10:	68d9      	ldr	r1, [r3, #12]
 8003e12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e16:	681a      	ldr	r2, [r3, #0]
 8003e18:	ea40 0301 	orr.w	r3, r0, r1
 8003e1c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003e1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e22:	689a      	ldr	r2, [r3, #8]
 8003e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e28:	691b      	ldr	r3, [r3, #16]
 8003e2a:	431a      	orrs	r2, r3
 8003e2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e30:	695b      	ldr	r3, [r3, #20]
 8003e32:	431a      	orrs	r2, r3
 8003e34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e38:	69db      	ldr	r3, [r3, #28]
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003e40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	68db      	ldr	r3, [r3, #12]
 8003e48:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003e4c:	f021 010c 	bic.w	r1, r1, #12
 8003e50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e54:	681a      	ldr	r2, [r3, #0]
 8003e56:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003e5a:	430b      	orrs	r3, r1
 8003e5c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	695b      	ldr	r3, [r3, #20]
 8003e66:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003e6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e6e:	6999      	ldr	r1, [r3, #24]
 8003e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e74:	681a      	ldr	r2, [r3, #0]
 8003e76:	ea40 0301 	orr.w	r3, r0, r1
 8003e7a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003e7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	4b8f      	ldr	r3, [pc, #572]	@ (80040c0 <UART_SetConfig+0x2cc>)
 8003e84:	429a      	cmp	r2, r3
 8003e86:	d005      	beq.n	8003e94 <UART_SetConfig+0xa0>
 8003e88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e8c:	681a      	ldr	r2, [r3, #0]
 8003e8e:	4b8d      	ldr	r3, [pc, #564]	@ (80040c4 <UART_SetConfig+0x2d0>)
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d104      	bne.n	8003e9e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003e94:	f7ff f822 	bl	8002edc <HAL_RCC_GetPCLK2Freq>
 8003e98:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003e9c:	e003      	b.n	8003ea6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003e9e:	f7ff f809 	bl	8002eb4 <HAL_RCC_GetPCLK1Freq>
 8003ea2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ea6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003eaa:	69db      	ldr	r3, [r3, #28]
 8003eac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003eb0:	f040 810c 	bne.w	80040cc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003eb4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003eb8:	2200      	movs	r2, #0
 8003eba:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003ebe:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003ec2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003ec6:	4622      	mov	r2, r4
 8003ec8:	462b      	mov	r3, r5
 8003eca:	1891      	adds	r1, r2, r2
 8003ecc:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003ece:	415b      	adcs	r3, r3
 8003ed0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003ed2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003ed6:	4621      	mov	r1, r4
 8003ed8:	eb12 0801 	adds.w	r8, r2, r1
 8003edc:	4629      	mov	r1, r5
 8003ede:	eb43 0901 	adc.w	r9, r3, r1
 8003ee2:	f04f 0200 	mov.w	r2, #0
 8003ee6:	f04f 0300 	mov.w	r3, #0
 8003eea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003eee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003ef2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003ef6:	4690      	mov	r8, r2
 8003ef8:	4699      	mov	r9, r3
 8003efa:	4623      	mov	r3, r4
 8003efc:	eb18 0303 	adds.w	r3, r8, r3
 8003f00:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003f04:	462b      	mov	r3, r5
 8003f06:	eb49 0303 	adc.w	r3, r9, r3
 8003f0a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003f0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	2200      	movs	r2, #0
 8003f16:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003f1a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003f1e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003f22:	460b      	mov	r3, r1
 8003f24:	18db      	adds	r3, r3, r3
 8003f26:	653b      	str	r3, [r7, #80]	@ 0x50
 8003f28:	4613      	mov	r3, r2
 8003f2a:	eb42 0303 	adc.w	r3, r2, r3
 8003f2e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003f30:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003f34:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003f38:	f7fc fb6e 	bl	8000618 <__aeabi_uldivmod>
 8003f3c:	4602      	mov	r2, r0
 8003f3e:	460b      	mov	r3, r1
 8003f40:	4b61      	ldr	r3, [pc, #388]	@ (80040c8 <UART_SetConfig+0x2d4>)
 8003f42:	fba3 2302 	umull	r2, r3, r3, r2
 8003f46:	095b      	lsrs	r3, r3, #5
 8003f48:	011c      	lsls	r4, r3, #4
 8003f4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f4e:	2200      	movs	r2, #0
 8003f50:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003f54:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003f58:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003f5c:	4642      	mov	r2, r8
 8003f5e:	464b      	mov	r3, r9
 8003f60:	1891      	adds	r1, r2, r2
 8003f62:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003f64:	415b      	adcs	r3, r3
 8003f66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f68:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003f6c:	4641      	mov	r1, r8
 8003f6e:	eb12 0a01 	adds.w	sl, r2, r1
 8003f72:	4649      	mov	r1, r9
 8003f74:	eb43 0b01 	adc.w	fp, r3, r1
 8003f78:	f04f 0200 	mov.w	r2, #0
 8003f7c:	f04f 0300 	mov.w	r3, #0
 8003f80:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003f84:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003f88:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003f8c:	4692      	mov	sl, r2
 8003f8e:	469b      	mov	fp, r3
 8003f90:	4643      	mov	r3, r8
 8003f92:	eb1a 0303 	adds.w	r3, sl, r3
 8003f96:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003f9a:	464b      	mov	r3, r9
 8003f9c:	eb4b 0303 	adc.w	r3, fp, r3
 8003fa0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003fa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	2200      	movs	r2, #0
 8003fac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003fb0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003fb4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003fb8:	460b      	mov	r3, r1
 8003fba:	18db      	adds	r3, r3, r3
 8003fbc:	643b      	str	r3, [r7, #64]	@ 0x40
 8003fbe:	4613      	mov	r3, r2
 8003fc0:	eb42 0303 	adc.w	r3, r2, r3
 8003fc4:	647b      	str	r3, [r7, #68]	@ 0x44
 8003fc6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003fca:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003fce:	f7fc fb23 	bl	8000618 <__aeabi_uldivmod>
 8003fd2:	4602      	mov	r2, r0
 8003fd4:	460b      	mov	r3, r1
 8003fd6:	4611      	mov	r1, r2
 8003fd8:	4b3b      	ldr	r3, [pc, #236]	@ (80040c8 <UART_SetConfig+0x2d4>)
 8003fda:	fba3 2301 	umull	r2, r3, r3, r1
 8003fde:	095b      	lsrs	r3, r3, #5
 8003fe0:	2264      	movs	r2, #100	@ 0x64
 8003fe2:	fb02 f303 	mul.w	r3, r2, r3
 8003fe6:	1acb      	subs	r3, r1, r3
 8003fe8:	00db      	lsls	r3, r3, #3
 8003fea:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003fee:	4b36      	ldr	r3, [pc, #216]	@ (80040c8 <UART_SetConfig+0x2d4>)
 8003ff0:	fba3 2302 	umull	r2, r3, r3, r2
 8003ff4:	095b      	lsrs	r3, r3, #5
 8003ff6:	005b      	lsls	r3, r3, #1
 8003ff8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003ffc:	441c      	add	r4, r3
 8003ffe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004002:	2200      	movs	r2, #0
 8004004:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004008:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800400c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004010:	4642      	mov	r2, r8
 8004012:	464b      	mov	r3, r9
 8004014:	1891      	adds	r1, r2, r2
 8004016:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004018:	415b      	adcs	r3, r3
 800401a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800401c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004020:	4641      	mov	r1, r8
 8004022:	1851      	adds	r1, r2, r1
 8004024:	6339      	str	r1, [r7, #48]	@ 0x30
 8004026:	4649      	mov	r1, r9
 8004028:	414b      	adcs	r3, r1
 800402a:	637b      	str	r3, [r7, #52]	@ 0x34
 800402c:	f04f 0200 	mov.w	r2, #0
 8004030:	f04f 0300 	mov.w	r3, #0
 8004034:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004038:	4659      	mov	r1, fp
 800403a:	00cb      	lsls	r3, r1, #3
 800403c:	4651      	mov	r1, sl
 800403e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004042:	4651      	mov	r1, sl
 8004044:	00ca      	lsls	r2, r1, #3
 8004046:	4610      	mov	r0, r2
 8004048:	4619      	mov	r1, r3
 800404a:	4603      	mov	r3, r0
 800404c:	4642      	mov	r2, r8
 800404e:	189b      	adds	r3, r3, r2
 8004050:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004054:	464b      	mov	r3, r9
 8004056:	460a      	mov	r2, r1
 8004058:	eb42 0303 	adc.w	r3, r2, r3
 800405c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004060:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	2200      	movs	r2, #0
 8004068:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800406c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004070:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004074:	460b      	mov	r3, r1
 8004076:	18db      	adds	r3, r3, r3
 8004078:	62bb      	str	r3, [r7, #40]	@ 0x28
 800407a:	4613      	mov	r3, r2
 800407c:	eb42 0303 	adc.w	r3, r2, r3
 8004080:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004082:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004086:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800408a:	f7fc fac5 	bl	8000618 <__aeabi_uldivmod>
 800408e:	4602      	mov	r2, r0
 8004090:	460b      	mov	r3, r1
 8004092:	4b0d      	ldr	r3, [pc, #52]	@ (80040c8 <UART_SetConfig+0x2d4>)
 8004094:	fba3 1302 	umull	r1, r3, r3, r2
 8004098:	095b      	lsrs	r3, r3, #5
 800409a:	2164      	movs	r1, #100	@ 0x64
 800409c:	fb01 f303 	mul.w	r3, r1, r3
 80040a0:	1ad3      	subs	r3, r2, r3
 80040a2:	00db      	lsls	r3, r3, #3
 80040a4:	3332      	adds	r3, #50	@ 0x32
 80040a6:	4a08      	ldr	r2, [pc, #32]	@ (80040c8 <UART_SetConfig+0x2d4>)
 80040a8:	fba2 2303 	umull	r2, r3, r2, r3
 80040ac:	095b      	lsrs	r3, r3, #5
 80040ae:	f003 0207 	and.w	r2, r3, #7
 80040b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4422      	add	r2, r4
 80040ba:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80040bc:	e106      	b.n	80042cc <UART_SetConfig+0x4d8>
 80040be:	bf00      	nop
 80040c0:	40011000 	.word	0x40011000
 80040c4:	40011400 	.word	0x40011400
 80040c8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80040cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80040d0:	2200      	movs	r2, #0
 80040d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80040d6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80040da:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80040de:	4642      	mov	r2, r8
 80040e0:	464b      	mov	r3, r9
 80040e2:	1891      	adds	r1, r2, r2
 80040e4:	6239      	str	r1, [r7, #32]
 80040e6:	415b      	adcs	r3, r3
 80040e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80040ea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80040ee:	4641      	mov	r1, r8
 80040f0:	1854      	adds	r4, r2, r1
 80040f2:	4649      	mov	r1, r9
 80040f4:	eb43 0501 	adc.w	r5, r3, r1
 80040f8:	f04f 0200 	mov.w	r2, #0
 80040fc:	f04f 0300 	mov.w	r3, #0
 8004100:	00eb      	lsls	r3, r5, #3
 8004102:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004106:	00e2      	lsls	r2, r4, #3
 8004108:	4614      	mov	r4, r2
 800410a:	461d      	mov	r5, r3
 800410c:	4643      	mov	r3, r8
 800410e:	18e3      	adds	r3, r4, r3
 8004110:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004114:	464b      	mov	r3, r9
 8004116:	eb45 0303 	adc.w	r3, r5, r3
 800411a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800411e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	2200      	movs	r2, #0
 8004126:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800412a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800412e:	f04f 0200 	mov.w	r2, #0
 8004132:	f04f 0300 	mov.w	r3, #0
 8004136:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800413a:	4629      	mov	r1, r5
 800413c:	008b      	lsls	r3, r1, #2
 800413e:	4621      	mov	r1, r4
 8004140:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004144:	4621      	mov	r1, r4
 8004146:	008a      	lsls	r2, r1, #2
 8004148:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800414c:	f7fc fa64 	bl	8000618 <__aeabi_uldivmod>
 8004150:	4602      	mov	r2, r0
 8004152:	460b      	mov	r3, r1
 8004154:	4b60      	ldr	r3, [pc, #384]	@ (80042d8 <UART_SetConfig+0x4e4>)
 8004156:	fba3 2302 	umull	r2, r3, r3, r2
 800415a:	095b      	lsrs	r3, r3, #5
 800415c:	011c      	lsls	r4, r3, #4
 800415e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004162:	2200      	movs	r2, #0
 8004164:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004168:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800416c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004170:	4642      	mov	r2, r8
 8004172:	464b      	mov	r3, r9
 8004174:	1891      	adds	r1, r2, r2
 8004176:	61b9      	str	r1, [r7, #24]
 8004178:	415b      	adcs	r3, r3
 800417a:	61fb      	str	r3, [r7, #28]
 800417c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004180:	4641      	mov	r1, r8
 8004182:	1851      	adds	r1, r2, r1
 8004184:	6139      	str	r1, [r7, #16]
 8004186:	4649      	mov	r1, r9
 8004188:	414b      	adcs	r3, r1
 800418a:	617b      	str	r3, [r7, #20]
 800418c:	f04f 0200 	mov.w	r2, #0
 8004190:	f04f 0300 	mov.w	r3, #0
 8004194:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004198:	4659      	mov	r1, fp
 800419a:	00cb      	lsls	r3, r1, #3
 800419c:	4651      	mov	r1, sl
 800419e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80041a2:	4651      	mov	r1, sl
 80041a4:	00ca      	lsls	r2, r1, #3
 80041a6:	4610      	mov	r0, r2
 80041a8:	4619      	mov	r1, r3
 80041aa:	4603      	mov	r3, r0
 80041ac:	4642      	mov	r2, r8
 80041ae:	189b      	adds	r3, r3, r2
 80041b0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80041b4:	464b      	mov	r3, r9
 80041b6:	460a      	mov	r2, r1
 80041b8:	eb42 0303 	adc.w	r3, r2, r3
 80041bc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80041c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	2200      	movs	r2, #0
 80041c8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80041ca:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80041cc:	f04f 0200 	mov.w	r2, #0
 80041d0:	f04f 0300 	mov.w	r3, #0
 80041d4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80041d8:	4649      	mov	r1, r9
 80041da:	008b      	lsls	r3, r1, #2
 80041dc:	4641      	mov	r1, r8
 80041de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80041e2:	4641      	mov	r1, r8
 80041e4:	008a      	lsls	r2, r1, #2
 80041e6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80041ea:	f7fc fa15 	bl	8000618 <__aeabi_uldivmod>
 80041ee:	4602      	mov	r2, r0
 80041f0:	460b      	mov	r3, r1
 80041f2:	4611      	mov	r1, r2
 80041f4:	4b38      	ldr	r3, [pc, #224]	@ (80042d8 <UART_SetConfig+0x4e4>)
 80041f6:	fba3 2301 	umull	r2, r3, r3, r1
 80041fa:	095b      	lsrs	r3, r3, #5
 80041fc:	2264      	movs	r2, #100	@ 0x64
 80041fe:	fb02 f303 	mul.w	r3, r2, r3
 8004202:	1acb      	subs	r3, r1, r3
 8004204:	011b      	lsls	r3, r3, #4
 8004206:	3332      	adds	r3, #50	@ 0x32
 8004208:	4a33      	ldr	r2, [pc, #204]	@ (80042d8 <UART_SetConfig+0x4e4>)
 800420a:	fba2 2303 	umull	r2, r3, r2, r3
 800420e:	095b      	lsrs	r3, r3, #5
 8004210:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004214:	441c      	add	r4, r3
 8004216:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800421a:	2200      	movs	r2, #0
 800421c:	673b      	str	r3, [r7, #112]	@ 0x70
 800421e:	677a      	str	r2, [r7, #116]	@ 0x74
 8004220:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004224:	4642      	mov	r2, r8
 8004226:	464b      	mov	r3, r9
 8004228:	1891      	adds	r1, r2, r2
 800422a:	60b9      	str	r1, [r7, #8]
 800422c:	415b      	adcs	r3, r3
 800422e:	60fb      	str	r3, [r7, #12]
 8004230:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004234:	4641      	mov	r1, r8
 8004236:	1851      	adds	r1, r2, r1
 8004238:	6039      	str	r1, [r7, #0]
 800423a:	4649      	mov	r1, r9
 800423c:	414b      	adcs	r3, r1
 800423e:	607b      	str	r3, [r7, #4]
 8004240:	f04f 0200 	mov.w	r2, #0
 8004244:	f04f 0300 	mov.w	r3, #0
 8004248:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800424c:	4659      	mov	r1, fp
 800424e:	00cb      	lsls	r3, r1, #3
 8004250:	4651      	mov	r1, sl
 8004252:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004256:	4651      	mov	r1, sl
 8004258:	00ca      	lsls	r2, r1, #3
 800425a:	4610      	mov	r0, r2
 800425c:	4619      	mov	r1, r3
 800425e:	4603      	mov	r3, r0
 8004260:	4642      	mov	r2, r8
 8004262:	189b      	adds	r3, r3, r2
 8004264:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004266:	464b      	mov	r3, r9
 8004268:	460a      	mov	r2, r1
 800426a:	eb42 0303 	adc.w	r3, r2, r3
 800426e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004270:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	2200      	movs	r2, #0
 8004278:	663b      	str	r3, [r7, #96]	@ 0x60
 800427a:	667a      	str	r2, [r7, #100]	@ 0x64
 800427c:	f04f 0200 	mov.w	r2, #0
 8004280:	f04f 0300 	mov.w	r3, #0
 8004284:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004288:	4649      	mov	r1, r9
 800428a:	008b      	lsls	r3, r1, #2
 800428c:	4641      	mov	r1, r8
 800428e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004292:	4641      	mov	r1, r8
 8004294:	008a      	lsls	r2, r1, #2
 8004296:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800429a:	f7fc f9bd 	bl	8000618 <__aeabi_uldivmod>
 800429e:	4602      	mov	r2, r0
 80042a0:	460b      	mov	r3, r1
 80042a2:	4b0d      	ldr	r3, [pc, #52]	@ (80042d8 <UART_SetConfig+0x4e4>)
 80042a4:	fba3 1302 	umull	r1, r3, r3, r2
 80042a8:	095b      	lsrs	r3, r3, #5
 80042aa:	2164      	movs	r1, #100	@ 0x64
 80042ac:	fb01 f303 	mul.w	r3, r1, r3
 80042b0:	1ad3      	subs	r3, r2, r3
 80042b2:	011b      	lsls	r3, r3, #4
 80042b4:	3332      	adds	r3, #50	@ 0x32
 80042b6:	4a08      	ldr	r2, [pc, #32]	@ (80042d8 <UART_SetConfig+0x4e4>)
 80042b8:	fba2 2303 	umull	r2, r3, r2, r3
 80042bc:	095b      	lsrs	r3, r3, #5
 80042be:	f003 020f 	and.w	r2, r3, #15
 80042c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4422      	add	r2, r4
 80042ca:	609a      	str	r2, [r3, #8]
}
 80042cc:	bf00      	nop
 80042ce:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80042d2:	46bd      	mov	sp, r7
 80042d4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042d8:	51eb851f 	.word	0x51eb851f

080042dc <siprintf>:
 80042dc:	b40e      	push	{r1, r2, r3}
 80042de:	b510      	push	{r4, lr}
 80042e0:	b09d      	sub	sp, #116	@ 0x74
 80042e2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80042e4:	9002      	str	r0, [sp, #8]
 80042e6:	9006      	str	r0, [sp, #24]
 80042e8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80042ec:	480a      	ldr	r0, [pc, #40]	@ (8004318 <siprintf+0x3c>)
 80042ee:	9107      	str	r1, [sp, #28]
 80042f0:	9104      	str	r1, [sp, #16]
 80042f2:	490a      	ldr	r1, [pc, #40]	@ (800431c <siprintf+0x40>)
 80042f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80042f8:	9105      	str	r1, [sp, #20]
 80042fa:	2400      	movs	r4, #0
 80042fc:	a902      	add	r1, sp, #8
 80042fe:	6800      	ldr	r0, [r0, #0]
 8004300:	9301      	str	r3, [sp, #4]
 8004302:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004304:	f000 f994 	bl	8004630 <_svfiprintf_r>
 8004308:	9b02      	ldr	r3, [sp, #8]
 800430a:	701c      	strb	r4, [r3, #0]
 800430c:	b01d      	add	sp, #116	@ 0x74
 800430e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004312:	b003      	add	sp, #12
 8004314:	4770      	bx	lr
 8004316:	bf00      	nop
 8004318:	2000000c 	.word	0x2000000c
 800431c:	ffff0208 	.word	0xffff0208

08004320 <memset>:
 8004320:	4402      	add	r2, r0
 8004322:	4603      	mov	r3, r0
 8004324:	4293      	cmp	r3, r2
 8004326:	d100      	bne.n	800432a <memset+0xa>
 8004328:	4770      	bx	lr
 800432a:	f803 1b01 	strb.w	r1, [r3], #1
 800432e:	e7f9      	b.n	8004324 <memset+0x4>

08004330 <__errno>:
 8004330:	4b01      	ldr	r3, [pc, #4]	@ (8004338 <__errno+0x8>)
 8004332:	6818      	ldr	r0, [r3, #0]
 8004334:	4770      	bx	lr
 8004336:	bf00      	nop
 8004338:	2000000c 	.word	0x2000000c

0800433c <__libc_init_array>:
 800433c:	b570      	push	{r4, r5, r6, lr}
 800433e:	4d0d      	ldr	r5, [pc, #52]	@ (8004374 <__libc_init_array+0x38>)
 8004340:	4c0d      	ldr	r4, [pc, #52]	@ (8004378 <__libc_init_array+0x3c>)
 8004342:	1b64      	subs	r4, r4, r5
 8004344:	10a4      	asrs	r4, r4, #2
 8004346:	2600      	movs	r6, #0
 8004348:	42a6      	cmp	r6, r4
 800434a:	d109      	bne.n	8004360 <__libc_init_array+0x24>
 800434c:	4d0b      	ldr	r5, [pc, #44]	@ (800437c <__libc_init_array+0x40>)
 800434e:	4c0c      	ldr	r4, [pc, #48]	@ (8004380 <__libc_init_array+0x44>)
 8004350:	f000 fc64 	bl	8004c1c <_init>
 8004354:	1b64      	subs	r4, r4, r5
 8004356:	10a4      	asrs	r4, r4, #2
 8004358:	2600      	movs	r6, #0
 800435a:	42a6      	cmp	r6, r4
 800435c:	d105      	bne.n	800436a <__libc_init_array+0x2e>
 800435e:	bd70      	pop	{r4, r5, r6, pc}
 8004360:	f855 3b04 	ldr.w	r3, [r5], #4
 8004364:	4798      	blx	r3
 8004366:	3601      	adds	r6, #1
 8004368:	e7ee      	b.n	8004348 <__libc_init_array+0xc>
 800436a:	f855 3b04 	ldr.w	r3, [r5], #4
 800436e:	4798      	blx	r3
 8004370:	3601      	adds	r6, #1
 8004372:	e7f2      	b.n	800435a <__libc_init_array+0x1e>
 8004374:	08004fd8 	.word	0x08004fd8
 8004378:	08004fd8 	.word	0x08004fd8
 800437c:	08004fd8 	.word	0x08004fd8
 8004380:	08004fdc 	.word	0x08004fdc

08004384 <__retarget_lock_acquire_recursive>:
 8004384:	4770      	bx	lr

08004386 <__retarget_lock_release_recursive>:
 8004386:	4770      	bx	lr

08004388 <_free_r>:
 8004388:	b538      	push	{r3, r4, r5, lr}
 800438a:	4605      	mov	r5, r0
 800438c:	2900      	cmp	r1, #0
 800438e:	d041      	beq.n	8004414 <_free_r+0x8c>
 8004390:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004394:	1f0c      	subs	r4, r1, #4
 8004396:	2b00      	cmp	r3, #0
 8004398:	bfb8      	it	lt
 800439a:	18e4      	addlt	r4, r4, r3
 800439c:	f000 f8e0 	bl	8004560 <__malloc_lock>
 80043a0:	4a1d      	ldr	r2, [pc, #116]	@ (8004418 <_free_r+0x90>)
 80043a2:	6813      	ldr	r3, [r2, #0]
 80043a4:	b933      	cbnz	r3, 80043b4 <_free_r+0x2c>
 80043a6:	6063      	str	r3, [r4, #4]
 80043a8:	6014      	str	r4, [r2, #0]
 80043aa:	4628      	mov	r0, r5
 80043ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80043b0:	f000 b8dc 	b.w	800456c <__malloc_unlock>
 80043b4:	42a3      	cmp	r3, r4
 80043b6:	d908      	bls.n	80043ca <_free_r+0x42>
 80043b8:	6820      	ldr	r0, [r4, #0]
 80043ba:	1821      	adds	r1, r4, r0
 80043bc:	428b      	cmp	r3, r1
 80043be:	bf01      	itttt	eq
 80043c0:	6819      	ldreq	r1, [r3, #0]
 80043c2:	685b      	ldreq	r3, [r3, #4]
 80043c4:	1809      	addeq	r1, r1, r0
 80043c6:	6021      	streq	r1, [r4, #0]
 80043c8:	e7ed      	b.n	80043a6 <_free_r+0x1e>
 80043ca:	461a      	mov	r2, r3
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	b10b      	cbz	r3, 80043d4 <_free_r+0x4c>
 80043d0:	42a3      	cmp	r3, r4
 80043d2:	d9fa      	bls.n	80043ca <_free_r+0x42>
 80043d4:	6811      	ldr	r1, [r2, #0]
 80043d6:	1850      	adds	r0, r2, r1
 80043d8:	42a0      	cmp	r0, r4
 80043da:	d10b      	bne.n	80043f4 <_free_r+0x6c>
 80043dc:	6820      	ldr	r0, [r4, #0]
 80043de:	4401      	add	r1, r0
 80043e0:	1850      	adds	r0, r2, r1
 80043e2:	4283      	cmp	r3, r0
 80043e4:	6011      	str	r1, [r2, #0]
 80043e6:	d1e0      	bne.n	80043aa <_free_r+0x22>
 80043e8:	6818      	ldr	r0, [r3, #0]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	6053      	str	r3, [r2, #4]
 80043ee:	4408      	add	r0, r1
 80043f0:	6010      	str	r0, [r2, #0]
 80043f2:	e7da      	b.n	80043aa <_free_r+0x22>
 80043f4:	d902      	bls.n	80043fc <_free_r+0x74>
 80043f6:	230c      	movs	r3, #12
 80043f8:	602b      	str	r3, [r5, #0]
 80043fa:	e7d6      	b.n	80043aa <_free_r+0x22>
 80043fc:	6820      	ldr	r0, [r4, #0]
 80043fe:	1821      	adds	r1, r4, r0
 8004400:	428b      	cmp	r3, r1
 8004402:	bf04      	itt	eq
 8004404:	6819      	ldreq	r1, [r3, #0]
 8004406:	685b      	ldreq	r3, [r3, #4]
 8004408:	6063      	str	r3, [r4, #4]
 800440a:	bf04      	itt	eq
 800440c:	1809      	addeq	r1, r1, r0
 800440e:	6021      	streq	r1, [r4, #0]
 8004410:	6054      	str	r4, [r2, #4]
 8004412:	e7ca      	b.n	80043aa <_free_r+0x22>
 8004414:	bd38      	pop	{r3, r4, r5, pc}
 8004416:	bf00      	nop
 8004418:	20000280 	.word	0x20000280

0800441c <sbrk_aligned>:
 800441c:	b570      	push	{r4, r5, r6, lr}
 800441e:	4e0f      	ldr	r6, [pc, #60]	@ (800445c <sbrk_aligned+0x40>)
 8004420:	460c      	mov	r4, r1
 8004422:	6831      	ldr	r1, [r6, #0]
 8004424:	4605      	mov	r5, r0
 8004426:	b911      	cbnz	r1, 800442e <sbrk_aligned+0x12>
 8004428:	f000 fba4 	bl	8004b74 <_sbrk_r>
 800442c:	6030      	str	r0, [r6, #0]
 800442e:	4621      	mov	r1, r4
 8004430:	4628      	mov	r0, r5
 8004432:	f000 fb9f 	bl	8004b74 <_sbrk_r>
 8004436:	1c43      	adds	r3, r0, #1
 8004438:	d103      	bne.n	8004442 <sbrk_aligned+0x26>
 800443a:	f04f 34ff 	mov.w	r4, #4294967295
 800443e:	4620      	mov	r0, r4
 8004440:	bd70      	pop	{r4, r5, r6, pc}
 8004442:	1cc4      	adds	r4, r0, #3
 8004444:	f024 0403 	bic.w	r4, r4, #3
 8004448:	42a0      	cmp	r0, r4
 800444a:	d0f8      	beq.n	800443e <sbrk_aligned+0x22>
 800444c:	1a21      	subs	r1, r4, r0
 800444e:	4628      	mov	r0, r5
 8004450:	f000 fb90 	bl	8004b74 <_sbrk_r>
 8004454:	3001      	adds	r0, #1
 8004456:	d1f2      	bne.n	800443e <sbrk_aligned+0x22>
 8004458:	e7ef      	b.n	800443a <sbrk_aligned+0x1e>
 800445a:	bf00      	nop
 800445c:	2000027c 	.word	0x2000027c

08004460 <_malloc_r>:
 8004460:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004464:	1ccd      	adds	r5, r1, #3
 8004466:	f025 0503 	bic.w	r5, r5, #3
 800446a:	3508      	adds	r5, #8
 800446c:	2d0c      	cmp	r5, #12
 800446e:	bf38      	it	cc
 8004470:	250c      	movcc	r5, #12
 8004472:	2d00      	cmp	r5, #0
 8004474:	4606      	mov	r6, r0
 8004476:	db01      	blt.n	800447c <_malloc_r+0x1c>
 8004478:	42a9      	cmp	r1, r5
 800447a:	d904      	bls.n	8004486 <_malloc_r+0x26>
 800447c:	230c      	movs	r3, #12
 800447e:	6033      	str	r3, [r6, #0]
 8004480:	2000      	movs	r0, #0
 8004482:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004486:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800455c <_malloc_r+0xfc>
 800448a:	f000 f869 	bl	8004560 <__malloc_lock>
 800448e:	f8d8 3000 	ldr.w	r3, [r8]
 8004492:	461c      	mov	r4, r3
 8004494:	bb44      	cbnz	r4, 80044e8 <_malloc_r+0x88>
 8004496:	4629      	mov	r1, r5
 8004498:	4630      	mov	r0, r6
 800449a:	f7ff ffbf 	bl	800441c <sbrk_aligned>
 800449e:	1c43      	adds	r3, r0, #1
 80044a0:	4604      	mov	r4, r0
 80044a2:	d158      	bne.n	8004556 <_malloc_r+0xf6>
 80044a4:	f8d8 4000 	ldr.w	r4, [r8]
 80044a8:	4627      	mov	r7, r4
 80044aa:	2f00      	cmp	r7, #0
 80044ac:	d143      	bne.n	8004536 <_malloc_r+0xd6>
 80044ae:	2c00      	cmp	r4, #0
 80044b0:	d04b      	beq.n	800454a <_malloc_r+0xea>
 80044b2:	6823      	ldr	r3, [r4, #0]
 80044b4:	4639      	mov	r1, r7
 80044b6:	4630      	mov	r0, r6
 80044b8:	eb04 0903 	add.w	r9, r4, r3
 80044bc:	f000 fb5a 	bl	8004b74 <_sbrk_r>
 80044c0:	4581      	cmp	r9, r0
 80044c2:	d142      	bne.n	800454a <_malloc_r+0xea>
 80044c4:	6821      	ldr	r1, [r4, #0]
 80044c6:	1a6d      	subs	r5, r5, r1
 80044c8:	4629      	mov	r1, r5
 80044ca:	4630      	mov	r0, r6
 80044cc:	f7ff ffa6 	bl	800441c <sbrk_aligned>
 80044d0:	3001      	adds	r0, #1
 80044d2:	d03a      	beq.n	800454a <_malloc_r+0xea>
 80044d4:	6823      	ldr	r3, [r4, #0]
 80044d6:	442b      	add	r3, r5
 80044d8:	6023      	str	r3, [r4, #0]
 80044da:	f8d8 3000 	ldr.w	r3, [r8]
 80044de:	685a      	ldr	r2, [r3, #4]
 80044e0:	bb62      	cbnz	r2, 800453c <_malloc_r+0xdc>
 80044e2:	f8c8 7000 	str.w	r7, [r8]
 80044e6:	e00f      	b.n	8004508 <_malloc_r+0xa8>
 80044e8:	6822      	ldr	r2, [r4, #0]
 80044ea:	1b52      	subs	r2, r2, r5
 80044ec:	d420      	bmi.n	8004530 <_malloc_r+0xd0>
 80044ee:	2a0b      	cmp	r2, #11
 80044f0:	d917      	bls.n	8004522 <_malloc_r+0xc2>
 80044f2:	1961      	adds	r1, r4, r5
 80044f4:	42a3      	cmp	r3, r4
 80044f6:	6025      	str	r5, [r4, #0]
 80044f8:	bf18      	it	ne
 80044fa:	6059      	strne	r1, [r3, #4]
 80044fc:	6863      	ldr	r3, [r4, #4]
 80044fe:	bf08      	it	eq
 8004500:	f8c8 1000 	streq.w	r1, [r8]
 8004504:	5162      	str	r2, [r4, r5]
 8004506:	604b      	str	r3, [r1, #4]
 8004508:	4630      	mov	r0, r6
 800450a:	f000 f82f 	bl	800456c <__malloc_unlock>
 800450e:	f104 000b 	add.w	r0, r4, #11
 8004512:	1d23      	adds	r3, r4, #4
 8004514:	f020 0007 	bic.w	r0, r0, #7
 8004518:	1ac2      	subs	r2, r0, r3
 800451a:	bf1c      	itt	ne
 800451c:	1a1b      	subne	r3, r3, r0
 800451e:	50a3      	strne	r3, [r4, r2]
 8004520:	e7af      	b.n	8004482 <_malloc_r+0x22>
 8004522:	6862      	ldr	r2, [r4, #4]
 8004524:	42a3      	cmp	r3, r4
 8004526:	bf0c      	ite	eq
 8004528:	f8c8 2000 	streq.w	r2, [r8]
 800452c:	605a      	strne	r2, [r3, #4]
 800452e:	e7eb      	b.n	8004508 <_malloc_r+0xa8>
 8004530:	4623      	mov	r3, r4
 8004532:	6864      	ldr	r4, [r4, #4]
 8004534:	e7ae      	b.n	8004494 <_malloc_r+0x34>
 8004536:	463c      	mov	r4, r7
 8004538:	687f      	ldr	r7, [r7, #4]
 800453a:	e7b6      	b.n	80044aa <_malloc_r+0x4a>
 800453c:	461a      	mov	r2, r3
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	42a3      	cmp	r3, r4
 8004542:	d1fb      	bne.n	800453c <_malloc_r+0xdc>
 8004544:	2300      	movs	r3, #0
 8004546:	6053      	str	r3, [r2, #4]
 8004548:	e7de      	b.n	8004508 <_malloc_r+0xa8>
 800454a:	230c      	movs	r3, #12
 800454c:	6033      	str	r3, [r6, #0]
 800454e:	4630      	mov	r0, r6
 8004550:	f000 f80c 	bl	800456c <__malloc_unlock>
 8004554:	e794      	b.n	8004480 <_malloc_r+0x20>
 8004556:	6005      	str	r5, [r0, #0]
 8004558:	e7d6      	b.n	8004508 <_malloc_r+0xa8>
 800455a:	bf00      	nop
 800455c:	20000280 	.word	0x20000280

08004560 <__malloc_lock>:
 8004560:	4801      	ldr	r0, [pc, #4]	@ (8004568 <__malloc_lock+0x8>)
 8004562:	f7ff bf0f 	b.w	8004384 <__retarget_lock_acquire_recursive>
 8004566:	bf00      	nop
 8004568:	20000278 	.word	0x20000278

0800456c <__malloc_unlock>:
 800456c:	4801      	ldr	r0, [pc, #4]	@ (8004574 <__malloc_unlock+0x8>)
 800456e:	f7ff bf0a 	b.w	8004386 <__retarget_lock_release_recursive>
 8004572:	bf00      	nop
 8004574:	20000278 	.word	0x20000278

08004578 <__ssputs_r>:
 8004578:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800457c:	688e      	ldr	r6, [r1, #8]
 800457e:	461f      	mov	r7, r3
 8004580:	42be      	cmp	r6, r7
 8004582:	680b      	ldr	r3, [r1, #0]
 8004584:	4682      	mov	sl, r0
 8004586:	460c      	mov	r4, r1
 8004588:	4690      	mov	r8, r2
 800458a:	d82d      	bhi.n	80045e8 <__ssputs_r+0x70>
 800458c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004590:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004594:	d026      	beq.n	80045e4 <__ssputs_r+0x6c>
 8004596:	6965      	ldr	r5, [r4, #20]
 8004598:	6909      	ldr	r1, [r1, #16]
 800459a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800459e:	eba3 0901 	sub.w	r9, r3, r1
 80045a2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80045a6:	1c7b      	adds	r3, r7, #1
 80045a8:	444b      	add	r3, r9
 80045aa:	106d      	asrs	r5, r5, #1
 80045ac:	429d      	cmp	r5, r3
 80045ae:	bf38      	it	cc
 80045b0:	461d      	movcc	r5, r3
 80045b2:	0553      	lsls	r3, r2, #21
 80045b4:	d527      	bpl.n	8004606 <__ssputs_r+0x8e>
 80045b6:	4629      	mov	r1, r5
 80045b8:	f7ff ff52 	bl	8004460 <_malloc_r>
 80045bc:	4606      	mov	r6, r0
 80045be:	b360      	cbz	r0, 800461a <__ssputs_r+0xa2>
 80045c0:	6921      	ldr	r1, [r4, #16]
 80045c2:	464a      	mov	r2, r9
 80045c4:	f000 fae6 	bl	8004b94 <memcpy>
 80045c8:	89a3      	ldrh	r3, [r4, #12]
 80045ca:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80045ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80045d2:	81a3      	strh	r3, [r4, #12]
 80045d4:	6126      	str	r6, [r4, #16]
 80045d6:	6165      	str	r5, [r4, #20]
 80045d8:	444e      	add	r6, r9
 80045da:	eba5 0509 	sub.w	r5, r5, r9
 80045de:	6026      	str	r6, [r4, #0]
 80045e0:	60a5      	str	r5, [r4, #8]
 80045e2:	463e      	mov	r6, r7
 80045e4:	42be      	cmp	r6, r7
 80045e6:	d900      	bls.n	80045ea <__ssputs_r+0x72>
 80045e8:	463e      	mov	r6, r7
 80045ea:	6820      	ldr	r0, [r4, #0]
 80045ec:	4632      	mov	r2, r6
 80045ee:	4641      	mov	r1, r8
 80045f0:	f000 faa6 	bl	8004b40 <memmove>
 80045f4:	68a3      	ldr	r3, [r4, #8]
 80045f6:	1b9b      	subs	r3, r3, r6
 80045f8:	60a3      	str	r3, [r4, #8]
 80045fa:	6823      	ldr	r3, [r4, #0]
 80045fc:	4433      	add	r3, r6
 80045fe:	6023      	str	r3, [r4, #0]
 8004600:	2000      	movs	r0, #0
 8004602:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004606:	462a      	mov	r2, r5
 8004608:	f000 fad2 	bl	8004bb0 <_realloc_r>
 800460c:	4606      	mov	r6, r0
 800460e:	2800      	cmp	r0, #0
 8004610:	d1e0      	bne.n	80045d4 <__ssputs_r+0x5c>
 8004612:	6921      	ldr	r1, [r4, #16]
 8004614:	4650      	mov	r0, sl
 8004616:	f7ff feb7 	bl	8004388 <_free_r>
 800461a:	230c      	movs	r3, #12
 800461c:	f8ca 3000 	str.w	r3, [sl]
 8004620:	89a3      	ldrh	r3, [r4, #12]
 8004622:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004626:	81a3      	strh	r3, [r4, #12]
 8004628:	f04f 30ff 	mov.w	r0, #4294967295
 800462c:	e7e9      	b.n	8004602 <__ssputs_r+0x8a>
	...

08004630 <_svfiprintf_r>:
 8004630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004634:	4698      	mov	r8, r3
 8004636:	898b      	ldrh	r3, [r1, #12]
 8004638:	061b      	lsls	r3, r3, #24
 800463a:	b09d      	sub	sp, #116	@ 0x74
 800463c:	4607      	mov	r7, r0
 800463e:	460d      	mov	r5, r1
 8004640:	4614      	mov	r4, r2
 8004642:	d510      	bpl.n	8004666 <_svfiprintf_r+0x36>
 8004644:	690b      	ldr	r3, [r1, #16]
 8004646:	b973      	cbnz	r3, 8004666 <_svfiprintf_r+0x36>
 8004648:	2140      	movs	r1, #64	@ 0x40
 800464a:	f7ff ff09 	bl	8004460 <_malloc_r>
 800464e:	6028      	str	r0, [r5, #0]
 8004650:	6128      	str	r0, [r5, #16]
 8004652:	b930      	cbnz	r0, 8004662 <_svfiprintf_r+0x32>
 8004654:	230c      	movs	r3, #12
 8004656:	603b      	str	r3, [r7, #0]
 8004658:	f04f 30ff 	mov.w	r0, #4294967295
 800465c:	b01d      	add	sp, #116	@ 0x74
 800465e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004662:	2340      	movs	r3, #64	@ 0x40
 8004664:	616b      	str	r3, [r5, #20]
 8004666:	2300      	movs	r3, #0
 8004668:	9309      	str	r3, [sp, #36]	@ 0x24
 800466a:	2320      	movs	r3, #32
 800466c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004670:	f8cd 800c 	str.w	r8, [sp, #12]
 8004674:	2330      	movs	r3, #48	@ 0x30
 8004676:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004814 <_svfiprintf_r+0x1e4>
 800467a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800467e:	f04f 0901 	mov.w	r9, #1
 8004682:	4623      	mov	r3, r4
 8004684:	469a      	mov	sl, r3
 8004686:	f813 2b01 	ldrb.w	r2, [r3], #1
 800468a:	b10a      	cbz	r2, 8004690 <_svfiprintf_r+0x60>
 800468c:	2a25      	cmp	r2, #37	@ 0x25
 800468e:	d1f9      	bne.n	8004684 <_svfiprintf_r+0x54>
 8004690:	ebba 0b04 	subs.w	fp, sl, r4
 8004694:	d00b      	beq.n	80046ae <_svfiprintf_r+0x7e>
 8004696:	465b      	mov	r3, fp
 8004698:	4622      	mov	r2, r4
 800469a:	4629      	mov	r1, r5
 800469c:	4638      	mov	r0, r7
 800469e:	f7ff ff6b 	bl	8004578 <__ssputs_r>
 80046a2:	3001      	adds	r0, #1
 80046a4:	f000 80a7 	beq.w	80047f6 <_svfiprintf_r+0x1c6>
 80046a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80046aa:	445a      	add	r2, fp
 80046ac:	9209      	str	r2, [sp, #36]	@ 0x24
 80046ae:	f89a 3000 	ldrb.w	r3, [sl]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	f000 809f 	beq.w	80047f6 <_svfiprintf_r+0x1c6>
 80046b8:	2300      	movs	r3, #0
 80046ba:	f04f 32ff 	mov.w	r2, #4294967295
 80046be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80046c2:	f10a 0a01 	add.w	sl, sl, #1
 80046c6:	9304      	str	r3, [sp, #16]
 80046c8:	9307      	str	r3, [sp, #28]
 80046ca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80046ce:	931a      	str	r3, [sp, #104]	@ 0x68
 80046d0:	4654      	mov	r4, sl
 80046d2:	2205      	movs	r2, #5
 80046d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80046d8:	484e      	ldr	r0, [pc, #312]	@ (8004814 <_svfiprintf_r+0x1e4>)
 80046da:	f7fb fd91 	bl	8000200 <memchr>
 80046de:	9a04      	ldr	r2, [sp, #16]
 80046e0:	b9d8      	cbnz	r0, 800471a <_svfiprintf_r+0xea>
 80046e2:	06d0      	lsls	r0, r2, #27
 80046e4:	bf44      	itt	mi
 80046e6:	2320      	movmi	r3, #32
 80046e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80046ec:	0711      	lsls	r1, r2, #28
 80046ee:	bf44      	itt	mi
 80046f0:	232b      	movmi	r3, #43	@ 0x2b
 80046f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80046f6:	f89a 3000 	ldrb.w	r3, [sl]
 80046fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80046fc:	d015      	beq.n	800472a <_svfiprintf_r+0xfa>
 80046fe:	9a07      	ldr	r2, [sp, #28]
 8004700:	4654      	mov	r4, sl
 8004702:	2000      	movs	r0, #0
 8004704:	f04f 0c0a 	mov.w	ip, #10
 8004708:	4621      	mov	r1, r4
 800470a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800470e:	3b30      	subs	r3, #48	@ 0x30
 8004710:	2b09      	cmp	r3, #9
 8004712:	d94b      	bls.n	80047ac <_svfiprintf_r+0x17c>
 8004714:	b1b0      	cbz	r0, 8004744 <_svfiprintf_r+0x114>
 8004716:	9207      	str	r2, [sp, #28]
 8004718:	e014      	b.n	8004744 <_svfiprintf_r+0x114>
 800471a:	eba0 0308 	sub.w	r3, r0, r8
 800471e:	fa09 f303 	lsl.w	r3, r9, r3
 8004722:	4313      	orrs	r3, r2
 8004724:	9304      	str	r3, [sp, #16]
 8004726:	46a2      	mov	sl, r4
 8004728:	e7d2      	b.n	80046d0 <_svfiprintf_r+0xa0>
 800472a:	9b03      	ldr	r3, [sp, #12]
 800472c:	1d19      	adds	r1, r3, #4
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	9103      	str	r1, [sp, #12]
 8004732:	2b00      	cmp	r3, #0
 8004734:	bfbb      	ittet	lt
 8004736:	425b      	neglt	r3, r3
 8004738:	f042 0202 	orrlt.w	r2, r2, #2
 800473c:	9307      	strge	r3, [sp, #28]
 800473e:	9307      	strlt	r3, [sp, #28]
 8004740:	bfb8      	it	lt
 8004742:	9204      	strlt	r2, [sp, #16]
 8004744:	7823      	ldrb	r3, [r4, #0]
 8004746:	2b2e      	cmp	r3, #46	@ 0x2e
 8004748:	d10a      	bne.n	8004760 <_svfiprintf_r+0x130>
 800474a:	7863      	ldrb	r3, [r4, #1]
 800474c:	2b2a      	cmp	r3, #42	@ 0x2a
 800474e:	d132      	bne.n	80047b6 <_svfiprintf_r+0x186>
 8004750:	9b03      	ldr	r3, [sp, #12]
 8004752:	1d1a      	adds	r2, r3, #4
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	9203      	str	r2, [sp, #12]
 8004758:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800475c:	3402      	adds	r4, #2
 800475e:	9305      	str	r3, [sp, #20]
 8004760:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004824 <_svfiprintf_r+0x1f4>
 8004764:	7821      	ldrb	r1, [r4, #0]
 8004766:	2203      	movs	r2, #3
 8004768:	4650      	mov	r0, sl
 800476a:	f7fb fd49 	bl	8000200 <memchr>
 800476e:	b138      	cbz	r0, 8004780 <_svfiprintf_r+0x150>
 8004770:	9b04      	ldr	r3, [sp, #16]
 8004772:	eba0 000a 	sub.w	r0, r0, sl
 8004776:	2240      	movs	r2, #64	@ 0x40
 8004778:	4082      	lsls	r2, r0
 800477a:	4313      	orrs	r3, r2
 800477c:	3401      	adds	r4, #1
 800477e:	9304      	str	r3, [sp, #16]
 8004780:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004784:	4824      	ldr	r0, [pc, #144]	@ (8004818 <_svfiprintf_r+0x1e8>)
 8004786:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800478a:	2206      	movs	r2, #6
 800478c:	f7fb fd38 	bl	8000200 <memchr>
 8004790:	2800      	cmp	r0, #0
 8004792:	d036      	beq.n	8004802 <_svfiprintf_r+0x1d2>
 8004794:	4b21      	ldr	r3, [pc, #132]	@ (800481c <_svfiprintf_r+0x1ec>)
 8004796:	bb1b      	cbnz	r3, 80047e0 <_svfiprintf_r+0x1b0>
 8004798:	9b03      	ldr	r3, [sp, #12]
 800479a:	3307      	adds	r3, #7
 800479c:	f023 0307 	bic.w	r3, r3, #7
 80047a0:	3308      	adds	r3, #8
 80047a2:	9303      	str	r3, [sp, #12]
 80047a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80047a6:	4433      	add	r3, r6
 80047a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80047aa:	e76a      	b.n	8004682 <_svfiprintf_r+0x52>
 80047ac:	fb0c 3202 	mla	r2, ip, r2, r3
 80047b0:	460c      	mov	r4, r1
 80047b2:	2001      	movs	r0, #1
 80047b4:	e7a8      	b.n	8004708 <_svfiprintf_r+0xd8>
 80047b6:	2300      	movs	r3, #0
 80047b8:	3401      	adds	r4, #1
 80047ba:	9305      	str	r3, [sp, #20]
 80047bc:	4619      	mov	r1, r3
 80047be:	f04f 0c0a 	mov.w	ip, #10
 80047c2:	4620      	mov	r0, r4
 80047c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80047c8:	3a30      	subs	r2, #48	@ 0x30
 80047ca:	2a09      	cmp	r2, #9
 80047cc:	d903      	bls.n	80047d6 <_svfiprintf_r+0x1a6>
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d0c6      	beq.n	8004760 <_svfiprintf_r+0x130>
 80047d2:	9105      	str	r1, [sp, #20]
 80047d4:	e7c4      	b.n	8004760 <_svfiprintf_r+0x130>
 80047d6:	fb0c 2101 	mla	r1, ip, r1, r2
 80047da:	4604      	mov	r4, r0
 80047dc:	2301      	movs	r3, #1
 80047de:	e7f0      	b.n	80047c2 <_svfiprintf_r+0x192>
 80047e0:	ab03      	add	r3, sp, #12
 80047e2:	9300      	str	r3, [sp, #0]
 80047e4:	462a      	mov	r2, r5
 80047e6:	4b0e      	ldr	r3, [pc, #56]	@ (8004820 <_svfiprintf_r+0x1f0>)
 80047e8:	a904      	add	r1, sp, #16
 80047ea:	4638      	mov	r0, r7
 80047ec:	f3af 8000 	nop.w
 80047f0:	1c42      	adds	r2, r0, #1
 80047f2:	4606      	mov	r6, r0
 80047f4:	d1d6      	bne.n	80047a4 <_svfiprintf_r+0x174>
 80047f6:	89ab      	ldrh	r3, [r5, #12]
 80047f8:	065b      	lsls	r3, r3, #25
 80047fa:	f53f af2d 	bmi.w	8004658 <_svfiprintf_r+0x28>
 80047fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004800:	e72c      	b.n	800465c <_svfiprintf_r+0x2c>
 8004802:	ab03      	add	r3, sp, #12
 8004804:	9300      	str	r3, [sp, #0]
 8004806:	462a      	mov	r2, r5
 8004808:	4b05      	ldr	r3, [pc, #20]	@ (8004820 <_svfiprintf_r+0x1f0>)
 800480a:	a904      	add	r1, sp, #16
 800480c:	4638      	mov	r0, r7
 800480e:	f000 f879 	bl	8004904 <_printf_i>
 8004812:	e7ed      	b.n	80047f0 <_svfiprintf_r+0x1c0>
 8004814:	08004f9c 	.word	0x08004f9c
 8004818:	08004fa6 	.word	0x08004fa6
 800481c:	00000000 	.word	0x00000000
 8004820:	08004579 	.word	0x08004579
 8004824:	08004fa2 	.word	0x08004fa2

08004828 <_printf_common>:
 8004828:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800482c:	4616      	mov	r6, r2
 800482e:	4698      	mov	r8, r3
 8004830:	688a      	ldr	r2, [r1, #8]
 8004832:	690b      	ldr	r3, [r1, #16]
 8004834:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004838:	4293      	cmp	r3, r2
 800483a:	bfb8      	it	lt
 800483c:	4613      	movlt	r3, r2
 800483e:	6033      	str	r3, [r6, #0]
 8004840:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004844:	4607      	mov	r7, r0
 8004846:	460c      	mov	r4, r1
 8004848:	b10a      	cbz	r2, 800484e <_printf_common+0x26>
 800484a:	3301      	adds	r3, #1
 800484c:	6033      	str	r3, [r6, #0]
 800484e:	6823      	ldr	r3, [r4, #0]
 8004850:	0699      	lsls	r1, r3, #26
 8004852:	bf42      	ittt	mi
 8004854:	6833      	ldrmi	r3, [r6, #0]
 8004856:	3302      	addmi	r3, #2
 8004858:	6033      	strmi	r3, [r6, #0]
 800485a:	6825      	ldr	r5, [r4, #0]
 800485c:	f015 0506 	ands.w	r5, r5, #6
 8004860:	d106      	bne.n	8004870 <_printf_common+0x48>
 8004862:	f104 0a19 	add.w	sl, r4, #25
 8004866:	68e3      	ldr	r3, [r4, #12]
 8004868:	6832      	ldr	r2, [r6, #0]
 800486a:	1a9b      	subs	r3, r3, r2
 800486c:	42ab      	cmp	r3, r5
 800486e:	dc26      	bgt.n	80048be <_printf_common+0x96>
 8004870:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004874:	6822      	ldr	r2, [r4, #0]
 8004876:	3b00      	subs	r3, #0
 8004878:	bf18      	it	ne
 800487a:	2301      	movne	r3, #1
 800487c:	0692      	lsls	r2, r2, #26
 800487e:	d42b      	bmi.n	80048d8 <_printf_common+0xb0>
 8004880:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004884:	4641      	mov	r1, r8
 8004886:	4638      	mov	r0, r7
 8004888:	47c8      	blx	r9
 800488a:	3001      	adds	r0, #1
 800488c:	d01e      	beq.n	80048cc <_printf_common+0xa4>
 800488e:	6823      	ldr	r3, [r4, #0]
 8004890:	6922      	ldr	r2, [r4, #16]
 8004892:	f003 0306 	and.w	r3, r3, #6
 8004896:	2b04      	cmp	r3, #4
 8004898:	bf02      	ittt	eq
 800489a:	68e5      	ldreq	r5, [r4, #12]
 800489c:	6833      	ldreq	r3, [r6, #0]
 800489e:	1aed      	subeq	r5, r5, r3
 80048a0:	68a3      	ldr	r3, [r4, #8]
 80048a2:	bf0c      	ite	eq
 80048a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80048a8:	2500      	movne	r5, #0
 80048aa:	4293      	cmp	r3, r2
 80048ac:	bfc4      	itt	gt
 80048ae:	1a9b      	subgt	r3, r3, r2
 80048b0:	18ed      	addgt	r5, r5, r3
 80048b2:	2600      	movs	r6, #0
 80048b4:	341a      	adds	r4, #26
 80048b6:	42b5      	cmp	r5, r6
 80048b8:	d11a      	bne.n	80048f0 <_printf_common+0xc8>
 80048ba:	2000      	movs	r0, #0
 80048bc:	e008      	b.n	80048d0 <_printf_common+0xa8>
 80048be:	2301      	movs	r3, #1
 80048c0:	4652      	mov	r2, sl
 80048c2:	4641      	mov	r1, r8
 80048c4:	4638      	mov	r0, r7
 80048c6:	47c8      	blx	r9
 80048c8:	3001      	adds	r0, #1
 80048ca:	d103      	bne.n	80048d4 <_printf_common+0xac>
 80048cc:	f04f 30ff 	mov.w	r0, #4294967295
 80048d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048d4:	3501      	adds	r5, #1
 80048d6:	e7c6      	b.n	8004866 <_printf_common+0x3e>
 80048d8:	18e1      	adds	r1, r4, r3
 80048da:	1c5a      	adds	r2, r3, #1
 80048dc:	2030      	movs	r0, #48	@ 0x30
 80048de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80048e2:	4422      	add	r2, r4
 80048e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80048e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80048ec:	3302      	adds	r3, #2
 80048ee:	e7c7      	b.n	8004880 <_printf_common+0x58>
 80048f0:	2301      	movs	r3, #1
 80048f2:	4622      	mov	r2, r4
 80048f4:	4641      	mov	r1, r8
 80048f6:	4638      	mov	r0, r7
 80048f8:	47c8      	blx	r9
 80048fa:	3001      	adds	r0, #1
 80048fc:	d0e6      	beq.n	80048cc <_printf_common+0xa4>
 80048fe:	3601      	adds	r6, #1
 8004900:	e7d9      	b.n	80048b6 <_printf_common+0x8e>
	...

08004904 <_printf_i>:
 8004904:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004908:	7e0f      	ldrb	r7, [r1, #24]
 800490a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800490c:	2f78      	cmp	r7, #120	@ 0x78
 800490e:	4691      	mov	r9, r2
 8004910:	4680      	mov	r8, r0
 8004912:	460c      	mov	r4, r1
 8004914:	469a      	mov	sl, r3
 8004916:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800491a:	d807      	bhi.n	800492c <_printf_i+0x28>
 800491c:	2f62      	cmp	r7, #98	@ 0x62
 800491e:	d80a      	bhi.n	8004936 <_printf_i+0x32>
 8004920:	2f00      	cmp	r7, #0
 8004922:	f000 80d1 	beq.w	8004ac8 <_printf_i+0x1c4>
 8004926:	2f58      	cmp	r7, #88	@ 0x58
 8004928:	f000 80b8 	beq.w	8004a9c <_printf_i+0x198>
 800492c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004930:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004934:	e03a      	b.n	80049ac <_printf_i+0xa8>
 8004936:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800493a:	2b15      	cmp	r3, #21
 800493c:	d8f6      	bhi.n	800492c <_printf_i+0x28>
 800493e:	a101      	add	r1, pc, #4	@ (adr r1, 8004944 <_printf_i+0x40>)
 8004940:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004944:	0800499d 	.word	0x0800499d
 8004948:	080049b1 	.word	0x080049b1
 800494c:	0800492d 	.word	0x0800492d
 8004950:	0800492d 	.word	0x0800492d
 8004954:	0800492d 	.word	0x0800492d
 8004958:	0800492d 	.word	0x0800492d
 800495c:	080049b1 	.word	0x080049b1
 8004960:	0800492d 	.word	0x0800492d
 8004964:	0800492d 	.word	0x0800492d
 8004968:	0800492d 	.word	0x0800492d
 800496c:	0800492d 	.word	0x0800492d
 8004970:	08004aaf 	.word	0x08004aaf
 8004974:	080049db 	.word	0x080049db
 8004978:	08004a69 	.word	0x08004a69
 800497c:	0800492d 	.word	0x0800492d
 8004980:	0800492d 	.word	0x0800492d
 8004984:	08004ad1 	.word	0x08004ad1
 8004988:	0800492d 	.word	0x0800492d
 800498c:	080049db 	.word	0x080049db
 8004990:	0800492d 	.word	0x0800492d
 8004994:	0800492d 	.word	0x0800492d
 8004998:	08004a71 	.word	0x08004a71
 800499c:	6833      	ldr	r3, [r6, #0]
 800499e:	1d1a      	adds	r2, r3, #4
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	6032      	str	r2, [r6, #0]
 80049a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80049a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80049ac:	2301      	movs	r3, #1
 80049ae:	e09c      	b.n	8004aea <_printf_i+0x1e6>
 80049b0:	6833      	ldr	r3, [r6, #0]
 80049b2:	6820      	ldr	r0, [r4, #0]
 80049b4:	1d19      	adds	r1, r3, #4
 80049b6:	6031      	str	r1, [r6, #0]
 80049b8:	0606      	lsls	r6, r0, #24
 80049ba:	d501      	bpl.n	80049c0 <_printf_i+0xbc>
 80049bc:	681d      	ldr	r5, [r3, #0]
 80049be:	e003      	b.n	80049c8 <_printf_i+0xc4>
 80049c0:	0645      	lsls	r5, r0, #25
 80049c2:	d5fb      	bpl.n	80049bc <_printf_i+0xb8>
 80049c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80049c8:	2d00      	cmp	r5, #0
 80049ca:	da03      	bge.n	80049d4 <_printf_i+0xd0>
 80049cc:	232d      	movs	r3, #45	@ 0x2d
 80049ce:	426d      	negs	r5, r5
 80049d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80049d4:	4858      	ldr	r0, [pc, #352]	@ (8004b38 <_printf_i+0x234>)
 80049d6:	230a      	movs	r3, #10
 80049d8:	e011      	b.n	80049fe <_printf_i+0xfa>
 80049da:	6821      	ldr	r1, [r4, #0]
 80049dc:	6833      	ldr	r3, [r6, #0]
 80049de:	0608      	lsls	r0, r1, #24
 80049e0:	f853 5b04 	ldr.w	r5, [r3], #4
 80049e4:	d402      	bmi.n	80049ec <_printf_i+0xe8>
 80049e6:	0649      	lsls	r1, r1, #25
 80049e8:	bf48      	it	mi
 80049ea:	b2ad      	uxthmi	r5, r5
 80049ec:	2f6f      	cmp	r7, #111	@ 0x6f
 80049ee:	4852      	ldr	r0, [pc, #328]	@ (8004b38 <_printf_i+0x234>)
 80049f0:	6033      	str	r3, [r6, #0]
 80049f2:	bf14      	ite	ne
 80049f4:	230a      	movne	r3, #10
 80049f6:	2308      	moveq	r3, #8
 80049f8:	2100      	movs	r1, #0
 80049fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80049fe:	6866      	ldr	r6, [r4, #4]
 8004a00:	60a6      	str	r6, [r4, #8]
 8004a02:	2e00      	cmp	r6, #0
 8004a04:	db05      	blt.n	8004a12 <_printf_i+0x10e>
 8004a06:	6821      	ldr	r1, [r4, #0]
 8004a08:	432e      	orrs	r6, r5
 8004a0a:	f021 0104 	bic.w	r1, r1, #4
 8004a0e:	6021      	str	r1, [r4, #0]
 8004a10:	d04b      	beq.n	8004aaa <_printf_i+0x1a6>
 8004a12:	4616      	mov	r6, r2
 8004a14:	fbb5 f1f3 	udiv	r1, r5, r3
 8004a18:	fb03 5711 	mls	r7, r3, r1, r5
 8004a1c:	5dc7      	ldrb	r7, [r0, r7]
 8004a1e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004a22:	462f      	mov	r7, r5
 8004a24:	42bb      	cmp	r3, r7
 8004a26:	460d      	mov	r5, r1
 8004a28:	d9f4      	bls.n	8004a14 <_printf_i+0x110>
 8004a2a:	2b08      	cmp	r3, #8
 8004a2c:	d10b      	bne.n	8004a46 <_printf_i+0x142>
 8004a2e:	6823      	ldr	r3, [r4, #0]
 8004a30:	07df      	lsls	r7, r3, #31
 8004a32:	d508      	bpl.n	8004a46 <_printf_i+0x142>
 8004a34:	6923      	ldr	r3, [r4, #16]
 8004a36:	6861      	ldr	r1, [r4, #4]
 8004a38:	4299      	cmp	r1, r3
 8004a3a:	bfde      	ittt	le
 8004a3c:	2330      	movle	r3, #48	@ 0x30
 8004a3e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004a42:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004a46:	1b92      	subs	r2, r2, r6
 8004a48:	6122      	str	r2, [r4, #16]
 8004a4a:	f8cd a000 	str.w	sl, [sp]
 8004a4e:	464b      	mov	r3, r9
 8004a50:	aa03      	add	r2, sp, #12
 8004a52:	4621      	mov	r1, r4
 8004a54:	4640      	mov	r0, r8
 8004a56:	f7ff fee7 	bl	8004828 <_printf_common>
 8004a5a:	3001      	adds	r0, #1
 8004a5c:	d14a      	bne.n	8004af4 <_printf_i+0x1f0>
 8004a5e:	f04f 30ff 	mov.w	r0, #4294967295
 8004a62:	b004      	add	sp, #16
 8004a64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a68:	6823      	ldr	r3, [r4, #0]
 8004a6a:	f043 0320 	orr.w	r3, r3, #32
 8004a6e:	6023      	str	r3, [r4, #0]
 8004a70:	4832      	ldr	r0, [pc, #200]	@ (8004b3c <_printf_i+0x238>)
 8004a72:	2778      	movs	r7, #120	@ 0x78
 8004a74:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004a78:	6823      	ldr	r3, [r4, #0]
 8004a7a:	6831      	ldr	r1, [r6, #0]
 8004a7c:	061f      	lsls	r7, r3, #24
 8004a7e:	f851 5b04 	ldr.w	r5, [r1], #4
 8004a82:	d402      	bmi.n	8004a8a <_printf_i+0x186>
 8004a84:	065f      	lsls	r7, r3, #25
 8004a86:	bf48      	it	mi
 8004a88:	b2ad      	uxthmi	r5, r5
 8004a8a:	6031      	str	r1, [r6, #0]
 8004a8c:	07d9      	lsls	r1, r3, #31
 8004a8e:	bf44      	itt	mi
 8004a90:	f043 0320 	orrmi.w	r3, r3, #32
 8004a94:	6023      	strmi	r3, [r4, #0]
 8004a96:	b11d      	cbz	r5, 8004aa0 <_printf_i+0x19c>
 8004a98:	2310      	movs	r3, #16
 8004a9a:	e7ad      	b.n	80049f8 <_printf_i+0xf4>
 8004a9c:	4826      	ldr	r0, [pc, #152]	@ (8004b38 <_printf_i+0x234>)
 8004a9e:	e7e9      	b.n	8004a74 <_printf_i+0x170>
 8004aa0:	6823      	ldr	r3, [r4, #0]
 8004aa2:	f023 0320 	bic.w	r3, r3, #32
 8004aa6:	6023      	str	r3, [r4, #0]
 8004aa8:	e7f6      	b.n	8004a98 <_printf_i+0x194>
 8004aaa:	4616      	mov	r6, r2
 8004aac:	e7bd      	b.n	8004a2a <_printf_i+0x126>
 8004aae:	6833      	ldr	r3, [r6, #0]
 8004ab0:	6825      	ldr	r5, [r4, #0]
 8004ab2:	6961      	ldr	r1, [r4, #20]
 8004ab4:	1d18      	adds	r0, r3, #4
 8004ab6:	6030      	str	r0, [r6, #0]
 8004ab8:	062e      	lsls	r6, r5, #24
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	d501      	bpl.n	8004ac2 <_printf_i+0x1be>
 8004abe:	6019      	str	r1, [r3, #0]
 8004ac0:	e002      	b.n	8004ac8 <_printf_i+0x1c4>
 8004ac2:	0668      	lsls	r0, r5, #25
 8004ac4:	d5fb      	bpl.n	8004abe <_printf_i+0x1ba>
 8004ac6:	8019      	strh	r1, [r3, #0]
 8004ac8:	2300      	movs	r3, #0
 8004aca:	6123      	str	r3, [r4, #16]
 8004acc:	4616      	mov	r6, r2
 8004ace:	e7bc      	b.n	8004a4a <_printf_i+0x146>
 8004ad0:	6833      	ldr	r3, [r6, #0]
 8004ad2:	1d1a      	adds	r2, r3, #4
 8004ad4:	6032      	str	r2, [r6, #0]
 8004ad6:	681e      	ldr	r6, [r3, #0]
 8004ad8:	6862      	ldr	r2, [r4, #4]
 8004ada:	2100      	movs	r1, #0
 8004adc:	4630      	mov	r0, r6
 8004ade:	f7fb fb8f 	bl	8000200 <memchr>
 8004ae2:	b108      	cbz	r0, 8004ae8 <_printf_i+0x1e4>
 8004ae4:	1b80      	subs	r0, r0, r6
 8004ae6:	6060      	str	r0, [r4, #4]
 8004ae8:	6863      	ldr	r3, [r4, #4]
 8004aea:	6123      	str	r3, [r4, #16]
 8004aec:	2300      	movs	r3, #0
 8004aee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004af2:	e7aa      	b.n	8004a4a <_printf_i+0x146>
 8004af4:	6923      	ldr	r3, [r4, #16]
 8004af6:	4632      	mov	r2, r6
 8004af8:	4649      	mov	r1, r9
 8004afa:	4640      	mov	r0, r8
 8004afc:	47d0      	blx	sl
 8004afe:	3001      	adds	r0, #1
 8004b00:	d0ad      	beq.n	8004a5e <_printf_i+0x15a>
 8004b02:	6823      	ldr	r3, [r4, #0]
 8004b04:	079b      	lsls	r3, r3, #30
 8004b06:	d413      	bmi.n	8004b30 <_printf_i+0x22c>
 8004b08:	68e0      	ldr	r0, [r4, #12]
 8004b0a:	9b03      	ldr	r3, [sp, #12]
 8004b0c:	4298      	cmp	r0, r3
 8004b0e:	bfb8      	it	lt
 8004b10:	4618      	movlt	r0, r3
 8004b12:	e7a6      	b.n	8004a62 <_printf_i+0x15e>
 8004b14:	2301      	movs	r3, #1
 8004b16:	4632      	mov	r2, r6
 8004b18:	4649      	mov	r1, r9
 8004b1a:	4640      	mov	r0, r8
 8004b1c:	47d0      	blx	sl
 8004b1e:	3001      	adds	r0, #1
 8004b20:	d09d      	beq.n	8004a5e <_printf_i+0x15a>
 8004b22:	3501      	adds	r5, #1
 8004b24:	68e3      	ldr	r3, [r4, #12]
 8004b26:	9903      	ldr	r1, [sp, #12]
 8004b28:	1a5b      	subs	r3, r3, r1
 8004b2a:	42ab      	cmp	r3, r5
 8004b2c:	dcf2      	bgt.n	8004b14 <_printf_i+0x210>
 8004b2e:	e7eb      	b.n	8004b08 <_printf_i+0x204>
 8004b30:	2500      	movs	r5, #0
 8004b32:	f104 0619 	add.w	r6, r4, #25
 8004b36:	e7f5      	b.n	8004b24 <_printf_i+0x220>
 8004b38:	08004fad 	.word	0x08004fad
 8004b3c:	08004fbe 	.word	0x08004fbe

08004b40 <memmove>:
 8004b40:	4288      	cmp	r0, r1
 8004b42:	b510      	push	{r4, lr}
 8004b44:	eb01 0402 	add.w	r4, r1, r2
 8004b48:	d902      	bls.n	8004b50 <memmove+0x10>
 8004b4a:	4284      	cmp	r4, r0
 8004b4c:	4623      	mov	r3, r4
 8004b4e:	d807      	bhi.n	8004b60 <memmove+0x20>
 8004b50:	1e43      	subs	r3, r0, #1
 8004b52:	42a1      	cmp	r1, r4
 8004b54:	d008      	beq.n	8004b68 <memmove+0x28>
 8004b56:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004b5a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004b5e:	e7f8      	b.n	8004b52 <memmove+0x12>
 8004b60:	4402      	add	r2, r0
 8004b62:	4601      	mov	r1, r0
 8004b64:	428a      	cmp	r2, r1
 8004b66:	d100      	bne.n	8004b6a <memmove+0x2a>
 8004b68:	bd10      	pop	{r4, pc}
 8004b6a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004b6e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004b72:	e7f7      	b.n	8004b64 <memmove+0x24>

08004b74 <_sbrk_r>:
 8004b74:	b538      	push	{r3, r4, r5, lr}
 8004b76:	4d06      	ldr	r5, [pc, #24]	@ (8004b90 <_sbrk_r+0x1c>)
 8004b78:	2300      	movs	r3, #0
 8004b7a:	4604      	mov	r4, r0
 8004b7c:	4608      	mov	r0, r1
 8004b7e:	602b      	str	r3, [r5, #0]
 8004b80:	f7fc fe48 	bl	8001814 <_sbrk>
 8004b84:	1c43      	adds	r3, r0, #1
 8004b86:	d102      	bne.n	8004b8e <_sbrk_r+0x1a>
 8004b88:	682b      	ldr	r3, [r5, #0]
 8004b8a:	b103      	cbz	r3, 8004b8e <_sbrk_r+0x1a>
 8004b8c:	6023      	str	r3, [r4, #0]
 8004b8e:	bd38      	pop	{r3, r4, r5, pc}
 8004b90:	20000274 	.word	0x20000274

08004b94 <memcpy>:
 8004b94:	440a      	add	r2, r1
 8004b96:	4291      	cmp	r1, r2
 8004b98:	f100 33ff 	add.w	r3, r0, #4294967295
 8004b9c:	d100      	bne.n	8004ba0 <memcpy+0xc>
 8004b9e:	4770      	bx	lr
 8004ba0:	b510      	push	{r4, lr}
 8004ba2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004ba6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004baa:	4291      	cmp	r1, r2
 8004bac:	d1f9      	bne.n	8004ba2 <memcpy+0xe>
 8004bae:	bd10      	pop	{r4, pc}

08004bb0 <_realloc_r>:
 8004bb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004bb4:	4607      	mov	r7, r0
 8004bb6:	4614      	mov	r4, r2
 8004bb8:	460d      	mov	r5, r1
 8004bba:	b921      	cbnz	r1, 8004bc6 <_realloc_r+0x16>
 8004bbc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004bc0:	4611      	mov	r1, r2
 8004bc2:	f7ff bc4d 	b.w	8004460 <_malloc_r>
 8004bc6:	b92a      	cbnz	r2, 8004bd4 <_realloc_r+0x24>
 8004bc8:	f7ff fbde 	bl	8004388 <_free_r>
 8004bcc:	4625      	mov	r5, r4
 8004bce:	4628      	mov	r0, r5
 8004bd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004bd4:	f000 f81a 	bl	8004c0c <_malloc_usable_size_r>
 8004bd8:	4284      	cmp	r4, r0
 8004bda:	4606      	mov	r6, r0
 8004bdc:	d802      	bhi.n	8004be4 <_realloc_r+0x34>
 8004bde:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004be2:	d8f4      	bhi.n	8004bce <_realloc_r+0x1e>
 8004be4:	4621      	mov	r1, r4
 8004be6:	4638      	mov	r0, r7
 8004be8:	f7ff fc3a 	bl	8004460 <_malloc_r>
 8004bec:	4680      	mov	r8, r0
 8004bee:	b908      	cbnz	r0, 8004bf4 <_realloc_r+0x44>
 8004bf0:	4645      	mov	r5, r8
 8004bf2:	e7ec      	b.n	8004bce <_realloc_r+0x1e>
 8004bf4:	42b4      	cmp	r4, r6
 8004bf6:	4622      	mov	r2, r4
 8004bf8:	4629      	mov	r1, r5
 8004bfa:	bf28      	it	cs
 8004bfc:	4632      	movcs	r2, r6
 8004bfe:	f7ff ffc9 	bl	8004b94 <memcpy>
 8004c02:	4629      	mov	r1, r5
 8004c04:	4638      	mov	r0, r7
 8004c06:	f7ff fbbf 	bl	8004388 <_free_r>
 8004c0a:	e7f1      	b.n	8004bf0 <_realloc_r+0x40>

08004c0c <_malloc_usable_size_r>:
 8004c0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004c10:	1f18      	subs	r0, r3, #4
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	bfbc      	itt	lt
 8004c16:	580b      	ldrlt	r3, [r1, r0]
 8004c18:	18c0      	addlt	r0, r0, r3
 8004c1a:	4770      	bx	lr

08004c1c <_init>:
 8004c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c1e:	bf00      	nop
 8004c20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c22:	bc08      	pop	{r3}
 8004c24:	469e      	mov	lr, r3
 8004c26:	4770      	bx	lr

08004c28 <_fini>:
 8004c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c2a:	bf00      	nop
 8004c2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c2e:	bc08      	pop	{r3}
 8004c30:	469e      	mov	lr, r3
 8004c32:	4770      	bx	lr
