library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity shift_register is port (
	clock: in std_logic;
	input: in std_logic;
	shift_direction: in std_logic;
	reset: in std_logic;
	output: out std_logic_vector(7 downto 0)
); 
end entity;

architecture definition of shift_register is 

	signal current_state: std_logic_vector(7 downto 0);

begin

process (clock, reset) is begin
	if (reset) then
		current_state <= "00000000";
	elsif (rising_edge(clock)) then
		if (shift_direction = '0') then
			current_state <= input & current_state(7 downto 1);
		else
			current_state <= current_state(6 downto 0) & input;
		end if;
	end if;

end architecture;
