

================================================================
== Vivado HLS Report for 'roundInt'
================================================================
* Date:           Tue Mar 27 03:54:27 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        md
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.33|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|   39|    2|   39|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 77
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	40  / (tmp_2_demorgan) | (tmp_5 & tmp_6)
	3  / (!tmp_2_demorgan & !tmp_5)
	41  / (!tmp_2_demorgan & tmp_5 & !tmp_6)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (!tmp_14)
	40  / (tmp_14)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / (!tmp_28)
	40  / (tmp_28)
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / (tmp_42)
	40  / (!tmp_42)
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	40  / (tmp_19)
	48  / (!tmp_19)
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	40  / (tmp_36)
	57  / (!tmp_36)
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	40  / (!tmp_49)
	60  / (tmp_49)
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	40  / true
* FSM state operations: 

 <State 1>: 2.88ns
ST_1: x_read (4)  [1/1] 0.00ns
:0  %x_read = call float @_ssdm_op_Read.ap_auto.float(float %x) nounwind

ST_1: t_in_assign (5)  [1/1] 2.88ns  loc: /opt/Xilinx/Vivado_HLS/2017.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:764->md.cpp:52
:1  %t_in_assign = fpext float %x_read to double


 <State 2>: 4.26ns
ST_2: p_Val2_s (6)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_basic_math.h:184->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_basic_math.h:195->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:518->/opt/Xilinx/Vivado_HLS/2017.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:764->md.cpp:52
:2  %p_Val2_s = bitcast double %t_in_assign to i64

ST_2: loc_V (7)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_basic_math.h:184->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_basic_math.h:195->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:518->/opt/Xilinx/Vivado_HLS/2017.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:764->md.cpp:52
:3  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

ST_2: loc_V_1 (8)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_basic_math.h:184->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_basic_math.h:195->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:518->/opt/Xilinx/Vivado_HLS/2017.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:764->md.cpp:52
:4  %loc_V_1 = trunc i64 %p_Val2_s to i52

ST_2: tmp_i_i_i_i (9)  [1/1] 0.77ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_basic_math.h:185->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_basic_math.h:195->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:518->/opt/Xilinx/Vivado_HLS/2017.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:764->md.cpp:52
:5  %tmp_i_i_i_i = icmp eq i11 %loc_V, -1

ST_2: tmp_i_i_i_i_17 (10)  [1/1] 1.06ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_basic_math.h:185->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_basic_math.h:195->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:518->/opt/Xilinx/Vivado_HLS/2017.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:764->md.cpp:52
:6  %tmp_i_i_i_i_17 = icmp ne i52 %loc_V_1, 0

ST_2: tmp_2_demorgan (11)  [1/1] 0.07ns  loc: md.cpp:52
:7  %tmp_2_demorgan = and i1 %tmp_i_i_i_i, %tmp_i_i_i_i_17

ST_2: StgValue_86 (12)  [1/1] 0.79ns  loc: md.cpp:52
:8  br i1 %tmp_2_demorgan, label %._crit_edge, label %1

ST_2: x_to_int (14)  [1/1] 0.00ns
:0  %x_to_int = bitcast float %x_read to i32

ST_2: tmp_1 (15)  [1/1] 0.00ns
:1  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %x_to_int, i32 23, i32 30)

ST_2: tmp_10 (16)  [1/1] 0.00ns
:2  %tmp_10 = trunc i32 %x_to_int to i23

ST_2: notlhs (17)  [1/1] 0.78ns
:3  %notlhs = icmp ne i8 %tmp_1, -1

ST_2: notrhs (18)  [1/1] 1.02ns
:4  %notrhs = icmp eq i23 %tmp_10, 0

ST_2: tmp_3 (19)  [1/1] 0.00ns (grouped into LUT with out node tmp_5)
:5  %tmp_3 = or i1 %notrhs, %notlhs

ST_2: tmp_4 (20)  [1/1] 3.48ns  loc: md.cpp:55
:6  %tmp_4 = fcmp ole float %x_read, 0.000000e+00

ST_2: tmp_5 (21)  [1/1] 0.07ns  loc: md.cpp:55 (out node of the LUT)
:7  %tmp_5 = and i1 %tmp_3, %tmp_4

ST_2: StgValue_95 (22)  [1/1] 0.00ns  loc: md.cpp:55
:8  br i1 %tmp_5, label %2, label %7

ST_2: x_assign (24)  [7/7] 4.09ns  loc: md.cpp:77
:0  %x_assign = fadd float %x_read, -5.000000e-01

ST_2: tmp_6 (141)  [1/1] 3.48ns  loc: md.cpp:57
:0  %tmp_6 = fcmp oeq float %x_read, 0.000000e+00

ST_2: StgValue_98 (142)  [1/1] 0.79ns  loc: md.cpp:57
:1  br i1 %tmp_6, label %._crit_edge, label %3

ST_2: x_assign_1 (144)  [7/7] 4.09ns  loc: md.cpp:61
:0  %x_assign_1 = fadd float %x_read, 5.000000e-01


 <State 3>: 4.09ns
ST_3: x_assign (24)  [6/7] 4.09ns  loc: md.cpp:77
:0  %x_assign = fadd float %x_read, -5.000000e-01


 <State 4>: 4.09ns
ST_4: x_assign (24)  [5/7] 4.09ns  loc: md.cpp:77
:0  %x_assign = fadd float %x_read, -5.000000e-01


 <State 5>: 4.09ns
ST_5: x_assign (24)  [4/7] 4.09ns  loc: md.cpp:77
:0  %x_assign = fadd float %x_read, -5.000000e-01


 <State 6>: 4.09ns
ST_6: x_assign (24)  [3/7] 4.09ns  loc: md.cpp:77
:0  %x_assign = fadd float %x_read, -5.000000e-01


 <State 7>: 4.09ns
ST_7: x_assign (24)  [2/7] 4.09ns  loc: md.cpp:77
:0  %x_assign = fadd float %x_read, -5.000000e-01


 <State 8>: 4.09ns
ST_8: x_assign (24)  [1/7] 4.09ns  loc: md.cpp:77
:0  %x_assign = fadd float %x_read, -5.000000e-01


 <State 9>: 4.33ns
ST_9: x_assign_to_int (25)  [1/1] 0.00ns  loc: md.cpp:77
:1  %x_assign_to_int = bitcast float %x_assign to i32

ST_9: tmp_8 (26)  [1/1] 0.00ns  loc: md.cpp:77
:2  %tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %x_assign_to_int, i32 23, i32 30)

ST_9: tmp_17 (27)  [1/1] 0.00ns  loc: md.cpp:77
:3  %tmp_17 = trunc i32 %x_assign_to_int to i23

ST_9: notlhs2 (28)  [1/1] 0.78ns  loc: md.cpp:77
:4  %notlhs2 = icmp ne i8 %tmp_8, -1

ST_9: notrhs2 (29)  [1/1] 1.02ns  loc: md.cpp:77
:5  %notrhs2 = icmp eq i23 %tmp_17, 0

ST_9: tmp_2 (30)  [1/1] 0.07ns  loc: md.cpp:77
:6  %tmp_2 = or i1 %notrhs2, %notlhs2

ST_9: tmp_13 (31)  [1/1] 3.48ns  loc: md.cpp:78
:7  %tmp_13 = fcmp ole float %x_assign, 0.000000e+00

ST_9: tmp_14 (32)  [1/1] 0.07ns  loc: md.cpp:78
:8  %tmp_14 = and i1 %tmp_2, %tmp_13

ST_9: StgValue_114 (33)  [1/1] 0.79ns  loc: md.cpp:78
:9  br i1 %tmp_14, label %._crit_edge, label %8

ST_9: tmp_9 (36)  [8/8] 3.71ns  loc: md.cpp:80
:1  %tmp_9 = fadd double %t_in_assign, -1.000000e+00


 <State 10>: 3.71ns
ST_10: tmp_9 (36)  [7/8] 3.71ns  loc: md.cpp:80
:1  %tmp_9 = fadd double %t_in_assign, -1.000000e+00


 <State 11>: 3.71ns
ST_11: tmp_9 (36)  [6/8] 3.71ns  loc: md.cpp:80
:1  %tmp_9 = fadd double %t_in_assign, -1.000000e+00


 <State 12>: 3.71ns
ST_12: tmp_9 (36)  [5/8] 3.71ns  loc: md.cpp:80
:1  %tmp_9 = fadd double %t_in_assign, -1.000000e+00


 <State 13>: 3.71ns
ST_13: tmp_9 (36)  [4/8] 3.71ns  loc: md.cpp:80
:1  %tmp_9 = fadd double %t_in_assign, -1.000000e+00


 <State 14>: 3.71ns
ST_14: tmp_9 (36)  [3/8] 3.71ns  loc: md.cpp:80
:1  %tmp_9 = fadd double %t_in_assign, -1.000000e+00


 <State 15>: 3.71ns
ST_15: tmp_9 (36)  [2/8] 3.71ns  loc: md.cpp:80
:1  %tmp_9 = fadd double %t_in_assign, -1.000000e+00


 <State 16>: 3.71ns
ST_16: x_assign_9 (35)  [1/1] 2.88ns  loc: md.cpp:80
:0  %x_assign_9 = fpext float %x_assign to double

ST_16: tmp_9 (36)  [1/8] 3.71ns  loc: md.cpp:80
:1  %tmp_9 = fadd double %t_in_assign, -1.000000e+00


 <State 17>: 3.52ns
ST_17: tmp_9_to_int (40)  [1/1] 0.00ns  loc: md.cpp:80
:5  %tmp_9_to_int = bitcast double %tmp_9 to i64

ST_17: tmp_20 (41)  [1/1] 0.00ns  loc: md.cpp:80
:6  %tmp_20 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_9_to_int, i32 52, i32 62)

ST_17: tmp_23 (42)  [1/1] 0.00ns  loc: md.cpp:80
:7  %tmp_23 = trunc i64 %tmp_9_to_int to i52

ST_17: notlhs5 (46)  [1/1] 0.77ns  loc: md.cpp:80
:11  %notlhs5 = icmp ne i11 %tmp_20, -1

ST_17: notrhs5 (47)  [1/1] 1.06ns  loc: md.cpp:80
:12  %notrhs5 = icmp eq i52 %tmp_23, 0

ST_17: tmp_27 (50)  [1/1] 3.52ns  loc: md.cpp:80
:15  %tmp_27 = fcmp oeq double %x_assign_9, %tmp_9


 <State 18>: 1.92ns
ST_18: p_Val2_3 (37)  [1/1] 0.00ns  loc: md.cpp:80
:2  %p_Val2_3 = bitcast double %x_assign_9 to i64

ST_18: loc_V_10 (38)  [1/1] 0.00ns  loc: md.cpp:80
:3  %loc_V_10 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_3, i32 52, i32 62)

ST_18: loc_V_11 (39)  [1/1] 0.00ns  loc: md.cpp:80
:4  %loc_V_11 = trunc i64 %p_Val2_3 to i52

ST_18: notlhs4 (43)  [1/1] 0.77ns  loc: md.cpp:80
:8  %notlhs4 = icmp ne i11 %loc_V_10, -1

ST_18: notrhs4 (44)  [1/1] 1.06ns  loc: md.cpp:80
:9  %notrhs4 = icmp eq i52 %loc_V_11, 0

ST_18: tmp_24 (45)  [1/1] 0.00ns  loc: md.cpp:80 (grouped into LUT with out node tmp_28)
:10  %tmp_24 = or i1 %notrhs4, %notlhs4

ST_18: tmp_25 (48)  [1/1] 0.00ns  loc: md.cpp:80 (grouped into LUT with out node tmp_28)
:13  %tmp_25 = or i1 %notrhs5, %notlhs5

ST_18: tmp_26 (49)  [1/1] 0.00ns  loc: md.cpp:80 (grouped into LUT with out node tmp_28)
:14  %tmp_26 = and i1 %tmp_24, %tmp_25

ST_18: tmp_28 (51)  [1/1] 0.07ns  loc: md.cpp:80 (out node of the LUT)
:16  %tmp_28 = and i1 %tmp_26, %tmp_27

ST_18: StgValue_139 (52)  [1/1] 0.79ns  loc: md.cpp:80
:17  br i1 %tmp_28, label %._crit_edge, label %9

ST_18: index_V (59)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:159->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82
:5  %index_V = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %p_Val2_3, i32 52, i32 57) nounwind

ST_18: tmp_24_i (60)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:160->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82
:6  %tmp_24_i = zext i6 %index_V to i64

ST_18: mask_table1_addr (61)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:160->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82
:7  %mask_table1_addr = getelementptr [64 x i52]* @mask_table1, i64 0, i64 %tmp_24_i

ST_18: mask_1 (62)  [2/2] 1.77ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:160->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82
:8  %mask_1 = load i52* %mask_table1_addr, align 8


 <State 19>: 3.70ns
ST_19: p_Result_8 (54)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:144->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82
:0  %p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_3, i32 63)

ST_19: tmp_i1 (55)  [1/1] 0.77ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:146->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82
:1  %tmp_i1 = icmp ult i11 %loc_V_10, 1023

ST_19: tmp_i1_19 (56)  [1/1] 0.77ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:152->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82
:2  %tmp_i1_19 = icmp ugt i11 %loc_V_10, -973

ST_19: tmp_23_i (57)  [1/1] 0.77ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:147->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82
:3  %tmp_23_i = icmp eq i11 %loc_V_10, 0

ST_19: or_cond_i (58)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:147->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82 (grouped into LUT with out node sel_tmp2_i)
:4  %or_cond_i = and i1 %notrhs4, %tmp_23_i

ST_19: mask_1 (62)  [1/2] 1.77ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:160->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82
:8  %mask_1 = load i52* %mask_table1_addr, align 8

ST_19: mask_i42_cast (63)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:160->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82
:9  %mask_i42_cast = zext i52 %mask_1 to i64

ST_19: p_Result_77 (64)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:495->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_basic_math.h:337->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:150->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82 (grouped into LUT with out node sel_tmp2_i)
:10  %p_Result_77 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 %p_Result_8, i63 0) nounwind

ST_19: ret_i_i_i_i (65)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_basic_math.h:337->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:150->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82 (grouped into LUT with out node sel_tmp2_i)
:11  %ret_i_i_i_i = bitcast i64 %p_Result_77 to double

ST_19: tmp_38 (66)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:495->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:164->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82
:12  %tmp_38 = trunc i64 %p_Val2_3 to i63

ST_19: p_Result_78 (67)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:495->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:164->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82
:13  %p_Result_78 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %tmp_38) nounwind

ST_19: p_Val2_7 (68)  [1/1] 1.69ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:164->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82
:14  %p_Val2_7 = add i64 %mask_i42_cast, %p_Result_78

ST_19: p_Result_79 (69)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:481->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:484->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:164->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82 (grouped into LUT with out node ret_i_i_i)
:15  %p_Result_79 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_7, i32 63)

ST_19: loc_V_12 (70)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:482->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:484->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:164->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82 (grouped into LUT with out node ret_i_i_i)
:16  %loc_V_12 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_7, i32 52, i32 62) nounwind

ST_19: loc_V_13 (71)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:483->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:484->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:164->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82 (grouped into LUT with out node ret_i_i_i)
:17  %loc_V_13 = trunc i64 %p_Val2_7 to i52

ST_19: xs_exp_V_12 (72)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:494->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:168->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82 (grouped into LUT with out node ret_i_i_i)
:18  %xs_exp_V_12 = select i1 %p_Result_8, i11 %loc_V_10, i11 %loc_V_12

ST_19: xs_sign_V_15 (73)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:493->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:168->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82 (grouped into LUT with out node ret_i_i_i)
:19  %xs_sign_V_15 = or i1 %p_Result_8, %p_Result_79

ST_19: xs_sig_V_1 (74)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:144->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82 (grouped into LUT with out node ret_i_i_i)
:20  %xs_sig_V_1 = select i1 %p_Result_8, i52 %loc_V_11, i52 %loc_V_13

ST_19: tmp_26_i (75)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:167->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82 (grouped into LUT with out node ret_i_i_i)
:21  %tmp_26_i = xor i52 %mask_1, -1

ST_19: xs_sig_V_16 (76)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:167->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82 (grouped into LUT with out node ret_i_i_i)
:22  %xs_sig_V_16 = and i52 %xs_sig_V_1, %tmp_26_i

ST_19: p_Result_80 (77)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:495->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:168->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82 (grouped into LUT with out node ret_i_i_i)
:23  %p_Result_80 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %xs_sign_V_15, i11 %xs_exp_V_12, i52 %xs_sig_V_16) nounwind

ST_19: ret_i_i_i (78)  [1/1] 0.12ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:168->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82 (out node of the LUT)
:24  %ret_i_i_i = bitcast i64 %p_Result_80 to double

ST_19: sel_tmp_i (79)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:144->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82 (grouped into LUT with out node sel_tmp2_i)
:25  %sel_tmp_i = or i1 %p_Result_8, %or_cond_i

ST_19: sel_tmp1_i (80)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:144->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82 (grouped into LUT with out node sel_tmp2_i)
:26  %sel_tmp1_i = and i1 %sel_tmp_i, %tmp_i1

ST_19: sel_tmp2_i (81)  [1/1] 0.12ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:144->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82 (out node of the LUT)
:27  %sel_tmp2_i = select i1 %sel_tmp1_i, double %ret_i_i_i_i, double 1.000000e+00

ST_19: sel_tmp5_demorgan_i (82)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:146->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82 (grouped into LUT with out node sel_tmp6_i1)
:28  %sel_tmp5_demorgan_i = or i1 %tmp_i1, %tmp_i1_19

ST_19: sel_tmp6_i1 (83)  [1/1] 0.12ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:146->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82 (out node of the LUT)
:29  %sel_tmp6_i1 = select i1 %sel_tmp5_demorgan_i, double %sel_tmp2_i, double %ret_i_i_i


 <State 20>: 3.73ns
ST_20: sel_tmp7_i (84)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:146->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82 (grouped into LUT with out node p_i)
:30  %sel_tmp7_i = xor i1 %tmp_i1, true

ST_20: sel_tmp8_i1 (85)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:152->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82 (grouped into LUT with out node p_i)
:31  %sel_tmp8_i1 = and i1 %tmp_i1_19, %sel_tmp7_i

ST_20: p_i (86)  [1/1] 0.12ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:152->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:82 (out node of the LUT)
:32  %p_i = select i1 %sel_tmp8_i1, double %x_assign_9, double %sel_tmp6_i1

ST_20: r (87)  [1/1] 3.61ns  loc: md.cpp:82
:33  %r = fptrunc double %p_i to float


 <State 21>: 4.33ns
ST_21: r_to_int (88)  [1/1] 0.00ns  loc: md.cpp:82
:34  %r_to_int = bitcast float %r to i32

ST_21: tmp_37 (89)  [1/1] 0.00ns  loc: md.cpp:82
:35  %tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %r_to_int, i32 23, i32 30)

ST_21: tmp_46 (90)  [1/1] 0.00ns  loc: md.cpp:82
:36  %tmp_46 = trunc i32 %r_to_int to i23

ST_21: notlhs8 (91)  [1/1] 0.78ns  loc: md.cpp:82
:37  %notlhs8 = icmp ne i8 %tmp_37, -1

ST_21: notrhs8 (92)  [1/1] 1.02ns  loc: md.cpp:82
:38  %notrhs8 = icmp eq i23 %tmp_46, 0

ST_21: tmp_39 (93)  [1/1] 0.00ns  loc: md.cpp:82 (grouped into LUT with out node tmp_42)
:39  %tmp_39 = or i1 %notrhs8, %notlhs8

ST_21: tmp_40 (94)  [1/1] 0.00ns  loc: md.cpp:82 (grouped into LUT with out node tmp_42)
:40  %tmp_40 = and i1 %tmp_39, %tmp_2

ST_21: tmp_41 (95)  [1/1] 3.48ns  loc: md.cpp:83
:41  %tmp_41 = fcmp oeq float %r, %x_assign

ST_21: tmp_42 (96)  [1/1] 0.07ns  loc: md.cpp:83 (out node of the LUT)
:42  %tmp_42 = and i1 %tmp_40, %tmp_41

ST_21: StgValue_184 (97)  [1/1] 0.79ns  loc: md.cpp:83
:43  br i1 %tmp_42, label %10, label %._crit_edge

ST_21: x_assign_s (99)  [8/8] 4.06ns  loc: md.cpp:85
:0  %x_assign_s = fmul double %x_assign_9, 5.000000e-01


 <State 22>: 4.06ns
ST_22: x_assign_s (99)  [7/8] 4.06ns  loc: md.cpp:85
:0  %x_assign_s = fmul double %x_assign_9, 5.000000e-01


 <State 23>: 4.06ns
ST_23: x_assign_s (99)  [6/8] 4.06ns  loc: md.cpp:85
:0  %x_assign_s = fmul double %x_assign_9, 5.000000e-01


 <State 24>: 4.06ns
ST_24: x_assign_s (99)  [5/8] 4.06ns  loc: md.cpp:85
:0  %x_assign_s = fmul double %x_assign_9, 5.000000e-01


 <State 25>: 4.06ns
ST_25: x_assign_s (99)  [4/8] 4.06ns  loc: md.cpp:85
:0  %x_assign_s = fmul double %x_assign_9, 5.000000e-01


 <State 26>: 4.06ns
ST_26: x_assign_s (99)  [3/8] 4.06ns  loc: md.cpp:85
:0  %x_assign_s = fmul double %x_assign_9, 5.000000e-01


 <State 27>: 4.06ns
ST_27: x_assign_s (99)  [2/8] 4.06ns  loc: md.cpp:85
:0  %x_assign_s = fmul double %x_assign_9, 5.000000e-01


 <State 28>: 4.06ns
ST_28: x_assign_s (99)  [1/8] 4.06ns  loc: md.cpp:85
:0  %x_assign_s = fmul double %x_assign_9, 5.000000e-01


 <State 29>: 1.77ns
ST_29: p_Val2_23 (100)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:144->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85
:1  %p_Val2_23 = bitcast double %x_assign_s to i64

ST_29: p_Result_42 (101)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:144->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85
:2  %p_Result_42 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_23, i32 63)

ST_29: loc_V_14 (102)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:144->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85
:3  %loc_V_14 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_23, i32 52, i32 62) nounwind

ST_29: loc_V_15 (103)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:144->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85
:4  %loc_V_15 = trunc i64 %p_Val2_23 to i52

ST_29: index_V_2 (109)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:159->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85
:10  %index_V_2 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %p_Val2_23, i32 52, i32 57) nounwind

ST_29: tmp_24_i1 (110)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:160->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85
:11  %tmp_24_i1 = zext i6 %index_V_2 to i64

ST_29: mask_table1_addr_1 (111)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:160->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85
:12  %mask_table1_addr_1 = getelementptr [64 x i52]* @mask_table1, i64 0, i64 %tmp_24_i1

ST_29: mask_2 (112)  [2/2] 1.77ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:160->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85
:13  %mask_2 = load i52* %mask_table1_addr_1, align 8

ST_29: tmp_61 (116)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:495->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:164->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85
:17  %tmp_61 = trunc i64 %p_Val2_23 to i63


 <State 30>: 3.81ns
ST_30: tmp_i2 (104)  [1/1] 0.77ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:146->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85
:5  %tmp_i2 = icmp ult i11 %loc_V_14, 1023

ST_30: tmp_i2_20 (105)  [1/1] 0.77ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:152->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85
:6  %tmp_i2_20 = icmp ugt i11 %loc_V_14, -973

ST_30: tmp_22_i1 (106)  [1/1] 1.06ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:147->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85
:7  %tmp_22_i1 = icmp eq i52 %loc_V_15, 0

ST_30: tmp_23_i1 (107)  [1/1] 0.77ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:147->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85
:8  %tmp_23_i1 = icmp eq i11 %loc_V_14, 0

ST_30: or_cond_i1 (108)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:147->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85 (grouped into LUT with out node sel_tmp2_i1)
:9  %or_cond_i1 = and i1 %tmp_22_i1, %tmp_23_i1

ST_30: mask_2 (112)  [1/2] 1.77ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:160->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85
:13  %mask_2 = load i52* %mask_table1_addr_1, align 8

ST_30: mask_i62_cast (113)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:160->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85
:14  %mask_i62_cast = zext i52 %mask_2 to i64

ST_30: p_Result_81 (114)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:495->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_basic_math.h:337->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:150->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85 (grouped into LUT with out node sel_tmp2_i1)
:15  %p_Result_81 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 %p_Result_42, i63 0) nounwind

ST_30: ret_i_i_i_i1 (115)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_basic_math.h:337->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:150->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85 (grouped into LUT with out node sel_tmp2_i1)
:16  %ret_i_i_i_i1 = bitcast i64 %p_Result_81 to double

ST_30: p_Result_82 (117)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:495->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:164->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85
:18  %p_Result_82 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %tmp_61) nounwind

ST_30: p_Val2_27 (118)  [1/1] 1.69ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:164->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85
:19  %p_Val2_27 = add i64 %p_Result_82, %mask_i62_cast

ST_30: p_Result_83 (119)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:481->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:484->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:164->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85 (grouped into LUT with out node ret_i_i_i1)
:20  %p_Result_83 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_27, i32 63)

ST_30: loc_V_16 (120)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:482->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:484->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:164->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85 (grouped into LUT with out node ret_i_i_i1)
:21  %loc_V_16 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_27, i32 52, i32 62) nounwind

ST_30: loc_V_17 (121)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:483->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:484->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:164->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85 (grouped into LUT with out node ret_i_i_i1)
:22  %loc_V_17 = trunc i64 %p_Val2_27 to i52

ST_30: xs_exp_V (122)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:494->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:168->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85 (grouped into LUT with out node ret_i_i_i1)
:23  %xs_exp_V = select i1 %p_Result_42, i11 %loc_V_14, i11 %loc_V_16

ST_30: xs_sign_V (123)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:493->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:168->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85 (grouped into LUT with out node ret_i_i_i1)
:24  %xs_sign_V = or i1 %p_Result_42, %p_Result_83

ST_30: xs_sig_V_8 (124)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:144->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85 (grouped into LUT with out node ret_i_i_i1)
:25  %xs_sig_V_8 = select i1 %p_Result_42, i52 %loc_V_15, i52 %loc_V_17

ST_30: tmp_26_i1 (125)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:167->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85 (grouped into LUT with out node ret_i_i_i1)
:26  %tmp_26_i1 = xor i52 %mask_2, -1

ST_30: xs_sig_V (126)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:167->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85 (grouped into LUT with out node ret_i_i_i1)
:27  %xs_sig_V = and i52 %xs_sig_V_8, %tmp_26_i1

ST_30: p_Result_84 (127)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:495->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:168->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85 (grouped into LUT with out node ret_i_i_i1)
:28  %p_Result_84 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %xs_sign_V, i11 %xs_exp_V, i52 %xs_sig_V) nounwind

ST_30: ret_i_i_i1 (128)  [1/1] 0.12ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:168->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85 (out node of the LUT)
:29  %ret_i_i_i1 = bitcast i64 %p_Result_84 to double

ST_30: sel_tmp_i1 (129)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:144->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85 (grouped into LUT with out node sel_tmp2_i1)
:30  %sel_tmp_i1 = or i1 %p_Result_42, %or_cond_i1

ST_30: sel_tmp1_i1 (130)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:144->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85 (grouped into LUT with out node sel_tmp2_i1)
:31  %sel_tmp1_i1 = and i1 %sel_tmp_i1, %tmp_i2

ST_30: sel_tmp2_i1 (131)  [1/1] 0.12ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:144->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85 (out node of the LUT)
:32  %sel_tmp2_i1 = select i1 %sel_tmp1_i1, double %ret_i_i_i_i1, double 1.000000e+00

ST_30: sel_tmp5_demorgan_i1 (132)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:146->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85 (grouped into LUT with out node sel_tmp6_i2)
:33  %sel_tmp5_demorgan_i1 = or i1 %tmp_i2, %tmp_i2_20

ST_30: sel_tmp6_i2 (133)  [1/1] 0.12ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:146->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85 (out node of the LUT)
:34  %sel_tmp6_i2 = select i1 %sel_tmp5_demorgan_i1, double %sel_tmp2_i1, double %ret_i_i_i1

ST_30: sel_tmp7_i1 (134)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:146->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85 (grouped into LUT with out node p_i1)
:35  %sel_tmp7_i1 = xor i1 %tmp_i2, true

ST_30: sel_tmp8_i2 (135)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:152->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85 (grouped into LUT with out node p_i1)
:36  %sel_tmp8_i2 = and i1 %tmp_i2_20, %sel_tmp7_i1

ST_30: p_i1 (136)  [1/1] 0.12ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:152->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:175->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:122->md.cpp:85 (out node of the LUT)
:37  %p_i1 = select i1 %sel_tmp8_i2, double %x_assign_s, double %sel_tmp6_i2


 <State 31>: 4.06ns
ST_31: tmp_s (137)  [8/8] 4.06ns  loc: md.cpp:85
:38  %tmp_s = fmul double %p_i1, 2.000000e+00


 <State 32>: 4.06ns
ST_32: tmp_s (137)  [7/8] 4.06ns  loc: md.cpp:85
:38  %tmp_s = fmul double %p_i1, 2.000000e+00


 <State 33>: 4.06ns
ST_33: tmp_s (137)  [6/8] 4.06ns  loc: md.cpp:85
:38  %tmp_s = fmul double %p_i1, 2.000000e+00


 <State 34>: 4.06ns
ST_34: tmp_s (137)  [5/8] 4.06ns  loc: md.cpp:85
:38  %tmp_s = fmul double %p_i1, 2.000000e+00


 <State 35>: 4.06ns
ST_35: tmp_s (137)  [4/8] 4.06ns  loc: md.cpp:85
:38  %tmp_s = fmul double %p_i1, 2.000000e+00


 <State 36>: 4.06ns
ST_36: tmp_s (137)  [3/8] 4.06ns  loc: md.cpp:85
:38  %tmp_s = fmul double %p_i1, 2.000000e+00


 <State 37>: 4.06ns
ST_37: tmp_s (137)  [2/8] 4.06ns  loc: md.cpp:85
:38  %tmp_s = fmul double %p_i1, 2.000000e+00


 <State 38>: 4.06ns
ST_38: tmp_s (137)  [1/8] 4.06ns  loc: md.cpp:85
:38  %tmp_s = fmul double %p_i1, 2.000000e+00


 <State 39>: 3.61ns
ST_39: tmp_11 (138)  [1/1] 3.61ns  loc: md.cpp:85
:39  %tmp_11 = fptrunc double %tmp_s to float


 <State 40>: 0.79ns
ST_40: StgValue_240 (139)  [1/1] 0.79ns  loc: md.cpp:85
:40  br label %._crit_edge

ST_40: StgValue_241 (258)  [1/1] 0.79ns  loc: md.cpp:72
:39  br label %._crit_edge

ST_40: p_0 (260)  [1/1] 0.00ns
._crit_edge:0  %p_0 = phi float [ %tmp_12, %6 ], [ %tmp_11, %10 ], [ %x_read, %0 ], [ %x_read, %2 ], [ -0.000000e+00, %3 ], [ %x_read, %4 ], [ %r_1, %5 ], [ 0.000000e+00, %7 ], [ %x_read, %8 ], [ %r, %9 ]

ST_40: StgValue_243 (261)  [1/1] 0.00ns  loc: md.cpp:87
._crit_edge:1  ret float %p_0


 <State 41>: 4.09ns
ST_41: x_assign_1 (144)  [6/7] 4.09ns  loc: md.cpp:61
:0  %x_assign_1 = fadd float %x_read, 5.000000e-01


 <State 42>: 4.09ns
ST_42: x_assign_1 (144)  [5/7] 4.09ns  loc: md.cpp:61
:0  %x_assign_1 = fadd float %x_read, 5.000000e-01


 <State 43>: 4.09ns
ST_43: x_assign_1 (144)  [4/7] 4.09ns  loc: md.cpp:61
:0  %x_assign_1 = fadd float %x_read, 5.000000e-01


 <State 44>: 4.09ns
ST_44: x_assign_1 (144)  [3/7] 4.09ns  loc: md.cpp:61
:0  %x_assign_1 = fadd float %x_read, 5.000000e-01


 <State 45>: 4.09ns
ST_45: x_assign_1 (144)  [2/7] 4.09ns  loc: md.cpp:61
:0  %x_assign_1 = fadd float %x_read, 5.000000e-01


 <State 46>: 4.09ns
ST_46: x_assign_1 (144)  [1/7] 4.09ns  loc: md.cpp:61
:0  %x_assign_1 = fadd float %x_read, 5.000000e-01


 <State 47>: 4.33ns
ST_47: x_assign_1_to_int (145)  [1/1] 0.00ns  loc: md.cpp:61
:1  %x_assign_1_to_int = bitcast float %x_assign_1 to i32

ST_47: tmp_15 (146)  [1/1] 0.00ns  loc: md.cpp:61
:2  %tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %x_assign_1_to_int, i32 23, i32 30)

ST_47: tmp_21 (147)  [1/1] 0.00ns  loc: md.cpp:61
:3  %tmp_21 = trunc i32 %x_assign_1_to_int to i23

ST_47: notlhs3 (148)  [1/1] 0.78ns  loc: md.cpp:61
:4  %notlhs3 = icmp ne i8 %tmp_15, -1

ST_47: notrhs3 (149)  [1/1] 1.02ns  loc: md.cpp:61
:5  %notrhs3 = icmp eq i23 %tmp_21, 0

ST_47: tmp_16 (150)  [1/1] 0.07ns  loc: md.cpp:61
:6  %tmp_16 = or i1 %notrhs3, %notlhs3

ST_47: tmp_18 (151)  [1/1] 3.48ns  loc: md.cpp:63
:7  %tmp_18 = fcmp oge float %x_assign_1, 0.000000e+00

ST_47: tmp_19 (152)  [1/1] 0.07ns  loc: md.cpp:63
:8  %tmp_19 = and i1 %tmp_16, %tmp_18

ST_47: StgValue_258 (153)  [1/1] 0.79ns  loc: md.cpp:63
:9  br i1 %tmp_19, label %._crit_edge, label %4

ST_47: tmp_7 (156)  [8/8] 3.71ns  loc: md.cpp:66
:1  %tmp_7 = fadd double %t_in_assign, 1.000000e+00


 <State 48>: 3.71ns
ST_48: tmp_7 (156)  [7/8] 3.71ns  loc: md.cpp:66
:1  %tmp_7 = fadd double %t_in_assign, 1.000000e+00


 <State 49>: 3.71ns
ST_49: tmp_7 (156)  [6/8] 3.71ns  loc: md.cpp:66
:1  %tmp_7 = fadd double %t_in_assign, 1.000000e+00


 <State 50>: 3.71ns
ST_50: tmp_7 (156)  [5/8] 3.71ns  loc: md.cpp:66
:1  %tmp_7 = fadd double %t_in_assign, 1.000000e+00


 <State 51>: 3.71ns
ST_51: tmp_7 (156)  [4/8] 3.71ns  loc: md.cpp:66
:1  %tmp_7 = fadd double %t_in_assign, 1.000000e+00


 <State 52>: 3.71ns
ST_52: tmp_7 (156)  [3/8] 3.71ns  loc: md.cpp:66
:1  %tmp_7 = fadd double %t_in_assign, 1.000000e+00


 <State 53>: 3.71ns
ST_53: tmp_7 (156)  [2/8] 3.71ns  loc: md.cpp:66
:1  %tmp_7 = fadd double %t_in_assign, 1.000000e+00


 <State 54>: 3.71ns
ST_54: x_assign_7 (155)  [1/1] 2.88ns  loc: md.cpp:66
:0  %x_assign_7 = fpext float %x_assign_1 to double

ST_54: tmp_7 (156)  [1/8] 3.71ns  loc: md.cpp:66
:1  %tmp_7 = fadd double %t_in_assign, 1.000000e+00


 <State 55>: 3.52ns
ST_55: tmp_7_to_int (160)  [1/1] 0.00ns  loc: md.cpp:66
:5  %tmp_7_to_int = bitcast double %tmp_7 to i64

ST_55: tmp_30 (161)  [1/1] 0.00ns  loc: md.cpp:66
:6  %tmp_30 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_7_to_int, i32 52, i32 62)

ST_55: tmp_31 (162)  [1/1] 0.00ns  loc: md.cpp:66
:7  %tmp_31 = trunc i64 %tmp_7_to_int to i52

ST_55: notlhs7 (166)  [1/1] 0.77ns  loc: md.cpp:66
:11  %notlhs7 = icmp ne i11 %tmp_30, -1

ST_55: notrhs7 (167)  [1/1] 1.06ns  loc: md.cpp:66
:12  %notrhs7 = icmp eq i52 %tmp_31, 0

ST_55: tmp_35 (170)  [1/1] 3.52ns  loc: md.cpp:66
:15  %tmp_35 = fcmp oeq double %x_assign_7, %tmp_7


 <State 56>: 1.92ns
ST_56: p_Val2_12 (157)  [1/1] 0.00ns  loc: md.cpp:66
:2  %p_Val2_12 = bitcast double %x_assign_7 to i64

ST_56: loc_V_2 (158)  [1/1] 0.00ns  loc: md.cpp:66
:3  %loc_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_12, i32 52, i32 62)

ST_56: loc_V_3 (159)  [1/1] 0.00ns  loc: md.cpp:66
:4  %loc_V_3 = trunc i64 %p_Val2_12 to i52

ST_56: notlhs6 (163)  [1/1] 0.77ns  loc: md.cpp:66
:8  %notlhs6 = icmp ne i11 %loc_V_2, -1

ST_56: notrhs6 (164)  [1/1] 1.06ns  loc: md.cpp:66
:9  %notrhs6 = icmp eq i52 %loc_V_3, 0

ST_56: tmp_32 (165)  [1/1] 0.00ns  loc: md.cpp:66 (grouped into LUT with out node tmp_36)
:10  %tmp_32 = or i1 %notrhs6, %notlhs6

ST_56: tmp_33 (168)  [1/1] 0.00ns  loc: md.cpp:66 (grouped into LUT with out node tmp_36)
:13  %tmp_33 = or i1 %notrhs7, %notlhs7

ST_56: tmp_34 (169)  [1/1] 0.00ns  loc: md.cpp:66 (grouped into LUT with out node tmp_36)
:14  %tmp_34 = and i1 %tmp_32, %tmp_33

ST_56: tmp_36 (171)  [1/1] 0.07ns  loc: md.cpp:66 (out node of the LUT)
:16  %tmp_36 = and i1 %tmp_34, %tmp_35

ST_56: StgValue_283 (172)  [1/1] 0.79ns  loc: md.cpp:66
:17  br i1 %tmp_36, label %._crit_edge, label %5

ST_56: index_V_1 (178)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:95->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68
:4  %index_V_1 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %p_Val2_12, i32 52, i32 57) nounwind

ST_56: tmp_19_i (179)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:96->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68
:5  %tmp_19_i = zext i6 %index_V_1 to i64

ST_56: mask_table3_addr (180)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:96->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68
:6  %mask_table3_addr = getelementptr [64 x i52]* @mask_table3, i64 0, i64 %tmp_19_i

ST_56: mask (181)  [2/2] 1.77ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:96->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68
:7  %mask = load i52* %mask_table3_addr, align 8


 <State 57>: 3.58ns
ST_57: p_Result_25 (174)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:81->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68
:0  %p_Result_25 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_12, i32 63)

ST_57: tmp_i (175)  [1/1] 0.77ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:82->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68
:1  %tmp_i = icmp ult i11 %loc_V_2, 1023

ST_57: tmp_i_18 (176)  [1/1] 0.77ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:88->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68
:2  %tmp_i_18 = icmp ugt i11 %loc_V_2, -973

ST_57: mask (181)  [1/2] 1.77ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:96->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68
:7  %mask = load i52* %mask_table3_addr, align 8

ST_57: mask_i_cast (182)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:96->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68
:8  %mask_i_cast = zext i52 %mask to i64

ST_57: tmp_54 (183)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:495->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:100->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68
:9  %tmp_54 = trunc i64 %p_Val2_12 to i63

ST_57: p_Result_70 (184)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:495->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:100->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68
:10  %p_Result_70 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 true, i63 %tmp_54) nounwind

ST_57: p_Val2_17 (185)  [1/1] 1.69ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:100->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68
:11  %p_Val2_17 = add i64 %mask_i_cast, %p_Result_70

ST_57: p_Result_71 (186)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:481->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:484->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:100->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68 (grouped into LUT with out node p_Result_72)
:12  %p_Result_71 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_17, i32 63)

ST_57: loc_V_4 (187)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:482->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:484->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:100->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68 (grouped into LUT with out node p_Result_72)
:13  %loc_V_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_17, i32 52, i32 62) nounwind

ST_57: loc_V_5 (188)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:483->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:484->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:100->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68 (grouped into LUT with out node p_Result_72)
:14  %loc_V_5 = trunc i64 %p_Val2_17 to i52

ST_57: xs_exp_V_10 (189)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:494->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:104->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68 (grouped into LUT with out node p_Result_72)
:15  %xs_exp_V_10 = select i1 %p_Result_25, i11 %loc_V_4, i11 %loc_V_2

ST_57: xs_sign_V_13 (190)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:493->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:104->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68 (grouped into LUT with out node p_Result_72)
:16  %xs_sign_V_13 = and i1 %p_Result_25, %p_Result_71

ST_57: xs_sig_V_4 (191)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:81->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68 (grouped into LUT with out node p_Result_72)
:17  %xs_sig_V_4 = select i1 %p_Result_25, i52 %loc_V_5, i52 %loc_V_3

ST_57: tmp_21_i (192)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:103->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68 (grouped into LUT with out node p_Result_72)
:18  %tmp_21_i = xor i52 %mask, -1

ST_57: xs_sig_V_14 (193)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:103->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68 (grouped into LUT with out node p_Result_72)
:19  %xs_sig_V_14 = and i52 %xs_sig_V_4, %tmp_21_i

ST_57: p_Result_72 (194)  [1/1] 0.12ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:495->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:104->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68 (out node of the LUT)
:20  %p_Result_72 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %xs_sign_V_13, i11 %xs_exp_V_10, i52 %xs_sig_V_14) nounwind

ST_57: notlhs_i (201)  [1/1] 1.06ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:83->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68
:27  %notlhs_i = icmp ne i52 %loc_V_3, 0

ST_57: notrhs_i (202)  [1/1] 0.77ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:83->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68
:28  %notrhs_i = icmp ne i11 %loc_V_2, 0


 <State 58>: 3.84ns
ST_58: p_Result_s (177)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:495->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_basic_math.h:337->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:86->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68 (grouped into LUT with out node sel_tmp3_i)
:3  %p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 %p_Result_25, i63 0) nounwind

ST_58: sel_tmp2_demorgan_i (195)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:82->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68 (grouped into LUT with out node sel_tmp3_i)
:21  %sel_tmp2_demorgan_i = or i1 %tmp_i, %tmp_i_18

ST_58: sel_tmp3_v_i (196)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:82->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68 (grouped into LUT with out node sel_tmp3_i)
:22  %sel_tmp3_v_i = select i1 %sel_tmp2_demorgan_i, i64 %p_Result_s, i64 %p_Result_72

ST_58: sel_tmp3_i (197)  [1/1] 0.12ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:82->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68 (out node of the LUT)
:23  %sel_tmp3_i = bitcast i64 %sel_tmp3_v_i to double

ST_58: sel_tmp4_i (198)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:82->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68 (grouped into LUT with out node tmp_43)
:24  %sel_tmp4_i = xor i1 %tmp_i, true

ST_58: sel_tmp5_i (199)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:88->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68 (grouped into LUT with out node tmp_43)
:25  %sel_tmp5_i = and i1 %tmp_i_18, %sel_tmp4_i

ST_58: sel_tmp6_i (200)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:88->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68 (grouped into LUT with out node tmp_43)
:26  %sel_tmp6_i = select i1 %sel_tmp5_i, double %x_assign_7, double %sel_tmp3_i

ST_58: sel_tmp8_i (203)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:83->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68 (grouped into LUT with out node r_1)
:29  %sel_tmp8_i = or i1 %notrhs_i, %notlhs_i

ST_58: tmp (204)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:81->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68 (grouped into LUT with out node r_1)
:30  %tmp = and i1 %p_Result_25, %sel_tmp8_i

ST_58: sel_tmp9_i (205)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:81->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:68 (grouped into LUT with out node r_1)
:31  %sel_tmp9_i = and i1 %tmp, %tmp_i

ST_58: tmp_43 (206)  [1/1] 3.61ns  loc: md.cpp:68 (out node of the LUT)
:32  %tmp_43 = fptrunc double %sel_tmp6_i to float

ST_58: r_1 (207)  [1/1] 0.12ns  loc: md.cpp:68 (out node of the LUT)
:33  %r_1 = select i1 %sel_tmp9_i, float -1.000000e+00, float %tmp_43


 <State 59>: 4.33ns
ST_59: r_1_to_int (208)  [1/1] 0.00ns  loc: md.cpp:68
:34  %r_1_to_int = bitcast float %r_1 to i32

ST_59: tmp_44 (209)  [1/1] 0.00ns  loc: md.cpp:68
:35  %tmp_44 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %r_1_to_int, i32 23, i32 30)

ST_59: tmp_58 (210)  [1/1] 0.00ns  loc: md.cpp:68
:36  %tmp_58 = trunc i32 %r_1_to_int to i23

ST_59: notlhs1 (211)  [1/1] 0.78ns  loc: md.cpp:68
:37  %notlhs1 = icmp ne i8 %tmp_44, -1

ST_59: notrhs1 (212)  [1/1] 1.02ns  loc: md.cpp:68
:38  %notrhs1 = icmp eq i23 %tmp_58, 0

ST_59: tmp_45 (213)  [1/1] 0.00ns  loc: md.cpp:68 (grouped into LUT with out node tmp_49)
:39  %tmp_45 = or i1 %notrhs1, %notlhs1

ST_59: tmp_47 (214)  [1/1] 0.00ns  loc: md.cpp:68 (grouped into LUT with out node tmp_49)
:40  %tmp_47 = and i1 %tmp_45, %tmp_16

ST_59: tmp_48 (215)  [1/1] 3.48ns  loc: md.cpp:69
:41  %tmp_48 = fcmp oeq float %r_1, %x_assign_1

ST_59: tmp_49 (216)  [1/1] 0.07ns  loc: md.cpp:69 (out node of the LUT)
:42  %tmp_49 = and i1 %tmp_47, %tmp_48

ST_59: StgValue_328 (217)  [1/1] 0.79ns  loc: md.cpp:69
:43  br i1 %tmp_49, label %6, label %._crit_edge

ST_59: x_assign_8 (219)  [8/8] 4.06ns  loc: md.cpp:72
:0  %x_assign_8 = fmul double %x_assign_7, 5.000000e-01


 <State 60>: 4.06ns
ST_60: x_assign_8 (219)  [7/8] 4.06ns  loc: md.cpp:72
:0  %x_assign_8 = fmul double %x_assign_7, 5.000000e-01


 <State 61>: 4.06ns
ST_61: x_assign_8 (219)  [6/8] 4.06ns  loc: md.cpp:72
:0  %x_assign_8 = fmul double %x_assign_7, 5.000000e-01


 <State 62>: 4.06ns
ST_62: x_assign_8 (219)  [5/8] 4.06ns  loc: md.cpp:72
:0  %x_assign_8 = fmul double %x_assign_7, 5.000000e-01


 <State 63>: 4.06ns
ST_63: x_assign_8 (219)  [4/8] 4.06ns  loc: md.cpp:72
:0  %x_assign_8 = fmul double %x_assign_7, 5.000000e-01


 <State 64>: 4.06ns
ST_64: x_assign_8 (219)  [3/8] 4.06ns  loc: md.cpp:72
:0  %x_assign_8 = fmul double %x_assign_7, 5.000000e-01


 <State 65>: 4.06ns
ST_65: x_assign_8 (219)  [2/8] 4.06ns  loc: md.cpp:72
:0  %x_assign_8 = fmul double %x_assign_7, 5.000000e-01


 <State 66>: 4.06ns
ST_66: x_assign_8 (219)  [1/8] 4.06ns  loc: md.cpp:72
:0  %x_assign_8 = fmul double %x_assign_7, 5.000000e-01


 <State 67>: 1.77ns
ST_67: p_Val2_32 (220)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:81->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72
:1  %p_Val2_32 = bitcast double %x_assign_8 to i64

ST_67: p_Result_59 (221)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:81->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72
:2  %p_Result_59 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_32, i32 63)

ST_67: loc_V_6 (222)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:81->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72
:3  %loc_V_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_32, i32 52, i32 62) nounwind

ST_67: loc_V_7 (223)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:81->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72
:4  %loc_V_7 = trunc i64 %p_Val2_32 to i52

ST_67: index_V_3 (227)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:95->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72
:8  %index_V_3 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %p_Val2_32, i32 52, i32 57) nounwind

ST_67: tmp_19_i9 (228)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:96->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72
:9  %tmp_19_i9 = zext i6 %index_V_3 to i64

ST_67: mask_table3_addr_1 (229)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:96->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72
:10  %mask_table3_addr_1 = getelementptr [64 x i52]* @mask_table3, i64 0, i64 %tmp_19_i9

ST_67: mask_3 (230)  [2/2] 1.77ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:96->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72
:11  %mask_3 = load i52* %mask_table3_addr_1, align 8

ST_67: tmp_66 (232)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:495->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:100->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72
:13  %tmp_66 = trunc i64 %p_Val2_32 to i63


 <State 68>: 3.81ns
ST_68: tmp_i5 (224)  [1/1] 0.77ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:82->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72
:5  %tmp_i5 = icmp ult i11 %loc_V_6, 1023

ST_68: tmp_i6 (225)  [1/1] 0.77ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:88->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72
:6  %tmp_i6 = icmp ugt i11 %loc_V_6, -973

ST_68: p_Result_73 (226)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:495->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_basic_math.h:337->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:86->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72 (grouped into LUT with out node sel_tmp3_i1)
:7  %p_Result_73 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 %p_Result_59, i63 0) nounwind

ST_68: mask_3 (230)  [1/2] 1.77ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:96->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72
:11  %mask_3 = load i52* %mask_table3_addr_1, align 8

ST_68: mask_i11_cast (231)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:96->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72
:12  %mask_i11_cast = zext i52 %mask_3 to i64

ST_68: p_Result_74 (233)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:495->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:100->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72
:14  %p_Result_74 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 true, i63 %tmp_66) nounwind

ST_68: p_Val2_37 (234)  [1/1] 1.69ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:100->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72
:15  %p_Val2_37 = add i64 %p_Result_74, %mask_i11_cast

ST_68: p_Result_75 (235)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:481->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:484->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:100->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72 (grouped into LUT with out node p_Result_76)
:16  %p_Result_75 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_37, i32 63)

ST_68: loc_V_8 (236)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:482->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:484->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:100->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72 (grouped into LUT with out node p_Result_76)
:17  %loc_V_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_37, i32 52, i32 62) nounwind

ST_68: loc_V_9 (237)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:483->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:484->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:100->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72 (grouped into LUT with out node p_Result_76)
:18  %loc_V_9 = trunc i64 %p_Val2_37 to i52

ST_68: xs_exp_V_11 (238)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:494->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:104->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72 (grouped into LUT with out node p_Result_76)
:19  %xs_exp_V_11 = select i1 %p_Result_59, i11 %loc_V_8, i11 %loc_V_6

ST_68: xs_sign_V_14 (239)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:493->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:104->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72 (grouped into LUT with out node p_Result_76)
:20  %xs_sign_V_14 = and i1 %p_Result_59, %p_Result_75

ST_68: xs_sig_V_12 (240)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:81->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72 (grouped into LUT with out node p_Result_76)
:21  %xs_sig_V_12 = select i1 %p_Result_59, i52 %loc_V_9, i52 %loc_V_7

ST_68: tmp_21_i1 (241)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:103->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72 (grouped into LUT with out node p_Result_76)
:22  %tmp_21_i1 = xor i52 %mask_3, -1

ST_68: xs_sig_V_15 (242)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:103->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72 (grouped into LUT with out node p_Result_76)
:23  %xs_sig_V_15 = and i52 %xs_sig_V_12, %tmp_21_i1

ST_68: p_Result_76 (243)  [1/1] 0.12ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:495->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:104->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72 (out node of the LUT)
:24  %p_Result_76 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %xs_sign_V_14, i11 %xs_exp_V_11, i52 %xs_sig_V_15) nounwind

ST_68: sel_tmp2_demorgan_i1 (244)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:82->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72 (grouped into LUT with out node sel_tmp3_i1)
:25  %sel_tmp2_demorgan_i1 = or i1 %tmp_i5, %tmp_i6

ST_68: sel_tmp3_v_i1 (245)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:82->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72 (grouped into LUT with out node sel_tmp3_i1)
:26  %sel_tmp3_v_i1 = select i1 %sel_tmp2_demorgan_i1, i64 %p_Result_73, i64 %p_Result_76

ST_68: sel_tmp3_i1 (246)  [1/1] 0.12ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:82->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72 (out node of the LUT)
:27  %sel_tmp3_i1 = bitcast i64 %sel_tmp3_v_i1 to double

ST_68: sel_tmp4_i1 (247)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:82->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72 (grouped into LUT with out node sel_tmp6_i3)
:28  %sel_tmp4_i1 = xor i1 %tmp_i5, true

ST_68: sel_tmp5_i1 (248)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:88->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72 (grouped into LUT with out node sel_tmp6_i3)
:29  %sel_tmp5_i1 = and i1 %tmp_i6, %sel_tmp4_i1

ST_68: sel_tmp6_i3 (249)  [1/1] 0.12ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:88->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72 (out node of the LUT)
:30  %sel_tmp6_i3 = select i1 %sel_tmp5_i1, double %x_assign_8, double %sel_tmp3_i1

ST_68: notlhs_i1 (250)  [1/1] 1.06ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:83->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72
:31  %notlhs_i1 = icmp ne i52 %loc_V_7, 0

ST_68: notrhs_i1 (251)  [1/1] 0.77ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:83->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72
:32  %notrhs_i1 = icmp ne i11 %loc_V_6, 0


 <State 69>: 4.06ns
ST_69: sel_tmp6_i29_op (255)  [8/8] 4.06ns  loc: md.cpp:72
:36  %sel_tmp6_i29_op = fmul double %sel_tmp6_i3, 2.000000e+00


 <State 70>: 4.06ns
ST_70: sel_tmp6_i29_op (255)  [7/8] 4.06ns  loc: md.cpp:72
:36  %sel_tmp6_i29_op = fmul double %sel_tmp6_i3, 2.000000e+00


 <State 71>: 4.06ns
ST_71: sel_tmp6_i29_op (255)  [6/8] 4.06ns  loc: md.cpp:72
:36  %sel_tmp6_i29_op = fmul double %sel_tmp6_i3, 2.000000e+00


 <State 72>: 4.06ns
ST_72: sel_tmp6_i29_op (255)  [5/8] 4.06ns  loc: md.cpp:72
:36  %sel_tmp6_i29_op = fmul double %sel_tmp6_i3, 2.000000e+00


 <State 73>: 4.06ns
ST_73: sel_tmp6_i29_op (255)  [4/8] 4.06ns  loc: md.cpp:72
:36  %sel_tmp6_i29_op = fmul double %sel_tmp6_i3, 2.000000e+00


 <State 74>: 4.06ns
ST_74: sel_tmp6_i29_op (255)  [3/8] 4.06ns  loc: md.cpp:72
:36  %sel_tmp6_i29_op = fmul double %sel_tmp6_i3, 2.000000e+00


 <State 75>: 4.06ns
ST_75: sel_tmp6_i29_op (255)  [2/8] 4.06ns  loc: md.cpp:72
:36  %sel_tmp6_i29_op = fmul double %sel_tmp6_i3, 2.000000e+00


 <State 76>: 4.06ns
ST_76: sel_tmp6_i29_op (255)  [1/8] 4.06ns  loc: md.cpp:72
:36  %sel_tmp6_i29_op = fmul double %sel_tmp6_i3, 2.000000e+00


 <State 77>: 3.61ns
ST_77: sel_tmp8_i3 (252)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:83->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72 (grouped into LUT with out node tmp_12)
:33  %sel_tmp8_i3 = or i1 %notrhs_i1, %notlhs_i1

ST_77: tmp1 (253)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:81->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72 (grouped into LUT with out node tmp_12)
:34  %tmp1 = and i1 %p_Result_59, %sel_tmp8_i3

ST_77: sel_tmp9_i1 (254)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:81->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:111->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_hlsm.cpp:119->md.cpp:72 (grouped into LUT with out node tmp_12)
:35  %sel_tmp9_i1 = and i1 %tmp1, %tmp_i5

ST_77: tmp_50 (256)  [1/1] 0.00ns  loc: md.cpp:72 (grouped into LUT with out node tmp_12)
:37  %tmp_50 = fptrunc double %sel_tmp6_i29_op to float

ST_77: tmp_12 (257)  [1/1] 3.61ns  loc: md.cpp:72 (out node of the LUT)
:38  %tmp_12 = select i1 %sel_tmp9_i1, float -2.000000e+00, float %tmp_50



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mask_table3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mask_table1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read               (read          ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111]
t_in_assign          (fpext         ) [ 001111111111111110000000000000000000000001111111111111100000000000000000000000]
p_Val2_s             (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V                (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V_1              (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i_i          (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i_i_17       (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_demorgan       (and           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_86          (br            ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111]
x_to_int             (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10               (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs               (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs               (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                (or            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                (fcmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                (and           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_95          (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                (fcmp          ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_98          (br            ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111]
x_assign             (fadd          ) [ 000000000111111111111100000000000000000000000000000000000000000000000000000000]
x_assign_to_int      (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8                (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17               (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs2              (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs2              (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                (or            ) [ 000000000011111111111100000000000000000000000000000000000000000000000000000000]
tmp_13               (fcmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14               (and           ) [ 000000000111111111111111111111111111111110000000000000000000000000000000000000]
StgValue_114         (br            ) [ 001000000111111111111111111111111111111110000001000000001001000000000000000000]
x_assign_9           (fpext         ) [ 000000000000000001111111111110000000000000000000000000000000000000000000000000]
tmp_9                (dadd          ) [ 000000000000000001000000000000000000000000000000000000000000000000000000000000]
tmp_9_to_int         (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_20               (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23               (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs5              (icmp          ) [ 000000000000000000100000000000000000000000000000000000000000000000000000000000]
notrhs5              (icmp          ) [ 000000000000000000100000000000000000000000000000000000000000000000000000000000]
tmp_27               (dcmp          ) [ 000000000000000000100000000000000000000000000000000000000000000000000000000000]
p_Val2_3             (bitcast       ) [ 000000000000000000010000000000000000000000000000000000000000000000000000000000]
loc_V_10             (partselect    ) [ 000000000000000000010000000000000000000000000000000000000000000000000000000000]
loc_V_11             (trunc         ) [ 000000000000000000010000000000000000000000000000000000000000000000000000000000]
notlhs4              (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs4              (icmp          ) [ 000000000000000000010000000000000000000000000000000000000000000000000000000000]
tmp_24               (or            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25               (or            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26               (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_28               (and           ) [ 000000000000000000111111111111111111111110000000000000000000000000000000000000]
StgValue_139         (br            ) [ 001000000100000000111111111111111111111110000001000000001001000000000000000000]
index_V              (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24_i             (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
mask_table1_addr     (getelementptr ) [ 000000000000000000010000000000000000000000000000000000000000000000000000000000]
p_Result_8           (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i1               (icmp          ) [ 000000000000000000001000000000000000000000000000000000000000000000000000000000]
tmp_i1_19            (icmp          ) [ 000000000000000000001000000000000000000000000000000000000000000000000000000000]
tmp_23_i             (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_cond_i            (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
mask_1               (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
mask_i42_cast        (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_77          (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_i_i_i_i          (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_38               (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_78          (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_7             (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_79          (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V_12             (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V_13             (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_exp_V_12          (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_sign_V_15         (or            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_sig_V_1           (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26_i             (xor           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_sig_V_16          (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_80          (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_i_i_i            (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp_i            (or            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp1_i           (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp2_i           (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp5_demorgan_i  (or            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp6_i1          (select        ) [ 000000000000000000001000000000000000000000000000000000000000000000000000000000]
sel_tmp7_i           (xor           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp8_i1          (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_i                  (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
r                    (fptrunc       ) [ 001000000100000000100111111111111111111110000001000000001001000000000000000000]
r_to_int             (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_37               (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_46               (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs8              (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs8              (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_39               (or            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_40               (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_41               (fcmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_42               (and           ) [ 000000000000000000000111111111111111111110000000000000000000000000000000000000]
StgValue_184         (br            ) [ 001000000100000000100111111111111111111110000001000000001001000000000000000000]
x_assign_s           (dmul          ) [ 000000000000000000000000000001100000000000000000000000000000000000000000000000]
p_Val2_23            (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_42          (bitselect     ) [ 000000000000000000000000000000100000000000000000000000000000000000000000000000]
loc_V_14             (partselect    ) [ 000000000000000000000000000000100000000000000000000000000000000000000000000000]
loc_V_15             (trunc         ) [ 000000000000000000000000000000100000000000000000000000000000000000000000000000]
index_V_2            (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24_i1            (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
mask_table1_addr_1   (getelementptr ) [ 000000000000000000000000000000100000000000000000000000000000000000000000000000]
tmp_61               (trunc         ) [ 000000000000000000000000000000100000000000000000000000000000000000000000000000]
tmp_i2               (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i2_20            (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22_i1            (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23_i1            (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_cond_i1           (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
mask_2               (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
mask_i62_cast        (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_81          (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_i_i_i_i1         (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_82          (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_27            (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_83          (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V_16             (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V_17             (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_exp_V             (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_sign_V            (or            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_sig_V_8           (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26_i1            (xor           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_sig_V             (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_84          (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_i_i_i1           (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp_i1           (or            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp1_i1          (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp2_i1          (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp5_demorgan_i1 (or            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp6_i2          (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp7_i1          (xor           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp8_i2          (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_i1                 (select        ) [ 000000000000000000000000000000011111111000000000000000000000000000000000000000]
tmp_s                (dmul          ) [ 000000000000000000000000000000000000000100000000000000000000000000000000000000]
tmp_11               (fptrunc       ) [ 001000000100000000100100000000000000000010000001000000001001000000000000000000]
StgValue_240         (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_241         (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_0                  (phi           ) [ 000000000000000000000000000000000000000010000000000000000000000000000000000000]
StgValue_243         (ret           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign_1           (fadd          ) [ 000000000000000000000000000000000000000000000001111111111111000000000000000000]
x_assign_1_to_int    (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15               (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21               (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs3              (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs3              (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16               (or            ) [ 000000000000000000000000000000000000000000000000111111111111000000000000000000]
tmp_18               (fcmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19               (and           ) [ 000000000000000000000000000000000000000010000001111111111111111111111111111111]
StgValue_258         (br            ) [ 001000000100000000100100000000000000000010000001111111111111111111111111111111]
x_assign_7           (fpext         ) [ 000000000000000000000000000000000000000000000000000000011111111111100000000000]
tmp_7                (dadd          ) [ 000000000000000000000000000000000000000000000000000000010000000000000000000000]
tmp_7_to_int         (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_30               (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_31               (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs7              (icmp          ) [ 000000000000000000000000000000000000000000000000000000001000000000000000000000]
notrhs7              (icmp          ) [ 000000000000000000000000000000000000000000000000000000001000000000000000000000]
tmp_35               (dcmp          ) [ 000000000000000000000000000000000000000000000000000000001000000000000000000000]
p_Val2_12            (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000100000000000000000000]
loc_V_2              (partselect    ) [ 000000000000000000000000000000000000000000000000000000000100000000000000000000]
loc_V_3              (trunc         ) [ 000000000000000000000000000000000000000000000000000000000100000000000000000000]
notlhs6              (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs6              (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_32               (or            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_33               (or            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_34               (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_36               (and           ) [ 000000000000000000000000000000000000000010000000000000001111111111111111111111]
StgValue_283         (br            ) [ 001000000100000000100100000000000000000010000001000000001111111111111111111111]
index_V_1            (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19_i             (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
mask_table3_addr     (getelementptr ) [ 000000000000000000000000000000000000000000000000000000000100000000000000000000]
p_Result_25          (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000010000000000000000000]
tmp_i                (icmp          ) [ 000000000000000000000000000000000000000000000000000000000010000000000000000000]
tmp_i_18             (icmp          ) [ 000000000000000000000000000000000000000000000000000000000010000000000000000000]
mask                 (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
mask_i_cast          (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_54               (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_70          (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_17            (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_71          (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V_4              (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V_5              (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_exp_V_10          (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_sign_V_13         (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_sig_V_4           (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21_i             (xor           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_sig_V_14          (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_72          (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000010000000000000000000]
notlhs_i             (icmp          ) [ 000000000000000000000000000000000000000000000000000000000010000000000000000000]
notrhs_i             (icmp          ) [ 000000000000000000000000000000000000000000000000000000000010000000000000000000]
p_Result_s           (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp2_demorgan_i  (or            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp3_v_i         (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp3_i           (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp4_i           (xor           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp5_i           (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp6_i           (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp8_i           (or            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                  (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp9_i           (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_43               (fptrunc       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_1                  (select        ) [ 001000000100000000100100000000000000000010000001000000001001111111111111111111]
r_1_to_int           (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_44               (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_58               (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs1              (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs1              (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_45               (or            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_47               (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_48               (fcmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_49               (and           ) [ 000000000000000000000000000000000000000010000000000000000001111111111111111111]
StgValue_328         (br            ) [ 001000000100000000100100000000000000000010000001000000001001111111111111111111]
x_assign_8           (dmul          ) [ 000000000000000000000000000000000000000000000000000000000000000000011000000000]
p_Val2_32            (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_59          (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000001111111111]
loc_V_6              (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000001000000000]
loc_V_7              (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000001000000000]
index_V_3            (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19_i9            (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
mask_table3_addr_1   (getelementptr ) [ 000000000000000000000000000000000000000000000000000000000000000000001000000000]
tmp_66               (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000001000000000]
tmp_i5               (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000111111111]
tmp_i6               (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_73          (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
mask_3               (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
mask_i11_cast        (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_74          (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_37            (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_75          (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V_8              (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V_9              (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_exp_V_11          (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_sign_V_14         (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_sig_V_12          (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21_i1            (xor           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_sig_V_15          (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_76          (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp2_demorgan_i1 (or            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp3_v_i1        (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp3_i1          (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp4_i1          (xor           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp5_i1          (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp6_i3          (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000111111110]
notlhs_i1            (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000111111111]
notrhs_i1            (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000111111111]
sel_tmp6_i29_op      (dmul          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000001]
sel_tmp8_i3          (or            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp1                 (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp9_i1          (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_50               (fptrunc       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12               (select        ) [ 001000000100000000100100000000000000000010000001000000001001000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mask_table3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mask_table1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="31"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="x_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="mask_table1_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="52" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="6" slack="0"/>
<pin id="86" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mask_table1_addr/18 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="6" slack="0"/>
<pin id="91" dir="0" index="1" bw="52" slack="2147483647"/>
<pin id="92" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mask_1/18 mask_2/29 "/>
</bind>
</comp>

<comp id="94" class="1004" name="mask_table1_addr_1_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="52" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="6" slack="0"/>
<pin id="98" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mask_table1_addr_1/29 "/>
</bind>
</comp>

<comp id="102" class="1004" name="mask_table3_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="52" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="6" slack="0"/>
<pin id="106" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mask_table3_addr/56 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="6" slack="0"/>
<pin id="111" dir="0" index="1" bw="52" slack="2147483647"/>
<pin id="112" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mask/56 mask_3/67 "/>
</bind>
</comp>

<comp id="114" class="1004" name="mask_table3_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="52" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="6" slack="0"/>
<pin id="118" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mask_table3_addr_1/67 "/>
</bind>
</comp>

<comp id="122" class="1005" name="p_0_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="31"/>
<pin id="124" dir="1" index="1" bw="32" slack="31"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="p_0_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="32" slack="1"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="4" bw="32" slack="39"/>
<pin id="133" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="6" bw="32" slack="39"/>
<pin id="135" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="8" bw="32" slack="31"/>
<pin id="137" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="10" bw="32" slack="39"/>
<pin id="139" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="12" bw="32" slack="20"/>
<pin id="141" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="14" bw="32" slack="31"/>
<pin id="143" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="16" bw="32" slack="39"/>
<pin id="145" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="18" bw="32" slack="20"/>
<pin id="147" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="20" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/40 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="x_assign/2 x_assign_1/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="0"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="r/20 tmp_11/39 tmp_43/58 tmp_50/77 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="t_in_assign/1 x_assign_9/16 x_assign_7/54 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/2 tmp_13/9 tmp_41/21 tmp_18/47 tmp_48/59 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_6_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="38"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="8"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_9/9 tmp_7/47 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="1"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="x_assign_s/21 tmp_s/31 x_assign_8/59 sel_tmp6_i29_op/69 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="1"/>
<pin id="188" dir="0" index="1" bw="64" slack="1"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_27/17 tmp_35/55 "/>
</bind>
</comp>

<comp id="190" class="1005" name="reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="1"/>
<pin id="192" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t_in_assign x_assign_9 x_assign_7 "/>
</bind>
</comp>

<comp id="197" class="1005" name="reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign x_assign_1 "/>
</bind>
</comp>

<comp id="204" class="1005" name="reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="1"/>
<pin id="206" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 tmp_7 "/>
</bind>
</comp>

<comp id="209" class="1005" name="reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="1"/>
<pin id="211" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_s tmp_s x_assign_8 sel_tmp6_i29_op "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_Val2_s_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="1"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="loc_V_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="11" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="0" index="2" bw="7" slack="0"/>
<pin id="222" dir="0" index="3" bw="7" slack="0"/>
<pin id="223" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="loc_V_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_i_i_i_i_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="11" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i_i_i/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_i_i_i_i_17_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="52" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i_i_i_17/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_2_demorgan_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="38"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_2_demorgan/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="x_to_int_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="x_to_int/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="0" index="2" bw="6" slack="0"/>
<pin id="257" dir="0" index="3" bw="6" slack="0"/>
<pin id="258" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_10_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="notlhs_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="notrhs_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="23" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_3_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_5_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="38"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="x_assign_to_int_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="x_assign_to_int/9 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_8_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="6" slack="0"/>
<pin id="299" dir="0" index="3" bw="6" slack="0"/>
<pin id="300" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/9 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_17_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/9 "/>
</bind>
</comp>

<comp id="309" class="1004" name="notlhs2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs2/9 "/>
</bind>
</comp>

<comp id="315" class="1004" name="notrhs2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="23" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs2/9 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_2_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_14_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="31"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_14/9 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_9_to_int_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="1"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_9_to_int/17 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_20_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="11" slack="0"/>
<pin id="339" dir="0" index="1" bw="64" slack="0"/>
<pin id="340" dir="0" index="2" bw="7" slack="0"/>
<pin id="341" dir="0" index="3" bw="7" slack="0"/>
<pin id="342" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/17 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_23_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="0"/>
<pin id="349" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/17 "/>
</bind>
</comp>

<comp id="351" class="1004" name="notlhs5_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="11" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs5/17 "/>
</bind>
</comp>

<comp id="357" class="1004" name="notrhs5_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="52" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs5/17 "/>
</bind>
</comp>

<comp id="363" class="1004" name="p_Val2_3_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="64" slack="2"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_3/18 "/>
</bind>
</comp>

<comp id="367" class="1004" name="loc_V_10_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="11" slack="0"/>
<pin id="369" dir="0" index="1" bw="64" slack="0"/>
<pin id="370" dir="0" index="2" bw="7" slack="0"/>
<pin id="371" dir="0" index="3" bw="7" slack="0"/>
<pin id="372" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_10/18 "/>
</bind>
</comp>

<comp id="377" class="1004" name="loc_V_11_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="0"/>
<pin id="379" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_11/18 "/>
</bind>
</comp>

<comp id="381" class="1004" name="notlhs4_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="11" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs4/18 "/>
</bind>
</comp>

<comp id="387" class="1004" name="notrhs4_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="52" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs4/18 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_24_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_24/18 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_25_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="0" index="1" bw="1" slack="1"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_25/18 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_26_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_26/18 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_28_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="1"/>
<pin id="412" dir="1" index="2" bw="1" slack="22"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_28/18 "/>
</bind>
</comp>

<comp id="414" class="1004" name="index_V_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="6" slack="0"/>
<pin id="416" dir="0" index="1" bw="64" slack="0"/>
<pin id="417" dir="0" index="2" bw="7" slack="0"/>
<pin id="418" dir="0" index="3" bw="7" slack="0"/>
<pin id="419" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index_V/18 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_24_i_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="6" slack="0"/>
<pin id="426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_i/18 "/>
</bind>
</comp>

<comp id="429" class="1004" name="p_Result_8_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="64" slack="1"/>
<pin id="432" dir="0" index="2" bw="7" slack="0"/>
<pin id="433" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/19 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_i1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="11" slack="1"/>
<pin id="438" dir="0" index="1" bw="11" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i1/19 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_i1_19_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="11" slack="1"/>
<pin id="443" dir="0" index="1" bw="11" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i1_19/19 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_23_i_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="11" slack="1"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23_i/19 "/>
</bind>
</comp>

<comp id="451" class="1004" name="or_cond_i_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="1"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/19 "/>
</bind>
</comp>

<comp id="456" class="1004" name="mask_i42_cast_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="52" slack="0"/>
<pin id="458" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mask_i42_cast/19 "/>
</bind>
</comp>

<comp id="460" class="1004" name="p_Result_77_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="64" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="0" index="2" bw="1" slack="0"/>
<pin id="464" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_77/19 "/>
</bind>
</comp>

<comp id="468" class="1004" name="ret_i_i_i_i_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="0"/>
<pin id="470" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_i_i_i_i/19 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_38_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="1"/>
<pin id="474" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_38/19 "/>
</bind>
</comp>

<comp id="475" class="1004" name="p_Result_78_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="0" index="2" bw="63" slack="0"/>
<pin id="479" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_78/19 "/>
</bind>
</comp>

<comp id="483" class="1004" name="p_Val2_7_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="52" slack="0"/>
<pin id="485" dir="0" index="1" bw="64" slack="0"/>
<pin id="486" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7/19 "/>
</bind>
</comp>

<comp id="489" class="1004" name="p_Result_79_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="64" slack="0"/>
<pin id="492" dir="0" index="2" bw="7" slack="0"/>
<pin id="493" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_79/19 "/>
</bind>
</comp>

<comp id="497" class="1004" name="loc_V_12_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="11" slack="0"/>
<pin id="499" dir="0" index="1" bw="64" slack="0"/>
<pin id="500" dir="0" index="2" bw="7" slack="0"/>
<pin id="501" dir="0" index="3" bw="7" slack="0"/>
<pin id="502" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_12/19 "/>
</bind>
</comp>

<comp id="507" class="1004" name="loc_V_13_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="0"/>
<pin id="509" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_13/19 "/>
</bind>
</comp>

<comp id="511" class="1004" name="xs_exp_V_12_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="11" slack="1"/>
<pin id="514" dir="0" index="2" bw="11" slack="0"/>
<pin id="515" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xs_exp_V_12/19 "/>
</bind>
</comp>

<comp id="518" class="1004" name="xs_sign_V_15_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="xs_sign_V_15/19 "/>
</bind>
</comp>

<comp id="524" class="1004" name="xs_sig_V_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="52" slack="1"/>
<pin id="527" dir="0" index="2" bw="52" slack="0"/>
<pin id="528" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xs_sig_V_1/19 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_26_i_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="52" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_26_i/19 "/>
</bind>
</comp>

<comp id="537" class="1004" name="xs_sig_V_16_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="52" slack="0"/>
<pin id="539" dir="0" index="1" bw="52" slack="0"/>
<pin id="540" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="xs_sig_V_16/19 "/>
</bind>
</comp>

<comp id="543" class="1004" name="p_Result_80_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="64" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="0" index="2" bw="11" slack="0"/>
<pin id="547" dir="0" index="3" bw="52" slack="0"/>
<pin id="548" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_80/19 "/>
</bind>
</comp>

<comp id="553" class="1004" name="ret_i_i_i_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="64" slack="0"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_i_i_i/19 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sel_tmp_i_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp_i/19 "/>
</bind>
</comp>

<comp id="563" class="1004" name="sel_tmp1_i_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1_i/19 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sel_tmp2_i_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="64" slack="0"/>
<pin id="572" dir="0" index="2" bw="64" slack="0"/>
<pin id="573" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp2_i/19 "/>
</bind>
</comp>

<comp id="577" class="1004" name="sel_tmp5_demorgan_i_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp5_demorgan_i/19 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sel_tmp6_i1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="64" slack="0"/>
<pin id="586" dir="0" index="2" bw="64" slack="0"/>
<pin id="587" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp6_i1/19 "/>
</bind>
</comp>

<comp id="591" class="1004" name="sel_tmp7_i_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="1"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp7_i/20 "/>
</bind>
</comp>

<comp id="596" class="1004" name="sel_tmp8_i1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="1"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8_i1/20 "/>
</bind>
</comp>

<comp id="601" class="1004" name="p_i_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="64" slack="4"/>
<pin id="604" dir="0" index="2" bw="64" slack="1"/>
<pin id="605" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i/20 "/>
</bind>
</comp>

<comp id="609" class="1004" name="r_to_int_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="r_to_int/21 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_37_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="0" index="2" bw="6" slack="0"/>
<pin id="616" dir="0" index="3" bw="6" slack="0"/>
<pin id="617" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37/21 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_46_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="0"/>
<pin id="624" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_46/21 "/>
</bind>
</comp>

<comp id="626" class="1004" name="notlhs8_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs8/21 "/>
</bind>
</comp>

<comp id="632" class="1004" name="notrhs8_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="23" slack="0"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs8/21 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_39_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_39/21 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_40_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="12"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_40/21 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp_42_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_42/21 "/>
</bind>
</comp>

<comp id="655" class="1004" name="p_Val2_23_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="64" slack="1"/>
<pin id="657" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_23/29 "/>
</bind>
</comp>

<comp id="659" class="1004" name="p_Result_42_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="64" slack="0"/>
<pin id="662" dir="0" index="2" bw="7" slack="0"/>
<pin id="663" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_42/29 "/>
</bind>
</comp>

<comp id="667" class="1004" name="loc_V_14_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="11" slack="0"/>
<pin id="669" dir="0" index="1" bw="64" slack="0"/>
<pin id="670" dir="0" index="2" bw="7" slack="0"/>
<pin id="671" dir="0" index="3" bw="7" slack="0"/>
<pin id="672" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_14/29 "/>
</bind>
</comp>

<comp id="677" class="1004" name="loc_V_15_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="64" slack="0"/>
<pin id="679" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_15/29 "/>
</bind>
</comp>

<comp id="681" class="1004" name="index_V_2_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="6" slack="0"/>
<pin id="683" dir="0" index="1" bw="64" slack="0"/>
<pin id="684" dir="0" index="2" bw="7" slack="0"/>
<pin id="685" dir="0" index="3" bw="7" slack="0"/>
<pin id="686" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index_V_2/29 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_24_i1_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="6" slack="0"/>
<pin id="693" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_i1/29 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_61_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="64" slack="0"/>
<pin id="698" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_61/29 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_i2_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="11" slack="1"/>
<pin id="702" dir="0" index="1" bw="11" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i2/30 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_i2_20_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="11" slack="1"/>
<pin id="707" dir="0" index="1" bw="11" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i2_20/30 "/>
</bind>
</comp>

<comp id="710" class="1004" name="tmp_22_i1_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="52" slack="1"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22_i1/30 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_23_i1_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="11" slack="1"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23_i1/30 "/>
</bind>
</comp>

<comp id="720" class="1004" name="or_cond_i1_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i1/30 "/>
</bind>
</comp>

<comp id="726" class="1004" name="mask_i62_cast_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="52" slack="0"/>
<pin id="728" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mask_i62_cast/30 "/>
</bind>
</comp>

<comp id="730" class="1004" name="p_Result_81_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="64" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="1"/>
<pin id="733" dir="0" index="2" bw="1" slack="0"/>
<pin id="734" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_81/30 "/>
</bind>
</comp>

<comp id="737" class="1004" name="ret_i_i_i_i1_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="64" slack="0"/>
<pin id="739" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_i_i_i_i1/30 "/>
</bind>
</comp>

<comp id="741" class="1004" name="p_Result_82_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="64" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="0" index="2" bw="63" slack="1"/>
<pin id="745" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_82/30 "/>
</bind>
</comp>

<comp id="748" class="1004" name="p_Val2_27_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="64" slack="0"/>
<pin id="750" dir="0" index="1" bw="52" slack="0"/>
<pin id="751" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_27/30 "/>
</bind>
</comp>

<comp id="754" class="1004" name="p_Result_83_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="0" index="1" bw="64" slack="0"/>
<pin id="757" dir="0" index="2" bw="7" slack="0"/>
<pin id="758" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_83/30 "/>
</bind>
</comp>

<comp id="762" class="1004" name="loc_V_16_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="11" slack="0"/>
<pin id="764" dir="0" index="1" bw="64" slack="0"/>
<pin id="765" dir="0" index="2" bw="7" slack="0"/>
<pin id="766" dir="0" index="3" bw="7" slack="0"/>
<pin id="767" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_16/30 "/>
</bind>
</comp>

<comp id="772" class="1004" name="loc_V_17_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="64" slack="0"/>
<pin id="774" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_17/30 "/>
</bind>
</comp>

<comp id="776" class="1004" name="xs_exp_V_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="1"/>
<pin id="778" dir="0" index="1" bw="11" slack="1"/>
<pin id="779" dir="0" index="2" bw="11" slack="0"/>
<pin id="780" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xs_exp_V/30 "/>
</bind>
</comp>

<comp id="782" class="1004" name="xs_sign_V_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="1"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="xs_sign_V/30 "/>
</bind>
</comp>

<comp id="787" class="1004" name="xs_sig_V_8_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="1"/>
<pin id="789" dir="0" index="1" bw="52" slack="1"/>
<pin id="790" dir="0" index="2" bw="52" slack="0"/>
<pin id="791" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xs_sig_V_8/30 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_26_i1_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="52" slack="0"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_26_i1/30 "/>
</bind>
</comp>

<comp id="799" class="1004" name="xs_sig_V_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="52" slack="0"/>
<pin id="801" dir="0" index="1" bw="52" slack="0"/>
<pin id="802" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="xs_sig_V/30 "/>
</bind>
</comp>

<comp id="805" class="1004" name="p_Result_84_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="64" slack="0"/>
<pin id="807" dir="0" index="1" bw="1" slack="0"/>
<pin id="808" dir="0" index="2" bw="11" slack="0"/>
<pin id="809" dir="0" index="3" bw="52" slack="0"/>
<pin id="810" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_84/30 "/>
</bind>
</comp>

<comp id="815" class="1004" name="ret_i_i_i1_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="64" slack="0"/>
<pin id="817" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_i_i_i1/30 "/>
</bind>
</comp>

<comp id="819" class="1004" name="sel_tmp_i1_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="1"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp_i1/30 "/>
</bind>
</comp>

<comp id="824" class="1004" name="sel_tmp1_i1_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1_i1/30 "/>
</bind>
</comp>

<comp id="830" class="1004" name="sel_tmp2_i1_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="0"/>
<pin id="832" dir="0" index="1" bw="64" slack="0"/>
<pin id="833" dir="0" index="2" bw="64" slack="0"/>
<pin id="834" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp2_i1/30 "/>
</bind>
</comp>

<comp id="838" class="1004" name="sel_tmp5_demorgan_i1_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="0"/>
<pin id="840" dir="0" index="1" bw="1" slack="0"/>
<pin id="841" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp5_demorgan_i1/30 "/>
</bind>
</comp>

<comp id="844" class="1004" name="sel_tmp6_i2_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="64" slack="0"/>
<pin id="847" dir="0" index="2" bw="64" slack="0"/>
<pin id="848" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp6_i2/30 "/>
</bind>
</comp>

<comp id="852" class="1004" name="sel_tmp7_i1_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="0"/>
<pin id="854" dir="0" index="1" bw="1" slack="0"/>
<pin id="855" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp7_i1/30 "/>
</bind>
</comp>

<comp id="858" class="1004" name="sel_tmp8_i2_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="0"/>
<pin id="860" dir="0" index="1" bw="1" slack="0"/>
<pin id="861" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8_i2/30 "/>
</bind>
</comp>

<comp id="864" class="1004" name="p_i1_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="0" index="1" bw="64" slack="2"/>
<pin id="867" dir="0" index="2" bw="64" slack="0"/>
<pin id="868" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i1/30 "/>
</bind>
</comp>

<comp id="872" class="1004" name="x_assign_1_to_int_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="1"/>
<pin id="874" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="x_assign_1_to_int/47 "/>
</bind>
</comp>

<comp id="876" class="1004" name="tmp_15_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="0"/>
<pin id="878" dir="0" index="1" bw="32" slack="0"/>
<pin id="879" dir="0" index="2" bw="6" slack="0"/>
<pin id="880" dir="0" index="3" bw="6" slack="0"/>
<pin id="881" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/47 "/>
</bind>
</comp>

<comp id="886" class="1004" name="tmp_21_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="0"/>
<pin id="888" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/47 "/>
</bind>
</comp>

<comp id="890" class="1004" name="notlhs3_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="8" slack="0"/>
<pin id="892" dir="0" index="1" bw="1" slack="0"/>
<pin id="893" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs3/47 "/>
</bind>
</comp>

<comp id="896" class="1004" name="notrhs3_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="23" slack="0"/>
<pin id="898" dir="0" index="1" bw="1" slack="0"/>
<pin id="899" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs3/47 "/>
</bind>
</comp>

<comp id="902" class="1004" name="tmp_16_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="0"/>
<pin id="904" dir="0" index="1" bw="1" slack="0"/>
<pin id="905" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_16/47 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp_19_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="0"/>
<pin id="910" dir="0" index="1" bw="1" slack="0"/>
<pin id="911" dir="1" index="2" bw="1" slack="31"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_19/47 "/>
</bind>
</comp>

<comp id="914" class="1004" name="tmp_7_to_int_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="64" slack="1"/>
<pin id="916" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_7_to_int/55 "/>
</bind>
</comp>

<comp id="918" class="1004" name="tmp_30_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="11" slack="0"/>
<pin id="920" dir="0" index="1" bw="64" slack="0"/>
<pin id="921" dir="0" index="2" bw="7" slack="0"/>
<pin id="922" dir="0" index="3" bw="7" slack="0"/>
<pin id="923" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/55 "/>
</bind>
</comp>

<comp id="928" class="1004" name="tmp_31_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="64" slack="0"/>
<pin id="930" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_31/55 "/>
</bind>
</comp>

<comp id="932" class="1004" name="notlhs7_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="11" slack="0"/>
<pin id="934" dir="0" index="1" bw="1" slack="0"/>
<pin id="935" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs7/55 "/>
</bind>
</comp>

<comp id="938" class="1004" name="notrhs7_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="52" slack="0"/>
<pin id="940" dir="0" index="1" bw="1" slack="0"/>
<pin id="941" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs7/55 "/>
</bind>
</comp>

<comp id="944" class="1004" name="p_Val2_12_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="64" slack="2"/>
<pin id="946" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_12/56 "/>
</bind>
</comp>

<comp id="948" class="1004" name="loc_V_2_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="11" slack="0"/>
<pin id="950" dir="0" index="1" bw="64" slack="0"/>
<pin id="951" dir="0" index="2" bw="7" slack="0"/>
<pin id="952" dir="0" index="3" bw="7" slack="0"/>
<pin id="953" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_2/56 "/>
</bind>
</comp>

<comp id="958" class="1004" name="loc_V_3_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="64" slack="0"/>
<pin id="960" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_3/56 "/>
</bind>
</comp>

<comp id="962" class="1004" name="notlhs6_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="11" slack="0"/>
<pin id="964" dir="0" index="1" bw="1" slack="0"/>
<pin id="965" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs6/56 "/>
</bind>
</comp>

<comp id="968" class="1004" name="notrhs6_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="52" slack="0"/>
<pin id="970" dir="0" index="1" bw="1" slack="0"/>
<pin id="971" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs6/56 "/>
</bind>
</comp>

<comp id="974" class="1004" name="tmp_32_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="1" slack="0"/>
<pin id="976" dir="0" index="1" bw="1" slack="0"/>
<pin id="977" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_32/56 "/>
</bind>
</comp>

<comp id="980" class="1004" name="tmp_33_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="1" slack="1"/>
<pin id="982" dir="0" index="1" bw="1" slack="1"/>
<pin id="983" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_33/56 "/>
</bind>
</comp>

<comp id="984" class="1004" name="tmp_34_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="0"/>
<pin id="986" dir="0" index="1" bw="1" slack="0"/>
<pin id="987" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_34/56 "/>
</bind>
</comp>

<comp id="990" class="1004" name="tmp_36_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="0"/>
<pin id="992" dir="0" index="1" bw="1" slack="1"/>
<pin id="993" dir="1" index="2" bw="1" slack="22"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_36/56 "/>
</bind>
</comp>

<comp id="995" class="1004" name="index_V_1_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="6" slack="0"/>
<pin id="997" dir="0" index="1" bw="64" slack="0"/>
<pin id="998" dir="0" index="2" bw="7" slack="0"/>
<pin id="999" dir="0" index="3" bw="7" slack="0"/>
<pin id="1000" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index_V_1/56 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="tmp_19_i_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="6" slack="0"/>
<pin id="1007" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_i/56 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="p_Result_25_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="0"/>
<pin id="1012" dir="0" index="1" bw="64" slack="1"/>
<pin id="1013" dir="0" index="2" bw="7" slack="0"/>
<pin id="1014" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_25/57 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="tmp_i_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="11" slack="1"/>
<pin id="1019" dir="0" index="1" bw="11" slack="0"/>
<pin id="1020" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/57 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="tmp_i_18_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="11" slack="1"/>
<pin id="1024" dir="0" index="1" bw="11" slack="0"/>
<pin id="1025" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_18/57 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="mask_i_cast_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="52" slack="0"/>
<pin id="1029" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mask_i_cast/57 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="tmp_54_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="64" slack="1"/>
<pin id="1033" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_54/57 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="p_Result_70_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="64" slack="0"/>
<pin id="1036" dir="0" index="1" bw="1" slack="0"/>
<pin id="1037" dir="0" index="2" bw="63" slack="0"/>
<pin id="1038" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_70/57 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="p_Val2_17_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="52" slack="0"/>
<pin id="1044" dir="0" index="1" bw="64" slack="0"/>
<pin id="1045" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_17/57 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="p_Result_71_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="0"/>
<pin id="1050" dir="0" index="1" bw="64" slack="0"/>
<pin id="1051" dir="0" index="2" bw="7" slack="0"/>
<pin id="1052" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_71/57 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="loc_V_4_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="11" slack="0"/>
<pin id="1058" dir="0" index="1" bw="64" slack="0"/>
<pin id="1059" dir="0" index="2" bw="7" slack="0"/>
<pin id="1060" dir="0" index="3" bw="7" slack="0"/>
<pin id="1061" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_4/57 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="loc_V_5_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="64" slack="0"/>
<pin id="1068" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_5/57 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="xs_exp_V_10_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="0"/>
<pin id="1072" dir="0" index="1" bw="11" slack="0"/>
<pin id="1073" dir="0" index="2" bw="11" slack="1"/>
<pin id="1074" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xs_exp_V_10/57 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="xs_sign_V_13_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="0"/>
<pin id="1079" dir="0" index="1" bw="1" slack="0"/>
<pin id="1080" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="xs_sign_V_13/57 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="xs_sig_V_4_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="1" slack="0"/>
<pin id="1085" dir="0" index="1" bw="52" slack="0"/>
<pin id="1086" dir="0" index="2" bw="52" slack="1"/>
<pin id="1087" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xs_sig_V_4/57 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="tmp_21_i_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="52" slack="0"/>
<pin id="1092" dir="0" index="1" bw="1" slack="0"/>
<pin id="1093" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_21_i/57 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="xs_sig_V_14_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="52" slack="0"/>
<pin id="1098" dir="0" index="1" bw="52" slack="0"/>
<pin id="1099" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="xs_sig_V_14/57 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="p_Result_72_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="64" slack="0"/>
<pin id="1104" dir="0" index="1" bw="1" slack="0"/>
<pin id="1105" dir="0" index="2" bw="11" slack="0"/>
<pin id="1106" dir="0" index="3" bw="52" slack="0"/>
<pin id="1107" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_72/57 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="notlhs_i_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="52" slack="1"/>
<pin id="1114" dir="0" index="1" bw="1" slack="0"/>
<pin id="1115" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs_i/57 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="notrhs_i_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="11" slack="1"/>
<pin id="1119" dir="0" index="1" bw="1" slack="0"/>
<pin id="1120" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs_i/57 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="p_Result_s_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="64" slack="0"/>
<pin id="1124" dir="0" index="1" bw="1" slack="1"/>
<pin id="1125" dir="0" index="2" bw="1" slack="0"/>
<pin id="1126" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/58 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="sel_tmp2_demorgan_i_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="1" slack="1"/>
<pin id="1131" dir="0" index="1" bw="1" slack="1"/>
<pin id="1132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp2_demorgan_i/58 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="sel_tmp3_v_i_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="1" slack="0"/>
<pin id="1135" dir="0" index="1" bw="64" slack="0"/>
<pin id="1136" dir="0" index="2" bw="64" slack="1"/>
<pin id="1137" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp3_v_i/58 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="sel_tmp3_i_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="64" slack="0"/>
<pin id="1142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="sel_tmp3_i/58 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="sel_tmp4_i_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="1" slack="1"/>
<pin id="1146" dir="0" index="1" bw="1" slack="0"/>
<pin id="1147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp4_i/58 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="sel_tmp5_i_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="1"/>
<pin id="1151" dir="0" index="1" bw="1" slack="0"/>
<pin id="1152" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5_i/58 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="sel_tmp6_i_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="1" slack="0"/>
<pin id="1156" dir="0" index="1" bw="64" slack="4"/>
<pin id="1157" dir="0" index="2" bw="64" slack="0"/>
<pin id="1158" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp6_i/58 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="sel_tmp8_i_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="1" slack="1"/>
<pin id="1165" dir="0" index="1" bw="1" slack="1"/>
<pin id="1166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp8_i/58 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="tmp_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="1" slack="1"/>
<pin id="1169" dir="0" index="1" bw="1" slack="0"/>
<pin id="1170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp/58 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="sel_tmp9_i_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="1" slack="0"/>
<pin id="1174" dir="0" index="1" bw="1" slack="1"/>
<pin id="1175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp9_i/58 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="r_1_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="1" slack="0"/>
<pin id="1179" dir="0" index="1" bw="32" slack="0"/>
<pin id="1180" dir="0" index="2" bw="32" slack="0"/>
<pin id="1181" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_1/58 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="r_1_to_int_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="32" slack="1"/>
<pin id="1187" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="r_1_to_int/59 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="tmp_44_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="8" slack="0"/>
<pin id="1190" dir="0" index="1" bw="32" slack="0"/>
<pin id="1191" dir="0" index="2" bw="6" slack="0"/>
<pin id="1192" dir="0" index="3" bw="6" slack="0"/>
<pin id="1193" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_44/59 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="tmp_58_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="32" slack="0"/>
<pin id="1200" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_58/59 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="notlhs1_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="8" slack="0"/>
<pin id="1204" dir="0" index="1" bw="1" slack="0"/>
<pin id="1205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs1/59 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="notrhs1_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="23" slack="0"/>
<pin id="1210" dir="0" index="1" bw="1" slack="0"/>
<pin id="1211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs1/59 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="tmp_45_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="1" slack="0"/>
<pin id="1216" dir="0" index="1" bw="1" slack="0"/>
<pin id="1217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_45/59 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="tmp_47_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="0"/>
<pin id="1222" dir="0" index="1" bw="1" slack="12"/>
<pin id="1223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_47/59 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="tmp_49_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="1" slack="0"/>
<pin id="1227" dir="0" index="1" bw="1" slack="0"/>
<pin id="1228" dir="1" index="2" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_49/59 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="p_Val2_32_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="64" slack="1"/>
<pin id="1233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_32/67 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="p_Result_59_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="1" slack="0"/>
<pin id="1237" dir="0" index="1" bw="64" slack="0"/>
<pin id="1238" dir="0" index="2" bw="7" slack="0"/>
<pin id="1239" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_59/67 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="loc_V_6_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="11" slack="0"/>
<pin id="1245" dir="0" index="1" bw="64" slack="0"/>
<pin id="1246" dir="0" index="2" bw="7" slack="0"/>
<pin id="1247" dir="0" index="3" bw="7" slack="0"/>
<pin id="1248" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_6/67 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="loc_V_7_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="64" slack="0"/>
<pin id="1255" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_7/67 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="index_V_3_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="6" slack="0"/>
<pin id="1259" dir="0" index="1" bw="64" slack="0"/>
<pin id="1260" dir="0" index="2" bw="7" slack="0"/>
<pin id="1261" dir="0" index="3" bw="7" slack="0"/>
<pin id="1262" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index_V_3/67 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="tmp_19_i9_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="6" slack="0"/>
<pin id="1269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_i9/67 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="tmp_66_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="64" slack="0"/>
<pin id="1274" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_66/67 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="tmp_i5_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="11" slack="1"/>
<pin id="1278" dir="0" index="1" bw="11" slack="0"/>
<pin id="1279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i5/68 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="tmp_i6_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="11" slack="1"/>
<pin id="1283" dir="0" index="1" bw="11" slack="0"/>
<pin id="1284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i6/68 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="p_Result_73_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="64" slack="0"/>
<pin id="1288" dir="0" index="1" bw="1" slack="1"/>
<pin id="1289" dir="0" index="2" bw="1" slack="0"/>
<pin id="1290" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_73/68 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="mask_i11_cast_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="52" slack="0"/>
<pin id="1295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mask_i11_cast/68 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="p_Result_74_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="64" slack="0"/>
<pin id="1299" dir="0" index="1" bw="1" slack="0"/>
<pin id="1300" dir="0" index="2" bw="63" slack="1"/>
<pin id="1301" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_74/68 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="p_Val2_37_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="64" slack="0"/>
<pin id="1306" dir="0" index="1" bw="52" slack="0"/>
<pin id="1307" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_37/68 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="p_Result_75_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="1" slack="0"/>
<pin id="1312" dir="0" index="1" bw="64" slack="0"/>
<pin id="1313" dir="0" index="2" bw="7" slack="0"/>
<pin id="1314" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_75/68 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="loc_V_8_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="11" slack="0"/>
<pin id="1320" dir="0" index="1" bw="64" slack="0"/>
<pin id="1321" dir="0" index="2" bw="7" slack="0"/>
<pin id="1322" dir="0" index="3" bw="7" slack="0"/>
<pin id="1323" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_8/68 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="loc_V_9_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="64" slack="0"/>
<pin id="1330" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_9/68 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="xs_exp_V_11_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="1" slack="1"/>
<pin id="1334" dir="0" index="1" bw="11" slack="0"/>
<pin id="1335" dir="0" index="2" bw="11" slack="1"/>
<pin id="1336" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xs_exp_V_11/68 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="xs_sign_V_14_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="1" slack="1"/>
<pin id="1340" dir="0" index="1" bw="1" slack="0"/>
<pin id="1341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="xs_sign_V_14/68 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="xs_sig_V_12_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="1" slack="1"/>
<pin id="1345" dir="0" index="1" bw="52" slack="0"/>
<pin id="1346" dir="0" index="2" bw="52" slack="1"/>
<pin id="1347" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xs_sig_V_12/68 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="tmp_21_i1_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="52" slack="0"/>
<pin id="1351" dir="0" index="1" bw="1" slack="0"/>
<pin id="1352" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_21_i1/68 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="xs_sig_V_15_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="52" slack="0"/>
<pin id="1357" dir="0" index="1" bw="52" slack="0"/>
<pin id="1358" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="xs_sig_V_15/68 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="p_Result_76_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="64" slack="0"/>
<pin id="1363" dir="0" index="1" bw="1" slack="0"/>
<pin id="1364" dir="0" index="2" bw="11" slack="0"/>
<pin id="1365" dir="0" index="3" bw="52" slack="0"/>
<pin id="1366" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_76/68 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="sel_tmp2_demorgan_i1_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="1" slack="0"/>
<pin id="1373" dir="0" index="1" bw="1" slack="0"/>
<pin id="1374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp2_demorgan_i1/68 "/>
</bind>
</comp>

<comp id="1377" class="1004" name="sel_tmp3_v_i1_fu_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="1" slack="0"/>
<pin id="1379" dir="0" index="1" bw="64" slack="0"/>
<pin id="1380" dir="0" index="2" bw="64" slack="0"/>
<pin id="1381" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp3_v_i1/68 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="sel_tmp3_i1_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="64" slack="0"/>
<pin id="1387" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="sel_tmp3_i1/68 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="sel_tmp4_i1_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="1" slack="0"/>
<pin id="1391" dir="0" index="1" bw="1" slack="0"/>
<pin id="1392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp4_i1/68 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="sel_tmp5_i1_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="1" slack="0"/>
<pin id="1397" dir="0" index="1" bw="1" slack="0"/>
<pin id="1398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5_i1/68 "/>
</bind>
</comp>

<comp id="1401" class="1004" name="sel_tmp6_i3_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="1" slack="0"/>
<pin id="1403" dir="0" index="1" bw="64" slack="2"/>
<pin id="1404" dir="0" index="2" bw="64" slack="0"/>
<pin id="1405" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp6_i3/68 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="notlhs_i1_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="52" slack="1"/>
<pin id="1411" dir="0" index="1" bw="1" slack="0"/>
<pin id="1412" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs_i1/68 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="notrhs_i1_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="11" slack="1"/>
<pin id="1416" dir="0" index="1" bw="1" slack="0"/>
<pin id="1417" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs_i1/68 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="sel_tmp8_i3_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="1" slack="9"/>
<pin id="1421" dir="0" index="1" bw="1" slack="9"/>
<pin id="1422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp8_i3/77 "/>
</bind>
</comp>

<comp id="1423" class="1004" name="tmp1_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="1" slack="10"/>
<pin id="1425" dir="0" index="1" bw="1" slack="0"/>
<pin id="1426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/77 "/>
</bind>
</comp>

<comp id="1428" class="1004" name="sel_tmp9_i1_fu_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="1" slack="0"/>
<pin id="1430" dir="0" index="1" bw="1" slack="9"/>
<pin id="1431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp9_i1/77 "/>
</bind>
</comp>

<comp id="1433" class="1004" name="tmp_12_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="1" slack="0"/>
<pin id="1435" dir="0" index="1" bw="32" slack="0"/>
<pin id="1436" dir="0" index="2" bw="32" slack="0"/>
<pin id="1437" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_12/77 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="x_read_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="32" slack="1"/>
<pin id="1443" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="1453" class="1005" name="tmp_2_demorgan_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="1" slack="38"/>
<pin id="1455" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2_demorgan "/>
</bind>
</comp>

<comp id="1457" class="1005" name="tmp_5_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="1" slack="38"/>
<pin id="1459" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="tmp_6_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="1" slack="38"/>
<pin id="1463" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="tmp_2_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="1" slack="12"/>
<pin id="1467" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="tmp_14_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="1" slack="31"/>
<pin id="1472" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="notlhs5_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="1" slack="1"/>
<pin id="1476" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs5 "/>
</bind>
</comp>

<comp id="1479" class="1005" name="notrhs5_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="1" slack="1"/>
<pin id="1481" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs5 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="tmp_27_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="1" slack="1"/>
<pin id="1486" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="p_Val2_3_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="64" slack="1"/>
<pin id="1491" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1495" class="1005" name="loc_V_10_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="11" slack="1"/>
<pin id="1497" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_10 "/>
</bind>
</comp>

<comp id="1503" class="1005" name="loc_V_11_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="52" slack="1"/>
<pin id="1505" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_11 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="notrhs4_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="1" slack="1"/>
<pin id="1510" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs4 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="tmp_28_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="1" slack="22"/>
<pin id="1515" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="mask_table1_addr_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="6" slack="1"/>
<pin id="1519" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mask_table1_addr "/>
</bind>
</comp>

<comp id="1522" class="1005" name="tmp_i1_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="1" slack="1"/>
<pin id="1524" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i1 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="tmp_i1_19_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="1" slack="1"/>
<pin id="1529" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i1_19 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="sel_tmp6_i1_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="64" slack="1"/>
<pin id="1534" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp6_i1 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="r_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="32" slack="1"/>
<pin id="1539" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="1544" class="1005" name="tmp_42_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="1" slack="19"/>
<pin id="1546" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="1548" class="1005" name="p_Result_42_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="1" slack="1"/>
<pin id="1550" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_42 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="loc_V_14_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="11" slack="1"/>
<pin id="1559" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_14 "/>
</bind>
</comp>

<comp id="1565" class="1005" name="loc_V_15_reg_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="52" slack="1"/>
<pin id="1567" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_15 "/>
</bind>
</comp>

<comp id="1571" class="1005" name="mask_table1_addr_1_reg_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="6" slack="1"/>
<pin id="1573" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mask_table1_addr_1 "/>
</bind>
</comp>

<comp id="1576" class="1005" name="tmp_61_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="63" slack="1"/>
<pin id="1578" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61 "/>
</bind>
</comp>

<comp id="1581" class="1005" name="p_i1_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="64" slack="1"/>
<pin id="1583" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_i1 "/>
</bind>
</comp>

<comp id="1586" class="1005" name="tmp_11_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="32" slack="1"/>
<pin id="1588" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1591" class="1005" name="tmp_16_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="1" slack="12"/>
<pin id="1593" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1596" class="1005" name="tmp_19_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="1" slack="31"/>
<pin id="1598" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1600" class="1005" name="notlhs7_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="1" slack="1"/>
<pin id="1602" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs7 "/>
</bind>
</comp>

<comp id="1605" class="1005" name="notrhs7_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="1" slack="1"/>
<pin id="1607" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs7 "/>
</bind>
</comp>

<comp id="1610" class="1005" name="tmp_35_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="1" slack="1"/>
<pin id="1612" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="1615" class="1005" name="p_Val2_12_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="64" slack="1"/>
<pin id="1617" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_12 "/>
</bind>
</comp>

<comp id="1621" class="1005" name="loc_V_2_reg_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="11" slack="1"/>
<pin id="1623" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_2 "/>
</bind>
</comp>

<comp id="1629" class="1005" name="loc_V_3_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="52" slack="1"/>
<pin id="1631" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_3 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="tmp_36_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="1" slack="22"/>
<pin id="1637" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1639" class="1005" name="mask_table3_addr_reg_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="6" slack="1"/>
<pin id="1641" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mask_table3_addr "/>
</bind>
</comp>

<comp id="1644" class="1005" name="p_Result_25_reg_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="1" slack="1"/>
<pin id="1646" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_25 "/>
</bind>
</comp>

<comp id="1650" class="1005" name="tmp_i_reg_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="1" slack="1"/>
<pin id="1652" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1657" class="1005" name="tmp_i_18_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="1" slack="1"/>
<pin id="1659" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_18 "/>
</bind>
</comp>

<comp id="1663" class="1005" name="p_Result_72_reg_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="64" slack="1"/>
<pin id="1665" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_72 "/>
</bind>
</comp>

<comp id="1668" class="1005" name="notlhs_i_reg_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="1" slack="1"/>
<pin id="1670" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs_i "/>
</bind>
</comp>

<comp id="1673" class="1005" name="notrhs_i_reg_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="1" slack="1"/>
<pin id="1675" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs_i "/>
</bind>
</comp>

<comp id="1678" class="1005" name="r_1_reg_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="32" slack="1"/>
<pin id="1680" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="1685" class="1005" name="tmp_49_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="1" slack="19"/>
<pin id="1687" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="1689" class="1005" name="p_Result_59_reg_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="1" slack="1"/>
<pin id="1691" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_59 "/>
</bind>
</comp>

<comp id="1698" class="1005" name="loc_V_6_reg_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="11" slack="1"/>
<pin id="1700" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_6 "/>
</bind>
</comp>

<comp id="1706" class="1005" name="loc_V_7_reg_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="52" slack="1"/>
<pin id="1708" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_7 "/>
</bind>
</comp>

<comp id="1712" class="1005" name="mask_table3_addr_1_reg_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="6" slack="1"/>
<pin id="1714" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mask_table3_addr_1 "/>
</bind>
</comp>

<comp id="1717" class="1005" name="tmp_66_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="63" slack="1"/>
<pin id="1719" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_66 "/>
</bind>
</comp>

<comp id="1722" class="1005" name="tmp_i5_reg_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="1" slack="9"/>
<pin id="1724" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_i5 "/>
</bind>
</comp>

<comp id="1727" class="1005" name="sel_tmp6_i3_reg_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="64" slack="1"/>
<pin id="1729" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp6_i3 "/>
</bind>
</comp>

<comp id="1732" class="1005" name="notlhs_i1_reg_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="1" slack="9"/>
<pin id="1734" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="notlhs_i1 "/>
</bind>
</comp>

<comp id="1737" class="1005" name="notrhs_i1_reg_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="1" slack="9"/>
<pin id="1739" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="notrhs_i1 "/>
</bind>
</comp>

<comp id="1742" class="1005" name="tmp_12_reg_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="32" slack="1"/>
<pin id="1744" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="40" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="94" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="40" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="40" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="114" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="125"><net_src comp="70" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="149"><net_src comp="122" pin="1"/><net_sink comp="127" pin=8"/></net>

<net id="150"><net_src comp="122" pin="1"/><net_sink comp="127" pin=14"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="156"><net_src comp="32" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="76" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="34" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="179"><net_src comp="62" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="66" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="185"><net_src comp="68" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="193"><net_src comp="160" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="190" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="200"><net_src comp="151" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="203"><net_src comp="197" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="207"><net_src comp="174" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="212"><net_src comp="180" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="217"><net_src comp="190" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="8" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="214" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="10" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="227"><net_src comp="12" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="231"><net_src comp="214" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="218" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="14" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="228" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="16" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="232" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="238" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="259"><net_src comp="18" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="20" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="22" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="266"><net_src comp="250" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="253" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="24" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="263" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="26" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="267" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="164" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="197" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="18" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="291" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="303"><net_src comp="20" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="304"><net_src comp="22" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="308"><net_src comp="291" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="295" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="24" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="305" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="26" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="309" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="164" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="204" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="8" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="333" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="10" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="346"><net_src comp="12" pin="0"/><net_sink comp="337" pin=3"/></net>

<net id="350"><net_src comp="333" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="337" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="14" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="347" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="16" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="190" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="373"><net_src comp="8" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="363" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="10" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="12" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="380"><net_src comp="363" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="367" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="14" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="377" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="16" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="387" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="381" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="407"><net_src comp="393" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="399" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="420"><net_src comp="36" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="363" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="422"><net_src comp="10" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="423"><net_src comp="38" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="427"><net_src comp="414" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="434"><net_src comp="42" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="44" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="440"><net_src comp="46" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="48" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="50" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="446" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="459"><net_src comp="89" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="52" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="429" pin="3"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="54" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="471"><net_src comp="460" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="480"><net_src comp="52" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="56" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="472" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="487"><net_src comp="456" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="475" pin="3"/><net_sink comp="483" pin=1"/></net>

<net id="494"><net_src comp="42" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="483" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="44" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="503"><net_src comp="8" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="483" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="505"><net_src comp="10" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="506"><net_src comp="12" pin="0"/><net_sink comp="497" pin=3"/></net>

<net id="510"><net_src comp="483" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="516"><net_src comp="429" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="497" pin="4"/><net_sink comp="511" pin=2"/></net>

<net id="522"><net_src comp="429" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="489" pin="3"/><net_sink comp="518" pin=1"/></net>

<net id="529"><net_src comp="429" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="507" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="535"><net_src comp="89" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="58" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="524" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="531" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="549"><net_src comp="60" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="518" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="551"><net_src comp="511" pin="3"/><net_sink comp="543" pin=2"/></net>

<net id="552"><net_src comp="537" pin="2"/><net_sink comp="543" pin=3"/></net>

<net id="556"><net_src comp="543" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="429" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="451" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="557" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="436" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="574"><net_src comp="563" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="468" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="62" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="581"><net_src comp="436" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="441" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="588"><net_src comp="577" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="569" pin="3"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="553" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="595"><net_src comp="64" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="591" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="596" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="190" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="608"><net_src comp="601" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="618"><net_src comp="18" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="609" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="620"><net_src comp="20" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="621"><net_src comp="22" pin="0"/><net_sink comp="612" pin=3"/></net>

<net id="625"><net_src comp="609" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="630"><net_src comp="612" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="24" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="622" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="26" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="632" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="626" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="638" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="653"><net_src comp="644" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="164" pin="2"/><net_sink comp="649" pin=1"/></net>

<net id="658"><net_src comp="209" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="664"><net_src comp="42" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="655" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="44" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="673"><net_src comp="8" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="655" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="675"><net_src comp="10" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="676"><net_src comp="12" pin="0"/><net_sink comp="667" pin=3"/></net>

<net id="680"><net_src comp="655" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="687"><net_src comp="36" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="655" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="689"><net_src comp="10" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="690"><net_src comp="38" pin="0"/><net_sink comp="681" pin=3"/></net>

<net id="694"><net_src comp="681" pin="4"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="699"><net_src comp="655" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="704"><net_src comp="46" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="709"><net_src comp="48" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="714"><net_src comp="16" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="719"><net_src comp="50" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="724"><net_src comp="710" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="715" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="729"><net_src comp="89" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="735"><net_src comp="52" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="54" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="740"><net_src comp="730" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="746"><net_src comp="52" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="747"><net_src comp="56" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="752"><net_src comp="741" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="726" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="759"><net_src comp="42" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="760"><net_src comp="748" pin="2"/><net_sink comp="754" pin=1"/></net>

<net id="761"><net_src comp="44" pin="0"/><net_sink comp="754" pin=2"/></net>

<net id="768"><net_src comp="8" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="748" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="770"><net_src comp="10" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="771"><net_src comp="12" pin="0"/><net_sink comp="762" pin=3"/></net>

<net id="775"><net_src comp="748" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="781"><net_src comp="762" pin="4"/><net_sink comp="776" pin=2"/></net>

<net id="786"><net_src comp="754" pin="3"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="772" pin="1"/><net_sink comp="787" pin=2"/></net>

<net id="797"><net_src comp="89" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="58" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="787" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="793" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="811"><net_src comp="60" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="812"><net_src comp="782" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="813"><net_src comp="776" pin="3"/><net_sink comp="805" pin=2"/></net>

<net id="814"><net_src comp="799" pin="2"/><net_sink comp="805" pin=3"/></net>

<net id="818"><net_src comp="805" pin="4"/><net_sink comp="815" pin=0"/></net>

<net id="823"><net_src comp="720" pin="2"/><net_sink comp="819" pin=1"/></net>

<net id="828"><net_src comp="819" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="700" pin="2"/><net_sink comp="824" pin=1"/></net>

<net id="835"><net_src comp="824" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="836"><net_src comp="737" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="837"><net_src comp="62" pin="0"/><net_sink comp="830" pin=2"/></net>

<net id="842"><net_src comp="700" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="705" pin="2"/><net_sink comp="838" pin=1"/></net>

<net id="849"><net_src comp="838" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="850"><net_src comp="830" pin="3"/><net_sink comp="844" pin=1"/></net>

<net id="851"><net_src comp="815" pin="1"/><net_sink comp="844" pin=2"/></net>

<net id="856"><net_src comp="700" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="64" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="862"><net_src comp="705" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="852" pin="2"/><net_sink comp="858" pin=1"/></net>

<net id="869"><net_src comp="858" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="870"><net_src comp="209" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="871"><net_src comp="844" pin="3"/><net_sink comp="864" pin=2"/></net>

<net id="875"><net_src comp="197" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="882"><net_src comp="18" pin="0"/><net_sink comp="876" pin=0"/></net>

<net id="883"><net_src comp="872" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="884"><net_src comp="20" pin="0"/><net_sink comp="876" pin=2"/></net>

<net id="885"><net_src comp="22" pin="0"/><net_sink comp="876" pin=3"/></net>

<net id="889"><net_src comp="872" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="894"><net_src comp="876" pin="4"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="24" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="900"><net_src comp="886" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="26" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="906"><net_src comp="896" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="890" pin="2"/><net_sink comp="902" pin=1"/></net>

<net id="912"><net_src comp="902" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="164" pin="2"/><net_sink comp="908" pin=1"/></net>

<net id="917"><net_src comp="204" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="924"><net_src comp="8" pin="0"/><net_sink comp="918" pin=0"/></net>

<net id="925"><net_src comp="914" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="926"><net_src comp="10" pin="0"/><net_sink comp="918" pin=2"/></net>

<net id="927"><net_src comp="12" pin="0"/><net_sink comp="918" pin=3"/></net>

<net id="931"><net_src comp="914" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="936"><net_src comp="918" pin="4"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="14" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="942"><net_src comp="928" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="16" pin="0"/><net_sink comp="938" pin=1"/></net>

<net id="947"><net_src comp="190" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="954"><net_src comp="8" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="955"><net_src comp="944" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="956"><net_src comp="10" pin="0"/><net_sink comp="948" pin=2"/></net>

<net id="957"><net_src comp="12" pin="0"/><net_sink comp="948" pin=3"/></net>

<net id="961"><net_src comp="944" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="966"><net_src comp="948" pin="4"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="14" pin="0"/><net_sink comp="962" pin=1"/></net>

<net id="972"><net_src comp="958" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="16" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="978"><net_src comp="968" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="979"><net_src comp="962" pin="2"/><net_sink comp="974" pin=1"/></net>

<net id="988"><net_src comp="974" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="980" pin="2"/><net_sink comp="984" pin=1"/></net>

<net id="994"><net_src comp="984" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="1001"><net_src comp="36" pin="0"/><net_sink comp="995" pin=0"/></net>

<net id="1002"><net_src comp="944" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1003"><net_src comp="10" pin="0"/><net_sink comp="995" pin=2"/></net>

<net id="1004"><net_src comp="38" pin="0"/><net_sink comp="995" pin=3"/></net>

<net id="1008"><net_src comp="995" pin="4"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="1015"><net_src comp="42" pin="0"/><net_sink comp="1010" pin=0"/></net>

<net id="1016"><net_src comp="44" pin="0"/><net_sink comp="1010" pin=2"/></net>

<net id="1021"><net_src comp="46" pin="0"/><net_sink comp="1017" pin=1"/></net>

<net id="1026"><net_src comp="48" pin="0"/><net_sink comp="1022" pin=1"/></net>

<net id="1030"><net_src comp="109" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1039"><net_src comp="52" pin="0"/><net_sink comp="1034" pin=0"/></net>

<net id="1040"><net_src comp="64" pin="0"/><net_sink comp="1034" pin=1"/></net>

<net id="1041"><net_src comp="1031" pin="1"/><net_sink comp="1034" pin=2"/></net>

<net id="1046"><net_src comp="1027" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="1034" pin="3"/><net_sink comp="1042" pin=1"/></net>

<net id="1053"><net_src comp="42" pin="0"/><net_sink comp="1048" pin=0"/></net>

<net id="1054"><net_src comp="1042" pin="2"/><net_sink comp="1048" pin=1"/></net>

<net id="1055"><net_src comp="44" pin="0"/><net_sink comp="1048" pin=2"/></net>

<net id="1062"><net_src comp="8" pin="0"/><net_sink comp="1056" pin=0"/></net>

<net id="1063"><net_src comp="1042" pin="2"/><net_sink comp="1056" pin=1"/></net>

<net id="1064"><net_src comp="10" pin="0"/><net_sink comp="1056" pin=2"/></net>

<net id="1065"><net_src comp="12" pin="0"/><net_sink comp="1056" pin=3"/></net>

<net id="1069"><net_src comp="1042" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1075"><net_src comp="1010" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1076"><net_src comp="1056" pin="4"/><net_sink comp="1070" pin=1"/></net>

<net id="1081"><net_src comp="1010" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1082"><net_src comp="1048" pin="3"/><net_sink comp="1077" pin=1"/></net>

<net id="1088"><net_src comp="1010" pin="3"/><net_sink comp="1083" pin=0"/></net>

<net id="1089"><net_src comp="1066" pin="1"/><net_sink comp="1083" pin=1"/></net>

<net id="1094"><net_src comp="109" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1095"><net_src comp="58" pin="0"/><net_sink comp="1090" pin=1"/></net>

<net id="1100"><net_src comp="1083" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1101"><net_src comp="1090" pin="2"/><net_sink comp="1096" pin=1"/></net>

<net id="1108"><net_src comp="60" pin="0"/><net_sink comp="1102" pin=0"/></net>

<net id="1109"><net_src comp="1077" pin="2"/><net_sink comp="1102" pin=1"/></net>

<net id="1110"><net_src comp="1070" pin="3"/><net_sink comp="1102" pin=2"/></net>

<net id="1111"><net_src comp="1096" pin="2"/><net_sink comp="1102" pin=3"/></net>

<net id="1116"><net_src comp="16" pin="0"/><net_sink comp="1112" pin=1"/></net>

<net id="1121"><net_src comp="50" pin="0"/><net_sink comp="1117" pin=1"/></net>

<net id="1127"><net_src comp="52" pin="0"/><net_sink comp="1122" pin=0"/></net>

<net id="1128"><net_src comp="54" pin="0"/><net_sink comp="1122" pin=2"/></net>

<net id="1138"><net_src comp="1129" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1139"><net_src comp="1122" pin="3"/><net_sink comp="1133" pin=1"/></net>

<net id="1143"><net_src comp="1133" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1148"><net_src comp="64" pin="0"/><net_sink comp="1144" pin=1"/></net>

<net id="1153"><net_src comp="1144" pin="2"/><net_sink comp="1149" pin=1"/></net>

<net id="1159"><net_src comp="1149" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1160"><net_src comp="190" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="1161"><net_src comp="1140" pin="1"/><net_sink comp="1154" pin=2"/></net>

<net id="1162"><net_src comp="1154" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="1171"><net_src comp="1163" pin="2"/><net_sink comp="1167" pin=1"/></net>

<net id="1176"><net_src comp="1167" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1182"><net_src comp="1172" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1183"><net_src comp="72" pin="0"/><net_sink comp="1177" pin=1"/></net>

<net id="1184"><net_src comp="157" pin="1"/><net_sink comp="1177" pin=2"/></net>

<net id="1194"><net_src comp="18" pin="0"/><net_sink comp="1188" pin=0"/></net>

<net id="1195"><net_src comp="1185" pin="1"/><net_sink comp="1188" pin=1"/></net>

<net id="1196"><net_src comp="20" pin="0"/><net_sink comp="1188" pin=2"/></net>

<net id="1197"><net_src comp="22" pin="0"/><net_sink comp="1188" pin=3"/></net>

<net id="1201"><net_src comp="1185" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1206"><net_src comp="1188" pin="4"/><net_sink comp="1202" pin=0"/></net>

<net id="1207"><net_src comp="24" pin="0"/><net_sink comp="1202" pin=1"/></net>

<net id="1212"><net_src comp="1198" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1213"><net_src comp="26" pin="0"/><net_sink comp="1208" pin=1"/></net>

<net id="1218"><net_src comp="1208" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1219"><net_src comp="1202" pin="2"/><net_sink comp="1214" pin=1"/></net>

<net id="1224"><net_src comp="1214" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1229"><net_src comp="1220" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1230"><net_src comp="164" pin="2"/><net_sink comp="1225" pin=1"/></net>

<net id="1234"><net_src comp="209" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1240"><net_src comp="42" pin="0"/><net_sink comp="1235" pin=0"/></net>

<net id="1241"><net_src comp="1231" pin="1"/><net_sink comp="1235" pin=1"/></net>

<net id="1242"><net_src comp="44" pin="0"/><net_sink comp="1235" pin=2"/></net>

<net id="1249"><net_src comp="8" pin="0"/><net_sink comp="1243" pin=0"/></net>

<net id="1250"><net_src comp="1231" pin="1"/><net_sink comp="1243" pin=1"/></net>

<net id="1251"><net_src comp="10" pin="0"/><net_sink comp="1243" pin=2"/></net>

<net id="1252"><net_src comp="12" pin="0"/><net_sink comp="1243" pin=3"/></net>

<net id="1256"><net_src comp="1231" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="1263"><net_src comp="36" pin="0"/><net_sink comp="1257" pin=0"/></net>

<net id="1264"><net_src comp="1231" pin="1"/><net_sink comp="1257" pin=1"/></net>

<net id="1265"><net_src comp="10" pin="0"/><net_sink comp="1257" pin=2"/></net>

<net id="1266"><net_src comp="38" pin="0"/><net_sink comp="1257" pin=3"/></net>

<net id="1270"><net_src comp="1257" pin="4"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="1275"><net_src comp="1231" pin="1"/><net_sink comp="1272" pin=0"/></net>

<net id="1280"><net_src comp="46" pin="0"/><net_sink comp="1276" pin=1"/></net>

<net id="1285"><net_src comp="48" pin="0"/><net_sink comp="1281" pin=1"/></net>

<net id="1291"><net_src comp="52" pin="0"/><net_sink comp="1286" pin=0"/></net>

<net id="1292"><net_src comp="54" pin="0"/><net_sink comp="1286" pin=2"/></net>

<net id="1296"><net_src comp="109" pin="2"/><net_sink comp="1293" pin=0"/></net>

<net id="1302"><net_src comp="52" pin="0"/><net_sink comp="1297" pin=0"/></net>

<net id="1303"><net_src comp="64" pin="0"/><net_sink comp="1297" pin=1"/></net>

<net id="1308"><net_src comp="1297" pin="3"/><net_sink comp="1304" pin=0"/></net>

<net id="1309"><net_src comp="1293" pin="1"/><net_sink comp="1304" pin=1"/></net>

<net id="1315"><net_src comp="42" pin="0"/><net_sink comp="1310" pin=0"/></net>

<net id="1316"><net_src comp="1304" pin="2"/><net_sink comp="1310" pin=1"/></net>

<net id="1317"><net_src comp="44" pin="0"/><net_sink comp="1310" pin=2"/></net>

<net id="1324"><net_src comp="8" pin="0"/><net_sink comp="1318" pin=0"/></net>

<net id="1325"><net_src comp="1304" pin="2"/><net_sink comp="1318" pin=1"/></net>

<net id="1326"><net_src comp="10" pin="0"/><net_sink comp="1318" pin=2"/></net>

<net id="1327"><net_src comp="12" pin="0"/><net_sink comp="1318" pin=3"/></net>

<net id="1331"><net_src comp="1304" pin="2"/><net_sink comp="1328" pin=0"/></net>

<net id="1337"><net_src comp="1318" pin="4"/><net_sink comp="1332" pin=1"/></net>

<net id="1342"><net_src comp="1310" pin="3"/><net_sink comp="1338" pin=1"/></net>

<net id="1348"><net_src comp="1328" pin="1"/><net_sink comp="1343" pin=1"/></net>

<net id="1353"><net_src comp="109" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1354"><net_src comp="58" pin="0"/><net_sink comp="1349" pin=1"/></net>

<net id="1359"><net_src comp="1343" pin="3"/><net_sink comp="1355" pin=0"/></net>

<net id="1360"><net_src comp="1349" pin="2"/><net_sink comp="1355" pin=1"/></net>

<net id="1367"><net_src comp="60" pin="0"/><net_sink comp="1361" pin=0"/></net>

<net id="1368"><net_src comp="1338" pin="2"/><net_sink comp="1361" pin=1"/></net>

<net id="1369"><net_src comp="1332" pin="3"/><net_sink comp="1361" pin=2"/></net>

<net id="1370"><net_src comp="1355" pin="2"/><net_sink comp="1361" pin=3"/></net>

<net id="1375"><net_src comp="1276" pin="2"/><net_sink comp="1371" pin=0"/></net>

<net id="1376"><net_src comp="1281" pin="2"/><net_sink comp="1371" pin=1"/></net>

<net id="1382"><net_src comp="1371" pin="2"/><net_sink comp="1377" pin=0"/></net>

<net id="1383"><net_src comp="1286" pin="3"/><net_sink comp="1377" pin=1"/></net>

<net id="1384"><net_src comp="1361" pin="4"/><net_sink comp="1377" pin=2"/></net>

<net id="1388"><net_src comp="1377" pin="3"/><net_sink comp="1385" pin=0"/></net>

<net id="1393"><net_src comp="1276" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1394"><net_src comp="64" pin="0"/><net_sink comp="1389" pin=1"/></net>

<net id="1399"><net_src comp="1281" pin="2"/><net_sink comp="1395" pin=0"/></net>

<net id="1400"><net_src comp="1389" pin="2"/><net_sink comp="1395" pin=1"/></net>

<net id="1406"><net_src comp="1395" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1407"><net_src comp="209" pin="1"/><net_sink comp="1401" pin=1"/></net>

<net id="1408"><net_src comp="1385" pin="1"/><net_sink comp="1401" pin=2"/></net>

<net id="1413"><net_src comp="16" pin="0"/><net_sink comp="1409" pin=1"/></net>

<net id="1418"><net_src comp="50" pin="0"/><net_sink comp="1414" pin=1"/></net>

<net id="1427"><net_src comp="1419" pin="2"/><net_sink comp="1423" pin=1"/></net>

<net id="1432"><net_src comp="1423" pin="2"/><net_sink comp="1428" pin=0"/></net>

<net id="1438"><net_src comp="1428" pin="2"/><net_sink comp="1433" pin=0"/></net>

<net id="1439"><net_src comp="74" pin="0"/><net_sink comp="1433" pin=1"/></net>

<net id="1440"><net_src comp="157" pin="1"/><net_sink comp="1433" pin=2"/></net>

<net id="1444"><net_src comp="76" pin="2"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="1446"><net_src comp="1441" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="1447"><net_src comp="1441" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1448"><net_src comp="1441" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="1449"><net_src comp="1441" pin="1"/><net_sink comp="127" pin=4"/></net>

<net id="1450"><net_src comp="1441" pin="1"/><net_sink comp="127" pin=6"/></net>

<net id="1451"><net_src comp="1441" pin="1"/><net_sink comp="127" pin=10"/></net>

<net id="1452"><net_src comp="1441" pin="1"/><net_sink comp="127" pin=16"/></net>

<net id="1456"><net_src comp="244" pin="2"/><net_sink comp="1453" pin=0"/></net>

<net id="1460"><net_src comp="285" pin="2"/><net_sink comp="1457" pin=0"/></net>

<net id="1464"><net_src comp="169" pin="2"/><net_sink comp="1461" pin=0"/></net>

<net id="1468"><net_src comp="321" pin="2"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="1473"><net_src comp="327" pin="2"/><net_sink comp="1470" pin=0"/></net>

<net id="1477"><net_src comp="351" pin="2"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="1482"><net_src comp="357" pin="2"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="1487"><net_src comp="186" pin="2"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="1492"><net_src comp="363" pin="1"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="1494"><net_src comp="1489" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="1498"><net_src comp="367" pin="4"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="1500"><net_src comp="1495" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="1501"><net_src comp="1495" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1502"><net_src comp="1495" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="1506"><net_src comp="377" pin="1"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="1511"><net_src comp="387" pin="2"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="1516"><net_src comp="409" pin="2"/><net_sink comp="1513" pin=0"/></net>

<net id="1520"><net_src comp="82" pin="3"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="1525"><net_src comp="436" pin="2"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="1530"><net_src comp="441" pin="2"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="1535"><net_src comp="583" pin="3"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="601" pin=2"/></net>

<net id="1540"><net_src comp="157" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="1542"><net_src comp="1537" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="1543"><net_src comp="1537" pin="1"/><net_sink comp="127" pin=18"/></net>

<net id="1547"><net_src comp="649" pin="2"/><net_sink comp="1544" pin=0"/></net>

<net id="1551"><net_src comp="659" pin="3"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="1553"><net_src comp="1548" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1554"><net_src comp="1548" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1555"><net_src comp="1548" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="1556"><net_src comp="1548" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1560"><net_src comp="667" pin="4"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1562"><net_src comp="1557" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="1563"><net_src comp="1557" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="1564"><net_src comp="1557" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="1568"><net_src comp="677" pin="1"/><net_sink comp="1565" pin=0"/></net>

<net id="1569"><net_src comp="1565" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="1570"><net_src comp="1565" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="1574"><net_src comp="94" pin="3"/><net_sink comp="1571" pin=0"/></net>

<net id="1575"><net_src comp="1571" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="1579"><net_src comp="696" pin="1"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="741" pin=2"/></net>

<net id="1584"><net_src comp="864" pin="3"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1589"><net_src comp="157" pin="1"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="1594"><net_src comp="902" pin="2"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="1220" pin=1"/></net>

<net id="1599"><net_src comp="908" pin="2"/><net_sink comp="1596" pin=0"/></net>

<net id="1603"><net_src comp="932" pin="2"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="1608"><net_src comp="938" pin="2"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="1613"><net_src comp="186" pin="2"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="1618"><net_src comp="944" pin="1"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="1620"><net_src comp="1615" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1624"><net_src comp="948" pin="4"/><net_sink comp="1621" pin=0"/></net>

<net id="1625"><net_src comp="1621" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1626"><net_src comp="1621" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1627"><net_src comp="1621" pin="1"/><net_sink comp="1070" pin=2"/></net>

<net id="1628"><net_src comp="1621" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1632"><net_src comp="958" pin="1"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="1083" pin=2"/></net>

<net id="1634"><net_src comp="1629" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1638"><net_src comp="990" pin="2"/><net_sink comp="1635" pin=0"/></net>

<net id="1642"><net_src comp="102" pin="3"/><net_sink comp="1639" pin=0"/></net>

<net id="1643"><net_src comp="1639" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="1647"><net_src comp="1010" pin="3"/><net_sink comp="1644" pin=0"/></net>

<net id="1648"><net_src comp="1644" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="1649"><net_src comp="1644" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1653"><net_src comp="1017" pin="2"/><net_sink comp="1650" pin=0"/></net>

<net id="1654"><net_src comp="1650" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1655"><net_src comp="1650" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1656"><net_src comp="1650" pin="1"/><net_sink comp="1172" pin=1"/></net>

<net id="1660"><net_src comp="1022" pin="2"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="1129" pin=1"/></net>

<net id="1662"><net_src comp="1657" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1666"><net_src comp="1102" pin="4"/><net_sink comp="1663" pin=0"/></net>

<net id="1667"><net_src comp="1663" pin="1"/><net_sink comp="1133" pin=2"/></net>

<net id="1671"><net_src comp="1112" pin="2"/><net_sink comp="1668" pin=0"/></net>

<net id="1672"><net_src comp="1668" pin="1"/><net_sink comp="1163" pin=1"/></net>

<net id="1676"><net_src comp="1117" pin="2"/><net_sink comp="1673" pin=0"/></net>

<net id="1677"><net_src comp="1673" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1681"><net_src comp="1177" pin="3"/><net_sink comp="1678" pin=0"/></net>

<net id="1682"><net_src comp="1678" pin="1"/><net_sink comp="127" pin=12"/></net>

<net id="1683"><net_src comp="1678" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1684"><net_src comp="1678" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="1688"><net_src comp="1225" pin="2"/><net_sink comp="1685" pin=0"/></net>

<net id="1692"><net_src comp="1235" pin="3"/><net_sink comp="1689" pin=0"/></net>

<net id="1693"><net_src comp="1689" pin="1"/><net_sink comp="1286" pin=1"/></net>

<net id="1694"><net_src comp="1689" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1695"><net_src comp="1689" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1696"><net_src comp="1689" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="1697"><net_src comp="1689" pin="1"/><net_sink comp="1423" pin=0"/></net>

<net id="1701"><net_src comp="1243" pin="4"/><net_sink comp="1698" pin=0"/></net>

<net id="1702"><net_src comp="1698" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1703"><net_src comp="1698" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1704"><net_src comp="1698" pin="1"/><net_sink comp="1332" pin=2"/></net>

<net id="1705"><net_src comp="1698" pin="1"/><net_sink comp="1414" pin=0"/></net>

<net id="1709"><net_src comp="1253" pin="1"/><net_sink comp="1706" pin=0"/></net>

<net id="1710"><net_src comp="1706" pin="1"/><net_sink comp="1343" pin=2"/></net>

<net id="1711"><net_src comp="1706" pin="1"/><net_sink comp="1409" pin=0"/></net>

<net id="1715"><net_src comp="114" pin="3"/><net_sink comp="1712" pin=0"/></net>

<net id="1716"><net_src comp="1712" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="1720"><net_src comp="1272" pin="1"/><net_sink comp="1717" pin=0"/></net>

<net id="1721"><net_src comp="1717" pin="1"/><net_sink comp="1297" pin=2"/></net>

<net id="1725"><net_src comp="1276" pin="2"/><net_sink comp="1722" pin=0"/></net>

<net id="1726"><net_src comp="1722" pin="1"/><net_sink comp="1428" pin=1"/></net>

<net id="1730"><net_src comp="1401" pin="3"/><net_sink comp="1727" pin=0"/></net>

<net id="1731"><net_src comp="1727" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1735"><net_src comp="1409" pin="2"/><net_sink comp="1732" pin=0"/></net>

<net id="1736"><net_src comp="1732" pin="1"/><net_sink comp="1419" pin=1"/></net>

<net id="1740"><net_src comp="1414" pin="2"/><net_sink comp="1737" pin=0"/></net>

<net id="1741"><net_src comp="1737" pin="1"/><net_sink comp="1419" pin=0"/></net>

<net id="1745"><net_src comp="1433" pin="3"/><net_sink comp="1742" pin=0"/></net>

<net id="1746"><net_src comp="1742" pin="1"/><net_sink comp="127" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: roundInt : x | {1 }
	Port: roundInt : mask_table3 | {56 57 67 68 }
	Port: roundInt : mask_table1 | {18 19 29 30 }
  - Chain level:
	State 1
	State 2
		loc_V : 1
		loc_V_1 : 1
		tmp_i_i_i_i : 2
		tmp_i_i_i_i_17 : 2
		tmp_2_demorgan : 3
		StgValue_86 : 3
		tmp_1 : 1
		tmp_10 : 1
		notlhs : 2
		notrhs : 2
		tmp_3 : 3
		tmp_5 : 3
		StgValue_95 : 3
		StgValue_98 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		tmp_8 : 1
		tmp_17 : 1
		notlhs2 : 2
		notrhs2 : 2
		tmp_2 : 3
		tmp_14 : 3
		StgValue_114 : 3
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		tmp_20 : 1
		tmp_23 : 1
		notlhs5 : 2
		notrhs5 : 2
	State 18
		loc_V_10 : 1
		loc_V_11 : 1
		notlhs4 : 2
		notrhs4 : 2
		tmp_24 : 3
		tmp_26 : 3
		tmp_28 : 3
		StgValue_139 : 3
		index_V : 1
		tmp_24_i : 2
		mask_table1_addr : 3
		mask_1 : 4
	State 19
		or_cond_i : 1
		mask_i42_cast : 1
		p_Result_77 : 1
		ret_i_i_i_i : 2
		p_Result_78 : 1
		p_Val2_7 : 2
		p_Result_79 : 3
		loc_V_12 : 3
		loc_V_13 : 3
		xs_exp_V_12 : 4
		xs_sign_V_15 : 4
		xs_sig_V_1 : 4
		tmp_26_i : 1
		xs_sig_V_16 : 5
		p_Result_80 : 5
		ret_i_i_i : 6
		sel_tmp_i : 1
		sel_tmp1_i : 1
		sel_tmp2_i : 1
		sel_tmp5_demorgan_i : 1
		sel_tmp6_i1 : 7
	State 20
		r : 1
	State 21
		tmp_37 : 1
		tmp_46 : 1
		notlhs8 : 2
		notrhs8 : 2
		tmp_39 : 3
		tmp_40 : 3
		tmp_42 : 3
		StgValue_184 : 3
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
		p_Result_42 : 1
		loc_V_14 : 1
		loc_V_15 : 1
		index_V_2 : 1
		tmp_24_i1 : 2
		mask_table1_addr_1 : 3
		mask_2 : 4
		tmp_61 : 1
	State 30
		or_cond_i1 : 1
		mask_i62_cast : 1
		ret_i_i_i_i1 : 1
		p_Val2_27 : 2
		p_Result_83 : 3
		loc_V_16 : 3
		loc_V_17 : 3
		xs_exp_V : 4
		xs_sign_V : 4
		xs_sig_V_8 : 4
		tmp_26_i1 : 1
		xs_sig_V : 5
		p_Result_84 : 5
		ret_i_i_i1 : 6
		sel_tmp_i1 : 1
		sel_tmp1_i1 : 1
		sel_tmp2_i1 : 1
		sel_tmp5_demorgan_i1 : 1
		sel_tmp6_i2 : 7
		sel_tmp7_i1 : 1
		sel_tmp8_i2 : 1
		p_i1 : 8
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
		p_0 : 1
		StgValue_243 : 2
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
		tmp_15 : 1
		tmp_21 : 1
		notlhs3 : 2
		notrhs3 : 2
		tmp_16 : 3
		tmp_19 : 3
		StgValue_258 : 3
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
		tmp_30 : 1
		tmp_31 : 1
		notlhs7 : 2
		notrhs7 : 2
	State 56
		loc_V_2 : 1
		loc_V_3 : 1
		notlhs6 : 2
		notrhs6 : 2
		tmp_32 : 3
		tmp_34 : 3
		tmp_36 : 3
		StgValue_283 : 3
		index_V_1 : 1
		tmp_19_i : 2
		mask_table3_addr : 3
		mask : 4
	State 57
		mask_i_cast : 1
		p_Result_70 : 1
		p_Val2_17 : 2
		p_Result_71 : 3
		loc_V_4 : 3
		loc_V_5 : 3
		xs_exp_V_10 : 4
		xs_sign_V_13 : 4
		xs_sig_V_4 : 4
		tmp_21_i : 1
		xs_sig_V_14 : 5
		p_Result_72 : 5
	State 58
		sel_tmp3_i : 1
		sel_tmp6_i : 2
		tmp_43 : 3
		r_1 : 4
	State 59
		tmp_44 : 1
		tmp_58 : 1
		notlhs1 : 2
		notrhs1 : 2
		tmp_45 : 3
		tmp_47 : 3
		tmp_49 : 3
		StgValue_328 : 3
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
		p_Result_59 : 1
		loc_V_6 : 1
		loc_V_7 : 1
		index_V_3 : 1
		tmp_19_i9 : 2
		mask_table3_addr_1 : 3
		mask_3 : 4
		tmp_66 : 1
	State 68
		mask_i11_cast : 1
		p_Val2_37 : 2
		p_Result_75 : 3
		loc_V_8 : 3
		loc_V_9 : 3
		xs_exp_V_11 : 4
		xs_sign_V_14 : 4
		xs_sig_V_12 : 4
		tmp_21_i1 : 1
		xs_sig_V_15 : 5
		p_Result_76 : 5
		sel_tmp2_demorgan_i1 : 1
		sel_tmp3_v_i1 : 6
		sel_tmp3_i1 : 7
		sel_tmp4_i1 : 1
		sel_tmp5_i1 : 1
		sel_tmp6_i3 : 8
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   dadd   |          grp_fu_174          |    3    |   687   |   711   |
|----------|------------------------------|---------|---------|---------|
|          |        p_Val2_7_fu_483       |    0    |   197   |    70   |
|    add   |       p_Val2_27_fu_748       |    0    |   197   |    70   |
|          |       p_Val2_17_fu_1042      |    0    |   197   |    70   |
|          |       p_Val2_37_fu_1304      |    0    |   197   |    70   |
|----------|------------------------------|---------|---------|---------|
|          |      xs_exp_V_12_fu_511      |    0    |    0    |    11   |
|          |       xs_sig_V_1_fu_524      |    0    |    0    |    52   |
|          |       sel_tmp2_i_fu_569      |    0    |    0    |    64   |
|          |      sel_tmp6_i1_fu_583      |    0    |    0    |    64   |
|          |          p_i_fu_601          |    0    |    0    |    64   |
|          |        xs_exp_V_fu_776       |    0    |    0    |    11   |
|          |       xs_sig_V_8_fu_787      |    0    |    0    |    52   |
|          |      sel_tmp2_i1_fu_830      |    0    |    0    |    64   |
|          |      sel_tmp6_i2_fu_844      |    0    |    0    |    64   |
|  select  |          p_i1_fu_864         |    0    |    0    |    64   |
|          |      xs_exp_V_10_fu_1070     |    0    |    0    |    11   |
|          |      xs_sig_V_4_fu_1083      |    0    |    0    |    52   |
|          |     sel_tmp3_v_i_fu_1133     |    0    |    0    |    64   |
|          |      sel_tmp6_i_fu_1154      |    0    |    0    |    64   |
|          |          r_1_fu_1177         |    0    |    0    |    32   |
|          |      xs_exp_V_11_fu_1332     |    0    |    0    |    11   |
|          |      xs_sig_V_12_fu_1343     |    0    |    0    |    52   |
|          |     sel_tmp3_v_i1_fu_1377    |    0    |    0    |    64   |
|          |      sel_tmp6_i3_fu_1401     |    0    |    0    |    64   |
|          |        tmp_12_fu_1433        |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|   dmul   |          grp_fu_180          |    11   |   397   |   213   |
|----------|------------------------------|---------|---------|---------|
|   fadd   |          grp_fu_151          |    2    |   306   |   246   |
|----------|------------------------------|---------|---------|---------|
|          |      tmp_i_i_i_i_fu_232      |    0    |    0    |    6    |
|          |     tmp_i_i_i_i_17_fu_238    |    0    |    0    |    29   |
|          |         notlhs_fu_267        |    0    |    0    |    4    |
|          |         notrhs_fu_273        |    0    |    0    |    13   |
|          |        notlhs2_fu_309        |    0    |    0    |    4    |
|          |        notrhs2_fu_315        |    0    |    0    |    13   |
|          |        notlhs5_fu_351        |    0    |    0    |    6    |
|          |        notrhs5_fu_357        |    0    |    0    |    29   |
|          |        notlhs4_fu_381        |    0    |    0    |    6    |
|          |        notrhs4_fu_387        |    0    |    0    |    29   |
|          |         tmp_i1_fu_436        |    0    |    0    |    6    |
|          |       tmp_i1_19_fu_441       |    0    |    0    |    6    |
|          |        tmp_23_i_fu_446       |    0    |    0    |    6    |
|          |        notlhs8_fu_626        |    0    |    0    |    4    |
|          |        notrhs8_fu_632        |    0    |    0    |    13   |
|          |         tmp_i2_fu_700        |    0    |    0    |    6    |
|          |       tmp_i2_20_fu_705       |    0    |    0    |    6    |
|   icmp   |       tmp_22_i1_fu_710       |    0    |    0    |    29   |
|          |       tmp_23_i1_fu_715       |    0    |    0    |    6    |
|          |        notlhs3_fu_890        |    0    |    0    |    4    |
|          |        notrhs3_fu_896        |    0    |    0    |    13   |
|          |        notlhs7_fu_932        |    0    |    0    |    6    |
|          |        notrhs7_fu_938        |    0    |    0    |    29   |
|          |        notlhs6_fu_962        |    0    |    0    |    6    |
|          |        notrhs6_fu_968        |    0    |    0    |    29   |
|          |         tmp_i_fu_1017        |    0    |    0    |    6    |
|          |       tmp_i_18_fu_1022       |    0    |    0    |    6    |
|          |       notlhs_i_fu_1112       |    0    |    0    |    29   |
|          |       notrhs_i_fu_1117       |    0    |    0    |    6    |
|          |        notlhs1_fu_1202       |    0    |    0    |    4    |
|          |        notrhs1_fu_1208       |    0    |    0    |    13   |
|          |        tmp_i5_fu_1276        |    0    |    0    |    6    |
|          |        tmp_i6_fu_1281        |    0    |    0    |    6    |
|          |       notlhs_i1_fu_1409      |    0    |    0    |    29   |
|          |       notrhs_i1_fu_1414      |    0    |    0    |    6    |
|----------|------------------------------|---------|---------|---------|
|   fcmp   |          grp_fu_164          |    0    |    66   |    72   |
|          |         tmp_6_fu_169         |    0    |    66   |    72   |
|----------|------------------------------|---------|---------|---------|
|          |     tmp_2_demorgan_fu_244    |    0    |    0    |    2    |
|          |         tmp_5_fu_285         |    0    |    0    |    2    |
|          |         tmp_14_fu_327        |    0    |    0    |    2    |
|          |         tmp_26_fu_403        |    0    |    0    |    2    |
|          |         tmp_28_fu_409        |    0    |    0    |    2    |
|          |       or_cond_i_fu_451       |    0    |    0    |    2    |
|          |      xs_sig_V_16_fu_537      |    0    |    0    |    52   |
|          |       sel_tmp1_i_fu_563      |    0    |    0    |    2    |
|          |      sel_tmp8_i1_fu_596      |    0    |    0    |    2    |
|          |         tmp_40_fu_644        |    0    |    0    |    2    |
|          |         tmp_42_fu_649        |    0    |    0    |    2    |
|          |       or_cond_i1_fu_720      |    0    |    0    |    2    |
|          |        xs_sig_V_fu_799       |    0    |    0    |    52   |
|          |      sel_tmp1_i1_fu_824      |    0    |    0    |    2    |
|    and   |      sel_tmp8_i2_fu_858      |    0    |    0    |    2    |
|          |         tmp_19_fu_908        |    0    |    0    |    2    |
|          |         tmp_34_fu_984        |    0    |    0    |    2    |
|          |         tmp_36_fu_990        |    0    |    0    |    2    |
|          |     xs_sign_V_13_fu_1077     |    0    |    0    |    2    |
|          |      xs_sig_V_14_fu_1096     |    0    |    0    |    52   |
|          |      sel_tmp5_i_fu_1149      |    0    |    0    |    2    |
|          |          tmp_fu_1167         |    0    |    0    |    2    |
|          |      sel_tmp9_i_fu_1172      |    0    |    0    |    2    |
|          |        tmp_47_fu_1220        |    0    |    0    |    2    |
|          |        tmp_49_fu_1225        |    0    |    0    |    2    |
|          |     xs_sign_V_14_fu_1338     |    0    |    0    |    2    |
|          |      xs_sig_V_15_fu_1355     |    0    |    0    |    52   |
|          |      sel_tmp5_i1_fu_1395     |    0    |    0    |    2    |
|          |         tmp1_fu_1423         |    0    |    0    |    2    |
|          |      sel_tmp9_i1_fu_1428     |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|   dcmp   |          grp_fu_186          |    0    |   130   |   118   |
|----------|------------------------------|---------|---------|---------|
|   fpext  |          grp_fu_160          |    0    |   100   |   138   |
|----------|------------------------------|---------|---------|---------|
|  fptrunc |          grp_fu_157          |    0    |   128   |    94   |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_26_i_fu_531       |    0    |    0    |    52   |
|          |       sel_tmp7_i_fu_591      |    0    |    0    |    2    |
|          |       tmp_26_i1_fu_793       |    0    |    0    |    52   |
|    xor   |      sel_tmp7_i1_fu_852      |    0    |    0    |    2    |
|          |       tmp_21_i_fu_1090       |    0    |    0    |    52   |
|          |      sel_tmp4_i_fu_1144      |    0    |    0    |    2    |
|          |       tmp_21_i1_fu_1349      |    0    |    0    |    52   |
|          |      sel_tmp4_i1_fu_1389     |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_3_fu_279         |    0    |    0    |    2    |
|          |         tmp_2_fu_321         |    0    |    0    |    2    |
|          |         tmp_24_fu_393        |    0    |    0    |    2    |
|          |         tmp_25_fu_399        |    0    |    0    |    2    |
|          |      xs_sign_V_15_fu_518     |    0    |    0    |    2    |
|          |       sel_tmp_i_fu_557       |    0    |    0    |    2    |
|          |  sel_tmp5_demorgan_i_fu_577  |    0    |    0    |    2    |
|          |         tmp_39_fu_638        |    0    |    0    |    2    |
|          |       xs_sign_V_fu_782       |    0    |    0    |    2    |
|    or    |       sel_tmp_i1_fu_819      |    0    |    0    |    2    |
|          |  sel_tmp5_demorgan_i1_fu_838 |    0    |    0    |    2    |
|          |         tmp_16_fu_902        |    0    |    0    |    2    |
|          |         tmp_32_fu_974        |    0    |    0    |    2    |
|          |         tmp_33_fu_980        |    0    |    0    |    2    |
|          |  sel_tmp2_demorgan_i_fu_1129 |    0    |    0    |    2    |
|          |      sel_tmp8_i_fu_1163      |    0    |    0    |    2    |
|          |        tmp_45_fu_1214        |    0    |    0    |    2    |
|          | sel_tmp2_demorgan_i1_fu_1371 |    0    |    0    |    2    |
|          |      sel_tmp8_i3_fu_1419     |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|   read   |       x_read_read_fu_76      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         loc_V_fu_218         |    0    |    0    |    0    |
|          |         tmp_1_fu_253         |    0    |    0    |    0    |
|          |         tmp_8_fu_295         |    0    |    0    |    0    |
|          |         tmp_20_fu_337        |    0    |    0    |    0    |
|          |        loc_V_10_fu_367       |    0    |    0    |    0    |
|          |        index_V_fu_414        |    0    |    0    |    0    |
|          |        loc_V_12_fu_497       |    0    |    0    |    0    |
|          |         tmp_37_fu_612        |    0    |    0    |    0    |
|          |        loc_V_14_fu_667       |    0    |    0    |    0    |
|partselect|       index_V_2_fu_681       |    0    |    0    |    0    |
|          |        loc_V_16_fu_762       |    0    |    0    |    0    |
|          |         tmp_15_fu_876        |    0    |    0    |    0    |
|          |         tmp_30_fu_918        |    0    |    0    |    0    |
|          |        loc_V_2_fu_948        |    0    |    0    |    0    |
|          |       index_V_1_fu_995       |    0    |    0    |    0    |
|          |        loc_V_4_fu_1056       |    0    |    0    |    0    |
|          |        tmp_44_fu_1188        |    0    |    0    |    0    |
|          |        loc_V_6_fu_1243       |    0    |    0    |    0    |
|          |       index_V_3_fu_1257      |    0    |    0    |    0    |
|          |        loc_V_8_fu_1318       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        loc_V_1_fu_228        |    0    |    0    |    0    |
|          |         tmp_10_fu_263        |    0    |    0    |    0    |
|          |         tmp_17_fu_305        |    0    |    0    |    0    |
|          |         tmp_23_fu_347        |    0    |    0    |    0    |
|          |        loc_V_11_fu_377       |    0    |    0    |    0    |
|          |         tmp_38_fu_472        |    0    |    0    |    0    |
|          |        loc_V_13_fu_507       |    0    |    0    |    0    |
|          |         tmp_46_fu_622        |    0    |    0    |    0    |
|          |        loc_V_15_fu_677       |    0    |    0    |    0    |
|   trunc  |         tmp_61_fu_696        |    0    |    0    |    0    |
|          |        loc_V_17_fu_772       |    0    |    0    |    0    |
|          |         tmp_21_fu_886        |    0    |    0    |    0    |
|          |         tmp_31_fu_928        |    0    |    0    |    0    |
|          |        loc_V_3_fu_958        |    0    |    0    |    0    |
|          |        tmp_54_fu_1031        |    0    |    0    |    0    |
|          |        loc_V_5_fu_1066       |    0    |    0    |    0    |
|          |        tmp_58_fu_1198        |    0    |    0    |    0    |
|          |        loc_V_7_fu_1253       |    0    |    0    |    0    |
|          |        tmp_66_fu_1272        |    0    |    0    |    0    |
|          |        loc_V_9_fu_1328       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_24_i_fu_424       |    0    |    0    |    0    |
|          |     mask_i42_cast_fu_456     |    0    |    0    |    0    |
|          |       tmp_24_i1_fu_691       |    0    |    0    |    0    |
|   zext   |     mask_i62_cast_fu_726     |    0    |    0    |    0    |
|          |       tmp_19_i_fu_1005       |    0    |    0    |    0    |
|          |      mask_i_cast_fu_1027     |    0    |    0    |    0    |
|          |       tmp_19_i9_fu_1267      |    0    |    0    |    0    |
|          |     mask_i11_cast_fu_1293    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       p_Result_8_fu_429      |    0    |    0    |    0    |
|          |      p_Result_79_fu_489      |    0    |    0    |    0    |
|          |      p_Result_42_fu_659      |    0    |    0    |    0    |
| bitselect|      p_Result_83_fu_754      |    0    |    0    |    0    |
|          |      p_Result_25_fu_1010     |    0    |    0    |    0    |
|          |      p_Result_71_fu_1048     |    0    |    0    |    0    |
|          |      p_Result_59_fu_1235     |    0    |    0    |    0    |
|          |      p_Result_75_fu_1310     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      p_Result_77_fu_460      |    0    |    0    |    0    |
|          |      p_Result_78_fu_475      |    0    |    0    |    0    |
|          |      p_Result_80_fu_543      |    0    |    0    |    0    |
|          |      p_Result_81_fu_730      |    0    |    0    |    0    |
|          |      p_Result_82_fu_741      |    0    |    0    |    0    |
|bitconcatenate|      p_Result_84_fu_805      |    0    |    0    |    0    |
|          |      p_Result_70_fu_1034     |    0    |    0    |    0    |
|          |      p_Result_72_fu_1102     |    0    |    0    |    0    |
|          |      p_Result_s_fu_1122      |    0    |    0    |    0    |
|          |      p_Result_73_fu_1286     |    0    |    0    |    0    |
|          |      p_Result_74_fu_1297     |    0    |    0    |    0    |
|          |      p_Result_76_fu_1361     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    16   |   2668  |   3833  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     loc_V_10_reg_1495     |   11   |
|     loc_V_11_reg_1503     |   52   |
|     loc_V_14_reg_1557     |   11   |
|     loc_V_15_reg_1565     |   52   |
|      loc_V_2_reg_1621     |   11   |
|      loc_V_3_reg_1629     |   52   |
|      loc_V_6_reg_1698     |   11   |
|      loc_V_7_reg_1706     |   52   |
|mask_table1_addr_1_reg_1571|    6   |
| mask_table1_addr_reg_1517 |    6   |
|mask_table3_addr_1_reg_1712|    6   |
| mask_table3_addr_reg_1639 |    6   |
|      notlhs5_reg_1474     |    1   |
|      notlhs7_reg_1600     |    1   |
|     notlhs_i1_reg_1732    |    1   |
|     notlhs_i_reg_1668     |    1   |
|      notrhs4_reg_1508     |    1   |
|      notrhs5_reg_1479     |    1   |
|      notrhs7_reg_1605     |    1   |
|     notrhs_i1_reg_1737    |    1   |
|     notrhs_i_reg_1673     |    1   |
|        p_0_reg_122        |   32   |
|    p_Result_25_reg_1644   |    1   |
|    p_Result_42_reg_1548   |    1   |
|    p_Result_59_reg_1689   |    1   |
|    p_Result_72_reg_1663   |   64   |
|     p_Val2_12_reg_1615    |   64   |
|     p_Val2_3_reg_1489     |   64   |
|       p_i1_reg_1581       |   64   |
|        r_1_reg_1678       |   32   |
|         r_reg_1537        |   32   |
|          reg_190          |   64   |
|          reg_197          |   32   |
|          reg_204          |   64   |
|          reg_209          |   64   |
|    sel_tmp6_i1_reg_1532   |   64   |
|    sel_tmp6_i3_reg_1727   |   64   |
|      tmp_11_reg_1586      |   32   |
|      tmp_12_reg_1742      |   32   |
|      tmp_14_reg_1470      |    1   |
|      tmp_16_reg_1591      |    1   |
|      tmp_19_reg_1596      |    1   |
|      tmp_27_reg_1484      |    1   |
|      tmp_28_reg_1513      |    1   |
|  tmp_2_demorgan_reg_1453  |    1   |
|       tmp_2_reg_1465      |    1   |
|      tmp_35_reg_1610      |    1   |
|      tmp_36_reg_1635      |    1   |
|      tmp_42_reg_1544      |    1   |
|      tmp_49_reg_1685      |    1   |
|       tmp_5_reg_1457      |    1   |
|      tmp_61_reg_1576      |   63   |
|      tmp_66_reg_1717      |   63   |
|       tmp_6_reg_1461      |    1   |
|     tmp_i1_19_reg_1527    |    1   |
|      tmp_i1_reg_1522      |    1   |
|      tmp_i5_reg_1722      |    1   |
|     tmp_i_18_reg_1657     |    1   |
|       tmp_i_reg_1650      |    1   |
|      x_read_reg_1441      |   32   |
+---------------------------+--------+
|           Total           |  1232  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   4  |   6  |   24   ||    17   |
| grp_access_fu_109 |  p0  |   4  |   6  |   24   ||    17   |
|    p_0_reg_122    |  p0  |   2  |  32  |   64   |
|     grp_fu_151    |  p1  |   2  |  32  |   64   |
|     grp_fu_157    |  p0  |   3  |  64  |   192  ||    13   |
|     grp_fu_160    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_164    |  p0  |   4  |  32  |   128  ||    17   |
|     grp_fu_164    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_174    |  p1  |   2  |  64  |   128  |
|     grp_fu_180    |  p0  |   3  |  64  |   192  ||    13   |
|     grp_fu_180    |  p1  |   2  |  64  |   128  |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1072  ||  6.138  ||    95   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |  2668  |  3833  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   95   |
|  Register |    -   |    -   |  1232  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    6   |  3900  |  3928  |
+-----------+--------+--------+--------+--------+
