
723_Frequency_Relay.elf:     file format elf32-littlenios2
723_Frequency_Relay.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000254

Program Header:
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x0001b2f0 memsz 0x0001b2f0 flags r-x
    LOAD off    0x0001d000 vaddr 0x01000000 paddr 0x01000000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x
    LOAD off    0x0001d000 vaddr 0x08000000 paddr 0x08000000 align 2**12
         filesz 0x00002720 memsz 0x0007fae0 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  01000000  01000000  0001d000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000234  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0001b0bc  00000254  00000254  00001254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000870  08000000  08000000  0001d000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001eb0  08000870  08000870  0001d870  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          0007d465  08002720  08002720  0001f720  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  0001b310  0001b310  0001f720  2**0
                  CONTENTS
  7 .flash_controller 00000000  01000020  01000020  0001f720  2**0
                  CONTENTS
  8 .sdram        00000000  0807fae0  0807fae0  0001f720  2**0
                  CONTENTS
  9 .comment      00000023  00000000  00000000  0001f720  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 00001218  00000000  00000000  0001f748  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0002dbfa  00000000  00000000  00020960  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000bb1c  00000000  00000000  0004e55a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00010236  00000000  00000000  0005a076  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00004374  00000000  00000000  0006a2ac  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00006391  00000000  00000000  0006e620  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    00018bd0  00000000  00000000  000749b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_alt_sim_info 00000050  00000000  00000000  0008d584  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00001bc0  00000000  00000000  0008d5d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .thread_model 00000003  00000000  00000000  00095129  2**0
                  CONTENTS, READONLY
 20 .cpu          00000005  00000000  00000000  0009512c  2**0
                  CONTENTS, READONLY
 21 .qsys         00000001  00000000  00000000  00095131  2**0
                  CONTENTS, READONLY
 22 .simulation_enabled 00000001  00000000  00000000  00095132  2**0
                  CONTENTS, READONLY
 23 .sysid_hash   00000004  00000000  00000000  00095133  2**0
                  CONTENTS, READONLY
 24 .sysid_base   00000004  00000000  00000000  00095137  2**0
                  CONTENTS, READONLY
 25 .sysid_time   00000004  00000000  00000000  0009513b  2**0
                  CONTENTS, READONLY
 26 .stderr_dev   00000009  00000000  00000000  0009513f  2**0
                  CONTENTS, READONLY
 27 .stdin_dev    00000009  00000000  00000000  00095148  2**0
                  CONTENTS, READONLY
 28 .stdout_dev   00000009  00000000  00000000  00095151  2**0
                  CONTENTS, READONLY
 29 .sopc_system_name 00000005  00000000  00000000  0009515a  2**0
                  CONTENTS, READONLY
 30 .quartus_project_dir 00000052  00000000  00000000  0009515f  2**0
                  CONTENTS, READONLY
 31 .sopcinfo     000b3e3a  00000000  00000000  000951b1  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
01000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000254 l    d  .text	00000000 .text
08000000 l    d  .rodata	00000000 .rodata
08000870 l    d  .rwdata	00000000 .rwdata
08002720 l    d  .bss	00000000 .bss
0001b310 l    d  .onchip_memory	00000000 .onchip_memory
01000020 l    d  .flash_controller	00000000 .flash_controller
0807fae0 l    d  .sdram	00000000 .sdram
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 C:\COMPSYS723_Projects\723-FrequencyRelay\niosProject\software\723_Frequency_Relay_bsp/obj/HAL/src/crt0.o
00000298 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 obj/default/FreeRTOS/port_asm.o
00000020 l       .exceptions	00000000 save_context
0000009c l       .exceptions	00000000 save_sp_to_pxCurrentTCB
000000ac l       .exceptions	00000000 hw_irq_test
00000150 l       .exceptions	00000000 soft_exceptions
000000c0 l       .exceptions	00000000 hw_irq_handler
000000d4 l       .exceptions	00000000 restore_context
0000016c l       .exceptions	00000000 call_scheduler
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 croutine.c
080027ec l     O .bss	00000028 pxReadyCoRoutineLists
08002814 l     O .bss	00000014 xDelayedCoRoutineList1
08002828 l     O .bss	00000014 xDelayedCoRoutineList2
08002720 l     O .bss	00000004 pxDelayedCoRoutineList
08002724 l     O .bss	00000004 pxOverflowDelayedCoRoutineList
0800283c l     O .bss	00000014 xPendingReadyCoRoutineList
0800272c l     O .bss	00000004 uxTopCoRoutineReadyPriority
08002730 l     O .bss	00000004 xCoRoutineTickCount
08002734 l     O .bss	00000004 xLastTickCount
08002738 l     O .bss	00000004 xPassedTicks
000007bc l     F .text	000000a0 prvInitialiseCoRoutineLists
00000498 l     F .text	000000e0 prvCheckPendingReadyList
00000578 l     F .text	00000158 prvCheckDelayedList
00000000 l    df *ABS*	00000000 event_groups.c
00000f60 l     F .text	00000070 prvTestWaitCondition
00000000 l    df *ABS*	00000000 heap.c
08002850 l     O .bss	0007d000 xHeap
080026b0 l     O .rwdata	00000002 heapSTRUCT_SIZE
080026b4 l     O .rwdata	00000004 xTotalHeapSize
0800273c l     O .bss	00000008 xStart
08002744 l     O .bss	00000004 pxEnd
080026b8 l     O .rwdata	00000004 xFreeBytesRemaining
00001210 l     F .text	000000c0 prvHeapInit
000012d0 l     F .text	00000134 prvInsertBlockIntoFreeList
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 port.c
000016d4 l     F .text	0000002c prvReadGp
00001838 l     F .text	0000009c prvSetupTimerInterrupt
00000000 l    df *ABS*	00000000 queue.c
00002690 l     F .text	00000190 prvCopyDataToQueue
00002a40 l     F .text	00000058 prvIsQueueFull
000028bc l     F .text	000000f4 prvUnlockQueue
00002820 l     F .text	0000009c prvCopyDataFromQueue
000029b0 l     F .text	00000050 prvIsQueueEmpty
00000000 l    df *ABS*	00000000 tasks.c
0807f850 l     O .bss	000000f0 pxReadyTasksLists
0807f940 l     O .bss	00000014 xDelayedTaskList1
0807f954 l     O .bss	00000014 xDelayedTaskList2
0800274c l     O .bss	00000004 pxDelayedTaskList
08002750 l     O .bss	00000004 pxOverflowDelayedTaskList
0807f968 l     O .bss	00000014 xPendingReadyList
0807f97c l     O .bss	00000014 xTasksWaitingTermination
08002754 l     O .bss	00000004 uxTasksDeleted
08002758 l     O .bss	00000004 uxCurrentNumberOfTasks
0800275c l     O .bss	00000004 xTickCount
08002760 l     O .bss	00000004 uxTopReadyPriority
08002764 l     O .bss	00000004 xSchedulerRunning
08002768 l     O .bss	00000004 uxPendedTicks
0800276c l     O .bss	00000004 xYieldPending
08002770 l     O .bss	00000004 xNumOfOverflows
08002774 l     O .bss	00000004 uxTaskNumber
080026bc l     O .rwdata	00000004 xNextTaskUnblockTime
08002778 l     O .bss	00000004 uxSchedulerSuspended
00003bdc l     F .text	000000c4 prvAllocateTCBAndStack
000038b0 l     F .text	0000014c prvInitialiseTCBVariables
000039fc l     F .text	000000ac prvInitialiseTaskLists
00003da8 l     F .text	00000068 prvResetNextTaskUnblockTime
00003b50 l     F .text	0000008c prvAddCurrentTaskToDelayedList
00003894 l     F .text	0000001c prvIdleTask
08000039 l     O .rodata	00000014 ucExpectedStackBytes.2845
00003aa8 l     F .text	000000a8 prvCheckTasksWaitingTermination
00003d64 l     F .text	00000044 prvDeleteTCB
00003ca0 l     F .text	00000064 prvTaskCheckFreeStackSpace
00000000 l    df *ABS*	00000000 timers.c
0807f990 l     O .bss	00000014 xActiveTimerList1
0807f9a4 l     O .bss	00000014 xActiveTimerList2
0800277c l     O .bss	00000004 pxCurrentTimerList
08002780 l     O .bss	00000004 pxOverflowTimerList
08002784 l     O .bss	00000004 xTimerQueue
00005008 l     F .text	0000007c prvCheckForValidListAndQueue
00004ae4 l     F .text	0000003c prvTimerTask
00004a2c l     F .text	000000b8 prvProcessExpiredTimer
00004c84 l     F .text	000000dc prvInsertTimerInActiveList
00004bc0 l     F .text	00000060 prvGetNextExpireTime
00004b20 l     F .text	000000a0 prvProcessTimerOrBlockTask
00004d60 l     F .text	00000198 prvProcessReceivedCommands
00004c20 l     F .text	00000064 prvSampleTimeNow
08002788 l     O .bss	00000004 xLastTime.2766
00004ef8 l     F .text	00000110 prvSwitchTimerLists
00000000 l    df *ABS*	00000000 VGA.c
0800278c l     O .bss	00000004 Q_freq_data
00000000 l    df *ABS*	00000000 frequency_analyser.c
00000000 l    df *ABS*	00000000 load_control.c
00005e54 l     F .text	0000003c Load_Control_initDataStructs
00005e08 l     F .text	0000004c Load_Control_handlerTask
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 peak_detector.c
000061ec l     F .text	0000007c Peak_Detector_initDataStructs
00005f68 l     F .text	00000284 Peak_Detector_handlerTask
080027a8 l     O .bss	00000004 previousFrequency.2279
080027ac l     O .bss	00000004 systemStability.2280
00006268 l     F .text	0000006c repeatActionTimerCallback
00000000 l    df *ABS*	00000000 timer.c
00000000 l    df *ABS*	00000000 gesf2.c
00000000 l    df *ABS*	00000000 lesf2.c
00000000 l    df *ABS*	00000000 subsf3.c
00000000 l    df *ABS*	00000000 fixsfsi.c
00000000 l    df *ABS*	00000000 floatsisf.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 truncdfsf2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
08000382 l     O .rodata	00000010 zeroes.4404
0000b948 l     F .text	000000bc __sbprintf
08000392 l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
0000bb58 l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
0000d688 l     F .text	00000008 __fp_unlock
0000d69c l     F .text	0000019c __sinit.part.1
0000d838 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
08000870 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 locale.c
08000cb4 l     O .rwdata	00000020 lc_ctype_charset
08000c94 l     O .rwdata	00000020 lc_message_charset
08000cd4 l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mprec.c
080003c4 l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
000109c4 l     F .text	000000fc __sprint_r.part.0
080004f8 l     O .rodata	00000010 blanks.4348
080004e8 l     O .rodata	00000010 zeroes.4349
00011f50 l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 alt_close.c
00013614 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
00013720 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
0001374c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
00013838 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
00013918 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
00013aec l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
08002704 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
00013d38 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
00013e6c l     F .text	00000034 alt_dev_reg
080012bc l     O .rwdata	000000dc flash_controller
08001398 l     O .rwdata	00001060 jtag_uart
080023f8 l     O .rwdata	00000120 character_lcd
08002518 l     O .rwdata	000000c4 uart
080025dc l     O .rwdata	00000038 ps2
08002614 l     O .rwdata	00000048 video_character_buffer_with_dma
0800265c l     O .rwdata	00000054 video_pixel_buffer_dma
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
0001422c l     F .text	00000034 alt_flash_device_register
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
0001507c l     F .text	00000080 alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00016124 l     F .text	00000210 altera_avalon_jtag_uart_irq
00016334 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
08002708 l     O .rwdata	00000004 colstart
0001696c l     F .text	000000b8 lcd_write_command
00016a24 l     F .text	000000d8 lcd_write_data
00016afc l     F .text	000000d0 lcd_clear_screen
00016bcc l     F .text	000001f0 lcd_repaint_screen
00016dbc l     F .text	000000cc lcd_scroll_up
00016e88 l     F .text	000002ac lcd_handle_escape
00017608 l     F .text	000000ac alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00017844 l     F .text	0000007c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
00017ae8 l     F .text	000000a0 altera_avalon_uart_irq
00017b88 l     F .text	000000e4 altera_avalon_uart_rxirq
00017c6c l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00017e08 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00018020 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_up_avalon_ps2.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_character_buffer_with_dma.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_pixel_buffer_dma.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00019bf0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00019edc l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
0001a01c l     F .text	0000003c alt_get_errno
0001a058 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
0001a7fc l     F .text	000000cc alt_write_word_amd
0001a6e0 l     F .text	0000011c alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
0001aad4 l     F .text	0000017c alt_unlock_block_intel
0001ac50 l     F .text	000000d4 alt_write_word_intel
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
080006ef l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
00010008 g     F .text	00000074 _mprec_log10
000100f4 g     F .text	0000008c __any_on
000124ec g     F .text	00000054 _isatty_r
080003d0 g     O .rodata	00000028 __mprec_tinytens
00013a28 g     F .text	0000007c alt_main
0001946c g     F .text	0000024c alt_up_pixel_buffer_dma_draw_vline
00005efc g     F .text	0000006c Peak_Detector_init
000095c8 g     F .text	000000c0 _puts_r
00014b40 g     F .text	00000040 alt_read_query_entry_32bit
00018454 g     F .text	00000060 alt_up_ps2_disable_read_interrupt
0807f9e0 g     O .bss	00000100 alt_irq
00012540 g     F .text	00000060 _lseek_r
000000c4 g       .exceptions	00000000 restore_sp_from_pxCurrentTCB
000034b4 g     F .text	00000080 vTaskPlaceOnUnorderedEventList
000011d0 g     F .text	00000020 xPortGetFreeHeapSize
000142f0 g     F .text	000002a8 alt_flash_cfi_write
00000cb8 g     F .text	0000003c xEventGroupGetBitsFromISR
000133f0 g     F .text	00000088 .hidden __eqdf2
0807fae0 g       *ABS*	00000000 __alt_heap_start
00004874 g     F .text	000000ac xTimerCreate
0000958c g     F .text	0000003c printf
00012758 g     F .text	0000009c _wcrtomb_r
00010884 g     F .text	0000005c __sseek
0000d9d8 g     F .text	00000010 __sinit
00012600 g     F .text	00000140 __swbuf_r
00018a40 g     F .text	000000fc alt_up_char_buffer_string
0001826c g     F .text	00000034 read_CE_bit
00002ae0 g     F .text	00000098 vQueueWaitForMessageRestricted
0000e4a0 g     F .text	0000007c _setlocale_r
0000d840 g     F .text	00000068 __sfmoreglue
00013ac8 g     F .text	00000024 __malloc_unlock
000185f4 g     F .text	0000009c alt_up_ps2_read_data_byte_timeout
00018974 g     F .text	000000cc alt_up_char_buffer_draw
00000938 g     F .text	0000017c xEventGroupSync
0000f028 g     F .text	0000015c memmove
0000085c g     F .text	00000088 xCoRoutineRemoveFromEventList
000040a8 g     F .text	00000054 vTaskEnterCritical
0000d9c0 g     F .text	00000018 _cleanup
0000207c g     F .text	000000e0 xQueueGenericSendFromISR
0000f184 g     F .text	000000a8 _Balloc
0000693c g     F .text	00000070 .hidden __fixsfsi
00018bd4 g     F .text	00000194 alt_up_pixel_buffer_dma_draw
00007c64 g     F .text	000000dc .hidden __gtdf2
00014cd8 g     F .text	00000050 alt_write_flash_command_32bit_device_16bit_mode
00018b98 g     F .text	0000003c alt_up_pixel_buffer_dma_open_dev
01000000 g     F .entry	00000000 __reset
00001d4c g     F .text	00000090 xQueueGiveMutexRecursive
00005c78 g     F .text	00000058 Frequency_Analyser_ISR
08002748 g     O .bss	00000004 pxCurrentTCB
00012490 g     F .text	0000005c _fstat_r
000147e4 g     F .text	000002e0 alt_flash_program_block
080027d0 g     O .bss	00000004 errno
00010800 g     F .text	00000008 __seofread
080027dc g     O .bss	00000004 alt_argv
000043ac g     F .text	00000188 xTaskNotify
0800a6b0 g       *ABS*	00000000 _gp
0001a414 g     F .text	00000030 usleep
00006458 g     F .text	000004e4 .hidden __subsf3
00018d68 g     F .text	0000005c alt_up_pixel_buffer_dma_change_back_buffer_address
00000ab4 g     F .text	0000019c xEventGroupWaitBits
0800113c g     O .rwdata	00000180 alt_fd_list
000017e0 g     F .text	00000038 xPortStartScheduler
00002f24 g     F .text	00000048 vTaskEndScheduler
00019d90 g     F .text	00000090 alt_find_dev
080027b0 g     O .bss	00000004 repeatActionTimer
000092ec g     F .text	00000148 memcpy
00003448 g     F .text	0000006c vTaskPlaceOnEventList
00002b78 g     F .text	000001c4 xTaskGenericCreate
00018b3c g     F .text	0000005c alt_up_char_buffer_clear
0000d690 g     F .text	0000000c _cleanup_r
00008dd4 g     F .text	000000dc .hidden __floatsidf
00019fa0 g     F .text	0000007c alt_io_redirect
00013478 g     F .text	000000f4 .hidden __ltdf2
00002514 g     F .text	0000007c xQueuePeekFromISR
0001b310 g       *ABS*	00000000 __DTOR_END__
00009688 g     F .text	00000014 puts
00001150 g     F .text	00000080 vPortFree
000106e4 g     F .text	00000074 __fpclassifyd
0000029c g     F .text	00000144 xCoRoutineCreate
0000ff64 g     F .text	000000a4 __ratio
01000000 g       *ABS*	00000000 __alt_mem_flash_controller
00011f34 g     F .text	0000001c __vfiprintf_internal
00018e24 g     F .text	00000034 alt_up_pixel_buffer_dma_check_swap_buffers_status
0001652c g     F .text	0000021c altera_avalon_jtag_uart_read
0000955c g     F .text	00000030 _printf_r
000091b4 g     F .text	00000064 .hidden __udivsi3
00013874 g     F .text	000000a4 isatty
08000420 g     O .rodata	000000c8 __mprec_tens
00003d04 g     F .text	00000060 uxTaskGetStackHighWaterMark
0001925c g     F .text	00000210 alt_up_pixel_buffer_dma_draw_hline
0000e51c g     F .text	0000000c __locale_charset
00006390 g     F .text	000000c8 .hidden __lesf2
00001498 g     F .text	0000008c vListInsertEnd
080027cc g     O .bss	00000004 __malloc_top_pad
000008e4 g     F .text	00000054 xEventGroupCreate
080026d8 g     O .rwdata	00000004 __mb_cur_max
0000e54c g     F .text	0000000c _localeconv_r
0000f590 g     F .text	0000003c __i2b
0000de5c g     F .text	000004bc __sfvwrite_r
00010758 g     F .text	00000054 _sbrk_r
0001a8c8 g     F .text	00000080 alt_program_intel
00019780 g     F .text	00000084 helper_plot_pixel
00005bec g     F .text	0000008c freq_relay
00000ee8 g     F .text	0000003c vEventGroupSetBitsCallback
000125a0 g     F .text	00000060 _read_r
0000146c g     F .text	0000002c vListInitialiseItem
00019b78 g     F .text	00000078 alt_dcache_flush
080026f8 g     O .rwdata	00000004 alt_max_fd
00014ac4 g     F .text	0000003c alt_read_query_entry_8bit
000018d4 g     F .text	0000004c vPortSysTickHandler
00012184 g     F .text	000000f0 _fclose_r
000182a0 g     F .text	00000030 read_num_bytes_available
0001a948 g     F .text	0000018c alt_erase_block_intel
0000d658 g     F .text	00000030 fflush
080027c8 g     O .bss	00000004 __malloc_max_sbrked_mem
08002798 g     O .bss	00000004 Load_Control_Q
00001920 g     F .text	00000170 alt_irq_register
00018208 g     F .text	00000034 read_RI_bit
00006ad0 g     F .text	000008ac .hidden __adddf3
0000fd0c g     F .text	0000010c __b2d
00018e58 g     F .text	00000128 alt_up_pixel_buffer_dma_clear_screen
00012eb8 g     F .text	00000538 .hidden __umoddi3
00013954 g     F .text	000000d4 lseek
080026d0 g     O .rwdata	00000004 _global_impure_ptr
00000cf4 g     F .text	00000180 xEventGroupSetBits
00010180 g     F .text	00000564 _realloc_r
0807fae0 g       *ABS*	00000000 __bss_end
00018f80 g     F .text	000002dc alt_up_pixel_buffer_dma_draw_box
0001a30c g     F .text	00000108 alt_tick
00012940 g     F .text	00000578 .hidden __udivdi3
000123ec g     F .text	00000024 _fputwc_r
080003f8 g     O .rodata	00000028 __mprec_bigtens
0000f374 g     F .text	00000104 __s2b
0001356c g     F .text	000000a8 .hidden __floatunsidf
0000fa4c g     F .text	00000060 __mcmp
00000fd0 g     F .text	00000180 pvPortMalloc
00017a44 g     F .text	000000a4 altera_avalon_uart_init
00018304 g     F .text	0000002c read_data_byte
0000d9f8 g     F .text	00000018 __fp_lock_all
00002654 g     F .text	0000003c vQueueDelete
00001818 g     F .text	00000020 vPortEndScheduler
00001404 g     F .text	00000068 vListInitialise
0001a270 g     F .text	0000009c alt_alarm_stop
00005104 g     F .text	000000a0 VGA_Init
0001823c g     F .text	00000030 read_RE_bit
080027d4 g     O .bss	00000004 alt_irq_active
0000017c g     F .exceptions	000000d8 alt_irq_handler
08001114 g     O .rwdata	00000028 alt_dev_null
000030dc g     F .text	00000028 xTaskGetTickCount
00001edc g     F .text	000001a0 xQueueGenericSend
00014fe0 g     F .text	0000009c alt_set_flash_algorithm_func
000184b4 g     F .text	00000074 alt_up_ps2_write_data_byte
0000f478 g     F .text	00000068 __hi0bits
000196b8 g     F .text	000000c8 alt_up_pixel_buffer_dma_draw_rectangle
00008d54 g     F .text	00000080 .hidden __fixdfsi
00003fac g     F .text	000000fc xTaskPriorityDisinherit
00014b80 g     F .text	00000044 alt_write_flash_command_8bit_device_8bit_mode
00000000 g       *ABS*	00000000 __alt_mem_onchip_memory
080026f0 g     O .rwdata	00000008 alt_dev_list
00013d74 g     F .text	000000f8 write
000062d4 g     F .text	000000bc .hidden __gtsf2
00019804 g     F .text	00000248 alt_up_pixel_buffer_dma_draw_line
000035a0 g     F .text	000000f4 xTaskRemoveFromEventList
00013788 g     F .text	000000b0 fstat
00000c50 g     F .text	00000068 xEventGroupClearBits
00013478 g     F .text	000000f4 .hidden __ledf2
00005d9c g     F .text	0000006c Load_Control_Init
00015e34 g     F .text	000000d8 alt_check_primary_table
0000f7c4 g     F .text	00000140 __pow5mult
00010ad8 g     F .text	0000145c ___vfiprintf_internal_r
080027c0 g     O .bss	00000004 __nlocale_changed
00009218 g     F .text	00000058 .hidden __umodsi3
00014624 g     F .text	00000064 alt_flash_cfi_read
00014d78 g     F .text	00000038 alt_write_native_8bit
0807fae0 g       *ABS*	00000000 end
000187e4 g     F .text	00000098 alt_up_ps2_write_fd
00014bc4 g     F .text	00000078 alt_write_flash_command_16bit_device_8bit_mode
00017134 g     F .text	000004d4 altera_avalon_lcd_16207_write
00002d3c g     F .text	000000d0 vTaskDelete
000188b8 g     F .text	00000080 alt_up_char_buffer_init
0001805c g     F .text	000001ac altera_avalon_uart_write
000150fc g     F .text	000005c8 alt_read_cfi_table
00016070 g     F .text	000000b4 altera_avalon_jtag_uart_init
000041a0 g     F .text	00000038 pvTaskIncrementMutexHeldCount
0001b310 g       *ABS*	00000000 __CTOR_LIST__
10000000 g       *ABS*	00000000 __alt_stack_pointer
000178c0 g     F .text	00000074 alt_avalon_timer_sc_init
00017994 g     F .text	00000060 altera_avalon_uart_write_fd
00009058 g     F .text	00000064 .hidden __clzsi2
000179f4 g     F .text	00000050 altera_avalon_uart_close_fd
00016748 g     F .text	00000224 altera_avalon_jtag_uart_write
00014260 g     F .text	00000090 alt_flash_cfi_init
0000d9e8 g     F .text	00000004 __sfp_lock_acquire
0000ef44 g     F .text	000000e4 memchr
00009734 g     F .text	000021f8 ___vfprintf_internal_r
000037a8 g     F .text	000000c4 xTaskCheckForTimeOut
000006d0 g     F .text	000000ec vCoRoutineSchedule
0000db4c g     F .text	00000310 _free_r
080027a4 g     O .bss	00000001 repeatActionTimeout
080026c8 g     O .rwdata	00000004 g_peakDetectorLowerROCThreshold
0000e528 g     F .text	00000010 __locale_mb_cur_max
08002728 g     O .bss	00000004 pxCurrentCoRoutine
0001b15c g     F .text	00000180 __call_exitprocs
080027bc g     O .bss	00000004 __mlocale_changed
000041d8 g     F .text	000000cc ulTaskNotifyTake
080026dc g     O .rwdata	00000004 __malloc_sbrk_base
00000254 g     F .text	00000048 _start
080027e4 g     O .bss	00000004 _alt_tick_rate
00002f6c g     F .text	0000002c vTaskSuspendAll
00003104 g     F .text	0000002c xTaskGetTickCountFromISR
0000f904 g     F .text	00000148 __lshift
080027e8 g     O .bss	00000004 _alt_nticks
00013b28 g     F .text	000000fc read
00013ed8 g     F .text	00000354 alt_sys_init
000069ac g     F .text	00000124 .hidden __floatsisf
000015fc g     F .text	00000098 uxListRemove
080026c0 g     O .rwdata	00000004 g_peakDetectorLowerFrequencyThreshold
0001b044 g     F .text	00000118 __register_exitproc
00018700 g     F .text	00000058 alt_up_ps2_clear_fifo
00014b00 g     F .text	00000040 alt_read_query_entry_16bit
0000f5cc g     F .text	000001f8 __multiply
000163d4 g     F .text	00000068 altera_avalon_jtag_uart_close
00003e84 g     F .text	00000128 vTaskPriorityInherit
0807f9b8 g     O .bss	00000028 __malloc_current_mallinfo
00014e1c g     F .text	000001c4 alt_set_flash_width_func
0000fe18 g     F .text	0000014c __d2b
00003314 g     F .text	00000134 vTaskSwitchContext
00004534 g     F .text	000001bc xTaskNotifyFromISR
080026c4 g     O .rwdata	00000004 g_peakDetectorHigherFrequencyThreshold
00015f0c g     F .text	00000060 altera_avalon_jtag_uart_read_fd
0001af54 g     F .text	000000a4 alt_get_fd
00003534 g     F .text	0000006c vTaskPlaceOnEventListRestricted
0001ad24 g     F .text	00000128 alt_busy_sleep
0001206c g     F .text	00000054 _close_r
000042a4 g     F .text	00000108 xTaskNotifyWait
0001a4d0 g     F .text	00000210 alt_erase_block_amd
00009270 g     F .text	0000007c memcmp
00015fcc g     F .text	00000050 altera_avalon_jtag_uart_close_fd
0807fae0 g       *ABS*	00000000 __alt_stack_base
0001601c g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
08002790 g     O .bss	00000004 PRVGADraw
00004920 g     F .text	000000dc xTimerGenericCommand
0000ba04 g     F .text	00000154 __swsetup_r
000156c4 g     F .text	00000770 alt_read_cfi_width
00001694 g     F .text	00000040 vApplicationStackOverflowHook
0000737c g     F .text	000008e8 .hidden __divdf3
0000d8a8 g     F .text	00000118 __sfp
0001007c g     F .text	00000078 __copybits
00003130 g     F .text	00000020 uxTaskGetNumberOfTasks
08000d0c g     O .rwdata	00000408 __malloc_av_
0000d9f4 g     F .text	00000004 __sinit_lock_release
00007d40 g     F .text	00000718 .hidden __muldf3
000107ac g     F .text	00000054 __sread
080026cc g     O .rwdata	00000004 g_peakDetectorHigherROCThreshold
0001ae4c g     F .text	00000108 alt_find_file
00019c2c g     F .text	000000a4 alt_dev_llist_insert
00013aa4 g     F .text	00000024 __malloc_lock
00013c88 g     F .text	000000b0 sbrk
00001ddc g     F .text	000000a8 xQueueTakeMutexRecursive
0000d5fc g     F .text	0000005c _fflush_r
00000e74 g     F .text	00000074 vEventGroupDelete
000120c0 g     F .text	000000c4 _calloc_r
0800270c g     O .rwdata	00000008 alt_flash_dev_list
00014c8c g     F .text	0000004c alt_write_flash_command_16bit_device_16bit_mode
08002720 g       *ABS*	00000000 __bss_start
00009434 g     F .text	00000128 memset
00005e90 g     F .text	0000006c main
0800279c g     O .bss	00000004 Peak_Detector_thresholdMutex_X
080027e0 g     O .bss	00000004 alt_envp
080027c4 g     O .bss	00000004 __malloc_max_total_mem
00018dc4 g     F .text	00000060 alt_up_pixel_buffer_dma_swap_buffers
00018938 g     F .text	0000003c alt_up_char_buffer_open_dev
00015f6c g     F .text	00000060 altera_avalon_jtag_uart_write_fd
00012740 g     F .text	00000018 __swbuf
00006390 g     F .text	000000c8 .hidden __ltsf2
00001524 g     F .text	000000d8 vListInsert
000176b4 g     F .text	00000130 altera_avalon_lcd_16207_init
000108e0 g     F .text	00000008 __sclose
10000000 g       *ABS*	00000000 __alt_heap_limit
00012274 g     F .text	00000014 fclose
00004808 g     F .text	0000006c xTimerCreateTimerTask
00018690 g     F .text	00000070 alt_up_ps2_read_data_byte
00008eb0 g     F .text	000001a8 .hidden __truncdfsf2
0000bd58 g     F .text	00001688 _dtoa_r
0000e738 g     F .text	0000080c _malloc_r
000128b4 g     F .text	00000030 __ascii_wctomb
000049fc g     F .text	00000030 pcTimerGetTimerName
080026fc g     O .rwdata	00000004 alt_errno
00014d28 g     F .text	00000050 alt_write_flash_command_32bit_device_32bit_mode
0000e318 g     F .text	000000c4 _fwalk
0000243c g     F .text	000000d8 xQueueReceiveFromISR
00014688 g     F .text	0000015c alt_write_value_to_flash
00003e10 g     F .text	00000028 xTaskGetCurrentTaskHandle
0001887c g     F .text	0000003c alt_up_ps2_open_dev
00014db0 g     F .text	00000038 alt_write_native_16bit
000090bc g     F .text	00000084 .hidden __divsi3
00001ba8 g     F .text	000000d8 xQueueGenericCreate
0000da28 g     F .text	00000124 _malloc_trim_r
000183f8 g     F .text	0000005c alt_up_ps2_enable_read_interrupt
0001b310 g       *ABS*	00000000 __CTOR_END__
000108e8 g     F .text	000000dc strcmp
00001e84 g     F .text	00000058 xQueueCreateCountingSemaphore
0001b310 g       *ABS*	00000000 __DTOR_LIST__
000133f0 g     F .text	00000088 .hidden __nedf2
00013ea0 g     F .text	00000038 alt_irq_init
00003694 g     F .text	000000d8 xTaskRemoveFromUnorderedEventList
00013c24 g     F .text	00000064 alt_release_fd
00002f98 g     F .text	00000144 xTaskResumeAll
000025d0 g     F .text	00000054 uxQueueSpacesAvailable
000182d0 g     F .text	00000034 read_data_valid
0800023c g     O .rodata	00000100 .hidden __clz_tab
00002e84 g     F .text	000000a0 vTaskStartScheduler
080027b8 g     O .bss	00000004 _PathLocale
00018590 g     F .text	00000064 alt_up_ps2_write_data_byte_with_ack
0001aff8 g     F .text	00000014 atexit
000062d4 g     F .text	000000bc .hidden __gesf2
0001200c g     F .text	00000060 _write_r
0000e558 g     F .text	00000018 setlocale
00002a98 g     F .text	00000048 xQueueIsQueueFullFromISR
000050d4 g     F .text	00000030 pvTimerGetTimerID
000003e0 g     F .text	000000b8 vCoRoutineAddToDelayedList
080026d4 g     O .rwdata	00000004 _impure_ptr
080027d8 g     O .bss	00000004 alt_argc
0000d3e0 g     F .text	0000021c __sflush_r
00019d30 g     F .text	00000060 _do_dtors
0000e544 g     F .text	00000008 __locale_cjk_lang
0000fca8 g     F .text	00000064 __ulp
0000da10 g     F .text	00000018 __fp_unlock_all
0000386c g     F .text	00000028 vTaskMissedYield
000177e4 g     F .text	00000060 altera_avalon_lcd_16207_write_fd
080026e8 g     O .rwdata	00000008 alt_fs_list
00014c3c g     F .text	00000050 alt_write_flash_command_32bit_device_8bit_mode
00002590 g     F .text	00000040 uxQueueMessagesWaiting
0000222c g     F .text	00000210 xQueueGenericReceive
000051a4 g     F .text	00000a48 PRVGADraw_Task
00003150 g     F .text	000001c4 xTaskIncrementTick
0000e570 g     F .text	0000000c localeconv
00001a90 g     F .text	00000118 xQueueGenericReset
080027b4 g     O .bss	00000004 Peak_Detector_Q
08002720 g       *ABS*	00000000 _edata
00017934 g     F .text	00000060 altera_avalon_uart_read_fd
0807fae0 g       *ABS*	00000000 _end
00019e20 g     F .text	00000068 alt_flash_open_dev
00012288 g     F .text	00000164 __fputwc
0001643c g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
000011f0 g     F .text	00000020 vPortInitialiseBlocks
00005084 g     F .text	00000050 xTimerIsTimerActive
00010808 g     F .text	0000007c __swrite
080026e0 g     O .rwdata	00000004 __malloc_trim_threshold
0001a444 g     F .text	00000024 altera_nios2_qsys_irq_init
0000e538 g     F .text	0000000c __locale_msgcharset
0001b00c g     F .text	00000038 exit
0000e3dc g     F .text	000000c4 _fwalk_reent
00018330 g     F .text	000000c8 alt_up_ps2_init
0000faac g     F .text	000001fc __mdiff
00019e88 g     F .text	00000054 alt_flash_close_dev
080027a0 g     O .bss	00000004 repeatActionMutex_X
00009140 g     F .text	00000074 .hidden __modsi3
0800271c g     O .rwdata	00000004 __ctype_ptr__
00002e0c g     F .text	00000078 vTaskDelay
10000000 g       *ABS*	00000000 __alt_data_end
0000d9ec g     F .text	00000004 __sfp_lock_release
08000000 g       *ABS*	00000000 __alt_mem_sdram
00003e38 g     F .text	0000004c xTaskGetSchedulerState
080005ee g     O .rodata	00000101 _ctype_
00017db4 g     F .text	00000054 altera_avalon_uart_close
08002794 g     O .bss	00000004 freq_semaphore
0001b2dc g     F .text	00000034 _exit
00019a4c g     F .text	0000012c alt_alarm_start
0000e57c g     F .text	000001bc __smakebuf_r
00014de8 g     F .text	00000034 alt_write_native_32bit
00018528 g     F .text	00000068 alt_up_ps2_wait_for_ack
000040fc g     F .text	00000060 vTaskExitCritical
0000969c g     F .text	00000098 strlen
00001700 g     F .text	000000e0 pxPortInitialiseStack
0001a11c g     F .text	00000154 open
00007c64 g     F .text	000000dc .hidden __gedf2
00014598 g     F .text	0000008c alt_flash_cfi_get_info
080026e4 g     O .rwdata	00000004 __wctomb
00010ac0 g     F .text	00000018 __sprint_r
0000376c g     F .text	0000003c vTaskSetTimeOutState
08002700 g     O .rwdata	00000004 alt_priority_mask
0000b92c g     F .text	0000001c __vfprintf_internal
00017e44 g     F .text	000001dc altera_avalon_uart_read
000128e4 g     F .text	0000005c _wctomb_r
00002624 g     F .text	00000030 uxQueueMessagesWaitingFromISR
00002a00 g     F .text	00000040 xQueueIsQueueEmptyFromISR
00018758 g     F .text	0000008c alt_up_ps2_read_fd
00008458 g     F .text	000008fc .hidden __subdf3
0000f4e0 g     F .text	000000b0 __lo0bits
08002714 g     O .rwdata	00000008 alt_alarm_list
00019cd0 g     F .text	00000060 _do_ctors
00005cd0 g     F .text	000000cc Frequency_Analyser_initIRQ
0000415c g     F .text	00000044 uxTaskResetEventItemValue
000127f4 g     F .text	000000c0 wcrtomb
00001c80 g     F .text	000000cc xQueueCreateMutex
00013650 g     F .text	000000d0 close
0001a468 g     F .text	00000068 alt_program_amd
000046f0 g     F .text	00000118 vTaskNotifyGiveFromISR
00000f24 g     F .text	0000003c vEventGroupClearBitsCallback
0000215c g     F .text	000000d0 xQueueGiveFromISR
00012410 g     F .text	00000080 fputwc
0000d9f0 g     F .text	00000004 __sinit_lock_acquire
0000f254 g     F .text	00000120 __multadd
0000f22c g     F .text	00000028 _Bfree



Disassembly of section .exceptions:

00000020 <save_context>:
# Entry point for exceptions.
.section .exceptions.entry, "xa"		

# Save the entire context of a task.
save_context:
	addi	ea, ea, -4			# Point to the next instruction.
  20:	ef7fff04 	addi	ea,ea,-4
	addi	sp,	sp, -116		# Create space on the stack.
  24:	deffe304 	addi	sp,sp,-116
	stw		ra, 0(sp)
  28:	dfc00015 	stw	ra,0(sp)
								# Leave a gap for muldiv 0
	stw		at, 8(sp)		 
  2c:	d8400215 	stw	at,8(sp)
	stw		r2, 12(sp)
  30:	d8800315 	stw	r2,12(sp)
	stw		r3, 16(sp)
  34:	d8c00415 	stw	r3,16(sp)
	stw		r4, 20(sp)
  38:	d9000515 	stw	r4,20(sp)
	stw		r5, 24(sp) 
  3c:	d9400615 	stw	r5,24(sp)
	stw		r6, 28(sp) 
  40:	d9800715 	stw	r6,28(sp)
	stw		r7, 32(sp) 
  44:	d9c00815 	stw	r7,32(sp)
	stw		r8, 36(sp) 
  48:	da000915 	stw	r8,36(sp)
	stw		r9, 40(sp) 
  4c:	da400a15 	stw	r9,40(sp)
	stw		r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
	stw		r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
	stw		r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
	stw		r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
	stw		r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
	stw		r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
	rdctl	r5, estatus 		# Save the eStatus
  68:	000b307a 	rdctl	r5,estatus
	stw		r5, 68(sp)
  6c:	d9401115 	stw	r5,68(sp)
	stw		ea, 72(sp)			# Save the PC
  70:	df401215 	stw	ea,72(sp)
	stw		r16, 76(sp)			# Save the remaining registers
  74:	dc001315 	stw	r16,76(sp)
	stw		r17, 80(sp)
  78:	dc401415 	stw	r17,80(sp)
	stw		r18, 84(sp)
  7c:	dc801515 	stw	r18,84(sp)
	stw		r19, 88(sp)
  80:	dcc01615 	stw	r19,88(sp)
	stw		r20, 92(sp)
  84:	dd001715 	stw	r20,92(sp)
	stw		r21, 96(sp)
  88:	dd401815 	stw	r21,96(sp)
	stw		r22, 100(sp)
  8c:	dd801915 	stw	r22,100(sp)
	stw		r23, 104(sp)
  90:	ddc01a15 	stw	r23,104(sp)
	stw		gp, 108(sp)
  94:	de801b15 	stw	gp,108(sp)
	stw		fp, 112(sp)
  98:	df001c15 	stw	fp,112(sp)

0000009c <save_sp_to_pxCurrentTCB>:
  9c:	06020034 	movhi	et,2048

save_sp_to_pxCurrentTCB:
	movia	et, pxCurrentTCB	# Load the address of the pxCurrentTCB pointer
  a0:	c609d204 	addi	et,et,10056
	ldw		et, (et)			# Load the value of the pxCurrentTCB pointer
  a4:	c6000017 	ldw	et,0(et)
	stw		sp, (et)			# Store the stack pointer into the top of the TCB
  a8:	c6c00015 	stw	sp,0(et)

000000ac <hw_irq_test>:
hw_irq_test:
	/*
     * Test to see if the exception was a software exception or caused 
     * by an external interrupt, and vector accordingly.
     */
    rdctl	r4, ipending		# Load the Pending Interrupts indication
  ac:	0009313a 	rdctl	r4,ipending
	rdctl	r5, estatus 		# Load the eStatus (enabled interrupts).
  b0:	000b307a 	rdctl	r5,estatus
    andi	r2, r5, 1			# Are interrupts enabled globally.
  b4:	2880004c 	andi	r2,r5,1
    beq		r2, zero, soft_exceptions		# Interrupts are not enabled.
  b8:	10002526 	beq	r2,zero,150 <soft_exceptions>
    beq		r4, zero, soft_exceptions		# There are no interrupts triggered.
  bc:	20002426 	beq	r4,zero,150 <soft_exceptions>

000000c0 <hw_irq_handler>:

	.section .exceptions.irqhandler, "xa"
hw_irq_handler:
	call	alt_irq_handler					# Call the alt_irq_handler to deliver to the registered interrupt handler.
  c0:	000017c0 	call	17c <alt_irq_handler>

000000c4 <restore_sp_from_pxCurrentTCB>:
  c4:	06020034 	movhi	et,2048

    .section .exceptions.irqreturn, "xa"
restore_sp_from_pxCurrentTCB:
	movia	et, pxCurrentTCB		# Load the address of the pxCurrentTCB pointer
  c8:	c609d204 	addi	et,et,10056
	ldw		et, (et)				# Load the value of the pxCurrentTCB pointer
  cc:	c6000017 	ldw	et,0(et)
	ldw		sp, (et)				# Load the stack pointer with the top value of the TCB
  d0:	c6c00017 	ldw	sp,0(et)

000000d4 <restore_context>:

restore_context:
	ldw		ra, 0(sp)		# Restore the registers.
  d4:	dfc00017 	ldw	ra,0(sp)
							# Leave a gap for muldiv 0.
	ldw		at, 8(sp)
  d8:	d8400217 	ldw	at,8(sp)
	ldw		r2, 12(sp)
  dc:	d8800317 	ldw	r2,12(sp)
	ldw		r3, 16(sp)
  e0:	d8c00417 	ldw	r3,16(sp)
	ldw		r4, 20(sp)
  e4:	d9000517 	ldw	r4,20(sp)
	ldw		r5, 24(sp) 
  e8:	d9400617 	ldw	r5,24(sp)
	ldw		r6, 28(sp) 
  ec:	d9800717 	ldw	r6,28(sp)
	ldw		r7, 32(sp) 
  f0:	d9c00817 	ldw	r7,32(sp)
	ldw		r8, 36(sp) 
  f4:	da000917 	ldw	r8,36(sp)
	ldw		r9, 40(sp) 
  f8:	da400a17 	ldw	r9,40(sp)
	ldw		r10, 44(sp)
  fc:	da800b17 	ldw	r10,44(sp)
	ldw		r11, 48(sp)
 100:	dac00c17 	ldw	r11,48(sp)
	ldw		r12, 52(sp)
 104:	db000d17 	ldw	r12,52(sp)
	ldw		r13, 56(sp)
 108:	db400e17 	ldw	r13,56(sp)
	ldw		r14, 60(sp)
 10c:	db800f17 	ldw	r14,60(sp)
	ldw		r15, 64(sp)
 110:	dbc01017 	ldw	r15,64(sp)
	ldw		et, 68(sp)		# Load the eStatus
 114:	de001117 	ldw	et,68(sp)
	wrctl	estatus, et 	# Write the eStatus
 118:	c001707a 	wrctl	estatus,et
	ldw		ea, 72(sp)		# Load the Program Counter
 11c:	df401217 	ldw	ea,72(sp)
	ldw		r16, 76(sp)
 120:	dc001317 	ldw	r16,76(sp)
	ldw		r17, 80(sp)
 124:	dc401417 	ldw	r17,80(sp)
	ldw		r18, 84(sp)
 128:	dc801517 	ldw	r18,84(sp)
	ldw		r19, 88(sp)
 12c:	dcc01617 	ldw	r19,88(sp)
	ldw		r20, 92(sp)
 130:	dd001717 	ldw	r20,92(sp)
	ldw		r21, 96(sp)
 134:	dd401817 	ldw	r21,96(sp)
	ldw		r22, 100(sp)
 138:	dd801917 	ldw	r22,100(sp)
	ldw		r23, 104(sp)
 13c:	ddc01a17 	ldw	r23,104(sp)
	ldw		gp, 108(sp)
 140:	de801b17 	ldw	gp,108(sp)
	ldw		fp, 112(sp)
 144:	df001c17 	ldw	fp,112(sp)
	addi	sp,	sp, 116		# Release stack space
 148:	dec01d04 	addi	sp,sp,116

    eret					# Return to address ea, loading eStatus into Status.
 14c:	ef80083a 	eret

00000150 <soft_exceptions>:
   
	.section .exceptions.soft, "xa"
soft_exceptions:
	ldw		et, 0(ea)				# Load the instruction where the interrupt occured.
 150:	ee000017 	ldw	et,0(ea)
	movhi	at, %hi(0x003B683A)		# Load the registers with the trap instruction code
 154:	00400ef4 	movhi	at,59
	ori		at, at, %lo(0x003B683A)
 158:	085a0e94 	ori	at,at,26682
   	cmpne	et, et, at				# Compare the trap instruction code to the last excuted instruction
 15c:	c070c03a 	cmpne	et,et,at
  	beq		et, r0, call_scheduler	# its a trap so switchcontext
 160:	c0000226 	beq	et,zero,16c <call_scheduler>
  	break							# This is an un-implemented instruction or muldiv problem.
 164:	003da03a 	break	0
  	br		restore_context			# its something else
 168:	003fda06 	br	d4 <__alt_data_end+0xf00000d4>

0000016c <call_scheduler>:

call_scheduler:
	addi	ea, ea, 4						# A trap was called, increment the program counter so it is not called again.
 16c:	ef400104 	addi	ea,ea,4
	stw		ea, 72(sp)						# Save the new program counter to the context.
 170:	df401215 	stw	ea,72(sp)
	call	vTaskSwitchContext				# Pick the next context.
 174:	00033140 	call	3314 <vTaskSwitchContext>
	br		restore_sp_from_pxCurrentTCB	# Switch in the task context and restore. 
 178:	003fd206 	br	c4 <__alt_data_end+0xf00000c4>

0000017c <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 17c:	defff904 	addi	sp,sp,-28
 180:	dfc00615 	stw	ra,24(sp)
 184:	df000515 	stw	fp,20(sp)
 188:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 18c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 190:	0005313a 	rdctl	r2,ipending
 194:	e0bffe15 	stw	r2,-8(fp)

  return active;
 198:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 19c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 1a0:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 1a4:	00800044 	movi	r2,1
 1a8:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 1ac:	e0fffb17 	ldw	r3,-20(fp)
 1b0:	e0bffc17 	ldw	r2,-16(fp)
 1b4:	1884703a 	and	r2,r3,r2
 1b8:	10001526 	beq	r2,zero,210 <alt_irq_handler+0x94>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 1bc:	00820234 	movhi	r2,2056
 1c0:	10be7804 	addi	r2,r2,-1568
 1c4:	e0fffd17 	ldw	r3,-12(fp)
 1c8:	180690fa 	slli	r3,r3,3
 1cc:	10c5883a 	add	r2,r2,r3
 1d0:	10c00017 	ldw	r3,0(r2)
 1d4:	00820234 	movhi	r2,2056
 1d8:	10be7804 	addi	r2,r2,-1568
 1dc:	e13ffd17 	ldw	r4,-12(fp)
 1e0:	200890fa 	slli	r4,r4,3
 1e4:	1105883a 	add	r2,r2,r4
 1e8:	10800104 	addi	r2,r2,4
 1ec:	10800017 	ldw	r2,0(r2)
 1f0:	e17ffd17 	ldw	r5,-12(fp)
 1f4:	1009883a 	mov	r4,r2
 1f8:	183ee83a 	callr	r3
#endif
        break;
 1fc:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 200:	0005313a 	rdctl	r2,ipending
 204:	e0bfff15 	stw	r2,-4(fp)

  return active;
 208:	e0bfff17 	ldw	r2,-4(fp)
 20c:	00000706 	br	22c <alt_irq_handler+0xb0>
      }
      mask <<= 1;
 210:	e0bffc17 	ldw	r2,-16(fp)
 214:	1085883a 	add	r2,r2,r2
 218:	e0bffc15 	stw	r2,-16(fp)
      i++;
 21c:	e0bffd17 	ldw	r2,-12(fp)
 220:	10800044 	addi	r2,r2,1
 224:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 228:	003fe006 	br	1ac <__alt_data_end+0xf00001ac>

    active = alt_irq_pending ();
 22c:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 230:	e0bffb17 	ldw	r2,-20(fp)
 234:	103fda1e 	bne	r2,zero,1a0 <__alt_data_end+0xf00001a0>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 238:	0001883a 	nop
}
 23c:	0001883a 	nop
 240:	e037883a 	mov	sp,fp
 244:	dfc00117 	ldw	ra,4(sp)
 248:	df000017 	ldw	fp,0(sp)
 24c:	dec00204 	addi	sp,sp,8
 250:	f800283a 	ret

Disassembly of section .text:

00000254 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
     254:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
     258:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
     25c:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
     260:	00bffd16 	blt	zero,r2,258 <__alt_data_end+0xf0000258>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     264:	06c40034 	movhi	sp,4096
    ori sp, sp, %lo(__alt_stack_pointer)
     268:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
     26c:	06820034 	movhi	gp,2048
    ori gp, gp, %lo(_gp)
     270:	d6a9ac14 	ori	gp,gp,42672
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     274:	00820034 	movhi	r2,2048
    ori r2, r2, %lo(__bss_start)
     278:	1089c814 	ori	r2,r2,10016

    movhi r3, %hi(__bss_end)
     27c:	00c201f4 	movhi	r3,2055
    ori r3, r3, %lo(__bss_end)
     280:	18feb814 	ori	r3,r3,64224

    beq r2, r3, 1f
     284:	10c00326 	beq	r2,r3,294 <_start+0x40>

0:
    stw zero, (r2)
     288:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     28c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     290:	10fffd36 	bltu	r2,r3,288 <__alt_data_end+0xf0000288>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     294:	0013a280 	call	13a28 <alt_main>

00000298 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     298:	003fff06 	br	298 <__alt_data_end+0xf0000298>

0000029c <xCoRoutineCreate>:
static void prvCheckDelayedList( void );

/*-----------------------------------------------------------*/

BaseType_t xCoRoutineCreate( crCOROUTINE_CODE pxCoRoutineCode, UBaseType_t uxPriority, UBaseType_t uxIndex )
{
     29c:	defff904 	addi	sp,sp,-28
     2a0:	dfc00615 	stw	ra,24(sp)
     2a4:	df000515 	stw	fp,20(sp)
     2a8:	df000504 	addi	fp,sp,20
     2ac:	e13ffd15 	stw	r4,-12(fp)
     2b0:	e17ffe15 	stw	r5,-8(fp)
     2b4:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
CRCB_t *pxCoRoutine;

	/* Allocate the memory that will store the co-routine control block. */
	pxCoRoutine = ( CRCB_t * ) pvPortMalloc( sizeof( CRCB_t ) );
     2b8:	01000e04 	movi	r4,56
     2bc:	0000fd00 	call	fd0 <pvPortMalloc>
     2c0:	e0bffc15 	stw	r2,-16(fp)
	if( pxCoRoutine )
     2c4:	e0bffc17 	ldw	r2,-16(fp)
     2c8:	10003d26 	beq	r2,zero,3c0 <xCoRoutineCreate+0x124>
	{
		/* If pxCurrentCoRoutine is NULL then this is the first co-routine to
		be created and the co-routine data structures need initialising. */
		if( pxCurrentCoRoutine == NULL )
     2cc:	d0a01e17 	ldw	r2,-32648(gp)
     2d0:	1000031e 	bne	r2,zero,2e0 <xCoRoutineCreate+0x44>
		{
			pxCurrentCoRoutine = pxCoRoutine;
     2d4:	e0bffc17 	ldw	r2,-16(fp)
     2d8:	d0a01e15 	stw	r2,-32648(gp)
			prvInitialiseCoRoutineLists();
     2dc:	00007bc0 	call	7bc <prvInitialiseCoRoutineLists>
		}

		/* Check the priority is within limits. */
		if( uxPriority >= configMAX_CO_ROUTINE_PRIORITIES )
     2e0:	e0bffe17 	ldw	r2,-8(fp)
     2e4:	108000b0 	cmpltui	r2,r2,2
     2e8:	1000021e 	bne	r2,zero,2f4 <xCoRoutineCreate+0x58>
		{
			uxPriority = configMAX_CO_ROUTINE_PRIORITIES - 1;
     2ec:	00800044 	movi	r2,1
     2f0:	e0bffe15 	stw	r2,-8(fp)
		}

		/* Fill out the co-routine control block from the function parameters. */
		pxCoRoutine->uxState = corINITIAL_STATE;
     2f4:	e0bffc17 	ldw	r2,-16(fp)
     2f8:	10000d0d 	sth	zero,52(r2)
		pxCoRoutine->uxPriority = uxPriority;
     2fc:	e0bffc17 	ldw	r2,-16(fp)
     300:	e0fffe17 	ldw	r3,-8(fp)
     304:	10c00b15 	stw	r3,44(r2)
		pxCoRoutine->uxIndex = uxIndex;
     308:	e0bffc17 	ldw	r2,-16(fp)
     30c:	e0ffff17 	ldw	r3,-4(fp)
     310:	10c00c15 	stw	r3,48(r2)
		pxCoRoutine->pxCoRoutineFunction = pxCoRoutineCode;
     314:	e0bffc17 	ldw	r2,-16(fp)
     318:	e0fffd17 	ldw	r3,-12(fp)
     31c:	10c00015 	stw	r3,0(r2)

		/* Initialise all the other co-routine control block parameters. */
		vListInitialiseItem( &( pxCoRoutine->xGenericListItem ) );
     320:	e0bffc17 	ldw	r2,-16(fp)
     324:	10800104 	addi	r2,r2,4
     328:	1009883a 	mov	r4,r2
     32c:	000146c0 	call	146c <vListInitialiseItem>
		vListInitialiseItem( &( pxCoRoutine->xEventListItem ) );
     330:	e0bffc17 	ldw	r2,-16(fp)
     334:	10800604 	addi	r2,r2,24
     338:	1009883a 	mov	r4,r2
     33c:	000146c0 	call	146c <vListInitialiseItem>

		/* Set the co-routine control block as a link back from the ListItem_t.
		This is so we can get back to the containing CRCB from a generic item
		in a list. */
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xGenericListItem ), pxCoRoutine );
     340:	e0bffc17 	ldw	r2,-16(fp)
     344:	e0fffc17 	ldw	r3,-16(fp)
     348:	10c00415 	stw	r3,16(r2)
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xEventListItem ), pxCoRoutine );
     34c:	e0bffc17 	ldw	r2,-16(fp)
     350:	e0fffc17 	ldw	r3,-16(fp)
     354:	10c00915 	stw	r3,36(r2)

		/* Event lists are always in priority order. */
		listSET_LIST_ITEM_VALUE( &( pxCoRoutine->xEventListItem ), ( ( TickType_t ) configMAX_CO_ROUTINE_PRIORITIES - ( TickType_t ) uxPriority ) );
     358:	00c00084 	movi	r3,2
     35c:	e0bffe17 	ldw	r2,-8(fp)
     360:	1887c83a 	sub	r3,r3,r2
     364:	e0bffc17 	ldw	r2,-16(fp)
     368:	10c00615 	stw	r3,24(r2)

		/* Now the co-routine has been initialised it can be added to the ready
		list at the correct priority. */
		prvAddCoRoutineToReadyQueue( pxCoRoutine );
     36c:	e0bffc17 	ldw	r2,-16(fp)
     370:	10800b17 	ldw	r2,44(r2)
     374:	d0e01f17 	ldw	r3,-32644(gp)
     378:	1880032e 	bgeu	r3,r2,388 <xCoRoutineCreate+0xec>
     37c:	e0bffc17 	ldw	r2,-16(fp)
     380:	10800b17 	ldw	r2,44(r2)
     384:	d0a01f15 	stw	r2,-32644(gp)
     388:	e0bffc17 	ldw	r2,-16(fp)
     38c:	10800b17 	ldw	r2,44(r2)
     390:	10c00524 	muli	r3,r2,20
     394:	00820034 	movhi	r2,2048
     398:	1089fb04 	addi	r2,r2,10220
     39c:	1887883a 	add	r3,r3,r2
     3a0:	e0bffc17 	ldw	r2,-16(fp)
     3a4:	10800104 	addi	r2,r2,4
     3a8:	100b883a 	mov	r5,r2
     3ac:	1809883a 	mov	r4,r3
     3b0:	00014980 	call	1498 <vListInsertEnd>

		xReturn = pdPASS;
     3b4:	00800044 	movi	r2,1
     3b8:	e0bffb15 	stw	r2,-20(fp)
     3bc:	00000206 	br	3c8 <xCoRoutineCreate+0x12c>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
     3c0:	00bfffc4 	movi	r2,-1
     3c4:	e0bffb15 	stw	r2,-20(fp)
	}

	return xReturn;
     3c8:	e0bffb17 	ldw	r2,-20(fp)
}
     3cc:	e037883a 	mov	sp,fp
     3d0:	dfc00117 	ldw	ra,4(sp)
     3d4:	df000017 	ldw	fp,0(sp)
     3d8:	dec00204 	addi	sp,sp,8
     3dc:	f800283a 	ret

000003e0 <vCoRoutineAddToDelayedList>:
/*-----------------------------------------------------------*/

void vCoRoutineAddToDelayedList( TickType_t xTicksToDelay, List_t *pxEventList )
{
     3e0:	defffb04 	addi	sp,sp,-20
     3e4:	dfc00415 	stw	ra,16(sp)
     3e8:	df000315 	stw	fp,12(sp)
     3ec:	df000304 	addi	fp,sp,12
     3f0:	e13ffe15 	stw	r4,-8(fp)
     3f4:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeToWake;

	/* Calculate the time to wake - this may overflow but this is
	not a problem. */
	xTimeToWake = xCoRoutineTickCount + xTicksToDelay;
     3f8:	d0e02017 	ldw	r3,-32640(gp)
     3fc:	e0bffe17 	ldw	r2,-8(fp)
     400:	1885883a 	add	r2,r3,r2
     404:	e0bffd15 	stw	r2,-12(fp)

	/* We must remove ourselves from the ready list before adding
	ourselves to the blocked list as the same list item is used for
	both lists. */
	( void ) uxListRemove( ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     408:	d0a01e17 	ldw	r2,-32648(gp)
     40c:	10800104 	addi	r2,r2,4
     410:	1009883a 	mov	r4,r2
     414:	00015fc0 	call	15fc <uxListRemove>

	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentCoRoutine->xGenericListItem ), xTimeToWake );
     418:	d0a01e17 	ldw	r2,-32648(gp)
     41c:	e0fffd17 	ldw	r3,-12(fp)
     420:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xCoRoutineTickCount )
     424:	d0a02017 	ldw	r2,-32640(gp)
     428:	e0fffd17 	ldw	r3,-12(fp)
     42c:	1880072e 	bgeu	r3,r2,44c <vCoRoutineAddToDelayedList+0x6c>
	{
		/* Wake time has overflowed.  Place this item in the
		overflow list. */
		vListInsert( ( List_t * ) pxOverflowDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     430:	d0e01d17 	ldw	r3,-32652(gp)
     434:	d0a01e17 	ldw	r2,-32648(gp)
     438:	10800104 	addi	r2,r2,4
     43c:	100b883a 	mov	r5,r2
     440:	1809883a 	mov	r4,r3
     444:	00015240 	call	1524 <vListInsert>
     448:	00000606 	br	464 <vCoRoutineAddToDelayedList+0x84>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the
		current block list. */
		vListInsert( ( List_t * ) pxDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     44c:	d0e01c17 	ldw	r3,-32656(gp)
     450:	d0a01e17 	ldw	r2,-32648(gp)
     454:	10800104 	addi	r2,r2,4
     458:	100b883a 	mov	r5,r2
     45c:	1809883a 	mov	r4,r3
     460:	00015240 	call	1524 <vListInsert>
	}

	if( pxEventList )
     464:	e0bfff17 	ldw	r2,-4(fp)
     468:	10000526 	beq	r2,zero,480 <vCoRoutineAddToDelayedList+0xa0>
	{
		/* Also add the co-routine to an event list.  If this is done then the
		function must be called with interrupts disabled. */
		vListInsert( pxEventList, &( pxCurrentCoRoutine->xEventListItem ) );
     46c:	d0a01e17 	ldw	r2,-32648(gp)
     470:	10800604 	addi	r2,r2,24
     474:	100b883a 	mov	r5,r2
     478:	e13fff17 	ldw	r4,-4(fp)
     47c:	00015240 	call	1524 <vListInsert>
	}
}
     480:	0001883a 	nop
     484:	e037883a 	mov	sp,fp
     488:	dfc00117 	ldw	ra,4(sp)
     48c:	df000017 	ldw	fp,0(sp)
     490:	dec00204 	addi	sp,sp,8
     494:	f800283a 	ret

00000498 <prvCheckPendingReadyList>:
/*-----------------------------------------------------------*/

static void prvCheckPendingReadyList( void )
{
     498:	defffb04 	addi	sp,sp,-20
     49c:	dfc00415 	stw	ra,16(sp)
     4a0:	df000315 	stw	fp,12(sp)
     4a4:	df000304 	addi	fp,sp,12
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     4a8:	00002906 	br	550 <prvCheckPendingReadyList+0xb8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     4ac:	0005303a 	rdctl	r2,status
     4b0:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     4b4:	e0fffe17 	ldw	r3,-8(fp)
     4b8:	00bfff84 	movi	r2,-2
     4bc:	1884703a 	and	r2,r3,r2
     4c0:	1001703a 	wrctl	status,r2
		CRCB_t *pxUnblockedCRCB;

		/* The pending ready list can be accessed by an ISR. */
		portDISABLE_INTERRUPTS();
		{
			pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( (&xPendingReadyCoRoutineList) );
     4c4:	00820034 	movhi	r2,2048
     4c8:	108a0f04 	addi	r2,r2,10300
     4cc:	10800317 	ldw	r2,12(r2)
     4d0:	10800317 	ldw	r2,12(r2)
     4d4:	e0bffd15 	stw	r2,-12(fp)
			( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     4d8:	e0bffd17 	ldw	r2,-12(fp)
     4dc:	10800604 	addi	r2,r2,24
     4e0:	1009883a 	mov	r4,r2
     4e4:	00015fc0 	call	15fc <uxListRemove>
     4e8:	00800044 	movi	r2,1
     4ec:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     4f0:	e0bfff17 	ldw	r2,-4(fp)
     4f4:	1001703a 	wrctl	status,r2
		}
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
     4f8:	e0bffd17 	ldw	r2,-12(fp)
     4fc:	10800104 	addi	r2,r2,4
     500:	1009883a 	mov	r4,r2
     504:	00015fc0 	call	15fc <uxListRemove>
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
     508:	e0bffd17 	ldw	r2,-12(fp)
     50c:	10800b17 	ldw	r2,44(r2)
     510:	d0e01f17 	ldw	r3,-32644(gp)
     514:	1880032e 	bgeu	r3,r2,524 <prvCheckPendingReadyList+0x8c>
     518:	e0bffd17 	ldw	r2,-12(fp)
     51c:	10800b17 	ldw	r2,44(r2)
     520:	d0a01f15 	stw	r2,-32644(gp)
     524:	e0bffd17 	ldw	r2,-12(fp)
     528:	10800b17 	ldw	r2,44(r2)
     52c:	10c00524 	muli	r3,r2,20
     530:	00820034 	movhi	r2,2048
     534:	1089fb04 	addi	r2,r2,10220
     538:	1887883a 	add	r3,r3,r2
     53c:	e0bffd17 	ldw	r2,-12(fp)
     540:	10800104 	addi	r2,r2,4
     544:	100b883a 	mov	r5,r2
     548:	1809883a 	mov	r4,r3
     54c:	00014980 	call	1498 <vListInsertEnd>
static void prvCheckPendingReadyList( void )
{
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     550:	00820034 	movhi	r2,2048
     554:	108a0f04 	addi	r2,r2,10300
     558:	10800017 	ldw	r2,0(r2)
     55c:	103fd31e 	bne	r2,zero,4ac <__alt_data_end+0xf00004ac>
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
	}
}
     560:	0001883a 	nop
     564:	e037883a 	mov	sp,fp
     568:	dfc00117 	ldw	ra,4(sp)
     56c:	df000017 	ldw	fp,0(sp)
     570:	dec00204 	addi	sp,sp,8
     574:	f800283a 	ret

00000578 <prvCheckDelayedList>:
/*-----------------------------------------------------------*/

static void prvCheckDelayedList( void )
{
     578:	defffa04 	addi	sp,sp,-24
     57c:	dfc00515 	stw	ra,20(sp)
     580:	df000415 	stw	fp,16(sp)
     584:	df000404 	addi	fp,sp,16
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
     588:	00030dc0 	call	30dc <xTaskGetTickCount>
     58c:	1007883a 	mov	r3,r2
     590:	d0a02117 	ldw	r2,-32636(gp)
     594:	1885c83a 	sub	r2,r3,r2
     598:	d0a02215 	stw	r2,-32632(gp)
	while( xPassedTicks )
     59c:	00004206 	br	6a8 <prvCheckDelayedList+0x130>
	{
		xCoRoutineTickCount++;
     5a0:	d0a02017 	ldw	r2,-32640(gp)
     5a4:	10800044 	addi	r2,r2,1
     5a8:	d0a02015 	stw	r2,-32640(gp)
		xPassedTicks--;
     5ac:	d0a02217 	ldw	r2,-32632(gp)
     5b0:	10bfffc4 	addi	r2,r2,-1
     5b4:	d0a02215 	stw	r2,-32632(gp)

		/* If the tick count has overflowed we need to swap the ready lists. */
		if( xCoRoutineTickCount == 0 )
     5b8:	d0a02017 	ldw	r2,-32640(gp)
     5bc:	1000371e 	bne	r2,zero,69c <prvCheckDelayedList+0x124>
		{
			List_t * pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.  If there are
			any items in pxDelayedCoRoutineList here then there is an error! */
			pxTemp = pxDelayedCoRoutineList;
     5c0:	d0a01c17 	ldw	r2,-32656(gp)
     5c4:	e0bffc15 	stw	r2,-16(fp)
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
     5c8:	d0a01d17 	ldw	r2,-32652(gp)
     5cc:	d0a01c15 	stw	r2,-32656(gp)
			pxOverflowDelayedCoRoutineList = pxTemp;
     5d0:	e0bffc17 	ldw	r2,-16(fp)
     5d4:	d0a01d15 	stw	r2,-32652(gp)
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     5d8:	00003006 	br	69c <prvCheckDelayedList+0x124>
		{
			pxCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedCoRoutineList );
     5dc:	d0a01c17 	ldw	r2,-32656(gp)
     5e0:	10800317 	ldw	r2,12(r2)
     5e4:	10800317 	ldw	r2,12(r2)
     5e8:	e0bffd15 	stw	r2,-12(fp)

			if( xCoRoutineTickCount < listGET_LIST_ITEM_VALUE( &( pxCRCB->xGenericListItem ) ) )
     5ec:	e0bffd17 	ldw	r2,-12(fp)
     5f0:	10800117 	ldw	r2,4(r2)
     5f4:	d0e02017 	ldw	r3,-32640(gp)
     5f8:	1880012e 	bgeu	r3,r2,600 <prvCheckDelayedList+0x88>
			{
				/* Timeout not yet expired. */
				break;
     5fc:	00002a06 	br	6a8 <prvCheckDelayedList+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     600:	0005303a 	rdctl	r2,status
     604:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     608:	e0ffff17 	ldw	r3,-4(fp)
     60c:	00bfff84 	movi	r2,-2
     610:	1884703a 	and	r2,r3,r2
     614:	1001703a 	wrctl	status,r2
				/* The event could have occurred just before this critical
				section.  If this is the case then the generic list item will
				have been moved to the pending ready list and the following
				line is still valid.  Also the pvContainer parameter will have
				been set to NULL so the following lines are also valid. */
				( void ) uxListRemove( &( pxCRCB->xGenericListItem ) );
     618:	e0bffd17 	ldw	r2,-12(fp)
     61c:	10800104 	addi	r2,r2,4
     620:	1009883a 	mov	r4,r2
     624:	00015fc0 	call	15fc <uxListRemove>

				/* Is the co-routine waiting on an event also? */
				if( pxCRCB->xEventListItem.pvContainer )
     628:	e0bffd17 	ldw	r2,-12(fp)
     62c:	10800a17 	ldw	r2,40(r2)
     630:	10000426 	beq	r2,zero,644 <prvCheckDelayedList+0xcc>
				{
					( void ) uxListRemove( &( pxCRCB->xEventListItem ) );
     634:	e0bffd17 	ldw	r2,-12(fp)
     638:	10800604 	addi	r2,r2,24
     63c:	1009883a 	mov	r4,r2
     640:	00015fc0 	call	15fc <uxListRemove>
     644:	00800044 	movi	r2,1
     648:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     64c:	e0bffe17 	ldw	r2,-8(fp)
     650:	1001703a 	wrctl	status,r2
				}
			}
			portENABLE_INTERRUPTS();

			prvAddCoRoutineToReadyQueue( pxCRCB );
     654:	e0bffd17 	ldw	r2,-12(fp)
     658:	10800b17 	ldw	r2,44(r2)
     65c:	d0e01f17 	ldw	r3,-32644(gp)
     660:	1880032e 	bgeu	r3,r2,670 <prvCheckDelayedList+0xf8>
     664:	e0bffd17 	ldw	r2,-12(fp)
     668:	10800b17 	ldw	r2,44(r2)
     66c:	d0a01f15 	stw	r2,-32644(gp)
     670:	e0bffd17 	ldw	r2,-12(fp)
     674:	10800b17 	ldw	r2,44(r2)
     678:	10c00524 	muli	r3,r2,20
     67c:	00820034 	movhi	r2,2048
     680:	1089fb04 	addi	r2,r2,10220
     684:	1887883a 	add	r3,r3,r2
     688:	e0bffd17 	ldw	r2,-12(fp)
     68c:	10800104 	addi	r2,r2,4
     690:	100b883a 	mov	r5,r2
     694:	1809883a 	mov	r4,r3
     698:	00014980 	call	1498 <vListInsertEnd>
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
			pxOverflowDelayedCoRoutineList = pxTemp;
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     69c:	d0a01c17 	ldw	r2,-32656(gp)
     6a0:	10800017 	ldw	r2,0(r2)
     6a4:	103fcd1e 	bne	r2,zero,5dc <__alt_data_end+0xf00005dc>
static void prvCheckDelayedList( void )
{
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
	while( xPassedTicks )
     6a8:	d0a02217 	ldw	r2,-32632(gp)
     6ac:	103fbc1e 	bne	r2,zero,5a0 <__alt_data_end+0xf00005a0>

			prvAddCoRoutineToReadyQueue( pxCRCB );
		}
	}

	xLastTickCount = xCoRoutineTickCount;
     6b0:	d0a02017 	ldw	r2,-32640(gp)
     6b4:	d0a02115 	stw	r2,-32636(gp)
}
     6b8:	0001883a 	nop
     6bc:	e037883a 	mov	sp,fp
     6c0:	dfc00117 	ldw	ra,4(sp)
     6c4:	df000017 	ldw	fp,0(sp)
     6c8:	dec00204 	addi	sp,sp,8
     6cc:	f800283a 	ret

000006d0 <vCoRoutineSchedule>:
/*-----------------------------------------------------------*/

void vCoRoutineSchedule( void )
{
     6d0:	defffd04 	addi	sp,sp,-12
     6d4:	dfc00215 	stw	ra,8(sp)
     6d8:	df000115 	stw	fp,4(sp)
     6dc:	df000104 	addi	fp,sp,4
	/* See if any co-routines readied by events need moving to the ready lists. */
	prvCheckPendingReadyList();
     6e0:	00004980 	call	498 <prvCheckPendingReadyList>

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();
     6e4:	00005780 	call	578 <prvCheckDelayedList>

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     6e8:	00000506 	br	700 <vCoRoutineSchedule+0x30>
	{
		if( uxTopCoRoutineReadyPriority == 0 )
     6ec:	d0a01f17 	ldw	r2,-32644(gp)
     6f0:	10002c26 	beq	r2,zero,7a4 <vCoRoutineSchedule+0xd4>
		{
			/* No more co-routines to check. */
			return;
		}
		--uxTopCoRoutineReadyPriority;
     6f4:	d0a01f17 	ldw	r2,-32644(gp)
     6f8:	10bfffc4 	addi	r2,r2,-1
     6fc:	d0a01f15 	stw	r2,-32644(gp)

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     700:	d0e01f17 	ldw	r3,-32644(gp)
     704:	00820034 	movhi	r2,2048
     708:	1089fb04 	addi	r2,r2,10220
     70c:	18c00524 	muli	r3,r3,20
     710:	10c5883a 	add	r2,r2,r3
     714:	10800017 	ldw	r2,0(r2)
     718:	103ff426 	beq	r2,zero,6ec <__alt_data_end+0xf00006ec>
		--uxTopCoRoutineReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the co-routines
	 of the	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentCoRoutine, &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) );
     71c:	d0a01f17 	ldw	r2,-32644(gp)
     720:	10c00524 	muli	r3,r2,20
     724:	00820034 	movhi	r2,2048
     728:	1089fb04 	addi	r2,r2,10220
     72c:	1885883a 	add	r2,r3,r2
     730:	e0bfff15 	stw	r2,-4(fp)
     734:	e0bfff17 	ldw	r2,-4(fp)
     738:	10800117 	ldw	r2,4(r2)
     73c:	10c00117 	ldw	r3,4(r2)
     740:	e0bfff17 	ldw	r2,-4(fp)
     744:	10c00115 	stw	r3,4(r2)
     748:	e0bfff17 	ldw	r2,-4(fp)
     74c:	10c00117 	ldw	r3,4(r2)
     750:	e0bfff17 	ldw	r2,-4(fp)
     754:	10800204 	addi	r2,r2,8
     758:	1880051e 	bne	r3,r2,770 <vCoRoutineSchedule+0xa0>
     75c:	e0bfff17 	ldw	r2,-4(fp)
     760:	10800117 	ldw	r2,4(r2)
     764:	10c00117 	ldw	r3,4(r2)
     768:	e0bfff17 	ldw	r2,-4(fp)
     76c:	10c00115 	stw	r3,4(r2)
     770:	e0bfff17 	ldw	r2,-4(fp)
     774:	10800117 	ldw	r2,4(r2)
     778:	10800317 	ldw	r2,12(r2)
     77c:	d0a01e15 	stw	r2,-32648(gp)

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );
     780:	d0a01e17 	ldw	r2,-32648(gp)
     784:	10800017 	ldw	r2,0(r2)
     788:	d1201e17 	ldw	r4,-32648(gp)
     78c:	d0e01e17 	ldw	r3,-32648(gp)
     790:	18c00c17 	ldw	r3,48(r3)
     794:	180b883a 	mov	r5,r3
     798:	103ee83a 	callr	r2

	return;
     79c:	0001883a 	nop
     7a0:	00000106 	br	7a8 <vCoRoutineSchedule+0xd8>
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
	{
		if( uxTopCoRoutineReadyPriority == 0 )
		{
			/* No more co-routines to check. */
			return;
     7a4:	0001883a 	nop

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );

	return;
}
     7a8:	e037883a 	mov	sp,fp
     7ac:	dfc00117 	ldw	ra,4(sp)
     7b0:	df000017 	ldw	fp,0(sp)
     7b4:	dec00204 	addi	sp,sp,8
     7b8:	f800283a 	ret

000007bc <prvInitialiseCoRoutineLists>:
/*-----------------------------------------------------------*/

static void prvInitialiseCoRoutineLists( void )
{
     7bc:	defffd04 	addi	sp,sp,-12
     7c0:	dfc00215 	stw	ra,8(sp)
     7c4:	df000115 	stw	fp,4(sp)
     7c8:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7cc:	e03fff15 	stw	zero,-4(fp)
     7d0:	00000a06 	br	7fc <prvInitialiseCoRoutineLists+0x40>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
     7d4:	e0bfff17 	ldw	r2,-4(fp)
     7d8:	10c00524 	muli	r3,r2,20
     7dc:	00820034 	movhi	r2,2048
     7e0:	1089fb04 	addi	r2,r2,10220
     7e4:	1885883a 	add	r2,r3,r2
     7e8:	1009883a 	mov	r4,r2
     7ec:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseCoRoutineLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7f0:	e0bfff17 	ldw	r2,-4(fp)
     7f4:	10800044 	addi	r2,r2,1
     7f8:	e0bfff15 	stw	r2,-4(fp)
     7fc:	e0bfff17 	ldw	r2,-4(fp)
     800:	108000b0 	cmpltui	r2,r2,2
     804:	103ff31e 	bne	r2,zero,7d4 <__alt_data_end+0xf00007d4>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
	}

	vListInitialise( ( List_t * ) &xDelayedCoRoutineList1 );
     808:	01020034 	movhi	r4,2048
     80c:	210a0504 	addi	r4,r4,10260
     810:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xDelayedCoRoutineList2 );
     814:	01020034 	movhi	r4,2048
     818:	210a0a04 	addi	r4,r4,10280
     81c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xPendingReadyCoRoutineList );
     820:	01020034 	movhi	r4,2048
     824:	210a0f04 	addi	r4,r4,10300
     828:	00014040 	call	1404 <vListInitialise>

	/* Start with pxDelayedCoRoutineList using list1 and the
	pxOverflowDelayedCoRoutineList using list2. */
	pxDelayedCoRoutineList = &xDelayedCoRoutineList1;
     82c:	00820034 	movhi	r2,2048
     830:	108a0504 	addi	r2,r2,10260
     834:	d0a01c15 	stw	r2,-32656(gp)
	pxOverflowDelayedCoRoutineList = &xDelayedCoRoutineList2;
     838:	00820034 	movhi	r2,2048
     83c:	108a0a04 	addi	r2,r2,10280
     840:	d0a01d15 	stw	r2,-32652(gp)
}
     844:	0001883a 	nop
     848:	e037883a 	mov	sp,fp
     84c:	dfc00117 	ldw	ra,4(sp)
     850:	df000017 	ldw	fp,0(sp)
     854:	dec00204 	addi	sp,sp,8
     858:	f800283a 	ret

0000085c <xCoRoutineRemoveFromEventList>:
/*-----------------------------------------------------------*/

BaseType_t xCoRoutineRemoveFromEventList( const List_t *pxEventList )
{
     85c:	defffb04 	addi	sp,sp,-20
     860:	dfc00415 	stw	ra,16(sp)
     864:	df000315 	stw	fp,12(sp)
     868:	df000304 	addi	fp,sp,12
     86c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	/* This function is called from within an interrupt.  It can only access
	event lists and the pending ready list.  This function assumes that a
	check has already been made to ensure pxEventList is not empty. */
	pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
     870:	e0bfff17 	ldw	r2,-4(fp)
     874:	10800317 	ldw	r2,12(r2)
     878:	10800317 	ldw	r2,12(r2)
     87c:	e0bffe15 	stw	r2,-8(fp)
	( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     880:	e0bffe17 	ldw	r2,-8(fp)
     884:	10800604 	addi	r2,r2,24
     888:	1009883a 	mov	r4,r2
     88c:	00015fc0 	call	15fc <uxListRemove>
	vListInsertEnd( ( List_t * ) &( xPendingReadyCoRoutineList ), &( pxUnblockedCRCB->xEventListItem ) );
     890:	e0bffe17 	ldw	r2,-8(fp)
     894:	10800604 	addi	r2,r2,24
     898:	100b883a 	mov	r5,r2
     89c:	01020034 	movhi	r4,2048
     8a0:	210a0f04 	addi	r4,r4,10300
     8a4:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedCRCB->uxPriority >= pxCurrentCoRoutine->uxPriority )
     8a8:	e0bffe17 	ldw	r2,-8(fp)
     8ac:	10c00b17 	ldw	r3,44(r2)
     8b0:	d0a01e17 	ldw	r2,-32648(gp)
     8b4:	10800b17 	ldw	r2,44(r2)
     8b8:	18800336 	bltu	r3,r2,8c8 <xCoRoutineRemoveFromEventList+0x6c>
	{
		xReturn = pdTRUE;
     8bc:	00800044 	movi	r2,1
     8c0:	e0bffd15 	stw	r2,-12(fp)
     8c4:	00000106 	br	8cc <xCoRoutineRemoveFromEventList+0x70>
	}
	else
	{
		xReturn = pdFALSE;
     8c8:	e03ffd15 	stw	zero,-12(fp)
	}

	return xReturn;
     8cc:	e0bffd17 	ldw	r2,-12(fp)
}
     8d0:	e037883a 	mov	sp,fp
     8d4:	dfc00117 	ldw	ra,4(sp)
     8d8:	df000017 	ldw	fp,0(sp)
     8dc:	dec00204 	addi	sp,sp,8
     8e0:	f800283a 	ret

000008e4 <xEventGroupCreate>:
static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits );

/*-----------------------------------------------------------*/

EventGroupHandle_t xEventGroupCreate( void )
{
     8e4:	defffd04 	addi	sp,sp,-12
     8e8:	dfc00215 	stw	ra,8(sp)
     8ec:	df000115 	stw	fp,4(sp)
     8f0:	df000104 	addi	fp,sp,4
EventGroup_t *pxEventBits;

	pxEventBits = pvPortMalloc( sizeof( EventGroup_t ) );
     8f4:	01000604 	movi	r4,24
     8f8:	0000fd00 	call	fd0 <pvPortMalloc>
     8fc:	e0bfff15 	stw	r2,-4(fp)
	if( pxEventBits != NULL )
     900:	e0bfff17 	ldw	r2,-4(fp)
     904:	10000626 	beq	r2,zero,920 <xEventGroupCreate+0x3c>
	{
		pxEventBits->uxEventBits = 0;
     908:	e0bfff17 	ldw	r2,-4(fp)
     90c:	10000015 	stw	zero,0(r2)
		vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
     910:	e0bfff17 	ldw	r2,-4(fp)
     914:	10800104 	addi	r2,r2,4
     918:	1009883a 	mov	r4,r2
     91c:	00014040 	call	1404 <vListInitialise>
	else
	{
		traceEVENT_GROUP_CREATE_FAILED();
	}

	return ( EventGroupHandle_t ) pxEventBits;
     920:	e0bfff17 	ldw	r2,-4(fp)
}
     924:	e037883a 	mov	sp,fp
     928:	dfc00117 	ldw	ra,4(sp)
     92c:	df000017 	ldw	fp,0(sp)
     930:	dec00204 	addi	sp,sp,8
     934:	f800283a 	ret

00000938 <xEventGroupSync>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, const EventBits_t uxBitsToWaitFor, TickType_t xTicksToWait )
{
     938:	defff504 	addi	sp,sp,-44
     93c:	dfc00a15 	stw	ra,40(sp)
     940:	df000915 	stw	fp,36(sp)
     944:	df000904 	addi	fp,sp,36
     948:	e13ffc15 	stw	r4,-16(fp)
     94c:	e17ffd15 	stw	r5,-12(fp)
     950:	e1bffe15 	stw	r6,-8(fp)
     954:	e1ffff15 	stw	r7,-4(fp)
EventBits_t uxOriginalBitValue, uxReturn;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     958:	e0bffc17 	ldw	r2,-16(fp)
     95c:	e0bff815 	stw	r2,-32(fp)
BaseType_t xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     960:	e03ff915 	stw	zero,-28(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     964:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		uxOriginalBitValue = pxEventBits->uxEventBits;
     968:	e0bff817 	ldw	r2,-32(fp)
     96c:	10800017 	ldw	r2,0(r2)
     970:	e0bffa15 	stw	r2,-24(fp)

		( void ) xEventGroupSetBits( xEventGroup, uxBitsToSet );
     974:	e17ffd17 	ldw	r5,-12(fp)
     978:	e13ffc17 	ldw	r4,-16(fp)
     97c:	0000cf40 	call	cf4 <xEventGroupSetBits>

		if( ( ( uxOriginalBitValue | uxBitsToSet ) & uxBitsToWaitFor ) == uxBitsToWaitFor )
     980:	e0fffa17 	ldw	r3,-24(fp)
     984:	e0bffd17 	ldw	r2,-12(fp)
     988:	1886b03a 	or	r3,r3,r2
     98c:	e0bffe17 	ldw	r2,-8(fp)
     990:	1886703a 	and	r3,r3,r2
     994:	e0bffe17 	ldw	r2,-8(fp)
     998:	18800d1e 	bne	r3,r2,9d0 <xEventGroupSync+0x98>
		{
			/* All the rendezvous bits are now set - no need to block. */
			uxReturn = ( uxOriginalBitValue | uxBitsToSet );
     99c:	e0fffa17 	ldw	r3,-24(fp)
     9a0:	e0bffd17 	ldw	r2,-12(fp)
     9a4:	1884b03a 	or	r2,r3,r2
     9a8:	e0bff715 	stw	r2,-36(fp)

			/* Rendezvous always clear the bits.  They will have been cleared
			already unless this is the only task in the rendezvous. */
			pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     9ac:	e0bff817 	ldw	r2,-32(fp)
     9b0:	10c00017 	ldw	r3,0(r2)
     9b4:	e0bffe17 	ldw	r2,-8(fp)
     9b8:	0084303a 	nor	r2,zero,r2
     9bc:	1886703a 	and	r3,r3,r2
     9c0:	e0bff817 	ldw	r2,-32(fp)
     9c4:	10c00015 	stw	r3,0(r2)

			xTicksToWait = 0;
     9c8:	e03fff15 	stw	zero,-4(fp)
     9cc:	00000f06 	br	a0c <xEventGroupSync+0xd4>
		}
		else
		{
			if( xTicksToWait != ( TickType_t ) 0 )
     9d0:	e0bfff17 	ldw	r2,-4(fp)
     9d4:	10000a26 	beq	r2,zero,a00 <xEventGroupSync+0xc8>
				traceEVENT_GROUP_SYNC_BLOCK( xEventGroup, uxBitsToSet, uxBitsToWaitFor );

				/* Store the bits that the calling task is waiting for in the
				task's event list item so the kernel knows when a match is
				found.  Then enter the blocked state. */
				vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | eventCLEAR_EVENTS_ON_EXIT_BIT | eventWAIT_FOR_ALL_BITS ), xTicksToWait );
     9d8:	e0bff817 	ldw	r2,-32(fp)
     9dc:	10c00104 	addi	r3,r2,4
     9e0:	e0bffe17 	ldw	r2,-8(fp)
     9e4:	10814034 	orhi	r2,r2,1280
     9e8:	e1bfff17 	ldw	r6,-4(fp)
     9ec:	100b883a 	mov	r5,r2
     9f0:	1809883a 	mov	r4,r3
     9f4:	00034b40 	call	34b4 <vTaskPlaceOnUnorderedEventList>

				/* This assignment is obsolete as uxReturn will get set after
				the task unblocks, but some compilers mistakenly generate a
				warning about uxReturn being returned without being set if the
				assignment is omitted. */
				uxReturn = 0;
     9f8:	e03ff715 	stw	zero,-36(fp)
     9fc:	00000306 	br	a0c <xEventGroupSync+0xd4>
			}
			else
			{
				/* The rendezvous bits were not set, but no block time was
				specified - just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     a00:	e0bff817 	ldw	r2,-32(fp)
     a04:	10800017 	ldw	r2,0(r2)
     a08:	e0bff715 	stw	r2,-36(fp)
			}
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     a0c:	0002f980 	call	2f98 <xTaskResumeAll>
     a10:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     a14:	e0bfff17 	ldw	r2,-4(fp)
     a18:	10002026 	beq	r2,zero,a9c <xEventGroupSync+0x164>
	{
		if( xAlreadyYielded == pdFALSE )
     a1c:	e0bffb17 	ldw	r2,-20(fp)
     a20:	1000011e 	bne	r2,zero,a28 <xEventGroupSync+0xf0>
		{
			portYIELD_WITHIN_API();
     a24:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     a28:	000415c0 	call	415c <uxTaskResetEventItemValue>
     a2c:	e0bff715 	stw	r2,-36(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     a30:	e0bff717 	ldw	r2,-36(fp)
     a34:	1080802c 	andhi	r2,r2,512
     a38:	1000131e 	bne	r2,zero,a88 <xEventGroupSync+0x150>
		{
			/* The task timed out, just return the current event bit value. */
			taskENTER_CRITICAL();
     a3c:	00040a80 	call	40a8 <vTaskEnterCritical>
			{
				uxReturn = pxEventBits->uxEventBits;
     a40:	e0bff817 	ldw	r2,-32(fp)
     a44:	10800017 	ldw	r2,0(r2)
     a48:	e0bff715 	stw	r2,-36(fp)

				/* Although the task got here because it timed out before the
				bits it was waiting for were set, it is possible that since it
				unblocked another task has set the bits.  If this is the case
				then it needs to clear the bits before exiting. */
				if( ( uxReturn & uxBitsToWaitFor ) == uxBitsToWaitFor )
     a4c:	e0fff717 	ldw	r3,-36(fp)
     a50:	e0bffe17 	ldw	r2,-8(fp)
     a54:	1886703a 	and	r3,r3,r2
     a58:	e0bffe17 	ldw	r2,-8(fp)
     a5c:	1880071e 	bne	r3,r2,a7c <xEventGroupSync+0x144>
				{
					pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     a60:	e0bff817 	ldw	r2,-32(fp)
     a64:	10c00017 	ldw	r3,0(r2)
     a68:	e0bffe17 	ldw	r2,-8(fp)
     a6c:	0084303a 	nor	r2,zero,r2
     a70:	1886703a 	and	r3,r3,r2
     a74:	e0bff817 	ldw	r2,-32(fp)
     a78:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     a7c:	00040fc0 	call	40fc <vTaskExitCritical>

			xTimeoutOccurred = pdTRUE;
     a80:	00800044 	movi	r2,1
     a84:	e0bff915 	stw	r2,-28(fp)
			/* The task unblocked because the bits were set. */
		}

		/* Control bits might be set as the task had blocked should not be
		returned. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     a88:	e0fff717 	ldw	r3,-36(fp)
     a8c:	00804034 	movhi	r2,256
     a90:	10bfffc4 	addi	r2,r2,-1
     a94:	1884703a 	and	r2,r3,r2
     a98:	e0bff715 	stw	r2,-36(fp)
	}

	traceEVENT_GROUP_SYNC_END( xEventGroup, uxBitsToSet, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     a9c:	e0bff717 	ldw	r2,-36(fp)
}
     aa0:	e037883a 	mov	sp,fp
     aa4:	dfc00117 	ldw	ra,4(sp)
     aa8:	df000017 	ldw	fp,0(sp)
     aac:	dec00204 	addi	sp,sp,8
     ab0:	f800283a 	ret

00000ab4 <xEventGroupWaitBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
     ab4:	defff304 	addi	sp,sp,-52
     ab8:	dfc00c15 	stw	ra,48(sp)
     abc:	df000b15 	stw	fp,44(sp)
     ac0:	df000b04 	addi	fp,sp,44
     ac4:	e13ffc15 	stw	r4,-16(fp)
     ac8:	e17ffd15 	stw	r5,-12(fp)
     acc:	e1bffe15 	stw	r6,-8(fp)
     ad0:	e1ffff15 	stw	r7,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     ad4:	e0bffc17 	ldw	r2,-16(fp)
     ad8:	e0bff715 	stw	r2,-36(fp)
EventBits_t uxReturn, uxControlBits = 0;
     adc:	e03ff615 	stw	zero,-40(fp)
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     ae0:	e03ff815 	stw	zero,-32(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     ae4:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
     ae8:	e0bff717 	ldw	r2,-36(fp)
     aec:	10800017 	ldw	r2,0(r2)
     af0:	e0bff915 	stw	r2,-28(fp)

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
     af4:	e1bfff17 	ldw	r6,-4(fp)
     af8:	e17ffd17 	ldw	r5,-12(fp)
     afc:	e13ff917 	ldw	r4,-28(fp)
     b00:	0000f600 	call	f60 <prvTestWaitCondition>
     b04:	e0bffa15 	stw	r2,-24(fp)

		if( xWaitConditionMet != pdFALSE )
     b08:	e0bffa17 	ldw	r2,-24(fp)
     b0c:	10000d26 	beq	r2,zero,b44 <xEventGroupWaitBits+0x90>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
     b10:	e0bff917 	ldw	r2,-28(fp)
     b14:	e0bff515 	stw	r2,-44(fp)
			xTicksToWait = ( TickType_t ) 0;
     b18:	e0000215 	stw	zero,8(fp)

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
     b1c:	e0bffe17 	ldw	r2,-8(fp)
     b20:	10002026 	beq	r2,zero,ba4 <xEventGroupWaitBits+0xf0>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     b24:	e0bff717 	ldw	r2,-36(fp)
     b28:	10c00017 	ldw	r3,0(r2)
     b2c:	e0bffd17 	ldw	r2,-12(fp)
     b30:	0084303a 	nor	r2,zero,r2
     b34:	1886703a 	and	r3,r3,r2
     b38:	e0bff717 	ldw	r2,-36(fp)
     b3c:	10c00015 	stw	r3,0(r2)
     b40:	00001806 	br	ba4 <xEventGroupWaitBits+0xf0>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
     b44:	e0800217 	ldw	r2,8(fp)
     b48:	1000031e 	bne	r2,zero,b58 <xEventGroupWaitBits+0xa4>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
     b4c:	e0bff917 	ldw	r2,-28(fp)
     b50:	e0bff515 	stw	r2,-44(fp)
     b54:	00001306 	br	ba4 <xEventGroupWaitBits+0xf0>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
     b58:	e0bffe17 	ldw	r2,-8(fp)
     b5c:	10000326 	beq	r2,zero,b6c <xEventGroupWaitBits+0xb8>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
     b60:	e0bff617 	ldw	r2,-40(fp)
     b64:	10804034 	orhi	r2,r2,256
     b68:	e0bff615 	stw	r2,-40(fp)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
     b6c:	e0bfff17 	ldw	r2,-4(fp)
     b70:	10000326 	beq	r2,zero,b80 <xEventGroupWaitBits+0xcc>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
     b74:	e0bff617 	ldw	r2,-40(fp)
     b78:	10810034 	orhi	r2,r2,1024
     b7c:	e0bff615 	stw	r2,-40(fp)
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
     b80:	e0bff717 	ldw	r2,-36(fp)
     b84:	11000104 	addi	r4,r2,4
     b88:	e0fffd17 	ldw	r3,-12(fp)
     b8c:	e0bff617 	ldw	r2,-40(fp)
     b90:	1884b03a 	or	r2,r3,r2
     b94:	e1800217 	ldw	r6,8(fp)
     b98:	100b883a 	mov	r5,r2
     b9c:	00034b40 	call	34b4 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
     ba0:	e03ff515 	stw	zero,-44(fp)

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     ba4:	0002f980 	call	2f98 <xTaskResumeAll>
     ba8:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     bac:	e0800217 	ldw	r2,8(fp)
     bb0:	10002126 	beq	r2,zero,c38 <xEventGroupWaitBits+0x184>
	{
		if( xAlreadyYielded == pdFALSE )
     bb4:	e0bffb17 	ldw	r2,-20(fp)
     bb8:	1000011e 	bne	r2,zero,bc0 <xEventGroupWaitBits+0x10c>
		{
			portYIELD_WITHIN_API();
     bbc:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     bc0:	000415c0 	call	415c <uxTaskResetEventItemValue>
     bc4:	e0bff515 	stw	r2,-44(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     bc8:	e0bff517 	ldw	r2,-44(fp)
     bcc:	1080802c 	andhi	r2,r2,512
     bd0:	1000141e 	bne	r2,zero,c24 <xEventGroupWaitBits+0x170>
		{
			taskENTER_CRITICAL();
     bd4:	00040a80 	call	40a8 <vTaskEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     bd8:	e0bff717 	ldw	r2,-36(fp)
     bdc:	10800017 	ldw	r2,0(r2)
     be0:	e0bff515 	stw	r2,-44(fp)

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
     be4:	e1bfff17 	ldw	r6,-4(fp)
     be8:	e17ffd17 	ldw	r5,-12(fp)
     bec:	e13ff517 	ldw	r4,-44(fp)
     bf0:	0000f600 	call	f60 <prvTestWaitCondition>
     bf4:	10000926 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
				{
					if( xClearOnExit != pdFALSE )
     bf8:	e0bffe17 	ldw	r2,-8(fp)
     bfc:	10000726 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     c00:	e0bff717 	ldw	r2,-36(fp)
     c04:	10c00017 	ldw	r3,0(r2)
     c08:	e0bffd17 	ldw	r2,-12(fp)
     c0c:	0084303a 	nor	r2,zero,r2
     c10:	1886703a 	and	r3,r3,r2
     c14:	e0bff717 	ldw	r2,-36(fp)
     c18:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     c1c:	00040fc0 	call	40fc <vTaskExitCritical>

			/* Prevent compiler warnings when trace macros are not used. */
			xTimeoutOccurred = pdFALSE;
     c20:	e03ff815 	stw	zero,-32(fp)
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     c24:	e0fff517 	ldw	r3,-44(fp)
     c28:	00804034 	movhi	r2,256
     c2c:	10bfffc4 	addi	r2,r2,-1
     c30:	1884703a 	and	r2,r3,r2
     c34:	e0bff515 	stw	r2,-44(fp)
	}
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     c38:	e0bff517 	ldw	r2,-44(fp)
}
     c3c:	e037883a 	mov	sp,fp
     c40:	dfc00117 	ldw	ra,4(sp)
     c44:	df000017 	ldw	fp,0(sp)
     c48:	dec00204 	addi	sp,sp,8
     c4c:	f800283a 	ret

00000c50 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
     c50:	defffa04 	addi	sp,sp,-24
     c54:	dfc00515 	stw	ra,20(sp)
     c58:	df000415 	stw	fp,16(sp)
     c5c:	df000404 	addi	fp,sp,16
     c60:	e13ffe15 	stw	r4,-8(fp)
     c64:	e17fff15 	stw	r5,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     c68:	e0bffe17 	ldw	r2,-8(fp)
     c6c:	e0bffc15 	stw	r2,-16(fp)
	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	taskENTER_CRITICAL();
     c70:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
     c74:	e0bffc17 	ldw	r2,-16(fp)
     c78:	10800017 	ldw	r2,0(r2)
     c7c:	e0bffd15 	stw	r2,-12(fp)

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     c80:	e0bffc17 	ldw	r2,-16(fp)
     c84:	10c00017 	ldw	r3,0(r2)
     c88:	e0bfff17 	ldw	r2,-4(fp)
     c8c:	0084303a 	nor	r2,zero,r2
     c90:	1886703a 	and	r3,r3,r2
     c94:	e0bffc17 	ldw	r2,-16(fp)
     c98:	10c00015 	stw	r3,0(r2)
	}
	taskEXIT_CRITICAL();
     c9c:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
     ca0:	e0bffd17 	ldw	r2,-12(fp)
}
     ca4:	e037883a 	mov	sp,fp
     ca8:	dfc00117 	ldw	ra,4(sp)
     cac:	df000017 	ldw	fp,0(sp)
     cb0:	dec00204 	addi	sp,sp,8
     cb4:	f800283a 	ret

00000cb8 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
     cb8:	defffb04 	addi	sp,sp,-20
     cbc:	df000415 	stw	fp,16(sp)
     cc0:	df000404 	addi	fp,sp,16
     cc4:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxSavedInterruptStatus;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     cc8:	e0bfff17 	ldw	r2,-4(fp)
     ccc:	e0bffc15 	stw	r2,-16(fp)
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
     cd0:	e03ffd15 	stw	zero,-12(fp)
	{
		uxReturn = pxEventBits->uxEventBits;
     cd4:	e0bffc17 	ldw	r2,-16(fp)
     cd8:	10800017 	ldw	r2,0(r2)
     cdc:	e0bffe15 	stw	r2,-8(fp)
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
     ce0:	e0bffe17 	ldw	r2,-8(fp)
}
     ce4:	e037883a 	mov	sp,fp
     ce8:	df000017 	ldw	fp,0(sp)
     cec:	dec00104 	addi	sp,sp,4
     cf0:	f800283a 	ret

00000cf4 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
     cf4:	defff304 	addi	sp,sp,-52
     cf8:	dfc00c15 	stw	ra,48(sp)
     cfc:	df000b15 	stw	fp,44(sp)
     d00:	df000b04 	addi	fp,sp,44
     d04:	e13ffe15 	stw	r4,-8(fp)
     d08:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
     d0c:	e03ff615 	stw	zero,-40(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     d10:	e0bffe17 	ldw	r2,-8(fp)
     d14:	e0bff815 	stw	r2,-32(fp)
BaseType_t xMatchFound = pdFALSE;
     d18:	e03ff715 	stw	zero,-36(fp)
	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	pxList = &( pxEventBits->xTasksWaitingForBits );
     d1c:	e0bff817 	ldw	r2,-32(fp)
     d20:	10800104 	addi	r2,r2,4
     d24:	e0bff915 	stw	r2,-28(fp)
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     d28:	e0bff917 	ldw	r2,-28(fp)
     d2c:	10800204 	addi	r2,r2,8
     d30:	e0bffa15 	stw	r2,-24(fp)
	vTaskSuspendAll();
     d34:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
     d38:	e0bff917 	ldw	r2,-28(fp)
     d3c:	10800317 	ldw	r2,12(r2)
     d40:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
     d44:	e0bff817 	ldw	r2,-32(fp)
     d48:	10c00017 	ldw	r3,0(r2)
     d4c:	e0bfff17 	ldw	r2,-4(fp)
     d50:	1886b03a 	or	r3,r3,r2
     d54:	e0bff817 	ldw	r2,-32(fp)
     d58:	10c00015 	stw	r3,0(r2)

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     d5c:	00003306 	br	e2c <xEventGroupSetBits+0x138>
		{
			pxNext = listGET_NEXT( pxListItem );
     d60:	e0bff517 	ldw	r2,-44(fp)
     d64:	10800117 	ldw	r2,4(r2)
     d68:	e0bffb15 	stw	r2,-20(fp)
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
     d6c:	e0bff517 	ldw	r2,-44(fp)
     d70:	10800017 	ldw	r2,0(r2)
     d74:	e0bffc15 	stw	r2,-16(fp)
			xMatchFound = pdFALSE;
     d78:	e03ff715 	stw	zero,-36(fp)

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
     d7c:	e0bffc17 	ldw	r2,-16(fp)
     d80:	10bfc02c 	andhi	r2,r2,65280
     d84:	e0bffd15 	stw	r2,-12(fp)
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
     d88:	e0fffc17 	ldw	r3,-16(fp)
     d8c:	00804034 	movhi	r2,256
     d90:	10bfffc4 	addi	r2,r2,-1
     d94:	1884703a 	and	r2,r3,r2
     d98:	e0bffc15 	stw	r2,-16(fp)

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
     d9c:	e0bffd17 	ldw	r2,-12(fp)
     da0:	1081002c 	andhi	r2,r2,1024
     da4:	1000081e 	bne	r2,zero,dc8 <xEventGroupSetBits+0xd4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
     da8:	e0bff817 	ldw	r2,-32(fp)
     dac:	10c00017 	ldw	r3,0(r2)
     db0:	e0bffc17 	ldw	r2,-16(fp)
     db4:	1884703a 	and	r2,r3,r2
     db8:	10000b26 	beq	r2,zero,de8 <xEventGroupSetBits+0xf4>
				{
					xMatchFound = pdTRUE;
     dbc:	00800044 	movi	r2,1
     dc0:	e0bff715 	stw	r2,-36(fp)
     dc4:	00000806 	br	de8 <xEventGroupSetBits+0xf4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
     dc8:	e0bff817 	ldw	r2,-32(fp)
     dcc:	10c00017 	ldw	r3,0(r2)
     dd0:	e0bffc17 	ldw	r2,-16(fp)
     dd4:	1886703a 	and	r3,r3,r2
     dd8:	e0bffc17 	ldw	r2,-16(fp)
     ddc:	1880021e 	bne	r3,r2,de8 <xEventGroupSetBits+0xf4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
     de0:	00800044 	movi	r2,1
     de4:	e0bff715 	stw	r2,-36(fp)
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
     de8:	e0bff717 	ldw	r2,-36(fp)
     dec:	10000d26 	beq	r2,zero,e24 <xEventGroupSetBits+0x130>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
     df0:	e0bffd17 	ldw	r2,-12(fp)
     df4:	1080402c 	andhi	r2,r2,256
     df8:	10000426 	beq	r2,zero,e0c <xEventGroupSetBits+0x118>
				{
					uxBitsToClear |= uxBitsWaitedFor;
     dfc:	e0fff617 	ldw	r3,-40(fp)
     e00:	e0bffc17 	ldw	r2,-16(fp)
     e04:	1884b03a 	or	r2,r3,r2
     e08:	e0bff615 	stw	r2,-40(fp)
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				( void ) xTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
     e0c:	e0bff817 	ldw	r2,-32(fp)
     e10:	10800017 	ldw	r2,0(r2)
     e14:	10808034 	orhi	r2,r2,512
     e18:	100b883a 	mov	r5,r2
     e1c:	e13ff517 	ldw	r4,-44(fp)
     e20:	00036940 	call	3694 <xTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
     e24:	e0bffb17 	ldw	r2,-20(fp)
     e28:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     e2c:	e0fff517 	ldw	r3,-44(fp)
     e30:	e0bffa17 	ldw	r2,-24(fp)
     e34:	18bfca1e 	bne	r3,r2,d60 <__alt_data_end+0xf0000d60>
			pxListItem = pxNext;
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     e38:	e0bff817 	ldw	r2,-32(fp)
     e3c:	10c00017 	ldw	r3,0(r2)
     e40:	e0bff617 	ldw	r2,-40(fp)
     e44:	0084303a 	nor	r2,zero,r2
     e48:	1886703a 	and	r3,r3,r2
     e4c:	e0bff817 	ldw	r2,-32(fp)
     e50:	10c00015 	stw	r3,0(r2)
	}
	( void ) xTaskResumeAll();
     e54:	0002f980 	call	2f98 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
     e58:	e0bff817 	ldw	r2,-32(fp)
     e5c:	10800017 	ldw	r2,0(r2)
}
     e60:	e037883a 	mov	sp,fp
     e64:	dfc00117 	ldw	ra,4(sp)
     e68:	df000017 	ldw	fp,0(sp)
     e6c:	dec00204 	addi	sp,sp,8
     e70:	f800283a 	ret

00000e74 <vEventGroupDelete>:
/*-----------------------------------------------------------*/

void vEventGroupDelete( EventGroupHandle_t xEventGroup )
{
     e74:	defffb04 	addi	sp,sp,-20
     e78:	dfc00415 	stw	ra,16(sp)
     e7c:	df000315 	stw	fp,12(sp)
     e80:	df000304 	addi	fp,sp,12
     e84:	e13fff15 	stw	r4,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     e88:	e0bfff17 	ldw	r2,-4(fp)
     e8c:	e0bffd15 	stw	r2,-12(fp)
const List_t *pxTasksWaitingForBits = &( pxEventBits->xTasksWaitingForBits );
     e90:	e0bffd17 	ldw	r2,-12(fp)
     e94:	10800104 	addi	r2,r2,4
     e98:	e0bffe15 	stw	r2,-8(fp)

	vTaskSuspendAll();
     e9c:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     ea0:	00000506 	br	eb8 <vEventGroupDelete+0x44>
		{
			/* Unblock the task, returning 0 as the event list is being deleted
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
     ea4:	e0bffe17 	ldw	r2,-8(fp)
     ea8:	10800317 	ldw	r2,12(r2)
     eac:	01408034 	movhi	r5,512
     eb0:	1009883a 	mov	r4,r2
     eb4:	00036940 	call	3694 <xTaskRemoveFromUnorderedEventList>

	vTaskSuspendAll();
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     eb8:	e0bffe17 	ldw	r2,-8(fp)
     ebc:	10800017 	ldw	r2,0(r2)
     ec0:	103ff81e 	bne	r2,zero,ea4 <__alt_data_end+0xf0000ea4>
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
		}

		vPortFree( pxEventBits );
     ec4:	e13ffd17 	ldw	r4,-12(fp)
     ec8:	00011500 	call	1150 <vPortFree>
	}
	( void ) xTaskResumeAll();
     ecc:	0002f980 	call	2f98 <xTaskResumeAll>
}
     ed0:	0001883a 	nop
     ed4:	e037883a 	mov	sp,fp
     ed8:	dfc00117 	ldw	ra,4(sp)
     edc:	df000017 	ldw	fp,0(sp)
     ee0:	dec00204 	addi	sp,sp,8
     ee4:	f800283a 	ret

00000ee8 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
     ee8:	defffc04 	addi	sp,sp,-16
     eec:	dfc00315 	stw	ra,12(sp)
     ef0:	df000215 	stw	fp,8(sp)
     ef4:	df000204 	addi	fp,sp,8
     ef8:	e13ffe15 	stw	r4,-8(fp)
     efc:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
     f00:	e17fff17 	ldw	r5,-4(fp)
     f04:	e13ffe17 	ldw	r4,-8(fp)
     f08:	0000cf40 	call	cf4 <xEventGroupSetBits>
}
     f0c:	0001883a 	nop
     f10:	e037883a 	mov	sp,fp
     f14:	dfc00117 	ldw	ra,4(sp)
     f18:	df000017 	ldw	fp,0(sp)
     f1c:	dec00204 	addi	sp,sp,8
     f20:	f800283a 	ret

00000f24 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
     f24:	defffc04 	addi	sp,sp,-16
     f28:	dfc00315 	stw	ra,12(sp)
     f2c:	df000215 	stw	fp,8(sp)
     f30:	df000204 	addi	fp,sp,8
     f34:	e13ffe15 	stw	r4,-8(fp)
     f38:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
     f3c:	e17fff17 	ldw	r5,-4(fp)
     f40:	e13ffe17 	ldw	r4,-8(fp)
     f44:	0000c500 	call	c50 <xEventGroupClearBits>
}
     f48:	0001883a 	nop
     f4c:	e037883a 	mov	sp,fp
     f50:	dfc00117 	ldw	ra,4(sp)
     f54:	df000017 	ldw	fp,0(sp)
     f58:	dec00204 	addi	sp,sp,8
     f5c:	f800283a 	ret

00000f60 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
     f60:	defffb04 	addi	sp,sp,-20
     f64:	df000415 	stw	fp,16(sp)
     f68:	df000404 	addi	fp,sp,16
     f6c:	e13ffd15 	stw	r4,-12(fp)
     f70:	e17ffe15 	stw	r5,-8(fp)
     f74:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xWaitConditionMet = pdFALSE;
     f78:	e03ffc15 	stw	zero,-16(fp)

	if( xWaitForAllBits == pdFALSE )
     f7c:	e0bfff17 	ldw	r2,-4(fp)
     f80:	1000071e 	bne	r2,zero,fa0 <prvTestWaitCondition+0x40>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
     f84:	e0fffd17 	ldw	r3,-12(fp)
     f88:	e0bffe17 	ldw	r2,-8(fp)
     f8c:	1884703a 	and	r2,r3,r2
     f90:	10000a26 	beq	r2,zero,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     f94:	00800044 	movi	r2,1
     f98:	e0bffc15 	stw	r2,-16(fp)
     f9c:	00000706 	br	fbc <prvTestWaitCondition+0x5c>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
     fa0:	e0fffd17 	ldw	r3,-12(fp)
     fa4:	e0bffe17 	ldw	r2,-8(fp)
     fa8:	1886703a 	and	r3,r3,r2
     fac:	e0bffe17 	ldw	r2,-8(fp)
     fb0:	1880021e 	bne	r3,r2,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     fb4:	00800044 	movi	r2,1
     fb8:	e0bffc15 	stw	r2,-16(fp)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
     fbc:	e0bffc17 	ldw	r2,-16(fp)
}
     fc0:	e037883a 	mov	sp,fp
     fc4:	df000017 	ldw	fp,0(sp)
     fc8:	dec00104 	addi	sp,sp,4
     fcc:	f800283a 	ret

00000fd0 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
     fd0:	defff904 	addi	sp,sp,-28
     fd4:	dfc00615 	stw	ra,24(sp)
     fd8:	df000515 	stw	fp,20(sp)
     fdc:	df000504 	addi	fp,sp,20
     fe0:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
     fe4:	e03ffd15 	stw	zero,-12(fp)

        vTaskSuspendAll();
     fe8:	0002f6c0 	call	2f6c <vTaskSuspendAll>
        {
                /* If this is the first call to malloc then the heap will require
                initialisation to setup the list of free blocks. */
                if( pxEnd == NULL )
     fec:	d0a02517 	ldw	r2,-32620(gp)
     ff0:	1000011e 	bne	r2,zero,ff8 <pvPortMalloc+0x28>
                {
                        prvHeapInit();
     ff4:	00012100 	call	1210 <prvHeapInit>
                }

                /* The wanted size is increased so it can contain a xBlockLink
                structure in addition to the requested amount of bytes. */
                if( xWantedSize > 0 )
     ff8:	e0bfff17 	ldw	r2,-4(fp)
     ffc:	10000d26 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                {
                        xWantedSize += heapSTRUCT_SIZE;
    1000:	00800304 	movi	r2,12
    1004:	10bfffcc 	andi	r2,r2,65535
    1008:	e0ffff17 	ldw	r3,-4(fp)
    100c:	1885883a 	add	r2,r3,r2
    1010:	e0bfff15 	stw	r2,-4(fp)

                        /* Ensure that blocks are always aligned to the required number of
                        bytes. */
                        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
    1014:	e0bfff17 	ldw	r2,-4(fp)
    1018:	108000cc 	andi	r2,r2,3
    101c:	10000526 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                        {
                                /* Byte alignment required. */
                                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
    1020:	e0ffff17 	ldw	r3,-4(fp)
    1024:	00bfff04 	movi	r2,-4
    1028:	1884703a 	and	r2,r3,r2
    102c:	10800104 	addi	r2,r2,4
    1030:	e0bfff15 	stw	r2,-4(fp)
                        }
                }

                if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
    1034:	e0bfff17 	ldw	r2,-4(fp)
    1038:	10003e26 	beq	r2,zero,1134 <pvPortMalloc+0x164>
    103c:	00800234 	movhi	r2,8
    1040:	10b40004 	addi	r2,r2,-12288
    1044:	e0ffff17 	ldw	r3,-4(fp)
    1048:	18803a2e 	bgeu	r3,r2,1134 <pvPortMalloc+0x164>
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
    104c:	d0a02304 	addi	r2,gp,-32628
    1050:	e0bffc15 	stw	r2,-16(fp)
                        pxBlock = xStart.pxNextFreeBlock;
    1054:	d0a02317 	ldw	r2,-32628(gp)
    1058:	e0bffb15 	stw	r2,-20(fp)
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    105c:	00000506 	br	1074 <pvPortMalloc+0xa4>
                        {
                                pxPreviousBlock = pxBlock;
    1060:	e0bffb17 	ldw	r2,-20(fp)
    1064:	e0bffc15 	stw	r2,-16(fp)
                                pxBlock = pxBlock->pxNextFreeBlock;
    1068:	e0bffb17 	ldw	r2,-20(fp)
    106c:	10800017 	ldw	r2,0(r2)
    1070:	e0bffb15 	stw	r2,-20(fp)
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
                        pxBlock = xStart.pxNextFreeBlock;
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    1074:	e0bffb17 	ldw	r2,-20(fp)
    1078:	10c00117 	ldw	r3,4(r2)
    107c:	e0bfff17 	ldw	r2,-4(fp)
    1080:	1880032e 	bgeu	r3,r2,1090 <pvPortMalloc+0xc0>
    1084:	e0bffb17 	ldw	r2,-20(fp)
    1088:	10800017 	ldw	r2,0(r2)
    108c:	103ff41e 	bne	r2,zero,1060 <__alt_data_end+0xf0001060>
                                pxBlock = pxBlock->pxNextFreeBlock;
                        }

                        /* If the end marker was reached then a block of adequate size was
                        not found. */
                        if( pxBlock != pxEnd )
    1090:	d0a02517 	ldw	r2,-32620(gp)
    1094:	e0fffb17 	ldw	r3,-20(fp)
    1098:	18802626 	beq	r3,r2,1134 <pvPortMalloc+0x164>
                        {
                                /* Return the memory space - jumping over the xBlockLink structure
                                at its start. */
                                pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
    109c:	e0bffc17 	ldw	r2,-16(fp)
    10a0:	10c00017 	ldw	r3,0(r2)
    10a4:	00800304 	movi	r2,12
    10a8:	10bfffcc 	andi	r2,r2,65535
    10ac:	1885883a 	add	r2,r3,r2
    10b0:	e0bffd15 	stw	r2,-12(fp)

                                /* This block is being returned for use so must be taken out of
                                the     list of free blocks. */
                                pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
    10b4:	e0bffb17 	ldw	r2,-20(fp)
    10b8:	10c00017 	ldw	r3,0(r2)
    10bc:	e0bffc17 	ldw	r2,-16(fp)
    10c0:	10c00015 	stw	r3,0(r2)

                                /* If the block is larger than required it can be split into two. */
                                if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
    10c4:	e0bffb17 	ldw	r2,-20(fp)
    10c8:	10c00117 	ldw	r3,4(r2)
    10cc:	e0bfff17 	ldw	r2,-4(fp)
    10d0:	1887c83a 	sub	r3,r3,r2
    10d4:	00800304 	movi	r2,12
    10d8:	10bfffcc 	andi	r2,r2,65535
    10dc:	1085883a 	add	r2,r2,r2
    10e0:	10c00f2e 	bgeu	r2,r3,1120 <pvPortMalloc+0x150>
                                {
                                        /* This block is to be split into two.  Create a new block
                                        following the number of bytes requested. The void cast is
                                        used to prevent byte alignment warnings from the compiler. */
                                        pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
    10e4:	e0fffb17 	ldw	r3,-20(fp)
    10e8:	e0bfff17 	ldw	r2,-4(fp)
    10ec:	1885883a 	add	r2,r3,r2
    10f0:	e0bffe15 	stw	r2,-8(fp)

                                        /* Calculate the sizes of two blocks split from the single
                                        block. */
                                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
    10f4:	e0bffb17 	ldw	r2,-20(fp)
    10f8:	10c00117 	ldw	r3,4(r2)
    10fc:	e0bfff17 	ldw	r2,-4(fp)
    1100:	1887c83a 	sub	r3,r3,r2
    1104:	e0bffe17 	ldw	r2,-8(fp)
    1108:	10c00115 	stw	r3,4(r2)
                                        pxBlock->xBlockSize = xWantedSize;
    110c:	e0bffb17 	ldw	r2,-20(fp)
    1110:	e0ffff17 	ldw	r3,-4(fp)
    1114:	10c00115 	stw	r3,4(r2)

                                        /* Insert the new block into the list of free blocks. */
                                        prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
    1118:	e13ffe17 	ldw	r4,-8(fp)
    111c:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                                }

                                xFreeBytesRemaining -= pxBlock->xBlockSize;
    1120:	d0e00217 	ldw	r3,-32760(gp)
    1124:	e0bffb17 	ldw	r2,-20(fp)
    1128:	10800117 	ldw	r2,4(r2)
    112c:	1885c83a 	sub	r2,r3,r2
    1130:	d0a00215 	stw	r2,-32760(gp)
                        }
                }
        }
        xTaskResumeAll();
    1134:	0002f980 	call	2f98 <xTaskResumeAll>
                        vApplicationMallocFailedHook();
                }
        }
        #endif

        return pvReturn;
    1138:	e0bffd17 	ldw	r2,-12(fp)
}
    113c:	e037883a 	mov	sp,fp
    1140:	dfc00117 	ldw	ra,4(sp)
    1144:	df000017 	ldw	fp,0(sp)
    1148:	dec00204 	addi	sp,sp,8
    114c:	f800283a 	ret

00001150 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
    1150:	defffb04 	addi	sp,sp,-20
    1154:	dfc00415 	stw	ra,16(sp)
    1158:	df000315 	stw	fp,12(sp)
    115c:	df000304 	addi	fp,sp,12
    1160:	e13fff15 	stw	r4,-4(fp)
unsigned char *puc = ( unsigned char * ) pv;
    1164:	e0bfff17 	ldw	r2,-4(fp)
    1168:	e0bffd15 	stw	r2,-12(fp)
xBlockLink *pxLink;

        if( pv != NULL )
    116c:	e0bfff17 	ldw	r2,-4(fp)
    1170:	10001126 	beq	r2,zero,11b8 <vPortFree+0x68>
        {
                /* The memory being freed will have an xBlockLink structure immediately
                before it. */
                puc -= heapSTRUCT_SIZE;
    1174:	00800304 	movi	r2,12
    1178:	10bfffcc 	andi	r2,r2,65535
    117c:	0085c83a 	sub	r2,zero,r2
    1180:	e0fffd17 	ldw	r3,-12(fp)
    1184:	1885883a 	add	r2,r3,r2
    1188:	e0bffd15 	stw	r2,-12(fp)

                /* This casting is to keep the compiler from issuing warnings. */
                pxLink = ( void * ) puc;
    118c:	e0bffd17 	ldw	r2,-12(fp)
    1190:	e0bffe15 	stw	r2,-8(fp)

                vTaskSuspendAll();
    1194:	0002f6c0 	call	2f6c <vTaskSuspendAll>
                {
                        /* Add this block to the list of free blocks. */
                        xFreeBytesRemaining += pxLink->xBlockSize;
    1198:	e0bffe17 	ldw	r2,-8(fp)
    119c:	10c00117 	ldw	r3,4(r2)
    11a0:	d0a00217 	ldw	r2,-32760(gp)
    11a4:	1885883a 	add	r2,r3,r2
    11a8:	d0a00215 	stw	r2,-32760(gp)
                        prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );
    11ac:	e13ffe17 	ldw	r4,-8(fp)
    11b0:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                }
                xTaskResumeAll();
    11b4:	0002f980 	call	2f98 <xTaskResumeAll>
        }
}
    11b8:	0001883a 	nop
    11bc:	e037883a 	mov	sp,fp
    11c0:	dfc00117 	ldw	ra,4(sp)
    11c4:	df000017 	ldw	fp,0(sp)
    11c8:	dec00204 	addi	sp,sp,8
    11cc:	f800283a 	ret

000011d0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
    11d0:	deffff04 	addi	sp,sp,-4
    11d4:	df000015 	stw	fp,0(sp)
    11d8:	d839883a 	mov	fp,sp
        return xFreeBytesRemaining;
    11dc:	d0a00217 	ldw	r2,-32760(gp)
}
    11e0:	e037883a 	mov	sp,fp
    11e4:	df000017 	ldw	fp,0(sp)
    11e8:	dec00104 	addi	sp,sp,4
    11ec:	f800283a 	ret

000011f0 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
    11f0:	deffff04 	addi	sp,sp,-4
    11f4:	df000015 	stw	fp,0(sp)
    11f8:	d839883a 	mov	fp,sp
        /* This just exists to keep the linker quiet. */
}
    11fc:	0001883a 	nop
    1200:	e037883a 	mov	sp,fp
    1204:	df000017 	ldw	fp,0(sp)
    1208:	dec00104 	addi	sp,sp,4
    120c:	f800283a 	ret

00001210 <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
    1210:	defffd04 	addi	sp,sp,-12
    1214:	df000215 	stw	fp,8(sp)
    1218:	df000204 	addi	fp,sp,8
        /* Ensure the start of the heap is aligned. */
        configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

        /* xStart is used to hold a pointer to the first item in the list of free
        blocks.  The void cast is used to prevent compiler warnings. */
        xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
    121c:	00820034 	movhi	r2,2048
    1220:	108a1404 	addi	r2,r2,10320
    1224:	d0a02315 	stw	r2,-32628(gp)
        xStart.xBlockSize = ( size_t ) 0;
    1228:	d0202415 	stw	zero,-32624(gp)

        /* pxEnd is used to mark the end of the list of free blocks and is inserted
        at the end of the heap space. */
        pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
    122c:	00c00234 	movhi	r3,8
    1230:	18f40004 	addi	r3,r3,-12288
    1234:	00820034 	movhi	r2,2048
    1238:	108a1404 	addi	r2,r2,10320
    123c:	1885883a 	add	r2,r3,r2
    1240:	e0bffe15 	stw	r2,-8(fp)
        pucHeapEnd -= heapSTRUCT_SIZE;
    1244:	00800304 	movi	r2,12
    1248:	10bfffcc 	andi	r2,r2,65535
    124c:	0085c83a 	sub	r2,zero,r2
    1250:	e0fffe17 	ldw	r3,-8(fp)
    1254:	1885883a 	add	r2,r3,r2
    1258:	e0bffe15 	stw	r2,-8(fp)
        pxEnd = ( void * ) pucHeapEnd;
    125c:	e0bffe17 	ldw	r2,-8(fp)
    1260:	d0a02515 	stw	r2,-32620(gp)
        configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
        pxEnd->xBlockSize = 0;
    1264:	d0a02517 	ldw	r2,-32620(gp)
    1268:	10000115 	stw	zero,4(r2)
        pxEnd->pxNextFreeBlock = NULL;
    126c:	d0a02517 	ldw	r2,-32620(gp)
    1270:	10000015 	stw	zero,0(r2)

        /* To start with there is a single free block that is sized to take up the
        entire heap space, minus the space taken by pxEnd. */
        pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
    1274:	00820034 	movhi	r2,2048
    1278:	108a1404 	addi	r2,r2,10320
    127c:	e0bfff15 	stw	r2,-4(fp)
        pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
    1280:	00800234 	movhi	r2,8
    1284:	10b40004 	addi	r2,r2,-12288
    1288:	00c00304 	movi	r3,12
    128c:	18ffffcc 	andi	r3,r3,65535
    1290:	10c7c83a 	sub	r3,r2,r3
    1294:	e0bfff17 	ldw	r2,-4(fp)
    1298:	10c00115 	stw	r3,4(r2)
        pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
    129c:	d0e02517 	ldw	r3,-32620(gp)
    12a0:	e0bfff17 	ldw	r2,-4(fp)
    12a4:	10c00015 	stw	r3,0(r2)

        /* The heap now contains pxEnd. */
        xFreeBytesRemaining -= heapSTRUCT_SIZE;
    12a8:	d0e00217 	ldw	r3,-32760(gp)
    12ac:	00800304 	movi	r2,12
    12b0:	10bfffcc 	andi	r2,r2,65535
    12b4:	1885c83a 	sub	r2,r3,r2
    12b8:	d0a00215 	stw	r2,-32760(gp)
}
    12bc:	0001883a 	nop
    12c0:	e037883a 	mov	sp,fp
    12c4:	df000017 	ldw	fp,0(sp)
    12c8:	dec00104 	addi	sp,sp,4
    12cc:	f800283a 	ret

000012d0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
    12d0:	defffc04 	addi	sp,sp,-16
    12d4:	df000315 	stw	fp,12(sp)
    12d8:	df000304 	addi	fp,sp,12
    12dc:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxIterator;
unsigned char *puc;

        /* Iterate through the list until a block is found that has a higher address
        than the block being inserted. */
        for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
    12e0:	d0a02304 	addi	r2,gp,-32628
    12e4:	e0bffd15 	stw	r2,-12(fp)
    12e8:	00000306 	br	12f8 <prvInsertBlockIntoFreeList+0x28>
    12ec:	e0bffd17 	ldw	r2,-12(fp)
    12f0:	10800017 	ldw	r2,0(r2)
    12f4:	e0bffd15 	stw	r2,-12(fp)
    12f8:	e0bffd17 	ldw	r2,-12(fp)
    12fc:	10c00017 	ldw	r3,0(r2)
    1300:	e0bfff17 	ldw	r2,-4(fp)
    1304:	18bff936 	bltu	r3,r2,12ec <__alt_data_end+0xf00012ec>
                /* Nothing to do here, just iterate to the right position. */
        }

        /* Do the block being inserted, and the block it is being inserted after
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxIterator;
    1308:	e0bffd17 	ldw	r2,-12(fp)
    130c:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
    1310:	e0bffd17 	ldw	r2,-12(fp)
    1314:	10800117 	ldw	r2,4(r2)
    1318:	e0fffe17 	ldw	r3,-8(fp)
    131c:	1887883a 	add	r3,r3,r2
    1320:	e0bfff17 	ldw	r2,-4(fp)
    1324:	1880091e 	bne	r3,r2,134c <prvInsertBlockIntoFreeList+0x7c>
        {
                pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
    1328:	e0bffd17 	ldw	r2,-12(fp)
    132c:	10c00117 	ldw	r3,4(r2)
    1330:	e0bfff17 	ldw	r2,-4(fp)
    1334:	10800117 	ldw	r2,4(r2)
    1338:	1887883a 	add	r3,r3,r2
    133c:	e0bffd17 	ldw	r2,-12(fp)
    1340:	10c00115 	stw	r3,4(r2)
                pxBlockToInsert = pxIterator;
    1344:	e0bffd17 	ldw	r2,-12(fp)
    1348:	e0bfff15 	stw	r2,-4(fp)
        }

        /* Do the block being inserted, and the block it is being inserted before
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxBlockToInsert;
    134c:	e0bfff17 	ldw	r2,-4(fp)
    1350:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
    1354:	e0bfff17 	ldw	r2,-4(fp)
    1358:	10800117 	ldw	r2,4(r2)
    135c:	e0fffe17 	ldw	r3,-8(fp)
    1360:	1887883a 	add	r3,r3,r2
    1364:	e0bffd17 	ldw	r2,-12(fp)
    1368:	10800017 	ldw	r2,0(r2)
    136c:	1880161e 	bne	r3,r2,13c8 <prvInsertBlockIntoFreeList+0xf8>
        {
                if( pxIterator->pxNextFreeBlock != pxEnd )
    1370:	e0bffd17 	ldw	r2,-12(fp)
    1374:	10c00017 	ldw	r3,0(r2)
    1378:	d0a02517 	ldw	r2,-32620(gp)
    137c:	18800e26 	beq	r3,r2,13b8 <prvInsertBlockIntoFreeList+0xe8>
                {
                        /* Form one big block from the two blocks. */
                        pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
    1380:	e0bfff17 	ldw	r2,-4(fp)
    1384:	10c00117 	ldw	r3,4(r2)
    1388:	e0bffd17 	ldw	r2,-12(fp)
    138c:	10800017 	ldw	r2,0(r2)
    1390:	10800117 	ldw	r2,4(r2)
    1394:	1887883a 	add	r3,r3,r2
    1398:	e0bfff17 	ldw	r2,-4(fp)
    139c:	10c00115 	stw	r3,4(r2)
                        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
    13a0:	e0bffd17 	ldw	r2,-12(fp)
    13a4:	10800017 	ldw	r2,0(r2)
    13a8:	10c00017 	ldw	r3,0(r2)
    13ac:	e0bfff17 	ldw	r2,-4(fp)
    13b0:	10c00015 	stw	r3,0(r2)
    13b4:	00000806 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
                else
                {
                        pxBlockToInsert->pxNextFreeBlock = pxEnd;
    13b8:	d0e02517 	ldw	r3,-32620(gp)
    13bc:	e0bfff17 	ldw	r2,-4(fp)
    13c0:	10c00015 	stw	r3,0(r2)
    13c4:	00000406 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
        }
        else
        {
                pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
    13c8:	e0bffd17 	ldw	r2,-12(fp)
    13cc:	10c00017 	ldw	r3,0(r2)
    13d0:	e0bfff17 	ldw	r2,-4(fp)
    13d4:	10c00015 	stw	r3,0(r2)

        /* If the block being inserted plugged a gab, so was merged with the block
        before and the block after, then it's pxNextFreeBlock pointer will have
        already been set, and should not be set here as that would make it point
        to itself. */
        if( pxIterator != pxBlockToInsert )
    13d8:	e0fffd17 	ldw	r3,-12(fp)
    13dc:	e0bfff17 	ldw	r2,-4(fp)
    13e0:	18800326 	beq	r3,r2,13f0 <prvInsertBlockIntoFreeList+0x120>
        {
                pxIterator->pxNextFreeBlock = pxBlockToInsert;
    13e4:	e0bffd17 	ldw	r2,-12(fp)
    13e8:	e0ffff17 	ldw	r3,-4(fp)
    13ec:	10c00015 	stw	r3,0(r2)
        }
}
    13f0:	0001883a 	nop
    13f4:	e037883a 	mov	sp,fp
    13f8:	df000017 	ldw	fp,0(sp)
    13fc:	dec00104 	addi	sp,sp,4
    1400:	f800283a 	ret

00001404 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    1404:	defffe04 	addi	sp,sp,-8
    1408:	df000115 	stw	fp,4(sp)
    140c:	df000104 	addi	fp,sp,4
    1410:	e13fff15 	stw	r4,-4(fp)
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1414:	e0bfff17 	ldw	r2,-4(fp)
    1418:	10c00204 	addi	r3,r2,8
    141c:	e0bfff17 	ldw	r2,-4(fp)
    1420:	10c00115 	stw	r3,4(r2)

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    1424:	e0bfff17 	ldw	r2,-4(fp)
    1428:	00ffffc4 	movi	r3,-1
    142c:	10c00215 	stw	r3,8(r2)

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1430:	e0bfff17 	ldw	r2,-4(fp)
    1434:	10c00204 	addi	r3,r2,8
    1438:	e0bfff17 	ldw	r2,-4(fp)
    143c:	10c00315 	stw	r3,12(r2)
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1440:	e0bfff17 	ldw	r2,-4(fp)
    1444:	10c00204 	addi	r3,r2,8
    1448:	e0bfff17 	ldw	r2,-4(fp)
    144c:	10c00415 	stw	r3,16(r2)

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    1450:	e0bfff17 	ldw	r2,-4(fp)
    1454:	10000015 	stw	zero,0(r2)

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    1458:	0001883a 	nop
    145c:	e037883a 	mov	sp,fp
    1460:	df000017 	ldw	fp,0(sp)
    1464:	dec00104 	addi	sp,sp,4
    1468:	f800283a 	ret

0000146c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    146c:	defffe04 	addi	sp,sp,-8
    1470:	df000115 	stw	fp,4(sp)
    1474:	df000104 	addi	fp,sp,4
    1478:	e13fff15 	stw	r4,-4(fp)
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    147c:	e0bfff17 	ldw	r2,-4(fp)
    1480:	10000415 	stw	zero,16(r2)

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    1484:	0001883a 	nop
    1488:	e037883a 	mov	sp,fp
    148c:	df000017 	ldw	fp,0(sp)
    1490:	dec00104 	addi	sp,sp,4
    1494:	f800283a 	ret

00001498 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1498:	defffc04 	addi	sp,sp,-16
    149c:	df000315 	stw	fp,12(sp)
    14a0:	df000304 	addi	fp,sp,12
    14a4:	e13ffe15 	stw	r4,-8(fp)
    14a8:	e17fff15 	stw	r5,-4(fp)
ListItem_t * const pxIndex = pxList->pxIndex;
    14ac:	e0bffe17 	ldw	r2,-8(fp)
    14b0:	10800117 	ldw	r2,4(r2)
    14b4:	e0bffd15 	stw	r2,-12(fp)
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    14b8:	e0bfff17 	ldw	r2,-4(fp)
    14bc:	e0fffd17 	ldw	r3,-12(fp)
    14c0:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    14c4:	e0bffd17 	ldw	r2,-12(fp)
    14c8:	10c00217 	ldw	r3,8(r2)
    14cc:	e0bfff17 	ldw	r2,-4(fp)
    14d0:	10c00215 	stw	r3,8(r2)
	pxIndex->pxPrevious->pxNext = pxNewListItem;
    14d4:	e0bffd17 	ldw	r2,-12(fp)
    14d8:	10800217 	ldw	r2,8(r2)
    14dc:	e0ffff17 	ldw	r3,-4(fp)
    14e0:	10c00115 	stw	r3,4(r2)
	pxIndex->pxPrevious = pxNewListItem;
    14e4:	e0bffd17 	ldw	r2,-12(fp)
    14e8:	e0ffff17 	ldw	r3,-4(fp)
    14ec:	10c00215 	stw	r3,8(r2)

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    14f0:	e0bfff17 	ldw	r2,-4(fp)
    14f4:	e0fffe17 	ldw	r3,-8(fp)
    14f8:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    14fc:	e0bffe17 	ldw	r2,-8(fp)
    1500:	10800017 	ldw	r2,0(r2)
    1504:	10c00044 	addi	r3,r2,1
    1508:	e0bffe17 	ldw	r2,-8(fp)
    150c:	10c00015 	stw	r3,0(r2)
}
    1510:	0001883a 	nop
    1514:	e037883a 	mov	sp,fp
    1518:	df000017 	ldw	fp,0(sp)
    151c:	dec00104 	addi	sp,sp,4
    1520:	f800283a 	ret

00001524 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1524:	defffb04 	addi	sp,sp,-20
    1528:	df000415 	stw	fp,16(sp)
    152c:	df000404 	addi	fp,sp,16
    1530:	e13ffe15 	stw	r4,-8(fp)
    1534:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    1538:	e0bfff17 	ldw	r2,-4(fp)
    153c:	10800017 	ldw	r2,0(r2)
    1540:	e0bffd15 	stw	r2,-12(fp)
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    1544:	e0bffd17 	ldw	r2,-12(fp)
    1548:	10bfffd8 	cmpnei	r2,r2,-1
    154c:	1000041e 	bne	r2,zero,1560 <vListInsert+0x3c>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    1550:	e0bffe17 	ldw	r2,-8(fp)
    1554:	10800417 	ldw	r2,16(r2)
    1558:	e0bffc15 	stw	r2,-16(fp)
    155c:	00000c06 	br	1590 <vListInsert+0x6c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1560:	e0bffe17 	ldw	r2,-8(fp)
    1564:	10800204 	addi	r2,r2,8
    1568:	e0bffc15 	stw	r2,-16(fp)
    156c:	00000306 	br	157c <vListInsert+0x58>
    1570:	e0bffc17 	ldw	r2,-16(fp)
    1574:	10800117 	ldw	r2,4(r2)
    1578:	e0bffc15 	stw	r2,-16(fp)
    157c:	e0bffc17 	ldw	r2,-16(fp)
    1580:	10800117 	ldw	r2,4(r2)
    1584:	10800017 	ldw	r2,0(r2)
    1588:	e0fffd17 	ldw	r3,-12(fp)
    158c:	18bff82e 	bgeu	r3,r2,1570 <__alt_data_end+0xf0001570>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    1590:	e0bffc17 	ldw	r2,-16(fp)
    1594:	10c00117 	ldw	r3,4(r2)
    1598:	e0bfff17 	ldw	r2,-4(fp)
    159c:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    15a0:	e0bfff17 	ldw	r2,-4(fp)
    15a4:	10800117 	ldw	r2,4(r2)
    15a8:	e0ffff17 	ldw	r3,-4(fp)
    15ac:	10c00215 	stw	r3,8(r2)
	pxNewListItem->pxPrevious = pxIterator;
    15b0:	e0bfff17 	ldw	r2,-4(fp)
    15b4:	e0fffc17 	ldw	r3,-16(fp)
    15b8:	10c00215 	stw	r3,8(r2)
	pxIterator->pxNext = pxNewListItem;
    15bc:	e0bffc17 	ldw	r2,-16(fp)
    15c0:	e0ffff17 	ldw	r3,-4(fp)
    15c4:	10c00115 	stw	r3,4(r2)

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    15c8:	e0bfff17 	ldw	r2,-4(fp)
    15cc:	e0fffe17 	ldw	r3,-8(fp)
    15d0:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    15d4:	e0bffe17 	ldw	r2,-8(fp)
    15d8:	10800017 	ldw	r2,0(r2)
    15dc:	10c00044 	addi	r3,r2,1
    15e0:	e0bffe17 	ldw	r2,-8(fp)
    15e4:	10c00015 	stw	r3,0(r2)
}
    15e8:	0001883a 	nop
    15ec:	e037883a 	mov	sp,fp
    15f0:	df000017 	ldw	fp,0(sp)
    15f4:	dec00104 	addi	sp,sp,4
    15f8:	f800283a 	ret

000015fc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    15fc:	defffd04 	addi	sp,sp,-12
    1600:	df000215 	stw	fp,8(sp)
    1604:	df000204 	addi	fp,sp,8
    1608:	e13fff15 	stw	r4,-4(fp)
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    160c:	e0bfff17 	ldw	r2,-4(fp)
    1610:	10800417 	ldw	r2,16(r2)
    1614:	e0bffe15 	stw	r2,-8(fp)

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    1618:	e0bfff17 	ldw	r2,-4(fp)
    161c:	10800117 	ldw	r2,4(r2)
    1620:	e0ffff17 	ldw	r3,-4(fp)
    1624:	18c00217 	ldw	r3,8(r3)
    1628:	10c00215 	stw	r3,8(r2)
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    162c:	e0bfff17 	ldw	r2,-4(fp)
    1630:	10800217 	ldw	r2,8(r2)
    1634:	e0ffff17 	ldw	r3,-4(fp)
    1638:	18c00117 	ldw	r3,4(r3)
    163c:	10c00115 	stw	r3,4(r2)

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    1640:	e0bffe17 	ldw	r2,-8(fp)
    1644:	10c00117 	ldw	r3,4(r2)
    1648:	e0bfff17 	ldw	r2,-4(fp)
    164c:	1880041e 	bne	r3,r2,1660 <uxListRemove+0x64>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    1650:	e0bfff17 	ldw	r2,-4(fp)
    1654:	10c00217 	ldw	r3,8(r2)
    1658:	e0bffe17 	ldw	r2,-8(fp)
    165c:	10c00115 	stw	r3,4(r2)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    1660:	e0bfff17 	ldw	r2,-4(fp)
    1664:	10000415 	stw	zero,16(r2)
	( pxList->uxNumberOfItems )--;
    1668:	e0bffe17 	ldw	r2,-8(fp)
    166c:	10800017 	ldw	r2,0(r2)
    1670:	10ffffc4 	addi	r3,r2,-1
    1674:	e0bffe17 	ldw	r2,-8(fp)
    1678:	10c00015 	stw	r3,0(r2)

	return pxList->uxNumberOfItems;
    167c:	e0bffe17 	ldw	r2,-8(fp)
    1680:	10800017 	ldw	r2,0(r2)
}
    1684:	e037883a 	mov	sp,fp
    1688:	df000017 	ldw	fp,0(sp)
    168c:	dec00104 	addi	sp,sp,4
    1690:	f800283a 	ret

00001694 <vApplicationStackOverflowHook>:
#define configTICK_RATE_HZ 1000
#define configCPU_CLOCK_HZ TIMER1MS_FREQ
#define SYS_CLK_IRQ TIMER1MS_IRQ
//stack overflow hook
void vApplicationStackOverflowHook(TaskHandle_t *pxTask, signed char *pcTaskName )
{
    1694:	defffc04 	addi	sp,sp,-16
    1698:	dfc00315 	stw	ra,12(sp)
    169c:	df000215 	stw	fp,8(sp)
    16a0:	df000204 	addi	fp,sp,8
    16a4:	e13ffe15 	stw	r4,-8(fp)
    16a8:	e17fff15 	stw	r5,-4(fp)
	printf("[free_rtos] Application stack overflow at task: %s\n", pcTaskName);
    16ac:	e17fff17 	ldw	r5,-4(fp)
    16b0:	01020034 	movhi	r4,2048
    16b4:	21000004 	addi	r4,r4,0
    16b8:	000958c0 	call	958c <printf>
}
    16bc:	0001883a 	nop
    16c0:	e037883a 	mov	sp,fp
    16c4:	dfc00117 	ldw	ra,4(sp)
    16c8:	df000017 	ldw	fp,0(sp)
    16cc:	dec00204 	addi	sp,sp,8
    16d0:	f800283a 	ret

000016d4 <prvReadGp>:
void vPortSysTickHandler( void * context, alt_u32 id );

/*-----------------------------------------------------------*/

static void prvReadGp( uint32_t *ulValue )
{
    16d4:	defffe04 	addi	sp,sp,-8
    16d8:	df000115 	stw	fp,4(sp)
    16dc:	df000104 	addi	fp,sp,4
    16e0:	e13fff15 	stw	r4,-4(fp)
	asm( "stw gp, (%0)" :: "r"(ulValue) );
    16e4:	e0bfff17 	ldw	r2,-4(fp)
    16e8:	16800015 	stw	gp,0(r2)
}
    16ec:	0001883a 	nop
    16f0:	e037883a 	mov	sp,fp
    16f4:	df000017 	ldw	fp,0(sp)
    16f8:	dec00104 	addi	sp,sp,4
    16fc:	f800283a 	ret

00001700 <pxPortInitialiseStack>:

/* 
 * See header file for description. 
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{    
    1700:	defff904 	addi	sp,sp,-28
    1704:	dfc00615 	stw	ra,24(sp)
    1708:	df000515 	stw	fp,20(sp)
    170c:	df000504 	addi	fp,sp,20
    1710:	e13ffd15 	stw	r4,-12(fp)
    1714:	e17ffe15 	stw	r5,-8(fp)
    1718:	e1bfff15 	stw	r6,-4(fp)
StackType_t *pxFramePointer = pxTopOfStack - 1;
    171c:	e0bffd17 	ldw	r2,-12(fp)
    1720:	10bfff04 	addi	r2,r2,-4
    1724:	e0bffb15 	stw	r2,-20(fp)
StackType_t xGlobalPointer;

    prvReadGp( &xGlobalPointer ); 
    1728:	e0bffc04 	addi	r2,fp,-16
    172c:	1009883a 	mov	r4,r2
    1730:	00016d40 	call	16d4 <prvReadGp>

    /* End of stack marker. */
    *pxTopOfStack = 0xdeadbeef;
    1734:	e0fffd17 	ldw	r3,-12(fp)
    1738:	00b7abb4 	movhi	r2,57006
    173c:	10afbbc4 	addi	r2,r2,-16657
    1740:	18800015 	stw	r2,0(r3)
    pxTopOfStack--;
    1744:	e0bffd17 	ldw	r2,-12(fp)
    1748:	10bfff04 	addi	r2,r2,-4
    174c:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pxFramePointer; 
    1750:	e0fffb17 	ldw	r3,-20(fp)
    1754:	e0bffd17 	ldw	r2,-12(fp)
    1758:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    175c:	e0bffd17 	ldw	r2,-12(fp)
    1760:	10bfff04 	addi	r2,r2,-4
    1764:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = xGlobalPointer; 
    1768:	e0fffc17 	ldw	r3,-16(fp)
    176c:	e0bffd17 	ldw	r2,-12(fp)
    1770:	10c00015 	stw	r3,0(r2)
    
    /* Space for R23 to R16. */
    pxTopOfStack -= 9;
    1774:	e0bffd17 	ldw	r2,-12(fp)
    1778:	10bff704 	addi	r2,r2,-36
    177c:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = ( StackType_t ) pxCode; 
    1780:	e0fffe17 	ldw	r3,-8(fp)
    1784:	e0bffd17 	ldw	r2,-12(fp)
    1788:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    178c:	e0bffd17 	ldw	r2,-12(fp)
    1790:	10bfff04 	addi	r2,r2,-4
    1794:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = portINITIAL_ESTATUS; 
    1798:	e0bffd17 	ldw	r2,-12(fp)
    179c:	00c00044 	movi	r3,1
    17a0:	10c00015 	stw	r3,0(r2)

    /* Space for R15 to R5. */    
    pxTopOfStack -= 12;
    17a4:	e0bffd17 	ldw	r2,-12(fp)
    17a8:	10bff404 	addi	r2,r2,-48
    17ac:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pvParameters; 
    17b0:	e0ffff17 	ldw	r3,-4(fp)
    17b4:	e0bffd17 	ldw	r2,-12(fp)
    17b8:	10c00015 	stw	r3,0(r2)

    /* Space for R3 to R1, muldiv and RA. */
    pxTopOfStack -= 5;
    17bc:	e0bffd17 	ldw	r2,-12(fp)
    17c0:	10bffb04 	addi	r2,r2,-20
    17c4:	e0bffd15 	stw	r2,-12(fp)
    
    return pxTopOfStack;
    17c8:	e0bffd17 	ldw	r2,-12(fp)
}
    17cc:	e037883a 	mov	sp,fp
    17d0:	dfc00117 	ldw	ra,4(sp)
    17d4:	df000017 	ldw	fp,0(sp)
    17d8:	dec00204 	addi	sp,sp,8
    17dc:	f800283a 	ret

000017e0 <xPortStartScheduler>:

/* 
 * See header file for description. 
 */
BaseType_t xPortStartScheduler( void )
{
    17e0:	defffe04 	addi	sp,sp,-8
    17e4:	dfc00115 	stw	ra,4(sp)
    17e8:	df000015 	stw	fp,0(sp)
    17ec:	d839883a 	mov	fp,sp
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
    17f0:	00018380 	call	1838 <prvSetupTimerInterrupt>
    17f4:	00800034 	movhi	r2,0
	
	/* Start the first task. */
    asm volatile (  " movia r2, restore_sp_from_pxCurrentTCB        \n"
    17f8:	10803104 	addi	r2,r2,196
    17fc:	1000683a 	jmp	r2
                    " jmp r2                                          " );

	/* Should not get here! */
	return 0;
    1800:	0005883a 	mov	r2,zero
}
    1804:	e037883a 	mov	sp,fp
    1808:	dfc00117 	ldw	ra,4(sp)
    180c:	df000017 	ldw	fp,0(sp)
    1810:	dec00204 	addi	sp,sp,8
    1814:	f800283a 	ret

00001818 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
    1818:	deffff04 	addi	sp,sp,-4
    181c:	df000015 	stw	fp,0(sp)
    1820:	d839883a 	mov	fp,sp
	/* It is unlikely that the NIOS2 port will require this function as there
	is nothing to return to.  */
}
    1824:	0001883a 	nop
    1828:	e037883a 	mov	sp,fp
    182c:	df000017 	ldw	fp,0(sp)
    1830:	dec00104 	addi	sp,sp,4
    1834:	f800283a 	ret

00001838 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
    1838:	defffe04 	addi	sp,sp,-8
    183c:	dfc00115 	stw	ra,4(sp)
    1840:	df000015 	stw	fp,0(sp)
    1844:	d839883a 	mov	fp,sp
	/* Try to register the interrupt handler. */
	if ( -EINVAL == alt_irq_register( SYS_CLK_IRQ, 0x0, vPortSysTickHandler ) )
    1848:	01800034 	movhi	r6,0
    184c:	31863504 	addi	r6,r6,6356
    1850:	000b883a 	mov	r5,zero
    1854:	0009883a 	mov	r4,zero
    1858:	00019200 	call	1920 <alt_irq_register>
    185c:	10bffa98 	cmpnei	r2,r2,-22
    1860:	1000021e 	bne	r2,zero,186c <prvSetupTimerInterrupt+0x34>
	{ 
		/* Failed to install the Interrupt Handler. */
		asm( "break" );
    1864:	003da03a 	break	0
    1868:	00001006 	br	18ac <prvSetupTimerInterrupt+0x74>
	}
	else
	{
		/* Configure SysTick to interrupt at the requested rate. */
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_STOP_MSK );
    186c:	00c00204 	movi	r3,8
    1870:	00800134 	movhi	r2,4
    1874:	108c1104 	addi	r2,r2,12356
    1878:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODL( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) & 0xFFFF );
    187c:	00e1a814 	movui	r3,34464
    1880:	00800134 	movhi	r2,4
    1884:	108c1204 	addi	r2,r2,12360
    1888:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODH( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) >> 16 );
    188c:	00c00044 	movi	r3,1
    1890:	00800134 	movhi	r2,4
    1894:	108c1304 	addi	r2,r2,12364
    1898:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_CONT_MSK | ALTERA_AVALON_TIMER_CONTROL_START_MSK | ALTERA_AVALON_TIMER_CONTROL_ITO_MSK );	
    189c:	00c001c4 	movi	r3,7
    18a0:	00800134 	movhi	r2,4
    18a4:	108c1104 	addi	r2,r2,12356
    18a8:	10c00035 	stwio	r3,0(r2)
	} 

	/* Clear any already pending interrupts generated by the Timer. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18ac:	00ffff84 	movi	r3,-2
    18b0:	00800134 	movhi	r2,4
    18b4:	108c1004 	addi	r2,r2,12352
    18b8:	10c00035 	stwio	r3,0(r2)
}
    18bc:	0001883a 	nop
    18c0:	e037883a 	mov	sp,fp
    18c4:	dfc00117 	ldw	ra,4(sp)
    18c8:	df000017 	ldw	fp,0(sp)
    18cc:	dec00204 	addi	sp,sp,8
    18d0:	f800283a 	ret

000018d4 <vPortSysTickHandler>:
/*-----------------------------------------------------------*/

void vPortSysTickHandler( void * context, alt_u32 id )
{
    18d4:	defffc04 	addi	sp,sp,-16
    18d8:	dfc00315 	stw	ra,12(sp)
    18dc:	df000215 	stw	fp,8(sp)
    18e0:	df000204 	addi	fp,sp,8
    18e4:	e13ffe15 	stw	r4,-8(fp)
    18e8:	e17fff15 	stw	r5,-4(fp)
	/* Increment the kernel tick. */
	if( xTaskIncrementTick() != pdFALSE )
    18ec:	00031500 	call	3150 <xTaskIncrementTick>
    18f0:	10000126 	beq	r2,zero,18f8 <vPortSysTickHandler+0x24>
	{
        vTaskSwitchContext();
    18f4:	00033140 	call	3314 <vTaskSwitchContext>
	}
		
	/* Clear the interrupt. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18f8:	00ffff84 	movi	r3,-2
    18fc:	00800134 	movhi	r2,4
    1900:	108c1004 	addi	r2,r2,12352
    1904:	10c00035 	stwio	r3,0(r2)
}
    1908:	0001883a 	nop
    190c:	e037883a 	mov	sp,fp
    1910:	dfc00117 	ldw	ra,4(sp)
    1914:	df000017 	ldw	fp,0(sp)
    1918:	dec00204 	addi	sp,sp,8
    191c:	f800283a 	ret

00001920 <alt_irq_register>:
 * when it is registered. Interrupts should only be enabled after the FreeRTOS.org
 * kernel has its scheduler started so that contexts are saved and switched 
 * correctly.
 */
int alt_irq_register( alt_u32 id, void* context, void (*handler)(void*, alt_u32) )
{
    1920:	defff104 	addi	sp,sp,-60
    1924:	df000e15 	stw	fp,56(sp)
    1928:	df000e04 	addi	fp,sp,56
    192c:	e13ffd15 	stw	r4,-12(fp)
    1930:	e17ffe15 	stw	r5,-8(fp)
    1934:	e1bfff15 	stw	r6,-4(fp)
	int rc = -EINVAL;  
    1938:	00bffa84 	movi	r2,-22
    193c:	e0bff215 	stw	r2,-56(fp)
	alt_irq_context status;

	if (id < ALT_NIRQ)
    1940:	e0bffd17 	ldw	r2,-12(fp)
    1944:	10800828 	cmpgeui	r2,r2,32
    1948:	10004c1e 	bne	r2,zero,1a7c <alt_irq_register+0x15c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    194c:	0005303a 	rdctl	r2,status
    1950:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1954:	e0fff617 	ldw	r3,-40(fp)
    1958:	00bfff84 	movi	r2,-2
    195c:	1884703a 	and	r2,r3,r2
    1960:	1001703a 	wrctl	status,r2
  
  return context;
    1964:	e0bff617 	ldw	r2,-40(fp)
		 * interrupts are disabled while the handler tables are updated to ensure
		 * that an interrupt doesn't occur while the tables are in an inconsistent
		 * state.
		 */
	
		status = alt_irq_disable_all ();
    1968:	e0bff415 	stw	r2,-48(fp)
	
		alt_irq[id].handler = handler;
    196c:	00820234 	movhi	r2,2056
    1970:	10be7804 	addi	r2,r2,-1568
    1974:	e0fffd17 	ldw	r3,-12(fp)
    1978:	180690fa 	slli	r3,r3,3
    197c:	10c5883a 	add	r2,r2,r3
    1980:	e0ffff17 	ldw	r3,-4(fp)
    1984:	10c00015 	stw	r3,0(r2)
		alt_irq[id].context = context;
    1988:	00820234 	movhi	r2,2056
    198c:	10be7804 	addi	r2,r2,-1568
    1990:	e0fffd17 	ldw	r3,-12(fp)
    1994:	180690fa 	slli	r3,r3,3
    1998:	10c5883a 	add	r2,r2,r3
    199c:	10800104 	addi	r2,r2,4
    19a0:	e0fffe17 	ldw	r3,-8(fp)
    19a4:	10c00015 	stw	r3,0(r2)
	
		rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
    19a8:	e0bfff17 	ldw	r2,-4(fp)
    19ac:	10001926 	beq	r2,zero,1a14 <alt_irq_register+0xf4>
    19b0:	e0bffd17 	ldw	r2,-12(fp)
    19b4:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    19b8:	0005303a 	rdctl	r2,status
    19bc:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    19c0:	e0fff717 	ldw	r3,-36(fp)
    19c4:	00bfff84 	movi	r2,-2
    19c8:	1884703a 	and	r2,r3,r2
    19cc:	1001703a 	wrctl	status,r2
  
  return context;
    19d0:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    19d4:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
    19d8:	00c00044 	movi	r3,1
    19dc:	e0bff317 	ldw	r2,-52(fp)
    19e0:	1884983a 	sll	r2,r3,r2
    19e4:	1007883a 	mov	r3,r2
    19e8:	d0a04917 	ldw	r2,-32476(gp)
    19ec:	1884b03a 	or	r2,r3,r2
    19f0:	d0a04915 	stw	r2,-32476(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    19f4:	d0a04917 	ldw	r2,-32476(gp)
    19f8:	100170fa 	wrctl	ienable,r2
    19fc:	e0bff817 	ldw	r2,-32(fp)
    1a00:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a04:	e0bff917 	ldw	r2,-28(fp)
    1a08:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a0c:	0005883a 	mov	r2,zero
    1a10:	00001906 	br	1a78 <alt_irq_register+0x158>
    1a14:	e0bffd17 	ldw	r2,-12(fp)
    1a18:	e0bff515 	stw	r2,-44(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1a1c:	0005303a 	rdctl	r2,status
    1a20:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1a24:	e0fffa17 	ldw	r3,-24(fp)
    1a28:	00bfff84 	movi	r2,-2
    1a2c:	1884703a 	and	r2,r3,r2
    1a30:	1001703a 	wrctl	status,r2
  
  return context;
    1a34:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    1a38:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
    1a3c:	00c00044 	movi	r3,1
    1a40:	e0bff517 	ldw	r2,-44(fp)
    1a44:	1884983a 	sll	r2,r3,r2
    1a48:	0084303a 	nor	r2,zero,r2
    1a4c:	1007883a 	mov	r3,r2
    1a50:	d0a04917 	ldw	r2,-32476(gp)
    1a54:	1884703a 	and	r2,r3,r2
    1a58:	d0a04915 	stw	r2,-32476(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    1a5c:	d0a04917 	ldw	r2,-32476(gp)
    1a60:	100170fa 	wrctl	ienable,r2
    1a64:	e0bffb17 	ldw	r2,-20(fp)
    1a68:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a6c:	e0bffc17 	ldw	r2,-16(fp)
    1a70:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a74:	0005883a 	mov	r2,zero
    1a78:	e0bff215 	stw	r2,-56(fp)
	
		/* alt_irq_enable_all(status); This line is removed to prevent the interrupt from being immediately enabled. */
	}
    
	return rc; 
    1a7c:	e0bff217 	ldw	r2,-56(fp)
}
    1a80:	e037883a 	mov	sp,fp
    1a84:	df000017 	ldw	fp,0(sp)
    1a88:	dec00104 	addi	sp,sp,4
    1a8c:	f800283a 	ret

00001a90 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    1a90:	defffb04 	addi	sp,sp,-20
    1a94:	dfc00415 	stw	ra,16(sp)
    1a98:	df000315 	stw	fp,12(sp)
    1a9c:	df000304 	addi	fp,sp,12
    1aa0:	e13ffe15 	stw	r4,-8(fp)
    1aa4:	e17fff15 	stw	r5,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1aa8:	e0bffe17 	ldw	r2,-8(fp)
    1aac:	e0bffd15 	stw	r2,-12(fp)

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    1ab0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    1ab4:	e0bffd17 	ldw	r2,-12(fp)
    1ab8:	10c00017 	ldw	r3,0(r2)
    1abc:	e0bffd17 	ldw	r2,-12(fp)
    1ac0:	11000f17 	ldw	r4,60(r2)
    1ac4:	e0bffd17 	ldw	r2,-12(fp)
    1ac8:	10801017 	ldw	r2,64(r2)
    1acc:	2085383a 	mul	r2,r4,r2
    1ad0:	1887883a 	add	r3,r3,r2
    1ad4:	e0bffd17 	ldw	r2,-12(fp)
    1ad8:	10c00115 	stw	r3,4(r2)
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1adc:	e0bffd17 	ldw	r2,-12(fp)
    1ae0:	10000e15 	stw	zero,56(r2)
		pxQueue->pcWriteTo = pxQueue->pcHead;
    1ae4:	e0bffd17 	ldw	r2,-12(fp)
    1ae8:	10c00017 	ldw	r3,0(r2)
    1aec:	e0bffd17 	ldw	r2,-12(fp)
    1af0:	10c00215 	stw	r3,8(r2)
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    1af4:	e0bffd17 	ldw	r2,-12(fp)
    1af8:	10c00017 	ldw	r3,0(r2)
    1afc:	e0bffd17 	ldw	r2,-12(fp)
    1b00:	10800f17 	ldw	r2,60(r2)
    1b04:	113fffc4 	addi	r4,r2,-1
    1b08:	e0bffd17 	ldw	r2,-12(fp)
    1b0c:	10801017 	ldw	r2,64(r2)
    1b10:	2085383a 	mul	r2,r4,r2
    1b14:	1887883a 	add	r3,r3,r2
    1b18:	e0bffd17 	ldw	r2,-12(fp)
    1b1c:	10c00315 	stw	r3,12(r2)
		pxQueue->xRxLock = queueUNLOCKED;
    1b20:	e0bffd17 	ldw	r2,-12(fp)
    1b24:	00ffffc4 	movi	r3,-1
    1b28:	10c01115 	stw	r3,68(r2)
		pxQueue->xTxLock = queueUNLOCKED;
    1b2c:	e0bffd17 	ldw	r2,-12(fp)
    1b30:	00ffffc4 	movi	r3,-1
    1b34:	10c01215 	stw	r3,72(r2)

		if( xNewQueue == pdFALSE )
    1b38:	e0bfff17 	ldw	r2,-4(fp)
    1b3c:	10000b1e 	bne	r2,zero,1b6c <xQueueGenericReset+0xdc>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    1b40:	e0bffd17 	ldw	r2,-12(fp)
    1b44:	10800417 	ldw	r2,16(r2)
    1b48:	10001026 	beq	r2,zero,1b8c <xQueueGenericReset+0xfc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    1b4c:	e0bffd17 	ldw	r2,-12(fp)
    1b50:	10800404 	addi	r2,r2,16
    1b54:	1009883a 	mov	r4,r2
    1b58:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    1b5c:	10800058 	cmpnei	r2,r2,1
    1b60:	10000a1e 	bne	r2,zero,1b8c <xQueueGenericReset+0xfc>
				{
					queueYIELD_IF_USING_PREEMPTION();
    1b64:	003b683a 	trap	0
    1b68:	00000806 	br	1b8c <xQueueGenericReset+0xfc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    1b6c:	e0bffd17 	ldw	r2,-12(fp)
    1b70:	10800404 	addi	r2,r2,16
    1b74:	1009883a 	mov	r4,r2
    1b78:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    1b7c:	e0bffd17 	ldw	r2,-12(fp)
    1b80:	10800904 	addi	r2,r2,36
    1b84:	1009883a 	mov	r4,r2
    1b88:	00014040 	call	1404 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
    1b8c:	00040fc0 	call	40fc <vTaskExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    1b90:	00800044 	movi	r2,1
}
    1b94:	e037883a 	mov	sp,fp
    1b98:	dfc00117 	ldw	ra,4(sp)
    1b9c:	df000017 	ldw	fp,0(sp)
    1ba0:	dec00204 	addi	sp,sp,8
    1ba4:	f800283a 	ret

00001ba8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
    1ba8:	defff704 	addi	sp,sp,-36
    1bac:	dfc00815 	stw	ra,32(sp)
    1bb0:	df000715 	stw	fp,28(sp)
    1bb4:	df000704 	addi	fp,sp,28
    1bb8:	e13ffd15 	stw	r4,-12(fp)
    1bbc:	e17ffe15 	stw	r5,-8(fp)
    1bc0:	3005883a 	mov	r2,r6
    1bc4:	e0bfff05 	stb	r2,-4(fp)
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
    1bc8:	e03ffa15 	stw	zero,-24(fp)
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

	if( uxItemSize == ( UBaseType_t ) 0 )
    1bcc:	e0bffe17 	ldw	r2,-8(fp)
    1bd0:	1000021e 	bne	r2,zero,1bdc <xQueueGenericCreate+0x34>
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
    1bd4:	e03ff915 	stw	zero,-28(fp)
    1bd8:	00000506 	br	1bf0 <xQueueGenericCreate+0x48>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    1bdc:	e0fffd17 	ldw	r3,-12(fp)
    1be0:	e0bffe17 	ldw	r2,-8(fp)
    1be4:	1885383a 	mul	r2,r3,r2
    1be8:	10800044 	addi	r2,r2,1
    1bec:	e0bff915 	stw	r2,-28(fp)
	}

	/* Allocate the new queue structure and storage area. */
	pcAllocatedBuffer = ( int8_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    1bf0:	e0bff917 	ldw	r2,-28(fp)
    1bf4:	10801304 	addi	r2,r2,76
    1bf8:	1009883a 	mov	r4,r2
    1bfc:	0000fd00 	call	fd0 <pvPortMalloc>
    1c00:	e0bffb15 	stw	r2,-20(fp)

	if( pcAllocatedBuffer != NULL )
    1c04:	e0bffb17 	ldw	r2,-20(fp)
    1c08:	10001726 	beq	r2,zero,1c68 <xQueueGenericCreate+0xc0>
	{
		pxNewQueue = ( Queue_t * ) pcAllocatedBuffer; /*lint !e826 MISRA The buffer cannot be to small because it was dimensioned by sizeof( Queue_t ) + xQueueSizeInBytes. */
    1c0c:	e0bffb17 	ldw	r2,-20(fp)
    1c10:	e0bffc15 	stw	r2,-16(fp)

		if( uxItemSize == ( UBaseType_t ) 0 )
    1c14:	e0bffe17 	ldw	r2,-8(fp)
    1c18:	1000041e 	bne	r2,zero,1c2c <xQueueGenericCreate+0x84>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    1c1c:	e0bffc17 	ldw	r2,-16(fp)
    1c20:	e0fffc17 	ldw	r3,-16(fp)
    1c24:	10c00015 	stw	r3,0(r2)
    1c28:	00000406 	br	1c3c <xQueueGenericCreate+0x94>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area - adding the padding bytes to get a better alignment. */
			pxNewQueue->pcHead = pcAllocatedBuffer + sizeof( Queue_t );
    1c2c:	e0bffb17 	ldw	r2,-20(fp)
    1c30:	10c01304 	addi	r3,r2,76
    1c34:	e0bffc17 	ldw	r2,-16(fp)
    1c38:	10c00015 	stw	r3,0(r2)
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
    1c3c:	e0bffc17 	ldw	r2,-16(fp)
    1c40:	e0fffd17 	ldw	r3,-12(fp)
    1c44:	10c00f15 	stw	r3,60(r2)
		pxNewQueue->uxItemSize = uxItemSize;
    1c48:	e0bffc17 	ldw	r2,-16(fp)
    1c4c:	e0fffe17 	ldw	r3,-8(fp)
    1c50:	10c01015 	stw	r3,64(r2)
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    1c54:	01400044 	movi	r5,1
    1c58:	e13ffc17 	ldw	r4,-16(fp)
    1c5c:	0001a900 	call	1a90 <xQueueGenericReset>
			pxNewQueue->pxQueueSetContainer = NULL;
		}
		#endif /* configUSE_QUEUE_SETS */

		traceQUEUE_CREATE( pxNewQueue );
		xReturn = pxNewQueue;
    1c60:	e0bffc17 	ldw	r2,-16(fp)
    1c64:	e0bffa15 	stw	r2,-24(fp)
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );

	return xReturn;
    1c68:	e0bffa17 	ldw	r2,-24(fp)
}
    1c6c:	e037883a 	mov	sp,fp
    1c70:	dfc00117 	ldw	ra,4(sp)
    1c74:	df000017 	ldw	fp,0(sp)
    1c78:	dec00204 	addi	sp,sp,8
    1c7c:	f800283a 	ret

00001c80 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    1c80:	defffc04 	addi	sp,sp,-16
    1c84:	dfc00315 	stw	ra,12(sp)
    1c88:	df000215 	stw	fp,8(sp)
    1c8c:	df000204 	addi	fp,sp,8
    1c90:	2005883a 	mov	r2,r4
    1c94:	e0bfff05 	stb	r2,-4(fp)
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
    1c98:	01001304 	movi	r4,76
    1c9c:	0000fd00 	call	fd0 <pvPortMalloc>
    1ca0:	e0bffe15 	stw	r2,-8(fp)
		if( pxNewQueue != NULL )
    1ca4:	e0bffe17 	ldw	r2,-8(fp)
    1ca8:	10002226 	beq	r2,zero,1d34 <xQueueCreateMutex+0xb4>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    1cac:	e0bffe17 	ldw	r2,-8(fp)
    1cb0:	10000115 	stw	zero,4(r2)
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    1cb4:	e0bffe17 	ldw	r2,-8(fp)
    1cb8:	10000015 	stw	zero,0(r2)

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
    1cbc:	e0bffe17 	ldw	r2,-8(fp)
    1cc0:	10000215 	stw	zero,8(r2)
			pxNewQueue->u.pcReadFrom = NULL;
    1cc4:	e0bffe17 	ldw	r2,-8(fp)
    1cc8:	10000315 	stw	zero,12(r2)

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1ccc:	e0bffe17 	ldw	r2,-8(fp)
    1cd0:	10000e15 	stw	zero,56(r2)
			pxNewQueue->uxLength = ( UBaseType_t ) 1U;
    1cd4:	e0bffe17 	ldw	r2,-8(fp)
    1cd8:	00c00044 	movi	r3,1
    1cdc:	10c00f15 	stw	r3,60(r2)
			pxNewQueue->uxItemSize = ( UBaseType_t ) 0U;
    1ce0:	e0bffe17 	ldw	r2,-8(fp)
    1ce4:	10001015 	stw	zero,64(r2)
			pxNewQueue->xRxLock = queueUNLOCKED;
    1ce8:	e0bffe17 	ldw	r2,-8(fp)
    1cec:	00ffffc4 	movi	r3,-1
    1cf0:	10c01115 	stw	r3,68(r2)
			pxNewQueue->xTxLock = queueUNLOCKED;
    1cf4:	e0bffe17 	ldw	r2,-8(fp)
    1cf8:	00ffffc4 	movi	r3,-1
    1cfc:	10c01215 	stw	r3,72(r2)
				pxNewQueue->pxQueueSetContainer = NULL;
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    1d00:	e0bffe17 	ldw	r2,-8(fp)
    1d04:	10800404 	addi	r2,r2,16
    1d08:	1009883a 	mov	r4,r2
    1d0c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
    1d10:	e0bffe17 	ldw	r2,-8(fp)
    1d14:	10800904 	addi	r2,r2,36
    1d18:	1009883a 	mov	r4,r2
    1d1c:	00014040 	call	1404 <vListInitialise>

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    1d20:	000f883a 	mov	r7,zero
    1d24:	000d883a 	mov	r6,zero
    1d28:	000b883a 	mov	r5,zero
    1d2c:	e13ffe17 	ldw	r4,-8(fp)
    1d30:	0001edc0 	call	1edc <xQueueGenericSend>
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
		return pxNewQueue;
    1d34:	e0bffe17 	ldw	r2,-8(fp)
	}
    1d38:	e037883a 	mov	sp,fp
    1d3c:	dfc00117 	ldw	ra,4(sp)
    1d40:	df000017 	ldw	fp,0(sp)
    1d44:	dec00204 	addi	sp,sp,8
    1d48:	f800283a 	ret

00001d4c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
    1d4c:	defffa04 	addi	sp,sp,-24
    1d50:	dfc00515 	stw	ra,20(sp)
    1d54:	df000415 	stw	fp,16(sp)
    1d58:	dc000315 	stw	r16,12(sp)
    1d5c:	df000404 	addi	fp,sp,16
    1d60:	e13ffe15 	stw	r4,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1d64:	e0bffe17 	ldw	r2,-8(fp)
    1d68:	e0bffd15 	stw	r2,-12(fp)
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
    1d6c:	e0bffd17 	ldw	r2,-12(fp)
    1d70:	14000117 	ldw	r16,4(r2)
    1d74:	0003e100 	call	3e10 <xTaskGetCurrentTaskHandle>
    1d78:	8080101e 	bne	r16,r2,1dbc <xQueueGiveMutexRecursive+0x70>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
    1d7c:	e0bffd17 	ldw	r2,-12(fp)
    1d80:	10800317 	ldw	r2,12(r2)
    1d84:	10ffffc4 	addi	r3,r2,-1
    1d88:	e0bffd17 	ldw	r2,-12(fp)
    1d8c:	10c00315 	stw	r3,12(r2)

			/* Have we unwound the call count? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
    1d90:	e0bffd17 	ldw	r2,-12(fp)
    1d94:	10800317 	ldw	r2,12(r2)
    1d98:	1000051e 	bne	r2,zero,1db0 <xQueueGiveMutexRecursive+0x64>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
    1d9c:	000f883a 	mov	r7,zero
    1da0:	000d883a 	mov	r6,zero
    1da4:	000b883a 	mov	r5,zero
    1da8:	e13ffd17 	ldw	r4,-12(fp)
    1dac:	0001edc0 	call	1edc <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
    1db0:	00800044 	movi	r2,1
    1db4:	e0bffc15 	stw	r2,-16(fp)
    1db8:	00000106 	br	1dc0 <xQueueGiveMutexRecursive+0x74>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
    1dbc:	e03ffc15 	stw	zero,-16(fp)

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
    1dc0:	e0bffc17 	ldw	r2,-16(fp)
	}
    1dc4:	e6ffff04 	addi	sp,fp,-4
    1dc8:	dfc00217 	ldw	ra,8(sp)
    1dcc:	df000117 	ldw	fp,4(sp)
    1dd0:	dc000017 	ldw	r16,0(sp)
    1dd4:	dec00304 	addi	sp,sp,12
    1dd8:	f800283a 	ret

00001ddc <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
    1ddc:	defff904 	addi	sp,sp,-28
    1de0:	dfc00615 	stw	ra,24(sp)
    1de4:	df000515 	stw	fp,20(sp)
    1de8:	dc000415 	stw	r16,16(sp)
    1dec:	df000504 	addi	fp,sp,20
    1df0:	e13ffd15 	stw	r4,-12(fp)
    1df4:	e17ffe15 	stw	r5,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1df8:	e0bffd17 	ldw	r2,-12(fp)
    1dfc:	e0bffc15 	stw	r2,-16(fp)
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    1e00:	e0bffc17 	ldw	r2,-16(fp)
    1e04:	14000117 	ldw	r16,4(r2)
    1e08:	0003e100 	call	3e10 <xTaskGetCurrentTaskHandle>
    1e0c:	8080081e 	bne	r16,r2,1e30 <xQueueTakeMutexRecursive+0x54>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
    1e10:	e0bffc17 	ldw	r2,-16(fp)
    1e14:	10800317 	ldw	r2,12(r2)
    1e18:	10c00044 	addi	r3,r2,1
    1e1c:	e0bffc17 	ldw	r2,-16(fp)
    1e20:	10c00315 	stw	r3,12(r2)
			xReturn = pdPASS;
    1e24:	00800044 	movi	r2,1
    1e28:	e0bffb15 	stw	r2,-20(fp)
    1e2c:	00000e06 	br	1e68 <xQueueTakeMutexRecursive+0x8c>
		}
		else
		{
			xReturn = xQueueGenericReceive( pxMutex, NULL, xTicksToWait, pdFALSE );
    1e30:	000f883a 	mov	r7,zero
    1e34:	e1bffe17 	ldw	r6,-8(fp)
    1e38:	000b883a 	mov	r5,zero
    1e3c:	e13ffc17 	ldw	r4,-16(fp)
    1e40:	000222c0 	call	222c <xQueueGenericReceive>
    1e44:	e0bffb15 	stw	r2,-20(fp)

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn == pdPASS )
    1e48:	e0bffb17 	ldw	r2,-20(fp)
    1e4c:	10800058 	cmpnei	r2,r2,1
    1e50:	1000051e 	bne	r2,zero,1e68 <xQueueTakeMutexRecursive+0x8c>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
    1e54:	e0bffc17 	ldw	r2,-16(fp)
    1e58:	10800317 	ldw	r2,12(r2)
    1e5c:	10c00044 	addi	r3,r2,1
    1e60:	e0bffc17 	ldw	r2,-16(fp)
    1e64:	10c00315 	stw	r3,12(r2)
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
    1e68:	e0bffb17 	ldw	r2,-20(fp)
	}
    1e6c:	e6ffff04 	addi	sp,fp,-4
    1e70:	dfc00217 	ldw	ra,8(sp)
    1e74:	df000117 	ldw	fp,4(sp)
    1e78:	dc000017 	ldw	r16,0(sp)
    1e7c:	dec00304 	addi	sp,sp,12
    1e80:	f800283a 	ret

00001e84 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if ( configUSE_COUNTING_SEMAPHORES == 1 )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
    1e84:	defffb04 	addi	sp,sp,-20
    1e88:	dfc00415 	stw	ra,16(sp)
    1e8c:	df000315 	stw	fp,12(sp)
    1e90:	df000304 	addi	fp,sp,12
    1e94:	e13ffe15 	stw	r4,-8(fp)
    1e98:	e17fff15 	stw	r5,-4(fp)
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
		configASSERT( uxInitialCount <= uxMaxCount );

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
    1e9c:	01800084 	movi	r6,2
    1ea0:	000b883a 	mov	r5,zero
    1ea4:	e13ffe17 	ldw	r4,-8(fp)
    1ea8:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    1eac:	e0bffd15 	stw	r2,-12(fp)

		if( xHandle != NULL )
    1eb0:	e0bffd17 	ldw	r2,-12(fp)
    1eb4:	10000326 	beq	r2,zero,1ec4 <xQueueCreateCountingSemaphore+0x40>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
    1eb8:	e0bffd17 	ldw	r2,-12(fp)
    1ebc:	e0ffff17 	ldw	r3,-4(fp)
    1ec0:	10c00e15 	stw	r3,56(r2)
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( xHandle );
		return xHandle;
    1ec4:	e0bffd17 	ldw	r2,-12(fp)
	}
    1ec8:	e037883a 	mov	sp,fp
    1ecc:	dfc00117 	ldw	ra,4(sp)
    1ed0:	df000017 	ldw	fp,0(sp)
    1ed4:	dec00204 	addi	sp,sp,8
    1ed8:	f800283a 	ret

00001edc <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    1edc:	defff504 	addi	sp,sp,-44
    1ee0:	dfc00a15 	stw	ra,40(sp)
    1ee4:	df000915 	stw	fp,36(sp)
    1ee8:	df000904 	addi	fp,sp,36
    1eec:	e13ffc15 	stw	r4,-16(fp)
    1ef0:	e17ffd15 	stw	r5,-12(fp)
    1ef4:	e1bffe15 	stw	r6,-8(fp)
    1ef8:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    1efc:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1f00:	e0bffc17 	ldw	r2,-16(fp)
    1f04:	e0bff815 	stw	r2,-32(fp)
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    1f08:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    1f0c:	e0bff817 	ldw	r2,-32(fp)
    1f10:	10c00e17 	ldw	r3,56(r2)
    1f14:	e0bff817 	ldw	r2,-32(fp)
    1f18:	10800f17 	ldw	r2,60(r2)
    1f1c:	18800336 	bltu	r3,r2,1f2c <xQueueGenericSend+0x50>
    1f20:	e0bfff17 	ldw	r2,-4(fp)
    1f24:	10800098 	cmpnei	r2,r2,2
    1f28:	1000161e 	bne	r2,zero,1f84 <xQueueGenericSend+0xa8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    1f2c:	e1bfff17 	ldw	r6,-4(fp)
    1f30:	e17ffd17 	ldw	r5,-12(fp)
    1f34:	e13ff817 	ldw	r4,-32(fp)
    1f38:	00026900 	call	2690 <prvCopyDataToQueue>
    1f3c:	e0bff915 	stw	r2,-28(fp)
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    1f40:	e0bff817 	ldw	r2,-32(fp)
    1f44:	10800917 	ldw	r2,36(r2)
    1f48:	10000826 	beq	r2,zero,1f6c <xQueueGenericSend+0x90>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
    1f4c:	e0bff817 	ldw	r2,-32(fp)
    1f50:	10800904 	addi	r2,r2,36
    1f54:	1009883a 	mov	r4,r2
    1f58:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    1f5c:	10800058 	cmpnei	r2,r2,1
    1f60:	1000051e 	bne	r2,zero,1f78 <xQueueGenericSend+0x9c>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    1f64:	003b683a 	trap	0
    1f68:	00000306 	br	1f78 <xQueueGenericSend+0x9c>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    1f6c:	e0bff917 	ldw	r2,-28(fp)
    1f70:	10000126 	beq	r2,zero,1f78 <xQueueGenericSend+0x9c>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    1f74:	003b683a 	trap	0
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    1f78:	00040fc0 	call	40fc <vTaskExitCritical>
				return pdPASS;
    1f7c:	00800044 	movi	r2,1
    1f80:	00003906 	br	2068 <xQueueGenericSend+0x18c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    1f84:	e0bffe17 	ldw	r2,-8(fp)
    1f88:	1000031e 	bne	r2,zero,1f98 <xQueueGenericSend+0xbc>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    1f8c:	00040fc0 	call	40fc <vTaskExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    1f90:	0005883a 	mov	r2,zero
    1f94:	00003406 	br	2068 <xQueueGenericSend+0x18c>
				}
				else if( xEntryTimeSet == pdFALSE )
    1f98:	e0bff717 	ldw	r2,-36(fp)
    1f9c:	1000051e 	bne	r2,zero,1fb4 <xQueueGenericSend+0xd8>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    1fa0:	e0bffa04 	addi	r2,fp,-24
    1fa4:	1009883a 	mov	r4,r2
    1fa8:	000376c0 	call	376c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    1fac:	00800044 	movi	r2,1
    1fb0:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    1fb4:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    1fb8:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    1fbc:	00040a80 	call	40a8 <vTaskEnterCritical>
    1fc0:	e0bff817 	ldw	r2,-32(fp)
    1fc4:	10801117 	ldw	r2,68(r2)
    1fc8:	10bfffd8 	cmpnei	r2,r2,-1
    1fcc:	1000021e 	bne	r2,zero,1fd8 <xQueueGenericSend+0xfc>
    1fd0:	e0bff817 	ldw	r2,-32(fp)
    1fd4:	10001115 	stw	zero,68(r2)
    1fd8:	e0bff817 	ldw	r2,-32(fp)
    1fdc:	10801217 	ldw	r2,72(r2)
    1fe0:	10bfffd8 	cmpnei	r2,r2,-1
    1fe4:	1000021e 	bne	r2,zero,1ff0 <xQueueGenericSend+0x114>
    1fe8:	e0bff817 	ldw	r2,-32(fp)
    1fec:	10001215 	stw	zero,72(r2)
    1ff0:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    1ff4:	e0fffe04 	addi	r3,fp,-8
    1ff8:	e0bffa04 	addi	r2,fp,-24
    1ffc:	180b883a 	mov	r5,r3
    2000:	1009883a 	mov	r4,r2
    2004:	00037a80 	call	37a8 <xTaskCheckForTimeOut>
    2008:	1000131e 	bne	r2,zero,2058 <xQueueGenericSend+0x17c>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    200c:	e13ff817 	ldw	r4,-32(fp)
    2010:	0002a400 	call	2a40 <prvIsQueueFull>
    2014:	10000c26 	beq	r2,zero,2048 <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    2018:	e0bff817 	ldw	r2,-32(fp)
    201c:	10800404 	addi	r2,r2,16
    2020:	e0fffe17 	ldw	r3,-8(fp)
    2024:	180b883a 	mov	r5,r3
    2028:	1009883a 	mov	r4,r2
    202c:	00034480 	call	3448 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    2030:	e13ff817 	ldw	r4,-32(fp)
    2034:	00028bc0 	call	28bc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    2038:	0002f980 	call	2f98 <xTaskResumeAll>
    203c:	103fb21e 	bne	r2,zero,1f08 <__alt_data_end+0xf0001f08>
				{
					portYIELD_WITHIN_API();
    2040:	003b683a 	trap	0
    2044:	003fb006 	br	1f08 <__alt_data_end+0xf0001f08>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2048:	e13ff817 	ldw	r4,-32(fp)
    204c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2050:	0002f980 	call	2f98 <xTaskResumeAll>
    2054:	003fac06 	br	1f08 <__alt_data_end+0xf0001f08>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    2058:	e13ff817 	ldw	r4,-32(fp)
    205c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2060:	0002f980 	call	2f98 <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    2064:	0005883a 	mov	r2,zero
		}
	}
}
    2068:	e037883a 	mov	sp,fp
    206c:	dfc00117 	ldw	ra,4(sp)
    2070:	df000017 	ldw	fp,0(sp)
    2074:	dec00204 	addi	sp,sp,8
    2078:	f800283a 	ret

0000207c <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    207c:	defff704 	addi	sp,sp,-36
    2080:	dfc00815 	stw	ra,32(sp)
    2084:	df000715 	stw	fp,28(sp)
    2088:	df000704 	addi	fp,sp,28
    208c:	e13ffc15 	stw	r4,-16(fp)
    2090:	e17ffd15 	stw	r5,-12(fp)
    2094:	e1bffe15 	stw	r6,-8(fp)
    2098:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    209c:	e0bffc17 	ldw	r2,-16(fp)
    20a0:	e0bffa15 	stw	r2,-24(fp)
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    20a4:	e03ffb15 	stw	zero,-20(fp)
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    20a8:	e0bffa17 	ldw	r2,-24(fp)
    20ac:	10c00e17 	ldw	r3,56(r2)
    20b0:	e0bffa17 	ldw	r2,-24(fp)
    20b4:	10800f17 	ldw	r2,60(r2)
    20b8:	18800336 	bltu	r3,r2,20c8 <xQueueGenericSendFromISR+0x4c>
    20bc:	e0bfff17 	ldw	r2,-4(fp)
    20c0:	10800098 	cmpnei	r2,r2,2
    20c4:	10001e1e 	bne	r2,zero,2140 <xQueueGenericSendFromISR+0xc4>
			/* A task can only have an inherited priority if it is a mutex
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    20c8:	e1bfff17 	ldw	r6,-4(fp)
    20cc:	e17ffd17 	ldw	r5,-12(fp)
    20d0:	e13ffa17 	ldw	r4,-24(fp)
    20d4:	00026900 	call	2690 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    20d8:	e0bffa17 	ldw	r2,-24(fp)
    20dc:	10801217 	ldw	r2,72(r2)
    20e0:	10bfffd8 	cmpnei	r2,r2,-1
    20e4:	10000e1e 	bne	r2,zero,2120 <xQueueGenericSendFromISR+0xa4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    20e8:	e0bffa17 	ldw	r2,-24(fp)
    20ec:	10800917 	ldw	r2,36(r2)
    20f0:	10001026 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    20f4:	e0bffa17 	ldw	r2,-24(fp)
    20f8:	10800904 	addi	r2,r2,36
    20fc:	1009883a 	mov	r4,r2
    2100:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    2104:	10000b26 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    2108:	e0bffe17 	ldw	r2,-8(fp)
    210c:	10000926 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    2110:	e0bffe17 	ldw	r2,-8(fp)
    2114:	00c00044 	movi	r3,1
    2118:	10c00015 	stw	r3,0(r2)
    211c:	00000506 	br	2134 <xQueueGenericSendFromISR+0xb8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    2120:	e0bffa17 	ldw	r2,-24(fp)
    2124:	10801217 	ldw	r2,72(r2)
    2128:	10c00044 	addi	r3,r2,1
    212c:	e0bffa17 	ldw	r2,-24(fp)
    2130:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2134:	00800044 	movi	r2,1
    2138:	e0bff915 	stw	r2,-28(fp)
    213c:	00000106 	br	2144 <xQueueGenericSendFromISR+0xc8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2140:	e03ff915 	stw	zero,-28(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2144:	e0bff917 	ldw	r2,-28(fp)
}
    2148:	e037883a 	mov	sp,fp
    214c:	dfc00117 	ldw	ra,4(sp)
    2150:	df000017 	ldw	fp,0(sp)
    2154:	dec00204 	addi	sp,sp,8
    2158:	f800283a 	ret

0000215c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    215c:	defff904 	addi	sp,sp,-28
    2160:	dfc00615 	stw	ra,24(sp)
    2164:	df000515 	stw	fp,20(sp)
    2168:	df000504 	addi	fp,sp,20
    216c:	e13ffe15 	stw	r4,-8(fp)
    2170:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2174:	e0bffe17 	ldw	r2,-8(fp)
    2178:	e0bffc15 	stw	r2,-16(fp)
	/* Similar to xQueueGenericSendFromISR() but used with semaphores where the
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    217c:	e03ffd15 	stw	zero,-12(fp)
	{
		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    2180:	e0bffc17 	ldw	r2,-16(fp)
    2184:	10c00e17 	ldw	r3,56(r2)
    2188:	e0bffc17 	ldw	r2,-16(fp)
    218c:	10800f17 	ldw	r2,60(r2)
    2190:	18801f2e 	bgeu	r3,r2,2210 <xQueueGiveFromISR+0xb4>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */

			++( pxQueue->uxMessagesWaiting );
    2194:	e0bffc17 	ldw	r2,-16(fp)
    2198:	10800e17 	ldw	r2,56(r2)
    219c:	10c00044 	addi	r3,r2,1
    21a0:	e0bffc17 	ldw	r2,-16(fp)
    21a4:	10c00e15 	stw	r3,56(r2)

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    21a8:	e0bffc17 	ldw	r2,-16(fp)
    21ac:	10801217 	ldw	r2,72(r2)
    21b0:	10bfffd8 	cmpnei	r2,r2,-1
    21b4:	10000e1e 	bne	r2,zero,21f0 <xQueueGiveFromISR+0x94>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    21b8:	e0bffc17 	ldw	r2,-16(fp)
    21bc:	10800917 	ldw	r2,36(r2)
    21c0:	10001026 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    21c4:	e0bffc17 	ldw	r2,-16(fp)
    21c8:	10800904 	addi	r2,r2,36
    21cc:	1009883a 	mov	r4,r2
    21d0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    21d4:	10000b26 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    21d8:	e0bfff17 	ldw	r2,-4(fp)
    21dc:	10000926 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    21e0:	e0bfff17 	ldw	r2,-4(fp)
    21e4:	00c00044 	movi	r3,1
    21e8:	10c00015 	stw	r3,0(r2)
    21ec:	00000506 	br	2204 <xQueueGiveFromISR+0xa8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    21f0:	e0bffc17 	ldw	r2,-16(fp)
    21f4:	10801217 	ldw	r2,72(r2)
    21f8:	10c00044 	addi	r3,r2,1
    21fc:	e0bffc17 	ldw	r2,-16(fp)
    2200:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2204:	00800044 	movi	r2,1
    2208:	e0bffb15 	stw	r2,-20(fp)
    220c:	00000106 	br	2214 <xQueueGiveFromISR+0xb8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2210:	e03ffb15 	stw	zero,-20(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2214:	e0bffb17 	ldw	r2,-20(fp)
}
    2218:	e037883a 	mov	sp,fp
    221c:	dfc00117 	ldw	ra,4(sp)
    2220:	df000017 	ldw	fp,0(sp)
    2224:	dec00204 	addi	sp,sp,8
    2228:	f800283a 	ret

0000222c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
    222c:	defff504 	addi	sp,sp,-44
    2230:	dfc00a15 	stw	ra,40(sp)
    2234:	df000915 	stw	fp,36(sp)
    2238:	df000904 	addi	fp,sp,36
    223c:	e13ffc15 	stw	r4,-16(fp)
    2240:	e17ffd15 	stw	r5,-12(fp)
    2244:	e1bffe15 	stw	r6,-8(fp)
    2248:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE;
    224c:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2250:	e0bffc17 	ldw	r2,-16(fp)
    2254:	e0bff815 	stw	r2,-32(fp)
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    2258:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    225c:	e0bff817 	ldw	r2,-32(fp)
    2260:	10800e17 	ldw	r2,56(r2)
    2264:	10002e26 	beq	r2,zero,2320 <xQueueGenericReceive+0xf4>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2268:	e0bff817 	ldw	r2,-32(fp)
    226c:	10800317 	ldw	r2,12(r2)
    2270:	e0bff915 	stw	r2,-28(fp)

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    2274:	e17ffd17 	ldw	r5,-12(fp)
    2278:	e13ff817 	ldw	r4,-32(fp)
    227c:	00028200 	call	2820 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
    2280:	e0bfff17 	ldw	r2,-4(fp)
    2284:	1000171e 	bne	r2,zero,22e4 <xQueueGenericReceive+0xb8>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
    2288:	e0bff817 	ldw	r2,-32(fp)
    228c:	10800e17 	ldw	r2,56(r2)
    2290:	10ffffc4 	addi	r3,r2,-1
    2294:	e0bff817 	ldw	r2,-32(fp)
    2298:	10c00e15 	stw	r3,56(r2)

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    229c:	e0bff817 	ldw	r2,-32(fp)
    22a0:	10800017 	ldw	r2,0(r2)
    22a4:	1000041e 	bne	r2,zero,22b8 <xQueueGenericReceive+0x8c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    22a8:	00041a00 	call	41a0 <pvTaskIncrementMutexHeldCount>
    22ac:	1007883a 	mov	r3,r2
    22b0:	e0bff817 	ldw	r2,-32(fp)
    22b4:	10c00115 	stw	r3,4(r2)
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    22b8:	e0bff817 	ldw	r2,-32(fp)
    22bc:	10800417 	ldw	r2,16(r2)
    22c0:	10001426 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    22c4:	e0bff817 	ldw	r2,-32(fp)
    22c8:	10800404 	addi	r2,r2,16
    22cc:	1009883a 	mov	r4,r2
    22d0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    22d4:	10800058 	cmpnei	r2,r2,1
    22d8:	10000e1e 	bne	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							queueYIELD_IF_USING_PREEMPTION();
    22dc:	003b683a 	trap	0
    22e0:	00000c06 	br	2314 <xQueueGenericReceive+0xe8>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    22e4:	e0bff817 	ldw	r2,-32(fp)
    22e8:	e0fff917 	ldw	r3,-28(fp)
    22ec:	10c00315 	stw	r3,12(r2)

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    22f0:	e0bff817 	ldw	r2,-32(fp)
    22f4:	10800917 	ldw	r2,36(r2)
    22f8:	10000626 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    22fc:	e0bff817 	ldw	r2,-32(fp)
    2300:	10800904 	addi	r2,r2,36
    2304:	1009883a 	mov	r4,r2
    2308:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    230c:	10000126 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
    2310:	003b683a 	trap	0
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
    2314:	00040fc0 	call	40fc <vTaskExitCritical>
				return pdPASS;
    2318:	00800044 	movi	r2,1
    231c:	00004206 	br	2428 <xQueueGenericReceive+0x1fc>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    2320:	e0bffe17 	ldw	r2,-8(fp)
    2324:	1000031e 	bne	r2,zero,2334 <xQueueGenericReceive+0x108>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    2328:	00040fc0 	call	40fc <vTaskExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    232c:	0005883a 	mov	r2,zero
    2330:	00003d06 	br	2428 <xQueueGenericReceive+0x1fc>
				}
				else if( xEntryTimeSet == pdFALSE )
    2334:	e0bff717 	ldw	r2,-36(fp)
    2338:	1000051e 	bne	r2,zero,2350 <xQueueGenericReceive+0x124>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    233c:	e0bffa04 	addi	r2,fp,-24
    2340:	1009883a 	mov	r4,r2
    2344:	000376c0 	call	376c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    2348:	00800044 	movi	r2,1
    234c:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    2350:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    2354:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    2358:	00040a80 	call	40a8 <vTaskEnterCritical>
    235c:	e0bff817 	ldw	r2,-32(fp)
    2360:	10801117 	ldw	r2,68(r2)
    2364:	10bfffd8 	cmpnei	r2,r2,-1
    2368:	1000021e 	bne	r2,zero,2374 <xQueueGenericReceive+0x148>
    236c:	e0bff817 	ldw	r2,-32(fp)
    2370:	10001115 	stw	zero,68(r2)
    2374:	e0bff817 	ldw	r2,-32(fp)
    2378:	10801217 	ldw	r2,72(r2)
    237c:	10bfffd8 	cmpnei	r2,r2,-1
    2380:	1000021e 	bne	r2,zero,238c <xQueueGenericReceive+0x160>
    2384:	e0bff817 	ldw	r2,-32(fp)
    2388:	10001215 	stw	zero,72(r2)
    238c:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    2390:	e0fffe04 	addi	r3,fp,-8
    2394:	e0bffa04 	addi	r2,fp,-24
    2398:	180b883a 	mov	r5,r3
    239c:	1009883a 	mov	r4,r2
    23a0:	00037a80 	call	37a8 <xTaskCheckForTimeOut>
    23a4:	10001c1e 	bne	r2,zero,2418 <xQueueGenericReceive+0x1ec>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    23a8:	e13ff817 	ldw	r4,-32(fp)
    23ac:	00029b00 	call	29b0 <prvIsQueueEmpty>
    23b0:	10001526 	beq	r2,zero,2408 <xQueueGenericReceive+0x1dc>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    23b4:	e0bff817 	ldw	r2,-32(fp)
    23b8:	10800017 	ldw	r2,0(r2)
    23bc:	1000061e 	bne	r2,zero,23d8 <xQueueGenericReceive+0x1ac>
					{
						taskENTER_CRITICAL();
    23c0:	00040a80 	call	40a8 <vTaskEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    23c4:	e0bff817 	ldw	r2,-32(fp)
    23c8:	10800117 	ldw	r2,4(r2)
    23cc:	1009883a 	mov	r4,r2
    23d0:	0003e840 	call	3e84 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
    23d4:	00040fc0 	call	40fc <vTaskExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    23d8:	e0bff817 	ldw	r2,-32(fp)
    23dc:	10800904 	addi	r2,r2,36
    23e0:	e0fffe17 	ldw	r3,-8(fp)
    23e4:	180b883a 	mov	r5,r3
    23e8:	1009883a 	mov	r4,r2
    23ec:	00034480 	call	3448 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    23f0:	e13ff817 	ldw	r4,-32(fp)
    23f4:	00028bc0 	call	28bc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    23f8:	0002f980 	call	2f98 <xTaskResumeAll>
    23fc:	103f961e 	bne	r2,zero,2258 <__alt_data_end+0xf0002258>
				{
					portYIELD_WITHIN_API();
    2400:	003b683a 	trap	0
    2404:	003f9406 	br	2258 <__alt_data_end+0xf0002258>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2408:	e13ff817 	ldw	r4,-32(fp)
    240c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2410:	0002f980 	call	2f98 <xTaskResumeAll>
    2414:	003f9006 	br	2258 <__alt_data_end+0xf0002258>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
    2418:	e13ff817 	ldw	r4,-32(fp)
    241c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2420:	0002f980 	call	2f98 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    2424:	0005883a 	mov	r2,zero
		}
	}
}
    2428:	e037883a 	mov	sp,fp
    242c:	dfc00117 	ldw	ra,4(sp)
    2430:	df000017 	ldw	fp,0(sp)
    2434:	dec00204 	addi	sp,sp,8
    2438:	f800283a 	ret

0000243c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
    243c:	defff804 	addi	sp,sp,-32
    2440:	dfc00715 	stw	ra,28(sp)
    2444:	df000615 	stw	fp,24(sp)
    2448:	df000604 	addi	fp,sp,24
    244c:	e13ffd15 	stw	r4,-12(fp)
    2450:	e17ffe15 	stw	r5,-8(fp)
    2454:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2458:	e0bffd17 	ldw	r2,-12(fp)
    245c:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2460:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2464:	e0bffb17 	ldw	r2,-20(fp)
    2468:	10800e17 	ldw	r2,56(r2)
    246c:	10002226 	beq	r2,zero,24f8 <xQueueReceiveFromISR+0xbc>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2470:	e17ffe17 	ldw	r5,-8(fp)
    2474:	e13ffb17 	ldw	r4,-20(fp)
    2478:	00028200 	call	2820 <prvCopyDataFromQueue>
			--( pxQueue->uxMessagesWaiting );
    247c:	e0bffb17 	ldw	r2,-20(fp)
    2480:	10800e17 	ldw	r2,56(r2)
    2484:	10ffffc4 	addi	r3,r2,-1
    2488:	e0bffb17 	ldw	r2,-20(fp)
    248c:	10c00e15 	stw	r3,56(r2)

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
    2490:	e0bffb17 	ldw	r2,-20(fp)
    2494:	10801117 	ldw	r2,68(r2)
    2498:	10bfffd8 	cmpnei	r2,r2,-1
    249c:	10000e1e 	bne	r2,zero,24d8 <xQueueReceiveFromISR+0x9c>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    24a0:	e0bffb17 	ldw	r2,-20(fp)
    24a4:	10800417 	ldw	r2,16(r2)
    24a8:	10001026 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    24ac:	e0bffb17 	ldw	r2,-20(fp)
    24b0:	10800404 	addi	r2,r2,16
    24b4:	1009883a 	mov	r4,r2
    24b8:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    24bc:	10000b26 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
    24c0:	e0bfff17 	ldw	r2,-4(fp)
    24c4:	10000926 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
    24c8:	e0bfff17 	ldw	r2,-4(fp)
    24cc:	00c00044 	movi	r3,1
    24d0:	10c00015 	stw	r3,0(r2)
    24d4:	00000506 	br	24ec <xQueueReceiveFromISR+0xb0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
    24d8:	e0bffb17 	ldw	r2,-20(fp)
    24dc:	10801117 	ldw	r2,68(r2)
    24e0:	10c00044 	addi	r3,r2,1
    24e4:	e0bffb17 	ldw	r2,-20(fp)
    24e8:	10c01115 	stw	r3,68(r2)
			}

			xReturn = pdPASS;
    24ec:	00800044 	movi	r2,1
    24f0:	e0bffa15 	stw	r2,-24(fp)
    24f4:	00000106 	br	24fc <xQueueReceiveFromISR+0xc0>
		}
		else
		{
			xReturn = pdFAIL;
    24f8:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    24fc:	e0bffa17 	ldw	r2,-24(fp)
}
    2500:	e037883a 	mov	sp,fp
    2504:	dfc00117 	ldw	ra,4(sp)
    2508:	df000017 	ldw	fp,0(sp)
    250c:	dec00204 	addi	sp,sp,8
    2510:	f800283a 	ret

00002514 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
    2514:	defff804 	addi	sp,sp,-32
    2518:	dfc00715 	stw	ra,28(sp)
    251c:	df000615 	stw	fp,24(sp)
    2520:	df000604 	addi	fp,sp,24
    2524:	e13ffe15 	stw	r4,-8(fp)
    2528:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    252c:	e0bffe17 	ldw	r2,-8(fp)
    2530:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2534:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2538:	e0bffb17 	ldw	r2,-20(fp)
    253c:	10800e17 	ldw	r2,56(r2)
    2540:	10000c26 	beq	r2,zero,2574 <xQueuePeekFromISR+0x60>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2544:	e0bffb17 	ldw	r2,-20(fp)
    2548:	10800317 	ldw	r2,12(r2)
    254c:	e0bffd15 	stw	r2,-12(fp)
			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2550:	e17fff17 	ldw	r5,-4(fp)
    2554:	e13ffb17 	ldw	r4,-20(fp)
    2558:	00028200 	call	2820 <prvCopyDataFromQueue>
			pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    255c:	e0bffb17 	ldw	r2,-20(fp)
    2560:	e0fffd17 	ldw	r3,-12(fp)
    2564:	10c00315 	stw	r3,12(r2)

			xReturn = pdPASS;
    2568:	00800044 	movi	r2,1
    256c:	e0bffa15 	stw	r2,-24(fp)
    2570:	00000106 	br	2578 <xQueuePeekFromISR+0x64>
		}
		else
		{
			xReturn = pdFAIL;
    2574:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2578:	e0bffa17 	ldw	r2,-24(fp)
}
    257c:	e037883a 	mov	sp,fp
    2580:	dfc00117 	ldw	ra,4(sp)
    2584:	df000017 	ldw	fp,0(sp)
    2588:	dec00204 	addi	sp,sp,8
    258c:	f800283a 	ret

00002590 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
    2590:	defffc04 	addi	sp,sp,-16
    2594:	dfc00315 	stw	ra,12(sp)
    2598:	df000215 	stw	fp,8(sp)
    259c:	df000204 	addi	fp,sp,8
    25a0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	taskENTER_CRITICAL();
    25a4:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    25a8:	e0bfff17 	ldw	r2,-4(fp)
    25ac:	10800e17 	ldw	r2,56(r2)
    25b0:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    25b4:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
    25b8:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    25bc:	e037883a 	mov	sp,fp
    25c0:	dfc00117 	ldw	ra,4(sp)
    25c4:	df000017 	ldw	fp,0(sp)
    25c8:	dec00204 	addi	sp,sp,8
    25cc:	f800283a 	ret

000025d0 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
    25d0:	defffb04 	addi	sp,sp,-20
    25d4:	dfc00415 	stw	ra,16(sp)
    25d8:	df000315 	stw	fp,12(sp)
    25dc:	df000304 	addi	fp,sp,12
    25e0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;
Queue_t *pxQueue;

	pxQueue = ( Queue_t * ) xQueue;
    25e4:	e0bfff17 	ldw	r2,-4(fp)
    25e8:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    25ec:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
    25f0:	e0bffd17 	ldw	r2,-12(fp)
    25f4:	10c00f17 	ldw	r3,60(r2)
    25f8:	e0bffd17 	ldw	r2,-12(fp)
    25fc:	10800e17 	ldw	r2,56(r2)
    2600:	1885c83a 	sub	r2,r3,r2
    2604:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    2608:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
    260c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2610:	e037883a 	mov	sp,fp
    2614:	dfc00117 	ldw	ra,4(sp)
    2618:	df000017 	ldw	fp,0(sp)
    261c:	dec00204 	addi	sp,sp,8
    2620:	f800283a 	ret

00002624 <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
    2624:	defffd04 	addi	sp,sp,-12
    2628:	df000215 	stw	fp,8(sp)
    262c:	df000204 	addi	fp,sp,8
    2630:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    2634:	e0bfff17 	ldw	r2,-4(fp)
    2638:	10800e17 	ldw	r2,56(r2)
    263c:	e0bffe15 	stw	r2,-8(fp)

	return uxReturn;
    2640:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2644:	e037883a 	mov	sp,fp
    2648:	df000017 	ldw	fp,0(sp)
    264c:	dec00104 	addi	sp,sp,4
    2650:	f800283a 	ret

00002654 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
    2654:	defffc04 	addi	sp,sp,-16
    2658:	dfc00315 	stw	ra,12(sp)
    265c:	df000215 	stw	fp,8(sp)
    2660:	df000204 	addi	fp,sp,8
    2664:	e13fff15 	stw	r4,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2668:	e0bfff17 	ldw	r2,-4(fp)
    266c:	e0bffe15 	stw	r2,-8(fp)
	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
	}
	#endif
	vPortFree( pxQueue );
    2670:	e13ffe17 	ldw	r4,-8(fp)
    2674:	00011500 	call	1150 <vPortFree>
}
    2678:	0001883a 	nop
    267c:	e037883a 	mov	sp,fp
    2680:	dfc00117 	ldw	ra,4(sp)
    2684:	df000017 	ldw	fp,0(sp)
    2688:	dec00204 	addi	sp,sp,8
    268c:	f800283a 	ret

00002690 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
    2690:	defffa04 	addi	sp,sp,-24
    2694:	dfc00515 	stw	ra,20(sp)
    2698:	df000415 	stw	fp,16(sp)
    269c:	df000404 	addi	fp,sp,16
    26a0:	e13ffd15 	stw	r4,-12(fp)
    26a4:	e17ffe15 	stw	r5,-8(fp)
    26a8:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn = pdFALSE;
    26ac:	e03ffc15 	stw	zero,-16(fp)

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    26b0:	e0bffd17 	ldw	r2,-12(fp)
    26b4:	10801017 	ldw	r2,64(r2)
    26b8:	10000b1e 	bne	r2,zero,26e8 <prvCopyDataToQueue+0x58>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    26bc:	e0bffd17 	ldw	r2,-12(fp)
    26c0:	10800017 	ldw	r2,0(r2)
    26c4:	10004b1e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    26c8:	e0bffd17 	ldw	r2,-12(fp)
    26cc:	10800117 	ldw	r2,4(r2)
    26d0:	1009883a 	mov	r4,r2
    26d4:	0003fac0 	call	3fac <xTaskPriorityDisinherit>
    26d8:	e0bffc15 	stw	r2,-16(fp)
				pxQueue->pxMutexHolder = NULL;
    26dc:	e0bffd17 	ldw	r2,-12(fp)
    26e0:	10000115 	stw	zero,4(r2)
    26e4:	00004306 	br	27f4 <prvCopyDataToQueue+0x164>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
    26e8:	e0bfff17 	ldw	r2,-4(fp)
    26ec:	1000191e 	bne	r2,zero,2754 <prvCopyDataToQueue+0xc4>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    26f0:	e0bffd17 	ldw	r2,-12(fp)
    26f4:	10c00217 	ldw	r3,8(r2)
    26f8:	e0bffd17 	ldw	r2,-12(fp)
    26fc:	10801017 	ldw	r2,64(r2)
    2700:	100d883a 	mov	r6,r2
    2704:	e17ffe17 	ldw	r5,-8(fp)
    2708:	1809883a 	mov	r4,r3
    270c:	00092ec0 	call	92ec <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    2710:	e0bffd17 	ldw	r2,-12(fp)
    2714:	10c00217 	ldw	r3,8(r2)
    2718:	e0bffd17 	ldw	r2,-12(fp)
    271c:	10801017 	ldw	r2,64(r2)
    2720:	1887883a 	add	r3,r3,r2
    2724:	e0bffd17 	ldw	r2,-12(fp)
    2728:	10c00215 	stw	r3,8(r2)
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    272c:	e0bffd17 	ldw	r2,-12(fp)
    2730:	10c00217 	ldw	r3,8(r2)
    2734:	e0bffd17 	ldw	r2,-12(fp)
    2738:	10800117 	ldw	r2,4(r2)
    273c:	18802d36 	bltu	r3,r2,27f4 <prvCopyDataToQueue+0x164>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    2740:	e0bffd17 	ldw	r2,-12(fp)
    2744:	10c00017 	ldw	r3,0(r2)
    2748:	e0bffd17 	ldw	r2,-12(fp)
    274c:	10c00215 	stw	r3,8(r2)
    2750:	00002806 	br	27f4 <prvCopyDataToQueue+0x164>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    2754:	e0bffd17 	ldw	r2,-12(fp)
    2758:	10c00317 	ldw	r3,12(r2)
    275c:	e0bffd17 	ldw	r2,-12(fp)
    2760:	10801017 	ldw	r2,64(r2)
    2764:	100d883a 	mov	r6,r2
    2768:	e17ffe17 	ldw	r5,-8(fp)
    276c:	1809883a 	mov	r4,r3
    2770:	00092ec0 	call	92ec <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    2774:	e0bffd17 	ldw	r2,-12(fp)
    2778:	10c00317 	ldw	r3,12(r2)
    277c:	e0bffd17 	ldw	r2,-12(fp)
    2780:	10801017 	ldw	r2,64(r2)
    2784:	0085c83a 	sub	r2,zero,r2
    2788:	1887883a 	add	r3,r3,r2
    278c:	e0bffd17 	ldw	r2,-12(fp)
    2790:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    2794:	e0bffd17 	ldw	r2,-12(fp)
    2798:	10c00317 	ldw	r3,12(r2)
    279c:	e0bffd17 	ldw	r2,-12(fp)
    27a0:	10800017 	ldw	r2,0(r2)
    27a4:	1880082e 	bgeu	r3,r2,27c8 <prvCopyDataToQueue+0x138>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    27a8:	e0bffd17 	ldw	r2,-12(fp)
    27ac:	10c00117 	ldw	r3,4(r2)
    27b0:	e0bffd17 	ldw	r2,-12(fp)
    27b4:	10801017 	ldw	r2,64(r2)
    27b8:	0085c83a 	sub	r2,zero,r2
    27bc:	1887883a 	add	r3,r3,r2
    27c0:	e0bffd17 	ldw	r2,-12(fp)
    27c4:	10c00315 	stw	r3,12(r2)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
    27c8:	e0bfff17 	ldw	r2,-4(fp)
    27cc:	10800098 	cmpnei	r2,r2,2
    27d0:	1000081e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    27d4:	e0bffd17 	ldw	r2,-12(fp)
    27d8:	10800e17 	ldw	r2,56(r2)
    27dc:	10000526 	beq	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
    27e0:	e0bffd17 	ldw	r2,-12(fp)
    27e4:	10800e17 	ldw	r2,56(r2)
    27e8:	10ffffc4 	addi	r3,r2,-1
    27ec:	e0bffd17 	ldw	r2,-12(fp)
    27f0:	10c00e15 	stw	r3,56(r2)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
    27f4:	e0bffd17 	ldw	r2,-12(fp)
    27f8:	10800e17 	ldw	r2,56(r2)
    27fc:	10c00044 	addi	r3,r2,1
    2800:	e0bffd17 	ldw	r2,-12(fp)
    2804:	10c00e15 	stw	r3,56(r2)

	return xReturn;
    2808:	e0bffc17 	ldw	r2,-16(fp)
}
    280c:	e037883a 	mov	sp,fp
    2810:	dfc00117 	ldw	ra,4(sp)
    2814:	df000017 	ldw	fp,0(sp)
    2818:	dec00204 	addi	sp,sp,8
    281c:	f800283a 	ret

00002820 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
    2820:	defffc04 	addi	sp,sp,-16
    2824:	dfc00315 	stw	ra,12(sp)
    2828:	df000215 	stw	fp,8(sp)
    282c:	df000204 	addi	fp,sp,8
    2830:	e13ffe15 	stw	r4,-8(fp)
    2834:	e17fff15 	stw	r5,-4(fp)
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    2838:	e0bffe17 	ldw	r2,-8(fp)
    283c:	10801017 	ldw	r2,64(r2)
    2840:	10001826 	beq	r2,zero,28a4 <prvCopyDataFromQueue+0x84>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    2844:	e0bffe17 	ldw	r2,-8(fp)
    2848:	10c00317 	ldw	r3,12(r2)
    284c:	e0bffe17 	ldw	r2,-8(fp)
    2850:	10801017 	ldw	r2,64(r2)
    2854:	1887883a 	add	r3,r3,r2
    2858:	e0bffe17 	ldw	r2,-8(fp)
    285c:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    2860:	e0bffe17 	ldw	r2,-8(fp)
    2864:	10c00317 	ldw	r3,12(r2)
    2868:	e0bffe17 	ldw	r2,-8(fp)
    286c:	10800117 	ldw	r2,4(r2)
    2870:	18800436 	bltu	r3,r2,2884 <prvCopyDataFromQueue+0x64>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    2874:	e0bffe17 	ldw	r2,-8(fp)
    2878:	10c00017 	ldw	r3,0(r2)
    287c:	e0bffe17 	ldw	r2,-8(fp)
    2880:	10c00315 	stw	r3,12(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    2884:	e0bffe17 	ldw	r2,-8(fp)
    2888:	10c00317 	ldw	r3,12(r2)
    288c:	e0bffe17 	ldw	r2,-8(fp)
    2890:	10801017 	ldw	r2,64(r2)
    2894:	100d883a 	mov	r6,r2
    2898:	180b883a 	mov	r5,r3
    289c:	e13fff17 	ldw	r4,-4(fp)
    28a0:	00092ec0 	call	92ec <memcpy>
	}
}
    28a4:	0001883a 	nop
    28a8:	e037883a 	mov	sp,fp
    28ac:	dfc00117 	ldw	ra,4(sp)
    28b0:	df000017 	ldw	fp,0(sp)
    28b4:	dec00204 	addi	sp,sp,8
    28b8:	f800283a 	ret

000028bc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    28bc:	defffd04 	addi	sp,sp,-12
    28c0:	dfc00215 	stw	ra,8(sp)
    28c4:	df000115 	stw	fp,4(sp)
    28c8:	df000104 	addi	fp,sp,4
    28cc:	e13fff15 	stw	r4,-4(fp)

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    28d0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    28d4:	00000e06 	br	2910 <prvUnlockQueue+0x54>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    28d8:	e0bfff17 	ldw	r2,-4(fp)
    28dc:	10800917 	ldw	r2,36(r2)
    28e0:	10000f26 	beq	r2,zero,2920 <prvUnlockQueue+0x64>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    28e4:	e0bfff17 	ldw	r2,-4(fp)
    28e8:	10800904 	addi	r2,r2,36
    28ec:	1009883a 	mov	r4,r2
    28f0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    28f4:	10000126 	beq	r2,zero,28fc <prvUnlockQueue+0x40>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
    28f8:	000386c0 	call	386c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
    28fc:	e0bfff17 	ldw	r2,-4(fp)
    2900:	10801217 	ldw	r2,72(r2)
    2904:	10ffffc4 	addi	r3,r2,-1
    2908:	e0bfff17 	ldw	r2,-4(fp)
    290c:	10c01215 	stw	r3,72(r2)
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2910:	e0bfff17 	ldw	r2,-4(fp)
    2914:	10801217 	ldw	r2,72(r2)
    2918:	00bfef16 	blt	zero,r2,28d8 <__alt_data_end+0xf00028d8>
    291c:	00000106 	br	2924 <prvUnlockQueue+0x68>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
    2920:	0001883a 	nop
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
    2924:	e0bfff17 	ldw	r2,-4(fp)
    2928:	00ffffc4 	movi	r3,-1
    292c:	10c01215 	stw	r3,72(r2)
	}
	taskEXIT_CRITICAL();
    2930:	00040fc0 	call	40fc <vTaskExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    2934:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2938:	00000e06 	br	2974 <prvUnlockQueue+0xb8>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    293c:	e0bfff17 	ldw	r2,-4(fp)
    2940:	10800417 	ldw	r2,16(r2)
    2944:	10000f26 	beq	r2,zero,2984 <prvUnlockQueue+0xc8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    2948:	e0bfff17 	ldw	r2,-4(fp)
    294c:	10800404 	addi	r2,r2,16
    2950:	1009883a 	mov	r4,r2
    2954:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    2958:	10000126 	beq	r2,zero,2960 <prvUnlockQueue+0xa4>
				{
					vTaskMissedYield();
    295c:	000386c0 	call	386c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
    2960:	e0bfff17 	ldw	r2,-4(fp)
    2964:	10801117 	ldw	r2,68(r2)
    2968:	10ffffc4 	addi	r3,r2,-1
    296c:	e0bfff17 	ldw	r2,-4(fp)
    2970:	10c01115 	stw	r3,68(r2)
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2974:	e0bfff17 	ldw	r2,-4(fp)
    2978:	10801117 	ldw	r2,68(r2)
    297c:	00bfef16 	blt	zero,r2,293c <__alt_data_end+0xf000293c>
    2980:	00000106 	br	2988 <prvUnlockQueue+0xcc>

				--( pxQueue->xRxLock );
			}
			else
			{
				break;
    2984:	0001883a 	nop
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
    2988:	e0bfff17 	ldw	r2,-4(fp)
    298c:	00ffffc4 	movi	r3,-1
    2990:	10c01115 	stw	r3,68(r2)
	}
	taskEXIT_CRITICAL();
    2994:	00040fc0 	call	40fc <vTaskExitCritical>
}
    2998:	0001883a 	nop
    299c:	e037883a 	mov	sp,fp
    29a0:	dfc00117 	ldw	ra,4(sp)
    29a4:	df000017 	ldw	fp,0(sp)
    29a8:	dec00204 	addi	sp,sp,8
    29ac:	f800283a 	ret

000029b0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    29b0:	defffc04 	addi	sp,sp,-16
    29b4:	dfc00315 	stw	ra,12(sp)
    29b8:	df000215 	stw	fp,8(sp)
    29bc:	df000204 	addi	fp,sp,8
    29c0:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    29c4:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    29c8:	e0bfff17 	ldw	r2,-4(fp)
    29cc:	10800e17 	ldw	r2,56(r2)
    29d0:	1000031e 	bne	r2,zero,29e0 <prvIsQueueEmpty+0x30>
		{
			xReturn = pdTRUE;
    29d4:	00800044 	movi	r2,1
    29d8:	e0bffe15 	stw	r2,-8(fp)
    29dc:	00000106 	br	29e4 <prvIsQueueEmpty+0x34>
		}
		else
		{
			xReturn = pdFALSE;
    29e0:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    29e4:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    29e8:	e0bffe17 	ldw	r2,-8(fp)
}
    29ec:	e037883a 	mov	sp,fp
    29f0:	dfc00117 	ldw	ra,4(sp)
    29f4:	df000017 	ldw	fp,0(sp)
    29f8:	dec00204 	addi	sp,sp,8
    29fc:	f800283a 	ret

00002a00 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
    2a00:	defffd04 	addi	sp,sp,-12
    2a04:	df000215 	stw	fp,8(sp)
    2a08:	df000204 	addi	fp,sp,8
    2a0c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( UBaseType_t ) 0 )
    2a10:	e0bfff17 	ldw	r2,-4(fp)
    2a14:	10800e17 	ldw	r2,56(r2)
    2a18:	1000031e 	bne	r2,zero,2a28 <xQueueIsQueueEmptyFromISR+0x28>
	{
		xReturn = pdTRUE;
    2a1c:	00800044 	movi	r2,1
    2a20:	e0bffe15 	stw	r2,-8(fp)
    2a24:	00000106 	br	2a2c <xQueueIsQueueEmptyFromISR+0x2c>
	}
	else
	{
		xReturn = pdFALSE;
    2a28:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2a2c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2a30:	e037883a 	mov	sp,fp
    2a34:	df000017 	ldw	fp,0(sp)
    2a38:	dec00104 	addi	sp,sp,4
    2a3c:	f800283a 	ret

00002a40 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
    2a40:	defffc04 	addi	sp,sp,-16
    2a44:	dfc00315 	stw	ra,12(sp)
    2a48:	df000215 	stw	fp,8(sp)
    2a4c:	df000204 	addi	fp,sp,8
    2a50:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    2a54:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    2a58:	e0bfff17 	ldw	r2,-4(fp)
    2a5c:	10c00e17 	ldw	r3,56(r2)
    2a60:	e0bfff17 	ldw	r2,-4(fp)
    2a64:	10800f17 	ldw	r2,60(r2)
    2a68:	1880031e 	bne	r3,r2,2a78 <prvIsQueueFull+0x38>
		{
			xReturn = pdTRUE;
    2a6c:	00800044 	movi	r2,1
    2a70:	e0bffe15 	stw	r2,-8(fp)
    2a74:	00000106 	br	2a7c <prvIsQueueFull+0x3c>
		}
		else
		{
			xReturn = pdFALSE;
    2a78:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    2a7c:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    2a80:	e0bffe17 	ldw	r2,-8(fp)
}
    2a84:	e037883a 	mov	sp,fp
    2a88:	dfc00117 	ldw	ra,4(sp)
    2a8c:	df000017 	ldw	fp,0(sp)
    2a90:	dec00204 	addi	sp,sp,8
    2a94:	f800283a 	ret

00002a98 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
    2a98:	defffd04 	addi	sp,sp,-12
    2a9c:	df000215 	stw	fp,8(sp)
    2aa0:	df000204 	addi	fp,sp,8
    2aa4:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( ( Queue_t * ) xQueue )->uxLength )
    2aa8:	e0bfff17 	ldw	r2,-4(fp)
    2aac:	10c00e17 	ldw	r3,56(r2)
    2ab0:	e0bfff17 	ldw	r2,-4(fp)
    2ab4:	10800f17 	ldw	r2,60(r2)
    2ab8:	1880031e 	bne	r3,r2,2ac8 <xQueueIsQueueFullFromISR+0x30>
	{
		xReturn = pdTRUE;
    2abc:	00800044 	movi	r2,1
    2ac0:	e0bffe15 	stw	r2,-8(fp)
    2ac4:	00000106 	br	2acc <xQueueIsQueueFullFromISR+0x34>
	}
	else
	{
		xReturn = pdFALSE;
    2ac8:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2acc:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2ad0:	e037883a 	mov	sp,fp
    2ad4:	df000017 	ldw	fp,0(sp)
    2ad8:	dec00104 	addi	sp,sp,4
    2adc:	f800283a 	ret

00002ae0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
    2ae0:	defffb04 	addi	sp,sp,-20
    2ae4:	dfc00415 	stw	ra,16(sp)
    2ae8:	df000315 	stw	fp,12(sp)
    2aec:	df000304 	addi	fp,sp,12
    2af0:	e13ffe15 	stw	r4,-8(fp)
    2af4:	e17fff15 	stw	r5,-4(fp)
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2af8:	e0bffe17 	ldw	r2,-8(fp)
    2afc:	e0bffd15 	stw	r2,-12(fp)
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
    2b00:	00040a80 	call	40a8 <vTaskEnterCritical>
    2b04:	e0bffd17 	ldw	r2,-12(fp)
    2b08:	10801117 	ldw	r2,68(r2)
    2b0c:	10bfffd8 	cmpnei	r2,r2,-1
    2b10:	1000021e 	bne	r2,zero,2b1c <vQueueWaitForMessageRestricted+0x3c>
    2b14:	e0bffd17 	ldw	r2,-12(fp)
    2b18:	10001115 	stw	zero,68(r2)
    2b1c:	e0bffd17 	ldw	r2,-12(fp)
    2b20:	10801217 	ldw	r2,72(r2)
    2b24:	10bfffd8 	cmpnei	r2,r2,-1
    2b28:	1000021e 	bne	r2,zero,2b34 <vQueueWaitForMessageRestricted+0x54>
    2b2c:	e0bffd17 	ldw	r2,-12(fp)
    2b30:	10001215 	stw	zero,72(r2)
    2b34:	00040fc0 	call	40fc <vTaskExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    2b38:	e0bffd17 	ldw	r2,-12(fp)
    2b3c:	10800e17 	ldw	r2,56(r2)
    2b40:	1000051e 	bne	r2,zero,2b58 <vQueueWaitForMessageRestricted+0x78>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    2b44:	e0bffd17 	ldw	r2,-12(fp)
    2b48:	10800904 	addi	r2,r2,36
    2b4c:	e17fff17 	ldw	r5,-4(fp)
    2b50:	1009883a 	mov	r4,r2
    2b54:	00035340 	call	3534 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
    2b58:	e13ffd17 	ldw	r4,-12(fp)
    2b5c:	00028bc0 	call	28bc <prvUnlockQueue>
	}
    2b60:	0001883a 	nop
    2b64:	e037883a 	mov	sp,fp
    2b68:	dfc00117 	ldw	ra,4(sp)
    2b6c:	df000017 	ldw	fp,0(sp)
    2b70:	dec00204 	addi	sp,sp,8
    2b74:	f800283a 	ret

00002b78 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    2b78:	defff604 	addi	sp,sp,-40
    2b7c:	dfc00915 	stw	ra,36(sp)
    2b80:	df000815 	stw	fp,32(sp)
    2b84:	df000804 	addi	fp,sp,32
    2b88:	e13ffc15 	stw	r4,-16(fp)
    2b8c:	e17ffd15 	stw	r5,-12(fp)
    2b90:	3005883a 	mov	r2,r6
    2b94:	e1ffff15 	stw	r7,-4(fp)
    2b98:	e0bffe0d 	sth	r2,-8(fp)
	configASSERT( pxTaskCode );
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
    2b9c:	e0bffe0b 	ldhu	r2,-8(fp)
    2ba0:	e1400417 	ldw	r5,16(fp)
    2ba4:	1009883a 	mov	r4,r2
    2ba8:	0003bdc0 	call	3bdc <prvAllocateTCBAndStack>
    2bac:	e0bffa15 	stw	r2,-24(fp)

	if( pxNewTCB != NULL )
    2bb0:	e0bffa17 	ldw	r2,-24(fp)
    2bb4:	10004f26 	beq	r2,zero,2cf4 <xTaskGenericCreate+0x17c>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
    2bb8:	e0bffa17 	ldw	r2,-24(fp)
    2bbc:	10c00c17 	ldw	r3,48(r2)
    2bc0:	e13ffe0b 	ldhu	r4,-8(fp)
    2bc4:	00900034 	movhi	r2,16384
    2bc8:	10bfffc4 	addi	r2,r2,-1
    2bcc:	2085883a 	add	r2,r4,r2
    2bd0:	1085883a 	add	r2,r2,r2
    2bd4:	1085883a 	add	r2,r2,r2
    2bd8:	1885883a 	add	r2,r3,r2
    2bdc:	e0bffb15 	stw	r2,-20(fp)
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    2be0:	e0fffb17 	ldw	r3,-20(fp)
    2be4:	00bfff04 	movi	r2,-4
    2be8:	1884703a 	and	r2,r3,r2
    2bec:	e0bffb15 	stw	r2,-20(fp)
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
    2bf0:	e0bffe0b 	ldhu	r2,-8(fp)
    2bf4:	d8800015 	stw	r2,0(sp)
    2bf8:	e1c00517 	ldw	r7,20(fp)
    2bfc:	e1800217 	ldw	r6,8(fp)
    2c00:	e17ffd17 	ldw	r5,-12(fp)
    2c04:	e13ffa17 	ldw	r4,-24(fp)
    2c08:	00038b00 	call	38b0 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    2c0c:	e1bfff17 	ldw	r6,-4(fp)
    2c10:	e17ffc17 	ldw	r5,-16(fp)
    2c14:	e13ffb17 	ldw	r4,-20(fp)
    2c18:	00017000 	call	1700 <pxPortInitialiseStack>
    2c1c:	1007883a 	mov	r3,r2
    2c20:	e0bffa17 	ldw	r2,-24(fp)
    2c24:	10c00015 	stw	r3,0(r2)
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
    2c28:	e0800317 	ldw	r2,12(fp)
    2c2c:	10000326 	beq	r2,zero,2c3c <xTaskGenericCreate+0xc4>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    2c30:	e0800317 	ldw	r2,12(fp)
    2c34:	e0fffa17 	ldw	r3,-24(fp)
    2c38:	10c00015 	stw	r3,0(r2)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
    2c3c:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			uxCurrentNumberOfTasks++;
    2c40:	d0a02a17 	ldw	r2,-32600(gp)
    2c44:	10800044 	addi	r2,r2,1
    2c48:	d0a02a15 	stw	r2,-32600(gp)
			if( pxCurrentTCB == NULL )
    2c4c:	d0a02617 	ldw	r2,-32616(gp)
    2c50:	1000071e 	bne	r2,zero,2c70 <xTaskGenericCreate+0xf8>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
    2c54:	e0bffa17 	ldw	r2,-24(fp)
    2c58:	d0a02615 	stw	r2,-32616(gp)

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    2c5c:	d0a02a17 	ldw	r2,-32600(gp)
    2c60:	10800058 	cmpnei	r2,r2,1
    2c64:	10000a1e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
    2c68:	00039fc0 	call	39fc <prvInitialiseTaskLists>
    2c6c:	00000806 	br	2c90 <xTaskGenericCreate+0x118>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
    2c70:	d0a02d17 	ldw	r2,-32588(gp)
    2c74:	1000061e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
    2c78:	d0a02617 	ldw	r2,-32616(gp)
    2c7c:	10800b17 	ldw	r2,44(r2)
    2c80:	e0c00217 	ldw	r3,8(fp)
    2c84:	18800236 	bltu	r3,r2,2c90 <xTaskGenericCreate+0x118>
					{
						pxCurrentTCB = pxNewTCB;
    2c88:	e0bffa17 	ldw	r2,-24(fp)
    2c8c:	d0a02615 	stw	r2,-32616(gp)
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
    2c90:	d0a03117 	ldw	r2,-32572(gp)
    2c94:	10800044 	addi	r2,r2,1
    2c98:	d0a03115 	stw	r2,-32572(gp)
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
    2c9c:	e0bffa17 	ldw	r2,-24(fp)
    2ca0:	10800b17 	ldw	r2,44(r2)
    2ca4:	d0e02c17 	ldw	r3,-32592(gp)
    2ca8:	1880032e 	bgeu	r3,r2,2cb8 <xTaskGenericCreate+0x140>
    2cac:	e0bffa17 	ldw	r2,-24(fp)
    2cb0:	10800b17 	ldw	r2,44(r2)
    2cb4:	d0a02c15 	stw	r2,-32592(gp)
    2cb8:	e0bffa17 	ldw	r2,-24(fp)
    2cbc:	10800b17 	ldw	r2,44(r2)
    2cc0:	10c00524 	muli	r3,r2,20
    2cc4:	00820234 	movhi	r2,2056
    2cc8:	10be1404 	addi	r2,r2,-1968
    2ccc:	1887883a 	add	r3,r3,r2
    2cd0:	e0bffa17 	ldw	r2,-24(fp)
    2cd4:	10800104 	addi	r2,r2,4
    2cd8:	100b883a 	mov	r5,r2
    2cdc:	1809883a 	mov	r4,r3
    2ce0:	00014980 	call	1498 <vListInsertEnd>

			xReturn = pdPASS;
    2ce4:	00800044 	movi	r2,1
    2ce8:	e0bff915 	stw	r2,-28(fp)
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
    2cec:	00040fc0 	call	40fc <vTaskExitCritical>
    2cf0:	00000206 	br	2cfc <xTaskGenericCreate+0x184>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    2cf4:	00bfffc4 	movi	r2,-1
    2cf8:	e0bff915 	stw	r2,-28(fp)
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
    2cfc:	e0bff917 	ldw	r2,-28(fp)
    2d00:	10800058 	cmpnei	r2,r2,1
    2d04:	1000071e 	bne	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
	{
		if( xSchedulerRunning != pdFALSE )
    2d08:	d0a02d17 	ldw	r2,-32588(gp)
    2d0c:	10000526 	beq	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
    2d10:	d0a02617 	ldw	r2,-32616(gp)
    2d14:	10c00b17 	ldw	r3,44(r2)
    2d18:	e0800217 	ldw	r2,8(fp)
    2d1c:	1880012e 	bgeu	r3,r2,2d24 <xTaskGenericCreate+0x1ac>
			{
				taskYIELD_IF_USING_PREEMPTION();
    2d20:	003b683a 	trap	0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
    2d24:	e0bff917 	ldw	r2,-28(fp)
}
    2d28:	e037883a 	mov	sp,fp
    2d2c:	dfc00117 	ldw	ra,4(sp)
    2d30:	df000017 	ldw	fp,0(sp)
    2d34:	dec00204 	addi	sp,sp,8
    2d38:	f800283a 	ret

00002d3c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
    2d3c:	defffc04 	addi	sp,sp,-16
    2d40:	dfc00315 	stw	ra,12(sp)
    2d44:	df000215 	stw	fp,8(sp)
    2d48:	df000204 	addi	fp,sp,8
    2d4c:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    2d50:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
    2d54:	e0bfff17 	ldw	r2,-4(fp)
    2d58:	1000021e 	bne	r2,zero,2d64 <vTaskDelete+0x28>
    2d5c:	d0a02617 	ldw	r2,-32616(gp)
    2d60:	00000106 	br	2d68 <vTaskDelete+0x2c>
    2d64:	e0bfff17 	ldw	r2,-4(fp)
    2d68:	e0bffe15 	stw	r2,-8(fp)

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2d6c:	e0bffe17 	ldw	r2,-8(fp)
    2d70:	10800104 	addi	r2,r2,4
    2d74:	1009883a 	mov	r4,r2
    2d78:	00015fc0 	call	15fc <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    2d7c:	e0bffe17 	ldw	r2,-8(fp)
    2d80:	10800a17 	ldw	r2,40(r2)
    2d84:	10000426 	beq	r2,zero,2d98 <vTaskDelete+0x5c>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2d88:	e0bffe17 	ldw	r2,-8(fp)
    2d8c:	10800604 	addi	r2,r2,24
    2d90:	1009883a 	mov	r4,r2
    2d94:	00015fc0 	call	15fc <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
    2d98:	e0bffe17 	ldw	r2,-8(fp)
    2d9c:	10800104 	addi	r2,r2,4
    2da0:	100b883a 	mov	r5,r2
    2da4:	01020234 	movhi	r4,2056
    2da8:	213e5f04 	addi	r4,r4,-1668
    2dac:	00014980 	call	1498 <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    2db0:	d0a02917 	ldw	r2,-32604(gp)
    2db4:	10800044 	addi	r2,r2,1
    2db8:	d0a02915 	stw	r2,-32604(gp)

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    2dbc:	d0a03117 	ldw	r2,-32572(gp)
    2dc0:	10800044 	addi	r2,r2,1
    2dc4:	d0a03115 	stw	r2,-32572(gp)

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
    2dc8:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
    2dcc:	d0a02d17 	ldw	r2,-32588(gp)
    2dd0:	10000826 	beq	r2,zero,2df4 <vTaskDelete+0xb8>
		{
			if( pxTCB == pxCurrentTCB )
    2dd4:	d0a02617 	ldw	r2,-32616(gp)
    2dd8:	e0fffe17 	ldw	r3,-8(fp)
    2ddc:	1880021e 	bne	r3,r2,2de8 <vTaskDelete+0xac>
				in which Windows specific clean up operations are performed,
				after which it is not possible to yield away from this task -
				hence xYieldPending is used to latch that a context switch is
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
				portYIELD_WITHIN_API();
    2de0:	003b683a 	trap	0
					prvResetNextTaskUnblockTime();
				}
				taskEXIT_CRITICAL();
			}
		}
	}
    2de4:	00000306 	br	2df4 <vTaskDelete+0xb8>
			}
			else
			{
				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				taskENTER_CRITICAL();
    2de8:	00040a80 	call	40a8 <vTaskEnterCritical>
				{
					prvResetNextTaskUnblockTime();
    2dec:	0003da80 	call	3da8 <prvResetNextTaskUnblockTime>
				}
				taskEXIT_CRITICAL();
    2df0:	00040fc0 	call	40fc <vTaskExitCritical>
			}
		}
	}
    2df4:	0001883a 	nop
    2df8:	e037883a 	mov	sp,fp
    2dfc:	dfc00117 	ldw	ra,4(sp)
    2e00:	df000017 	ldw	fp,0(sp)
    2e04:	dec00204 	addi	sp,sp,8
    2e08:	f800283a 	ret

00002e0c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
    2e0c:	defffb04 	addi	sp,sp,-20
    2e10:	dfc00415 	stw	ra,16(sp)
    2e14:	df000315 	stw	fp,12(sp)
    2e18:	df000304 	addi	fp,sp,12
    2e1c:	e13fff15 	stw	r4,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
    2e20:	e03ffd15 	stw	zero,-12(fp)


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
    2e24:	e0bfff17 	ldw	r2,-4(fp)
    2e28:	10000d26 	beq	r2,zero,2e60 <vTaskDelay+0x54>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
    2e2c:	0002f6c0 	call	2f6c <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
    2e30:	d0e02b17 	ldw	r3,-32596(gp)
    2e34:	e0bfff17 	ldw	r2,-4(fp)
    2e38:	1885883a 	add	r2,r3,r2
    2e3c:	e0bffe15 	stw	r2,-8(fp)

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2e40:	d0a02617 	ldw	r2,-32616(gp)
    2e44:	10800104 	addi	r2,r2,4
    2e48:	1009883a 	mov	r4,r2
    2e4c:	00015fc0 	call	15fc <uxListRemove>
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
    2e50:	e13ffe17 	ldw	r4,-8(fp)
    2e54:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
    2e58:	0002f980 	call	2f98 <xTaskResumeAll>
    2e5c:	e0bffd15 	stw	r2,-12(fp)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    2e60:	e0bffd17 	ldw	r2,-12(fp)
    2e64:	1000011e 	bne	r2,zero,2e6c <vTaskDelay+0x60>
		{
			portYIELD_WITHIN_API();
    2e68:	003b683a 	trap	0
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    2e6c:	0001883a 	nop
    2e70:	e037883a 	mov	sp,fp
    2e74:	dfc00117 	ldw	ra,4(sp)
    2e78:	df000017 	ldw	fp,0(sp)
    2e7c:	dec00204 	addi	sp,sp,8
    2e80:	f800283a 	ret

00002e84 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    2e84:	defff804 	addi	sp,sp,-32
    2e88:	dfc00715 	stw	ra,28(sp)
    2e8c:	df000615 	stw	fp,24(sp)
    2e90:	df000604 	addi	fp,sp,24
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
    2e94:	d8000315 	stw	zero,12(sp)
    2e98:	d8000215 	stw	zero,8(sp)
    2e9c:	d8000115 	stw	zero,4(sp)
    2ea0:	d8000015 	stw	zero,0(sp)
    2ea4:	000f883a 	mov	r7,zero
    2ea8:	01840004 	movi	r6,4096
    2eac:	01420034 	movhi	r5,2048
    2eb0:	29400d04 	addi	r5,r5,52
    2eb4:	01000034 	movhi	r4,0
    2eb8:	210e2504 	addi	r4,r4,14484
    2ebc:	0002b780 	call	2b78 <xTaskGenericCreate>
    2ec0:	e0bffe15 	stw	r2,-8(fp)
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
    2ec4:	e0bffe17 	ldw	r2,-8(fp)
    2ec8:	10800058 	cmpnei	r2,r2,1
    2ecc:	1000021e 	bne	r2,zero,2ed8 <vTaskStartScheduler+0x54>
		{
			xReturn = xTimerCreateTimerTask();
    2ed0:	00048080 	call	4808 <xTimerCreateTimerTask>
    2ed4:	e0bffe15 	stw	r2,-8(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    2ed8:	e0bffe17 	ldw	r2,-8(fp)
    2edc:	10800058 	cmpnei	r2,r2,1
    2ee0:	10000a1e 	bne	r2,zero,2f0c <vTaskStartScheduler+0x88>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2ee4:	0005303a 	rdctl	r2,status
    2ee8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2eec:	e0ffff17 	ldw	r3,-4(fp)
    2ef0:	00bfff84 	movi	r2,-2
    2ef4:	1884703a 	and	r2,r3,r2
    2ef8:	1001703a 	wrctl	status,r2
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
    2efc:	00800044 	movi	r2,1
    2f00:	d0a02d15 	stw	r2,-32588(gp)
		xTickCount = ( TickType_t ) 0U;
    2f04:	d0202b15 	stw	zero,-32596(gp)
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    2f08:	00017e00 	call	17e0 <xPortStartScheduler>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
    2f0c:	0001883a 	nop
    2f10:	e037883a 	mov	sp,fp
    2f14:	dfc00117 	ldw	ra,4(sp)
    2f18:	df000017 	ldw	fp,0(sp)
    2f1c:	dec00204 	addi	sp,sp,8
    2f20:	f800283a 	ret

00002f24 <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
    2f24:	defffd04 	addi	sp,sp,-12
    2f28:	dfc00215 	stw	ra,8(sp)
    2f2c:	df000115 	stw	fp,4(sp)
    2f30:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2f34:	0005303a 	rdctl	r2,status
    2f38:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2f3c:	e0ffff17 	ldw	r3,-4(fp)
    2f40:	00bfff84 	movi	r2,-2
    2f44:	1884703a 	and	r2,r3,r2
    2f48:	1001703a 	wrctl	status,r2
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
    2f4c:	d0202d15 	stw	zero,-32588(gp)
	vPortEndScheduler();
    2f50:	00018180 	call	1818 <vPortEndScheduler>
}
    2f54:	0001883a 	nop
    2f58:	e037883a 	mov	sp,fp
    2f5c:	dfc00117 	ldw	ra,4(sp)
    2f60:	df000017 	ldw	fp,0(sp)
    2f64:	dec00204 	addi	sp,sp,8
    2f68:	f800283a 	ret

00002f6c <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    2f6c:	deffff04 	addi	sp,sp,-4
    2f70:	df000015 	stw	fp,0(sp)
    2f74:	d839883a 	mov	fp,sp
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    2f78:	d0a03217 	ldw	r2,-32568(gp)
    2f7c:	10800044 	addi	r2,r2,1
    2f80:	d0a03215 	stw	r2,-32568(gp)
}
    2f84:	0001883a 	nop
    2f88:	e037883a 	mov	sp,fp
    2f8c:	df000017 	ldw	fp,0(sp)
    2f90:	dec00104 	addi	sp,sp,4
    2f94:	f800283a 	ret

00002f98 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    2f98:	defffc04 	addi	sp,sp,-16
    2f9c:	dfc00315 	stw	ra,12(sp)
    2fa0:	df000215 	stw	fp,8(sp)
    2fa4:	df000204 	addi	fp,sp,8
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
    2fa8:	e03ffe15 	stw	zero,-8(fp)
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    2fac:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		--uxSchedulerSuspended;
    2fb0:	d0a03217 	ldw	r2,-32568(gp)
    2fb4:	10bfffc4 	addi	r2,r2,-1
    2fb8:	d0a03215 	stw	r2,-32568(gp)

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    2fbc:	d0a03217 	ldw	r2,-32568(gp)
    2fc0:	10003f1e 	bne	r2,zero,30c0 <xTaskResumeAll+0x128>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    2fc4:	d0a02a17 	ldw	r2,-32600(gp)
    2fc8:	10003d26 	beq	r2,zero,30c0 <xTaskResumeAll+0x128>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    2fcc:	00002606 	br	3068 <xTaskResumeAll+0xd0>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    2fd0:	00820234 	movhi	r2,2056
    2fd4:	10be5a04 	addi	r2,r2,-1688
    2fd8:	10800317 	ldw	r2,12(r2)
    2fdc:	10800317 	ldw	r2,12(r2)
    2fe0:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2fe4:	e0bfff17 	ldw	r2,-4(fp)
    2fe8:	10800604 	addi	r2,r2,24
    2fec:	1009883a 	mov	r4,r2
    2ff0:	00015fc0 	call	15fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    2ff4:	e0bfff17 	ldw	r2,-4(fp)
    2ff8:	10800104 	addi	r2,r2,4
    2ffc:	1009883a 	mov	r4,r2
    3000:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    3004:	e0bfff17 	ldw	r2,-4(fp)
    3008:	10800b17 	ldw	r2,44(r2)
    300c:	d0e02c17 	ldw	r3,-32592(gp)
    3010:	1880032e 	bgeu	r3,r2,3020 <xTaskResumeAll+0x88>
    3014:	e0bfff17 	ldw	r2,-4(fp)
    3018:	10800b17 	ldw	r2,44(r2)
    301c:	d0a02c15 	stw	r2,-32592(gp)
    3020:	e0bfff17 	ldw	r2,-4(fp)
    3024:	10800b17 	ldw	r2,44(r2)
    3028:	10c00524 	muli	r3,r2,20
    302c:	00820234 	movhi	r2,2056
    3030:	10be1404 	addi	r2,r2,-1968
    3034:	1887883a 	add	r3,r3,r2
    3038:	e0bfff17 	ldw	r2,-4(fp)
    303c:	10800104 	addi	r2,r2,4
    3040:	100b883a 	mov	r5,r2
    3044:	1809883a 	mov	r4,r3
    3048:	00014980 	call	1498 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    304c:	e0bfff17 	ldw	r2,-4(fp)
    3050:	10c00b17 	ldw	r3,44(r2)
    3054:	d0a02617 	ldw	r2,-32616(gp)
    3058:	10800b17 	ldw	r2,44(r2)
    305c:	18800236 	bltu	r3,r2,3068 <xTaskResumeAll+0xd0>
					{
						xYieldPending = pdTRUE;
    3060:	00800044 	movi	r2,1
    3064:	d0a02f15 	stw	r2,-32580(gp)
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    3068:	00820234 	movhi	r2,2056
    306c:	10be5a04 	addi	r2,r2,-1688
    3070:	10800017 	ldw	r2,0(r2)
    3074:	103fd61e 	bne	r2,zero,2fd0 <__alt_data_end+0xf0002fd0>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
    3078:	d0a02e17 	ldw	r2,-32584(gp)
    307c:	10000a26 	beq	r2,zero,30a8 <xTaskResumeAll+0x110>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    3080:	00000706 	br	30a0 <xTaskResumeAll+0x108>
					{
						if( xTaskIncrementTick() != pdFALSE )
    3084:	00031500 	call	3150 <xTaskIncrementTick>
    3088:	10000226 	beq	r2,zero,3094 <xTaskResumeAll+0xfc>
						{
							xYieldPending = pdTRUE;
    308c:	00800044 	movi	r2,1
    3090:	d0a02f15 	stw	r2,-32580(gp)
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
    3094:	d0a02e17 	ldw	r2,-32584(gp)
    3098:	10bfffc4 	addi	r2,r2,-1
    309c:	d0a02e15 	stw	r2,-32584(gp)
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    30a0:	d0a02e17 	ldw	r2,-32584(gp)
    30a4:	103ff71e 	bne	r2,zero,3084 <__alt_data_end+0xf0003084>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
    30a8:	d0a02f17 	ldw	r2,-32580(gp)
    30ac:	10800058 	cmpnei	r2,r2,1
    30b0:	1000031e 	bne	r2,zero,30c0 <xTaskResumeAll+0x128>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    30b4:	00800044 	movi	r2,1
    30b8:	e0bffe15 	stw	r2,-8(fp)
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    30bc:	003b683a 	trap	0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    30c0:	00040fc0 	call	40fc <vTaskExitCritical>

	return xAlreadyYielded;
    30c4:	e0bffe17 	ldw	r2,-8(fp)
}
    30c8:	e037883a 	mov	sp,fp
    30cc:	dfc00117 	ldw	ra,4(sp)
    30d0:	df000017 	ldw	fp,0(sp)
    30d4:	dec00204 	addi	sp,sp,8
    30d8:	f800283a 	ret

000030dc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    30dc:	defffe04 	addi	sp,sp,-8
    30e0:	df000115 	stw	fp,4(sp)
    30e4:	df000104 	addi	fp,sp,4
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
    30e8:	d0a02b17 	ldw	r2,-32596(gp)
    30ec:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
    30f0:	e0bfff17 	ldw	r2,-4(fp)
}
    30f4:	e037883a 	mov	sp,fp
    30f8:	df000017 	ldw	fp,0(sp)
    30fc:	dec00104 	addi	sp,sp,4
    3100:	f800283a 	ret

00003104 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
    3104:	defffd04 	addi	sp,sp,-12
    3108:	df000215 	stw	fp,8(sp)
    310c:	df000204 	addi	fp,sp,8
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
    3110:	e03ffe15 	stw	zero,-8(fp)
	{
		xReturn = xTickCount;
    3114:	d0a02b17 	ldw	r2,-32596(gp)
    3118:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    311c:	e0bfff17 	ldw	r2,-4(fp)
}
    3120:	e037883a 	mov	sp,fp
    3124:	df000017 	ldw	fp,0(sp)
    3128:	dec00104 	addi	sp,sp,4
    312c:	f800283a 	ret

00003130 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
    3130:	deffff04 	addi	sp,sp,-4
    3134:	df000015 	stw	fp,0(sp)
    3138:	d839883a 	mov	fp,sp
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
    313c:	d0a02a17 	ldw	r2,-32600(gp)
}
    3140:	e037883a 	mov	sp,fp
    3144:	df000017 	ldw	fp,0(sp)
    3148:	dec00104 	addi	sp,sp,4
    314c:	f800283a 	ret

00003150 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    3150:	defff904 	addi	sp,sp,-28
    3154:	dfc00615 	stw	ra,24(sp)
    3158:	df000515 	stw	fp,20(sp)
    315c:	df000504 	addi	fp,sp,20
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    3160:	e03ffb15 	stw	zero,-20(fp)

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3164:	d0a03217 	ldw	r2,-32568(gp)
    3168:	10005d1e 	bne	r2,zero,32e0 <xTaskIncrementTick+0x190>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
    316c:	d0a02b17 	ldw	r2,-32596(gp)
    3170:	10800044 	addi	r2,r2,1
    3174:	d0a02b15 	stw	r2,-32596(gp)

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    3178:	d0a02b17 	ldw	r2,-32596(gp)
    317c:	e0bffc15 	stw	r2,-16(fp)

			if( xConstTickCount == ( TickType_t ) 0U )
    3180:	e0bffc17 	ldw	r2,-16(fp)
    3184:	10000a1e 	bne	r2,zero,31b0 <xTaskIncrementTick+0x60>
			{
				taskSWITCH_DELAYED_LISTS();
    3188:	d0a02717 	ldw	r2,-32612(gp)
    318c:	e0bffd15 	stw	r2,-12(fp)
    3190:	d0a02817 	ldw	r2,-32608(gp)
    3194:	d0a02715 	stw	r2,-32612(gp)
    3198:	e0bffd17 	ldw	r2,-12(fp)
    319c:	d0a02815 	stw	r2,-32608(gp)
    31a0:	d0a03017 	ldw	r2,-32576(gp)
    31a4:	10800044 	addi	r2,r2,1
    31a8:	d0a03015 	stw	r2,-32576(gp)
    31ac:	0003da80 	call	3da8 <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
    31b0:	d0a00317 	ldw	r2,-32756(gp)
    31b4:	e0fffc17 	ldw	r3,-16(fp)
    31b8:	18803d36 	bltu	r3,r2,32b0 <xTaskIncrementTick+0x160>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    31bc:	d0a02717 	ldw	r2,-32612(gp)
    31c0:	10800017 	ldw	r2,0(r2)
    31c4:	1000021e 	bne	r2,zero,31d0 <xTaskIncrementTick+0x80>
    31c8:	00800044 	movi	r2,1
    31cc:	00000106 	br	31d4 <xTaskIncrementTick+0x84>
    31d0:	0005883a 	mov	r2,zero
    31d4:	10803fcc 	andi	r2,r2,255
    31d8:	10000326 	beq	r2,zero,31e8 <xTaskIncrementTick+0x98>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
    31dc:	00bfffc4 	movi	r2,-1
    31e0:	d0a00315 	stw	r2,-32756(gp)
						break;
    31e4:	00003206 	br	32b0 <xTaskIncrementTick+0x160>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    31e8:	d0a02717 	ldw	r2,-32612(gp)
    31ec:	10800317 	ldw	r2,12(r2)
    31f0:	10800317 	ldw	r2,12(r2)
    31f4:	e0bffe15 	stw	r2,-8(fp)
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    31f8:	e0bffe17 	ldw	r2,-8(fp)
    31fc:	10800117 	ldw	r2,4(r2)
    3200:	e0bfff15 	stw	r2,-4(fp)

						if( xConstTickCount < xItemValue )
    3204:	e0fffc17 	ldw	r3,-16(fp)
    3208:	e0bfff17 	ldw	r2,-4(fp)
    320c:	1880032e 	bgeu	r3,r2,321c <xTaskIncrementTick+0xcc>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
    3210:	e0bfff17 	ldw	r2,-4(fp)
    3214:	d0a00315 	stw	r2,-32756(gp)
							break;
    3218:	00002506 	br	32b0 <xTaskIncrementTick+0x160>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    321c:	e0bffe17 	ldw	r2,-8(fp)
    3220:	10800104 	addi	r2,r2,4
    3224:	1009883a 	mov	r4,r2
    3228:	00015fc0 	call	15fc <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    322c:	e0bffe17 	ldw	r2,-8(fp)
    3230:	10800a17 	ldw	r2,40(r2)
    3234:	10000426 	beq	r2,zero,3248 <xTaskIncrementTick+0xf8>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    3238:	e0bffe17 	ldw	r2,-8(fp)
    323c:	10800604 	addi	r2,r2,24
    3240:	1009883a 	mov	r4,r2
    3244:	00015fc0 	call	15fc <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
    3248:	e0bffe17 	ldw	r2,-8(fp)
    324c:	10800b17 	ldw	r2,44(r2)
    3250:	d0e02c17 	ldw	r3,-32592(gp)
    3254:	1880032e 	bgeu	r3,r2,3264 <xTaskIncrementTick+0x114>
    3258:	e0bffe17 	ldw	r2,-8(fp)
    325c:	10800b17 	ldw	r2,44(r2)
    3260:	d0a02c15 	stw	r2,-32592(gp)
    3264:	e0bffe17 	ldw	r2,-8(fp)
    3268:	10800b17 	ldw	r2,44(r2)
    326c:	10c00524 	muli	r3,r2,20
    3270:	00820234 	movhi	r2,2056
    3274:	10be1404 	addi	r2,r2,-1968
    3278:	1887883a 	add	r3,r3,r2
    327c:	e0bffe17 	ldw	r2,-8(fp)
    3280:	10800104 	addi	r2,r2,4
    3284:	100b883a 	mov	r5,r2
    3288:	1809883a 	mov	r4,r3
    328c:	00014980 	call	1498 <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3290:	e0bffe17 	ldw	r2,-8(fp)
    3294:	10c00b17 	ldw	r3,44(r2)
    3298:	d0a02617 	ldw	r2,-32616(gp)
    329c:	10800b17 	ldw	r2,44(r2)
    32a0:	18bfc636 	bltu	r3,r2,31bc <__alt_data_end+0xf00031bc>
							{
								xSwitchRequired = pdTRUE;
    32a4:	00800044 	movi	r2,1
    32a8:	e0bffb15 	stw	r2,-20(fp)
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
    32ac:	003fc306 	br	31bc <__alt_data_end+0xf00031bc>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    32b0:	d0a02617 	ldw	r2,-32616(gp)
    32b4:	10c00b17 	ldw	r3,44(r2)
    32b8:	00820234 	movhi	r2,2056
    32bc:	10be1404 	addi	r2,r2,-1968
    32c0:	18c00524 	muli	r3,r3,20
    32c4:	10c5883a 	add	r2,r2,r3
    32c8:	10800017 	ldw	r2,0(r2)
    32cc:	108000b0 	cmpltui	r2,r2,2
    32d0:	1000061e 	bne	r2,zero,32ec <xTaskIncrementTick+0x19c>
			{
				xSwitchRequired = pdTRUE;
    32d4:	00800044 	movi	r2,1
    32d8:	e0bffb15 	stw	r2,-20(fp)
    32dc:	00000306 	br	32ec <xTaskIncrementTick+0x19c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    32e0:	d0a02e17 	ldw	r2,-32584(gp)
    32e4:	10800044 	addi	r2,r2,1
    32e8:	d0a02e15 	stw	r2,-32584(gp)
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    32ec:	d0a02f17 	ldw	r2,-32580(gp)
    32f0:	10000226 	beq	r2,zero,32fc <xTaskIncrementTick+0x1ac>
		{
			xSwitchRequired = pdTRUE;
    32f4:	00800044 	movi	r2,1
    32f8:	e0bffb15 	stw	r2,-20(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
    32fc:	e0bffb17 	ldw	r2,-20(fp)
}
    3300:	e037883a 	mov	sp,fp
    3304:	dfc00117 	ldw	ra,4(sp)
    3308:	df000017 	ldw	fp,0(sp)
    330c:	dec00204 	addi	sp,sp,8
    3310:	f800283a 	ret

00003314 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    3314:	defffd04 	addi	sp,sp,-12
    3318:	dfc00215 	stw	ra,8(sp)
    331c:	df000115 	stw	fp,4(sp)
    3320:	df000104 	addi	fp,sp,4
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    3324:	d0a03217 	ldw	r2,-32568(gp)
    3328:	10000326 	beq	r2,zero,3338 <vTaskSwitchContext+0x24>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    332c:	00800044 	movi	r2,1
    3330:	d0a02f15 	stw	r2,-32580(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3334:	00003e06 	br	3430 <vTaskSwitchContext+0x11c>
		switch. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xYieldPending = pdFALSE;
    3338:	d0202f15 	stw	zero,-32580(gp)
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
    333c:	d0a02617 	ldw	r2,-32616(gp)
    3340:	10800017 	ldw	r2,0(r2)
    3344:	d0e02617 	ldw	r3,-32616(gp)
    3348:	18c00c17 	ldw	r3,48(r3)
    334c:	18800636 	bltu	r3,r2,3368 <vTaskSwitchContext+0x54>
    3350:	d0e02617 	ldw	r3,-32616(gp)
    3354:	d0a02617 	ldw	r2,-32616(gp)
    3358:	10800d04 	addi	r2,r2,52
    335c:	100b883a 	mov	r5,r2
    3360:	1809883a 	mov	r4,r3
    3364:	00016940 	call	1694 <vApplicationStackOverflowHook>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
    3368:	d0a02617 	ldw	r2,-32616(gp)
    336c:	10800c17 	ldw	r2,48(r2)
    3370:	01800504 	movi	r6,20
    3374:	01420034 	movhi	r5,2048
    3378:	29400e44 	addi	r5,r5,57
    337c:	1009883a 	mov	r4,r2
    3380:	00092700 	call	9270 <memcmp>
    3384:	10000a26 	beq	r2,zero,33b0 <vTaskSwitchContext+0x9c>
    3388:	d0e02617 	ldw	r3,-32616(gp)
    338c:	d0a02617 	ldw	r2,-32616(gp)
    3390:	10800d04 	addi	r2,r2,52
    3394:	100b883a 	mov	r5,r2
    3398:	1809883a 	mov	r4,r3
    339c:	00016940 	call	1694 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
    33a0:	00000306 	br	33b0 <vTaskSwitchContext+0x9c>
    33a4:	d0a02c17 	ldw	r2,-32592(gp)
    33a8:	10bfffc4 	addi	r2,r2,-1
    33ac:	d0a02c15 	stw	r2,-32592(gp)
    33b0:	d0e02c17 	ldw	r3,-32592(gp)
    33b4:	00820234 	movhi	r2,2056
    33b8:	10be1404 	addi	r2,r2,-1968
    33bc:	18c00524 	muli	r3,r3,20
    33c0:	10c5883a 	add	r2,r2,r3
    33c4:	10800017 	ldw	r2,0(r2)
    33c8:	103ff626 	beq	r2,zero,33a4 <__alt_data_end+0xf00033a4>
    33cc:	d0a02c17 	ldw	r2,-32592(gp)
    33d0:	10c00524 	muli	r3,r2,20
    33d4:	00820234 	movhi	r2,2056
    33d8:	10be1404 	addi	r2,r2,-1968
    33dc:	1885883a 	add	r2,r3,r2
    33e0:	e0bfff15 	stw	r2,-4(fp)
    33e4:	e0bfff17 	ldw	r2,-4(fp)
    33e8:	10800117 	ldw	r2,4(r2)
    33ec:	10c00117 	ldw	r3,4(r2)
    33f0:	e0bfff17 	ldw	r2,-4(fp)
    33f4:	10c00115 	stw	r3,4(r2)
    33f8:	e0bfff17 	ldw	r2,-4(fp)
    33fc:	10c00117 	ldw	r3,4(r2)
    3400:	e0bfff17 	ldw	r2,-4(fp)
    3404:	10800204 	addi	r2,r2,8
    3408:	1880051e 	bne	r3,r2,3420 <vTaskSwitchContext+0x10c>
    340c:	e0bfff17 	ldw	r2,-4(fp)
    3410:	10800117 	ldw	r2,4(r2)
    3414:	10c00117 	ldw	r3,4(r2)
    3418:	e0bfff17 	ldw	r2,-4(fp)
    341c:	10c00115 	stw	r3,4(r2)
    3420:	e0bfff17 	ldw	r2,-4(fp)
    3424:	10800117 	ldw	r2,4(r2)
    3428:	10800317 	ldw	r2,12(r2)
    342c:	d0a02615 	stw	r2,-32616(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3430:	0001883a 	nop
    3434:	e037883a 	mov	sp,fp
    3438:	dfc00117 	ldw	ra,4(sp)
    343c:	df000017 	ldw	fp,0(sp)
    3440:	dec00204 	addi	sp,sp,8
    3444:	f800283a 	ret

00003448 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    3448:	defffb04 	addi	sp,sp,-20
    344c:	dfc00415 	stw	ra,16(sp)
    3450:	df000315 	stw	fp,12(sp)
    3454:	df000304 	addi	fp,sp,12
    3458:	e13ffe15 	stw	r4,-8(fp)
    345c:	e17fff15 	stw	r5,-4(fp)

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    3460:	d0a02617 	ldw	r2,-32616(gp)
    3464:	10800604 	addi	r2,r2,24
    3468:	100b883a 	mov	r5,r2
    346c:	e13ffe17 	ldw	r4,-8(fp)
    3470:	00015240 	call	1524 <vListInsert>

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3474:	d0a02617 	ldw	r2,-32616(gp)
    3478:	10800104 	addi	r2,r2,4
    347c:	1009883a 	mov	r4,r2
    3480:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the scheduler
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
    3484:	d0e02b17 	ldw	r3,-32596(gp)
    3488:	e0bfff17 	ldw	r2,-4(fp)
    348c:	1885883a 	add	r2,r3,r2
    3490:	e0bffd15 	stw	r2,-12(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3494:	e13ffd17 	ldw	r4,-12(fp)
    3498:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    349c:	0001883a 	nop
    34a0:	e037883a 	mov	sp,fp
    34a4:	dfc00117 	ldw	ra,4(sp)
    34a8:	df000017 	ldw	fp,0(sp)
    34ac:	dec00204 	addi	sp,sp,8
    34b0:	f800283a 	ret

000034b4 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
    34b4:	defffa04 	addi	sp,sp,-24
    34b8:	dfc00515 	stw	ra,20(sp)
    34bc:	df000415 	stw	fp,16(sp)
    34c0:	df000404 	addi	fp,sp,16
    34c4:	e13ffd15 	stw	r4,-12(fp)
    34c8:	e17ffe15 	stw	r5,-8(fp)
    34cc:	e1bfff15 	stw	r6,-4(fp)
	configASSERT( uxSchedulerSuspended != 0 );

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    34d0:	d0a02617 	ldw	r2,-32616(gp)
    34d4:	e0fffe17 	ldw	r3,-8(fp)
    34d8:	18e00034 	orhi	r3,r3,32768
    34dc:	10c00615 	stw	r3,24(r2)
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    34e0:	d0a02617 	ldw	r2,-32616(gp)
    34e4:	10800604 	addi	r2,r2,24
    34e8:	100b883a 	mov	r5,r2
    34ec:	e13ffd17 	ldw	r4,-12(fp)
    34f0:	00014980 	call	1498 <vListInsertEnd>

	/* The task must be removed from the ready list before it is added to the
	blocked list.  Exclusive access can be assured to the ready list as the
	scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    34f4:	d0a02617 	ldw	r2,-32616(gp)
    34f8:	10800104 	addi	r2,r2,4
    34fc:	1009883a 	mov	r4,r2
    3500:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the kernel
			will manage it correctly. */
			xTimeToWake = xTickCount + xTicksToWait;
    3504:	d0e02b17 	ldw	r3,-32596(gp)
    3508:	e0bfff17 	ldw	r2,-4(fp)
    350c:	1885883a 	add	r2,r3,r2
    3510:	e0bffc15 	stw	r2,-16(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3514:	e13ffc17 	ldw	r4,-16(fp)
    3518:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    351c:	0001883a 	nop
    3520:	e037883a 	mov	sp,fp
    3524:	dfc00117 	ldw	ra,4(sp)
    3528:	df000017 	ldw	fp,0(sp)
    352c:	dec00204 	addi	sp,sp,8
    3530:	f800283a 	ret

00003534 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
    3534:	defffb04 	addi	sp,sp,-20
    3538:	dfc00415 	stw	ra,16(sp)
    353c:	df000315 	stw	fp,12(sp)
    3540:	df000304 	addi	fp,sp,12
    3544:	e13ffe15 	stw	r4,-8(fp)
    3548:	e17fff15 	stw	r5,-4(fp)

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    354c:	d0a02617 	ldw	r2,-32616(gp)
    3550:	10800604 	addi	r2,r2,24
    3554:	100b883a 	mov	r5,r2
    3558:	e13ffe17 	ldw	r4,-8(fp)
    355c:	00014980 	call	1498 <vListInsertEnd>

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3560:	d0a02617 	ldw	r2,-32616(gp)
    3564:	10800104 	addi	r2,r2,4
    3568:	1009883a 	mov	r4,r2
    356c:	00015fc0 	call	15fc <uxListRemove>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
    3570:	d0e02b17 	ldw	r3,-32596(gp)
    3574:	e0bfff17 	ldw	r2,-4(fp)
    3578:	1885883a 	add	r2,r3,r2
    357c:	e0bffd15 	stw	r2,-12(fp)

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
    3580:	e13ffd17 	ldw	r4,-12(fp)
    3584:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
    3588:	0001883a 	nop
    358c:	e037883a 	mov	sp,fp
    3590:	dfc00117 	ldw	ra,4(sp)
    3594:	df000017 	ldw	fp,0(sp)
    3598:	dec00204 	addi	sp,sp,8
    359c:	f800283a 	ret

000035a0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    35a0:	defffb04 	addi	sp,sp,-20
    35a4:	dfc00415 	stw	ra,16(sp)
    35a8:	df000315 	stw	fp,12(sp)
    35ac:	df000304 	addi	fp,sp,12
    35b0:	e13fff15 	stw	r4,-4(fp)
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    35b4:	e0bfff17 	ldw	r2,-4(fp)
    35b8:	10800317 	ldw	r2,12(r2)
    35bc:	10800317 	ldw	r2,12(r2)
    35c0:	e0bffe15 	stw	r2,-8(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    35c4:	e0bffe17 	ldw	r2,-8(fp)
    35c8:	10800604 	addi	r2,r2,24
    35cc:	1009883a 	mov	r4,r2
    35d0:	00015fc0 	call	15fc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    35d4:	d0a03217 	ldw	r2,-32568(gp)
    35d8:	1000171e 	bne	r2,zero,3638 <xTaskRemoveFromEventList+0x98>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    35dc:	e0bffe17 	ldw	r2,-8(fp)
    35e0:	10800104 	addi	r2,r2,4
    35e4:	1009883a 	mov	r4,r2
    35e8:	00015fc0 	call	15fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
    35ec:	e0bffe17 	ldw	r2,-8(fp)
    35f0:	10800b17 	ldw	r2,44(r2)
    35f4:	d0e02c17 	ldw	r3,-32592(gp)
    35f8:	1880032e 	bgeu	r3,r2,3608 <xTaskRemoveFromEventList+0x68>
    35fc:	e0bffe17 	ldw	r2,-8(fp)
    3600:	10800b17 	ldw	r2,44(r2)
    3604:	d0a02c15 	stw	r2,-32592(gp)
    3608:	e0bffe17 	ldw	r2,-8(fp)
    360c:	10800b17 	ldw	r2,44(r2)
    3610:	10c00524 	muli	r3,r2,20
    3614:	00820234 	movhi	r2,2056
    3618:	10be1404 	addi	r2,r2,-1968
    361c:	1887883a 	add	r3,r3,r2
    3620:	e0bffe17 	ldw	r2,-8(fp)
    3624:	10800104 	addi	r2,r2,4
    3628:	100b883a 	mov	r5,r2
    362c:	1809883a 	mov	r4,r3
    3630:	00014980 	call	1498 <vListInsertEnd>
    3634:	00000606 	br	3650 <xTaskRemoveFromEventList+0xb0>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    3638:	e0bffe17 	ldw	r2,-8(fp)
    363c:	10800604 	addi	r2,r2,24
    3640:	100b883a 	mov	r5,r2
    3644:	01020234 	movhi	r4,2056
    3648:	213e5a04 	addi	r4,r4,-1688
    364c:	00014980 	call	1498 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3650:	e0bffe17 	ldw	r2,-8(fp)
    3654:	10800b17 	ldw	r2,44(r2)
    3658:	d0e02617 	ldw	r3,-32616(gp)
    365c:	18c00b17 	ldw	r3,44(r3)
    3660:	1880052e 	bgeu	r3,r2,3678 <xTaskRemoveFromEventList+0xd8>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    3664:	00800044 	movi	r2,1
    3668:	e0bffd15 	stw	r2,-12(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    366c:	00800044 	movi	r2,1
    3670:	d0a02f15 	stw	r2,-32580(gp)
    3674:	00000106 	br	367c <xTaskRemoveFromEventList+0xdc>
	}
	else
	{
		xReturn = pdFALSE;
    3678:	e03ffd15 	stw	zero,-12(fp)
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
    367c:	e0bffd17 	ldw	r2,-12(fp)
}
    3680:	e037883a 	mov	sp,fp
    3684:	dfc00117 	ldw	ra,4(sp)
    3688:	df000017 	ldw	fp,0(sp)
    368c:	dec00204 	addi	sp,sp,8
    3690:	f800283a 	ret

00003694 <xTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
    3694:	defffa04 	addi	sp,sp,-24
    3698:	dfc00515 	stw	ra,20(sp)
    369c:	df000415 	stw	fp,16(sp)
    36a0:	df000404 	addi	fp,sp,16
    36a4:	e13ffe15 	stw	r4,-8(fp)
    36a8:	e17fff15 	stw	r5,-4(fp)
	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    36ac:	e0bfff17 	ldw	r2,-4(fp)
    36b0:	10e00034 	orhi	r3,r2,32768
    36b4:	e0bffe17 	ldw	r2,-8(fp)
    36b8:	10c00015 	stw	r3,0(r2)

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
    36bc:	e0bffe17 	ldw	r2,-8(fp)
    36c0:	10800317 	ldw	r2,12(r2)
    36c4:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( pxEventListItem );
    36c8:	e13ffe17 	ldw	r4,-8(fp)
    36cc:	00015fc0 	call	15fc <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    36d0:	e0bffd17 	ldw	r2,-12(fp)
    36d4:	10800104 	addi	r2,r2,4
    36d8:	1009883a 	mov	r4,r2
    36dc:	00015fc0 	call	15fc <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
    36e0:	e0bffd17 	ldw	r2,-12(fp)
    36e4:	10800b17 	ldw	r2,44(r2)
    36e8:	d0e02c17 	ldw	r3,-32592(gp)
    36ec:	1880032e 	bgeu	r3,r2,36fc <xTaskRemoveFromUnorderedEventList+0x68>
    36f0:	e0bffd17 	ldw	r2,-12(fp)
    36f4:	10800b17 	ldw	r2,44(r2)
    36f8:	d0a02c15 	stw	r2,-32592(gp)
    36fc:	e0bffd17 	ldw	r2,-12(fp)
    3700:	10800b17 	ldw	r2,44(r2)
    3704:	10c00524 	muli	r3,r2,20
    3708:	00820234 	movhi	r2,2056
    370c:	10be1404 	addi	r2,r2,-1968
    3710:	1887883a 	add	r3,r3,r2
    3714:	e0bffd17 	ldw	r2,-12(fp)
    3718:	10800104 	addi	r2,r2,4
    371c:	100b883a 	mov	r5,r2
    3720:	1809883a 	mov	r4,r3
    3724:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3728:	e0bffd17 	ldw	r2,-12(fp)
    372c:	10800b17 	ldw	r2,44(r2)
    3730:	d0e02617 	ldw	r3,-32616(gp)
    3734:	18c00b17 	ldw	r3,44(r3)
    3738:	1880052e 	bgeu	r3,r2,3750 <xTaskRemoveFromUnorderedEventList+0xbc>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
    373c:	00800044 	movi	r2,1
    3740:	e0bffc15 	stw	r2,-16(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    3744:	00800044 	movi	r2,1
    3748:	d0a02f15 	stw	r2,-32580(gp)
    374c:	00000106 	br	3754 <xTaskRemoveFromUnorderedEventList+0xc0>
	}
	else
	{
		xReturn = pdFALSE;
    3750:	e03ffc15 	stw	zero,-16(fp)
	}

	return xReturn;
    3754:	e0bffc17 	ldw	r2,-16(fp)
}
    3758:	e037883a 	mov	sp,fp
    375c:	dfc00117 	ldw	ra,4(sp)
    3760:	df000017 	ldw	fp,0(sp)
    3764:	dec00204 	addi	sp,sp,8
    3768:	f800283a 	ret

0000376c <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    376c:	defffe04 	addi	sp,sp,-8
    3770:	df000115 	stw	fp,4(sp)
    3774:	df000104 	addi	fp,sp,4
    3778:	e13fff15 	stw	r4,-4(fp)
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    377c:	d0e03017 	ldw	r3,-32576(gp)
    3780:	e0bfff17 	ldw	r2,-4(fp)
    3784:	10c00015 	stw	r3,0(r2)
	pxTimeOut->xTimeOnEntering = xTickCount;
    3788:	d0e02b17 	ldw	r3,-32596(gp)
    378c:	e0bfff17 	ldw	r2,-4(fp)
    3790:	10c00115 	stw	r3,4(r2)
}
    3794:	0001883a 	nop
    3798:	e037883a 	mov	sp,fp
    379c:	df000017 	ldw	fp,0(sp)
    37a0:	dec00104 	addi	sp,sp,4
    37a4:	f800283a 	ret

000037a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    37a8:	defffa04 	addi	sp,sp,-24
    37ac:	dfc00515 	stw	ra,20(sp)
    37b0:	df000415 	stw	fp,16(sp)
    37b4:	df000404 	addi	fp,sp,16
    37b8:	e13ffe15 	stw	r4,-8(fp)
    37bc:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
    37c0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    37c4:	d0a02b17 	ldw	r2,-32596(gp)
    37c8:	e0bffd15 	stw	r2,-12(fp)
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    37cc:	e0bffe17 	ldw	r2,-8(fp)
    37d0:	10c00017 	ldw	r3,0(r2)
    37d4:	d0a03017 	ldw	r2,-32576(gp)
    37d8:	18800726 	beq	r3,r2,37f8 <xTaskCheckForTimeOut+0x50>
    37dc:	e0bffe17 	ldw	r2,-8(fp)
    37e0:	10800117 	ldw	r2,4(r2)
    37e4:	e0fffd17 	ldw	r3,-12(fp)
    37e8:	18800336 	bltu	r3,r2,37f8 <xTaskCheckForTimeOut+0x50>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
    37ec:	00800044 	movi	r2,1
    37f0:	e0bffc15 	stw	r2,-16(fp)
    37f4:	00001606 	br	3850 <xTaskCheckForTimeOut+0xa8>
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
    37f8:	e0bffe17 	ldw	r2,-8(fp)
    37fc:	10800117 	ldw	r2,4(r2)
    3800:	e0fffd17 	ldw	r3,-12(fp)
    3804:	1887c83a 	sub	r3,r3,r2
    3808:	e0bfff17 	ldw	r2,-4(fp)
    380c:	10800017 	ldw	r2,0(r2)
    3810:	18800d2e 	bgeu	r3,r2,3848 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
    3814:	e0bfff17 	ldw	r2,-4(fp)
    3818:	10c00017 	ldw	r3,0(r2)
    381c:	e0bffe17 	ldw	r2,-8(fp)
    3820:	11000117 	ldw	r4,4(r2)
    3824:	e0bffd17 	ldw	r2,-12(fp)
    3828:	2085c83a 	sub	r2,r4,r2
    382c:	1887883a 	add	r3,r3,r2
    3830:	e0bfff17 	ldw	r2,-4(fp)
    3834:	10c00015 	stw	r3,0(r2)
			vTaskSetTimeOutState( pxTimeOut );
    3838:	e13ffe17 	ldw	r4,-8(fp)
    383c:	000376c0 	call	376c <vTaskSetTimeOutState>
			xReturn = pdFALSE;
    3840:	e03ffc15 	stw	zero,-16(fp)
    3844:	00000206 	br	3850 <xTaskCheckForTimeOut+0xa8>
		}
		else
		{
			xReturn = pdTRUE;
    3848:	00800044 	movi	r2,1
    384c:	e0bffc15 	stw	r2,-16(fp)
		}
	}
	taskEXIT_CRITICAL();
    3850:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    3854:	e0bffc17 	ldw	r2,-16(fp)
}
    3858:	e037883a 	mov	sp,fp
    385c:	dfc00117 	ldw	ra,4(sp)
    3860:	df000017 	ldw	fp,0(sp)
    3864:	dec00204 	addi	sp,sp,8
    3868:	f800283a 	ret

0000386c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    386c:	deffff04 	addi	sp,sp,-4
    3870:	df000015 	stw	fp,0(sp)
    3874:	d839883a 	mov	fp,sp
	xYieldPending = pdTRUE;
    3878:	00800044 	movi	r2,1
    387c:	d0a02f15 	stw	r2,-32580(gp)
}
    3880:	0001883a 	nop
    3884:	e037883a 	mov	sp,fp
    3888:	df000017 	ldw	fp,0(sp)
    388c:	dec00104 	addi	sp,sp,4
    3890:	f800283a 	ret

00003894 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    3894:	defffd04 	addi	sp,sp,-12
    3898:	dfc00215 	stw	ra,8(sp)
    389c:	df000115 	stw	fp,4(sp)
    38a0:	df000104 	addi	fp,sp,4
    38a4:	e13fff15 	stw	r4,-4(fp)
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
    38a8:	0003aa80 	call	3aa8 <prvCheckTasksWaitingTermination>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
    38ac:	003ffe06 	br	38a8 <__alt_data_end+0xf00038a8>

000038b0 <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    38b0:	defff804 	addi	sp,sp,-32
    38b4:	dfc00715 	stw	ra,28(sp)
    38b8:	df000615 	stw	fp,24(sp)
    38bc:	df000604 	addi	fp,sp,24
    38c0:	e13ffb15 	stw	r4,-20(fp)
    38c4:	e17ffc15 	stw	r5,-16(fp)
    38c8:	e1bffd15 	stw	r6,-12(fp)
    38cc:	e1fffe15 	stw	r7,-8(fp)
    38d0:	e0800217 	ldw	r2,8(fp)
    38d4:	e0bfff0d 	sth	r2,-4(fp)
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    38d8:	e03ffa15 	stw	zero,-24(fp)
    38dc:	00001406 	br	3930 <prvInitialiseTCBVariables+0x80>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
    38e0:	e0fffc17 	ldw	r3,-16(fp)
    38e4:	e0bffa17 	ldw	r2,-24(fp)
    38e8:	1885883a 	add	r2,r3,r2
    38ec:	10c00003 	ldbu	r3,0(r2)
    38f0:	e13ffb17 	ldw	r4,-20(fp)
    38f4:	e0bffa17 	ldw	r2,-24(fp)
    38f8:	2085883a 	add	r2,r4,r2
    38fc:	10800d04 	addi	r2,r2,52
    3900:	10c00005 	stb	r3,0(r2)

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    3904:	e0fffc17 	ldw	r3,-16(fp)
    3908:	e0bffa17 	ldw	r2,-24(fp)
    390c:	1885883a 	add	r2,r3,r2
    3910:	10800003 	ldbu	r2,0(r2)
    3914:	10803fcc 	andi	r2,r2,255
    3918:	1080201c 	xori	r2,r2,128
    391c:	10bfe004 	addi	r2,r2,-128
    3920:	10000726 	beq	r2,zero,3940 <prvInitialiseTCBVariables+0x90>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    3924:	e0bffa17 	ldw	r2,-24(fp)
    3928:	10800044 	addi	r2,r2,1
    392c:	e0bffa15 	stw	r2,-24(fp)
    3930:	e0bffa17 	ldw	r2,-24(fp)
    3934:	10800230 	cmpltui	r2,r2,8
    3938:	103fe91e 	bne	r2,zero,38e0 <__alt_data_end+0xf00038e0>
    393c:	00000106 	br	3944 <prvInitialiseTCBVariables+0x94>
		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
		{
			break;
    3940:	0001883a 	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    3944:	e0bffb17 	ldw	r2,-20(fp)
    3948:	10000ec5 	stb	zero,59(r2)

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    394c:	e0bffd17 	ldw	r2,-12(fp)
    3950:	10800330 	cmpltui	r2,r2,12
    3954:	1000021e 	bne	r2,zero,3960 <prvInitialiseTCBVariables+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    3958:	008002c4 	movi	r2,11
    395c:	e0bffd15 	stw	r2,-12(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
    3960:	e0bffb17 	ldw	r2,-20(fp)
    3964:	e0fffd17 	ldw	r3,-12(fp)
    3968:	10c00b15 	stw	r3,44(r2)
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
    396c:	e0bffb17 	ldw	r2,-20(fp)
    3970:	e0fffd17 	ldw	r3,-12(fp)
    3974:	10c01015 	stw	r3,64(r2)
		pxTCB->uxMutexesHeld = 0;
    3978:	e0bffb17 	ldw	r2,-20(fp)
    397c:	10001115 	stw	zero,68(r2)
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    3980:	e0bffb17 	ldw	r2,-20(fp)
    3984:	10800104 	addi	r2,r2,4
    3988:	1009883a 	mov	r4,r2
    398c:	000146c0 	call	146c <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
    3990:	e0bffb17 	ldw	r2,-20(fp)
    3994:	10800604 	addi	r2,r2,24
    3998:	1009883a 	mov	r4,r2
    399c:	000146c0 	call	146c <vListInitialiseItem>

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
    39a0:	e0bffb17 	ldw	r2,-20(fp)
    39a4:	e0fffb17 	ldw	r3,-20(fp)
    39a8:	10c00415 	stw	r3,16(r2)

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    39ac:	00c00304 	movi	r3,12
    39b0:	e0bffd17 	ldw	r2,-12(fp)
    39b4:	1887c83a 	sub	r3,r3,r2
    39b8:	e0bffb17 	ldw	r2,-20(fp)
    39bc:	10c00615 	stw	r3,24(r2)
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
    39c0:	e0bffb17 	ldw	r2,-20(fp)
    39c4:	e0fffb17 	ldw	r3,-20(fp)
    39c8:	10c00915 	stw	r3,36(r2)

	#if ( portCRITICAL_NESTING_IN_TCB == 1 )
	{
		pxTCB->uxCriticalNesting = ( UBaseType_t ) 0U;
    39cc:	e0bffb17 	ldw	r2,-20(fp)
    39d0:	10000f15 	stw	zero,60(r2)
	}
	#endif /* portUSING_MPU_WRAPPERS */

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
    39d4:	e0bffb17 	ldw	r2,-20(fp)
    39d8:	10001215 	stw	zero,72(r2)
		pxTCB->eNotifyState = eNotWaitingNotification;
    39dc:	e0bffb17 	ldw	r2,-20(fp)
    39e0:	10001315 	stw	zero,76(r2)
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
    39e4:	0001883a 	nop
    39e8:	e037883a 	mov	sp,fp
    39ec:	dfc00117 	ldw	ra,4(sp)
    39f0:	df000017 	ldw	fp,0(sp)
    39f4:	dec00204 	addi	sp,sp,8
    39f8:	f800283a 	ret

000039fc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
    39fc:	defffd04 	addi	sp,sp,-12
    3a00:	dfc00215 	stw	ra,8(sp)
    3a04:	df000115 	stw	fp,4(sp)
    3a08:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a0c:	e03fff15 	stw	zero,-4(fp)
    3a10:	00000a06 	br	3a3c <prvInitialiseTaskLists+0x40>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    3a14:	e0bfff17 	ldw	r2,-4(fp)
    3a18:	10c00524 	muli	r3,r2,20
    3a1c:	00820234 	movhi	r2,2056
    3a20:	10be1404 	addi	r2,r2,-1968
    3a24:	1885883a 	add	r2,r3,r2
    3a28:	1009883a 	mov	r4,r2
    3a2c:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a30:	e0bfff17 	ldw	r2,-4(fp)
    3a34:	10800044 	addi	r2,r2,1
    3a38:	e0bfff15 	stw	r2,-4(fp)
    3a3c:	e0bfff17 	ldw	r2,-4(fp)
    3a40:	10800330 	cmpltui	r2,r2,12
    3a44:	103ff31e 	bne	r2,zero,3a14 <__alt_data_end+0xf0003a14>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
    3a48:	01020234 	movhi	r4,2056
    3a4c:	213e5004 	addi	r4,r4,-1728
    3a50:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
    3a54:	01020234 	movhi	r4,2056
    3a58:	213e5504 	addi	r4,r4,-1708
    3a5c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xPendingReadyList );
    3a60:	01020234 	movhi	r4,2056
    3a64:	213e5a04 	addi	r4,r4,-1688
    3a68:	00014040 	call	1404 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    3a6c:	01020234 	movhi	r4,2056
    3a70:	213e5f04 	addi	r4,r4,-1668
    3a74:	00014040 	call	1404 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    3a78:	00820234 	movhi	r2,2056
    3a7c:	10be5004 	addi	r2,r2,-1728
    3a80:	d0a02715 	stw	r2,-32612(gp)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    3a84:	00820234 	movhi	r2,2056
    3a88:	10be5504 	addi	r2,r2,-1708
    3a8c:	d0a02815 	stw	r2,-32608(gp)
}
    3a90:	0001883a 	nop
    3a94:	e037883a 	mov	sp,fp
    3a98:	dfc00117 	ldw	ra,4(sp)
    3a9c:	df000017 	ldw	fp,0(sp)
    3aa0:	dec00204 	addi	sp,sp,8
    3aa4:	f800283a 	ret

00003aa8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    3aa8:	defffc04 	addi	sp,sp,-16
    3aac:	dfc00315 	stw	ra,12(sp)
    3ab0:	df000215 	stw	fp,8(sp)
    3ab4:	df000204 	addi	fp,sp,8
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3ab8:	00001d06 	br	3b30 <prvCheckTasksWaitingTermination+0x88>
		{
			vTaskSuspendAll();
    3abc:	0002f6c0 	call	2f6c <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    3ac0:	00820234 	movhi	r2,2056
    3ac4:	10be5f04 	addi	r2,r2,-1668
    3ac8:	10800017 	ldw	r2,0(r2)
    3acc:	1005003a 	cmpeq	r2,r2,zero
    3ad0:	10803fcc 	andi	r2,r2,255
    3ad4:	e0bffe15 	stw	r2,-8(fp)
			}
			( void ) xTaskResumeAll();
    3ad8:	0002f980 	call	2f98 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
    3adc:	e0bffe17 	ldw	r2,-8(fp)
    3ae0:	1000131e 	bne	r2,zero,3b30 <prvCheckTasksWaitingTermination+0x88>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
    3ae4:	00040a80 	call	40a8 <vTaskEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    3ae8:	00820234 	movhi	r2,2056
    3aec:	10be5f04 	addi	r2,r2,-1668
    3af0:	10800317 	ldw	r2,12(r2)
    3af4:	10800317 	ldw	r2,12(r2)
    3af8:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3afc:	e0bfff17 	ldw	r2,-4(fp)
    3b00:	10800104 	addi	r2,r2,4
    3b04:	1009883a 	mov	r4,r2
    3b08:	00015fc0 	call	15fc <uxListRemove>
					--uxCurrentNumberOfTasks;
    3b0c:	d0a02a17 	ldw	r2,-32600(gp)
    3b10:	10bfffc4 	addi	r2,r2,-1
    3b14:	d0a02a15 	stw	r2,-32600(gp)
					--uxTasksDeleted;
    3b18:	d0a02917 	ldw	r2,-32604(gp)
    3b1c:	10bfffc4 	addi	r2,r2,-1
    3b20:	d0a02915 	stw	r2,-32604(gp)
				}
				taskEXIT_CRITICAL();
    3b24:	00040fc0 	call	40fc <vTaskExitCritical>

				prvDeleteTCB( pxTCB );
    3b28:	e13fff17 	ldw	r4,-4(fp)
    3b2c:	0003d640 	call	3d64 <prvDeleteTCB>
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3b30:	d0a02917 	ldw	r2,-32604(gp)
    3b34:	103fe11e 	bne	r2,zero,3abc <__alt_data_end+0xf0003abc>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
    3b38:	0001883a 	nop
    3b3c:	e037883a 	mov	sp,fp
    3b40:	dfc00117 	ldw	ra,4(sp)
    3b44:	df000017 	ldw	fp,0(sp)
    3b48:	dec00204 	addi	sp,sp,8
    3b4c:	f800283a 	ret

00003b50 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
    3b50:	defffd04 	addi	sp,sp,-12
    3b54:	dfc00215 	stw	ra,8(sp)
    3b58:	df000115 	stw	fp,4(sp)
    3b5c:	df000104 	addi	fp,sp,4
    3b60:	e13fff15 	stw	r4,-4(fp)
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    3b64:	d0a02617 	ldw	r2,-32616(gp)
    3b68:	e0ffff17 	ldw	r3,-4(fp)
    3b6c:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xTickCount )
    3b70:	d0a02b17 	ldw	r2,-32596(gp)
    3b74:	e0ffff17 	ldw	r3,-4(fp)
    3b78:	1880072e 	bgeu	r3,r2,3b98 <prvAddCurrentTaskToDelayedList+0x48>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3b7c:	d0e02817 	ldw	r3,-32608(gp)
    3b80:	d0a02617 	ldw	r2,-32616(gp)
    3b84:	10800104 	addi	r2,r2,4
    3b88:	100b883a 	mov	r5,r2
    3b8c:	1809883a 	mov	r4,r3
    3b90:	00015240 	call	1524 <vListInsert>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3b94:	00000b06 	br	3bc4 <prvAddCurrentTaskToDelayedList+0x74>
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3b98:	d0e02717 	ldw	r3,-32612(gp)
    3b9c:	d0a02617 	ldw	r2,-32616(gp)
    3ba0:	10800104 	addi	r2,r2,4
    3ba4:	100b883a 	mov	r5,r2
    3ba8:	1809883a 	mov	r4,r3
    3bac:	00015240 	call	1524 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
    3bb0:	d0a00317 	ldw	r2,-32756(gp)
    3bb4:	e0ffff17 	ldw	r3,-4(fp)
    3bb8:	1880022e 	bgeu	r3,r2,3bc4 <prvAddCurrentTaskToDelayedList+0x74>
		{
			xNextTaskUnblockTime = xTimeToWake;
    3bbc:	e0bfff17 	ldw	r2,-4(fp)
    3bc0:	d0a00315 	stw	r2,-32756(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3bc4:	0001883a 	nop
    3bc8:	e037883a 	mov	sp,fp
    3bcc:	dfc00117 	ldw	ra,4(sp)
    3bd0:	df000017 	ldw	fp,0(sp)
    3bd4:	dec00204 	addi	sp,sp,8
    3bd8:	f800283a 	ret

00003bdc <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
    3bdc:	defffa04 	addi	sp,sp,-24
    3be0:	dfc00515 	stw	ra,20(sp)
    3be4:	df000415 	stw	fp,16(sp)
    3be8:	df000404 	addi	fp,sp,16
    3bec:	2005883a 	mov	r2,r4
    3bf0:	e17fff15 	stw	r5,-4(fp)
    3bf4:	e0bffe0d 	sth	r2,-8(fp)
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3bf8:	e0bfff17 	ldw	r2,-4(fp)
    3bfc:	1000061e 	bne	r2,zero,3c18 <prvAllocateTCBAndStack+0x3c>
    3c00:	e0bffe0b 	ldhu	r2,-8(fp)
    3c04:	1085883a 	add	r2,r2,r2
    3c08:	1085883a 	add	r2,r2,r2
    3c0c:	1009883a 	mov	r4,r2
    3c10:	0000fd00 	call	fd0 <pvPortMalloc>
    3c14:	00000106 	br	3c1c <prvAllocateTCBAndStack+0x40>
    3c18:	e0bfff17 	ldw	r2,-4(fp)
    3c1c:	e0bffd15 	stw	r2,-12(fp)

		if( pxStack != NULL )
    3c20:	e0bffd17 	ldw	r2,-12(fp)
    3c24:	10000c26 	beq	r2,zero,3c58 <prvAllocateTCBAndStack+0x7c>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
    3c28:	01001404 	movi	r4,80
    3c2c:	0000fd00 	call	fd0 <pvPortMalloc>
    3c30:	e0bffc15 	stw	r2,-16(fp)

			if( pxNewTCB != NULL )
    3c34:	e0bffc17 	ldw	r2,-16(fp)
    3c38:	10000426 	beq	r2,zero,3c4c <prvAllocateTCBAndStack+0x70>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
    3c3c:	e0bffc17 	ldw	r2,-16(fp)
    3c40:	e0fffd17 	ldw	r3,-12(fp)
    3c44:	10c00c15 	stw	r3,48(r2)
    3c48:	00000406 	br	3c5c <prvAllocateTCBAndStack+0x80>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
    3c4c:	e13ffd17 	ldw	r4,-12(fp)
    3c50:	00011500 	call	1150 <vPortFree>
    3c54:	00000106 	br	3c5c <prvAllocateTCBAndStack+0x80>
			}
		}
		else
		{
			pxNewTCB = NULL;
    3c58:	e03ffc15 	stw	zero,-16(fp)
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
    3c5c:	e0bffc17 	ldw	r2,-16(fp)
    3c60:	10000926 	beq	r2,zero,3c88 <prvAllocateTCBAndStack+0xac>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
    3c64:	e0bffc17 	ldw	r2,-16(fp)
    3c68:	10c00c17 	ldw	r3,48(r2)
    3c6c:	e0bffe0b 	ldhu	r2,-8(fp)
    3c70:	1085883a 	add	r2,r2,r2
    3c74:	1085883a 	add	r2,r2,r2
    3c78:	100d883a 	mov	r6,r2
    3c7c:	01402944 	movi	r5,165
    3c80:	1809883a 	mov	r4,r3
    3c84:	00094340 	call	9434 <memset>
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
    3c88:	e0bffc17 	ldw	r2,-16(fp)
}
    3c8c:	e037883a 	mov	sp,fp
    3c90:	dfc00117 	ldw	ra,4(sp)
    3c94:	df000017 	ldw	fp,0(sp)
    3c98:	dec00204 	addi	sp,sp,8
    3c9c:	f800283a 	ret

00003ca0 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
    3ca0:	defffd04 	addi	sp,sp,-12
    3ca4:	df000215 	stw	fp,8(sp)
    3ca8:	df000204 	addi	fp,sp,8
    3cac:	e13fff15 	stw	r4,-4(fp)
	uint32_t ulCount = 0U;
    3cb0:	e03ffe15 	stw	zero,-8(fp)

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cb4:	00000606 	br	3cd0 <prvTaskCheckFreeStackSpace+0x30>
		{
			pucStackByte -= portSTACK_GROWTH;
    3cb8:	e0bfff17 	ldw	r2,-4(fp)
    3cbc:	10800044 	addi	r2,r2,1
    3cc0:	e0bfff15 	stw	r2,-4(fp)
			ulCount++;
    3cc4:	e0bffe17 	ldw	r2,-8(fp)
    3cc8:	10800044 	addi	r2,r2,1
    3ccc:	e0bffe15 	stw	r2,-8(fp)

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cd0:	e0bfff17 	ldw	r2,-4(fp)
    3cd4:	10800003 	ldbu	r2,0(r2)
    3cd8:	10803fcc 	andi	r2,r2,255
    3cdc:	10802960 	cmpeqi	r2,r2,165
    3ce0:	103ff51e 	bne	r2,zero,3cb8 <__alt_data_end+0xf0003cb8>
		{
			pucStackByte -= portSTACK_GROWTH;
			ulCount++;
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
    3ce4:	e0bffe17 	ldw	r2,-8(fp)
    3ce8:	1004d0ba 	srli	r2,r2,2
    3cec:	e0bffe15 	stw	r2,-8(fp)

		return ( uint16_t ) ulCount;
    3cf0:	e0bffe17 	ldw	r2,-8(fp)
	}
    3cf4:	e037883a 	mov	sp,fp
    3cf8:	df000017 	ldw	fp,0(sp)
    3cfc:	dec00104 	addi	sp,sp,4
    3d00:	f800283a 	ret

00003d04 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
    3d04:	defffa04 	addi	sp,sp,-24
    3d08:	dfc00515 	stw	ra,20(sp)
    3d0c:	df000415 	stw	fp,16(sp)
    3d10:	df000404 	addi	fp,sp,16
    3d14:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
    3d18:	e0bfff17 	ldw	r2,-4(fp)
    3d1c:	1000021e 	bne	r2,zero,3d28 <uxTaskGetStackHighWaterMark+0x24>
    3d20:	d0a02617 	ldw	r2,-32616(gp)
    3d24:	00000106 	br	3d2c <uxTaskGetStackHighWaterMark+0x28>
    3d28:	e0bfff17 	ldw	r2,-4(fp)
    3d2c:	e0bffc15 	stw	r2,-16(fp)

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
    3d30:	e0bffc17 	ldw	r2,-16(fp)
    3d34:	10800c17 	ldw	r2,48(r2)
    3d38:	e0bffd15 	stw	r2,-12(fp)
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
    3d3c:	e13ffd17 	ldw	r4,-12(fp)
    3d40:	0003ca00 	call	3ca0 <prvTaskCheckFreeStackSpace>
    3d44:	10bfffcc 	andi	r2,r2,65535
    3d48:	e0bffe15 	stw	r2,-8(fp)

		return uxReturn;
    3d4c:	e0bffe17 	ldw	r2,-8(fp)
	}
    3d50:	e037883a 	mov	sp,fp
    3d54:	dfc00117 	ldw	ra,4(sp)
    3d58:	df000017 	ldw	fp,0(sp)
    3d5c:	dec00204 	addi	sp,sp,8
    3d60:	f800283a 	ret

00003d64 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
    3d64:	defffd04 	addi	sp,sp,-12
    3d68:	dfc00215 	stw	ra,8(sp)
    3d6c:	df000115 	stw	fp,4(sp)
    3d70:	df000104 	addi	fp,sp,4
    3d74:	e13fff15 	stw	r4,-4(fp)
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
    3d78:	e0bfff17 	ldw	r2,-4(fp)
    3d7c:	10800c17 	ldw	r2,48(r2)
    3d80:	1009883a 	mov	r4,r2
    3d84:	00011500 	call	1150 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
    3d88:	e13fff17 	ldw	r4,-4(fp)
    3d8c:	00011500 	call	1150 <vPortFree>
	}
    3d90:	0001883a 	nop
    3d94:	e037883a 	mov	sp,fp
    3d98:	dfc00117 	ldw	ra,4(sp)
    3d9c:	df000017 	ldw	fp,0(sp)
    3da0:	dec00204 	addi	sp,sp,8
    3da4:	f800283a 	ret

00003da8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
    3da8:	defffe04 	addi	sp,sp,-8
    3dac:	df000115 	stw	fp,4(sp)
    3db0:	df000104 	addi	fp,sp,4
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3db4:	d0a02717 	ldw	r2,-32612(gp)
    3db8:	10800017 	ldw	r2,0(r2)
    3dbc:	1000021e 	bne	r2,zero,3dc8 <prvResetNextTaskUnblockTime+0x20>
    3dc0:	00800044 	movi	r2,1
    3dc4:	00000106 	br	3dcc <prvResetNextTaskUnblockTime+0x24>
    3dc8:	0005883a 	mov	r2,zero
    3dcc:	10803fcc 	andi	r2,r2,255
    3dd0:	10000326 	beq	r2,zero,3de0 <prvResetNextTaskUnblockTime+0x38>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    3dd4:	00bfffc4 	movi	r2,-1
    3dd8:	d0a00315 	stw	r2,-32756(gp)
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
	}
}
    3ddc:	00000706 	br	3dfc <prvResetNextTaskUnblockTime+0x54>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    3de0:	d0a02717 	ldw	r2,-32612(gp)
    3de4:	10800317 	ldw	r2,12(r2)
    3de8:	10800317 	ldw	r2,12(r2)
    3dec:	e0bfff15 	stw	r2,-4(fp)
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
    3df0:	e0bfff17 	ldw	r2,-4(fp)
    3df4:	10800117 	ldw	r2,4(r2)
    3df8:	d0a00315 	stw	r2,-32756(gp)
	}
}
    3dfc:	0001883a 	nop
    3e00:	e037883a 	mov	sp,fp
    3e04:	df000017 	ldw	fp,0(sp)
    3e08:	dec00104 	addi	sp,sp,4
    3e0c:	f800283a 	ret

00003e10 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
    3e10:	defffe04 	addi	sp,sp,-8
    3e14:	df000115 	stw	fp,4(sp)
    3e18:	df000104 	addi	fp,sp,4
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    3e1c:	d0a02617 	ldw	r2,-32616(gp)
    3e20:	e0bfff15 	stw	r2,-4(fp)

		return xReturn;
    3e24:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e28:	e037883a 	mov	sp,fp
    3e2c:	df000017 	ldw	fp,0(sp)
    3e30:	dec00104 	addi	sp,sp,4
    3e34:	f800283a 	ret

00003e38 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
    3e38:	defffe04 	addi	sp,sp,-8
    3e3c:	df000115 	stw	fp,4(sp)
    3e40:	df000104 	addi	fp,sp,4
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    3e44:	d0a02d17 	ldw	r2,-32588(gp)
    3e48:	1000031e 	bne	r2,zero,3e58 <xTaskGetSchedulerState+0x20>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
    3e4c:	00800044 	movi	r2,1
    3e50:	e0bfff15 	stw	r2,-4(fp)
    3e54:	00000606 	br	3e70 <xTaskGetSchedulerState+0x38>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3e58:	d0a03217 	ldw	r2,-32568(gp)
    3e5c:	1000031e 	bne	r2,zero,3e6c <xTaskGetSchedulerState+0x34>
			{
				xReturn = taskSCHEDULER_RUNNING;
    3e60:	00800084 	movi	r2,2
    3e64:	e0bfff15 	stw	r2,-4(fp)
    3e68:	00000106 	br	3e70 <xTaskGetSchedulerState+0x38>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
    3e6c:	e03fff15 	stw	zero,-4(fp)
			}
		}

		return xReturn;
    3e70:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e74:	e037883a 	mov	sp,fp
    3e78:	df000017 	ldw	fp,0(sp)
    3e7c:	dec00104 	addi	sp,sp,4
    3e80:	f800283a 	ret

00003e84 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
    3e84:	defffc04 	addi	sp,sp,-16
    3e88:	dfc00315 	stw	ra,12(sp)
    3e8c:	df000215 	stw	fp,8(sp)
    3e90:	df000204 	addi	fp,sp,8
    3e94:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3e98:	e0bfff17 	ldw	r2,-4(fp)
    3e9c:	e0bffe15 	stw	r2,-8(fp)

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
    3ea0:	e0bfff17 	ldw	r2,-4(fp)
    3ea4:	10003b26 	beq	r2,zero,3f94 <vTaskPriorityInherit+0x110>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    3ea8:	e0bffe17 	ldw	r2,-8(fp)
    3eac:	10c00b17 	ldw	r3,44(r2)
    3eb0:	d0a02617 	ldw	r2,-32616(gp)
    3eb4:	10800b17 	ldw	r2,44(r2)
    3eb8:	1880362e 	bgeu	r3,r2,3f94 <vTaskPriorityInherit+0x110>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    3ebc:	e0bffe17 	ldw	r2,-8(fp)
    3ec0:	10800617 	ldw	r2,24(r2)
    3ec4:	10000616 	blt	r2,zero,3ee0 <vTaskPriorityInherit+0x5c>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3ec8:	d0a02617 	ldw	r2,-32616(gp)
    3ecc:	10800b17 	ldw	r2,44(r2)
    3ed0:	00c00304 	movi	r3,12
    3ed4:	1887c83a 	sub	r3,r3,r2
    3ed8:	e0bffe17 	ldw	r2,-8(fp)
    3edc:	10c00615 	stw	r3,24(r2)
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
    3ee0:	e0bffe17 	ldw	r2,-8(fp)
    3ee4:	10c00517 	ldw	r3,20(r2)
    3ee8:	e0bffe17 	ldw	r2,-8(fp)
    3eec:	10800b17 	ldw	r2,44(r2)
    3ef0:	11000524 	muli	r4,r2,20
    3ef4:	00820234 	movhi	r2,2056
    3ef8:	10be1404 	addi	r2,r2,-1968
    3efc:	2085883a 	add	r2,r4,r2
    3f00:	1880021e 	bne	r3,r2,3f0c <vTaskPriorityInherit+0x88>
    3f04:	00800044 	movi	r2,1
    3f08:	00000106 	br	3f10 <vTaskPriorityInherit+0x8c>
    3f0c:	0005883a 	mov	r2,zero
    3f10:	10803fcc 	andi	r2,r2,255
    3f14:	10001b26 	beq	r2,zero,3f84 <vTaskPriorityInherit+0x100>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3f18:	e0bffe17 	ldw	r2,-8(fp)
    3f1c:	10800104 	addi	r2,r2,4
    3f20:	1009883a 	mov	r4,r2
    3f24:	00015fc0 	call	15fc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f28:	d0a02617 	ldw	r2,-32616(gp)
    3f2c:	10c00b17 	ldw	r3,44(r2)
    3f30:	e0bffe17 	ldw	r2,-8(fp)
    3f34:	10c00b15 	stw	r3,44(r2)
					prvAddTaskToReadyList( pxTCB );
    3f38:	e0bffe17 	ldw	r2,-8(fp)
    3f3c:	10800b17 	ldw	r2,44(r2)
    3f40:	d0e02c17 	ldw	r3,-32592(gp)
    3f44:	1880032e 	bgeu	r3,r2,3f54 <vTaskPriorityInherit+0xd0>
    3f48:	e0bffe17 	ldw	r2,-8(fp)
    3f4c:	10800b17 	ldw	r2,44(r2)
    3f50:	d0a02c15 	stw	r2,-32592(gp)
    3f54:	e0bffe17 	ldw	r2,-8(fp)
    3f58:	10800b17 	ldw	r2,44(r2)
    3f5c:	10c00524 	muli	r3,r2,20
    3f60:	00820234 	movhi	r2,2056
    3f64:	10be1404 	addi	r2,r2,-1968
    3f68:	1887883a 	add	r3,r3,r2
    3f6c:	e0bffe17 	ldw	r2,-8(fp)
    3f70:	10800104 	addi	r2,r2,4
    3f74:	100b883a 	mov	r5,r2
    3f78:	1809883a 	mov	r4,r3
    3f7c:	00014980 	call	1498 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3f80:	00000406 	br	3f94 <vTaskPriorityInherit+0x110>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f84:	d0a02617 	ldw	r2,-32616(gp)
    3f88:	10c00b17 	ldw	r3,44(r2)
    3f8c:	e0bffe17 	ldw	r2,-8(fp)
    3f90:	10c00b15 	stw	r3,44(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3f94:	0001883a 	nop
    3f98:	e037883a 	mov	sp,fp
    3f9c:	dfc00117 	ldw	ra,4(sp)
    3fa0:	df000017 	ldw	fp,0(sp)
    3fa4:	dec00204 	addi	sp,sp,8
    3fa8:	f800283a 	ret

00003fac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    3fac:	defffb04 	addi	sp,sp,-20
    3fb0:	dfc00415 	stw	ra,16(sp)
    3fb4:	df000315 	stw	fp,12(sp)
    3fb8:	df000304 	addi	fp,sp,12
    3fbc:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3fc0:	e0bfff17 	ldw	r2,-4(fp)
    3fc4:	e0bffe15 	stw	r2,-8(fp)
	BaseType_t xReturn = pdFALSE;
    3fc8:	e03ffd15 	stw	zero,-12(fp)

		if( pxMutexHolder != NULL )
    3fcc:	e0bfff17 	ldw	r2,-4(fp)
    3fd0:	10002f26 	beq	r2,zero,4090 <xTaskPriorityDisinherit+0xe4>
		{
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
    3fd4:	e0bffe17 	ldw	r2,-8(fp)
    3fd8:	10801117 	ldw	r2,68(r2)
    3fdc:	10ffffc4 	addi	r3,r2,-1
    3fe0:	e0bffe17 	ldw	r2,-8(fp)
    3fe4:	10c01115 	stw	r3,68(r2)

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    3fe8:	e0bffe17 	ldw	r2,-8(fp)
    3fec:	10c00b17 	ldw	r3,44(r2)
    3ff0:	e0bffe17 	ldw	r2,-8(fp)
    3ff4:	10801017 	ldw	r2,64(r2)
    3ff8:	18802526 	beq	r3,r2,4090 <xTaskPriorityDisinherit+0xe4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    3ffc:	e0bffe17 	ldw	r2,-8(fp)
    4000:	10801117 	ldw	r2,68(r2)
    4004:	1000221e 	bne	r2,zero,4090 <xTaskPriorityDisinherit+0xe4>
					/* A task can only have an inhertied priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4008:	e0bffe17 	ldw	r2,-8(fp)
    400c:	10800104 	addi	r2,r2,4
    4010:	1009883a 	mov	r4,r2
    4014:	00015fc0 	call	15fc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    4018:	e0bffe17 	ldw	r2,-8(fp)
    401c:	10c01017 	ldw	r3,64(r2)
    4020:	e0bffe17 	ldw	r2,-8(fp)
    4024:	10c00b15 	stw	r3,44(r2)

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4028:	e0bffe17 	ldw	r2,-8(fp)
    402c:	10800b17 	ldw	r2,44(r2)
    4030:	00c00304 	movi	r3,12
    4034:	1887c83a 	sub	r3,r3,r2
    4038:	e0bffe17 	ldw	r2,-8(fp)
    403c:	10c00615 	stw	r3,24(r2)
					prvAddTaskToReadyList( pxTCB );
    4040:	e0bffe17 	ldw	r2,-8(fp)
    4044:	10800b17 	ldw	r2,44(r2)
    4048:	d0e02c17 	ldw	r3,-32592(gp)
    404c:	1880032e 	bgeu	r3,r2,405c <xTaskPriorityDisinherit+0xb0>
    4050:	e0bffe17 	ldw	r2,-8(fp)
    4054:	10800b17 	ldw	r2,44(r2)
    4058:	d0a02c15 	stw	r2,-32592(gp)
    405c:	e0bffe17 	ldw	r2,-8(fp)
    4060:	10800b17 	ldw	r2,44(r2)
    4064:	10c00524 	muli	r3,r2,20
    4068:	00820234 	movhi	r2,2056
    406c:	10be1404 	addi	r2,r2,-1968
    4070:	1887883a 	add	r3,r3,r2
    4074:	e0bffe17 	ldw	r2,-8(fp)
    4078:	10800104 	addi	r2,r2,4
    407c:	100b883a 	mov	r5,r2
    4080:	1809883a 	mov	r4,r3
    4084:	00014980 	call	1498 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
    4088:	00800044 	movi	r2,1
    408c:	e0bffd15 	stw	r2,-12(fp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    4090:	e0bffd17 	ldw	r2,-12(fp)
	}
    4094:	e037883a 	mov	sp,fp
    4098:	dfc00117 	ldw	ra,4(sp)
    409c:	df000017 	ldw	fp,0(sp)
    40a0:	dec00204 	addi	sp,sp,8
    40a4:	f800283a 	ret

000040a8 <vTaskEnterCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskEnterCritical( void )
	{
    40a8:	defffe04 	addi	sp,sp,-8
    40ac:	df000115 	stw	fp,4(sp)
    40b0:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    40b4:	0005303a 	rdctl	r2,status
    40b8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    40bc:	e0ffff17 	ldw	r3,-4(fp)
    40c0:	00bfff84 	movi	r2,-2
    40c4:	1884703a 	and	r2,r3,r2
    40c8:	1001703a 	wrctl	status,r2
		portDISABLE_INTERRUPTS();

		if( xSchedulerRunning != pdFALSE )
    40cc:	d0a02d17 	ldw	r2,-32588(gp)
    40d0:	10000526 	beq	r2,zero,40e8 <vTaskEnterCritical+0x40>
		{
			( pxCurrentTCB->uxCriticalNesting )++;
    40d4:	d0a02617 	ldw	r2,-32616(gp)
    40d8:	10c00f17 	ldw	r3,60(r2)
    40dc:	18c00044 	addi	r3,r3,1
    40e0:	10c00f15 	stw	r3,60(r2)
			function so	assert() if it is being called from an interrupt
			context.  Only API functions that end in "FromISR" can be used in an
			interrupt.  Only assert if the critical nesting count is 1 to
			protect against recursive calls if the assert function also uses a
			critical section. */
			if( pxCurrentTCB->uxCriticalNesting == 1 )
    40e4:	d0a02617 	ldw	r2,-32616(gp)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    40e8:	0001883a 	nop
    40ec:	e037883a 	mov	sp,fp
    40f0:	df000017 	ldw	fp,0(sp)
    40f4:	dec00104 	addi	sp,sp,4
    40f8:	f800283a 	ret

000040fc <vTaskExitCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskExitCritical( void )
	{
    40fc:	defffe04 	addi	sp,sp,-8
    4100:	df000115 	stw	fp,4(sp)
    4104:	df000104 	addi	fp,sp,4
		if( xSchedulerRunning != pdFALSE )
    4108:	d0a02d17 	ldw	r2,-32588(gp)
    410c:	10000e26 	beq	r2,zero,4148 <vTaskExitCritical+0x4c>
		{
			if( pxCurrentTCB->uxCriticalNesting > 0U )
    4110:	d0a02617 	ldw	r2,-32616(gp)
    4114:	10800f17 	ldw	r2,60(r2)
    4118:	10000b26 	beq	r2,zero,4148 <vTaskExitCritical+0x4c>
			{
				( pxCurrentTCB->uxCriticalNesting )--;
    411c:	d0a02617 	ldw	r2,-32616(gp)
    4120:	10c00f17 	ldw	r3,60(r2)
    4124:	18ffffc4 	addi	r3,r3,-1
    4128:	10c00f15 	stw	r3,60(r2)

				if( pxCurrentTCB->uxCriticalNesting == 0U )
    412c:	d0a02617 	ldw	r2,-32616(gp)
    4130:	10800f17 	ldw	r2,60(r2)
    4134:	1000041e 	bne	r2,zero,4148 <vTaskExitCritical+0x4c>
    4138:	00800044 	movi	r2,1
    413c:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4140:	e0bfff17 	ldw	r2,-4(fp)
    4144:	1001703a 	wrctl	status,r2
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    4148:	0001883a 	nop
    414c:	e037883a 	mov	sp,fp
    4150:	df000017 	ldw	fp,0(sp)
    4154:	dec00104 	addi	sp,sp,4
    4158:	f800283a 	ret

0000415c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
    415c:	defffe04 	addi	sp,sp,-8
    4160:	df000115 	stw	fp,4(sp)
    4164:	df000104 	addi	fp,sp,4
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
    4168:	d0a02617 	ldw	r2,-32616(gp)
    416c:	10800617 	ldw	r2,24(r2)
    4170:	e0bfff15 	stw	r2,-4(fp)

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4174:	d0a02617 	ldw	r2,-32616(gp)
    4178:	d0e02617 	ldw	r3,-32616(gp)
    417c:	18c00b17 	ldw	r3,44(r3)
    4180:	01000304 	movi	r4,12
    4184:	20c7c83a 	sub	r3,r4,r3
    4188:	10c00615 	stw	r3,24(r2)

	return uxReturn;
    418c:	e0bfff17 	ldw	r2,-4(fp)
}
    4190:	e037883a 	mov	sp,fp
    4194:	df000017 	ldw	fp,0(sp)
    4198:	dec00104 	addi	sp,sp,4
    419c:	f800283a 	ret

000041a0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
    41a0:	deffff04 	addi	sp,sp,-4
    41a4:	df000015 	stw	fp,0(sp)
    41a8:	d839883a 	mov	fp,sp
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
    41ac:	d0a02617 	ldw	r2,-32616(gp)
    41b0:	10000426 	beq	r2,zero,41c4 <pvTaskIncrementMutexHeldCount+0x24>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
    41b4:	d0a02617 	ldw	r2,-32616(gp)
    41b8:	10c01117 	ldw	r3,68(r2)
    41bc:	18c00044 	addi	r3,r3,1
    41c0:	10c01115 	stw	r3,68(r2)
		}

		return pxCurrentTCB;
    41c4:	d0a02617 	ldw	r2,-32616(gp)
	}
    41c8:	e037883a 	mov	sp,fp
    41cc:	df000017 	ldw	fp,0(sp)
    41d0:	dec00104 	addi	sp,sp,4
    41d4:	f800283a 	ret

000041d8 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
    41d8:	defffa04 	addi	sp,sp,-24
    41dc:	dfc00515 	stw	ra,20(sp)
    41e0:	df000415 	stw	fp,16(sp)
    41e4:	df000404 	addi	fp,sp,16
    41e8:	e13ffe15 	stw	r4,-8(fp)
    41ec:	e17fff15 	stw	r5,-4(fp)
	TickType_t xTimeToWake;
	uint32_t ulReturn;

		taskENTER_CRITICAL();
    41f0:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
    41f4:	d0a02617 	ldw	r2,-32616(gp)
    41f8:	10801217 	ldw	r2,72(r2)
    41fc:	1000101e 	bne	r2,zero,4240 <ulTaskNotifyTake+0x68>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    4200:	d0a02617 	ldw	r2,-32616(gp)
    4204:	00c00044 	movi	r3,1
    4208:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    420c:	e0bfff17 	ldw	r2,-4(fp)
    4210:	10000b26 	beq	r2,zero,4240 <ulTaskNotifyTake+0x68>
				{
					/* The task is going to block.  First it must be removed
					from the ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4214:	d0a02617 	ldw	r2,-32616(gp)
    4218:	10800104 	addi	r2,r2,4
    421c:	1009883a 	mov	r4,r2
    4220:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4224:	d0e02b17 	ldw	r3,-32596(gp)
    4228:	e0bfff17 	ldw	r2,-4(fp)
    422c:	1885883a 	add	r2,r3,r2
    4230:	e0bffc15 	stw	r2,-16(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4234:	e13ffc17 	ldw	r4,-16(fp)
    4238:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    423c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4240:	00040fc0 	call	40fc <vTaskExitCritical>

		taskENTER_CRITICAL();
    4244:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			ulReturn = pxCurrentTCB->ulNotifiedValue;
    4248:	d0a02617 	ldw	r2,-32616(gp)
    424c:	10801217 	ldw	r2,72(r2)
    4250:	e0bffd15 	stw	r2,-12(fp)

			if( ulReturn != 0UL )
    4254:	e0bffd17 	ldw	r2,-12(fp)
    4258:	10000926 	beq	r2,zero,4280 <ulTaskNotifyTake+0xa8>
			{
				if( xClearCountOnExit != pdFALSE )
    425c:	e0bffe17 	ldw	r2,-8(fp)
    4260:	10000326 	beq	r2,zero,4270 <ulTaskNotifyTake+0x98>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
    4264:	d0a02617 	ldw	r2,-32616(gp)
    4268:	10001215 	stw	zero,72(r2)
    426c:	00000406 	br	4280 <ulTaskNotifyTake+0xa8>
				}
				else
				{
					( pxCurrentTCB->ulNotifiedValue )--;
    4270:	d0a02617 	ldw	r2,-32616(gp)
    4274:	10c01217 	ldw	r3,72(r2)
    4278:	18ffffc4 	addi	r3,r3,-1
    427c:	10c01215 	stw	r3,72(r2)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4280:	d0a02617 	ldw	r2,-32616(gp)
    4284:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4288:	00040fc0 	call	40fc <vTaskExitCritical>

		return ulReturn;
    428c:	e0bffd17 	ldw	r2,-12(fp)
	}
    4290:	e037883a 	mov	sp,fp
    4294:	dfc00117 	ldw	ra,4(sp)
    4298:	df000017 	ldw	fp,0(sp)
    429c:	dec00204 	addi	sp,sp,8
    42a0:	f800283a 	ret

000042a4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
    42a4:	defff804 	addi	sp,sp,-32
    42a8:	dfc00715 	stw	ra,28(sp)
    42ac:	df000615 	stw	fp,24(sp)
    42b0:	df000604 	addi	fp,sp,24
    42b4:	e13ffc15 	stw	r4,-16(fp)
    42b8:	e17ffd15 	stw	r5,-12(fp)
    42bc:	e1bffe15 	stw	r6,-8(fp)
    42c0:	e1ffff15 	stw	r7,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xReturn;

		taskENTER_CRITICAL();
    42c4:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->eNotifyState != eNotified )
    42c8:	d0a02617 	ldw	r2,-32616(gp)
    42cc:	10801317 	ldw	r2,76(r2)
    42d0:	108000a0 	cmpeqi	r2,r2,2
    42d4:	1000161e 	bne	r2,zero,4330 <xTaskNotifyWait+0x8c>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
    42d8:	d0a02617 	ldw	r2,-32616(gp)
    42dc:	11001217 	ldw	r4,72(r2)
    42e0:	e0fffc17 	ldw	r3,-16(fp)
    42e4:	00c6303a 	nor	r3,zero,r3
    42e8:	20c6703a 	and	r3,r4,r3
    42ec:	10c01215 	stw	r3,72(r2)

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    42f0:	d0a02617 	ldw	r2,-32616(gp)
    42f4:	00c00044 	movi	r3,1
    42f8:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    42fc:	e0bfff17 	ldw	r2,-4(fp)
    4300:	10000b26 	beq	r2,zero,4330 <xTaskNotifyWait+0x8c>
				{
					/* The task is going to block.  First it must be removed
					from the	ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4304:	d0a02617 	ldw	r2,-32616(gp)
    4308:	10800104 	addi	r2,r2,4
    430c:	1009883a 	mov	r4,r2
    4310:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4314:	d0e02b17 	ldw	r3,-32596(gp)
    4318:	e0bfff17 	ldw	r2,-4(fp)
    431c:	1885883a 	add	r2,r3,r2
    4320:	e0bffb15 	stw	r2,-20(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4324:	e13ffb17 	ldw	r4,-20(fp)
    4328:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    432c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4330:	00040fc0 	call	40fc <vTaskExitCritical>

		taskENTER_CRITICAL();
    4334:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			if( pulNotificationValue != NULL )
    4338:	e0bffe17 	ldw	r2,-8(fp)
    433c:	10000426 	beq	r2,zero,4350 <xTaskNotifyWait+0xac>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
    4340:	d0a02617 	ldw	r2,-32616(gp)
    4344:	10c01217 	ldw	r3,72(r2)
    4348:	e0bffe17 	ldw	r2,-8(fp)
    434c:	10c00015 	stw	r3,0(r2)

			/* If eNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->eNotifyState == eWaitingNotification )
    4350:	d0a02617 	ldw	r2,-32616(gp)
    4354:	10801317 	ldw	r2,76(r2)
    4358:	10800058 	cmpnei	r2,r2,1
    435c:	1000021e 	bne	r2,zero,4368 <xTaskNotifyWait+0xc4>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
    4360:	e03ffa15 	stw	zero,-24(fp)
    4364:	00000806 	br	4388 <xTaskNotifyWait+0xe4>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
    4368:	d0a02617 	ldw	r2,-32616(gp)
    436c:	11001217 	ldw	r4,72(r2)
    4370:	e0fffd17 	ldw	r3,-12(fp)
    4374:	00c6303a 	nor	r3,zero,r3
    4378:	20c6703a 	and	r3,r4,r3
    437c:	10c01215 	stw	r3,72(r2)
				xReturn = pdTRUE;
    4380:	00800044 	movi	r2,1
    4384:	e0bffa15 	stw	r2,-24(fp)
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4388:	d0a02617 	ldw	r2,-32616(gp)
    438c:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4390:	00040fc0 	call	40fc <vTaskExitCritical>

		return xReturn;
    4394:	e0bffa17 	ldw	r2,-24(fp)
	}
    4398:	e037883a 	mov	sp,fp
    439c:	dfc00117 	ldw	ra,4(sp)
    43a0:	df000017 	ldw	fp,0(sp)
    43a4:	dec00204 	addi	sp,sp,8
    43a8:	f800283a 	ret

000043ac <xTaskNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction )
	{
    43ac:	defff804 	addi	sp,sp,-32
    43b0:	dfc00715 	stw	ra,28(sp)
    43b4:	df000615 	stw	fp,24(sp)
    43b8:	df000604 	addi	fp,sp,24
    43bc:	e13ffd15 	stw	r4,-12(fp)
    43c0:	e17ffe15 	stw	r5,-8(fp)
    43c4:	e1bfff15 	stw	r6,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    43c8:	00800044 	movi	r2,1
    43cc:	e0bffa15 	stw	r2,-24(fp)

		configASSERT( xTaskToNotify );
		pxTCB = ( TCB_t * ) xTaskToNotify;
    43d0:	e0bffd17 	ldw	r2,-12(fp)
    43d4:	e0bffb15 	stw	r2,-20(fp)

		taskENTER_CRITICAL();
    43d8:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    43dc:	e0bffb17 	ldw	r2,-20(fp)
    43e0:	10801317 	ldw	r2,76(r2)
    43e4:	e0bffc15 	stw	r2,-16(fp)

			pxTCB->eNotifyState = eNotified;
    43e8:	e0bffb17 	ldw	r2,-20(fp)
    43ec:	00c00084 	movi	r3,2
    43f0:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    43f4:	e0bfff17 	ldw	r2,-4(fp)
    43f8:	10800168 	cmpgeui	r2,r2,5
    43fc:	1000271e 	bne	r2,zero,449c <xTaskNotify+0xf0>
    4400:	e0bfff17 	ldw	r2,-4(fp)
    4404:	100690ba 	slli	r3,r2,2
    4408:	00800034 	movhi	r2,0
    440c:	10910704 	addi	r2,r2,17436
    4410:	1885883a 	add	r2,r3,r2
    4414:	10800017 	ldw	r2,0(r2)
    4418:	1000683a 	jmp	r2
    441c:	00004498 	cmpnei	zero,zero,274
    4420:	00004430 	cmpltui	zero,zero,272
    4424:	0000444c 	andi	zero,zero,273
    4428:	00004464 	muli	zero,zero,273
    442c:	00004474 	movhi	zero,273
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    4430:	e0bffb17 	ldw	r2,-20(fp)
    4434:	10c01217 	ldw	r3,72(r2)
    4438:	e0bffe17 	ldw	r2,-8(fp)
    443c:	1886b03a 	or	r3,r3,r2
    4440:	e0bffb17 	ldw	r2,-20(fp)
    4444:	10c01215 	stw	r3,72(r2)
					break;
    4448:	00001406 	br	449c <xTaskNotify+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    444c:	e0bffb17 	ldw	r2,-20(fp)
    4450:	10801217 	ldw	r2,72(r2)
    4454:	10c00044 	addi	r3,r2,1
    4458:	e0bffb17 	ldw	r2,-20(fp)
    445c:	10c01215 	stw	r3,72(r2)
					break;
    4460:	00000e06 	br	449c <xTaskNotify+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    4464:	e0bffb17 	ldw	r2,-20(fp)
    4468:	e0fffe17 	ldw	r3,-8(fp)
    446c:	10c01215 	stw	r3,72(r2)
					break;
    4470:	00000a06 	br	449c <xTaskNotify+0xf0>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4474:	e0bffc17 	ldw	r2,-16(fp)
    4478:	108000a0 	cmpeqi	r2,r2,2
    447c:	1000041e 	bne	r2,zero,4490 <xTaskNotify+0xe4>
					{
						pxTCB->ulNotifiedValue = ulValue;
    4480:	e0bffb17 	ldw	r2,-20(fp)
    4484:	e0fffe17 	ldw	r3,-8(fp)
    4488:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    448c:	00000306 	br	449c <xTaskNotify+0xf0>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    4490:	e03ffa15 	stw	zero,-24(fp)
					}
					break;
    4494:	00000106 	br	449c <xTaskNotify+0xf0>

				case eNoAction:
					/* The task is being notified without its notify value being
					updated. */
					break;
    4498:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    449c:	e0bffc17 	ldw	r2,-16(fp)
    44a0:	10800058 	cmpnei	r2,r2,1
    44a4:	10001c1e 	bne	r2,zero,4518 <xTaskNotify+0x16c>
			{
				( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    44a8:	e0bffb17 	ldw	r2,-20(fp)
    44ac:	10800104 	addi	r2,r2,4
    44b0:	1009883a 	mov	r4,r2
    44b4:	00015fc0 	call	15fc <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
    44b8:	e0bffb17 	ldw	r2,-20(fp)
    44bc:	10800b17 	ldw	r2,44(r2)
    44c0:	d0e02c17 	ldw	r3,-32592(gp)
    44c4:	1880032e 	bgeu	r3,r2,44d4 <xTaskNotify+0x128>
    44c8:	e0bffb17 	ldw	r2,-20(fp)
    44cc:	10800b17 	ldw	r2,44(r2)
    44d0:	d0a02c15 	stw	r2,-32592(gp)
    44d4:	e0bffb17 	ldw	r2,-20(fp)
    44d8:	10800b17 	ldw	r2,44(r2)
    44dc:	10c00524 	muli	r3,r2,20
    44e0:	00820234 	movhi	r2,2056
    44e4:	10be1404 	addi	r2,r2,-1968
    44e8:	1887883a 	add	r3,r3,r2
    44ec:	e0bffb17 	ldw	r2,-20(fp)
    44f0:	10800104 	addi	r2,r2,4
    44f4:	100b883a 	mov	r5,r2
    44f8:	1809883a 	mov	r4,r3
    44fc:	00014980 	call	1498 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    4500:	e0bffb17 	ldw	r2,-20(fp)
    4504:	10800b17 	ldw	r2,44(r2)
    4508:	d0e02617 	ldw	r3,-32616(gp)
    450c:	18c00b17 	ldw	r3,44(r3)
    4510:	1880012e 	bgeu	r3,r2,4518 <xTaskNotify+0x16c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					portYIELD_WITHIN_API();
    4514:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4518:	00040fc0 	call	40fc <vTaskExitCritical>

		return xReturn;
    451c:	e0bffa17 	ldw	r2,-24(fp)
	}
    4520:	e037883a 	mov	sp,fp
    4524:	dfc00117 	ldw	ra,4(sp)
    4528:	df000017 	ldw	fp,0(sp)
    452c:	dec00204 	addi	sp,sp,8
    4530:	f800283a 	ret

00004534 <xTaskNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, BaseType_t *pxHigherPriorityTaskWoken )
	{
    4534:	defff604 	addi	sp,sp,-40
    4538:	dfc00915 	stw	ra,36(sp)
    453c:	df000815 	stw	fp,32(sp)
    4540:	df000804 	addi	fp,sp,32
    4544:	e13ffc15 	stw	r4,-16(fp)
    4548:	e17ffd15 	stw	r5,-12(fp)
    454c:	e1bffe15 	stw	r6,-8(fp)
    4550:	e1ffff15 	stw	r7,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    4554:	00800044 	movi	r2,1
    4558:	e0bff815 	stw	r2,-32(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    455c:	e0bffc17 	ldw	r2,-16(fp)
    4560:	e0bff915 	stw	r2,-28(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4564:	e03ffa15 	stw	zero,-24(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4568:	e0bff917 	ldw	r2,-28(fp)
    456c:	10801317 	ldw	r2,76(r2)
    4570:	e0bffb15 	stw	r2,-20(fp)

			pxTCB->eNotifyState = eNotified;
    4574:	e0bff917 	ldw	r2,-28(fp)
    4578:	00c00084 	movi	r3,2
    457c:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    4580:	e0bffe17 	ldw	r2,-8(fp)
    4584:	10800168 	cmpgeui	r2,r2,5
    4588:	1000271e 	bne	r2,zero,4628 <xTaskNotifyFromISR+0xf4>
    458c:	e0bffe17 	ldw	r2,-8(fp)
    4590:	100690ba 	slli	r3,r2,2
    4594:	00800034 	movhi	r2,0
    4598:	10916a04 	addi	r2,r2,17832
    459c:	1885883a 	add	r2,r3,r2
    45a0:	10800017 	ldw	r2,0(r2)
    45a4:	1000683a 	jmp	r2
    45a8:	00004624 	muli	zero,zero,280
    45ac:	000045bc 	xorhi	zero,zero,278
    45b0:	000045d8 	cmpnei	zero,zero,279
    45b4:	000045f0 	cmpltui	zero,zero,279
    45b8:	00004600 	call	460 <vCoRoutineAddToDelayedList+0x80>
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    45bc:	e0bff917 	ldw	r2,-28(fp)
    45c0:	10c01217 	ldw	r3,72(r2)
    45c4:	e0bffd17 	ldw	r2,-12(fp)
    45c8:	1886b03a 	or	r3,r3,r2
    45cc:	e0bff917 	ldw	r2,-28(fp)
    45d0:	10c01215 	stw	r3,72(r2)
					break;
    45d4:	00001406 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    45d8:	e0bff917 	ldw	r2,-28(fp)
    45dc:	10801217 	ldw	r2,72(r2)
    45e0:	10c00044 	addi	r3,r2,1
    45e4:	e0bff917 	ldw	r2,-28(fp)
    45e8:	10c01215 	stw	r3,72(r2)
					break;
    45ec:	00000e06 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    45f0:	e0bff917 	ldw	r2,-28(fp)
    45f4:	e0fffd17 	ldw	r3,-12(fp)
    45f8:	10c01215 	stw	r3,72(r2)
					break;
    45fc:	00000a06 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4600:	e0bffb17 	ldw	r2,-20(fp)
    4604:	108000a0 	cmpeqi	r2,r2,2
    4608:	1000041e 	bne	r2,zero,461c <xTaskNotifyFromISR+0xe8>
					{
						pxTCB->ulNotifiedValue = ulValue;
    460c:	e0bff917 	ldw	r2,-28(fp)
    4610:	e0fffd17 	ldw	r3,-12(fp)
    4614:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    4618:	00000306 	br	4628 <xTaskNotifyFromISR+0xf4>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    461c:	e03ff815 	stw	zero,-32(fp)
					}
					break;
    4620:	00000106 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eNoAction :
					/* The task is being notified without its notify value being
					updated. */
					break;
    4624:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4628:	e0bffb17 	ldw	r2,-20(fp)
    462c:	10800058 	cmpnei	r2,r2,1
    4630:	1000291e 	bne	r2,zero,46d8 <xTaskNotifyFromISR+0x1a4>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    4634:	d0a03217 	ldw	r2,-32568(gp)
    4638:	1000171e 	bne	r2,zero,4698 <xTaskNotifyFromISR+0x164>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    463c:	e0bff917 	ldw	r2,-28(fp)
    4640:	10800104 	addi	r2,r2,4
    4644:	1009883a 	mov	r4,r2
    4648:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    464c:	e0bff917 	ldw	r2,-28(fp)
    4650:	10800b17 	ldw	r2,44(r2)
    4654:	d0e02c17 	ldw	r3,-32592(gp)
    4658:	1880032e 	bgeu	r3,r2,4668 <xTaskNotifyFromISR+0x134>
    465c:	e0bff917 	ldw	r2,-28(fp)
    4660:	10800b17 	ldw	r2,44(r2)
    4664:	d0a02c15 	stw	r2,-32592(gp)
    4668:	e0bff917 	ldw	r2,-28(fp)
    466c:	10800b17 	ldw	r2,44(r2)
    4670:	10c00524 	muli	r3,r2,20
    4674:	00820234 	movhi	r2,2056
    4678:	10be1404 	addi	r2,r2,-1968
    467c:	1887883a 	add	r3,r3,r2
    4680:	e0bff917 	ldw	r2,-28(fp)
    4684:	10800104 	addi	r2,r2,4
    4688:	100b883a 	mov	r5,r2
    468c:	1809883a 	mov	r4,r3
    4690:	00014980 	call	1498 <vListInsertEnd>
    4694:	00000606 	br	46b0 <xTaskNotifyFromISR+0x17c>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    4698:	e0bff917 	ldw	r2,-28(fp)
    469c:	10800604 	addi	r2,r2,24
    46a0:	100b883a 	mov	r5,r2
    46a4:	01020234 	movhi	r4,2056
    46a8:	213e5a04 	addi	r4,r4,-1688
    46ac:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    46b0:	e0bff917 	ldw	r2,-28(fp)
    46b4:	10800b17 	ldw	r2,44(r2)
    46b8:	d0e02617 	ldw	r3,-32616(gp)
    46bc:	18c00b17 	ldw	r3,44(r3)
    46c0:	1880052e 	bgeu	r3,r2,46d8 <xTaskNotifyFromISR+0x1a4>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    46c4:	e0bfff17 	ldw	r2,-4(fp)
    46c8:	10000326 	beq	r2,zero,46d8 <xTaskNotifyFromISR+0x1a4>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    46cc:	e0bfff17 	ldw	r2,-4(fp)
    46d0:	00c00044 	movi	r3,1
    46d4:	10c00015 	stw	r3,0(r2)
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
    46d8:	e0bff817 	ldw	r2,-32(fp)
	}
    46dc:	e037883a 	mov	sp,fp
    46e0:	dfc00117 	ldw	ra,4(sp)
    46e4:	df000017 	ldw	fp,0(sp)
    46e8:	dec00204 	addi	sp,sp,8
    46ec:	f800283a 	ret

000046f0 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
    46f0:	defff904 	addi	sp,sp,-28
    46f4:	dfc00615 	stw	ra,24(sp)
    46f8:	df000515 	stw	fp,20(sp)
    46fc:	df000504 	addi	fp,sp,20
    4700:	e13ffe15 	stw	r4,-8(fp)
    4704:	e17fff15 	stw	r5,-4(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    4708:	e0bffe17 	ldw	r2,-8(fp)
    470c:	e0bffb15 	stw	r2,-20(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4710:	e03ffc15 	stw	zero,-16(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4714:	e0bffb17 	ldw	r2,-20(fp)
    4718:	10801317 	ldw	r2,76(r2)
    471c:	e0bffd15 	stw	r2,-12(fp)
			pxTCB->eNotifyState = eNotified;
    4720:	e0bffb17 	ldw	r2,-20(fp)
    4724:	00c00084 	movi	r3,2
    4728:	10c01315 	stw	r3,76(r2)

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
    472c:	e0bffb17 	ldw	r2,-20(fp)
    4730:	10801217 	ldw	r2,72(r2)
    4734:	10c00044 	addi	r3,r2,1
    4738:	e0bffb17 	ldw	r2,-20(fp)
    473c:	10c01215 	stw	r3,72(r2)

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4740:	e0bffd17 	ldw	r2,-12(fp)
    4744:	10800058 	cmpnei	r2,r2,1
    4748:	1000291e 	bne	r2,zero,47f0 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    474c:	d0a03217 	ldw	r2,-32568(gp)
    4750:	1000171e 	bne	r2,zero,47b0 <vTaskNotifyGiveFromISR+0xc0>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    4754:	e0bffb17 	ldw	r2,-20(fp)
    4758:	10800104 	addi	r2,r2,4
    475c:	1009883a 	mov	r4,r2
    4760:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    4764:	e0bffb17 	ldw	r2,-20(fp)
    4768:	10800b17 	ldw	r2,44(r2)
    476c:	d0e02c17 	ldw	r3,-32592(gp)
    4770:	1880032e 	bgeu	r3,r2,4780 <vTaskNotifyGiveFromISR+0x90>
    4774:	e0bffb17 	ldw	r2,-20(fp)
    4778:	10800b17 	ldw	r2,44(r2)
    477c:	d0a02c15 	stw	r2,-32592(gp)
    4780:	e0bffb17 	ldw	r2,-20(fp)
    4784:	10800b17 	ldw	r2,44(r2)
    4788:	10c00524 	muli	r3,r2,20
    478c:	00820234 	movhi	r2,2056
    4790:	10be1404 	addi	r2,r2,-1968
    4794:	1887883a 	add	r3,r3,r2
    4798:	e0bffb17 	ldw	r2,-20(fp)
    479c:	10800104 	addi	r2,r2,4
    47a0:	100b883a 	mov	r5,r2
    47a4:	1809883a 	mov	r4,r3
    47a8:	00014980 	call	1498 <vListInsertEnd>
    47ac:	00000606 	br	47c8 <vTaskNotifyGiveFromISR+0xd8>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    47b0:	e0bffb17 	ldw	r2,-20(fp)
    47b4:	10800604 	addi	r2,r2,24
    47b8:	100b883a 	mov	r5,r2
    47bc:	01020234 	movhi	r4,2056
    47c0:	213e5a04 	addi	r4,r4,-1688
    47c4:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    47c8:	e0bffb17 	ldw	r2,-20(fp)
    47cc:	10800b17 	ldw	r2,44(r2)
    47d0:	d0e02617 	ldw	r3,-32616(gp)
    47d4:	18c00b17 	ldw	r3,44(r3)
    47d8:	1880052e 	bgeu	r3,r2,47f0 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    47dc:	e0bfff17 	ldw	r2,-4(fp)
    47e0:	10000326 	beq	r2,zero,47f0 <vTaskNotifyGiveFromISR+0x100>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    47e4:	e0bfff17 	ldw	r2,-4(fp)
    47e8:	00c00044 	movi	r3,1
    47ec:	10c00015 	stw	r3,0(r2)
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
    47f0:	0001883a 	nop
    47f4:	e037883a 	mov	sp,fp
    47f8:	dfc00117 	ldw	ra,4(sp)
    47fc:	df000017 	ldw	fp,0(sp)
    4800:	dec00204 	addi	sp,sp,8
    4804:	f800283a 	ret

00004808 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
    4808:	defff904 	addi	sp,sp,-28
    480c:	dfc00615 	stw	ra,24(sp)
    4810:	df000515 	stw	fp,20(sp)
    4814:	df000504 	addi	fp,sp,20
BaseType_t xReturn = pdFAIL;
    4818:	e03fff15 	stw	zero,-4(fp)

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
    481c:	00050080 	call	5008 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
    4820:	d0a03517 	ldw	r2,-32556(gp)
    4824:	10000d26 	beq	r2,zero,485c <xTimerCreateTimerTask+0x54>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
    4828:	d8000315 	stw	zero,12(sp)
    482c:	d8000215 	stw	zero,8(sp)
    4830:	d8000115 	stw	zero,4(sp)
    4834:	008000c4 	movi	r2,3
    4838:	d8800015 	stw	r2,0(sp)
    483c:	000f883a 	mov	r7,zero
    4840:	01820004 	movi	r6,2048
    4844:	01420034 	movhi	r5,2048
    4848:	29401404 	addi	r5,r5,80
    484c:	01000034 	movhi	r4,0
    4850:	2112b904 	addi	r4,r4,19172
    4854:	0002b780 	call	2b78 <xTaskGenericCreate>
    4858:	e0bfff15 	stw	r2,-4(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
    485c:	e0bfff17 	ldw	r2,-4(fp)
}
    4860:	e037883a 	mov	sp,fp
    4864:	dfc00117 	ldw	ra,4(sp)
    4868:	df000017 	ldw	fp,0(sp)
    486c:	dec00204 	addi	sp,sp,8
    4870:	f800283a 	ret

00004874 <xTimerCreate>:
/*-----------------------------------------------------------*/

TimerHandle_t xTimerCreate( const char * const pcTimerName, const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    4874:	defff904 	addi	sp,sp,-28
    4878:	dfc00615 	stw	ra,24(sp)
    487c:	df000515 	stw	fp,20(sp)
    4880:	df000504 	addi	fp,sp,20
    4884:	e13ffc15 	stw	r4,-16(fp)
    4888:	e17ffd15 	stw	r5,-12(fp)
    488c:	e1bffe15 	stw	r6,-8(fp)
    4890:	e1ffff15 	stw	r7,-4(fp)
Timer_t *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( TickType_t ) 0U )
    4894:	e0bffd17 	ldw	r2,-12(fp)
    4898:	1000021e 	bne	r2,zero,48a4 <xTimerCreate+0x30>
	{
		pxNewTimer = NULL;
    489c:	e03ffb15 	stw	zero,-20(fp)
    48a0:	00001906 	br	4908 <xTimerCreate+0x94>
	}
	else
	{
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
    48a4:	01000a04 	movi	r4,40
    48a8:	0000fd00 	call	fd0 <pvPortMalloc>
    48ac:	e0bffb15 	stw	r2,-20(fp)
		if( pxNewTimer != NULL )
    48b0:	e0bffb17 	ldw	r2,-20(fp)
    48b4:	10001426 	beq	r2,zero,4908 <xTimerCreate+0x94>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
    48b8:	00050080 	call	5008 <prvCheckForValidListAndQueue>

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
    48bc:	e0bffb17 	ldw	r2,-20(fp)
    48c0:	e0fffc17 	ldw	r3,-16(fp)
    48c4:	10c00015 	stw	r3,0(r2)
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
    48c8:	e0bffb17 	ldw	r2,-20(fp)
    48cc:	e0fffd17 	ldw	r3,-12(fp)
    48d0:	10c00615 	stw	r3,24(r2)
			pxNewTimer->uxAutoReload = uxAutoReload;
    48d4:	e0bffb17 	ldw	r2,-20(fp)
    48d8:	e0fffe17 	ldw	r3,-8(fp)
    48dc:	10c00715 	stw	r3,28(r2)
			pxNewTimer->pvTimerID = pvTimerID;
    48e0:	e0bffb17 	ldw	r2,-20(fp)
    48e4:	e0ffff17 	ldw	r3,-4(fp)
    48e8:	10c00815 	stw	r3,32(r2)
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
    48ec:	e0bffb17 	ldw	r2,-20(fp)
    48f0:	e0c00217 	ldw	r3,8(fp)
    48f4:	10c00915 	stw	r3,36(r2)
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
    48f8:	e0bffb17 	ldw	r2,-20(fp)
    48fc:	10800104 	addi	r2,r2,4
    4900:	1009883a 	mov	r4,r2
    4904:	000146c0 	call	146c <vListInitialiseItem>
	}

	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );

	return ( TimerHandle_t ) pxNewTimer;
    4908:	e0bffb17 	ldw	r2,-20(fp)
}
    490c:	e037883a 	mov	sp,fp
    4910:	dfc00117 	ldw	ra,4(sp)
    4914:	df000017 	ldw	fp,0(sp)
    4918:	dec00204 	addi	sp,sp,8
    491c:	f800283a 	ret

00004920 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
    4920:	defff604 	addi	sp,sp,-40
    4924:	dfc00915 	stw	ra,36(sp)
    4928:	df000815 	stw	fp,32(sp)
    492c:	df000804 	addi	fp,sp,32
    4930:	e13ffc15 	stw	r4,-16(fp)
    4934:	e17ffd15 	stw	r5,-12(fp)
    4938:	e1bffe15 	stw	r6,-8(fp)
    493c:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn = pdFAIL;
    4940:	e03ff815 	stw	zero,-32(fp)
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
    4944:	d0a03517 	ldw	r2,-32556(gp)
    4948:	10002626 	beq	r2,zero,49e4 <xTimerGenericCommand+0xc4>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
    494c:	e0bffd17 	ldw	r2,-12(fp)
    4950:	e0bff915 	stw	r2,-28(fp)
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    4954:	e0bffe17 	ldw	r2,-8(fp)
    4958:	e0bffa15 	stw	r2,-24(fp)
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    495c:	e0bffc17 	ldw	r2,-16(fp)
    4960:	e0bffb15 	stw	r2,-20(fp)

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    4964:	e0bffd17 	ldw	r2,-12(fp)
    4968:	10800188 	cmpgei	r2,r2,6
    496c:	1000151e 	bne	r2,zero,49c4 <xTimerGenericCommand+0xa4>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    4970:	0003e380 	call	3e38 <xTaskGetSchedulerState>
    4974:	10800098 	cmpnei	r2,r2,2
    4978:	1000091e 	bne	r2,zero,49a0 <xTimerGenericCommand+0x80>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    497c:	d0a03517 	ldw	r2,-32556(gp)
    4980:	e0fff904 	addi	r3,fp,-28
    4984:	000f883a 	mov	r7,zero
    4988:	e1800217 	ldw	r6,8(fp)
    498c:	180b883a 	mov	r5,r3
    4990:	1009883a 	mov	r4,r2
    4994:	0001edc0 	call	1edc <xQueueGenericSend>
    4998:	e0bff815 	stw	r2,-32(fp)
    499c:	00001106 	br	49e4 <xTimerGenericCommand+0xc4>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    49a0:	d0a03517 	ldw	r2,-32556(gp)
    49a4:	e0fff904 	addi	r3,fp,-28
    49a8:	000f883a 	mov	r7,zero
    49ac:	000d883a 	mov	r6,zero
    49b0:	180b883a 	mov	r5,r3
    49b4:	1009883a 	mov	r4,r2
    49b8:	0001edc0 	call	1edc <xQueueGenericSend>
    49bc:	e0bff815 	stw	r2,-32(fp)
    49c0:	00000806 	br	49e4 <xTimerGenericCommand+0xc4>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    49c4:	d0a03517 	ldw	r2,-32556(gp)
    49c8:	e0fff904 	addi	r3,fp,-28
    49cc:	000f883a 	mov	r7,zero
    49d0:	e1bfff17 	ldw	r6,-4(fp)
    49d4:	180b883a 	mov	r5,r3
    49d8:	1009883a 	mov	r4,r2
    49dc:	000207c0 	call	207c <xQueueGenericSendFromISR>
    49e0:	e0bff815 	stw	r2,-32(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
    49e4:	e0bff817 	ldw	r2,-32(fp)
}
    49e8:	e037883a 	mov	sp,fp
    49ec:	dfc00117 	ldw	ra,4(sp)
    49f0:	df000017 	ldw	fp,0(sp)
    49f4:	dec00204 	addi	sp,sp,8
    49f8:	f800283a 	ret

000049fc <pcTimerGetTimerName>:

#endif
/*-----------------------------------------------------------*/

const char * pcTimerGetTimerName( TimerHandle_t xTimer )
{
    49fc:	defffd04 	addi	sp,sp,-12
    4a00:	df000215 	stw	fp,8(sp)
    4a04:	df000204 	addi	fp,sp,8
    4a08:	e13fff15 	stw	r4,-4(fp)
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    4a0c:	e0bfff17 	ldw	r2,-4(fp)
    4a10:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pcTimerName;
    4a14:	e0bffe17 	ldw	r2,-8(fp)
    4a18:	10800017 	ldw	r2,0(r2)
}
    4a1c:	e037883a 	mov	sp,fp
    4a20:	df000017 	ldw	fp,0(sp)
    4a24:	dec00104 	addi	sp,sp,4
    4a28:	f800283a 	ret

00004a2c <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
    4a2c:	defff904 	addi	sp,sp,-28
    4a30:	dfc00615 	stw	ra,24(sp)
    4a34:	df000515 	stw	fp,20(sp)
    4a38:	df000504 	addi	fp,sp,20
    4a3c:	e13ffe15 	stw	r4,-8(fp)
    4a40:	e17fff15 	stw	r5,-4(fp)
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4a44:	d0a03317 	ldw	r2,-32564(gp)
    4a48:	10800317 	ldw	r2,12(r2)
    4a4c:	10800317 	ldw	r2,12(r2)
    4a50:	e0bffc15 	stw	r2,-16(fp)

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4a54:	e0bffc17 	ldw	r2,-16(fp)
    4a58:	10800104 	addi	r2,r2,4
    4a5c:	1009883a 	mov	r4,r2
    4a60:	00015fc0 	call	15fc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4a64:	e0bffc17 	ldw	r2,-16(fp)
    4a68:	10800717 	ldw	r2,28(r2)
    4a6c:	10800058 	cmpnei	r2,r2,1
    4a70:	1000121e 	bne	r2,zero,4abc <prvProcessExpiredTimer+0x90>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
    4a74:	e0bffc17 	ldw	r2,-16(fp)
    4a78:	10c00617 	ldw	r3,24(r2)
    4a7c:	e0bffe17 	ldw	r2,-8(fp)
    4a80:	1885883a 	add	r2,r3,r2
    4a84:	e1fffe17 	ldw	r7,-8(fp)
    4a88:	e1bfff17 	ldw	r6,-4(fp)
    4a8c:	100b883a 	mov	r5,r2
    4a90:	e13ffc17 	ldw	r4,-16(fp)
    4a94:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
    4a98:	10800058 	cmpnei	r2,r2,1
    4a9c:	1000071e 	bne	r2,zero,4abc <prvProcessExpiredTimer+0x90>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4aa0:	d8000015 	stw	zero,0(sp)
    4aa4:	000f883a 	mov	r7,zero
    4aa8:	e1bffe17 	ldw	r6,-8(fp)
    4aac:	000b883a 	mov	r5,zero
    4ab0:	e13ffc17 	ldw	r4,-16(fp)
    4ab4:	00049200 	call	4920 <xTimerGenericCommand>
    4ab8:	e0bffd15 	stw	r2,-12(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4abc:	e0bffc17 	ldw	r2,-16(fp)
    4ac0:	10800917 	ldw	r2,36(r2)
    4ac4:	e13ffc17 	ldw	r4,-16(fp)
    4ac8:	103ee83a 	callr	r2
}
    4acc:	0001883a 	nop
    4ad0:	e037883a 	mov	sp,fp
    4ad4:	dfc00117 	ldw	ra,4(sp)
    4ad8:	df000017 	ldw	fp,0(sp)
    4adc:	dec00204 	addi	sp,sp,8
    4ae0:	f800283a 	ret

00004ae4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
    4ae4:	defffb04 	addi	sp,sp,-20
    4ae8:	dfc00415 	stw	ra,16(sp)
    4aec:	df000315 	stw	fp,12(sp)
    4af0:	df000304 	addi	fp,sp,12
    4af4:	e13fff15 	stw	r4,-4(fp)

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    4af8:	e0bffe04 	addi	r2,fp,-8
    4afc:	1009883a 	mov	r4,r2
    4b00:	0004bc00 	call	4bc0 <prvGetNextExpireTime>
    4b04:	e0bffd15 	stw	r2,-12(fp)

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
    4b08:	e0bffe17 	ldw	r2,-8(fp)
    4b0c:	100b883a 	mov	r5,r2
    4b10:	e13ffd17 	ldw	r4,-12(fp)
    4b14:	0004b200 	call	4b20 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
    4b18:	0004d600 	call	4d60 <prvProcessReceivedCommands>
	}
    4b1c:	003ff606 	br	4af8 <__alt_data_end+0xf0004af8>

00004b20 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
    4b20:	defffa04 	addi	sp,sp,-24
    4b24:	dfc00515 	stw	ra,20(sp)
    4b28:	df000415 	stw	fp,16(sp)
    4b2c:	df000404 	addi	fp,sp,16
    4b30:	e13ffe15 	stw	r4,-8(fp)
    4b34:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    4b38:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4b3c:	e0bffd04 	addi	r2,fp,-12
    4b40:	1009883a 	mov	r4,r2
    4b44:	0004c200 	call	4c20 <prvSampleTimeNow>
    4b48:	e0bffc15 	stw	r2,-16(fp)
		if( xTimerListsWereSwitched == pdFALSE )
    4b4c:	e0bffd17 	ldw	r2,-12(fp)
    4b50:	1000141e 	bne	r2,zero,4ba4 <prvProcessTimerOrBlockTask+0x84>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    4b54:	e0bfff17 	ldw	r2,-4(fp)
    4b58:	1000081e 	bne	r2,zero,4b7c <prvProcessTimerOrBlockTask+0x5c>
    4b5c:	e0bffe17 	ldw	r2,-8(fp)
    4b60:	e0fffc17 	ldw	r3,-16(fp)
    4b64:	18800536 	bltu	r3,r2,4b7c <prvProcessTimerOrBlockTask+0x5c>
			{
				( void ) xTaskResumeAll();
    4b68:	0002f980 	call	2f98 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
    4b6c:	e17ffc17 	ldw	r5,-16(fp)
    4b70:	e13ffe17 	ldw	r4,-8(fp)
    4b74:	0004a2c0 	call	4a2c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4b78:	00000b06 	br	4ba8 <prvProcessTimerOrBlockTask+0x88>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
    4b7c:	d1203517 	ldw	r4,-32556(gp)
    4b80:	e0fffe17 	ldw	r3,-8(fp)
    4b84:	e0bffc17 	ldw	r2,-16(fp)
    4b88:	1885c83a 	sub	r2,r3,r2
    4b8c:	100b883a 	mov	r5,r2
    4b90:	0002ae00 	call	2ae0 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
    4b94:	0002f980 	call	2f98 <xTaskResumeAll>
    4b98:	1000031e 	bne	r2,zero,4ba8 <prvProcessTimerOrBlockTask+0x88>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
    4b9c:	003b683a 	trap	0
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4ba0:	00000106 	br	4ba8 <prvProcessTimerOrBlockTask+0x88>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
    4ba4:	0002f980 	call	2f98 <xTaskResumeAll>
		}
	}
}
    4ba8:	0001883a 	nop
    4bac:	e037883a 	mov	sp,fp
    4bb0:	dfc00117 	ldw	ra,4(sp)
    4bb4:	df000017 	ldw	fp,0(sp)
    4bb8:	dec00204 	addi	sp,sp,8
    4bbc:	f800283a 	ret

00004bc0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
    4bc0:	defffd04 	addi	sp,sp,-12
    4bc4:	df000215 	stw	fp,8(sp)
    4bc8:	df000204 	addi	fp,sp,8
    4bcc:	e13fff15 	stw	r4,-4(fp)
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    4bd0:	d0a03317 	ldw	r2,-32564(gp)
    4bd4:	10800017 	ldw	r2,0(r2)
    4bd8:	1005003a 	cmpeq	r2,r2,zero
    4bdc:	10c03fcc 	andi	r3,r2,255
    4be0:	e0bfff17 	ldw	r2,-4(fp)
    4be4:	10c00015 	stw	r3,0(r2)
	if( *pxListWasEmpty == pdFALSE )
    4be8:	e0bfff17 	ldw	r2,-4(fp)
    4bec:	10800017 	ldw	r2,0(r2)
    4bf0:	1000051e 	bne	r2,zero,4c08 <prvGetNextExpireTime+0x48>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4bf4:	d0a03317 	ldw	r2,-32564(gp)
    4bf8:	10800317 	ldw	r2,12(r2)
    4bfc:	10800017 	ldw	r2,0(r2)
    4c00:	e0bffe15 	stw	r2,-8(fp)
    4c04:	00000106 	br	4c0c <prvGetNextExpireTime+0x4c>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
    4c08:	e03ffe15 	stw	zero,-8(fp)
	}

	return xNextExpireTime;
    4c0c:	e0bffe17 	ldw	r2,-8(fp)
}
    4c10:	e037883a 	mov	sp,fp
    4c14:	df000017 	ldw	fp,0(sp)
    4c18:	dec00104 	addi	sp,sp,4
    4c1c:	f800283a 	ret

00004c20 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
    4c20:	defffc04 	addi	sp,sp,-16
    4c24:	dfc00315 	stw	ra,12(sp)
    4c28:	df000215 	stw	fp,8(sp)
    4c2c:	df000204 	addi	fp,sp,8
    4c30:	e13fff15 	stw	r4,-4(fp)
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
    4c34:	00030dc0 	call	30dc <xTaskGetTickCount>
    4c38:	e0bffe15 	stw	r2,-8(fp)

	if( xTimeNow < xLastTime )
    4c3c:	d0a03617 	ldw	r2,-32552(gp)
    4c40:	e0fffe17 	ldw	r3,-8(fp)
    4c44:	1880052e 	bgeu	r3,r2,4c5c <prvSampleTimeNow+0x3c>
	{
		prvSwitchTimerLists();
    4c48:	0004ef80 	call	4ef8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
    4c4c:	e0bfff17 	ldw	r2,-4(fp)
    4c50:	00c00044 	movi	r3,1
    4c54:	10c00015 	stw	r3,0(r2)
    4c58:	00000206 	br	4c64 <prvSampleTimeNow+0x44>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
    4c5c:	e0bfff17 	ldw	r2,-4(fp)
    4c60:	10000015 	stw	zero,0(r2)
	}

	xLastTime = xTimeNow;
    4c64:	e0bffe17 	ldw	r2,-8(fp)
    4c68:	d0a03615 	stw	r2,-32552(gp)

	return xTimeNow;
    4c6c:	e0bffe17 	ldw	r2,-8(fp)
}
    4c70:	e037883a 	mov	sp,fp
    4c74:	dfc00117 	ldw	ra,4(sp)
    4c78:	df000017 	ldw	fp,0(sp)
    4c7c:	dec00204 	addi	sp,sp,8
    4c80:	f800283a 	ret

00004c84 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    4c84:	defff904 	addi	sp,sp,-28
    4c88:	dfc00615 	stw	ra,24(sp)
    4c8c:	df000515 	stw	fp,20(sp)
    4c90:	df000504 	addi	fp,sp,20
    4c94:	e13ffc15 	stw	r4,-16(fp)
    4c98:	e17ffd15 	stw	r5,-12(fp)
    4c9c:	e1bffe15 	stw	r6,-8(fp)
    4ca0:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xProcessTimerNow = pdFALSE;
    4ca4:	e03ffb15 	stw	zero,-20(fp)

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    4ca8:	e0bffc17 	ldw	r2,-16(fp)
    4cac:	e0fffd17 	ldw	r3,-12(fp)
    4cb0:	10c00115 	stw	r3,4(r2)
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4cb4:	e0bffc17 	ldw	r2,-16(fp)
    4cb8:	e0fffc17 	ldw	r3,-16(fp)
    4cbc:	10c00415 	stw	r3,16(r2)

	if( xNextExpiryTime <= xTimeNow )
    4cc0:	e0bffd17 	ldw	r2,-12(fp)
    4cc4:	e0fffe17 	ldw	r3,-8(fp)
    4cc8:	18801036 	bltu	r3,r2,4d0c <prvInsertTimerInActiveList+0x88>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
    4ccc:	e0fffe17 	ldw	r3,-8(fp)
    4cd0:	e0bfff17 	ldw	r2,-4(fp)
    4cd4:	1887c83a 	sub	r3,r3,r2
    4cd8:	e0bffc17 	ldw	r2,-16(fp)
    4cdc:	10800617 	ldw	r2,24(r2)
    4ce0:	18800336 	bltu	r3,r2,4cf0 <prvInsertTimerInActiveList+0x6c>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    4ce4:	00800044 	movi	r2,1
    4ce8:	e0bffb15 	stw	r2,-20(fp)
    4cec:	00001606 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    4cf0:	d0e03417 	ldw	r3,-32560(gp)
    4cf4:	e0bffc17 	ldw	r2,-16(fp)
    4cf8:	10800104 	addi	r2,r2,4
    4cfc:	100b883a 	mov	r5,r2
    4d00:	1809883a 	mov	r4,r3
    4d04:	00015240 	call	1524 <vListInsert>
    4d08:	00000f06 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    4d0c:	e0fffe17 	ldw	r3,-8(fp)
    4d10:	e0bfff17 	ldw	r2,-4(fp)
    4d14:	1880062e 	bgeu	r3,r2,4d30 <prvInsertTimerInActiveList+0xac>
    4d18:	e0fffd17 	ldw	r3,-12(fp)
    4d1c:	e0bfff17 	ldw	r2,-4(fp)
    4d20:	18800336 	bltu	r3,r2,4d30 <prvInsertTimerInActiveList+0xac>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    4d24:	00800044 	movi	r2,1
    4d28:	e0bffb15 	stw	r2,-20(fp)
    4d2c:	00000606 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4d30:	d0e03317 	ldw	r3,-32564(gp)
    4d34:	e0bffc17 	ldw	r2,-16(fp)
    4d38:	10800104 	addi	r2,r2,4
    4d3c:	100b883a 	mov	r5,r2
    4d40:	1809883a 	mov	r4,r3
    4d44:	00015240 	call	1524 <vListInsert>
		}
	}

	return xProcessTimerNow;
    4d48:	e0bffb17 	ldw	r2,-20(fp)
}
    4d4c:	e037883a 	mov	sp,fp
    4d50:	dfc00117 	ldw	ra,4(sp)
    4d54:	df000017 	ldw	fp,0(sp)
    4d58:	dec00204 	addi	sp,sp,8
    4d5c:	f800283a 	ret

00004d60 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
    4d60:	defff604 	addi	sp,sp,-40
    4d64:	dfc00915 	stw	ra,36(sp)
    4d68:	df000815 	stw	fp,32(sp)
    4d6c:	df000804 	addi	fp,sp,32
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4d70:	00005306 	br	4ec0 <prvProcessReceivedCommands+0x160>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    4d74:	e0bffc17 	ldw	r2,-16(fp)
    4d78:	10005116 	blt	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    4d7c:	e0bffe17 	ldw	r2,-8(fp)
    4d80:	e0bff915 	stw	r2,-28(fp)

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
    4d84:	e0bff917 	ldw	r2,-28(fp)
    4d88:	10800517 	ldw	r2,20(r2)
    4d8c:	10000426 	beq	r2,zero,4da0 <prvProcessReceivedCommands+0x40>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4d90:	e0bff917 	ldw	r2,-28(fp)
    4d94:	10800104 	addi	r2,r2,4
    4d98:	1009883a 	mov	r4,r2
    4d9c:	00015fc0 	call	15fc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4da0:	e0bfff04 	addi	r2,fp,-4
    4da4:	1009883a 	mov	r4,r2
    4da8:	0004c200 	call	4c20 <prvSampleTimeNow>
    4dac:	e0bffa15 	stw	r2,-24(fp)

			switch( xMessage.xMessageID )
    4db0:	e0bffc17 	ldw	r2,-16(fp)
    4db4:	10c002a8 	cmpgeui	r3,r2,10
    4db8:	1800401e 	bne	r3,zero,4ebc <prvProcessReceivedCommands+0x15c>
    4dbc:	100690ba 	slli	r3,r2,2
    4dc0:	00800034 	movhi	r2,0
    4dc4:	10937504 	addi	r2,r2,19924
    4dc8:	1885883a 	add	r2,r3,r2
    4dcc:	10800017 	ldw	r2,0(r2)
    4dd0:	1000683a 	jmp	r2
    4dd4:	00004dfc 	xorhi	zero,zero,311
    4dd8:	00004dfc 	xorhi	zero,zero,311
    4ddc:	00004dfc 	xorhi	zero,zero,311
    4de0:	00004ec0 	call	4ec <prvCheckPendingReadyList+0x54>
    4de4:	00004e7c 	xorhi	zero,zero,313
    4de8:	00004eb0 	cmpltui	zero,zero,314
    4dec:	00004dfc 	xorhi	zero,zero,311
    4df0:	00004dfc 	xorhi	zero,zero,311
    4df4:	00004ec0 	call	4ec <prvCheckPendingReadyList+0x54>
    4df8:	00004e7c 	xorhi	zero,zero,313
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
    4dfc:	e0fffd17 	ldw	r3,-12(fp)
    4e00:	e0bff917 	ldw	r2,-28(fp)
    4e04:	10800617 	ldw	r2,24(r2)
    4e08:	1885883a 	add	r2,r3,r2
    4e0c:	e0fffd17 	ldw	r3,-12(fp)
    4e10:	180f883a 	mov	r7,r3
    4e14:	e1bffa17 	ldw	r6,-24(fp)
    4e18:	100b883a 	mov	r5,r2
    4e1c:	e13ff917 	ldw	r4,-28(fp)
    4e20:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
    4e24:	10800058 	cmpnei	r2,r2,1
    4e28:	1000251e 	bne	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4e2c:	e0bff917 	ldw	r2,-28(fp)
    4e30:	10800917 	ldw	r2,36(r2)
    4e34:	e13ff917 	ldw	r4,-28(fp)
    4e38:	103ee83a 	callr	r2
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4e3c:	e0bff917 	ldw	r2,-28(fp)
    4e40:	10800717 	ldw	r2,28(r2)
    4e44:	10800058 	cmpnei	r2,r2,1
    4e48:	10001d1e 	bne	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    4e4c:	e0fffd17 	ldw	r3,-12(fp)
    4e50:	e0bff917 	ldw	r2,-28(fp)
    4e54:	10800617 	ldw	r2,24(r2)
    4e58:	1885883a 	add	r2,r3,r2
    4e5c:	d8000015 	stw	zero,0(sp)
    4e60:	000f883a 	mov	r7,zero
    4e64:	100d883a 	mov	r6,r2
    4e68:	000b883a 	mov	r5,zero
    4e6c:	e13ff917 	ldw	r4,-28(fp)
    4e70:	00049200 	call	4920 <xTimerGenericCommand>
    4e74:	e0bffb15 	stw	r2,-20(fp)
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
    4e78:	00001106 	br	4ec0 <prvProcessReceivedCommands+0x160>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    4e7c:	e0fffd17 	ldw	r3,-12(fp)
    4e80:	e0bff917 	ldw	r2,-28(fp)
    4e84:	10c00615 	stw	r3,24(r2)
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    4e88:	e0bff917 	ldw	r2,-28(fp)
    4e8c:	10c00617 	ldw	r3,24(r2)
    4e90:	e0bffa17 	ldw	r2,-24(fp)
    4e94:	1885883a 	add	r2,r3,r2
    4e98:	e1fffa17 	ldw	r7,-24(fp)
    4e9c:	e1bffa17 	ldw	r6,-24(fp)
    4ea0:	100b883a 	mov	r5,r2
    4ea4:	e13ff917 	ldw	r4,-28(fp)
    4ea8:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
					break;
    4eac:	00000406 	br	4ec0 <prvProcessReceivedCommands+0x160>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
    4eb0:	e13ff917 	ldw	r4,-28(fp)
    4eb4:	00011500 	call	1150 <vPortFree>
					break;
    4eb8:	00000106 	br	4ec0 <prvProcessReceivedCommands+0x160>

				default	:
					/* Don't expect to get here. */
					break;
    4ebc:	0001883a 	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4ec0:	d0a03517 	ldw	r2,-32556(gp)
    4ec4:	e0fffc04 	addi	r3,fp,-16
    4ec8:	000f883a 	mov	r7,zero
    4ecc:	000d883a 	mov	r6,zero
    4ed0:	180b883a 	mov	r5,r3
    4ed4:	1009883a 	mov	r4,r2
    4ed8:	000222c0 	call	222c <xQueueGenericReceive>
    4edc:	103fa51e 	bne	r2,zero,4d74 <__alt_data_end+0xf0004d74>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
    4ee0:	0001883a 	nop
    4ee4:	e037883a 	mov	sp,fp
    4ee8:	dfc00117 	ldw	ra,4(sp)
    4eec:	df000017 	ldw	fp,0(sp)
    4ef0:	dec00204 	addi	sp,sp,8
    4ef4:	f800283a 	ret

00004ef8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
    4ef8:	defff804 	addi	sp,sp,-32
    4efc:	dfc00715 	stw	ra,28(sp)
    4f00:	df000615 	stw	fp,24(sp)
    4f04:	df000604 	addi	fp,sp,24

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4f08:	00003006 	br	4fcc <prvSwitchTimerLists+0xd4>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f0c:	d0a03317 	ldw	r2,-32564(gp)
    4f10:	10800317 	ldw	r2,12(r2)
    4f14:	10800017 	ldw	r2,0(r2)
    4f18:	e0bffb15 	stw	r2,-20(fp)

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f1c:	d0a03317 	ldw	r2,-32564(gp)
    4f20:	10800317 	ldw	r2,12(r2)
    4f24:	10800317 	ldw	r2,12(r2)
    4f28:	e0bffc15 	stw	r2,-16(fp)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4f2c:	e0bffc17 	ldw	r2,-16(fp)
    4f30:	10800104 	addi	r2,r2,4
    4f34:	1009883a 	mov	r4,r2
    4f38:	00015fc0 	call	15fc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4f3c:	e0bffc17 	ldw	r2,-16(fp)
    4f40:	10800917 	ldw	r2,36(r2)
    4f44:	e13ffc17 	ldw	r4,-16(fp)
    4f48:	103ee83a 	callr	r2

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4f4c:	e0bffc17 	ldw	r2,-16(fp)
    4f50:	10800717 	ldw	r2,28(r2)
    4f54:	10800058 	cmpnei	r2,r2,1
    4f58:	10001c1e 	bne	r2,zero,4fcc <prvSwitchTimerLists+0xd4>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    4f5c:	e0bffc17 	ldw	r2,-16(fp)
    4f60:	10c00617 	ldw	r3,24(r2)
    4f64:	e0bffb17 	ldw	r2,-20(fp)
    4f68:	1885883a 	add	r2,r3,r2
    4f6c:	e0bffd15 	stw	r2,-12(fp)
			if( xReloadTime > xNextExpireTime )
    4f70:	e0bffd17 	ldw	r2,-12(fp)
    4f74:	e0fffb17 	ldw	r3,-20(fp)
    4f78:	18800d2e 	bgeu	r3,r2,4fb0 <prvSwitchTimerLists+0xb8>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    4f7c:	e0bffc17 	ldw	r2,-16(fp)
    4f80:	e0fffd17 	ldw	r3,-12(fp)
    4f84:	10c00115 	stw	r3,4(r2)
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4f88:	e0bffc17 	ldw	r2,-16(fp)
    4f8c:	e0fffc17 	ldw	r3,-16(fp)
    4f90:	10c00415 	stw	r3,16(r2)
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4f94:	d0e03317 	ldw	r3,-32564(gp)
    4f98:	e0bffc17 	ldw	r2,-16(fp)
    4f9c:	10800104 	addi	r2,r2,4
    4fa0:	100b883a 	mov	r5,r2
    4fa4:	1809883a 	mov	r4,r3
    4fa8:	00015240 	call	1524 <vListInsert>
    4fac:	00000706 	br	4fcc <prvSwitchTimerLists+0xd4>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4fb0:	d8000015 	stw	zero,0(sp)
    4fb4:	000f883a 	mov	r7,zero
    4fb8:	e1bffb17 	ldw	r6,-20(fp)
    4fbc:	000b883a 	mov	r5,zero
    4fc0:	e13ffc17 	ldw	r4,-16(fp)
    4fc4:	00049200 	call	4920 <xTimerGenericCommand>
    4fc8:	e0bffe15 	stw	r2,-8(fp)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4fcc:	d0a03317 	ldw	r2,-32564(gp)
    4fd0:	10800017 	ldw	r2,0(r2)
    4fd4:	103fcd1e 	bne	r2,zero,4f0c <__alt_data_end+0xf0004f0c>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
    4fd8:	d0a03317 	ldw	r2,-32564(gp)
    4fdc:	e0bfff15 	stw	r2,-4(fp)
	pxCurrentTimerList = pxOverflowTimerList;
    4fe0:	d0a03417 	ldw	r2,-32560(gp)
    4fe4:	d0a03315 	stw	r2,-32564(gp)
	pxOverflowTimerList = pxTemp;
    4fe8:	e0bfff17 	ldw	r2,-4(fp)
    4fec:	d0a03415 	stw	r2,-32560(gp)
}
    4ff0:	0001883a 	nop
    4ff4:	e037883a 	mov	sp,fp
    4ff8:	dfc00117 	ldw	ra,4(sp)
    4ffc:	df000017 	ldw	fp,0(sp)
    5000:	dec00204 	addi	sp,sp,8
    5004:	f800283a 	ret

00005008 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    5008:	defffe04 	addi	sp,sp,-8
    500c:	dfc00115 	stw	ra,4(sp)
    5010:	df000015 	stw	fp,0(sp)
    5014:	d839883a 	mov	fp,sp
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    5018:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( xTimerQueue == NULL )
    501c:	d0a03517 	ldw	r2,-32556(gp)
    5020:	1000111e 	bne	r2,zero,5068 <prvCheckForValidListAndQueue+0x60>
		{
			vListInitialise( &xActiveTimerList1 );
    5024:	01020234 	movhi	r4,2056
    5028:	213e6404 	addi	r4,r4,-1648
    502c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
    5030:	01020234 	movhi	r4,2056
    5034:	213e6904 	addi	r4,r4,-1628
    5038:	00014040 	call	1404 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
    503c:	00820234 	movhi	r2,2056
    5040:	10be6404 	addi	r2,r2,-1648
    5044:	d0a03315 	stw	r2,-32564(gp)
			pxOverflowTimerList = &xActiveTimerList2;
    5048:	00820234 	movhi	r2,2056
    504c:	10be6904 	addi	r2,r2,-1628
    5050:	d0a03415 	stw	r2,-32560(gp)
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    5054:	000d883a 	mov	r6,zero
    5058:	01400304 	movi	r5,12
    505c:	01000284 	movi	r4,10
    5060:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5064:	d0a03515 	stw	r2,-32556(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    5068:	00040fc0 	call	40fc <vTaskExitCritical>
}
    506c:	0001883a 	nop
    5070:	e037883a 	mov	sp,fp
    5074:	dfc00117 	ldw	ra,4(sp)
    5078:	df000017 	ldw	fp,0(sp)
    507c:	dec00204 	addi	sp,sp,8
    5080:	f800283a 	ret

00005084 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
    5084:	defffb04 	addi	sp,sp,-20
    5088:	dfc00415 	stw	ra,16(sp)
    508c:	df000315 	stw	fp,12(sp)
    5090:	df000304 	addi	fp,sp,12
    5094:	e13fff15 	stw	r4,-4(fp)
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    5098:	e0bfff17 	ldw	r2,-4(fp)
    509c:	e0bffd15 	stw	r2,-12(fp)

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
    50a0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		xTimerIsInActiveList = ( BaseType_t ) !( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) );
    50a4:	e0bffd17 	ldw	r2,-12(fp)
    50a8:	10800517 	ldw	r2,20(r2)
    50ac:	1004c03a 	cmpne	r2,r2,zero
    50b0:	10803fcc 	andi	r2,r2,255
    50b4:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    50b8:	00040fc0 	call	40fc <vTaskExitCritical>

	return xTimerIsInActiveList;
    50bc:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Can't be pointer to const due to the typedef. */
    50c0:	e037883a 	mov	sp,fp
    50c4:	dfc00117 	ldw	ra,4(sp)
    50c8:	df000017 	ldw	fp,0(sp)
    50cc:	dec00204 	addi	sp,sp,8
    50d0:	f800283a 	ret

000050d4 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
    50d4:	defffd04 	addi	sp,sp,-12
    50d8:	df000215 	stw	fp,8(sp)
    50dc:	df000204 	addi	fp,sp,8
    50e0:	e13fff15 	stw	r4,-4(fp)
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
    50e4:	e0bfff17 	ldw	r2,-4(fp)
    50e8:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pvTimerID;
    50ec:	e0bffe17 	ldw	r2,-8(fp)
    50f0:	10800817 	ldw	r2,32(r2)
}
    50f4:	e037883a 	mov	sp,fp
    50f8:	df000017 	ldw	fp,0(sp)
    50fc:	dec00104 	addi	sp,sp,4
    5100:	f800283a 	ret

00005104 <VGA_Init>:
	unsigned int y2;
}Line;



int VGA_Init(){
    5104:	defffa04 	addi	sp,sp,-24
    5108:	dfc00515 	stw	ra,20(sp)
    510c:	df000415 	stw	fp,16(sp)
    5110:	df000404 	addi	fp,sp,16
		Q_freq_data = xQueueCreate( 100, sizeof(double) );
    5114:	000d883a 	mov	r6,zero
    5118:	01400204 	movi	r5,8
    511c:	01001904 	movi	r4,100
    5120:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5124:	d0a03715 	stw	r2,-32548(gp)


		alt_irq_register(FREQUENCY_ANALYSER_IRQ, 0, freq_relay);
    5128:	01800034 	movhi	r6,0
    512c:	3196fb04 	addi	r6,r6,23532
    5130:	000b883a 	mov	r5,zero
    5134:	010001c4 	movi	r4,7
    5138:	00019200 	call	1920 <alt_irq_register>
		printf("Going to create the task\n\r");
    513c:	01020034 	movhi	r4,2048
    5140:	21001604 	addi	r4,r4,88
    5144:	000958c0 	call	958c <printf>
		if(xTaskCreate( PRVGADraw_Task, "DrawTsk", configMINIMAL_STACK_SIZE, NULL, PRVGADraw_Task_P, &PRVGADraw) != pdPASS){
    5148:	d8000315 	stw	zero,12(sp)
    514c:	d8000215 	stw	zero,8(sp)
    5150:	d0a03804 	addi	r2,gp,-32544
    5154:	d8800115 	stw	r2,4(sp)
    5158:	00800044 	movi	r2,1
    515c:	d8800015 	stw	r2,0(sp)
    5160:	000f883a 	mov	r7,zero
    5164:	01840004 	movi	r6,4096
    5168:	01420034 	movhi	r5,2048
    516c:	29401d04 	addi	r5,r5,116
    5170:	01000034 	movhi	r4,0
    5174:	21146904 	addi	r4,r4,20900
    5178:	0002b780 	call	2b78 <xTaskGenericCreate>
    517c:	10800060 	cmpeqi	r2,r2,1
    5180:	1000021e 	bne	r2,zero,518c <VGA_Init+0x88>
			return 1;
    5184:	00800044 	movi	r2,1
    5188:	00000106 	br	5190 <VGA_Init+0x8c>
		};
		return 0;
    518c:	0005883a 	mov	r2,zero
}
    5190:	e037883a 	mov	sp,fp
    5194:	dfc00117 	ldw	ra,4(sp)
    5198:	df000017 	ldw	fp,0(sp)
    519c:	dec00204 	addi	sp,sp,8
    51a0:	f800283a 	ret

000051a4 <PRVGADraw_Task>:

/****** VGA display ******/

void PRVGADraw_Task(void *pvParameters ){
    51a4:	defe5c04 	addi	sp,sp,-1680
    51a8:	dfc1a315 	stw	ra,1676(sp)
    51ac:	df01a215 	stw	fp,1672(sp)
    51b0:	dc41a115 	stw	r17,1668(sp)
    51b4:	dc01a015 	stw	r16,1664(sp)
    51b8:	df01a204 	addi	fp,sp,1672
    51bc:	e13ffd15 	stw	r4,-12(fp)


	//initialize VGA controllers
	alt_up_pixel_buffer_dma_dev *pixel_buf;
	pixel_buf = alt_up_pixel_buffer_dma_open_dev(VIDEO_PIXEL_BUFFER_DMA_NAME);
    51c0:	01020034 	movhi	r4,2048
    51c4:	21001f04 	addi	r4,r4,124
    51c8:	0018b980 	call	18b98 <alt_up_pixel_buffer_dma_open_dev>
    51cc:	e0be6315 	stw	r2,-1652(fp)
	if(pixel_buf == NULL){
    51d0:	e0be6317 	ldw	r2,-1652(fp)
    51d4:	1000031e 	bne	r2,zero,51e4 <PRVGADraw_Task+0x40>
		printf("can't find pixel buffer device\n");
    51d8:	01020034 	movhi	r4,2048
    51dc:	21002604 	addi	r4,r4,152
    51e0:	00096880 	call	9688 <puts>
	}
	alt_up_pixel_buffer_dma_clear_screen(pixel_buf, 0);
    51e4:	000b883a 	mov	r5,zero
    51e8:	e13e6317 	ldw	r4,-1652(fp)
    51ec:	0018e580 	call	18e58 <alt_up_pixel_buffer_dma_clear_screen>

	alt_up_char_buffer_dev *char_buf;
	char_buf = alt_up_char_buffer_open_dev("/dev/video_character_buffer_with_dma");
    51f0:	01020034 	movhi	r4,2048
    51f4:	21002e04 	addi	r4,r4,184
    51f8:	00189380 	call	18938 <alt_up_char_buffer_open_dev>
    51fc:	e0be6415 	stw	r2,-1648(fp)
	if(char_buf == NULL){
    5200:	e0be6417 	ldw	r2,-1648(fp)
    5204:	1000031e 	bne	r2,zero,5214 <PRVGADraw_Task+0x70>
		printf("can't find char buffer device\n");
    5208:	01020034 	movhi	r4,2048
    520c:	21003804 	addi	r4,r4,224
    5210:	00096880 	call	9688 <puts>
	}
	alt_up_char_buffer_clear(char_buf);
    5214:	e13e6417 	ldw	r4,-1648(fp)
    5218:	0018b3c0 	call	18b3c <alt_up_char_buffer_clear>



	//Set up plot axes
	alt_up_pixel_buffer_dma_draw_hline(pixel_buf, 100, 590, 200, ((0x3ff << 20) + (0x3ff << 10) + (0x3ff)), 0);
    521c:	d8000115 	stw	zero,4(sp)
    5220:	00900034 	movhi	r2,16384
    5224:	10bfffc4 	addi	r2,r2,-1
    5228:	d8800015 	stw	r2,0(sp)
    522c:	01c03204 	movi	r7,200
    5230:	01809384 	movi	r6,590
    5234:	01401904 	movi	r5,100
    5238:	e13e6317 	ldw	r4,-1652(fp)
    523c:	001925c0 	call	1925c <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_hline(pixel_buf, 100, 590, 300, ((0x3ff << 20) + (0x3ff << 10) + (0x3ff)), 0);
    5240:	d8000115 	stw	zero,4(sp)
    5244:	00900034 	movhi	r2,16384
    5248:	10bfffc4 	addi	r2,r2,-1
    524c:	d8800015 	stw	r2,0(sp)
    5250:	01c04b04 	movi	r7,300
    5254:	01809384 	movi	r6,590
    5258:	01401904 	movi	r5,100
    525c:	e13e6317 	ldw	r4,-1652(fp)
    5260:	001925c0 	call	1925c <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buf, 100, 50, 200, ((0x3ff << 20) + (0x3ff << 10) + (0x3ff)), 0);
    5264:	d8000115 	stw	zero,4(sp)
    5268:	00900034 	movhi	r2,16384
    526c:	10bfffc4 	addi	r2,r2,-1
    5270:	d8800015 	stw	r2,0(sp)
    5274:	01c03204 	movi	r7,200
    5278:	01800c84 	movi	r6,50
    527c:	01401904 	movi	r5,100
    5280:	e13e6317 	ldw	r4,-1652(fp)
    5284:	001946c0 	call	1946c <alt_up_pixel_buffer_dma_draw_vline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buf, 100, 220, 300, ((0x3ff << 20) + (0x3ff << 10) + (0x3ff)), 0);
    5288:	d8000115 	stw	zero,4(sp)
    528c:	00900034 	movhi	r2,16384
    5290:	10bfffc4 	addi	r2,r2,-1
    5294:	d8800015 	stw	r2,0(sp)
    5298:	01c04b04 	movi	r7,300
    529c:	01803704 	movi	r6,220
    52a0:	01401904 	movi	r5,100
    52a4:	e13e6317 	ldw	r4,-1652(fp)
    52a8:	001946c0 	call	1946c <alt_up_pixel_buffer_dma_draw_vline>

	alt_up_char_buffer_string(char_buf, "Frequency(Hz)", 4, 4);
    52ac:	01c00104 	movi	r7,4
    52b0:	01800104 	movi	r6,4
    52b4:	01420034 	movhi	r5,2048
    52b8:	29404004 	addi	r5,r5,256
    52bc:	e13e6417 	ldw	r4,-1648(fp)
    52c0:	0018a400 	call	18a40 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "52", 10, 7);
    52c4:	01c001c4 	movi	r7,7
    52c8:	01800284 	movi	r6,10
    52cc:	01420034 	movhi	r5,2048
    52d0:	29404404 	addi	r5,r5,272
    52d4:	e13e6417 	ldw	r4,-1648(fp)
    52d8:	0018a400 	call	18a40 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "50", 10, 12);
    52dc:	01c00304 	movi	r7,12
    52e0:	01800284 	movi	r6,10
    52e4:	01420034 	movhi	r5,2048
    52e8:	29404504 	addi	r5,r5,276
    52ec:	e13e6417 	ldw	r4,-1648(fp)
    52f0:	0018a400 	call	18a40 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "48", 10, 17);
    52f4:	01c00444 	movi	r7,17
    52f8:	01800284 	movi	r6,10
    52fc:	01420034 	movhi	r5,2048
    5300:	29404604 	addi	r5,r5,280
    5304:	e13e6417 	ldw	r4,-1648(fp)
    5308:	0018a400 	call	18a40 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "46", 10, 22);
    530c:	01c00584 	movi	r7,22
    5310:	01800284 	movi	r6,10
    5314:	01420034 	movhi	r5,2048
    5318:	29404704 	addi	r5,r5,284
    531c:	e13e6417 	ldw	r4,-1648(fp)
    5320:	0018a400 	call	18a40 <alt_up_char_buffer_string>

	alt_up_char_buffer_string(char_buf, "df/dt(Hz/s)", 4, 26);
    5324:	01c00684 	movi	r7,26
    5328:	01800104 	movi	r6,4
    532c:	01420034 	movhi	r5,2048
    5330:	29404804 	addi	r5,r5,288
    5334:	e13e6417 	ldw	r4,-1648(fp)
    5338:	0018a400 	call	18a40 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "60", 10, 28);
    533c:	01c00704 	movi	r7,28
    5340:	01800284 	movi	r6,10
    5344:	01420034 	movhi	r5,2048
    5348:	29404b04 	addi	r5,r5,300
    534c:	e13e6417 	ldw	r4,-1648(fp)
    5350:	0018a400 	call	18a40 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "30", 10, 30);
    5354:	01c00784 	movi	r7,30
    5358:	01800284 	movi	r6,10
    535c:	01420034 	movhi	r5,2048
    5360:	29404c04 	addi	r5,r5,304
    5364:	e13e6417 	ldw	r4,-1648(fp)
    5368:	0018a400 	call	18a40 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "0", 10, 32);
    536c:	01c00804 	movi	r7,32
    5370:	01800284 	movi	r6,10
    5374:	01420034 	movhi	r5,2048
    5378:	29404d04 	addi	r5,r5,308
    537c:	e13e6417 	ldw	r4,-1648(fp)
    5380:	0018a400 	call	18a40 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "-30", 9, 34);
    5384:	01c00884 	movi	r7,34
    5388:	01800244 	movi	r6,9
    538c:	01420034 	movhi	r5,2048
    5390:	29404e04 	addi	r5,r5,312
    5394:	e13e6417 	ldw	r4,-1648(fp)
    5398:	0018a400 	call	18a40 <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "-60", 9, 36);
    539c:	01c00904 	movi	r7,36
    53a0:	01800244 	movi	r6,9
    53a4:	01420034 	movhi	r5,2048
    53a8:	29404f04 	addi	r5,r5,316
    53ac:	e13e6417 	ldw	r4,-1648(fp)
    53b0:	0018a400 	call	18a40 <alt_up_char_buffer_string>


	double freq[100], dfreq[100];
	int i = 99, j = 0;
    53b4:	008018c4 	movi	r2,99
    53b8:	e0be6115 	stw	r2,-1660(fp)
    53bc:	e03e6215 	stw	zero,-1656(fp)
	Line line_freq, line_roc;

	while(1){

		//receive frequency data from queue
		while(uxQueueMessagesWaiting( Q_freq_data ) != 0){
    53c0:	0000d806 	br	5724 <PRVGADraw_Task+0x580>
			xQueueReceive( Q_freq_data, freq+i, 0 );
    53c4:	d1203717 	ldw	r4,-32548(gp)
    53c8:	e0be6117 	ldw	r2,-1660(fp)
    53cc:	100490fa 	slli	r2,r2,3
    53d0:	e0fe6504 	addi	r3,fp,-1644
    53d4:	1885883a 	add	r2,r3,r2
    53d8:	000f883a 	mov	r7,zero
    53dc:	000d883a 	mov	r6,zero
    53e0:	100b883a 	mov	r5,r2
    53e4:	000222c0 	call	222c <xQueueGenericReceive>

			//calculate frequency RoC

			if(i==0){
    53e8:	e0be6117 	ldw	r2,-1660(fp)
    53ec:	1000451e 	bne	r2,zero,5504 <PRVGADraw_Task+0x360>
				dfreq[0] = (freq[0]-freq[99]) * 2.0 * freq[0] * freq[99] / (freq[0]+freq[99]);
    53f0:	e0be6517 	ldw	r2,-1644(fp)
    53f4:	e0fe6617 	ldw	r3,-1640(fp)
    53f8:	e13f2b17 	ldw	r4,-852(fp)
    53fc:	e17f2c17 	ldw	r5,-848(fp)
    5400:	200d883a 	mov	r6,r4
    5404:	280f883a 	mov	r7,r5
    5408:	1009883a 	mov	r4,r2
    540c:	180b883a 	mov	r5,r3
    5410:	00084580 	call	8458 <__subdf3>
    5414:	1009883a 	mov	r4,r2
    5418:	180b883a 	mov	r5,r3
    541c:	2005883a 	mov	r2,r4
    5420:	2807883a 	mov	r3,r5
    5424:	100d883a 	mov	r6,r2
    5428:	180f883a 	mov	r7,r3
    542c:	1009883a 	mov	r4,r2
    5430:	180b883a 	mov	r5,r3
    5434:	0006ad00 	call	6ad0 <__adddf3>
    5438:	1009883a 	mov	r4,r2
    543c:	180b883a 	mov	r5,r3
    5440:	2011883a 	mov	r8,r4
    5444:	2813883a 	mov	r9,r5
    5448:	e0be6517 	ldw	r2,-1644(fp)
    544c:	e0fe6617 	ldw	r3,-1640(fp)
    5450:	100d883a 	mov	r6,r2
    5454:	180f883a 	mov	r7,r3
    5458:	4009883a 	mov	r4,r8
    545c:	480b883a 	mov	r5,r9
    5460:	0007d400 	call	7d40 <__muldf3>
    5464:	1009883a 	mov	r4,r2
    5468:	180b883a 	mov	r5,r3
    546c:	2011883a 	mov	r8,r4
    5470:	2813883a 	mov	r9,r5
    5474:	e0bf2b17 	ldw	r2,-852(fp)
    5478:	e0ff2c17 	ldw	r3,-848(fp)
    547c:	100d883a 	mov	r6,r2
    5480:	180f883a 	mov	r7,r3
    5484:	4009883a 	mov	r4,r8
    5488:	480b883a 	mov	r5,r9
    548c:	0007d400 	call	7d40 <__muldf3>
    5490:	1009883a 	mov	r4,r2
    5494:	180b883a 	mov	r5,r3
    5498:	2021883a 	mov	r16,r4
    549c:	2823883a 	mov	r17,r5
    54a0:	e0be6517 	ldw	r2,-1644(fp)
    54a4:	e0fe6617 	ldw	r3,-1640(fp)
    54a8:	e13f2b17 	ldw	r4,-852(fp)
    54ac:	e17f2c17 	ldw	r5,-848(fp)
    54b0:	200d883a 	mov	r6,r4
    54b4:	280f883a 	mov	r7,r5
    54b8:	1009883a 	mov	r4,r2
    54bc:	180b883a 	mov	r5,r3
    54c0:	0006ad00 	call	6ad0 <__adddf3>
    54c4:	1009883a 	mov	r4,r2
    54c8:	180b883a 	mov	r5,r3
    54cc:	2005883a 	mov	r2,r4
    54d0:	2807883a 	mov	r3,r5
    54d4:	100d883a 	mov	r6,r2
    54d8:	180f883a 	mov	r7,r3
    54dc:	8009883a 	mov	r4,r16
    54e0:	880b883a 	mov	r5,r17
    54e4:	000737c0 	call	737c <__divdf3>
    54e8:	1009883a 	mov	r4,r2
    54ec:	180b883a 	mov	r5,r3
    54f0:	2005883a 	mov	r2,r4
    54f4:	2807883a 	mov	r3,r5
    54f8:	e0bf2d15 	stw	r2,-844(fp)
    54fc:	e0ff2e15 	stw	r3,-840(fp)
    5500:	00006a06 	br	56ac <PRVGADraw_Task+0x508>
			}
			else{
				dfreq[i] = (freq[i]-freq[i-1]) * 2.0 * freq[i]* freq[i-1] / (freq[i]+freq[i-1]);
    5504:	e0be6117 	ldw	r2,-1660(fp)
    5508:	100490fa 	slli	r2,r2,3
    550c:	e0fe6104 	addi	r3,fp,-1660
    5510:	1885883a 	add	r2,r3,r2
    5514:	11000404 	addi	r4,r2,16
    5518:	20800017 	ldw	r2,0(r4)
    551c:	20c00117 	ldw	r3,4(r4)
    5520:	e13e6117 	ldw	r4,-1660(fp)
    5524:	213fffc4 	addi	r4,r4,-1
    5528:	200890fa 	slli	r4,r4,3
    552c:	e17e6104 	addi	r5,fp,-1660
    5530:	2909883a 	add	r4,r5,r4
    5534:	21800404 	addi	r6,r4,16
    5538:	31000017 	ldw	r4,0(r6)
    553c:	31400117 	ldw	r5,4(r6)
    5540:	200d883a 	mov	r6,r4
    5544:	280f883a 	mov	r7,r5
    5548:	1009883a 	mov	r4,r2
    554c:	180b883a 	mov	r5,r3
    5550:	00084580 	call	8458 <__subdf3>
    5554:	1009883a 	mov	r4,r2
    5558:	180b883a 	mov	r5,r3
    555c:	2005883a 	mov	r2,r4
    5560:	2807883a 	mov	r3,r5
    5564:	100d883a 	mov	r6,r2
    5568:	180f883a 	mov	r7,r3
    556c:	1009883a 	mov	r4,r2
    5570:	180b883a 	mov	r5,r3
    5574:	0006ad00 	call	6ad0 <__adddf3>
    5578:	1009883a 	mov	r4,r2
    557c:	180b883a 	mov	r5,r3
    5580:	2011883a 	mov	r8,r4
    5584:	2813883a 	mov	r9,r5
    5588:	e0be6117 	ldw	r2,-1660(fp)
    558c:	100490fa 	slli	r2,r2,3
    5590:	e0fe6104 	addi	r3,fp,-1660
    5594:	1885883a 	add	r2,r3,r2
    5598:	11000404 	addi	r4,r2,16
    559c:	20800017 	ldw	r2,0(r4)
    55a0:	20c00117 	ldw	r3,4(r4)
    55a4:	100d883a 	mov	r6,r2
    55a8:	180f883a 	mov	r7,r3
    55ac:	4009883a 	mov	r4,r8
    55b0:	480b883a 	mov	r5,r9
    55b4:	0007d400 	call	7d40 <__muldf3>
    55b8:	1009883a 	mov	r4,r2
    55bc:	180b883a 	mov	r5,r3
    55c0:	2011883a 	mov	r8,r4
    55c4:	2813883a 	mov	r9,r5
    55c8:	e0be6117 	ldw	r2,-1660(fp)
    55cc:	10bfffc4 	addi	r2,r2,-1
    55d0:	100490fa 	slli	r2,r2,3
    55d4:	e17e6104 	addi	r5,fp,-1660
    55d8:	2885883a 	add	r2,r5,r2
    55dc:	11000404 	addi	r4,r2,16
    55e0:	20800017 	ldw	r2,0(r4)
    55e4:	20c00117 	ldw	r3,4(r4)
    55e8:	100d883a 	mov	r6,r2
    55ec:	180f883a 	mov	r7,r3
    55f0:	4009883a 	mov	r4,r8
    55f4:	480b883a 	mov	r5,r9
    55f8:	0007d400 	call	7d40 <__muldf3>
    55fc:	1009883a 	mov	r4,r2
    5600:	180b883a 	mov	r5,r3
    5604:	2021883a 	mov	r16,r4
    5608:	2823883a 	mov	r17,r5
    560c:	e0be6117 	ldw	r2,-1660(fp)
    5610:	100490fa 	slli	r2,r2,3
    5614:	e0fe6104 	addi	r3,fp,-1660
    5618:	1885883a 	add	r2,r3,r2
    561c:	11000404 	addi	r4,r2,16
    5620:	20800017 	ldw	r2,0(r4)
    5624:	20c00117 	ldw	r3,4(r4)
    5628:	e13e6117 	ldw	r4,-1660(fp)
    562c:	213fffc4 	addi	r4,r4,-1
    5630:	200890fa 	slli	r4,r4,3
    5634:	e17e6104 	addi	r5,fp,-1660
    5638:	2909883a 	add	r4,r5,r4
    563c:	21800404 	addi	r6,r4,16
    5640:	31000017 	ldw	r4,0(r6)
    5644:	31400117 	ldw	r5,4(r6)
    5648:	200d883a 	mov	r6,r4
    564c:	280f883a 	mov	r7,r5
    5650:	1009883a 	mov	r4,r2
    5654:	180b883a 	mov	r5,r3
    5658:	0006ad00 	call	6ad0 <__adddf3>
    565c:	1009883a 	mov	r4,r2
    5660:	180b883a 	mov	r5,r3
    5664:	2005883a 	mov	r2,r4
    5668:	2807883a 	mov	r3,r5
    566c:	100d883a 	mov	r6,r2
    5670:	180f883a 	mov	r7,r3
    5674:	8009883a 	mov	r4,r16
    5678:	880b883a 	mov	r5,r17
    567c:	000737c0 	call	737c <__divdf3>
    5680:	1009883a 	mov	r4,r2
    5684:	180b883a 	mov	r5,r3
    5688:	2005883a 	mov	r2,r4
    568c:	2807883a 	mov	r3,r5
    5690:	e13e6117 	ldw	r4,-1660(fp)
    5694:	200890fa 	slli	r4,r4,3
    5698:	e17e6104 	addi	r5,fp,-1660
    569c:	2909883a 	add	r4,r5,r4
    56a0:	2100cc04 	addi	r4,r4,816
    56a4:	20800015 	stw	r2,0(r4)
    56a8:	20c00115 	stw	r3,4(r4)
			}

			if (dfreq[i] > 100.0){
    56ac:	e0be6117 	ldw	r2,-1660(fp)
    56b0:	100490fa 	slli	r2,r2,3
    56b4:	e0fe6104 	addi	r3,fp,-1660
    56b8:	1885883a 	add	r2,r3,r2
    56bc:	1100cc04 	addi	r4,r2,816
    56c0:	20800017 	ldw	r2,0(r4)
    56c4:	20c00117 	ldw	r3,4(r4)
    56c8:	000d883a 	mov	r6,zero
    56cc:	01d01674 	movhi	r7,16473
    56d0:	1009883a 	mov	r4,r2
    56d4:	180b883a 	mov	r5,r3
    56d8:	0007c640 	call	7c64 <__gedf2>
    56dc:	0080080e 	bge	zero,r2,5700 <PRVGADraw_Task+0x55c>
				dfreq[i] = 100.0;
    56e0:	e0be6117 	ldw	r2,-1660(fp)
    56e4:	100490fa 	slli	r2,r2,3
    56e8:	e17e6104 	addi	r5,fp,-1660
    56ec:	2885883a 	add	r2,r5,r2
    56f0:	1080cc04 	addi	r2,r2,816
    56f4:	10000015 	stw	zero,0(r2)
    56f8:	00d01674 	movhi	r3,16473
    56fc:	10c00115 	stw	r3,4(r2)
			}


			i =	++i%100; //point to the next data (oldest) to be overwritten
    5700:	e0be6117 	ldw	r2,-1660(fp)
    5704:	10800044 	addi	r2,r2,1
    5708:	e0be6115 	stw	r2,-1660(fp)
    570c:	e0be6117 	ldw	r2,-1660(fp)
    5710:	00c01904 	movi	r3,100
    5714:	10c7283a 	div	r3,r2,r3
    5718:	18c01924 	muli	r3,r3,100
    571c:	10c5c83a 	sub	r2,r2,r3
    5720:	e0be6115 	stw	r2,-1660(fp)
	Line line_freq, line_roc;

	while(1){

		//receive frequency data from queue
		while(uxQueueMessagesWaiting( Q_freq_data ) != 0){
    5724:	d0a03717 	ldw	r2,-32548(gp)
    5728:	1009883a 	mov	r4,r2
    572c:	00025900 	call	2590 <uxQueueMessagesWaiting>
    5730:	103f241e 	bne	r2,zero,53c4 <__alt_data_end+0xf00053c4>
			i =	++i%100; //point to the next data (oldest) to be overwritten

		}

		//clear old graph to draw new graph
		alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 0, 639, 199, 0, 0);
    5734:	d8000215 	stw	zero,8(sp)
    5738:	d8000115 	stw	zero,4(sp)
    573c:	008031c4 	movi	r2,199
    5740:	d8800015 	stw	r2,0(sp)
    5744:	01c09fc4 	movi	r7,639
    5748:	000d883a 	mov	r6,zero
    574c:	01401944 	movi	r5,101
    5750:	e13e6317 	ldw	r4,-1652(fp)
    5754:	0018f800 	call	18f80 <alt_up_pixel_buffer_dma_draw_box>
		alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 201, 639, 299, 0, 0);
    5758:	d8000215 	stw	zero,8(sp)
    575c:	d8000115 	stw	zero,4(sp)
    5760:	00804ac4 	movi	r2,299
    5764:	d8800015 	stw	r2,0(sp)
    5768:	01c09fc4 	movi	r7,639
    576c:	01803244 	movi	r6,201
    5770:	01401944 	movi	r5,101
    5774:	e13e6317 	ldw	r4,-1652(fp)
    5778:	0018f800 	call	18f80 <alt_up_pixel_buffer_dma_draw_box>

		for(j=0;j<99;++j){ //i here points to the oldest data, j loops through all the data to be drawn on VGA
    577c:	e03e6215 	stw	zero,-1656(fp)
    5780:	00011406 	br	5bd4 <PRVGADraw_Task+0xa30>
			if (((int)(freq[(i+j)%100]) > MIN_FREQ) && ((int)(freq[(i+j+1)%100]) > MIN_FREQ)){
    5784:	e0fe6117 	ldw	r3,-1660(fp)
    5788:	e0be6217 	ldw	r2,-1656(fp)
    578c:	1885883a 	add	r2,r3,r2
    5790:	00c01904 	movi	r3,100
    5794:	10c7283a 	div	r3,r2,r3
    5798:	18c01924 	muli	r3,r3,100
    579c:	10c5c83a 	sub	r2,r2,r3
    57a0:	100490fa 	slli	r2,r2,3
    57a4:	e0fe6104 	addi	r3,fp,-1660
    57a8:	1885883a 	add	r2,r3,r2
    57ac:	11000404 	addi	r4,r2,16
    57b0:	20800017 	ldw	r2,0(r4)
    57b4:	20c00117 	ldw	r3,4(r4)
    57b8:	1009883a 	mov	r4,r2
    57bc:	180b883a 	mov	r5,r3
    57c0:	0008d540 	call	8d54 <__fixdfsi>
    57c4:	1009883a 	mov	r4,r2
    57c8:	0008dd40 	call	8dd4 <__floatsidf>
    57cc:	1011883a 	mov	r8,r2
    57d0:	1813883a 	mov	r9,r3
    57d4:	000d883a 	mov	r6,zero
    57d8:	01d011f4 	movhi	r7,16455
    57dc:	39e00004 	addi	r7,r7,-32768
    57e0:	4009883a 	mov	r4,r8
    57e4:	480b883a 	mov	r5,r9
    57e8:	0007c640 	call	7c64 <__gedf2>
    57ec:	0080f60e 	bge	zero,r2,5bc8 <PRVGADraw_Task+0xa24>
    57f0:	e0fe6117 	ldw	r3,-1660(fp)
    57f4:	e0be6217 	ldw	r2,-1656(fp)
    57f8:	1885883a 	add	r2,r3,r2
    57fc:	10800044 	addi	r2,r2,1
    5800:	00c01904 	movi	r3,100
    5804:	10c7283a 	div	r3,r2,r3
    5808:	18c01924 	muli	r3,r3,100
    580c:	10c5c83a 	sub	r2,r2,r3
    5810:	100490fa 	slli	r2,r2,3
    5814:	e17e6104 	addi	r5,fp,-1660
    5818:	2885883a 	add	r2,r5,r2
    581c:	11000404 	addi	r4,r2,16
    5820:	20800017 	ldw	r2,0(r4)
    5824:	20c00117 	ldw	r3,4(r4)
    5828:	1009883a 	mov	r4,r2
    582c:	180b883a 	mov	r5,r3
    5830:	0008d540 	call	8d54 <__fixdfsi>
    5834:	1009883a 	mov	r4,r2
    5838:	0008dd40 	call	8dd4 <__floatsidf>
    583c:	1011883a 	mov	r8,r2
    5840:	1813883a 	mov	r9,r3
    5844:	000d883a 	mov	r6,zero
    5848:	01d011f4 	movhi	r7,16455
    584c:	39e00004 	addi	r7,r7,-32768
    5850:	4009883a 	mov	r4,r8
    5854:	480b883a 	mov	r5,r9
    5858:	0007c640 	call	7c64 <__gedf2>
    585c:	0080da0e 	bge	zero,r2,5bc8 <PRVGADraw_Task+0xa24>
				//Calculate coordinates of the two data points to draw a line in between
				//Frequency plot
				line_freq.x1 = FREQPLT_ORI_X + FREQPLT_GRID_SIZE_X * j;
    5860:	e0be6217 	ldw	r2,-1656(fp)
    5864:	10800164 	muli	r2,r2,5
    5868:	10801944 	addi	r2,r2,101
    586c:	e0bff515 	stw	r2,-44(fp)
				line_freq.y1 = (int)(FREQPLT_ORI_Y - FREQPLT_FREQ_RES * (freq[(i+j)%100] - MIN_FREQ));
    5870:	e0fe6117 	ldw	r3,-1660(fp)
    5874:	e0be6217 	ldw	r2,-1656(fp)
    5878:	1885883a 	add	r2,r3,r2
    587c:	00c01904 	movi	r3,100
    5880:	10c7283a 	div	r3,r2,r3
    5884:	18c01924 	muli	r3,r3,100
    5888:	10c5c83a 	sub	r2,r2,r3
    588c:	100490fa 	slli	r2,r2,3
    5890:	e0fe6104 	addi	r3,fp,-1660
    5894:	1885883a 	add	r2,r3,r2
    5898:	11000404 	addi	r4,r2,16
    589c:	20800017 	ldw	r2,0(r4)
    58a0:	20c00117 	ldw	r3,4(r4)
    58a4:	000d883a 	mov	r6,zero
    58a8:	01d011f4 	movhi	r7,16455
    58ac:	39e00004 	addi	r7,r7,-32768
    58b0:	1009883a 	mov	r4,r2
    58b4:	180b883a 	mov	r5,r3
    58b8:	00084580 	call	8458 <__subdf3>
    58bc:	1009883a 	mov	r4,r2
    58c0:	180b883a 	mov	r5,r3
    58c4:	2005883a 	mov	r2,r4
    58c8:	2807883a 	mov	r3,r5
    58cc:	000d883a 	mov	r6,zero
    58d0:	01d00d34 	movhi	r7,16436
    58d4:	1009883a 	mov	r4,r2
    58d8:	180b883a 	mov	r5,r3
    58dc:	0007d400 	call	7d40 <__muldf3>
    58e0:	1009883a 	mov	r4,r2
    58e4:	180b883a 	mov	r5,r3
    58e8:	2005883a 	mov	r2,r4
    58ec:	2807883a 	mov	r3,r5
    58f0:	100d883a 	mov	r6,r2
    58f4:	180f883a 	mov	r7,r3
    58f8:	0009883a 	mov	r4,zero
    58fc:	01501a74 	movhi	r5,16489
    5900:	29780004 	addi	r5,r5,-8192
    5904:	00084580 	call	8458 <__subdf3>
    5908:	1009883a 	mov	r4,r2
    590c:	180b883a 	mov	r5,r3
    5910:	2005883a 	mov	r2,r4
    5914:	2807883a 	mov	r3,r5
    5918:	1009883a 	mov	r4,r2
    591c:	180b883a 	mov	r5,r3
    5920:	0008d540 	call	8d54 <__fixdfsi>
    5924:	e0bff615 	stw	r2,-40(fp)

				line_freq.x2 = FREQPLT_ORI_X + FREQPLT_GRID_SIZE_X * (j + 1);
    5928:	e0be6217 	ldw	r2,-1656(fp)
    592c:	10800044 	addi	r2,r2,1
    5930:	10800164 	muli	r2,r2,5
    5934:	10801944 	addi	r2,r2,101
    5938:	e0bff715 	stw	r2,-36(fp)
				line_freq.y2 = (int)(FREQPLT_ORI_Y - FREQPLT_FREQ_RES * (freq[(i+j+1)%100] - MIN_FREQ));
    593c:	e0fe6117 	ldw	r3,-1660(fp)
    5940:	e0be6217 	ldw	r2,-1656(fp)
    5944:	1885883a 	add	r2,r3,r2
    5948:	10800044 	addi	r2,r2,1
    594c:	00c01904 	movi	r3,100
    5950:	10c7283a 	div	r3,r2,r3
    5954:	18c01924 	muli	r3,r3,100
    5958:	10c5c83a 	sub	r2,r2,r3
    595c:	100490fa 	slli	r2,r2,3
    5960:	e17e6104 	addi	r5,fp,-1660
    5964:	2885883a 	add	r2,r5,r2
    5968:	11000404 	addi	r4,r2,16
    596c:	20800017 	ldw	r2,0(r4)
    5970:	20c00117 	ldw	r3,4(r4)
    5974:	000d883a 	mov	r6,zero
    5978:	01d011f4 	movhi	r7,16455
    597c:	39e00004 	addi	r7,r7,-32768
    5980:	1009883a 	mov	r4,r2
    5984:	180b883a 	mov	r5,r3
    5988:	00084580 	call	8458 <__subdf3>
    598c:	1009883a 	mov	r4,r2
    5990:	180b883a 	mov	r5,r3
    5994:	2005883a 	mov	r2,r4
    5998:	2807883a 	mov	r3,r5
    599c:	000d883a 	mov	r6,zero
    59a0:	01d00d34 	movhi	r7,16436
    59a4:	1009883a 	mov	r4,r2
    59a8:	180b883a 	mov	r5,r3
    59ac:	0007d400 	call	7d40 <__muldf3>
    59b0:	1009883a 	mov	r4,r2
    59b4:	180b883a 	mov	r5,r3
    59b8:	2005883a 	mov	r2,r4
    59bc:	2807883a 	mov	r3,r5
    59c0:	100d883a 	mov	r6,r2
    59c4:	180f883a 	mov	r7,r3
    59c8:	0009883a 	mov	r4,zero
    59cc:	01501a74 	movhi	r5,16489
    59d0:	29780004 	addi	r5,r5,-8192
    59d4:	00084580 	call	8458 <__subdf3>
    59d8:	1009883a 	mov	r4,r2
    59dc:	180b883a 	mov	r5,r3
    59e0:	2005883a 	mov	r2,r4
    59e4:	2807883a 	mov	r3,r5
    59e8:	1009883a 	mov	r4,r2
    59ec:	180b883a 	mov	r5,r3
    59f0:	0008d540 	call	8d54 <__fixdfsi>
    59f4:	e0bff815 	stw	r2,-32(fp)

				//Frequency RoC plot
				line_roc.x1 = ROCPLT_ORI_X + ROCPLT_GRID_SIZE_X * j;
    59f8:	e0be6217 	ldw	r2,-1656(fp)
    59fc:	10800164 	muli	r2,r2,5
    5a00:	10801944 	addi	r2,r2,101
    5a04:	e0bff915 	stw	r2,-28(fp)
				line_roc.y1 = (int)(ROCPLT_ORI_Y - ROCPLT_ROC_RES * dfreq[(i+j)%100]);
    5a08:	e0fe6117 	ldw	r3,-1660(fp)
    5a0c:	e0be6217 	ldw	r2,-1656(fp)
    5a10:	1885883a 	add	r2,r3,r2
    5a14:	00c01904 	movi	r3,100
    5a18:	10c7283a 	div	r3,r2,r3
    5a1c:	18c01924 	muli	r3,r3,100
    5a20:	10c5c83a 	sub	r2,r2,r3
    5a24:	100490fa 	slli	r2,r2,3
    5a28:	e0fe6104 	addi	r3,fp,-1660
    5a2c:	1885883a 	add	r2,r3,r2
    5a30:	1100cc04 	addi	r4,r2,816
    5a34:	20800017 	ldw	r2,0(r4)
    5a38:	20c00117 	ldw	r3,4(r4)
    5a3c:	000d883a 	mov	r6,zero
    5a40:	01cff834 	movhi	r7,16352
    5a44:	1009883a 	mov	r4,r2
    5a48:	180b883a 	mov	r5,r3
    5a4c:	0007d400 	call	7d40 <__muldf3>
    5a50:	1009883a 	mov	r4,r2
    5a54:	180b883a 	mov	r5,r3
    5a58:	2005883a 	mov	r2,r4
    5a5c:	2807883a 	mov	r3,r5
    5a60:	100d883a 	mov	r6,r2
    5a64:	180f883a 	mov	r7,r3
    5a68:	0009883a 	mov	r4,zero
    5a6c:	01501c34 	movhi	r5,16496
    5a70:	294c0004 	addi	r5,r5,12288
    5a74:	00084580 	call	8458 <__subdf3>
    5a78:	1009883a 	mov	r4,r2
    5a7c:	180b883a 	mov	r5,r3
    5a80:	2005883a 	mov	r2,r4
    5a84:	2807883a 	mov	r3,r5
    5a88:	1009883a 	mov	r4,r2
    5a8c:	180b883a 	mov	r5,r3
    5a90:	0008d540 	call	8d54 <__fixdfsi>
    5a94:	e0bffa15 	stw	r2,-24(fp)

				line_roc.x2 = ROCPLT_ORI_X + ROCPLT_GRID_SIZE_X * (j + 1);
    5a98:	e0be6217 	ldw	r2,-1656(fp)
    5a9c:	10800044 	addi	r2,r2,1
    5aa0:	10800164 	muli	r2,r2,5
    5aa4:	10801944 	addi	r2,r2,101
    5aa8:	e0bffb15 	stw	r2,-20(fp)
				line_roc.y2 = (int)(ROCPLT_ORI_Y - ROCPLT_ROC_RES * dfreq[(i+j+1)%100]);
    5aac:	e0fe6117 	ldw	r3,-1660(fp)
    5ab0:	e0be6217 	ldw	r2,-1656(fp)
    5ab4:	1885883a 	add	r2,r3,r2
    5ab8:	10800044 	addi	r2,r2,1
    5abc:	00c01904 	movi	r3,100
    5ac0:	10c7283a 	div	r3,r2,r3
    5ac4:	18c01924 	muli	r3,r3,100
    5ac8:	10c5c83a 	sub	r2,r2,r3
    5acc:	100490fa 	slli	r2,r2,3
    5ad0:	e17e6104 	addi	r5,fp,-1660
    5ad4:	2885883a 	add	r2,r5,r2
    5ad8:	1100cc04 	addi	r4,r2,816
    5adc:	20800017 	ldw	r2,0(r4)
    5ae0:	20c00117 	ldw	r3,4(r4)
    5ae4:	000d883a 	mov	r6,zero
    5ae8:	01cff834 	movhi	r7,16352
    5aec:	1009883a 	mov	r4,r2
    5af0:	180b883a 	mov	r5,r3
    5af4:	0007d400 	call	7d40 <__muldf3>
    5af8:	1009883a 	mov	r4,r2
    5afc:	180b883a 	mov	r5,r3
    5b00:	2005883a 	mov	r2,r4
    5b04:	2807883a 	mov	r3,r5
    5b08:	100d883a 	mov	r6,r2
    5b0c:	180f883a 	mov	r7,r3
    5b10:	0009883a 	mov	r4,zero
    5b14:	01501c34 	movhi	r5,16496
    5b18:	294c0004 	addi	r5,r5,12288
    5b1c:	00084580 	call	8458 <__subdf3>
    5b20:	1009883a 	mov	r4,r2
    5b24:	180b883a 	mov	r5,r3
    5b28:	2005883a 	mov	r2,r4
    5b2c:	2807883a 	mov	r3,r5
    5b30:	1009883a 	mov	r4,r2
    5b34:	180b883a 	mov	r5,r3
    5b38:	0008d540 	call	8d54 <__fixdfsi>
    5b3c:	e0bffc15 	stw	r2,-16(fp)

				//Draw
				alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_freq.x1, line_freq.y1, line_freq.x2, line_freq.y2, 0x3ff << 0, 0);
    5b40:	e0bff517 	ldw	r2,-44(fp)
    5b44:	1009883a 	mov	r4,r2
    5b48:	e0bff617 	ldw	r2,-40(fp)
    5b4c:	100b883a 	mov	r5,r2
    5b50:	e0bff717 	ldw	r2,-36(fp)
    5b54:	100d883a 	mov	r6,r2
    5b58:	e0bff817 	ldw	r2,-32(fp)
    5b5c:	1007883a 	mov	r3,r2
    5b60:	d8000215 	stw	zero,8(sp)
    5b64:	0080ffc4 	movi	r2,1023
    5b68:	d8800115 	stw	r2,4(sp)
    5b6c:	d8c00015 	stw	r3,0(sp)
    5b70:	300f883a 	mov	r7,r6
    5b74:	280d883a 	mov	r6,r5
    5b78:	200b883a 	mov	r5,r4
    5b7c:	e13e6317 	ldw	r4,-1652(fp)
    5b80:	00198040 	call	19804 <alt_up_pixel_buffer_dma_draw_line>
				alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_roc.x1, line_roc.y1, line_roc.x2, line_roc.y2, 0x3ff << 0, 0);
    5b84:	e0bff917 	ldw	r2,-28(fp)
    5b88:	1009883a 	mov	r4,r2
    5b8c:	e0bffa17 	ldw	r2,-24(fp)
    5b90:	100b883a 	mov	r5,r2
    5b94:	e0bffb17 	ldw	r2,-20(fp)
    5b98:	100d883a 	mov	r6,r2
    5b9c:	e0bffc17 	ldw	r2,-16(fp)
    5ba0:	1007883a 	mov	r3,r2
    5ba4:	d8000215 	stw	zero,8(sp)
    5ba8:	0080ffc4 	movi	r2,1023
    5bac:	d8800115 	stw	r2,4(sp)
    5bb0:	d8c00015 	stw	r3,0(sp)
    5bb4:	300f883a 	mov	r7,r6
    5bb8:	280d883a 	mov	r6,r5
    5bbc:	200b883a 	mov	r5,r4
    5bc0:	e13e6317 	ldw	r4,-1652(fp)
    5bc4:	00198040 	call	19804 <alt_up_pixel_buffer_dma_draw_line>

		//clear old graph to draw new graph
		alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 0, 639, 199, 0, 0);
		alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 201, 639, 299, 0, 0);

		for(j=0;j<99;++j){ //i here points to the oldest data, j loops through all the data to be drawn on VGA
    5bc8:	e0be6217 	ldw	r2,-1656(fp)
    5bcc:	10800044 	addi	r2,r2,1
    5bd0:	e0be6215 	stw	r2,-1656(fp)
    5bd4:	e0be6217 	ldw	r2,-1656(fp)
    5bd8:	108018d0 	cmplti	r2,r2,99
    5bdc:	103ee91e 	bne	r2,zero,5784 <__alt_data_end+0xf0005784>
				//Draw
				alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_freq.x1, line_freq.y1, line_freq.x2, line_freq.y2, 0x3ff << 0, 0);
				alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_roc.x1, line_roc.y1, line_roc.x2, line_roc.y2, 0x3ff << 0, 0);
			}
		}
		vTaskDelay(10);
    5be0:	01000284 	movi	r4,10
    5be4:	0002e0c0 	call	2e0c <vTaskDelay>

	}
    5be8:	003df506 	br	53c0 <__alt_data_end+0xf00053c0>

00005bec <freq_relay>:
}

void freq_relay(){
    5bec:	defffc04 	addi	sp,sp,-16
    5bf0:	dfc00315 	stw	ra,12(sp)
    5bf4:	df000215 	stw	fp,8(sp)
    5bf8:	df000204 	addi	fp,sp,8
	#define SAMPLING_FREQ 16000.0
	double temp = SAMPLING_FREQ/(double)IORD(FREQUENCY_ANALYSER_BASE, 0);
    5bfc:	00800134 	movhi	r2,4
    5c00:	108c4004 	addi	r2,r2,12544
    5c04:	10800037 	ldwio	r2,0(r2)
    5c08:	1009883a 	mov	r4,r2
    5c0c:	0008dd40 	call	8dd4 <__floatsidf>
    5c10:	1009883a 	mov	r4,r2
    5c14:	180b883a 	mov	r5,r3
    5c18:	200d883a 	mov	r6,r4
    5c1c:	280f883a 	mov	r7,r5
    5c20:	0009883a 	mov	r4,zero
    5c24:	015033f4 	movhi	r5,16591
    5c28:	29500004 	addi	r5,r5,16384
    5c2c:	000737c0 	call	737c <__divdf3>
    5c30:	1009883a 	mov	r4,r2
    5c34:	180b883a 	mov	r5,r3
    5c38:	2005883a 	mov	r2,r4
    5c3c:	2807883a 	mov	r3,r5
    5c40:	e0bffe15 	stw	r2,-8(fp)
    5c44:	e0ffff15 	stw	r3,-4(fp)

	xQueueSendToBackFromISR( Q_freq_data, &temp, pdFALSE );
    5c48:	d0a03717 	ldw	r2,-32548(gp)
    5c4c:	000f883a 	mov	r7,zero
    5c50:	000d883a 	mov	r6,zero
    5c54:	e17ffe04 	addi	r5,fp,-8
    5c58:	1009883a 	mov	r4,r2
    5c5c:	000207c0 	call	207c <xQueueGenericSendFromISR>

	return;
    5c60:	0001883a 	nop
}
    5c64:	e037883a 	mov	sp,fp
    5c68:	dfc00117 	ldw	ra,4(sp)
    5c6c:	df000017 	ldw	fp,0(sp)
    5c70:	dec00204 	addi	sp,sp,8
    5c74:	f800283a 	ret

00005c78 <Frequency_Analyser_ISR>:

// Dont declare this in the header file
// Name the ISR something with ISR in the name
// Here I am using the header/src domain at the front so we know exactly where the function is from
void Frequency_Analyser_ISR(void *ctx, alt_u32 id)
{
    5c78:	defffb04 	addi	sp,sp,-20
    5c7c:	dfc00415 	stw	ra,16(sp)
    5c80:	df000315 	stw	fp,12(sp)
    5c84:	df000304 	addi	fp,sp,12
    5c88:	e13ffe15 	stw	r4,-8(fp)
    5c8c:	e17fff15 	stw	r5,-4(fp)
    // Please use extended macros like IORD_ALTERA_AVALON_PIO_DATA for clarity
    unsigned int temp = IORD_ALTERA_AVALON_PIO_DATA(FREQUENCY_ANALYSER_BASE);
    5c90:	00800134 	movhi	r2,4
    5c94:	108c4004 	addi	r2,r2,12544
    5c98:	10800037 	ldwio	r2,0(r2)
    5c9c:	e0bffd15 	stw	r2,-12(fp)
    xQueueSendToBackFromISR(Peak_Detector_Q, &temp, pdFALSE);
    5ca0:	d0a04117 	ldw	r2,-32508(gp)
    5ca4:	000f883a 	mov	r7,zero
    5ca8:	000d883a 	mov	r6,zero
    5cac:	e17ffd04 	addi	r5,fp,-12
    5cb0:	1009883a 	mov	r4,r2
    5cb4:	000207c0 	call	207c <xQueueGenericSendFromISR>
    // BaseType_t handle = pdFALSE;
    // xSemaphoreGiveFromISR(freq_semaphore, &handle);
    return;
    5cb8:	0001883a 	nop
}
    5cbc:	e037883a 	mov	sp,fp
    5cc0:	dfc00117 	ldw	ra,4(sp)
    5cc4:	df000017 	ldw	fp,0(sp)
    5cc8:	dec00204 	addi	sp,sp,8
    5ccc:	f800283a 	ret

00005cd0 <Frequency_Analyser_initIRQ>:

// Most of the following code doesn't do anything, but it is just to be safe and explicit with what were doing
int Frequency_Analyser_initIRQ(int *receiver)
{
    5cd0:	defff804 	addi	sp,sp,-32
    5cd4:	dfc00715 	stw	ra,28(sp)
    5cd8:	df000615 	stw	fp,24(sp)
    5cdc:	df000604 	addi	fp,sp,24
    5ce0:	e13fff15 	stw	r4,-4(fp)
    printf("Creating ISR\n");
    5ce4:	01020034 	movhi	r4,2048
    5ce8:	21005004 	addi	r4,r4,320
    5cec:	00096880 	call	9688 <puts>
    void *ctx = (void *)receiver;
    5cf0:	e0bfff17 	ldw	r2,-4(fp)
    5cf4:	e0bffa15 	stw	r2,-24(fp)
    IOWR_ALTERA_AVALON_PIO_IRQ_MASK(FREQUENCY_ANALYSER_BASE, 0xF);
    5cf8:	00c003c4 	movi	r3,15
    5cfc:	00800134 	movhi	r2,4
    5d00:	108c4204 	addi	r2,r2,12552
    5d04:	10c00035 	stwio	r3,0(r2)
    // Make sure to use FREQUENCY_ANALYSER_IRQ, not FREQUENCY_ANALYSER_BASE
    // Pass the ctx in if needed, if not, use 0. If NULL, the ISR wont work
    if (alt_irq_register(FREQUENCY_ANALYSER_IRQ, ctx, Frequency_Analyser_ISR) != 0)
    5d08:	01800034 	movhi	r6,0
    5d0c:	31971e04 	addi	r6,r6,23672
    5d10:	e17ffa17 	ldw	r5,-24(fp)
    5d14:	010001c4 	movi	r4,7
    5d18:	00019200 	call	1920 <alt_irq_register>
    5d1c:	10000226 	beq	r2,zero,5d28 <Frequency_Analyser_initIRQ+0x58>
    {
        // Fail
        return 1;
    5d20:	00800044 	movi	r2,1
    5d24:	00001806 	br	5d88 <Frequency_Analyser_initIRQ+0xb8>
    5d28:	008001c4 	movi	r2,7
    5d2c:	e0bffb15 	stw	r2,-20(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    5d30:	0005303a 	rdctl	r2,status
    5d34:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    5d38:	e0fffc17 	ldw	r3,-16(fp)
    5d3c:	00bfff84 	movi	r2,-2
    5d40:	1884703a 	and	r2,r3,r2
    5d44:	1001703a 	wrctl	status,r2
  
  return context;
    5d48:	e0bffc17 	ldw	r2,-16(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    5d4c:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active |= (1 << id);
    5d50:	00c00044 	movi	r3,1
    5d54:	e0bffb17 	ldw	r2,-20(fp)
    5d58:	1884983a 	sll	r2,r3,r2
    5d5c:	1007883a 	mov	r3,r2
    5d60:	d0a04917 	ldw	r2,-32476(gp)
    5d64:	1884b03a 	or	r2,r3,r2
    5d68:	d0a04915 	stw	r2,-32476(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    5d6c:	d0a04917 	ldw	r2,-32476(gp)
    5d70:	100170fa 	wrctl	ienable,r2
    5d74:	e0bffd17 	ldw	r2,-12(fp)
    5d78:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    5d7c:	e0bffe17 	ldw	r2,-8(fp)
    5d80:	1001703a 	wrctl	status,r2
    }
    alt_irq_enable(FREQUENCY_ANALYSER_IRQ);
    return 0;
    5d84:	0005883a 	mov	r2,zero
}
    5d88:	e037883a 	mov	sp,fp
    5d8c:	dfc00117 	ldw	ra,4(sp)
    5d90:	df000017 	ldw	fp,0(sp)
    5d94:	dec00204 	addi	sp,sp,8
    5d98:	f800283a 	ret

00005d9c <Load_Control_Init>:

static void Load_Control_handlerTask(void *pvParameters);
static void Load_Control_initDataStructs();

int Load_Control_Init()
{
    5d9c:	defffa04 	addi	sp,sp,-24
    5da0:	dfc00515 	stw	ra,20(sp)
    5da4:	df000415 	stw	fp,16(sp)
    5da8:	df000404 	addi	fp,sp,16
    Load_Control_initDataStructs();
    5dac:	0005e540 	call	5e54 <Load_Control_initDataStructs>
    if (xTaskCreate(Load_Control_handlerTask, "Load_Control_T", configMINIMAL_STACK_SIZE, NULL, LOAD_CONTROL_HANDLER_PRIORITY, NULL) != pdPASS)
    5db0:	d8000315 	stw	zero,12(sp)
    5db4:	d8000215 	stw	zero,8(sp)
    5db8:	d8000115 	stw	zero,4(sp)
    5dbc:	00800044 	movi	r2,1
    5dc0:	d8800015 	stw	r2,0(sp)
    5dc4:	000f883a 	mov	r7,zero
    5dc8:	01840004 	movi	r6,4096
    5dcc:	01420034 	movhi	r5,2048
    5dd0:	29405404 	addi	r5,r5,336
    5dd4:	01000034 	movhi	r4,0
    5dd8:	21178204 	addi	r4,r4,24072
    5ddc:	0002b780 	call	2b78 <xTaskGenericCreate>
    5de0:	10800060 	cmpeqi	r2,r2,1
    5de4:	1000021e 	bne	r2,zero,5df0 <Load_Control_Init+0x54>
    {
        return 1;
    5de8:	00800044 	movi	r2,1
    5dec:	00000106 	br	5df4 <Load_Control_Init+0x58>
    }
    return 0;
    5df0:	0005883a 	mov	r2,zero
}
    5df4:	e037883a 	mov	sp,fp
    5df8:	dfc00117 	ldw	ra,4(sp)
    5dfc:	df000017 	ldw	fp,0(sp)
    5e00:	dec00204 	addi	sp,sp,8
    5e04:	f800283a 	ret

00005e08 <Load_Control_handlerTask>:

static void Load_Control_handlerTask(void *pvParameters)
{
    5e08:	defffc04 	addi	sp,sp,-16
    5e0c:	dfc00315 	stw	ra,12(sp)
    5e10:	df000215 	stw	fp,8(sp)
    5e14:	df000204 	addi	fp,sp,8
    5e18:	e13fff15 	stw	r4,-4(fp)
    int action;
    while (1)
    {
        // Read from Peak_Detector_Q
        if (xQueueReceive(Load_Control_Q, &action, portMAX_DELAY) == pdTRUE)
    5e1c:	d0a03a17 	ldw	r2,-32536(gp)
    5e20:	000f883a 	mov	r7,zero
    5e24:	01bfffc4 	movi	r6,-1
    5e28:	e17ffe04 	addi	r5,fp,-8
    5e2c:	1009883a 	mov	r4,r2
    5e30:	000222c0 	call	222c <xQueueGenericReceive>
    5e34:	10800058 	cmpnei	r2,r2,1
    5e38:	103ff81e 	bne	r2,zero,5e1c <__alt_data_end+0xf0005e1c>
        {
            printf("Action: %d\n", action);
    5e3c:	e0bffe17 	ldw	r2,-8(fp)
    5e40:	100b883a 	mov	r5,r2
    5e44:	01020034 	movhi	r4,2048
    5e48:	21005804 	addi	r4,r4,352
    5e4c:	000958c0 	call	958c <printf>
        }
    }
    5e50:	003ff206 	br	5e1c <__alt_data_end+0xf0005e1c>

00005e54 <Load_Control_initDataStructs>:
}

static void Load_Control_initDataStructs()
{
    5e54:	defffe04 	addi	sp,sp,-8
    5e58:	dfc00115 	stw	ra,4(sp)
    5e5c:	df000015 	stw	fp,0(sp)
    5e60:	d839883a 	mov	fp,sp
    Load_Control_Q = xQueueCreate(LOAD_CONTROL_Q_SIZE, sizeof(LOAD_CONTROL_Q_TYPE));
    5e64:	000d883a 	mov	r6,zero
    5e68:	01400104 	movi	r5,4
    5e6c:	01000284 	movi	r4,10
    5e70:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5e74:	d0a03a15 	stw	r2,-32536(gp)
}
    5e78:	0001883a 	nop
    5e7c:	e037883a 	mov	sp,fp
    5e80:	dfc00117 	ldw	ra,4(sp)
    5e84:	df000017 	ldw	fp,0(sp)
    5e88:	dec00204 	addi	sp,sp,8
    5e8c:	f800283a 	ret

00005e90 <main>:

/*
 * Create the demo tasks then start the scheduler.
 */
int main(void)
{
    5e90:	defffd04 	addi	sp,sp,-12
    5e94:	dfc00215 	stw	ra,8(sp)
    5e98:	df000115 	stw	fp,4(sp)
    5e9c:	df000104 	addi	fp,sp,4

	// Context is not required, but this is an example of how to do it
	int ctx;
	if (Frequency_Analyser_initIRQ(&ctx))
    5ea0:	e13fff04 	addi	r4,fp,-4
    5ea4:	0005cd00 	call	5cd0 <Frequency_Analyser_initIRQ>
    5ea8:	10000326 	beq	r2,zero,5eb8 <main+0x28>
	{
		printf("Could not register Frequency Analyser ISR\n");
    5eac:	01020034 	movhi	r4,2048
    5eb0:	21005b04 	addi	r4,r4,364
    5eb4:	00096880 	call	9688 <puts>
	}

	if (Peak_Detector_init())
    5eb8:	0005efc0 	call	5efc <Peak_Detector_init>
    5ebc:	10000326 	beq	r2,zero,5ecc <main+0x3c>
	{
		printf("Could not start Peak Detector Task");
    5ec0:	01020034 	movhi	r4,2048
    5ec4:	21006604 	addi	r4,r4,408
    5ec8:	000958c0 	call	958c <printf>
	}

	if (Load_Control_Init())
    5ecc:	0005d9c0 	call	5d9c <Load_Control_Init>
    5ed0:	10000326 	beq	r2,zero,5ee0 <main+0x50>
	{
		printf("Could not start Load Control Task");
    5ed4:	01020034 	movhi	r4,2048
    5ed8:	21006f04 	addi	r4,r4,444
    5edc:	000958c0 	call	958c <printf>
	}
	if (VGA_Init())
    5ee0:	00051040 	call	5104 <VGA_Init>
    5ee4:	10000326 	beq	r2,zero,5ef4 <main+0x64>
	{
		printf("Could not start VGA Control Task");
    5ee8:	01020034 	movhi	r4,2048
    5eec:	21007804 	addi	r4,r4,480
    5ef0:	000958c0 	call	958c <printf>
	/* The RegTest tasks as described at the top of this file. */
	// xTaskCreate(prvFirstRegTestTask, "Rreg1", configMINIMAL_STACK_SIZE, mainREG_TEST_1_PARAMETER, mainREG_TEST_PRIORITY, NULL);
	// xTaskCreate(prvSecondRegTestTask, "Rreg2", configMINIMAL_STACK_SIZE, mainREG_TEST_2_PARAMETER, mainREG_TEST_PRIORITY, NULL);

	/* Finally start the scheduler. */
	vTaskStartScheduler();
    5ef4:	0002e840 	call	2e84 <vTaskStartScheduler>
	/* Will only reach here if there is insufficient heap available to start
	 the scheduler. */
	for (;;)
		;
    5ef8:	003fff06 	br	5ef8 <__alt_data_end+0xf0005ef8>

00005efc <Peak_Detector_init>:
static void Peak_Detector_handlerTask(void *pvParameters);
static void Peak_Detector_initDataStructs();
static void repeatActionTimerCallback(TimerHandle_t t_timer);

int Peak_Detector_init()
{
    5efc:	defffa04 	addi	sp,sp,-24
    5f00:	dfc00515 	stw	ra,20(sp)
    5f04:	df000415 	stw	fp,16(sp)
    5f08:	df000404 	addi	fp,sp,16
    Peak_Detector_initDataStructs();
    5f0c:	00061ec0 	call	61ec <Peak_Detector_initDataStructs>
    if (xTaskCreate(Peak_Detector_handlerTask, "Peak_Detector_T", configMINIMAL_STACK_SIZE, NULL, PEAK_DETECTOR_HANDLER_PRIORITY, NULL) != pdPASS)
    5f10:	d8000315 	stw	zero,12(sp)
    5f14:	d8000215 	stw	zero,8(sp)
    5f18:	d8000115 	stw	zero,4(sp)
    5f1c:	00800044 	movi	r2,1
    5f20:	d8800015 	stw	r2,0(sp)
    5f24:	000f883a 	mov	r7,zero
    5f28:	01840004 	movi	r6,4096
    5f2c:	01420034 	movhi	r5,2048
    5f30:	29408104 	addi	r5,r5,516
    5f34:	01000034 	movhi	r4,0
    5f38:	2117da04 	addi	r4,r4,24424
    5f3c:	0002b780 	call	2b78 <xTaskGenericCreate>
    5f40:	10800060 	cmpeqi	r2,r2,1
    5f44:	1000021e 	bne	r2,zero,5f50 <Peak_Detector_init+0x54>
    {
        return 1;
    5f48:	00800044 	movi	r2,1
    5f4c:	00000106 	br	5f54 <Peak_Detector_init+0x58>
    }
    return 0;
    5f50:	0005883a 	mov	r2,zero
}
    5f54:	e037883a 	mov	sp,fp
    5f58:	dfc00117 	ldw	ra,4(sp)
    5f5c:	df000017 	ldw	fp,0(sp)
    5f60:	dec00204 	addi	sp,sp,8
    5f64:	f800283a 	ret

00005f68 <Peak_Detector_handlerTask>:

static void Peak_Detector_handlerTask(void *pvParameters)
{
    5f68:	defff704 	addi	sp,sp,-36
    5f6c:	dfc00815 	stw	ra,32(sp)
    5f70:	df000715 	stw	fp,28(sp)
    5f74:	dc000615 	stw	r16,24(sp)
    5f78:	df000704 	addi	fp,sp,28
    5f7c:	e13ffe15 	stw	r4,-8(fp)
    float rateOfChangeReading;
    System_Frequency_State_T thresholdEval;
    while (1)
    {
        // Read from Peak_Detector_Q
        if (xQueueReceive(Peak_Detector_Q, &temp, portMAX_DELAY) == pdTRUE)
    5f80:	d0a04117 	ldw	r2,-32508(gp)
    5f84:	e0fffc04 	addi	r3,fp,-16
    5f88:	000f883a 	mov	r7,zero
    5f8c:	01bfffc4 	movi	r6,-1
    5f90:	180b883a 	mov	r5,r3
    5f94:	1009883a 	mov	r4,r2
    5f98:	000222c0 	call	222c <xQueueGenericReceive>
    5f9c:	10800058 	cmpnei	r2,r2,1
    5fa0:	103ff71e 	bne	r2,zero,5f80 <__alt_data_end+0xf0005f80>
        {
            // Calculate the instantaneous frequency
            frequencyReading = 16000 / (double)temp;
    5fa4:	e0bffc17 	ldw	r2,-16(fp)
    5fa8:	1009883a 	mov	r4,r2
    5fac:	0008dd40 	call	8dd4 <__floatsidf>
    5fb0:	1009883a 	mov	r4,r2
    5fb4:	180b883a 	mov	r5,r3
    5fb8:	200d883a 	mov	r6,r4
    5fbc:	280f883a 	mov	r7,r5
    5fc0:	0009883a 	mov	r4,zero
    5fc4:	015033f4 	movhi	r5,16591
    5fc8:	29500004 	addi	r5,r5,16384
    5fcc:	000737c0 	call	737c <__divdf3>
    5fd0:	1009883a 	mov	r4,r2
    5fd4:	180b883a 	mov	r5,r3
    5fd8:	2005883a 	mov	r2,r4
    5fdc:	2807883a 	mov	r3,r5
    5fe0:	1009883a 	mov	r4,r2
    5fe4:	180b883a 	mov	r5,r3
    5fe8:	0008eb00 	call	8eb0 <__truncdfsf2>
    5fec:	1007883a 	mov	r3,r2
    5ff0:	e0fffa15 	stw	r3,-24(fp)
            // printf("Reading: %f Hz\n", frequencyReading);

            // Calculate the rate of change of frequency
            rateOfChangeReading = frequencyReading - previousFrequency;
    5ff4:	d0a03e17 	ldw	r2,-32520(gp)
    5ff8:	1009883a 	mov	r4,r2
    5ffc:	00069ac0 	call	69ac <__floatsisf>
    6000:	1007883a 	mov	r3,r2
    6004:	180b883a 	mov	r5,r3
    6008:	e13ffa17 	ldw	r4,-24(fp)
    600c:	00064580 	call	6458 <__subsf3>
    6010:	1007883a 	mov	r3,r2
    6014:	e0fffb15 	stw	r3,-20(fp)

            // Replace previousFrequency
            previousFrequency = frequencyReading;
    6018:	e13ffa17 	ldw	r4,-24(fp)
    601c:	000693c0 	call	693c <__fixsfsi>
    6020:	d0a03e15 	stw	r2,-32520(gp)

            if (xSemaphoreTake(Peak_Detector_thresholdMutex_X, (TickType_t)10) == pdTRUE)
    6024:	d0a03b17 	ldw	r2,-32532(gp)
    6028:	000f883a 	mov	r7,zero
    602c:	01800284 	movi	r6,10
    6030:	000b883a 	mov	r5,zero
    6034:	1009883a 	mov	r4,r2
    6038:	000222c0 	call	222c <xQueueGenericReceive>
    603c:	10800058 	cmpnei	r2,r2,1
    6040:	10001e1e 	bne	r2,zero,60bc <Peak_Detector_handlerTask+0x154>
            {
                // Determine stability of system
                thresholdEval = ((frequencyReading > g_peakDetectorLowerFrequencyThreshold) && (frequencyReading < g_peakDetectorHigherFrequencyThreshold) && (rateOfChangeReading >= g_peakDetectorLowerROCThreshold) && (rateOfChangeReading < g_peakDetectorHigherROCThreshold));
    6044:	d0a00417 	ldw	r2,-32752(gp)
    6048:	100b883a 	mov	r5,r2
    604c:	e13ffa17 	ldw	r4,-24(fp)
    6050:	00062d40 	call	62d4 <__gesf2>
    6054:	0080110e 	bge	zero,r2,609c <Peak_Detector_handlerTask+0x134>
    6058:	d0a00517 	ldw	r2,-32748(gp)
    605c:	100b883a 	mov	r5,r2
    6060:	e13ffa17 	ldw	r4,-24(fp)
    6064:	00063900 	call	6390 <__lesf2>
    6068:	10000c0e 	bge	r2,zero,609c <Peak_Detector_handlerTask+0x134>
    606c:	d0a00617 	ldw	r2,-32744(gp)
    6070:	100b883a 	mov	r5,r2
    6074:	e13ffb17 	ldw	r4,-20(fp)
    6078:	00062d40 	call	62d4 <__gesf2>
    607c:	10000716 	blt	r2,zero,609c <Peak_Detector_handlerTask+0x134>
    6080:	d0a00717 	ldw	r2,-32740(gp)
    6084:	100b883a 	mov	r5,r2
    6088:	e13ffb17 	ldw	r4,-20(fp)
    608c:	00063900 	call	6390 <__lesf2>
    6090:	1000020e 	bge	r2,zero,609c <Peak_Detector_handlerTask+0x134>
    6094:	00800044 	movi	r2,1
    6098:	00000106 	br	60a0 <Peak_Detector_handlerTask+0x138>
    609c:	0005883a 	mov	r2,zero
    60a0:	e0bffd15 	stw	r2,-12(fp)
                // printf("stable? %d\n", thresholdEval);
                xSemaphoreGive(Peak_Detector_thresholdMutex_X);
    60a4:	d0a03b17 	ldw	r2,-32532(gp)
    60a8:	000f883a 	mov	r7,zero
    60ac:	000d883a 	mov	r6,zero
    60b0:	000b883a 	mov	r5,zero
    60b4:	1009883a 	mov	r4,r2
    60b8:	0001edc0 	call	1edc <xQueueGenericSend>
            }

            if (xSemaphoreTake(repeatActionMutex_X, (TickType_t)10) == pdTRUE)
    60bc:	d0a03c17 	ldw	r2,-32528(gp)
    60c0:	000f883a 	mov	r7,zero
    60c4:	01800284 	movi	r6,10
    60c8:	000b883a 	mov	r5,zero
    60cc:	1009883a 	mov	r4,r2
    60d0:	000222c0 	call	222c <xQueueGenericReceive>
    60d4:	10800058 	cmpnei	r2,r2,1
    60d8:	103fa91e 	bne	r2,zero,5f80 <__alt_data_end+0xf0005f80>
            {
                // If system is stable and goes outside threshold
                if (((systemStability == SYSTEM_FREQUENCY_STATE_STABLE) || repeatActionTimeout) && (thresholdEval == SYSTEM_FREQUENCY_STATE_UNSTABLE))
    60dc:	d0a03f17 	ldw	r2,-32516(gp)
    60e0:	10800060 	cmpeqi	r2,r2,1
    60e4:	1000031e 	bne	r2,zero,60f4 <Peak_Detector_handlerTask+0x18c>
    60e8:	d0a03d03 	ldbu	r2,-32524(gp)
    60ec:	10803fcc 	andi	r2,r2,255
    60f0:	10001826 	beq	r2,zero,6154 <Peak_Detector_handlerTask+0x1ec>
    60f4:	e0bffd17 	ldw	r2,-12(fp)
    60f8:	1000161e 	bne	r2,zero,6154 <Peak_Detector_handlerTask+0x1ec>
                {
                    xQueueSendToBack(Load_Control_Q, &thresholdEval, pdFALSE);
    60fc:	d0a03a17 	ldw	r2,-32536(gp)
    6100:	e0fffd04 	addi	r3,fp,-12
    6104:	000f883a 	mov	r7,zero
    6108:	000d883a 	mov	r6,zero
    610c:	180b883a 	mov	r5,r3
    6110:	1009883a 	mov	r4,r2
    6114:	0001edc0 	call	1edc <xQueueGenericSend>

                    repeatActionTimeout = false;
    6118:	d0203d05 	stb	zero,-32524(gp)
                    if (xTimerStart(repeatActionTimer, 0) != pdPASS)
    611c:	d4204017 	ldw	r16,-32512(gp)
    6120:	00030dc0 	call	30dc <xTaskGetTickCount>
    6124:	d8000015 	stw	zero,0(sp)
    6128:	000f883a 	mov	r7,zero
    612c:	100d883a 	mov	r6,r2
    6130:	01400044 	movi	r5,1
    6134:	8009883a 	mov	r4,r16
    6138:	00049200 	call	4920 <xTimerGenericCommand>
    613c:	10800060 	cmpeqi	r2,r2,1
    6140:	1000211e 	bne	r2,zero,61c8 <Peak_Detector_handlerTask+0x260>
                    {
                        printf("Cannot reset timer\n");
    6144:	01020034 	movhi	r4,2048
    6148:	21008504 	addi	r4,r4,532
    614c:	00096880 	call	9688 <puts>
                if (((systemStability == SYSTEM_FREQUENCY_STATE_STABLE) || repeatActionTimeout) && (thresholdEval == SYSTEM_FREQUENCY_STATE_UNSTABLE))
                {
                    xQueueSendToBack(Load_Control_Q, &thresholdEval, pdFALSE);

                    repeatActionTimeout = false;
                    if (xTimerStart(repeatActionTimer, 0) != pdPASS)
    6150:	00001d06 	br	61c8 <Peak_Detector_handlerTask+0x260>
                        printf("Cannot reset timer\n");
                    }
                }

                // If system is unstable and goes inside threshold
                else if (((systemStability == SYSTEM_FREQUENCY_STATE_UNSTABLE) || repeatActionTimeout) && (thresholdEval == SYSTEM_FREQUENCY_STATE_STABLE))
    6154:	d0a03f17 	ldw	r2,-32516(gp)
    6158:	10000326 	beq	r2,zero,6168 <Peak_Detector_handlerTask+0x200>
    615c:	d0a03d03 	ldbu	r2,-32524(gp)
    6160:	10803fcc 	andi	r2,r2,255
    6164:	10001826 	beq	r2,zero,61c8 <Peak_Detector_handlerTask+0x260>
    6168:	e0bffd17 	ldw	r2,-12(fp)
    616c:	10800058 	cmpnei	r2,r2,1
    6170:	1000151e 	bne	r2,zero,61c8 <Peak_Detector_handlerTask+0x260>
                {
                    xQueueSendToBack(Load_Control_Q, &thresholdEval, pdFALSE);
    6174:	d0a03a17 	ldw	r2,-32536(gp)
    6178:	e0fffd04 	addi	r3,fp,-12
    617c:	000f883a 	mov	r7,zero
    6180:	000d883a 	mov	r6,zero
    6184:	180b883a 	mov	r5,r3
    6188:	1009883a 	mov	r4,r2
    618c:	0001edc0 	call	1edc <xQueueGenericSend>

                    repeatActionTimeout = false;
    6190:	d0203d05 	stb	zero,-32524(gp)
                    if (xTimerStart(repeatActionTimer, 0) != pdPASS)
    6194:	d4204017 	ldw	r16,-32512(gp)
    6198:	00030dc0 	call	30dc <xTaskGetTickCount>
    619c:	d8000015 	stw	zero,0(sp)
    61a0:	000f883a 	mov	r7,zero
    61a4:	100d883a 	mov	r6,r2
    61a8:	01400044 	movi	r5,1
    61ac:	8009883a 	mov	r4,r16
    61b0:	00049200 	call	4920 <xTimerGenericCommand>
    61b4:	10800060 	cmpeqi	r2,r2,1
    61b8:	1000031e 	bne	r2,zero,61c8 <Peak_Detector_handlerTask+0x260>
                    {
                        printf("Cannot reset timer\n");
    61bc:	01020034 	movhi	r4,2048
    61c0:	21008504 	addi	r4,r4,532
    61c4:	00096880 	call	9688 <puts>
                    }
                }

                systemStability = thresholdEval;
    61c8:	e0bffd17 	ldw	r2,-12(fp)
    61cc:	d0a03f15 	stw	r2,-32516(gp)

                xSemaphoreGive(repeatActionMutex_X);
    61d0:	d0a03c17 	ldw	r2,-32528(gp)
    61d4:	000f883a 	mov	r7,zero
    61d8:	000d883a 	mov	r6,zero
    61dc:	000b883a 	mov	r5,zero
    61e0:	1009883a 	mov	r4,r2
    61e4:	0001edc0 	call	1edc <xQueueGenericSend>
            }
        }
    }
    61e8:	003f6506 	br	5f80 <__alt_data_end+0xf0005f80>

000061ec <Peak_Detector_initDataStructs>:
}

static void Peak_Detector_initDataStructs()
{
    61ec:	defffd04 	addi	sp,sp,-12
    61f0:	dfc00215 	stw	ra,8(sp)
    61f4:	df000115 	stw	fp,4(sp)
    61f8:	df000104 	addi	fp,sp,4
    repeatActionMutex_X = xSemaphoreCreateMutex();
    61fc:	01000044 	movi	r4,1
    6200:	0001c800 	call	1c80 <xQueueCreateMutex>
    6204:	d0a03c15 	stw	r2,-32528(gp)
    Peak_Detector_thresholdMutex_X = xSemaphoreCreateMutex();
    6208:	01000044 	movi	r4,1
    620c:	0001c800 	call	1c80 <xQueueCreateMutex>
    6210:	d0a03b15 	stw	r2,-32532(gp)
    // Important: 500 is the amount of ticks. To convert to ms, divide by portTICK_PERIOD_MS
    repeatActionTimer = xTimerCreate("Repeat_Action_Timer", 500 / portTICK_PERIOD_MS, pdTRUE, NULL, repeatActionTimerCallback);
    6214:	00800034 	movhi	r2,0
    6218:	10989a04 	addi	r2,r2,25192
    621c:	d8800015 	stw	r2,0(sp)
    6220:	000f883a 	mov	r7,zero
    6224:	01800044 	movi	r6,1
    6228:	01407d04 	movi	r5,500
    622c:	01020034 	movhi	r4,2048
    6230:	21008a04 	addi	r4,r4,552
    6234:	00048740 	call	4874 <xTimerCreate>
    6238:	d0a04015 	stw	r2,-32512(gp)
    Peak_Detector_Q = xQueueCreate(PEAK_DETECTOR_Q_SIZE, sizeof(PEAK_DETECTOR_Q_TYPE));
    623c:	000d883a 	mov	r6,zero
    6240:	01400104 	movi	r5,4
    6244:	01001904 	movi	r4,100
    6248:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    624c:	d0a04115 	stw	r2,-32508(gp)
}
    6250:	0001883a 	nop
    6254:	e037883a 	mov	sp,fp
    6258:	dfc00117 	ldw	ra,4(sp)
    625c:	df000017 	ldw	fp,0(sp)
    6260:	dec00204 	addi	sp,sp,8
    6264:	f800283a 	ret

00006268 <repeatActionTimerCallback>:

static void repeatActionTimerCallback(TimerHandle_t t_timer)
{
    6268:	defffd04 	addi	sp,sp,-12
    626c:	dfc00215 	stw	ra,8(sp)
    6270:	df000115 	stw	fp,4(sp)
    6274:	df000104 	addi	fp,sp,4
    6278:	e13fff15 	stw	r4,-4(fp)
    if (xSemaphoreTake(repeatActionMutex_X, (TickType_t)10) == pdTRUE)
    627c:	d0a03c17 	ldw	r2,-32528(gp)
    6280:	000f883a 	mov	r7,zero
    6284:	01800284 	movi	r6,10
    6288:	000b883a 	mov	r5,zero
    628c:	1009883a 	mov	r4,r2
    6290:	000222c0 	call	222c <xQueueGenericReceive>
    6294:	10800058 	cmpnei	r2,r2,1
    6298:	1000081e 	bne	r2,zero,62bc <repeatActionTimerCallback+0x54>
    {
        repeatActionTimeout = true;
    629c:	00800044 	movi	r2,1
    62a0:	d0a03d05 	stb	r2,-32524(gp)
        xSemaphoreGive(repeatActionMutex_X);
    62a4:	d0a03c17 	ldw	r2,-32528(gp)
    62a8:	000f883a 	mov	r7,zero
    62ac:	000d883a 	mov	r6,zero
    62b0:	000b883a 	mov	r5,zero
    62b4:	1009883a 	mov	r4,r2
    62b8:	0001edc0 	call	1edc <xQueueGenericSend>
    }
    62bc:	0001883a 	nop
    62c0:	e037883a 	mov	sp,fp
    62c4:	dfc00117 	ldw	ra,4(sp)
    62c8:	df000017 	ldw	fp,0(sp)
    62cc:	dec00204 	addi	sp,sp,8
    62d0:	f800283a 	ret

000062d4 <__gesf2>:
    62d4:	2004d5fa 	srli	r2,r4,23
    62d8:	2806d5fa 	srli	r3,r5,23
    62dc:	01802034 	movhi	r6,128
    62e0:	31bfffc4 	addi	r6,r6,-1
    62e4:	10803fcc 	andi	r2,r2,255
    62e8:	01c03fc4 	movi	r7,255
    62ec:	3110703a 	and	r8,r6,r4
    62f0:	18c03fcc 	andi	r3,r3,255
    62f4:	314c703a 	and	r6,r6,r5
    62f8:	2008d7fa 	srli	r4,r4,31
    62fc:	280ad7fa 	srli	r5,r5,31
    6300:	11c01926 	beq	r2,r7,6368 <__gesf2+0x94>
    6304:	01c03fc4 	movi	r7,255
    6308:	19c00f26 	beq	r3,r7,6348 <__gesf2+0x74>
    630c:	1000061e 	bne	r2,zero,6328 <__gesf2+0x54>
    6310:	400f003a 	cmpeq	r7,r8,zero
    6314:	1800071e 	bne	r3,zero,6334 <__gesf2+0x60>
    6318:	3000061e 	bne	r6,zero,6334 <__gesf2+0x60>
    631c:	0005883a 	mov	r2,zero
    6320:	40000e1e 	bne	r8,zero,635c <__gesf2+0x88>
    6324:	f800283a 	ret
    6328:	18000a1e 	bne	r3,zero,6354 <__gesf2+0x80>
    632c:	30000b26 	beq	r6,zero,635c <__gesf2+0x88>
    6330:	000f883a 	mov	r7,zero
    6334:	29403fcc 	andi	r5,r5,255
    6338:	38000726 	beq	r7,zero,6358 <__gesf2+0x84>
    633c:	28000826 	beq	r5,zero,6360 <__gesf2+0x8c>
    6340:	00800044 	movi	r2,1
    6344:	f800283a 	ret
    6348:	303ff026 	beq	r6,zero,630c <__alt_data_end+0xf000630c>
    634c:	00bfff84 	movi	r2,-2
    6350:	f800283a 	ret
    6354:	29403fcc 	andi	r5,r5,255
    6358:	21400526 	beq	r4,r5,6370 <__gesf2+0x9c>
    635c:	203ff826 	beq	r4,zero,6340 <__alt_data_end+0xf0006340>
    6360:	00bfffc4 	movi	r2,-1
    6364:	f800283a 	ret
    6368:	403fe626 	beq	r8,zero,6304 <__alt_data_end+0xf0006304>
    636c:	003ff706 	br	634c <__alt_data_end+0xf000634c>
    6370:	18bffa16 	blt	r3,r2,635c <__alt_data_end+0xf000635c>
    6374:	10c00216 	blt	r2,r3,6380 <__gesf2+0xac>
    6378:	323ff836 	bltu	r6,r8,635c <__alt_data_end+0xf000635c>
    637c:	4180022e 	bgeu	r8,r6,6388 <__gesf2+0xb4>
    6380:	203fef1e 	bne	r4,zero,6340 <__alt_data_end+0xf0006340>
    6384:	003ff606 	br	6360 <__alt_data_end+0xf0006360>
    6388:	0005883a 	mov	r2,zero
    638c:	f800283a 	ret

00006390 <__lesf2>:
    6390:	2004d5fa 	srli	r2,r4,23
    6394:	280cd5fa 	srli	r6,r5,23
    6398:	00c02034 	movhi	r3,128
    639c:	18ffffc4 	addi	r3,r3,-1
    63a0:	10803fcc 	andi	r2,r2,255
    63a4:	01c03fc4 	movi	r7,255
    63a8:	1910703a 	and	r8,r3,r4
    63ac:	31803fcc 	andi	r6,r6,255
    63b0:	1946703a 	and	r3,r3,r5
    63b4:	2008d7fa 	srli	r4,r4,31
    63b8:	280ad7fa 	srli	r5,r5,31
    63bc:	11c01b26 	beq	r2,r7,642c <__lesf2+0x9c>
    63c0:	01c03fc4 	movi	r7,255
    63c4:	31c01126 	beq	r6,r7,640c <__lesf2+0x7c>
    63c8:	1000071e 	bne	r2,zero,63e8 <__lesf2+0x58>
    63cc:	400f003a 	cmpeq	r7,r8,zero
    63d0:	21003fcc 	andi	r4,r4,255
    63d4:	3000081e 	bne	r6,zero,63f8 <__lesf2+0x68>
    63d8:	1800071e 	bne	r3,zero,63f8 <__lesf2+0x68>
    63dc:	0005883a 	mov	r2,zero
    63e0:	40000f1e 	bne	r8,zero,6420 <__lesf2+0x90>
    63e4:	f800283a 	ret
    63e8:	21003fcc 	andi	r4,r4,255
    63ec:	30000a1e 	bne	r6,zero,6418 <__lesf2+0x88>
    63f0:	18000b26 	beq	r3,zero,6420 <__lesf2+0x90>
    63f4:	000f883a 	mov	r7,zero
    63f8:	29403fcc 	andi	r5,r5,255
    63fc:	38000726 	beq	r7,zero,641c <__lesf2+0x8c>
    6400:	28000826 	beq	r5,zero,6424 <__lesf2+0x94>
    6404:	00800044 	movi	r2,1
    6408:	f800283a 	ret
    640c:	183fee26 	beq	r3,zero,63c8 <__alt_data_end+0xf00063c8>
    6410:	00800084 	movi	r2,2
    6414:	f800283a 	ret
    6418:	29403fcc 	andi	r5,r5,255
    641c:	21400626 	beq	r4,r5,6438 <__lesf2+0xa8>
    6420:	203ff826 	beq	r4,zero,6404 <__alt_data_end+0xf0006404>
    6424:	00bfffc4 	movi	r2,-1
    6428:	f800283a 	ret
    642c:	403fe426 	beq	r8,zero,63c0 <__alt_data_end+0xf00063c0>
    6430:	00800084 	movi	r2,2
    6434:	f800283a 	ret
    6438:	30bff916 	blt	r6,r2,6420 <__alt_data_end+0xf0006420>
    643c:	11800216 	blt	r2,r6,6448 <__lesf2+0xb8>
    6440:	1a3ff736 	bltu	r3,r8,6420 <__alt_data_end+0xf0006420>
    6444:	40c0022e 	bgeu	r8,r3,6450 <__lesf2+0xc0>
    6448:	203fee1e 	bne	r4,zero,6404 <__alt_data_end+0xf0006404>
    644c:	003ff506 	br	6424 <__alt_data_end+0xf0006424>
    6450:	0005883a 	mov	r2,zero
    6454:	f800283a 	ret

00006458 <__subsf3>:
    6458:	defffc04 	addi	sp,sp,-16
    645c:	280cd5fa 	srli	r6,r5,23
    6460:	dc000015 	stw	r16,0(sp)
    6464:	01c02034 	movhi	r7,128
    6468:	2020d5fa 	srli	r16,r4,23
    646c:	39ffffc4 	addi	r7,r7,-1
    6470:	3906703a 	and	r3,r7,r4
    6474:	dc400115 	stw	r17,4(sp)
    6478:	394e703a 	and	r7,r7,r5
    647c:	2022d7fa 	srli	r17,r4,31
    6480:	dfc00315 	stw	ra,12(sp)
    6484:	dc800215 	stw	r18,8(sp)
    6488:	31803fcc 	andi	r6,r6,255
    648c:	01003fc4 	movi	r4,255
    6490:	84003fcc 	andi	r16,r16,255
    6494:	180690fa 	slli	r3,r3,3
    6498:	2804d7fa 	srli	r2,r5,31
    649c:	380e90fa 	slli	r7,r7,3
    64a0:	31006d26 	beq	r6,r4,6658 <__subsf3+0x200>
    64a4:	1080005c 	xori	r2,r2,1
    64a8:	8189c83a 	sub	r4,r16,r6
    64ac:	14404f26 	beq	r2,r17,65ec <__subsf3+0x194>
    64b0:	0100770e 	bge	zero,r4,6690 <__subsf3+0x238>
    64b4:	30001e1e 	bne	r6,zero,6530 <__subsf3+0xd8>
    64b8:	38006a1e 	bne	r7,zero,6664 <__subsf3+0x20c>
    64bc:	188001cc 	andi	r2,r3,7
    64c0:	10000426 	beq	r2,zero,64d4 <__subsf3+0x7c>
    64c4:	188003cc 	andi	r2,r3,15
    64c8:	01000104 	movi	r4,4
    64cc:	11000126 	beq	r2,r4,64d4 <__subsf3+0x7c>
    64d0:	1907883a 	add	r3,r3,r4
    64d4:	1881002c 	andhi	r2,r3,1024
    64d8:	10003926 	beq	r2,zero,65c0 <__subsf3+0x168>
    64dc:	84000044 	addi	r16,r16,1
    64e0:	00803fc4 	movi	r2,255
    64e4:	80807526 	beq	r16,r2,66bc <__subsf3+0x264>
    64e8:	180691ba 	slli	r3,r3,6
    64ec:	8880004c 	andi	r2,r17,1
    64f0:	180ad27a 	srli	r5,r3,9
    64f4:	84003fcc 	andi	r16,r16,255
    64f8:	800695fa 	slli	r3,r16,23
    64fc:	10803fcc 	andi	r2,r2,255
    6500:	01002034 	movhi	r4,128
    6504:	213fffc4 	addi	r4,r4,-1
    6508:	100497fa 	slli	r2,r2,31
    650c:	2920703a 	and	r16,r5,r4
    6510:	80e0b03a 	or	r16,r16,r3
    6514:	8084b03a 	or	r2,r16,r2
    6518:	dfc00317 	ldw	ra,12(sp)
    651c:	dc800217 	ldw	r18,8(sp)
    6520:	dc400117 	ldw	r17,4(sp)
    6524:	dc000017 	ldw	r16,0(sp)
    6528:	dec00404 	addi	sp,sp,16
    652c:	f800283a 	ret
    6530:	00803fc4 	movi	r2,255
    6534:	80bfe126 	beq	r16,r2,64bc <__alt_data_end+0xf00064bc>
    6538:	39c10034 	orhi	r7,r7,1024
    653c:	008006c4 	movi	r2,27
    6540:	11007416 	blt	r2,r4,6714 <__subsf3+0x2bc>
    6544:	00800804 	movi	r2,32
    6548:	1105c83a 	sub	r2,r2,r4
    654c:	3884983a 	sll	r2,r7,r2
    6550:	390ed83a 	srl	r7,r7,r4
    6554:	1008c03a 	cmpne	r4,r2,zero
    6558:	390eb03a 	or	r7,r7,r4
    655c:	19c7c83a 	sub	r3,r3,r7
    6560:	1881002c 	andhi	r2,r3,1024
    6564:	10001426 	beq	r2,zero,65b8 <__subsf3+0x160>
    6568:	04810034 	movhi	r18,1024
    656c:	94bfffc4 	addi	r18,r18,-1
    6570:	1ca4703a 	and	r18,r3,r18
    6574:	9009883a 	mov	r4,r18
    6578:	00090580 	call	9058 <__clzsi2>
    657c:	10bffec4 	addi	r2,r2,-5
    6580:	90a4983a 	sll	r18,r18,r2
    6584:	14005116 	blt	r2,r16,66cc <__subsf3+0x274>
    6588:	1405c83a 	sub	r2,r2,r16
    658c:	10c00044 	addi	r3,r2,1
    6590:	00800804 	movi	r2,32
    6594:	10c5c83a 	sub	r2,r2,r3
    6598:	9084983a 	sll	r2,r18,r2
    659c:	90e4d83a 	srl	r18,r18,r3
    65a0:	0021883a 	mov	r16,zero
    65a4:	1006c03a 	cmpne	r3,r2,zero
    65a8:	90c6b03a 	or	r3,r18,r3
    65ac:	003fc306 	br	64bc <__alt_data_end+0xf00064bc>
    65b0:	2000e026 	beq	r4,zero,6934 <__subsf3+0x4dc>
    65b4:	2007883a 	mov	r3,r4
    65b8:	188001cc 	andi	r2,r3,7
    65bc:	103fc11e 	bne	r2,zero,64c4 <__alt_data_end+0xf00064c4>
    65c0:	180ad0fa 	srli	r5,r3,3
    65c4:	00c03fc4 	movi	r3,255
    65c8:	8880004c 	andi	r2,r17,1
    65cc:	80c0031e 	bne	r16,r3,65dc <__subsf3+0x184>
    65d0:	28006d26 	beq	r5,zero,6788 <__subsf3+0x330>
    65d4:	29401034 	orhi	r5,r5,64
    65d8:	043fffc4 	movi	r16,-1
    65dc:	00c02034 	movhi	r3,128
    65e0:	18ffffc4 	addi	r3,r3,-1
    65e4:	28ca703a 	and	r5,r5,r3
    65e8:	003fc206 	br	64f4 <__alt_data_end+0xf00064f4>
    65ec:	01003c0e 	bge	zero,r4,66e0 <__subsf3+0x288>
    65f0:	30002126 	beq	r6,zero,6678 <__subsf3+0x220>
    65f4:	01403fc4 	movi	r5,255
    65f8:	817fb026 	beq	r16,r5,64bc <__alt_data_end+0xf00064bc>
    65fc:	39c10034 	orhi	r7,r7,1024
    6600:	014006c4 	movi	r5,27
    6604:	29007416 	blt	r5,r4,67d8 <__subsf3+0x380>
    6608:	01400804 	movi	r5,32
    660c:	290bc83a 	sub	r5,r5,r4
    6610:	394a983a 	sll	r5,r7,r5
    6614:	390ed83a 	srl	r7,r7,r4
    6618:	2808c03a 	cmpne	r4,r5,zero
    661c:	390eb03a 	or	r7,r7,r4
    6620:	19c7883a 	add	r3,r3,r7
    6624:	1901002c 	andhi	r4,r3,1024
    6628:	20003826 	beq	r4,zero,670c <__subsf3+0x2b4>
    662c:	84000044 	addi	r16,r16,1
    6630:	01003fc4 	movi	r4,255
    6634:	81005426 	beq	r16,r4,6788 <__subsf3+0x330>
    6638:	1023883a 	mov	r17,r2
    663c:	00bf0034 	movhi	r2,64512
    6640:	10bfffc4 	addi	r2,r2,-1
    6644:	1900004c 	andi	r4,r3,1
    6648:	1886703a 	and	r3,r3,r2
    664c:	1806d07a 	srli	r3,r3,1
    6650:	1906b03a 	or	r3,r3,r4
    6654:	003f9906 	br	64bc <__alt_data_end+0xf00064bc>
    6658:	383f9226 	beq	r7,zero,64a4 <__alt_data_end+0xf00064a4>
    665c:	10803fcc 	andi	r2,r2,255
    6660:	003f9106 	br	64a8 <__alt_data_end+0xf00064a8>
    6664:	213fffc4 	addi	r4,r4,-1
    6668:	203fbc26 	beq	r4,zero,655c <__alt_data_end+0xf000655c>
    666c:	00803fc4 	movi	r2,255
    6670:	80bfb21e 	bne	r16,r2,653c <__alt_data_end+0xf000653c>
    6674:	003f9106 	br	64bc <__alt_data_end+0xf00064bc>
    6678:	383f9026 	beq	r7,zero,64bc <__alt_data_end+0xf00064bc>
    667c:	213fffc4 	addi	r4,r4,-1
    6680:	203fe726 	beq	r4,zero,6620 <__alt_data_end+0xf0006620>
    6684:	01403fc4 	movi	r5,255
    6688:	817fdd1e 	bne	r16,r5,6600 <__alt_data_end+0xf0006600>
    668c:	003f8b06 	br	64bc <__alt_data_end+0xf00064bc>
    6690:	2000221e 	bne	r4,zero,671c <__subsf3+0x2c4>
    6694:	81000044 	addi	r4,r16,1
    6698:	21003fcc 	andi	r4,r4,255
    669c:	01400044 	movi	r5,1
    66a0:	2900470e 	bge	r5,r4,67c0 <__subsf3+0x368>
    66a4:	19e5c83a 	sub	r18,r3,r7
    66a8:	9141002c 	andhi	r5,r18,1024
    66ac:	28002d26 	beq	r5,zero,6764 <__subsf3+0x30c>
    66b0:	38e5c83a 	sub	r18,r7,r3
    66b4:	1023883a 	mov	r17,r2
    66b8:	003fae06 	br	6574 <__alt_data_end+0xf0006574>
    66bc:	8880004c 	andi	r2,r17,1
    66c0:	043fffc4 	movi	r16,-1
    66c4:	000b883a 	mov	r5,zero
    66c8:	003f8a06 	br	64f4 <__alt_data_end+0xf00064f4>
    66cc:	00ff0034 	movhi	r3,64512
    66d0:	18ffffc4 	addi	r3,r3,-1
    66d4:	80a1c83a 	sub	r16,r16,r2
    66d8:	90c6703a 	and	r3,r18,r3
    66dc:	003f7706 	br	64bc <__alt_data_end+0xf00064bc>
    66e0:	2000431e 	bne	r4,zero,67f0 <__subsf3+0x398>
    66e4:	81000044 	addi	r4,r16,1
    66e8:	21803fcc 	andi	r6,r4,255
    66ec:	01400044 	movi	r5,1
    66f0:	2980280e 	bge	r5,r6,6794 <__subsf3+0x33c>
    66f4:	01403fc4 	movi	r5,255
    66f8:	21402326 	beq	r4,r5,6788 <__subsf3+0x330>
    66fc:	19c7883a 	add	r3,r3,r7
    6700:	1806d07a 	srli	r3,r3,1
    6704:	2021883a 	mov	r16,r4
    6708:	003f6c06 	br	64bc <__alt_data_end+0xf00064bc>
    670c:	1023883a 	mov	r17,r2
    6710:	003fa906 	br	65b8 <__alt_data_end+0xf00065b8>
    6714:	01c00044 	movi	r7,1
    6718:	003f9006 	br	655c <__alt_data_end+0xf000655c>
    671c:	8000151e 	bne	r16,zero,6774 <__subsf3+0x31c>
    6720:	18002f26 	beq	r3,zero,67e0 <__subsf3+0x388>
    6724:	0108303a 	nor	r4,zero,r4
    6728:	20000a26 	beq	r4,zero,6754 <__subsf3+0x2fc>
    672c:	01403fc4 	movi	r5,255
    6730:	31402b26 	beq	r6,r5,67e0 <__subsf3+0x388>
    6734:	014006c4 	movi	r5,27
    6738:	29006e16 	blt	r5,r4,68f4 <__subsf3+0x49c>
    673c:	01400804 	movi	r5,32
    6740:	290bc83a 	sub	r5,r5,r4
    6744:	194a983a 	sll	r5,r3,r5
    6748:	1908d83a 	srl	r4,r3,r4
    674c:	2806c03a 	cmpne	r3,r5,zero
    6750:	20c6b03a 	or	r3,r4,r3
    6754:	38c7c83a 	sub	r3,r7,r3
    6758:	3021883a 	mov	r16,r6
    675c:	1023883a 	mov	r17,r2
    6760:	003f7f06 	br	6560 <__alt_data_end+0xf0006560>
    6764:	903f831e 	bne	r18,zero,6574 <__alt_data_end+0xf0006574>
    6768:	0005883a 	mov	r2,zero
    676c:	0021883a 	mov	r16,zero
    6770:	003f9a06 	br	65dc <__alt_data_end+0xf00065dc>
    6774:	01403fc4 	movi	r5,255
    6778:	31401926 	beq	r6,r5,67e0 <__subsf3+0x388>
    677c:	0109c83a 	sub	r4,zero,r4
    6780:	18c10034 	orhi	r3,r3,1024
    6784:	003feb06 	br	6734 <__alt_data_end+0xf0006734>
    6788:	043fffc4 	movi	r16,-1
    678c:	000b883a 	mov	r5,zero
    6790:	003f5806 	br	64f4 <__alt_data_end+0xf00064f4>
    6794:	8000481e 	bne	r16,zero,68b8 <__subsf3+0x460>
    6798:	18006226 	beq	r3,zero,6924 <__subsf3+0x4cc>
    679c:	383f4726 	beq	r7,zero,64bc <__alt_data_end+0xf00064bc>
    67a0:	19c7883a 	add	r3,r3,r7
    67a4:	1881002c 	andhi	r2,r3,1024
    67a8:	103f8326 	beq	r2,zero,65b8 <__alt_data_end+0xf00065b8>
    67ac:	00bf0034 	movhi	r2,64512
    67b0:	10bfffc4 	addi	r2,r2,-1
    67b4:	2821883a 	mov	r16,r5
    67b8:	1886703a 	and	r3,r3,r2
    67bc:	003f3f06 	br	64bc <__alt_data_end+0xf00064bc>
    67c0:	80001c1e 	bne	r16,zero,6834 <__subsf3+0x3dc>
    67c4:	1800261e 	bne	r3,zero,6860 <__subsf3+0x408>
    67c8:	38004c26 	beq	r7,zero,68fc <__subsf3+0x4a4>
    67cc:	3807883a 	mov	r3,r7
    67d0:	1023883a 	mov	r17,r2
    67d4:	003f3906 	br	64bc <__alt_data_end+0xf00064bc>
    67d8:	01c00044 	movi	r7,1
    67dc:	003f9006 	br	6620 <__alt_data_end+0xf0006620>
    67e0:	3807883a 	mov	r3,r7
    67e4:	3021883a 	mov	r16,r6
    67e8:	1023883a 	mov	r17,r2
    67ec:	003f3306 	br	64bc <__alt_data_end+0xf00064bc>
    67f0:	8000161e 	bne	r16,zero,684c <__subsf3+0x3f4>
    67f4:	18002d26 	beq	r3,zero,68ac <__subsf3+0x454>
    67f8:	0108303a 	nor	r4,zero,r4
    67fc:	20000a26 	beq	r4,zero,6828 <__subsf3+0x3d0>
    6800:	01403fc4 	movi	r5,255
    6804:	31402926 	beq	r6,r5,68ac <__subsf3+0x454>
    6808:	014006c4 	movi	r5,27
    680c:	29004716 	blt	r5,r4,692c <__subsf3+0x4d4>
    6810:	01400804 	movi	r5,32
    6814:	290bc83a 	sub	r5,r5,r4
    6818:	194a983a 	sll	r5,r3,r5
    681c:	1908d83a 	srl	r4,r3,r4
    6820:	2806c03a 	cmpne	r3,r5,zero
    6824:	20c6b03a 	or	r3,r4,r3
    6828:	19c7883a 	add	r3,r3,r7
    682c:	3021883a 	mov	r16,r6
    6830:	003f7c06 	br	6624 <__alt_data_end+0xf0006624>
    6834:	1800111e 	bne	r3,zero,687c <__subsf3+0x424>
    6838:	38003326 	beq	r7,zero,6908 <__subsf3+0x4b0>
    683c:	3807883a 	mov	r3,r7
    6840:	1023883a 	mov	r17,r2
    6844:	04003fc4 	movi	r16,255
    6848:	003f1c06 	br	64bc <__alt_data_end+0xf00064bc>
    684c:	01403fc4 	movi	r5,255
    6850:	31401626 	beq	r6,r5,68ac <__subsf3+0x454>
    6854:	0109c83a 	sub	r4,zero,r4
    6858:	18c10034 	orhi	r3,r3,1024
    685c:	003fea06 	br	6808 <__alt_data_end+0xf0006808>
    6860:	383f1626 	beq	r7,zero,64bc <__alt_data_end+0xf00064bc>
    6864:	19c9c83a 	sub	r4,r3,r7
    6868:	2141002c 	andhi	r5,r4,1024
    686c:	283f5026 	beq	r5,zero,65b0 <__alt_data_end+0xf00065b0>
    6870:	38c7c83a 	sub	r3,r7,r3
    6874:	1023883a 	mov	r17,r2
    6878:	003f1006 	br	64bc <__alt_data_end+0xf00064bc>
    687c:	38001b26 	beq	r7,zero,68ec <__subsf3+0x494>
    6880:	1806d0fa 	srli	r3,r3,3
    6884:	1900102c 	andhi	r4,r3,64
    6888:	20000526 	beq	r4,zero,68a0 <__subsf3+0x448>
    688c:	380ed0fa 	srli	r7,r7,3
    6890:	3900102c 	andhi	r4,r7,64
    6894:	2000021e 	bne	r4,zero,68a0 <__subsf3+0x448>
    6898:	3807883a 	mov	r3,r7
    689c:	1023883a 	mov	r17,r2
    68a0:	180690fa 	slli	r3,r3,3
    68a4:	04003fc4 	movi	r16,255
    68a8:	003f0406 	br	64bc <__alt_data_end+0xf00064bc>
    68ac:	3807883a 	mov	r3,r7
    68b0:	3021883a 	mov	r16,r6
    68b4:	003f0106 	br	64bc <__alt_data_end+0xf00064bc>
    68b8:	18001726 	beq	r3,zero,6918 <__subsf3+0x4c0>
    68bc:	38000b26 	beq	r7,zero,68ec <__subsf3+0x494>
    68c0:	1806d0fa 	srli	r3,r3,3
    68c4:	1900102c 	andhi	r4,r3,64
    68c8:	20000426 	beq	r4,zero,68dc <__subsf3+0x484>
    68cc:	380ed0fa 	srli	r7,r7,3
    68d0:	3900102c 	andhi	r4,r7,64
    68d4:	2000011e 	bne	r4,zero,68dc <__subsf3+0x484>
    68d8:	3807883a 	mov	r3,r7
    68dc:	180690fa 	slli	r3,r3,3
    68e0:	1023883a 	mov	r17,r2
    68e4:	04003fc4 	movi	r16,255
    68e8:	003ef406 	br	64bc <__alt_data_end+0xf00064bc>
    68ec:	04003fc4 	movi	r16,255
    68f0:	003ef206 	br	64bc <__alt_data_end+0xf00064bc>
    68f4:	00c00044 	movi	r3,1
    68f8:	003f9606 	br	6754 <__alt_data_end+0xf0006754>
    68fc:	000b883a 	mov	r5,zero
    6900:	0005883a 	mov	r2,zero
    6904:	003f3506 	br	65dc <__alt_data_end+0xf00065dc>
    6908:	01402034 	movhi	r5,128
    690c:	297fffc4 	addi	r5,r5,-1
    6910:	0005883a 	mov	r2,zero
    6914:	003f2f06 	br	65d4 <__alt_data_end+0xf00065d4>
    6918:	3807883a 	mov	r3,r7
    691c:	04003fc4 	movi	r16,255
    6920:	003ee606 	br	64bc <__alt_data_end+0xf00064bc>
    6924:	3807883a 	mov	r3,r7
    6928:	003ee406 	br	64bc <__alt_data_end+0xf00064bc>
    692c:	00c00044 	movi	r3,1
    6930:	003fbd06 	br	6828 <__alt_data_end+0xf0006828>
    6934:	0005883a 	mov	r2,zero
    6938:	003f2806 	br	65dc <__alt_data_end+0xf00065dc>

0000693c <__fixsfsi>:
    693c:	200ad5fa 	srli	r5,r4,23
    6940:	00c02034 	movhi	r3,128
    6944:	18ffffc4 	addi	r3,r3,-1
    6948:	29403fcc 	andi	r5,r5,255
    694c:	00801f84 	movi	r2,126
    6950:	1906703a 	and	r3,r3,r4
    6954:	2008d7fa 	srli	r4,r4,31
    6958:	11400e0e 	bge	r2,r5,6994 <__fixsfsi+0x58>
    695c:	00802744 	movi	r2,157
    6960:	11400816 	blt	r2,r5,6984 <__fixsfsi+0x48>
    6964:	00802544 	movi	r2,149
    6968:	18c02034 	orhi	r3,r3,128
    696c:	11400b0e 	bge	r2,r5,699c <__fixsfsi+0x60>
    6970:	28bfda84 	addi	r2,r5,-150
    6974:	1884983a 	sll	r2,r3,r2
    6978:	20000726 	beq	r4,zero,6998 <__fixsfsi+0x5c>
    697c:	0085c83a 	sub	r2,zero,r2
    6980:	f800283a 	ret
    6984:	00a00034 	movhi	r2,32768
    6988:	10bfffc4 	addi	r2,r2,-1
    698c:	2085883a 	add	r2,r4,r2
    6990:	f800283a 	ret
    6994:	0005883a 	mov	r2,zero
    6998:	f800283a 	ret
    699c:	00802584 	movi	r2,150
    69a0:	1145c83a 	sub	r2,r2,r5
    69a4:	1884d83a 	srl	r2,r3,r2
    69a8:	003ff306 	br	6978 <__alt_data_end+0xf0006978>

000069ac <__floatsisf>:
    69ac:	defffd04 	addi	sp,sp,-12
    69b0:	dfc00215 	stw	ra,8(sp)
    69b4:	dc400115 	stw	r17,4(sp)
    69b8:	dc000015 	stw	r16,0(sp)
    69bc:	20003526 	beq	r4,zero,6a94 <__floatsisf+0xe8>
    69c0:	2021883a 	mov	r16,r4
    69c4:	2022d7fa 	srli	r17,r4,31
    69c8:	20003616 	blt	r4,zero,6aa4 <__floatsisf+0xf8>
    69cc:	8009883a 	mov	r4,r16
    69d0:	00090580 	call	9058 <__clzsi2>
    69d4:	00c02784 	movi	r3,158
    69d8:	1887c83a 	sub	r3,r3,r2
    69dc:	01002584 	movi	r4,150
    69e0:	20c01416 	blt	r4,r3,6a34 <__floatsisf+0x88>
    69e4:	20c9c83a 	sub	r4,r4,r3
    69e8:	8120983a 	sll	r16,r16,r4
    69ec:	00802034 	movhi	r2,128
    69f0:	10bfffc4 	addi	r2,r2,-1
    69f4:	8809883a 	mov	r4,r17
    69f8:	80a0703a 	and	r16,r16,r2
    69fc:	18803fcc 	andi	r2,r3,255
    6a00:	100695fa 	slli	r3,r2,23
    6a04:	20803fcc 	andi	r2,r4,255
    6a08:	100897fa 	slli	r4,r2,31
    6a0c:	00802034 	movhi	r2,128
    6a10:	10bfffc4 	addi	r2,r2,-1
    6a14:	8084703a 	and	r2,r16,r2
    6a18:	10c4b03a 	or	r2,r2,r3
    6a1c:	1104b03a 	or	r2,r2,r4
    6a20:	dfc00217 	ldw	ra,8(sp)
    6a24:	dc400117 	ldw	r17,4(sp)
    6a28:	dc000017 	ldw	r16,0(sp)
    6a2c:	dec00304 	addi	sp,sp,12
    6a30:	f800283a 	ret
    6a34:	01002644 	movi	r4,153
    6a38:	20c01c16 	blt	r4,r3,6aac <__floatsisf+0x100>
    6a3c:	20c9c83a 	sub	r4,r4,r3
    6a40:	8120983a 	sll	r16,r16,r4
    6a44:	013f0034 	movhi	r4,64512
    6a48:	213fffc4 	addi	r4,r4,-1
    6a4c:	814001cc 	andi	r5,r16,7
    6a50:	8108703a 	and	r4,r16,r4
    6a54:	28000426 	beq	r5,zero,6a68 <__floatsisf+0xbc>
    6a58:	840003cc 	andi	r16,r16,15
    6a5c:	01400104 	movi	r5,4
    6a60:	81400126 	beq	r16,r5,6a68 <__floatsisf+0xbc>
    6a64:	2149883a 	add	r4,r4,r5
    6a68:	2141002c 	andhi	r5,r4,1024
    6a6c:	28000526 	beq	r5,zero,6a84 <__floatsisf+0xd8>
    6a70:	00c027c4 	movi	r3,159
    6a74:	1887c83a 	sub	r3,r3,r2
    6a78:	00bf0034 	movhi	r2,64512
    6a7c:	10bfffc4 	addi	r2,r2,-1
    6a80:	2088703a 	and	r4,r4,r2
    6a84:	202091ba 	slli	r16,r4,6
    6a88:	8809883a 	mov	r4,r17
    6a8c:	8020d27a 	srli	r16,r16,9
    6a90:	003fda06 	br	69fc <__alt_data_end+0xf00069fc>
    6a94:	0009883a 	mov	r4,zero
    6a98:	0007883a 	mov	r3,zero
    6a9c:	0021883a 	mov	r16,zero
    6aa0:	003fd606 	br	69fc <__alt_data_end+0xf00069fc>
    6aa4:	0121c83a 	sub	r16,zero,r4
    6aa8:	003fc806 	br	69cc <__alt_data_end+0xf00069cc>
    6aac:	01002e44 	movi	r4,185
    6ab0:	20c9c83a 	sub	r4,r4,r3
    6ab4:	01400144 	movi	r5,5
    6ab8:	8108983a 	sll	r4,r16,r4
    6abc:	288bc83a 	sub	r5,r5,r2
    6ac0:	8160d83a 	srl	r16,r16,r5
    6ac4:	2008c03a 	cmpne	r4,r4,zero
    6ac8:	8120b03a 	or	r16,r16,r4
    6acc:	003fdd06 	br	6a44 <__alt_data_end+0xf0006a44>

00006ad0 <__adddf3>:
    6ad0:	02c00434 	movhi	r11,16
    6ad4:	5affffc4 	addi	r11,r11,-1
    6ad8:	2806d7fa 	srli	r3,r5,31
    6adc:	2ad4703a 	and	r10,r5,r11
    6ae0:	3ad2703a 	and	r9,r7,r11
    6ae4:	3804d53a 	srli	r2,r7,20
    6ae8:	3018d77a 	srli	r12,r6,29
    6aec:	280ad53a 	srli	r5,r5,20
    6af0:	501490fa 	slli	r10,r10,3
    6af4:	2010d77a 	srli	r8,r4,29
    6af8:	481290fa 	slli	r9,r9,3
    6afc:	380ed7fa 	srli	r7,r7,31
    6b00:	defffb04 	addi	sp,sp,-20
    6b04:	dc800215 	stw	r18,8(sp)
    6b08:	dc400115 	stw	r17,4(sp)
    6b0c:	dc000015 	stw	r16,0(sp)
    6b10:	dfc00415 	stw	ra,16(sp)
    6b14:	dcc00315 	stw	r19,12(sp)
    6b18:	1c803fcc 	andi	r18,r3,255
    6b1c:	2c01ffcc 	andi	r16,r5,2047
    6b20:	5210b03a 	or	r8,r10,r8
    6b24:	202290fa 	slli	r17,r4,3
    6b28:	1081ffcc 	andi	r2,r2,2047
    6b2c:	4b12b03a 	or	r9,r9,r12
    6b30:	300c90fa 	slli	r6,r6,3
    6b34:	91c07526 	beq	r18,r7,6d0c <__adddf3+0x23c>
    6b38:	8087c83a 	sub	r3,r16,r2
    6b3c:	00c0ab0e 	bge	zero,r3,6dec <__adddf3+0x31c>
    6b40:	10002a1e 	bne	r2,zero,6bec <__adddf3+0x11c>
    6b44:	4984b03a 	or	r2,r9,r6
    6b48:	1000961e 	bne	r2,zero,6da4 <__adddf3+0x2d4>
    6b4c:	888001cc 	andi	r2,r17,7
    6b50:	10000726 	beq	r2,zero,6b70 <__adddf3+0xa0>
    6b54:	888003cc 	andi	r2,r17,15
    6b58:	00c00104 	movi	r3,4
    6b5c:	10c00426 	beq	r2,r3,6b70 <__adddf3+0xa0>
    6b60:	88c7883a 	add	r3,r17,r3
    6b64:	1c63803a 	cmpltu	r17,r3,r17
    6b68:	4451883a 	add	r8,r8,r17
    6b6c:	1823883a 	mov	r17,r3
    6b70:	4080202c 	andhi	r2,r8,128
    6b74:	10005926 	beq	r2,zero,6cdc <__adddf3+0x20c>
    6b78:	84000044 	addi	r16,r16,1
    6b7c:	0081ffc4 	movi	r2,2047
    6b80:	8080ba26 	beq	r16,r2,6e6c <__adddf3+0x39c>
    6b84:	00bfe034 	movhi	r2,65408
    6b88:	10bfffc4 	addi	r2,r2,-1
    6b8c:	4090703a 	and	r8,r8,r2
    6b90:	4004977a 	slli	r2,r8,29
    6b94:	4010927a 	slli	r8,r8,9
    6b98:	8822d0fa 	srli	r17,r17,3
    6b9c:	8401ffcc 	andi	r16,r16,2047
    6ba0:	4010d33a 	srli	r8,r8,12
    6ba4:	9007883a 	mov	r3,r18
    6ba8:	1444b03a 	or	r2,r2,r17
    6bac:	8401ffcc 	andi	r16,r16,2047
    6bb0:	8020953a 	slli	r16,r16,20
    6bb4:	18c03fcc 	andi	r3,r3,255
    6bb8:	01000434 	movhi	r4,16
    6bbc:	213fffc4 	addi	r4,r4,-1
    6bc0:	180697fa 	slli	r3,r3,31
    6bc4:	4110703a 	and	r8,r8,r4
    6bc8:	4410b03a 	or	r8,r8,r16
    6bcc:	40c6b03a 	or	r3,r8,r3
    6bd0:	dfc00417 	ldw	ra,16(sp)
    6bd4:	dcc00317 	ldw	r19,12(sp)
    6bd8:	dc800217 	ldw	r18,8(sp)
    6bdc:	dc400117 	ldw	r17,4(sp)
    6be0:	dc000017 	ldw	r16,0(sp)
    6be4:	dec00504 	addi	sp,sp,20
    6be8:	f800283a 	ret
    6bec:	0081ffc4 	movi	r2,2047
    6bf0:	80bfd626 	beq	r16,r2,6b4c <__alt_data_end+0xf0006b4c>
    6bf4:	4a402034 	orhi	r9,r9,128
    6bf8:	00800e04 	movi	r2,56
    6bfc:	10c09f16 	blt	r2,r3,6e7c <__adddf3+0x3ac>
    6c00:	008007c4 	movi	r2,31
    6c04:	10c0c216 	blt	r2,r3,6f10 <__adddf3+0x440>
    6c08:	00800804 	movi	r2,32
    6c0c:	10c5c83a 	sub	r2,r2,r3
    6c10:	488a983a 	sll	r5,r9,r2
    6c14:	30c8d83a 	srl	r4,r6,r3
    6c18:	3084983a 	sll	r2,r6,r2
    6c1c:	48c6d83a 	srl	r3,r9,r3
    6c20:	290cb03a 	or	r6,r5,r4
    6c24:	1004c03a 	cmpne	r2,r2,zero
    6c28:	308cb03a 	or	r6,r6,r2
    6c2c:	898dc83a 	sub	r6,r17,r6
    6c30:	89a3803a 	cmpltu	r17,r17,r6
    6c34:	40d1c83a 	sub	r8,r8,r3
    6c38:	4451c83a 	sub	r8,r8,r17
    6c3c:	3023883a 	mov	r17,r6
    6c40:	4080202c 	andhi	r2,r8,128
    6c44:	10002326 	beq	r2,zero,6cd4 <__adddf3+0x204>
    6c48:	04c02034 	movhi	r19,128
    6c4c:	9cffffc4 	addi	r19,r19,-1
    6c50:	44e6703a 	and	r19,r8,r19
    6c54:	98007626 	beq	r19,zero,6e30 <__adddf3+0x360>
    6c58:	9809883a 	mov	r4,r19
    6c5c:	00090580 	call	9058 <__clzsi2>
    6c60:	10fffe04 	addi	r3,r2,-8
    6c64:	010007c4 	movi	r4,31
    6c68:	20c07716 	blt	r4,r3,6e48 <__adddf3+0x378>
    6c6c:	00800804 	movi	r2,32
    6c70:	10c5c83a 	sub	r2,r2,r3
    6c74:	8884d83a 	srl	r2,r17,r2
    6c78:	98d0983a 	sll	r8,r19,r3
    6c7c:	88e2983a 	sll	r17,r17,r3
    6c80:	1204b03a 	or	r2,r2,r8
    6c84:	1c007416 	blt	r3,r16,6e58 <__adddf3+0x388>
    6c88:	1c21c83a 	sub	r16,r3,r16
    6c8c:	82000044 	addi	r8,r16,1
    6c90:	00c007c4 	movi	r3,31
    6c94:	1a009116 	blt	r3,r8,6edc <__adddf3+0x40c>
    6c98:	00c00804 	movi	r3,32
    6c9c:	1a07c83a 	sub	r3,r3,r8
    6ca0:	8a08d83a 	srl	r4,r17,r8
    6ca4:	88e2983a 	sll	r17,r17,r3
    6ca8:	10c6983a 	sll	r3,r2,r3
    6cac:	1210d83a 	srl	r8,r2,r8
    6cb0:	8804c03a 	cmpne	r2,r17,zero
    6cb4:	1906b03a 	or	r3,r3,r4
    6cb8:	18a2b03a 	or	r17,r3,r2
    6cbc:	0021883a 	mov	r16,zero
    6cc0:	003fa206 	br	6b4c <__alt_data_end+0xf0006b4c>
    6cc4:	1890b03a 	or	r8,r3,r2
    6cc8:	40017d26 	beq	r8,zero,72c0 <__adddf3+0x7f0>
    6ccc:	1011883a 	mov	r8,r2
    6cd0:	1823883a 	mov	r17,r3
    6cd4:	888001cc 	andi	r2,r17,7
    6cd8:	103f9e1e 	bne	r2,zero,6b54 <__alt_data_end+0xf0006b54>
    6cdc:	4004977a 	slli	r2,r8,29
    6ce0:	8822d0fa 	srli	r17,r17,3
    6ce4:	4010d0fa 	srli	r8,r8,3
    6ce8:	9007883a 	mov	r3,r18
    6cec:	1444b03a 	or	r2,r2,r17
    6cf0:	0101ffc4 	movi	r4,2047
    6cf4:	81002426 	beq	r16,r4,6d88 <__adddf3+0x2b8>
    6cf8:	8120703a 	and	r16,r16,r4
    6cfc:	01000434 	movhi	r4,16
    6d00:	213fffc4 	addi	r4,r4,-1
    6d04:	4110703a 	and	r8,r8,r4
    6d08:	003fa806 	br	6bac <__alt_data_end+0xf0006bac>
    6d0c:	8089c83a 	sub	r4,r16,r2
    6d10:	01005e0e 	bge	zero,r4,6e8c <__adddf3+0x3bc>
    6d14:	10002b26 	beq	r2,zero,6dc4 <__adddf3+0x2f4>
    6d18:	0081ffc4 	movi	r2,2047
    6d1c:	80bf8b26 	beq	r16,r2,6b4c <__alt_data_end+0xf0006b4c>
    6d20:	4a402034 	orhi	r9,r9,128
    6d24:	00800e04 	movi	r2,56
    6d28:	1100a40e 	bge	r2,r4,6fbc <__adddf3+0x4ec>
    6d2c:	498cb03a 	or	r6,r9,r6
    6d30:	300ac03a 	cmpne	r5,r6,zero
    6d34:	0013883a 	mov	r9,zero
    6d38:	2c4b883a 	add	r5,r5,r17
    6d3c:	2c63803a 	cmpltu	r17,r5,r17
    6d40:	4a11883a 	add	r8,r9,r8
    6d44:	8a11883a 	add	r8,r17,r8
    6d48:	2823883a 	mov	r17,r5
    6d4c:	4080202c 	andhi	r2,r8,128
    6d50:	103fe026 	beq	r2,zero,6cd4 <__alt_data_end+0xf0006cd4>
    6d54:	84000044 	addi	r16,r16,1
    6d58:	0081ffc4 	movi	r2,2047
    6d5c:	8080d226 	beq	r16,r2,70a8 <__adddf3+0x5d8>
    6d60:	00bfe034 	movhi	r2,65408
    6d64:	10bfffc4 	addi	r2,r2,-1
    6d68:	4090703a 	and	r8,r8,r2
    6d6c:	880ad07a 	srli	r5,r17,1
    6d70:	400897fa 	slli	r4,r8,31
    6d74:	88c0004c 	andi	r3,r17,1
    6d78:	28e2b03a 	or	r17,r5,r3
    6d7c:	4010d07a 	srli	r8,r8,1
    6d80:	2462b03a 	or	r17,r4,r17
    6d84:	003f7106 	br	6b4c <__alt_data_end+0xf0006b4c>
    6d88:	4088b03a 	or	r4,r8,r2
    6d8c:	20014526 	beq	r4,zero,72a4 <__adddf3+0x7d4>
    6d90:	01000434 	movhi	r4,16
    6d94:	42000234 	orhi	r8,r8,8
    6d98:	213fffc4 	addi	r4,r4,-1
    6d9c:	4110703a 	and	r8,r8,r4
    6da0:	003f8206 	br	6bac <__alt_data_end+0xf0006bac>
    6da4:	18ffffc4 	addi	r3,r3,-1
    6da8:	1800491e 	bne	r3,zero,6ed0 <__adddf3+0x400>
    6dac:	898bc83a 	sub	r5,r17,r6
    6db0:	8963803a 	cmpltu	r17,r17,r5
    6db4:	4251c83a 	sub	r8,r8,r9
    6db8:	4451c83a 	sub	r8,r8,r17
    6dbc:	2823883a 	mov	r17,r5
    6dc0:	003f9f06 	br	6c40 <__alt_data_end+0xf0006c40>
    6dc4:	4984b03a 	or	r2,r9,r6
    6dc8:	103f6026 	beq	r2,zero,6b4c <__alt_data_end+0xf0006b4c>
    6dcc:	213fffc4 	addi	r4,r4,-1
    6dd0:	2000931e 	bne	r4,zero,7020 <__adddf3+0x550>
    6dd4:	898d883a 	add	r6,r17,r6
    6dd8:	3463803a 	cmpltu	r17,r6,r17
    6ddc:	4251883a 	add	r8,r8,r9
    6de0:	8a11883a 	add	r8,r17,r8
    6de4:	3023883a 	mov	r17,r6
    6de8:	003fd806 	br	6d4c <__alt_data_end+0xf0006d4c>
    6dec:	1800541e 	bne	r3,zero,6f40 <__adddf3+0x470>
    6df0:	80800044 	addi	r2,r16,1
    6df4:	1081ffcc 	andi	r2,r2,2047
    6df8:	00c00044 	movi	r3,1
    6dfc:	1880a00e 	bge	r3,r2,7080 <__adddf3+0x5b0>
    6e00:	8989c83a 	sub	r4,r17,r6
    6e04:	8905803a 	cmpltu	r2,r17,r4
    6e08:	4267c83a 	sub	r19,r8,r9
    6e0c:	98a7c83a 	sub	r19,r19,r2
    6e10:	9880202c 	andhi	r2,r19,128
    6e14:	10006326 	beq	r2,zero,6fa4 <__adddf3+0x4d4>
    6e18:	3463c83a 	sub	r17,r6,r17
    6e1c:	4a07c83a 	sub	r3,r9,r8
    6e20:	344d803a 	cmpltu	r6,r6,r17
    6e24:	19a7c83a 	sub	r19,r3,r6
    6e28:	3825883a 	mov	r18,r7
    6e2c:	983f8a1e 	bne	r19,zero,6c58 <__alt_data_end+0xf0006c58>
    6e30:	8809883a 	mov	r4,r17
    6e34:	00090580 	call	9058 <__clzsi2>
    6e38:	10800804 	addi	r2,r2,32
    6e3c:	10fffe04 	addi	r3,r2,-8
    6e40:	010007c4 	movi	r4,31
    6e44:	20ff890e 	bge	r4,r3,6c6c <__alt_data_end+0xf0006c6c>
    6e48:	10bff604 	addi	r2,r2,-40
    6e4c:	8884983a 	sll	r2,r17,r2
    6e50:	0023883a 	mov	r17,zero
    6e54:	1c3f8c0e 	bge	r3,r16,6c88 <__alt_data_end+0xf0006c88>
    6e58:	023fe034 	movhi	r8,65408
    6e5c:	423fffc4 	addi	r8,r8,-1
    6e60:	80e1c83a 	sub	r16,r16,r3
    6e64:	1210703a 	and	r8,r2,r8
    6e68:	003f3806 	br	6b4c <__alt_data_end+0xf0006b4c>
    6e6c:	9007883a 	mov	r3,r18
    6e70:	0011883a 	mov	r8,zero
    6e74:	0005883a 	mov	r2,zero
    6e78:	003f4c06 	br	6bac <__alt_data_end+0xf0006bac>
    6e7c:	498cb03a 	or	r6,r9,r6
    6e80:	300cc03a 	cmpne	r6,r6,zero
    6e84:	0007883a 	mov	r3,zero
    6e88:	003f6806 	br	6c2c <__alt_data_end+0xf0006c2c>
    6e8c:	20009c1e 	bne	r4,zero,7100 <__adddf3+0x630>
    6e90:	80800044 	addi	r2,r16,1
    6e94:	1141ffcc 	andi	r5,r2,2047
    6e98:	01000044 	movi	r4,1
    6e9c:	2140670e 	bge	r4,r5,703c <__adddf3+0x56c>
    6ea0:	0101ffc4 	movi	r4,2047
    6ea4:	11007f26 	beq	r2,r4,70a4 <__adddf3+0x5d4>
    6ea8:	898d883a 	add	r6,r17,r6
    6eac:	4247883a 	add	r3,r8,r9
    6eb0:	3451803a 	cmpltu	r8,r6,r17
    6eb4:	40d1883a 	add	r8,r8,r3
    6eb8:	402297fa 	slli	r17,r8,31
    6ebc:	300cd07a 	srli	r6,r6,1
    6ec0:	4010d07a 	srli	r8,r8,1
    6ec4:	1021883a 	mov	r16,r2
    6ec8:	89a2b03a 	or	r17,r17,r6
    6ecc:	003f1f06 	br	6b4c <__alt_data_end+0xf0006b4c>
    6ed0:	0081ffc4 	movi	r2,2047
    6ed4:	80bf481e 	bne	r16,r2,6bf8 <__alt_data_end+0xf0006bf8>
    6ed8:	003f1c06 	br	6b4c <__alt_data_end+0xf0006b4c>
    6edc:	843ff844 	addi	r16,r16,-31
    6ee0:	01000804 	movi	r4,32
    6ee4:	1406d83a 	srl	r3,r2,r16
    6ee8:	41005026 	beq	r8,r4,702c <__adddf3+0x55c>
    6eec:	01001004 	movi	r4,64
    6ef0:	2211c83a 	sub	r8,r4,r8
    6ef4:	1204983a 	sll	r2,r2,r8
    6ef8:	88a2b03a 	or	r17,r17,r2
    6efc:	8822c03a 	cmpne	r17,r17,zero
    6f00:	1c62b03a 	or	r17,r3,r17
    6f04:	0011883a 	mov	r8,zero
    6f08:	0021883a 	mov	r16,zero
    6f0c:	003f7106 	br	6cd4 <__alt_data_end+0xf0006cd4>
    6f10:	193ff804 	addi	r4,r3,-32
    6f14:	00800804 	movi	r2,32
    6f18:	4908d83a 	srl	r4,r9,r4
    6f1c:	18804526 	beq	r3,r2,7034 <__adddf3+0x564>
    6f20:	00801004 	movi	r2,64
    6f24:	10c5c83a 	sub	r2,r2,r3
    6f28:	4886983a 	sll	r3,r9,r2
    6f2c:	198cb03a 	or	r6,r3,r6
    6f30:	300cc03a 	cmpne	r6,r6,zero
    6f34:	218cb03a 	or	r6,r4,r6
    6f38:	0007883a 	mov	r3,zero
    6f3c:	003f3b06 	br	6c2c <__alt_data_end+0xf0006c2c>
    6f40:	80002a26 	beq	r16,zero,6fec <__adddf3+0x51c>
    6f44:	0101ffc4 	movi	r4,2047
    6f48:	11006826 	beq	r2,r4,70ec <__adddf3+0x61c>
    6f4c:	00c7c83a 	sub	r3,zero,r3
    6f50:	42002034 	orhi	r8,r8,128
    6f54:	01000e04 	movi	r4,56
    6f58:	20c07c16 	blt	r4,r3,714c <__adddf3+0x67c>
    6f5c:	010007c4 	movi	r4,31
    6f60:	20c0da16 	blt	r4,r3,72cc <__adddf3+0x7fc>
    6f64:	01000804 	movi	r4,32
    6f68:	20c9c83a 	sub	r4,r4,r3
    6f6c:	4114983a 	sll	r10,r8,r4
    6f70:	88cad83a 	srl	r5,r17,r3
    6f74:	8908983a 	sll	r4,r17,r4
    6f78:	40c6d83a 	srl	r3,r8,r3
    6f7c:	5162b03a 	or	r17,r10,r5
    6f80:	2008c03a 	cmpne	r4,r4,zero
    6f84:	8922b03a 	or	r17,r17,r4
    6f88:	3463c83a 	sub	r17,r6,r17
    6f8c:	48c7c83a 	sub	r3,r9,r3
    6f90:	344d803a 	cmpltu	r6,r6,r17
    6f94:	1991c83a 	sub	r8,r3,r6
    6f98:	1021883a 	mov	r16,r2
    6f9c:	3825883a 	mov	r18,r7
    6fa0:	003f2706 	br	6c40 <__alt_data_end+0xf0006c40>
    6fa4:	24d0b03a 	or	r8,r4,r19
    6fa8:	40001b1e 	bne	r8,zero,7018 <__adddf3+0x548>
    6fac:	0005883a 	mov	r2,zero
    6fb0:	0007883a 	mov	r3,zero
    6fb4:	0021883a 	mov	r16,zero
    6fb8:	003f4d06 	br	6cf0 <__alt_data_end+0xf0006cf0>
    6fbc:	008007c4 	movi	r2,31
    6fc0:	11003c16 	blt	r2,r4,70b4 <__adddf3+0x5e4>
    6fc4:	00800804 	movi	r2,32
    6fc8:	1105c83a 	sub	r2,r2,r4
    6fcc:	488e983a 	sll	r7,r9,r2
    6fd0:	310ad83a 	srl	r5,r6,r4
    6fd4:	3084983a 	sll	r2,r6,r2
    6fd8:	4912d83a 	srl	r9,r9,r4
    6fdc:	394ab03a 	or	r5,r7,r5
    6fe0:	1004c03a 	cmpne	r2,r2,zero
    6fe4:	288ab03a 	or	r5,r5,r2
    6fe8:	003f5306 	br	6d38 <__alt_data_end+0xf0006d38>
    6fec:	4448b03a 	or	r4,r8,r17
    6ff0:	20003e26 	beq	r4,zero,70ec <__adddf3+0x61c>
    6ff4:	00c6303a 	nor	r3,zero,r3
    6ff8:	18003a1e 	bne	r3,zero,70e4 <__adddf3+0x614>
    6ffc:	3463c83a 	sub	r17,r6,r17
    7000:	4a07c83a 	sub	r3,r9,r8
    7004:	344d803a 	cmpltu	r6,r6,r17
    7008:	1991c83a 	sub	r8,r3,r6
    700c:	1021883a 	mov	r16,r2
    7010:	3825883a 	mov	r18,r7
    7014:	003f0a06 	br	6c40 <__alt_data_end+0xf0006c40>
    7018:	2023883a 	mov	r17,r4
    701c:	003f0d06 	br	6c54 <__alt_data_end+0xf0006c54>
    7020:	0081ffc4 	movi	r2,2047
    7024:	80bf3f1e 	bne	r16,r2,6d24 <__alt_data_end+0xf0006d24>
    7028:	003ec806 	br	6b4c <__alt_data_end+0xf0006b4c>
    702c:	0005883a 	mov	r2,zero
    7030:	003fb106 	br	6ef8 <__alt_data_end+0xf0006ef8>
    7034:	0007883a 	mov	r3,zero
    7038:	003fbc06 	br	6f2c <__alt_data_end+0xf0006f2c>
    703c:	4444b03a 	or	r2,r8,r17
    7040:	8000871e 	bne	r16,zero,7260 <__adddf3+0x790>
    7044:	1000ba26 	beq	r2,zero,7330 <__adddf3+0x860>
    7048:	4984b03a 	or	r2,r9,r6
    704c:	103ebf26 	beq	r2,zero,6b4c <__alt_data_end+0xf0006b4c>
    7050:	8985883a 	add	r2,r17,r6
    7054:	4247883a 	add	r3,r8,r9
    7058:	1451803a 	cmpltu	r8,r2,r17
    705c:	40d1883a 	add	r8,r8,r3
    7060:	40c0202c 	andhi	r3,r8,128
    7064:	1023883a 	mov	r17,r2
    7068:	183f1a26 	beq	r3,zero,6cd4 <__alt_data_end+0xf0006cd4>
    706c:	00bfe034 	movhi	r2,65408
    7070:	10bfffc4 	addi	r2,r2,-1
    7074:	2021883a 	mov	r16,r4
    7078:	4090703a 	and	r8,r8,r2
    707c:	003eb306 	br	6b4c <__alt_data_end+0xf0006b4c>
    7080:	4444b03a 	or	r2,r8,r17
    7084:	8000291e 	bne	r16,zero,712c <__adddf3+0x65c>
    7088:	10004b1e 	bne	r2,zero,71b8 <__adddf3+0x6e8>
    708c:	4990b03a 	or	r8,r9,r6
    7090:	40008b26 	beq	r8,zero,72c0 <__adddf3+0x7f0>
    7094:	4811883a 	mov	r8,r9
    7098:	3023883a 	mov	r17,r6
    709c:	3825883a 	mov	r18,r7
    70a0:	003eaa06 	br	6b4c <__alt_data_end+0xf0006b4c>
    70a4:	1021883a 	mov	r16,r2
    70a8:	0011883a 	mov	r8,zero
    70ac:	0005883a 	mov	r2,zero
    70b0:	003f0f06 	br	6cf0 <__alt_data_end+0xf0006cf0>
    70b4:	217ff804 	addi	r5,r4,-32
    70b8:	00800804 	movi	r2,32
    70bc:	494ad83a 	srl	r5,r9,r5
    70c0:	20807d26 	beq	r4,r2,72b8 <__adddf3+0x7e8>
    70c4:	00801004 	movi	r2,64
    70c8:	1109c83a 	sub	r4,r2,r4
    70cc:	4912983a 	sll	r9,r9,r4
    70d0:	498cb03a 	or	r6,r9,r6
    70d4:	300cc03a 	cmpne	r6,r6,zero
    70d8:	298ab03a 	or	r5,r5,r6
    70dc:	0013883a 	mov	r9,zero
    70e0:	003f1506 	br	6d38 <__alt_data_end+0xf0006d38>
    70e4:	0101ffc4 	movi	r4,2047
    70e8:	113f9a1e 	bne	r2,r4,6f54 <__alt_data_end+0xf0006f54>
    70ec:	4811883a 	mov	r8,r9
    70f0:	3023883a 	mov	r17,r6
    70f4:	1021883a 	mov	r16,r2
    70f8:	3825883a 	mov	r18,r7
    70fc:	003e9306 	br	6b4c <__alt_data_end+0xf0006b4c>
    7100:	8000161e 	bne	r16,zero,715c <__adddf3+0x68c>
    7104:	444ab03a 	or	r5,r8,r17
    7108:	28005126 	beq	r5,zero,7250 <__adddf3+0x780>
    710c:	0108303a 	nor	r4,zero,r4
    7110:	20004d1e 	bne	r4,zero,7248 <__adddf3+0x778>
    7114:	89a3883a 	add	r17,r17,r6
    7118:	4253883a 	add	r9,r8,r9
    711c:	898d803a 	cmpltu	r6,r17,r6
    7120:	3251883a 	add	r8,r6,r9
    7124:	1021883a 	mov	r16,r2
    7128:	003f0806 	br	6d4c <__alt_data_end+0xf0006d4c>
    712c:	1000301e 	bne	r2,zero,71f0 <__adddf3+0x720>
    7130:	4984b03a 	or	r2,r9,r6
    7134:	10007126 	beq	r2,zero,72fc <__adddf3+0x82c>
    7138:	4811883a 	mov	r8,r9
    713c:	3023883a 	mov	r17,r6
    7140:	3825883a 	mov	r18,r7
    7144:	0401ffc4 	movi	r16,2047
    7148:	003e8006 	br	6b4c <__alt_data_end+0xf0006b4c>
    714c:	4462b03a 	or	r17,r8,r17
    7150:	8822c03a 	cmpne	r17,r17,zero
    7154:	0007883a 	mov	r3,zero
    7158:	003f8b06 	br	6f88 <__alt_data_end+0xf0006f88>
    715c:	0141ffc4 	movi	r5,2047
    7160:	11403b26 	beq	r2,r5,7250 <__adddf3+0x780>
    7164:	0109c83a 	sub	r4,zero,r4
    7168:	42002034 	orhi	r8,r8,128
    716c:	01400e04 	movi	r5,56
    7170:	29006716 	blt	r5,r4,7310 <__adddf3+0x840>
    7174:	014007c4 	movi	r5,31
    7178:	29007016 	blt	r5,r4,733c <__adddf3+0x86c>
    717c:	01400804 	movi	r5,32
    7180:	290bc83a 	sub	r5,r5,r4
    7184:	4154983a 	sll	r10,r8,r5
    7188:	890ed83a 	srl	r7,r17,r4
    718c:	894a983a 	sll	r5,r17,r5
    7190:	4108d83a 	srl	r4,r8,r4
    7194:	51e2b03a 	or	r17,r10,r7
    7198:	280ac03a 	cmpne	r5,r5,zero
    719c:	8962b03a 	or	r17,r17,r5
    71a0:	89a3883a 	add	r17,r17,r6
    71a4:	2253883a 	add	r9,r4,r9
    71a8:	898d803a 	cmpltu	r6,r17,r6
    71ac:	3251883a 	add	r8,r6,r9
    71b0:	1021883a 	mov	r16,r2
    71b4:	003ee506 	br	6d4c <__alt_data_end+0xf0006d4c>
    71b8:	4984b03a 	or	r2,r9,r6
    71bc:	103e6326 	beq	r2,zero,6b4c <__alt_data_end+0xf0006b4c>
    71c0:	8987c83a 	sub	r3,r17,r6
    71c4:	88c9803a 	cmpltu	r4,r17,r3
    71c8:	4245c83a 	sub	r2,r8,r9
    71cc:	1105c83a 	sub	r2,r2,r4
    71d0:	1100202c 	andhi	r4,r2,128
    71d4:	203ebb26 	beq	r4,zero,6cc4 <__alt_data_end+0xf0006cc4>
    71d8:	3463c83a 	sub	r17,r6,r17
    71dc:	4a07c83a 	sub	r3,r9,r8
    71e0:	344d803a 	cmpltu	r6,r6,r17
    71e4:	1991c83a 	sub	r8,r3,r6
    71e8:	3825883a 	mov	r18,r7
    71ec:	003e5706 	br	6b4c <__alt_data_end+0xf0006b4c>
    71f0:	4984b03a 	or	r2,r9,r6
    71f4:	10002e26 	beq	r2,zero,72b0 <__adddf3+0x7e0>
    71f8:	4004d0fa 	srli	r2,r8,3
    71fc:	8822d0fa 	srli	r17,r17,3
    7200:	4010977a 	slli	r8,r8,29
    7204:	10c0022c 	andhi	r3,r2,8
    7208:	4462b03a 	or	r17,r8,r17
    720c:	18000826 	beq	r3,zero,7230 <__adddf3+0x760>
    7210:	4808d0fa 	srli	r4,r9,3
    7214:	20c0022c 	andhi	r3,r4,8
    7218:	1800051e 	bne	r3,zero,7230 <__adddf3+0x760>
    721c:	300cd0fa 	srli	r6,r6,3
    7220:	4806977a 	slli	r3,r9,29
    7224:	2005883a 	mov	r2,r4
    7228:	3825883a 	mov	r18,r7
    722c:	19a2b03a 	or	r17,r3,r6
    7230:	8810d77a 	srli	r8,r17,29
    7234:	100490fa 	slli	r2,r2,3
    7238:	882290fa 	slli	r17,r17,3
    723c:	0401ffc4 	movi	r16,2047
    7240:	4090b03a 	or	r8,r8,r2
    7244:	003e4106 	br	6b4c <__alt_data_end+0xf0006b4c>
    7248:	0141ffc4 	movi	r5,2047
    724c:	117fc71e 	bne	r2,r5,716c <__alt_data_end+0xf000716c>
    7250:	4811883a 	mov	r8,r9
    7254:	3023883a 	mov	r17,r6
    7258:	1021883a 	mov	r16,r2
    725c:	003e3b06 	br	6b4c <__alt_data_end+0xf0006b4c>
    7260:	10002f26 	beq	r2,zero,7320 <__adddf3+0x850>
    7264:	4984b03a 	or	r2,r9,r6
    7268:	10001126 	beq	r2,zero,72b0 <__adddf3+0x7e0>
    726c:	4004d0fa 	srli	r2,r8,3
    7270:	8822d0fa 	srli	r17,r17,3
    7274:	4010977a 	slli	r8,r8,29
    7278:	10c0022c 	andhi	r3,r2,8
    727c:	4462b03a 	or	r17,r8,r17
    7280:	183feb26 	beq	r3,zero,7230 <__alt_data_end+0xf0007230>
    7284:	4808d0fa 	srli	r4,r9,3
    7288:	20c0022c 	andhi	r3,r4,8
    728c:	183fe81e 	bne	r3,zero,7230 <__alt_data_end+0xf0007230>
    7290:	300cd0fa 	srli	r6,r6,3
    7294:	4806977a 	slli	r3,r9,29
    7298:	2005883a 	mov	r2,r4
    729c:	19a2b03a 	or	r17,r3,r6
    72a0:	003fe306 	br	7230 <__alt_data_end+0xf0007230>
    72a4:	0011883a 	mov	r8,zero
    72a8:	0005883a 	mov	r2,zero
    72ac:	003e3f06 	br	6bac <__alt_data_end+0xf0006bac>
    72b0:	0401ffc4 	movi	r16,2047
    72b4:	003e2506 	br	6b4c <__alt_data_end+0xf0006b4c>
    72b8:	0013883a 	mov	r9,zero
    72bc:	003f8406 	br	70d0 <__alt_data_end+0xf00070d0>
    72c0:	0005883a 	mov	r2,zero
    72c4:	0007883a 	mov	r3,zero
    72c8:	003e8906 	br	6cf0 <__alt_data_end+0xf0006cf0>
    72cc:	197ff804 	addi	r5,r3,-32
    72d0:	01000804 	movi	r4,32
    72d4:	414ad83a 	srl	r5,r8,r5
    72d8:	19002426 	beq	r3,r4,736c <__adddf3+0x89c>
    72dc:	01001004 	movi	r4,64
    72e0:	20c7c83a 	sub	r3,r4,r3
    72e4:	40c6983a 	sll	r3,r8,r3
    72e8:	1c46b03a 	or	r3,r3,r17
    72ec:	1806c03a 	cmpne	r3,r3,zero
    72f0:	28e2b03a 	or	r17,r5,r3
    72f4:	0007883a 	mov	r3,zero
    72f8:	003f2306 	br	6f88 <__alt_data_end+0xf0006f88>
    72fc:	0007883a 	mov	r3,zero
    7300:	5811883a 	mov	r8,r11
    7304:	00bfffc4 	movi	r2,-1
    7308:	0401ffc4 	movi	r16,2047
    730c:	003e7806 	br	6cf0 <__alt_data_end+0xf0006cf0>
    7310:	4462b03a 	or	r17,r8,r17
    7314:	8822c03a 	cmpne	r17,r17,zero
    7318:	0009883a 	mov	r4,zero
    731c:	003fa006 	br	71a0 <__alt_data_end+0xf00071a0>
    7320:	4811883a 	mov	r8,r9
    7324:	3023883a 	mov	r17,r6
    7328:	0401ffc4 	movi	r16,2047
    732c:	003e0706 	br	6b4c <__alt_data_end+0xf0006b4c>
    7330:	4811883a 	mov	r8,r9
    7334:	3023883a 	mov	r17,r6
    7338:	003e0406 	br	6b4c <__alt_data_end+0xf0006b4c>
    733c:	21fff804 	addi	r7,r4,-32
    7340:	01400804 	movi	r5,32
    7344:	41ced83a 	srl	r7,r8,r7
    7348:	21400a26 	beq	r4,r5,7374 <__adddf3+0x8a4>
    734c:	01401004 	movi	r5,64
    7350:	2909c83a 	sub	r4,r5,r4
    7354:	4108983a 	sll	r4,r8,r4
    7358:	2448b03a 	or	r4,r4,r17
    735c:	2008c03a 	cmpne	r4,r4,zero
    7360:	3922b03a 	or	r17,r7,r4
    7364:	0009883a 	mov	r4,zero
    7368:	003f8d06 	br	71a0 <__alt_data_end+0xf00071a0>
    736c:	0007883a 	mov	r3,zero
    7370:	003fdd06 	br	72e8 <__alt_data_end+0xf00072e8>
    7374:	0009883a 	mov	r4,zero
    7378:	003ff706 	br	7358 <__alt_data_end+0xf0007358>

0000737c <__divdf3>:
    737c:	defff204 	addi	sp,sp,-56
    7380:	dd400915 	stw	r21,36(sp)
    7384:	282ad53a 	srli	r21,r5,20
    7388:	dd000815 	stw	r20,32(sp)
    738c:	2828d7fa 	srli	r20,r5,31
    7390:	dc000415 	stw	r16,16(sp)
    7394:	04000434 	movhi	r16,16
    7398:	df000c15 	stw	fp,48(sp)
    739c:	843fffc4 	addi	r16,r16,-1
    73a0:	dfc00d15 	stw	ra,52(sp)
    73a4:	ddc00b15 	stw	r23,44(sp)
    73a8:	dd800a15 	stw	r22,40(sp)
    73ac:	dcc00715 	stw	r19,28(sp)
    73b0:	dc800615 	stw	r18,24(sp)
    73b4:	dc400515 	stw	r17,20(sp)
    73b8:	ad41ffcc 	andi	r21,r21,2047
    73bc:	2c20703a 	and	r16,r5,r16
    73c0:	a7003fcc 	andi	fp,r20,255
    73c4:	a8006126 	beq	r21,zero,754c <__divdf3+0x1d0>
    73c8:	0081ffc4 	movi	r2,2047
    73cc:	2025883a 	mov	r18,r4
    73d0:	a8803726 	beq	r21,r2,74b0 <__divdf3+0x134>
    73d4:	80800434 	orhi	r2,r16,16
    73d8:	100490fa 	slli	r2,r2,3
    73dc:	2020d77a 	srli	r16,r4,29
    73e0:	202490fa 	slli	r18,r4,3
    73e4:	ad7f0044 	addi	r21,r21,-1023
    73e8:	80a0b03a 	or	r16,r16,r2
    73ec:	0027883a 	mov	r19,zero
    73f0:	0013883a 	mov	r9,zero
    73f4:	3804d53a 	srli	r2,r7,20
    73f8:	382cd7fa 	srli	r22,r7,31
    73fc:	04400434 	movhi	r17,16
    7400:	8c7fffc4 	addi	r17,r17,-1
    7404:	1081ffcc 	andi	r2,r2,2047
    7408:	3011883a 	mov	r8,r6
    740c:	3c62703a 	and	r17,r7,r17
    7410:	b5c03fcc 	andi	r23,r22,255
    7414:	10006c26 	beq	r2,zero,75c8 <__divdf3+0x24c>
    7418:	00c1ffc4 	movi	r3,2047
    741c:	10c06426 	beq	r2,r3,75b0 <__divdf3+0x234>
    7420:	88c00434 	orhi	r3,r17,16
    7424:	180690fa 	slli	r3,r3,3
    7428:	3022d77a 	srli	r17,r6,29
    742c:	301090fa 	slli	r8,r6,3
    7430:	10bf0044 	addi	r2,r2,-1023
    7434:	88e2b03a 	or	r17,r17,r3
    7438:	000f883a 	mov	r7,zero
    743c:	a58cf03a 	xor	r6,r20,r22
    7440:	3cc8b03a 	or	r4,r7,r19
    7444:	a8abc83a 	sub	r21,r21,r2
    7448:	008003c4 	movi	r2,15
    744c:	3007883a 	mov	r3,r6
    7450:	34c03fcc 	andi	r19,r6,255
    7454:	11009036 	bltu	r2,r4,7698 <__divdf3+0x31c>
    7458:	200890ba 	slli	r4,r4,2
    745c:	00800034 	movhi	r2,0
    7460:	109d1c04 	addi	r2,r2,29808
    7464:	2089883a 	add	r4,r4,r2
    7468:	20800017 	ldw	r2,0(r4)
    746c:	1000683a 	jmp	r2
    7470:	00007698 	cmpnei	zero,zero,474
    7474:	000074e8 	cmpgeui	zero,zero,467
    7478:	00007688 	cmpgei	zero,zero,474
    747c:	000074dc 	xori	zero,zero,467
    7480:	00007688 	cmpgei	zero,zero,474
    7484:	0000765c 	xori	zero,zero,473
    7488:	00007688 	cmpgei	zero,zero,474
    748c:	000074dc 	xori	zero,zero,467
    7490:	000074e8 	cmpgeui	zero,zero,467
    7494:	000074e8 	cmpgeui	zero,zero,467
    7498:	0000765c 	xori	zero,zero,473
    749c:	000074dc 	xori	zero,zero,467
    74a0:	000074cc 	andi	zero,zero,467
    74a4:	000074cc 	andi	zero,zero,467
    74a8:	000074cc 	andi	zero,zero,467
    74ac:	0000797c 	xorhi	zero,zero,485
    74b0:	2404b03a 	or	r2,r4,r16
    74b4:	1000661e 	bne	r2,zero,7650 <__divdf3+0x2d4>
    74b8:	04c00204 	movi	r19,8
    74bc:	0021883a 	mov	r16,zero
    74c0:	0025883a 	mov	r18,zero
    74c4:	02400084 	movi	r9,2
    74c8:	003fca06 	br	73f4 <__alt_data_end+0xf00073f4>
    74cc:	8023883a 	mov	r17,r16
    74d0:	9011883a 	mov	r8,r18
    74d4:	e02f883a 	mov	r23,fp
    74d8:	480f883a 	mov	r7,r9
    74dc:	00800084 	movi	r2,2
    74e0:	3881311e 	bne	r7,r2,79a8 <__divdf3+0x62c>
    74e4:	b827883a 	mov	r19,r23
    74e8:	98c0004c 	andi	r3,r19,1
    74ec:	0081ffc4 	movi	r2,2047
    74f0:	000b883a 	mov	r5,zero
    74f4:	0025883a 	mov	r18,zero
    74f8:	1004953a 	slli	r2,r2,20
    74fc:	18c03fcc 	andi	r3,r3,255
    7500:	04400434 	movhi	r17,16
    7504:	8c7fffc4 	addi	r17,r17,-1
    7508:	180697fa 	slli	r3,r3,31
    750c:	2c4a703a 	and	r5,r5,r17
    7510:	288ab03a 	or	r5,r5,r2
    7514:	28c6b03a 	or	r3,r5,r3
    7518:	9005883a 	mov	r2,r18
    751c:	dfc00d17 	ldw	ra,52(sp)
    7520:	df000c17 	ldw	fp,48(sp)
    7524:	ddc00b17 	ldw	r23,44(sp)
    7528:	dd800a17 	ldw	r22,40(sp)
    752c:	dd400917 	ldw	r21,36(sp)
    7530:	dd000817 	ldw	r20,32(sp)
    7534:	dcc00717 	ldw	r19,28(sp)
    7538:	dc800617 	ldw	r18,24(sp)
    753c:	dc400517 	ldw	r17,20(sp)
    7540:	dc000417 	ldw	r16,16(sp)
    7544:	dec00e04 	addi	sp,sp,56
    7548:	f800283a 	ret
    754c:	2404b03a 	or	r2,r4,r16
    7550:	2027883a 	mov	r19,r4
    7554:	10003926 	beq	r2,zero,763c <__divdf3+0x2c0>
    7558:	80012e26 	beq	r16,zero,7a14 <__divdf3+0x698>
    755c:	8009883a 	mov	r4,r16
    7560:	d9800315 	stw	r6,12(sp)
    7564:	d9c00215 	stw	r7,8(sp)
    7568:	00090580 	call	9058 <__clzsi2>
    756c:	d9800317 	ldw	r6,12(sp)
    7570:	d9c00217 	ldw	r7,8(sp)
    7574:	113ffd44 	addi	r4,r2,-11
    7578:	00c00704 	movi	r3,28
    757c:	19012116 	blt	r3,r4,7a04 <__divdf3+0x688>
    7580:	00c00744 	movi	r3,29
    7584:	147ffe04 	addi	r17,r2,-8
    7588:	1907c83a 	sub	r3,r3,r4
    758c:	8460983a 	sll	r16,r16,r17
    7590:	98c6d83a 	srl	r3,r19,r3
    7594:	9c64983a 	sll	r18,r19,r17
    7598:	1c20b03a 	or	r16,r3,r16
    759c:	1080fcc4 	addi	r2,r2,1011
    75a0:	00abc83a 	sub	r21,zero,r2
    75a4:	0027883a 	mov	r19,zero
    75a8:	0013883a 	mov	r9,zero
    75ac:	003f9106 	br	73f4 <__alt_data_end+0xf00073f4>
    75b0:	3446b03a 	or	r3,r6,r17
    75b4:	18001f1e 	bne	r3,zero,7634 <__divdf3+0x2b8>
    75b8:	0023883a 	mov	r17,zero
    75bc:	0011883a 	mov	r8,zero
    75c0:	01c00084 	movi	r7,2
    75c4:	003f9d06 	br	743c <__alt_data_end+0xf000743c>
    75c8:	3446b03a 	or	r3,r6,r17
    75cc:	18001526 	beq	r3,zero,7624 <__divdf3+0x2a8>
    75d0:	88011b26 	beq	r17,zero,7a40 <__divdf3+0x6c4>
    75d4:	8809883a 	mov	r4,r17
    75d8:	d9800315 	stw	r6,12(sp)
    75dc:	da400115 	stw	r9,4(sp)
    75e0:	00090580 	call	9058 <__clzsi2>
    75e4:	d9800317 	ldw	r6,12(sp)
    75e8:	da400117 	ldw	r9,4(sp)
    75ec:	113ffd44 	addi	r4,r2,-11
    75f0:	00c00704 	movi	r3,28
    75f4:	19010e16 	blt	r3,r4,7a30 <__divdf3+0x6b4>
    75f8:	00c00744 	movi	r3,29
    75fc:	123ffe04 	addi	r8,r2,-8
    7600:	1907c83a 	sub	r3,r3,r4
    7604:	8a22983a 	sll	r17,r17,r8
    7608:	30c6d83a 	srl	r3,r6,r3
    760c:	3210983a 	sll	r8,r6,r8
    7610:	1c62b03a 	or	r17,r3,r17
    7614:	1080fcc4 	addi	r2,r2,1011
    7618:	0085c83a 	sub	r2,zero,r2
    761c:	000f883a 	mov	r7,zero
    7620:	003f8606 	br	743c <__alt_data_end+0xf000743c>
    7624:	0023883a 	mov	r17,zero
    7628:	0011883a 	mov	r8,zero
    762c:	01c00044 	movi	r7,1
    7630:	003f8206 	br	743c <__alt_data_end+0xf000743c>
    7634:	01c000c4 	movi	r7,3
    7638:	003f8006 	br	743c <__alt_data_end+0xf000743c>
    763c:	04c00104 	movi	r19,4
    7640:	0021883a 	mov	r16,zero
    7644:	0025883a 	mov	r18,zero
    7648:	02400044 	movi	r9,1
    764c:	003f6906 	br	73f4 <__alt_data_end+0xf00073f4>
    7650:	04c00304 	movi	r19,12
    7654:	024000c4 	movi	r9,3
    7658:	003f6606 	br	73f4 <__alt_data_end+0xf00073f4>
    765c:	01400434 	movhi	r5,16
    7660:	0007883a 	mov	r3,zero
    7664:	297fffc4 	addi	r5,r5,-1
    7668:	04bfffc4 	movi	r18,-1
    766c:	0081ffc4 	movi	r2,2047
    7670:	003fa106 	br	74f8 <__alt_data_end+0xf00074f8>
    7674:	00c00044 	movi	r3,1
    7678:	1887c83a 	sub	r3,r3,r2
    767c:	01000e04 	movi	r4,56
    7680:	20c1210e 	bge	r4,r3,7b08 <__divdf3+0x78c>
    7684:	98c0004c 	andi	r3,r19,1
    7688:	0005883a 	mov	r2,zero
    768c:	000b883a 	mov	r5,zero
    7690:	0025883a 	mov	r18,zero
    7694:	003f9806 	br	74f8 <__alt_data_end+0xf00074f8>
    7698:	8c00fd36 	bltu	r17,r16,7a90 <__divdf3+0x714>
    769c:	8440fb26 	beq	r16,r17,7a8c <__divdf3+0x710>
    76a0:	8007883a 	mov	r3,r16
    76a4:	ad7fffc4 	addi	r21,r21,-1
    76a8:	0021883a 	mov	r16,zero
    76ac:	4004d63a 	srli	r2,r8,24
    76b0:	8822923a 	slli	r17,r17,8
    76b4:	1809883a 	mov	r4,r3
    76b8:	402c923a 	slli	r22,r8,8
    76bc:	88b8b03a 	or	fp,r17,r2
    76c0:	e028d43a 	srli	r20,fp,16
    76c4:	d8c00015 	stw	r3,0(sp)
    76c8:	e5ffffcc 	andi	r23,fp,65535
    76cc:	a00b883a 	mov	r5,r20
    76d0:	00091b40 	call	91b4 <__udivsi3>
    76d4:	d8c00017 	ldw	r3,0(sp)
    76d8:	a00b883a 	mov	r5,r20
    76dc:	d8800315 	stw	r2,12(sp)
    76e0:	1809883a 	mov	r4,r3
    76e4:	00092180 	call	9218 <__umodsi3>
    76e8:	d9800317 	ldw	r6,12(sp)
    76ec:	1006943a 	slli	r3,r2,16
    76f0:	9004d43a 	srli	r2,r18,16
    76f4:	b9a3383a 	mul	r17,r23,r6
    76f8:	10c4b03a 	or	r2,r2,r3
    76fc:	1440062e 	bgeu	r2,r17,7718 <__divdf3+0x39c>
    7700:	1705883a 	add	r2,r2,fp
    7704:	30ffffc4 	addi	r3,r6,-1
    7708:	1700ee36 	bltu	r2,fp,7ac4 <__divdf3+0x748>
    770c:	1440ed2e 	bgeu	r2,r17,7ac4 <__divdf3+0x748>
    7710:	31bfff84 	addi	r6,r6,-2
    7714:	1705883a 	add	r2,r2,fp
    7718:	1463c83a 	sub	r17,r2,r17
    771c:	a00b883a 	mov	r5,r20
    7720:	8809883a 	mov	r4,r17
    7724:	d9800315 	stw	r6,12(sp)
    7728:	00091b40 	call	91b4 <__udivsi3>
    772c:	a00b883a 	mov	r5,r20
    7730:	8809883a 	mov	r4,r17
    7734:	d8800215 	stw	r2,8(sp)
    7738:	00092180 	call	9218 <__umodsi3>
    773c:	d9c00217 	ldw	r7,8(sp)
    7740:	1004943a 	slli	r2,r2,16
    7744:	94bfffcc 	andi	r18,r18,65535
    7748:	b9d1383a 	mul	r8,r23,r7
    774c:	90a4b03a 	or	r18,r18,r2
    7750:	d9800317 	ldw	r6,12(sp)
    7754:	9200062e 	bgeu	r18,r8,7770 <__divdf3+0x3f4>
    7758:	9725883a 	add	r18,r18,fp
    775c:	38bfffc4 	addi	r2,r7,-1
    7760:	9700d636 	bltu	r18,fp,7abc <__divdf3+0x740>
    7764:	9200d52e 	bgeu	r18,r8,7abc <__divdf3+0x740>
    7768:	39ffff84 	addi	r7,r7,-2
    776c:	9725883a 	add	r18,r18,fp
    7770:	3004943a 	slli	r2,r6,16
    7774:	b012d43a 	srli	r9,r22,16
    7778:	b1bfffcc 	andi	r6,r22,65535
    777c:	11e2b03a 	or	r17,r2,r7
    7780:	8806d43a 	srli	r3,r17,16
    7784:	893fffcc 	andi	r4,r17,65535
    7788:	218b383a 	mul	r5,r4,r6
    778c:	30c5383a 	mul	r2,r6,r3
    7790:	2249383a 	mul	r4,r4,r9
    7794:	280ed43a 	srli	r7,r5,16
    7798:	9225c83a 	sub	r18,r18,r8
    779c:	2089883a 	add	r4,r4,r2
    77a0:	3909883a 	add	r4,r7,r4
    77a4:	1a47383a 	mul	r3,r3,r9
    77a8:	2080022e 	bgeu	r4,r2,77b4 <__divdf3+0x438>
    77ac:	00800074 	movhi	r2,1
    77b0:	1887883a 	add	r3,r3,r2
    77b4:	2004d43a 	srli	r2,r4,16
    77b8:	2008943a 	slli	r4,r4,16
    77bc:	297fffcc 	andi	r5,r5,65535
    77c0:	10c7883a 	add	r3,r2,r3
    77c4:	2149883a 	add	r4,r4,r5
    77c8:	90c0a536 	bltu	r18,r3,7a60 <__divdf3+0x6e4>
    77cc:	90c0bf26 	beq	r18,r3,7acc <__divdf3+0x750>
    77d0:	90c7c83a 	sub	r3,r18,r3
    77d4:	810fc83a 	sub	r7,r16,r4
    77d8:	81e5803a 	cmpltu	r18,r16,r7
    77dc:	1ca5c83a 	sub	r18,r3,r18
    77e0:	e480c126 	beq	fp,r18,7ae8 <__divdf3+0x76c>
    77e4:	a00b883a 	mov	r5,r20
    77e8:	9009883a 	mov	r4,r18
    77ec:	d9800315 	stw	r6,12(sp)
    77f0:	d9c00215 	stw	r7,8(sp)
    77f4:	da400115 	stw	r9,4(sp)
    77f8:	00091b40 	call	91b4 <__udivsi3>
    77fc:	a00b883a 	mov	r5,r20
    7800:	9009883a 	mov	r4,r18
    7804:	d8800015 	stw	r2,0(sp)
    7808:	00092180 	call	9218 <__umodsi3>
    780c:	d9c00217 	ldw	r7,8(sp)
    7810:	da000017 	ldw	r8,0(sp)
    7814:	1006943a 	slli	r3,r2,16
    7818:	3804d43a 	srli	r2,r7,16
    781c:	ba21383a 	mul	r16,r23,r8
    7820:	d9800317 	ldw	r6,12(sp)
    7824:	10c4b03a 	or	r2,r2,r3
    7828:	da400117 	ldw	r9,4(sp)
    782c:	1400062e 	bgeu	r2,r16,7848 <__divdf3+0x4cc>
    7830:	1705883a 	add	r2,r2,fp
    7834:	40ffffc4 	addi	r3,r8,-1
    7838:	1700ad36 	bltu	r2,fp,7af0 <__divdf3+0x774>
    783c:	1400ac2e 	bgeu	r2,r16,7af0 <__divdf3+0x774>
    7840:	423fff84 	addi	r8,r8,-2
    7844:	1705883a 	add	r2,r2,fp
    7848:	1421c83a 	sub	r16,r2,r16
    784c:	a00b883a 	mov	r5,r20
    7850:	8009883a 	mov	r4,r16
    7854:	d9800315 	stw	r6,12(sp)
    7858:	d9c00215 	stw	r7,8(sp)
    785c:	da000015 	stw	r8,0(sp)
    7860:	da400115 	stw	r9,4(sp)
    7864:	00091b40 	call	91b4 <__udivsi3>
    7868:	8009883a 	mov	r4,r16
    786c:	a00b883a 	mov	r5,r20
    7870:	1025883a 	mov	r18,r2
    7874:	00092180 	call	9218 <__umodsi3>
    7878:	d9c00217 	ldw	r7,8(sp)
    787c:	1004943a 	slli	r2,r2,16
    7880:	bcaf383a 	mul	r23,r23,r18
    7884:	393fffcc 	andi	r4,r7,65535
    7888:	2088b03a 	or	r4,r4,r2
    788c:	d9800317 	ldw	r6,12(sp)
    7890:	da000017 	ldw	r8,0(sp)
    7894:	da400117 	ldw	r9,4(sp)
    7898:	25c0062e 	bgeu	r4,r23,78b4 <__divdf3+0x538>
    789c:	2709883a 	add	r4,r4,fp
    78a0:	90bfffc4 	addi	r2,r18,-1
    78a4:	27009436 	bltu	r4,fp,7af8 <__divdf3+0x77c>
    78a8:	25c0932e 	bgeu	r4,r23,7af8 <__divdf3+0x77c>
    78ac:	94bfff84 	addi	r18,r18,-2
    78b0:	2709883a 	add	r4,r4,fp
    78b4:	4004943a 	slli	r2,r8,16
    78b8:	25efc83a 	sub	r23,r4,r23
    78bc:	1490b03a 	or	r8,r2,r18
    78c0:	4008d43a 	srli	r4,r8,16
    78c4:	40ffffcc 	andi	r3,r8,65535
    78c8:	30c5383a 	mul	r2,r6,r3
    78cc:	1a47383a 	mul	r3,r3,r9
    78d0:	310d383a 	mul	r6,r6,r4
    78d4:	100ad43a 	srli	r5,r2,16
    78d8:	4913383a 	mul	r9,r9,r4
    78dc:	1987883a 	add	r3,r3,r6
    78e0:	28c7883a 	add	r3,r5,r3
    78e4:	1980022e 	bgeu	r3,r6,78f0 <__divdf3+0x574>
    78e8:	01000074 	movhi	r4,1
    78ec:	4913883a 	add	r9,r9,r4
    78f0:	1808d43a 	srli	r4,r3,16
    78f4:	1806943a 	slli	r3,r3,16
    78f8:	10bfffcc 	andi	r2,r2,65535
    78fc:	2253883a 	add	r9,r4,r9
    7900:	1887883a 	add	r3,r3,r2
    7904:	ba403836 	bltu	r23,r9,79e8 <__divdf3+0x66c>
    7908:	ba403626 	beq	r23,r9,79e4 <__divdf3+0x668>
    790c:	42000054 	ori	r8,r8,1
    7910:	a880ffc4 	addi	r2,r21,1023
    7914:	00bf570e 	bge	zero,r2,7674 <__alt_data_end+0xf0007674>
    7918:	40c001cc 	andi	r3,r8,7
    791c:	18000726 	beq	r3,zero,793c <__divdf3+0x5c0>
    7920:	40c003cc 	andi	r3,r8,15
    7924:	01000104 	movi	r4,4
    7928:	19000426 	beq	r3,r4,793c <__divdf3+0x5c0>
    792c:	4107883a 	add	r3,r8,r4
    7930:	1a11803a 	cmpltu	r8,r3,r8
    7934:	8a23883a 	add	r17,r17,r8
    7938:	1811883a 	mov	r8,r3
    793c:	88c0402c 	andhi	r3,r17,256
    7940:	18000426 	beq	r3,zero,7954 <__divdf3+0x5d8>
    7944:	00ffc034 	movhi	r3,65280
    7948:	18ffffc4 	addi	r3,r3,-1
    794c:	a8810004 	addi	r2,r21,1024
    7950:	88e2703a 	and	r17,r17,r3
    7954:	00c1ff84 	movi	r3,2046
    7958:	18bee316 	blt	r3,r2,74e8 <__alt_data_end+0xf00074e8>
    795c:	8824977a 	slli	r18,r17,29
    7960:	4010d0fa 	srli	r8,r8,3
    7964:	8822927a 	slli	r17,r17,9
    7968:	1081ffcc 	andi	r2,r2,2047
    796c:	9224b03a 	or	r18,r18,r8
    7970:	880ad33a 	srli	r5,r17,12
    7974:	98c0004c 	andi	r3,r19,1
    7978:	003edf06 	br	74f8 <__alt_data_end+0xf00074f8>
    797c:	8080022c 	andhi	r2,r16,8
    7980:	10001226 	beq	r2,zero,79cc <__divdf3+0x650>
    7984:	8880022c 	andhi	r2,r17,8
    7988:	1000101e 	bne	r2,zero,79cc <__divdf3+0x650>
    798c:	00800434 	movhi	r2,16
    7990:	89400234 	orhi	r5,r17,8
    7994:	10bfffc4 	addi	r2,r2,-1
    7998:	b007883a 	mov	r3,r22
    799c:	288a703a 	and	r5,r5,r2
    79a0:	4025883a 	mov	r18,r8
    79a4:	003f3106 	br	766c <__alt_data_end+0xf000766c>
    79a8:	008000c4 	movi	r2,3
    79ac:	3880a626 	beq	r7,r2,7c48 <__divdf3+0x8cc>
    79b0:	00800044 	movi	r2,1
    79b4:	3880521e 	bne	r7,r2,7b00 <__divdf3+0x784>
    79b8:	b807883a 	mov	r3,r23
    79bc:	0005883a 	mov	r2,zero
    79c0:	000b883a 	mov	r5,zero
    79c4:	0025883a 	mov	r18,zero
    79c8:	003ecb06 	br	74f8 <__alt_data_end+0xf00074f8>
    79cc:	00800434 	movhi	r2,16
    79d0:	81400234 	orhi	r5,r16,8
    79d4:	10bfffc4 	addi	r2,r2,-1
    79d8:	a007883a 	mov	r3,r20
    79dc:	288a703a 	and	r5,r5,r2
    79e0:	003f2206 	br	766c <__alt_data_end+0xf000766c>
    79e4:	183fca26 	beq	r3,zero,7910 <__alt_data_end+0xf0007910>
    79e8:	e5ef883a 	add	r23,fp,r23
    79ec:	40bfffc4 	addi	r2,r8,-1
    79f0:	bf00392e 	bgeu	r23,fp,7ad8 <__divdf3+0x75c>
    79f4:	1011883a 	mov	r8,r2
    79f8:	ba7fc41e 	bne	r23,r9,790c <__alt_data_end+0xf000790c>
    79fc:	b0ffc31e 	bne	r22,r3,790c <__alt_data_end+0xf000790c>
    7a00:	003fc306 	br	7910 <__alt_data_end+0xf0007910>
    7a04:	143ff604 	addi	r16,r2,-40
    7a08:	9c20983a 	sll	r16,r19,r16
    7a0c:	0025883a 	mov	r18,zero
    7a10:	003ee206 	br	759c <__alt_data_end+0xf000759c>
    7a14:	d9800315 	stw	r6,12(sp)
    7a18:	d9c00215 	stw	r7,8(sp)
    7a1c:	00090580 	call	9058 <__clzsi2>
    7a20:	10800804 	addi	r2,r2,32
    7a24:	d9c00217 	ldw	r7,8(sp)
    7a28:	d9800317 	ldw	r6,12(sp)
    7a2c:	003ed106 	br	7574 <__alt_data_end+0xf0007574>
    7a30:	147ff604 	addi	r17,r2,-40
    7a34:	3462983a 	sll	r17,r6,r17
    7a38:	0011883a 	mov	r8,zero
    7a3c:	003ef506 	br	7614 <__alt_data_end+0xf0007614>
    7a40:	3009883a 	mov	r4,r6
    7a44:	d9800315 	stw	r6,12(sp)
    7a48:	da400115 	stw	r9,4(sp)
    7a4c:	00090580 	call	9058 <__clzsi2>
    7a50:	10800804 	addi	r2,r2,32
    7a54:	da400117 	ldw	r9,4(sp)
    7a58:	d9800317 	ldw	r6,12(sp)
    7a5c:	003ee306 	br	75ec <__alt_data_end+0xf00075ec>
    7a60:	85a1883a 	add	r16,r16,r22
    7a64:	8585803a 	cmpltu	r2,r16,r22
    7a68:	1705883a 	add	r2,r2,fp
    7a6c:	14a5883a 	add	r18,r2,r18
    7a70:	88bfffc4 	addi	r2,r17,-1
    7a74:	e4800c2e 	bgeu	fp,r18,7aa8 <__divdf3+0x72c>
    7a78:	90c03e36 	bltu	r18,r3,7b74 <__divdf3+0x7f8>
    7a7c:	1c806926 	beq	r3,r18,7c24 <__divdf3+0x8a8>
    7a80:	90c7c83a 	sub	r3,r18,r3
    7a84:	1023883a 	mov	r17,r2
    7a88:	003f5206 	br	77d4 <__alt_data_end+0xf00077d4>
    7a8c:	923f0436 	bltu	r18,r8,76a0 <__alt_data_end+0xf00076a0>
    7a90:	800897fa 	slli	r4,r16,31
    7a94:	9004d07a 	srli	r2,r18,1
    7a98:	8006d07a 	srli	r3,r16,1
    7a9c:	902097fa 	slli	r16,r18,31
    7aa0:	20a4b03a 	or	r18,r4,r2
    7aa4:	003f0106 	br	76ac <__alt_data_end+0xf00076ac>
    7aa8:	e4bff51e 	bne	fp,r18,7a80 <__alt_data_end+0xf0007a80>
    7aac:	85bff22e 	bgeu	r16,r22,7a78 <__alt_data_end+0xf0007a78>
    7ab0:	e0c7c83a 	sub	r3,fp,r3
    7ab4:	1023883a 	mov	r17,r2
    7ab8:	003f4606 	br	77d4 <__alt_data_end+0xf00077d4>
    7abc:	100f883a 	mov	r7,r2
    7ac0:	003f2b06 	br	7770 <__alt_data_end+0xf0007770>
    7ac4:	180d883a 	mov	r6,r3
    7ac8:	003f1306 	br	7718 <__alt_data_end+0xf0007718>
    7acc:	813fe436 	bltu	r16,r4,7a60 <__alt_data_end+0xf0007a60>
    7ad0:	0007883a 	mov	r3,zero
    7ad4:	003f3f06 	br	77d4 <__alt_data_end+0xf00077d4>
    7ad8:	ba402c36 	bltu	r23,r9,7b8c <__divdf3+0x810>
    7adc:	4dc05426 	beq	r9,r23,7c30 <__divdf3+0x8b4>
    7ae0:	1011883a 	mov	r8,r2
    7ae4:	003f8906 	br	790c <__alt_data_end+0xf000790c>
    7ae8:	023fffc4 	movi	r8,-1
    7aec:	003f8806 	br	7910 <__alt_data_end+0xf0007910>
    7af0:	1811883a 	mov	r8,r3
    7af4:	003f5406 	br	7848 <__alt_data_end+0xf0007848>
    7af8:	1025883a 	mov	r18,r2
    7afc:	003f6d06 	br	78b4 <__alt_data_end+0xf00078b4>
    7b00:	b827883a 	mov	r19,r23
    7b04:	003f8206 	br	7910 <__alt_data_end+0xf0007910>
    7b08:	010007c4 	movi	r4,31
    7b0c:	20c02616 	blt	r4,r3,7ba8 <__divdf3+0x82c>
    7b10:	00800804 	movi	r2,32
    7b14:	10c5c83a 	sub	r2,r2,r3
    7b18:	888a983a 	sll	r5,r17,r2
    7b1c:	40c8d83a 	srl	r4,r8,r3
    7b20:	4084983a 	sll	r2,r8,r2
    7b24:	88e2d83a 	srl	r17,r17,r3
    7b28:	2906b03a 	or	r3,r5,r4
    7b2c:	1004c03a 	cmpne	r2,r2,zero
    7b30:	1886b03a 	or	r3,r3,r2
    7b34:	188001cc 	andi	r2,r3,7
    7b38:	10000726 	beq	r2,zero,7b58 <__divdf3+0x7dc>
    7b3c:	188003cc 	andi	r2,r3,15
    7b40:	01000104 	movi	r4,4
    7b44:	11000426 	beq	r2,r4,7b58 <__divdf3+0x7dc>
    7b48:	1805883a 	mov	r2,r3
    7b4c:	10c00104 	addi	r3,r2,4
    7b50:	1885803a 	cmpltu	r2,r3,r2
    7b54:	88a3883a 	add	r17,r17,r2
    7b58:	8880202c 	andhi	r2,r17,128
    7b5c:	10002726 	beq	r2,zero,7bfc <__divdf3+0x880>
    7b60:	98c0004c 	andi	r3,r19,1
    7b64:	00800044 	movi	r2,1
    7b68:	000b883a 	mov	r5,zero
    7b6c:	0025883a 	mov	r18,zero
    7b70:	003e6106 	br	74f8 <__alt_data_end+0xf00074f8>
    7b74:	85a1883a 	add	r16,r16,r22
    7b78:	8585803a 	cmpltu	r2,r16,r22
    7b7c:	1705883a 	add	r2,r2,fp
    7b80:	14a5883a 	add	r18,r2,r18
    7b84:	8c7fff84 	addi	r17,r17,-2
    7b88:	003f1106 	br	77d0 <__alt_data_end+0xf00077d0>
    7b8c:	b589883a 	add	r4,r22,r22
    7b90:	25ad803a 	cmpltu	r22,r4,r22
    7b94:	b739883a 	add	fp,r22,fp
    7b98:	40bfff84 	addi	r2,r8,-2
    7b9c:	bf2f883a 	add	r23,r23,fp
    7ba0:	202d883a 	mov	r22,r4
    7ba4:	003f9306 	br	79f4 <__alt_data_end+0xf00079f4>
    7ba8:	013ff844 	movi	r4,-31
    7bac:	2085c83a 	sub	r2,r4,r2
    7bb0:	8888d83a 	srl	r4,r17,r2
    7bb4:	00800804 	movi	r2,32
    7bb8:	18802126 	beq	r3,r2,7c40 <__divdf3+0x8c4>
    7bbc:	00801004 	movi	r2,64
    7bc0:	10c5c83a 	sub	r2,r2,r3
    7bc4:	8884983a 	sll	r2,r17,r2
    7bc8:	1204b03a 	or	r2,r2,r8
    7bcc:	1004c03a 	cmpne	r2,r2,zero
    7bd0:	2084b03a 	or	r2,r4,r2
    7bd4:	144001cc 	andi	r17,r2,7
    7bd8:	88000d1e 	bne	r17,zero,7c10 <__divdf3+0x894>
    7bdc:	000b883a 	mov	r5,zero
    7be0:	1024d0fa 	srli	r18,r2,3
    7be4:	98c0004c 	andi	r3,r19,1
    7be8:	0005883a 	mov	r2,zero
    7bec:	9464b03a 	or	r18,r18,r17
    7bf0:	003e4106 	br	74f8 <__alt_data_end+0xf00074f8>
    7bf4:	1007883a 	mov	r3,r2
    7bf8:	0023883a 	mov	r17,zero
    7bfc:	880a927a 	slli	r5,r17,9
    7c00:	1805883a 	mov	r2,r3
    7c04:	8822977a 	slli	r17,r17,29
    7c08:	280ad33a 	srli	r5,r5,12
    7c0c:	003ff406 	br	7be0 <__alt_data_end+0xf0007be0>
    7c10:	10c003cc 	andi	r3,r2,15
    7c14:	01000104 	movi	r4,4
    7c18:	193ff626 	beq	r3,r4,7bf4 <__alt_data_end+0xf0007bf4>
    7c1c:	0023883a 	mov	r17,zero
    7c20:	003fca06 	br	7b4c <__alt_data_end+0xf0007b4c>
    7c24:	813fd336 	bltu	r16,r4,7b74 <__alt_data_end+0xf0007b74>
    7c28:	1023883a 	mov	r17,r2
    7c2c:	003fa806 	br	7ad0 <__alt_data_end+0xf0007ad0>
    7c30:	b0ffd636 	bltu	r22,r3,7b8c <__alt_data_end+0xf0007b8c>
    7c34:	1011883a 	mov	r8,r2
    7c38:	b0ff341e 	bne	r22,r3,790c <__alt_data_end+0xf000790c>
    7c3c:	003f3406 	br	7910 <__alt_data_end+0xf0007910>
    7c40:	0005883a 	mov	r2,zero
    7c44:	003fe006 	br	7bc8 <__alt_data_end+0xf0007bc8>
    7c48:	00800434 	movhi	r2,16
    7c4c:	89400234 	orhi	r5,r17,8
    7c50:	10bfffc4 	addi	r2,r2,-1
    7c54:	b807883a 	mov	r3,r23
    7c58:	288a703a 	and	r5,r5,r2
    7c5c:	4025883a 	mov	r18,r8
    7c60:	003e8206 	br	766c <__alt_data_end+0xf000766c>

00007c64 <__gedf2>:
    7c64:	2804d53a 	srli	r2,r5,20
    7c68:	3806d53a 	srli	r3,r7,20
    7c6c:	02000434 	movhi	r8,16
    7c70:	423fffc4 	addi	r8,r8,-1
    7c74:	1081ffcc 	andi	r2,r2,2047
    7c78:	0241ffc4 	movi	r9,2047
    7c7c:	2a14703a 	and	r10,r5,r8
    7c80:	18c1ffcc 	andi	r3,r3,2047
    7c84:	3a10703a 	and	r8,r7,r8
    7c88:	280ad7fa 	srli	r5,r5,31
    7c8c:	380ed7fa 	srli	r7,r7,31
    7c90:	12401d26 	beq	r2,r9,7d08 <__gedf2+0xa4>
    7c94:	0241ffc4 	movi	r9,2047
    7c98:	1a401226 	beq	r3,r9,7ce4 <__gedf2+0x80>
    7c9c:	1000081e 	bne	r2,zero,7cc0 <__gedf2+0x5c>
    7ca0:	2296b03a 	or	r11,r4,r10
    7ca4:	5813003a 	cmpeq	r9,r11,zero
    7ca8:	1800091e 	bne	r3,zero,7cd0 <__gedf2+0x6c>
    7cac:	3218b03a 	or	r12,r6,r8
    7cb0:	6000071e 	bne	r12,zero,7cd0 <__gedf2+0x6c>
    7cb4:	0005883a 	mov	r2,zero
    7cb8:	5800101e 	bne	r11,zero,7cfc <__gedf2+0x98>
    7cbc:	f800283a 	ret
    7cc0:	18000c1e 	bne	r3,zero,7cf4 <__gedf2+0x90>
    7cc4:	3212b03a 	or	r9,r6,r8
    7cc8:	48000c26 	beq	r9,zero,7cfc <__gedf2+0x98>
    7ccc:	0013883a 	mov	r9,zero
    7cd0:	39c03fcc 	andi	r7,r7,255
    7cd4:	48000826 	beq	r9,zero,7cf8 <__gedf2+0x94>
    7cd8:	38000926 	beq	r7,zero,7d00 <__gedf2+0x9c>
    7cdc:	00800044 	movi	r2,1
    7ce0:	f800283a 	ret
    7ce4:	3212b03a 	or	r9,r6,r8
    7ce8:	483fec26 	beq	r9,zero,7c9c <__alt_data_end+0xf0007c9c>
    7cec:	00bfff84 	movi	r2,-2
    7cf0:	f800283a 	ret
    7cf4:	39c03fcc 	andi	r7,r7,255
    7cf8:	29c00626 	beq	r5,r7,7d14 <__gedf2+0xb0>
    7cfc:	283ff726 	beq	r5,zero,7cdc <__alt_data_end+0xf0007cdc>
    7d00:	00bfffc4 	movi	r2,-1
    7d04:	f800283a 	ret
    7d08:	2292b03a 	or	r9,r4,r10
    7d0c:	483fe126 	beq	r9,zero,7c94 <__alt_data_end+0xf0007c94>
    7d10:	003ff606 	br	7cec <__alt_data_end+0xf0007cec>
    7d14:	18bff916 	blt	r3,r2,7cfc <__alt_data_end+0xf0007cfc>
    7d18:	10c00316 	blt	r2,r3,7d28 <__gedf2+0xc4>
    7d1c:	42bff736 	bltu	r8,r10,7cfc <__alt_data_end+0xf0007cfc>
    7d20:	52000326 	beq	r10,r8,7d30 <__gedf2+0xcc>
    7d24:	5200042e 	bgeu	r10,r8,7d38 <__gedf2+0xd4>
    7d28:	283fec1e 	bne	r5,zero,7cdc <__alt_data_end+0xf0007cdc>
    7d2c:	003ff406 	br	7d00 <__alt_data_end+0xf0007d00>
    7d30:	313ff236 	bltu	r6,r4,7cfc <__alt_data_end+0xf0007cfc>
    7d34:	21bffc36 	bltu	r4,r6,7d28 <__alt_data_end+0xf0007d28>
    7d38:	0005883a 	mov	r2,zero
    7d3c:	f800283a 	ret

00007d40 <__muldf3>:
    7d40:	defff304 	addi	sp,sp,-52
    7d44:	2804d53a 	srli	r2,r5,20
    7d48:	dd800915 	stw	r22,36(sp)
    7d4c:	282cd7fa 	srli	r22,r5,31
    7d50:	dc000315 	stw	r16,12(sp)
    7d54:	04000434 	movhi	r16,16
    7d58:	dd400815 	stw	r21,32(sp)
    7d5c:	dc800515 	stw	r18,20(sp)
    7d60:	843fffc4 	addi	r16,r16,-1
    7d64:	dfc00c15 	stw	ra,48(sp)
    7d68:	df000b15 	stw	fp,44(sp)
    7d6c:	ddc00a15 	stw	r23,40(sp)
    7d70:	dd000715 	stw	r20,28(sp)
    7d74:	dcc00615 	stw	r19,24(sp)
    7d78:	dc400415 	stw	r17,16(sp)
    7d7c:	1481ffcc 	andi	r18,r2,2047
    7d80:	2c20703a 	and	r16,r5,r16
    7d84:	b02b883a 	mov	r21,r22
    7d88:	b2403fcc 	andi	r9,r22,255
    7d8c:	90006026 	beq	r18,zero,7f10 <__muldf3+0x1d0>
    7d90:	0081ffc4 	movi	r2,2047
    7d94:	2029883a 	mov	r20,r4
    7d98:	90803626 	beq	r18,r2,7e74 <__muldf3+0x134>
    7d9c:	80800434 	orhi	r2,r16,16
    7da0:	100490fa 	slli	r2,r2,3
    7da4:	2020d77a 	srli	r16,r4,29
    7da8:	202890fa 	slli	r20,r4,3
    7dac:	94bf0044 	addi	r18,r18,-1023
    7db0:	80a0b03a 	or	r16,r16,r2
    7db4:	0027883a 	mov	r19,zero
    7db8:	0039883a 	mov	fp,zero
    7dbc:	3804d53a 	srli	r2,r7,20
    7dc0:	382ed7fa 	srli	r23,r7,31
    7dc4:	04400434 	movhi	r17,16
    7dc8:	8c7fffc4 	addi	r17,r17,-1
    7dcc:	1081ffcc 	andi	r2,r2,2047
    7dd0:	3011883a 	mov	r8,r6
    7dd4:	3c62703a 	and	r17,r7,r17
    7dd8:	ba803fcc 	andi	r10,r23,255
    7ddc:	10006d26 	beq	r2,zero,7f94 <__muldf3+0x254>
    7de0:	00c1ffc4 	movi	r3,2047
    7de4:	10c06526 	beq	r2,r3,7f7c <__muldf3+0x23c>
    7de8:	88c00434 	orhi	r3,r17,16
    7dec:	180690fa 	slli	r3,r3,3
    7df0:	3022d77a 	srli	r17,r6,29
    7df4:	301090fa 	slli	r8,r6,3
    7df8:	10bf0044 	addi	r2,r2,-1023
    7dfc:	88e2b03a 	or	r17,r17,r3
    7e00:	000b883a 	mov	r5,zero
    7e04:	9085883a 	add	r2,r18,r2
    7e08:	2cc8b03a 	or	r4,r5,r19
    7e0c:	00c003c4 	movi	r3,15
    7e10:	bdacf03a 	xor	r22,r23,r22
    7e14:	12c00044 	addi	r11,r2,1
    7e18:	19009936 	bltu	r3,r4,8080 <__muldf3+0x340>
    7e1c:	200890ba 	slli	r4,r4,2
    7e20:	00c00034 	movhi	r3,0
    7e24:	18df8d04 	addi	r3,r3,32308
    7e28:	20c9883a 	add	r4,r4,r3
    7e2c:	20c00017 	ldw	r3,0(r4)
    7e30:	1800683a 	jmp	r3
    7e34:	00008080 	call	808 <prvInitialiseCoRoutineLists+0x4c>
    7e38:	00007e94 	movui	zero,506
    7e3c:	00007e94 	movui	zero,506
    7e40:	00007e90 	cmplti	zero,zero,506
    7e44:	0000805c 	xori	zero,zero,513
    7e48:	0000805c 	xori	zero,zero,513
    7e4c:	00008044 	movi	zero,513
    7e50:	00007e90 	cmplti	zero,zero,506
    7e54:	0000805c 	xori	zero,zero,513
    7e58:	00008044 	movi	zero,513
    7e5c:	0000805c 	xori	zero,zero,513
    7e60:	00007e90 	cmplti	zero,zero,506
    7e64:	0000806c 	andhi	zero,zero,513
    7e68:	0000806c 	andhi	zero,zero,513
    7e6c:	0000806c 	andhi	zero,zero,513
    7e70:	00008288 	cmpgei	zero,zero,522
    7e74:	2404b03a 	or	r2,r4,r16
    7e78:	10006f1e 	bne	r2,zero,8038 <__muldf3+0x2f8>
    7e7c:	04c00204 	movi	r19,8
    7e80:	0021883a 	mov	r16,zero
    7e84:	0029883a 	mov	r20,zero
    7e88:	07000084 	movi	fp,2
    7e8c:	003fcb06 	br	7dbc <__alt_data_end+0xf0007dbc>
    7e90:	502d883a 	mov	r22,r10
    7e94:	00800084 	movi	r2,2
    7e98:	28805726 	beq	r5,r2,7ff8 <__muldf3+0x2b8>
    7e9c:	008000c4 	movi	r2,3
    7ea0:	28816626 	beq	r5,r2,843c <__muldf3+0x6fc>
    7ea4:	00800044 	movi	r2,1
    7ea8:	2881411e 	bne	r5,r2,83b0 <__muldf3+0x670>
    7eac:	b02b883a 	mov	r21,r22
    7eb0:	0005883a 	mov	r2,zero
    7eb4:	000b883a 	mov	r5,zero
    7eb8:	0029883a 	mov	r20,zero
    7ebc:	1004953a 	slli	r2,r2,20
    7ec0:	a8c03fcc 	andi	r3,r21,255
    7ec4:	04400434 	movhi	r17,16
    7ec8:	8c7fffc4 	addi	r17,r17,-1
    7ecc:	180697fa 	slli	r3,r3,31
    7ed0:	2c4a703a 	and	r5,r5,r17
    7ed4:	288ab03a 	or	r5,r5,r2
    7ed8:	28c6b03a 	or	r3,r5,r3
    7edc:	a005883a 	mov	r2,r20
    7ee0:	dfc00c17 	ldw	ra,48(sp)
    7ee4:	df000b17 	ldw	fp,44(sp)
    7ee8:	ddc00a17 	ldw	r23,40(sp)
    7eec:	dd800917 	ldw	r22,36(sp)
    7ef0:	dd400817 	ldw	r21,32(sp)
    7ef4:	dd000717 	ldw	r20,28(sp)
    7ef8:	dcc00617 	ldw	r19,24(sp)
    7efc:	dc800517 	ldw	r18,20(sp)
    7f00:	dc400417 	ldw	r17,16(sp)
    7f04:	dc000317 	ldw	r16,12(sp)
    7f08:	dec00d04 	addi	sp,sp,52
    7f0c:	f800283a 	ret
    7f10:	2404b03a 	or	r2,r4,r16
    7f14:	2027883a 	mov	r19,r4
    7f18:	10004226 	beq	r2,zero,8024 <__muldf3+0x2e4>
    7f1c:	8000fc26 	beq	r16,zero,8310 <__muldf3+0x5d0>
    7f20:	8009883a 	mov	r4,r16
    7f24:	d9800215 	stw	r6,8(sp)
    7f28:	d9c00015 	stw	r7,0(sp)
    7f2c:	da400115 	stw	r9,4(sp)
    7f30:	00090580 	call	9058 <__clzsi2>
    7f34:	d9800217 	ldw	r6,8(sp)
    7f38:	d9c00017 	ldw	r7,0(sp)
    7f3c:	da400117 	ldw	r9,4(sp)
    7f40:	113ffd44 	addi	r4,r2,-11
    7f44:	00c00704 	movi	r3,28
    7f48:	1900ed16 	blt	r3,r4,8300 <__muldf3+0x5c0>
    7f4c:	00c00744 	movi	r3,29
    7f50:	147ffe04 	addi	r17,r2,-8
    7f54:	1907c83a 	sub	r3,r3,r4
    7f58:	8460983a 	sll	r16,r16,r17
    7f5c:	98c6d83a 	srl	r3,r19,r3
    7f60:	9c68983a 	sll	r20,r19,r17
    7f64:	1c20b03a 	or	r16,r3,r16
    7f68:	1080fcc4 	addi	r2,r2,1011
    7f6c:	00a5c83a 	sub	r18,zero,r2
    7f70:	0027883a 	mov	r19,zero
    7f74:	0039883a 	mov	fp,zero
    7f78:	003f9006 	br	7dbc <__alt_data_end+0xf0007dbc>
    7f7c:	3446b03a 	or	r3,r6,r17
    7f80:	1800261e 	bne	r3,zero,801c <__muldf3+0x2dc>
    7f84:	0023883a 	mov	r17,zero
    7f88:	0011883a 	mov	r8,zero
    7f8c:	01400084 	movi	r5,2
    7f90:	003f9c06 	br	7e04 <__alt_data_end+0xf0007e04>
    7f94:	3446b03a 	or	r3,r6,r17
    7f98:	18001c26 	beq	r3,zero,800c <__muldf3+0x2cc>
    7f9c:	8800ce26 	beq	r17,zero,82d8 <__muldf3+0x598>
    7fa0:	8809883a 	mov	r4,r17
    7fa4:	d9800215 	stw	r6,8(sp)
    7fa8:	da400115 	stw	r9,4(sp)
    7fac:	da800015 	stw	r10,0(sp)
    7fb0:	00090580 	call	9058 <__clzsi2>
    7fb4:	d9800217 	ldw	r6,8(sp)
    7fb8:	da400117 	ldw	r9,4(sp)
    7fbc:	da800017 	ldw	r10,0(sp)
    7fc0:	113ffd44 	addi	r4,r2,-11
    7fc4:	00c00704 	movi	r3,28
    7fc8:	1900bf16 	blt	r3,r4,82c8 <__muldf3+0x588>
    7fcc:	00c00744 	movi	r3,29
    7fd0:	123ffe04 	addi	r8,r2,-8
    7fd4:	1907c83a 	sub	r3,r3,r4
    7fd8:	8a22983a 	sll	r17,r17,r8
    7fdc:	30c6d83a 	srl	r3,r6,r3
    7fe0:	3210983a 	sll	r8,r6,r8
    7fe4:	1c62b03a 	or	r17,r3,r17
    7fe8:	1080fcc4 	addi	r2,r2,1011
    7fec:	0085c83a 	sub	r2,zero,r2
    7ff0:	000b883a 	mov	r5,zero
    7ff4:	003f8306 	br	7e04 <__alt_data_end+0xf0007e04>
    7ff8:	b02b883a 	mov	r21,r22
    7ffc:	0081ffc4 	movi	r2,2047
    8000:	000b883a 	mov	r5,zero
    8004:	0029883a 	mov	r20,zero
    8008:	003fac06 	br	7ebc <__alt_data_end+0xf0007ebc>
    800c:	0023883a 	mov	r17,zero
    8010:	0011883a 	mov	r8,zero
    8014:	01400044 	movi	r5,1
    8018:	003f7a06 	br	7e04 <__alt_data_end+0xf0007e04>
    801c:	014000c4 	movi	r5,3
    8020:	003f7806 	br	7e04 <__alt_data_end+0xf0007e04>
    8024:	04c00104 	movi	r19,4
    8028:	0021883a 	mov	r16,zero
    802c:	0029883a 	mov	r20,zero
    8030:	07000044 	movi	fp,1
    8034:	003f6106 	br	7dbc <__alt_data_end+0xf0007dbc>
    8038:	04c00304 	movi	r19,12
    803c:	070000c4 	movi	fp,3
    8040:	003f5e06 	br	7dbc <__alt_data_end+0xf0007dbc>
    8044:	01400434 	movhi	r5,16
    8048:	002b883a 	mov	r21,zero
    804c:	297fffc4 	addi	r5,r5,-1
    8050:	053fffc4 	movi	r20,-1
    8054:	0081ffc4 	movi	r2,2047
    8058:	003f9806 	br	7ebc <__alt_data_end+0xf0007ebc>
    805c:	8023883a 	mov	r17,r16
    8060:	a011883a 	mov	r8,r20
    8064:	e00b883a 	mov	r5,fp
    8068:	003f8a06 	br	7e94 <__alt_data_end+0xf0007e94>
    806c:	8023883a 	mov	r17,r16
    8070:	a011883a 	mov	r8,r20
    8074:	482d883a 	mov	r22,r9
    8078:	e00b883a 	mov	r5,fp
    807c:	003f8506 	br	7e94 <__alt_data_end+0xf0007e94>
    8080:	a00ad43a 	srli	r5,r20,16
    8084:	401ad43a 	srli	r13,r8,16
    8088:	a53fffcc 	andi	r20,r20,65535
    808c:	423fffcc 	andi	r8,r8,65535
    8090:	4519383a 	mul	r12,r8,r20
    8094:	4147383a 	mul	r3,r8,r5
    8098:	6d09383a 	mul	r4,r13,r20
    809c:	600cd43a 	srli	r6,r12,16
    80a0:	2b5d383a 	mul	r14,r5,r13
    80a4:	20c9883a 	add	r4,r4,r3
    80a8:	310d883a 	add	r6,r6,r4
    80ac:	30c0022e 	bgeu	r6,r3,80b8 <__muldf3+0x378>
    80b0:	00c00074 	movhi	r3,1
    80b4:	70dd883a 	add	r14,r14,r3
    80b8:	8826d43a 	srli	r19,r17,16
    80bc:	8bffffcc 	andi	r15,r17,65535
    80c0:	7d23383a 	mul	r17,r15,r20
    80c4:	7949383a 	mul	r4,r15,r5
    80c8:	9d29383a 	mul	r20,r19,r20
    80cc:	8814d43a 	srli	r10,r17,16
    80d0:	3012943a 	slli	r9,r6,16
    80d4:	a129883a 	add	r20,r20,r4
    80d8:	633fffcc 	andi	r12,r12,65535
    80dc:	5515883a 	add	r10,r10,r20
    80e0:	3006d43a 	srli	r3,r6,16
    80e4:	4b13883a 	add	r9,r9,r12
    80e8:	2ccb383a 	mul	r5,r5,r19
    80ec:	5100022e 	bgeu	r10,r4,80f8 <__muldf3+0x3b8>
    80f0:	01000074 	movhi	r4,1
    80f4:	290b883a 	add	r5,r5,r4
    80f8:	802ad43a 	srli	r21,r16,16
    80fc:	843fffcc 	andi	r16,r16,65535
    8100:	440d383a 	mul	r6,r8,r16
    8104:	4565383a 	mul	r18,r8,r21
    8108:	8349383a 	mul	r4,r16,r13
    810c:	500e943a 	slli	r7,r10,16
    8110:	3010d43a 	srli	r8,r6,16
    8114:	5028d43a 	srli	r20,r10,16
    8118:	2489883a 	add	r4,r4,r18
    811c:	8abfffcc 	andi	r10,r17,65535
    8120:	3a95883a 	add	r10,r7,r10
    8124:	4119883a 	add	r12,r8,r4
    8128:	a169883a 	add	r20,r20,r5
    812c:	1a87883a 	add	r3,r3,r10
    8130:	6d5b383a 	mul	r13,r13,r21
    8134:	6480022e 	bgeu	r12,r18,8140 <__muldf3+0x400>
    8138:	01000074 	movhi	r4,1
    813c:	691b883a 	add	r13,r13,r4
    8140:	7c25383a 	mul	r18,r15,r16
    8144:	7d4b383a 	mul	r5,r15,r21
    8148:	84cf383a 	mul	r7,r16,r19
    814c:	901ed43a 	srli	r15,r18,16
    8150:	6008d43a 	srli	r4,r12,16
    8154:	6010943a 	slli	r8,r12,16
    8158:	394f883a 	add	r7,r7,r5
    815c:	333fffcc 	andi	r12,r6,65535
    8160:	79df883a 	add	r15,r15,r7
    8164:	235b883a 	add	r13,r4,r13
    8168:	9d63383a 	mul	r17,r19,r21
    816c:	4309883a 	add	r4,r8,r12
    8170:	7940022e 	bgeu	r15,r5,817c <__muldf3+0x43c>
    8174:	01400074 	movhi	r5,1
    8178:	8963883a 	add	r17,r17,r5
    817c:	780a943a 	slli	r5,r15,16
    8180:	91bfffcc 	andi	r6,r18,65535
    8184:	70c7883a 	add	r3,r14,r3
    8188:	298d883a 	add	r6,r5,r6
    818c:	1a8f803a 	cmpltu	r7,r3,r10
    8190:	350b883a 	add	r5,r6,r20
    8194:	20c7883a 	add	r3,r4,r3
    8198:	3955883a 	add	r10,r7,r5
    819c:	1909803a 	cmpltu	r4,r3,r4
    81a0:	6a91883a 	add	r8,r13,r10
    81a4:	780cd43a 	srli	r6,r15,16
    81a8:	2219883a 	add	r12,r4,r8
    81ac:	2d0b803a 	cmpltu	r5,r5,r20
    81b0:	51cf803a 	cmpltu	r7,r10,r7
    81b4:	29ceb03a 	or	r7,r5,r7
    81b8:	4351803a 	cmpltu	r8,r8,r13
    81bc:	610b803a 	cmpltu	r5,r12,r4
    81c0:	4148b03a 	or	r4,r8,r5
    81c4:	398f883a 	add	r7,r7,r6
    81c8:	3909883a 	add	r4,r7,r4
    81cc:	1810927a 	slli	r8,r3,9
    81d0:	2449883a 	add	r4,r4,r17
    81d4:	2008927a 	slli	r4,r4,9
    81d8:	6022d5fa 	srli	r17,r12,23
    81dc:	1806d5fa 	srli	r3,r3,23
    81e0:	4252b03a 	or	r9,r8,r9
    81e4:	600a927a 	slli	r5,r12,9
    81e8:	4810c03a 	cmpne	r8,r9,zero
    81ec:	2462b03a 	or	r17,r4,r17
    81f0:	40c6b03a 	or	r3,r8,r3
    81f4:	8900402c 	andhi	r4,r17,256
    81f8:	1950b03a 	or	r8,r3,r5
    81fc:	20000726 	beq	r4,zero,821c <__muldf3+0x4dc>
    8200:	4006d07a 	srli	r3,r8,1
    8204:	880497fa 	slli	r2,r17,31
    8208:	4200004c 	andi	r8,r8,1
    820c:	8822d07a 	srli	r17,r17,1
    8210:	1a10b03a 	or	r8,r3,r8
    8214:	1210b03a 	or	r8,r2,r8
    8218:	5805883a 	mov	r2,r11
    821c:	1140ffc4 	addi	r5,r2,1023
    8220:	0140440e 	bge	zero,r5,8334 <__muldf3+0x5f4>
    8224:	40c001cc 	andi	r3,r8,7
    8228:	18000726 	beq	r3,zero,8248 <__muldf3+0x508>
    822c:	40c003cc 	andi	r3,r8,15
    8230:	01000104 	movi	r4,4
    8234:	19000426 	beq	r3,r4,8248 <__muldf3+0x508>
    8238:	4107883a 	add	r3,r8,r4
    823c:	1a11803a 	cmpltu	r8,r3,r8
    8240:	8a23883a 	add	r17,r17,r8
    8244:	1811883a 	mov	r8,r3
    8248:	88c0402c 	andhi	r3,r17,256
    824c:	18000426 	beq	r3,zero,8260 <__muldf3+0x520>
    8250:	11410004 	addi	r5,r2,1024
    8254:	00bfc034 	movhi	r2,65280
    8258:	10bfffc4 	addi	r2,r2,-1
    825c:	88a2703a 	and	r17,r17,r2
    8260:	0081ff84 	movi	r2,2046
    8264:	117f6416 	blt	r2,r5,7ff8 <__alt_data_end+0xf0007ff8>
    8268:	8828977a 	slli	r20,r17,29
    826c:	4010d0fa 	srli	r8,r8,3
    8270:	8822927a 	slli	r17,r17,9
    8274:	2881ffcc 	andi	r2,r5,2047
    8278:	a228b03a 	or	r20,r20,r8
    827c:	880ad33a 	srli	r5,r17,12
    8280:	b02b883a 	mov	r21,r22
    8284:	003f0d06 	br	7ebc <__alt_data_end+0xf0007ebc>
    8288:	8080022c 	andhi	r2,r16,8
    828c:	10000926 	beq	r2,zero,82b4 <__muldf3+0x574>
    8290:	8880022c 	andhi	r2,r17,8
    8294:	1000071e 	bne	r2,zero,82b4 <__muldf3+0x574>
    8298:	00800434 	movhi	r2,16
    829c:	89400234 	orhi	r5,r17,8
    82a0:	10bfffc4 	addi	r2,r2,-1
    82a4:	b82b883a 	mov	r21,r23
    82a8:	288a703a 	and	r5,r5,r2
    82ac:	4029883a 	mov	r20,r8
    82b0:	003f6806 	br	8054 <__alt_data_end+0xf0008054>
    82b4:	00800434 	movhi	r2,16
    82b8:	81400234 	orhi	r5,r16,8
    82bc:	10bfffc4 	addi	r2,r2,-1
    82c0:	288a703a 	and	r5,r5,r2
    82c4:	003f6306 	br	8054 <__alt_data_end+0xf0008054>
    82c8:	147ff604 	addi	r17,r2,-40
    82cc:	3462983a 	sll	r17,r6,r17
    82d0:	0011883a 	mov	r8,zero
    82d4:	003f4406 	br	7fe8 <__alt_data_end+0xf0007fe8>
    82d8:	3009883a 	mov	r4,r6
    82dc:	d9800215 	stw	r6,8(sp)
    82e0:	da400115 	stw	r9,4(sp)
    82e4:	da800015 	stw	r10,0(sp)
    82e8:	00090580 	call	9058 <__clzsi2>
    82ec:	10800804 	addi	r2,r2,32
    82f0:	da800017 	ldw	r10,0(sp)
    82f4:	da400117 	ldw	r9,4(sp)
    82f8:	d9800217 	ldw	r6,8(sp)
    82fc:	003f3006 	br	7fc0 <__alt_data_end+0xf0007fc0>
    8300:	143ff604 	addi	r16,r2,-40
    8304:	9c20983a 	sll	r16,r19,r16
    8308:	0029883a 	mov	r20,zero
    830c:	003f1606 	br	7f68 <__alt_data_end+0xf0007f68>
    8310:	d9800215 	stw	r6,8(sp)
    8314:	d9c00015 	stw	r7,0(sp)
    8318:	da400115 	stw	r9,4(sp)
    831c:	00090580 	call	9058 <__clzsi2>
    8320:	10800804 	addi	r2,r2,32
    8324:	da400117 	ldw	r9,4(sp)
    8328:	d9c00017 	ldw	r7,0(sp)
    832c:	d9800217 	ldw	r6,8(sp)
    8330:	003f0306 	br	7f40 <__alt_data_end+0xf0007f40>
    8334:	00c00044 	movi	r3,1
    8338:	1947c83a 	sub	r3,r3,r5
    833c:	00800e04 	movi	r2,56
    8340:	10feda16 	blt	r2,r3,7eac <__alt_data_end+0xf0007eac>
    8344:	008007c4 	movi	r2,31
    8348:	10c01b16 	blt	r2,r3,83b8 <__muldf3+0x678>
    834c:	00800804 	movi	r2,32
    8350:	10c5c83a 	sub	r2,r2,r3
    8354:	888a983a 	sll	r5,r17,r2
    8358:	40c8d83a 	srl	r4,r8,r3
    835c:	4084983a 	sll	r2,r8,r2
    8360:	88e2d83a 	srl	r17,r17,r3
    8364:	2906b03a 	or	r3,r5,r4
    8368:	1004c03a 	cmpne	r2,r2,zero
    836c:	1886b03a 	or	r3,r3,r2
    8370:	188001cc 	andi	r2,r3,7
    8374:	10000726 	beq	r2,zero,8394 <__muldf3+0x654>
    8378:	188003cc 	andi	r2,r3,15
    837c:	01000104 	movi	r4,4
    8380:	11000426 	beq	r2,r4,8394 <__muldf3+0x654>
    8384:	1805883a 	mov	r2,r3
    8388:	10c00104 	addi	r3,r2,4
    838c:	1885803a 	cmpltu	r2,r3,r2
    8390:	88a3883a 	add	r17,r17,r2
    8394:	8880202c 	andhi	r2,r17,128
    8398:	10001c26 	beq	r2,zero,840c <__muldf3+0x6cc>
    839c:	b02b883a 	mov	r21,r22
    83a0:	00800044 	movi	r2,1
    83a4:	000b883a 	mov	r5,zero
    83a8:	0029883a 	mov	r20,zero
    83ac:	003ec306 	br	7ebc <__alt_data_end+0xf0007ebc>
    83b0:	5805883a 	mov	r2,r11
    83b4:	003f9906 	br	821c <__alt_data_end+0xf000821c>
    83b8:	00bff844 	movi	r2,-31
    83bc:	1145c83a 	sub	r2,r2,r5
    83c0:	8888d83a 	srl	r4,r17,r2
    83c4:	00800804 	movi	r2,32
    83c8:	18801a26 	beq	r3,r2,8434 <__muldf3+0x6f4>
    83cc:	00801004 	movi	r2,64
    83d0:	10c5c83a 	sub	r2,r2,r3
    83d4:	8884983a 	sll	r2,r17,r2
    83d8:	1204b03a 	or	r2,r2,r8
    83dc:	1004c03a 	cmpne	r2,r2,zero
    83e0:	2084b03a 	or	r2,r4,r2
    83e4:	144001cc 	andi	r17,r2,7
    83e8:	88000d1e 	bne	r17,zero,8420 <__muldf3+0x6e0>
    83ec:	000b883a 	mov	r5,zero
    83f0:	1028d0fa 	srli	r20,r2,3
    83f4:	b02b883a 	mov	r21,r22
    83f8:	0005883a 	mov	r2,zero
    83fc:	a468b03a 	or	r20,r20,r17
    8400:	003eae06 	br	7ebc <__alt_data_end+0xf0007ebc>
    8404:	1007883a 	mov	r3,r2
    8408:	0023883a 	mov	r17,zero
    840c:	880a927a 	slli	r5,r17,9
    8410:	1805883a 	mov	r2,r3
    8414:	8822977a 	slli	r17,r17,29
    8418:	280ad33a 	srli	r5,r5,12
    841c:	003ff406 	br	83f0 <__alt_data_end+0xf00083f0>
    8420:	10c003cc 	andi	r3,r2,15
    8424:	01000104 	movi	r4,4
    8428:	193ff626 	beq	r3,r4,8404 <__alt_data_end+0xf0008404>
    842c:	0023883a 	mov	r17,zero
    8430:	003fd506 	br	8388 <__alt_data_end+0xf0008388>
    8434:	0005883a 	mov	r2,zero
    8438:	003fe706 	br	83d8 <__alt_data_end+0xf00083d8>
    843c:	00800434 	movhi	r2,16
    8440:	89400234 	orhi	r5,r17,8
    8444:	10bfffc4 	addi	r2,r2,-1
    8448:	b02b883a 	mov	r21,r22
    844c:	288a703a 	and	r5,r5,r2
    8450:	4029883a 	mov	r20,r8
    8454:	003eff06 	br	8054 <__alt_data_end+0xf0008054>

00008458 <__subdf3>:
    8458:	02000434 	movhi	r8,16
    845c:	423fffc4 	addi	r8,r8,-1
    8460:	defffb04 	addi	sp,sp,-20
    8464:	2a14703a 	and	r10,r5,r8
    8468:	3812d53a 	srli	r9,r7,20
    846c:	3a10703a 	and	r8,r7,r8
    8470:	2006d77a 	srli	r3,r4,29
    8474:	3004d77a 	srli	r2,r6,29
    8478:	dc000015 	stw	r16,0(sp)
    847c:	501490fa 	slli	r10,r10,3
    8480:	2820d53a 	srli	r16,r5,20
    8484:	401090fa 	slli	r8,r8,3
    8488:	dc800215 	stw	r18,8(sp)
    848c:	dc400115 	stw	r17,4(sp)
    8490:	dfc00415 	stw	ra,16(sp)
    8494:	202290fa 	slli	r17,r4,3
    8498:	dcc00315 	stw	r19,12(sp)
    849c:	4a41ffcc 	andi	r9,r9,2047
    84a0:	0101ffc4 	movi	r4,2047
    84a4:	2824d7fa 	srli	r18,r5,31
    84a8:	8401ffcc 	andi	r16,r16,2047
    84ac:	50c6b03a 	or	r3,r10,r3
    84b0:	380ed7fa 	srli	r7,r7,31
    84b4:	408ab03a 	or	r5,r8,r2
    84b8:	300c90fa 	slli	r6,r6,3
    84bc:	49009626 	beq	r9,r4,8718 <__subdf3+0x2c0>
    84c0:	39c0005c 	xori	r7,r7,1
    84c4:	8245c83a 	sub	r2,r16,r9
    84c8:	3c807426 	beq	r7,r18,869c <__subdf3+0x244>
    84cc:	0080af0e 	bge	zero,r2,878c <__subdf3+0x334>
    84d0:	48002a1e 	bne	r9,zero,857c <__subdf3+0x124>
    84d4:	2988b03a 	or	r4,r5,r6
    84d8:	20009a1e 	bne	r4,zero,8744 <__subdf3+0x2ec>
    84dc:	888001cc 	andi	r2,r17,7
    84e0:	10000726 	beq	r2,zero,8500 <__subdf3+0xa8>
    84e4:	888003cc 	andi	r2,r17,15
    84e8:	01000104 	movi	r4,4
    84ec:	11000426 	beq	r2,r4,8500 <__subdf3+0xa8>
    84f0:	890b883a 	add	r5,r17,r4
    84f4:	2c63803a 	cmpltu	r17,r5,r17
    84f8:	1c47883a 	add	r3,r3,r17
    84fc:	2823883a 	mov	r17,r5
    8500:	1880202c 	andhi	r2,r3,128
    8504:	10005926 	beq	r2,zero,866c <__subdf3+0x214>
    8508:	84000044 	addi	r16,r16,1
    850c:	0081ffc4 	movi	r2,2047
    8510:	8080be26 	beq	r16,r2,880c <__subdf3+0x3b4>
    8514:	017fe034 	movhi	r5,65408
    8518:	297fffc4 	addi	r5,r5,-1
    851c:	1946703a 	and	r3,r3,r5
    8520:	1804977a 	slli	r2,r3,29
    8524:	1806927a 	slli	r3,r3,9
    8528:	8822d0fa 	srli	r17,r17,3
    852c:	8401ffcc 	andi	r16,r16,2047
    8530:	180ad33a 	srli	r5,r3,12
    8534:	9100004c 	andi	r4,r18,1
    8538:	1444b03a 	or	r2,r2,r17
    853c:	80c1ffcc 	andi	r3,r16,2047
    8540:	1820953a 	slli	r16,r3,20
    8544:	20c03fcc 	andi	r3,r4,255
    8548:	180897fa 	slli	r4,r3,31
    854c:	00c00434 	movhi	r3,16
    8550:	18ffffc4 	addi	r3,r3,-1
    8554:	28c6703a 	and	r3,r5,r3
    8558:	1c06b03a 	or	r3,r3,r16
    855c:	1906b03a 	or	r3,r3,r4
    8560:	dfc00417 	ldw	ra,16(sp)
    8564:	dcc00317 	ldw	r19,12(sp)
    8568:	dc800217 	ldw	r18,8(sp)
    856c:	dc400117 	ldw	r17,4(sp)
    8570:	dc000017 	ldw	r16,0(sp)
    8574:	dec00504 	addi	sp,sp,20
    8578:	f800283a 	ret
    857c:	0101ffc4 	movi	r4,2047
    8580:	813fd626 	beq	r16,r4,84dc <__alt_data_end+0xf00084dc>
    8584:	29402034 	orhi	r5,r5,128
    8588:	01000e04 	movi	r4,56
    858c:	2080a316 	blt	r4,r2,881c <__subdf3+0x3c4>
    8590:	010007c4 	movi	r4,31
    8594:	2080c616 	blt	r4,r2,88b0 <__subdf3+0x458>
    8598:	01000804 	movi	r4,32
    859c:	2089c83a 	sub	r4,r4,r2
    85a0:	2910983a 	sll	r8,r5,r4
    85a4:	308ed83a 	srl	r7,r6,r2
    85a8:	3108983a 	sll	r4,r6,r4
    85ac:	2884d83a 	srl	r2,r5,r2
    85b0:	41ccb03a 	or	r6,r8,r7
    85b4:	2008c03a 	cmpne	r4,r4,zero
    85b8:	310cb03a 	or	r6,r6,r4
    85bc:	898dc83a 	sub	r6,r17,r6
    85c0:	89a3803a 	cmpltu	r17,r17,r6
    85c4:	1887c83a 	sub	r3,r3,r2
    85c8:	1c47c83a 	sub	r3,r3,r17
    85cc:	3023883a 	mov	r17,r6
    85d0:	1880202c 	andhi	r2,r3,128
    85d4:	10002326 	beq	r2,zero,8664 <__subdf3+0x20c>
    85d8:	04c02034 	movhi	r19,128
    85dc:	9cffffc4 	addi	r19,r19,-1
    85e0:	1ce6703a 	and	r19,r3,r19
    85e4:	98007a26 	beq	r19,zero,87d0 <__subdf3+0x378>
    85e8:	9809883a 	mov	r4,r19
    85ec:	00090580 	call	9058 <__clzsi2>
    85f0:	113ffe04 	addi	r4,r2,-8
    85f4:	00c007c4 	movi	r3,31
    85f8:	19007b16 	blt	r3,r4,87e8 <__subdf3+0x390>
    85fc:	00800804 	movi	r2,32
    8600:	1105c83a 	sub	r2,r2,r4
    8604:	8884d83a 	srl	r2,r17,r2
    8608:	9906983a 	sll	r3,r19,r4
    860c:	8922983a 	sll	r17,r17,r4
    8610:	10c4b03a 	or	r2,r2,r3
    8614:	24007816 	blt	r4,r16,87f8 <__subdf3+0x3a0>
    8618:	2421c83a 	sub	r16,r4,r16
    861c:	80c00044 	addi	r3,r16,1
    8620:	010007c4 	movi	r4,31
    8624:	20c09516 	blt	r4,r3,887c <__subdf3+0x424>
    8628:	01400804 	movi	r5,32
    862c:	28cbc83a 	sub	r5,r5,r3
    8630:	88c8d83a 	srl	r4,r17,r3
    8634:	8962983a 	sll	r17,r17,r5
    8638:	114a983a 	sll	r5,r2,r5
    863c:	10c6d83a 	srl	r3,r2,r3
    8640:	8804c03a 	cmpne	r2,r17,zero
    8644:	290ab03a 	or	r5,r5,r4
    8648:	28a2b03a 	or	r17,r5,r2
    864c:	0021883a 	mov	r16,zero
    8650:	003fa206 	br	84dc <__alt_data_end+0xf00084dc>
    8654:	2090b03a 	or	r8,r4,r2
    8658:	40018e26 	beq	r8,zero,8c94 <__subdf3+0x83c>
    865c:	1007883a 	mov	r3,r2
    8660:	2023883a 	mov	r17,r4
    8664:	888001cc 	andi	r2,r17,7
    8668:	103f9e1e 	bne	r2,zero,84e4 <__alt_data_end+0xf00084e4>
    866c:	1804977a 	slli	r2,r3,29
    8670:	8822d0fa 	srli	r17,r17,3
    8674:	1810d0fa 	srli	r8,r3,3
    8678:	9100004c 	andi	r4,r18,1
    867c:	1444b03a 	or	r2,r2,r17
    8680:	00c1ffc4 	movi	r3,2047
    8684:	80c02826 	beq	r16,r3,8728 <__subdf3+0x2d0>
    8688:	01400434 	movhi	r5,16
    868c:	297fffc4 	addi	r5,r5,-1
    8690:	80e0703a 	and	r16,r16,r3
    8694:	414a703a 	and	r5,r8,r5
    8698:	003fa806 	br	853c <__alt_data_end+0xf000853c>
    869c:	0080630e 	bge	zero,r2,882c <__subdf3+0x3d4>
    86a0:	48003026 	beq	r9,zero,8764 <__subdf3+0x30c>
    86a4:	0101ffc4 	movi	r4,2047
    86a8:	813f8c26 	beq	r16,r4,84dc <__alt_data_end+0xf00084dc>
    86ac:	29402034 	orhi	r5,r5,128
    86b0:	01000e04 	movi	r4,56
    86b4:	2080a90e 	bge	r4,r2,895c <__subdf3+0x504>
    86b8:	298cb03a 	or	r6,r5,r6
    86bc:	3012c03a 	cmpne	r9,r6,zero
    86c0:	0005883a 	mov	r2,zero
    86c4:	4c53883a 	add	r9,r9,r17
    86c8:	4c63803a 	cmpltu	r17,r9,r17
    86cc:	10c7883a 	add	r3,r2,r3
    86d0:	88c7883a 	add	r3,r17,r3
    86d4:	4823883a 	mov	r17,r9
    86d8:	1880202c 	andhi	r2,r3,128
    86dc:	1000d026 	beq	r2,zero,8a20 <__subdf3+0x5c8>
    86e0:	84000044 	addi	r16,r16,1
    86e4:	0081ffc4 	movi	r2,2047
    86e8:	8080fe26 	beq	r16,r2,8ae4 <__subdf3+0x68c>
    86ec:	00bfe034 	movhi	r2,65408
    86f0:	10bfffc4 	addi	r2,r2,-1
    86f4:	1886703a 	and	r3,r3,r2
    86f8:	880ad07a 	srli	r5,r17,1
    86fc:	180497fa 	slli	r2,r3,31
    8700:	8900004c 	andi	r4,r17,1
    8704:	2922b03a 	or	r17,r5,r4
    8708:	1806d07a 	srli	r3,r3,1
    870c:	1462b03a 	or	r17,r2,r17
    8710:	3825883a 	mov	r18,r7
    8714:	003f7106 	br	84dc <__alt_data_end+0xf00084dc>
    8718:	2984b03a 	or	r2,r5,r6
    871c:	103f6826 	beq	r2,zero,84c0 <__alt_data_end+0xf00084c0>
    8720:	39c03fcc 	andi	r7,r7,255
    8724:	003f6706 	br	84c4 <__alt_data_end+0xf00084c4>
    8728:	4086b03a 	or	r3,r8,r2
    872c:	18015226 	beq	r3,zero,8c78 <__subdf3+0x820>
    8730:	00c00434 	movhi	r3,16
    8734:	41400234 	orhi	r5,r8,8
    8738:	18ffffc4 	addi	r3,r3,-1
    873c:	28ca703a 	and	r5,r5,r3
    8740:	003f7e06 	br	853c <__alt_data_end+0xf000853c>
    8744:	10bfffc4 	addi	r2,r2,-1
    8748:	1000491e 	bne	r2,zero,8870 <__subdf3+0x418>
    874c:	898fc83a 	sub	r7,r17,r6
    8750:	89e3803a 	cmpltu	r17,r17,r7
    8754:	1947c83a 	sub	r3,r3,r5
    8758:	1c47c83a 	sub	r3,r3,r17
    875c:	3823883a 	mov	r17,r7
    8760:	003f9b06 	br	85d0 <__alt_data_end+0xf00085d0>
    8764:	2988b03a 	or	r4,r5,r6
    8768:	203f5c26 	beq	r4,zero,84dc <__alt_data_end+0xf00084dc>
    876c:	10bfffc4 	addi	r2,r2,-1
    8770:	1000931e 	bne	r2,zero,89c0 <__subdf3+0x568>
    8774:	898d883a 	add	r6,r17,r6
    8778:	3463803a 	cmpltu	r17,r6,r17
    877c:	1947883a 	add	r3,r3,r5
    8780:	88c7883a 	add	r3,r17,r3
    8784:	3023883a 	mov	r17,r6
    8788:	003fd306 	br	86d8 <__alt_data_end+0xf00086d8>
    878c:	1000541e 	bne	r2,zero,88e0 <__subdf3+0x488>
    8790:	80800044 	addi	r2,r16,1
    8794:	1081ffcc 	andi	r2,r2,2047
    8798:	01000044 	movi	r4,1
    879c:	2080a20e 	bge	r4,r2,8a28 <__subdf3+0x5d0>
    87a0:	8989c83a 	sub	r4,r17,r6
    87a4:	8905803a 	cmpltu	r2,r17,r4
    87a8:	1967c83a 	sub	r19,r3,r5
    87ac:	98a7c83a 	sub	r19,r19,r2
    87b0:	9880202c 	andhi	r2,r19,128
    87b4:	10006326 	beq	r2,zero,8944 <__subdf3+0x4ec>
    87b8:	3463c83a 	sub	r17,r6,r17
    87bc:	28c7c83a 	sub	r3,r5,r3
    87c0:	344d803a 	cmpltu	r6,r6,r17
    87c4:	19a7c83a 	sub	r19,r3,r6
    87c8:	3825883a 	mov	r18,r7
    87cc:	983f861e 	bne	r19,zero,85e8 <__alt_data_end+0xf00085e8>
    87d0:	8809883a 	mov	r4,r17
    87d4:	00090580 	call	9058 <__clzsi2>
    87d8:	10800804 	addi	r2,r2,32
    87dc:	113ffe04 	addi	r4,r2,-8
    87e0:	00c007c4 	movi	r3,31
    87e4:	193f850e 	bge	r3,r4,85fc <__alt_data_end+0xf00085fc>
    87e8:	10bff604 	addi	r2,r2,-40
    87ec:	8884983a 	sll	r2,r17,r2
    87f0:	0023883a 	mov	r17,zero
    87f4:	243f880e 	bge	r4,r16,8618 <__alt_data_end+0xf0008618>
    87f8:	00ffe034 	movhi	r3,65408
    87fc:	18ffffc4 	addi	r3,r3,-1
    8800:	8121c83a 	sub	r16,r16,r4
    8804:	10c6703a 	and	r3,r2,r3
    8808:	003f3406 	br	84dc <__alt_data_end+0xf00084dc>
    880c:	9100004c 	andi	r4,r18,1
    8810:	000b883a 	mov	r5,zero
    8814:	0005883a 	mov	r2,zero
    8818:	003f4806 	br	853c <__alt_data_end+0xf000853c>
    881c:	298cb03a 	or	r6,r5,r6
    8820:	300cc03a 	cmpne	r6,r6,zero
    8824:	0005883a 	mov	r2,zero
    8828:	003f6406 	br	85bc <__alt_data_end+0xf00085bc>
    882c:	10009a1e 	bne	r2,zero,8a98 <__subdf3+0x640>
    8830:	82400044 	addi	r9,r16,1
    8834:	4881ffcc 	andi	r2,r9,2047
    8838:	02800044 	movi	r10,1
    883c:	5080670e 	bge	r10,r2,89dc <__subdf3+0x584>
    8840:	0081ffc4 	movi	r2,2047
    8844:	4880af26 	beq	r9,r2,8b04 <__subdf3+0x6ac>
    8848:	898d883a 	add	r6,r17,r6
    884c:	1945883a 	add	r2,r3,r5
    8850:	3447803a 	cmpltu	r3,r6,r17
    8854:	1887883a 	add	r3,r3,r2
    8858:	182297fa 	slli	r17,r3,31
    885c:	300cd07a 	srli	r6,r6,1
    8860:	1806d07a 	srli	r3,r3,1
    8864:	4821883a 	mov	r16,r9
    8868:	89a2b03a 	or	r17,r17,r6
    886c:	003f1b06 	br	84dc <__alt_data_end+0xf00084dc>
    8870:	0101ffc4 	movi	r4,2047
    8874:	813f441e 	bne	r16,r4,8588 <__alt_data_end+0xf0008588>
    8878:	003f1806 	br	84dc <__alt_data_end+0xf00084dc>
    887c:	843ff844 	addi	r16,r16,-31
    8880:	01400804 	movi	r5,32
    8884:	1408d83a 	srl	r4,r2,r16
    8888:	19405026 	beq	r3,r5,89cc <__subdf3+0x574>
    888c:	01401004 	movi	r5,64
    8890:	28c7c83a 	sub	r3,r5,r3
    8894:	10c4983a 	sll	r2,r2,r3
    8898:	88a2b03a 	or	r17,r17,r2
    889c:	8822c03a 	cmpne	r17,r17,zero
    88a0:	2462b03a 	or	r17,r4,r17
    88a4:	0007883a 	mov	r3,zero
    88a8:	0021883a 	mov	r16,zero
    88ac:	003f6d06 	br	8664 <__alt_data_end+0xf0008664>
    88b0:	11fff804 	addi	r7,r2,-32
    88b4:	01000804 	movi	r4,32
    88b8:	29ced83a 	srl	r7,r5,r7
    88bc:	11004526 	beq	r2,r4,89d4 <__subdf3+0x57c>
    88c0:	01001004 	movi	r4,64
    88c4:	2089c83a 	sub	r4,r4,r2
    88c8:	2904983a 	sll	r2,r5,r4
    88cc:	118cb03a 	or	r6,r2,r6
    88d0:	300cc03a 	cmpne	r6,r6,zero
    88d4:	398cb03a 	or	r6,r7,r6
    88d8:	0005883a 	mov	r2,zero
    88dc:	003f3706 	br	85bc <__alt_data_end+0xf00085bc>
    88e0:	80002a26 	beq	r16,zero,898c <__subdf3+0x534>
    88e4:	0101ffc4 	movi	r4,2047
    88e8:	49006626 	beq	r9,r4,8a84 <__subdf3+0x62c>
    88ec:	0085c83a 	sub	r2,zero,r2
    88f0:	18c02034 	orhi	r3,r3,128
    88f4:	01000e04 	movi	r4,56
    88f8:	20807e16 	blt	r4,r2,8af4 <__subdf3+0x69c>
    88fc:	010007c4 	movi	r4,31
    8900:	2080e716 	blt	r4,r2,8ca0 <__subdf3+0x848>
    8904:	01000804 	movi	r4,32
    8908:	2089c83a 	sub	r4,r4,r2
    890c:	1914983a 	sll	r10,r3,r4
    8910:	8890d83a 	srl	r8,r17,r2
    8914:	8908983a 	sll	r4,r17,r4
    8918:	1884d83a 	srl	r2,r3,r2
    891c:	5222b03a 	or	r17,r10,r8
    8920:	2006c03a 	cmpne	r3,r4,zero
    8924:	88e2b03a 	or	r17,r17,r3
    8928:	3463c83a 	sub	r17,r6,r17
    892c:	2885c83a 	sub	r2,r5,r2
    8930:	344d803a 	cmpltu	r6,r6,r17
    8934:	1187c83a 	sub	r3,r2,r6
    8938:	4821883a 	mov	r16,r9
    893c:	3825883a 	mov	r18,r7
    8940:	003f2306 	br	85d0 <__alt_data_end+0xf00085d0>
    8944:	24d0b03a 	or	r8,r4,r19
    8948:	40001b1e 	bne	r8,zero,89b8 <__subdf3+0x560>
    894c:	0005883a 	mov	r2,zero
    8950:	0009883a 	mov	r4,zero
    8954:	0021883a 	mov	r16,zero
    8958:	003f4906 	br	8680 <__alt_data_end+0xf0008680>
    895c:	010007c4 	movi	r4,31
    8960:	20803a16 	blt	r4,r2,8a4c <__subdf3+0x5f4>
    8964:	01000804 	movi	r4,32
    8968:	2089c83a 	sub	r4,r4,r2
    896c:	2912983a 	sll	r9,r5,r4
    8970:	3090d83a 	srl	r8,r6,r2
    8974:	3108983a 	sll	r4,r6,r4
    8978:	2884d83a 	srl	r2,r5,r2
    897c:	4a12b03a 	or	r9,r9,r8
    8980:	2008c03a 	cmpne	r4,r4,zero
    8984:	4912b03a 	or	r9,r9,r4
    8988:	003f4e06 	br	86c4 <__alt_data_end+0xf00086c4>
    898c:	1c48b03a 	or	r4,r3,r17
    8990:	20003c26 	beq	r4,zero,8a84 <__subdf3+0x62c>
    8994:	0084303a 	nor	r2,zero,r2
    8998:	1000381e 	bne	r2,zero,8a7c <__subdf3+0x624>
    899c:	3463c83a 	sub	r17,r6,r17
    89a0:	28c5c83a 	sub	r2,r5,r3
    89a4:	344d803a 	cmpltu	r6,r6,r17
    89a8:	1187c83a 	sub	r3,r2,r6
    89ac:	4821883a 	mov	r16,r9
    89b0:	3825883a 	mov	r18,r7
    89b4:	003f0606 	br	85d0 <__alt_data_end+0xf00085d0>
    89b8:	2023883a 	mov	r17,r4
    89bc:	003f0906 	br	85e4 <__alt_data_end+0xf00085e4>
    89c0:	0101ffc4 	movi	r4,2047
    89c4:	813f3a1e 	bne	r16,r4,86b0 <__alt_data_end+0xf00086b0>
    89c8:	003ec406 	br	84dc <__alt_data_end+0xf00084dc>
    89cc:	0005883a 	mov	r2,zero
    89d0:	003fb106 	br	8898 <__alt_data_end+0xf0008898>
    89d4:	0005883a 	mov	r2,zero
    89d8:	003fbc06 	br	88cc <__alt_data_end+0xf00088cc>
    89dc:	1c44b03a 	or	r2,r3,r17
    89e0:	80008e1e 	bne	r16,zero,8c1c <__subdf3+0x7c4>
    89e4:	1000c826 	beq	r2,zero,8d08 <__subdf3+0x8b0>
    89e8:	2984b03a 	or	r2,r5,r6
    89ec:	103ebb26 	beq	r2,zero,84dc <__alt_data_end+0xf00084dc>
    89f0:	8989883a 	add	r4,r17,r6
    89f4:	1945883a 	add	r2,r3,r5
    89f8:	2447803a 	cmpltu	r3,r4,r17
    89fc:	1887883a 	add	r3,r3,r2
    8a00:	1880202c 	andhi	r2,r3,128
    8a04:	2023883a 	mov	r17,r4
    8a08:	103f1626 	beq	r2,zero,8664 <__alt_data_end+0xf0008664>
    8a0c:	00bfe034 	movhi	r2,65408
    8a10:	10bfffc4 	addi	r2,r2,-1
    8a14:	5021883a 	mov	r16,r10
    8a18:	1886703a 	and	r3,r3,r2
    8a1c:	003eaf06 	br	84dc <__alt_data_end+0xf00084dc>
    8a20:	3825883a 	mov	r18,r7
    8a24:	003f0f06 	br	8664 <__alt_data_end+0xf0008664>
    8a28:	1c44b03a 	or	r2,r3,r17
    8a2c:	8000251e 	bne	r16,zero,8ac4 <__subdf3+0x66c>
    8a30:	1000661e 	bne	r2,zero,8bcc <__subdf3+0x774>
    8a34:	2990b03a 	or	r8,r5,r6
    8a38:	40009626 	beq	r8,zero,8c94 <__subdf3+0x83c>
    8a3c:	2807883a 	mov	r3,r5
    8a40:	3023883a 	mov	r17,r6
    8a44:	3825883a 	mov	r18,r7
    8a48:	003ea406 	br	84dc <__alt_data_end+0xf00084dc>
    8a4c:	127ff804 	addi	r9,r2,-32
    8a50:	01000804 	movi	r4,32
    8a54:	2a52d83a 	srl	r9,r5,r9
    8a58:	11008c26 	beq	r2,r4,8c8c <__subdf3+0x834>
    8a5c:	01001004 	movi	r4,64
    8a60:	2085c83a 	sub	r2,r4,r2
    8a64:	2884983a 	sll	r2,r5,r2
    8a68:	118cb03a 	or	r6,r2,r6
    8a6c:	300cc03a 	cmpne	r6,r6,zero
    8a70:	4992b03a 	or	r9,r9,r6
    8a74:	0005883a 	mov	r2,zero
    8a78:	003f1206 	br	86c4 <__alt_data_end+0xf00086c4>
    8a7c:	0101ffc4 	movi	r4,2047
    8a80:	493f9c1e 	bne	r9,r4,88f4 <__alt_data_end+0xf00088f4>
    8a84:	2807883a 	mov	r3,r5
    8a88:	3023883a 	mov	r17,r6
    8a8c:	4821883a 	mov	r16,r9
    8a90:	3825883a 	mov	r18,r7
    8a94:	003e9106 	br	84dc <__alt_data_end+0xf00084dc>
    8a98:	80001f1e 	bne	r16,zero,8b18 <__subdf3+0x6c0>
    8a9c:	1c48b03a 	or	r4,r3,r17
    8aa0:	20005a26 	beq	r4,zero,8c0c <__subdf3+0x7b4>
    8aa4:	0084303a 	nor	r2,zero,r2
    8aa8:	1000561e 	bne	r2,zero,8c04 <__subdf3+0x7ac>
    8aac:	89a3883a 	add	r17,r17,r6
    8ab0:	1945883a 	add	r2,r3,r5
    8ab4:	898d803a 	cmpltu	r6,r17,r6
    8ab8:	3087883a 	add	r3,r6,r2
    8abc:	4821883a 	mov	r16,r9
    8ac0:	003f0506 	br	86d8 <__alt_data_end+0xf00086d8>
    8ac4:	10002b1e 	bne	r2,zero,8b74 <__subdf3+0x71c>
    8ac8:	2984b03a 	or	r2,r5,r6
    8acc:	10008026 	beq	r2,zero,8cd0 <__subdf3+0x878>
    8ad0:	2807883a 	mov	r3,r5
    8ad4:	3023883a 	mov	r17,r6
    8ad8:	3825883a 	mov	r18,r7
    8adc:	0401ffc4 	movi	r16,2047
    8ae0:	003e7e06 	br	84dc <__alt_data_end+0xf00084dc>
    8ae4:	3809883a 	mov	r4,r7
    8ae8:	0011883a 	mov	r8,zero
    8aec:	0005883a 	mov	r2,zero
    8af0:	003ee306 	br	8680 <__alt_data_end+0xf0008680>
    8af4:	1c62b03a 	or	r17,r3,r17
    8af8:	8822c03a 	cmpne	r17,r17,zero
    8afc:	0005883a 	mov	r2,zero
    8b00:	003f8906 	br	8928 <__alt_data_end+0xf0008928>
    8b04:	3809883a 	mov	r4,r7
    8b08:	4821883a 	mov	r16,r9
    8b0c:	0011883a 	mov	r8,zero
    8b10:	0005883a 	mov	r2,zero
    8b14:	003eda06 	br	8680 <__alt_data_end+0xf0008680>
    8b18:	0101ffc4 	movi	r4,2047
    8b1c:	49003b26 	beq	r9,r4,8c0c <__subdf3+0x7b4>
    8b20:	0085c83a 	sub	r2,zero,r2
    8b24:	18c02034 	orhi	r3,r3,128
    8b28:	01000e04 	movi	r4,56
    8b2c:	20806e16 	blt	r4,r2,8ce8 <__subdf3+0x890>
    8b30:	010007c4 	movi	r4,31
    8b34:	20807716 	blt	r4,r2,8d14 <__subdf3+0x8bc>
    8b38:	01000804 	movi	r4,32
    8b3c:	2089c83a 	sub	r4,r4,r2
    8b40:	1914983a 	sll	r10,r3,r4
    8b44:	8890d83a 	srl	r8,r17,r2
    8b48:	8908983a 	sll	r4,r17,r4
    8b4c:	1884d83a 	srl	r2,r3,r2
    8b50:	5222b03a 	or	r17,r10,r8
    8b54:	2006c03a 	cmpne	r3,r4,zero
    8b58:	88e2b03a 	or	r17,r17,r3
    8b5c:	89a3883a 	add	r17,r17,r6
    8b60:	1145883a 	add	r2,r2,r5
    8b64:	898d803a 	cmpltu	r6,r17,r6
    8b68:	3087883a 	add	r3,r6,r2
    8b6c:	4821883a 	mov	r16,r9
    8b70:	003ed906 	br	86d8 <__alt_data_end+0xf00086d8>
    8b74:	2984b03a 	or	r2,r5,r6
    8b78:	10004226 	beq	r2,zero,8c84 <__subdf3+0x82c>
    8b7c:	1808d0fa 	srli	r4,r3,3
    8b80:	8822d0fa 	srli	r17,r17,3
    8b84:	1806977a 	slli	r3,r3,29
    8b88:	2080022c 	andhi	r2,r4,8
    8b8c:	1c62b03a 	or	r17,r3,r17
    8b90:	10000826 	beq	r2,zero,8bb4 <__subdf3+0x75c>
    8b94:	2812d0fa 	srli	r9,r5,3
    8b98:	4880022c 	andhi	r2,r9,8
    8b9c:	1000051e 	bne	r2,zero,8bb4 <__subdf3+0x75c>
    8ba0:	300cd0fa 	srli	r6,r6,3
    8ba4:	2804977a 	slli	r2,r5,29
    8ba8:	4809883a 	mov	r4,r9
    8bac:	3825883a 	mov	r18,r7
    8bb0:	11a2b03a 	or	r17,r2,r6
    8bb4:	8806d77a 	srli	r3,r17,29
    8bb8:	200890fa 	slli	r4,r4,3
    8bbc:	882290fa 	slli	r17,r17,3
    8bc0:	0401ffc4 	movi	r16,2047
    8bc4:	1906b03a 	or	r3,r3,r4
    8bc8:	003e4406 	br	84dc <__alt_data_end+0xf00084dc>
    8bcc:	2984b03a 	or	r2,r5,r6
    8bd0:	103e4226 	beq	r2,zero,84dc <__alt_data_end+0xf00084dc>
    8bd4:	8989c83a 	sub	r4,r17,r6
    8bd8:	8911803a 	cmpltu	r8,r17,r4
    8bdc:	1945c83a 	sub	r2,r3,r5
    8be0:	1205c83a 	sub	r2,r2,r8
    8be4:	1200202c 	andhi	r8,r2,128
    8be8:	403e9a26 	beq	r8,zero,8654 <__alt_data_end+0xf0008654>
    8bec:	3463c83a 	sub	r17,r6,r17
    8bf0:	28c5c83a 	sub	r2,r5,r3
    8bf4:	344d803a 	cmpltu	r6,r6,r17
    8bf8:	1187c83a 	sub	r3,r2,r6
    8bfc:	3825883a 	mov	r18,r7
    8c00:	003e3606 	br	84dc <__alt_data_end+0xf00084dc>
    8c04:	0101ffc4 	movi	r4,2047
    8c08:	493fc71e 	bne	r9,r4,8b28 <__alt_data_end+0xf0008b28>
    8c0c:	2807883a 	mov	r3,r5
    8c10:	3023883a 	mov	r17,r6
    8c14:	4821883a 	mov	r16,r9
    8c18:	003e3006 	br	84dc <__alt_data_end+0xf00084dc>
    8c1c:	10003626 	beq	r2,zero,8cf8 <__subdf3+0x8a0>
    8c20:	2984b03a 	or	r2,r5,r6
    8c24:	10001726 	beq	r2,zero,8c84 <__subdf3+0x82c>
    8c28:	1808d0fa 	srli	r4,r3,3
    8c2c:	8822d0fa 	srli	r17,r17,3
    8c30:	1806977a 	slli	r3,r3,29
    8c34:	2080022c 	andhi	r2,r4,8
    8c38:	1c62b03a 	or	r17,r3,r17
    8c3c:	10000726 	beq	r2,zero,8c5c <__subdf3+0x804>
    8c40:	2812d0fa 	srli	r9,r5,3
    8c44:	4880022c 	andhi	r2,r9,8
    8c48:	1000041e 	bne	r2,zero,8c5c <__subdf3+0x804>
    8c4c:	300cd0fa 	srli	r6,r6,3
    8c50:	2804977a 	slli	r2,r5,29
    8c54:	4809883a 	mov	r4,r9
    8c58:	11a2b03a 	or	r17,r2,r6
    8c5c:	8806d77a 	srli	r3,r17,29
    8c60:	200890fa 	slli	r4,r4,3
    8c64:	882290fa 	slli	r17,r17,3
    8c68:	3825883a 	mov	r18,r7
    8c6c:	1906b03a 	or	r3,r3,r4
    8c70:	0401ffc4 	movi	r16,2047
    8c74:	003e1906 	br	84dc <__alt_data_end+0xf00084dc>
    8c78:	000b883a 	mov	r5,zero
    8c7c:	0005883a 	mov	r2,zero
    8c80:	003e2e06 	br	853c <__alt_data_end+0xf000853c>
    8c84:	0401ffc4 	movi	r16,2047
    8c88:	003e1406 	br	84dc <__alt_data_end+0xf00084dc>
    8c8c:	0005883a 	mov	r2,zero
    8c90:	003f7506 	br	8a68 <__alt_data_end+0xf0008a68>
    8c94:	0005883a 	mov	r2,zero
    8c98:	0009883a 	mov	r4,zero
    8c9c:	003e7806 	br	8680 <__alt_data_end+0xf0008680>
    8ca0:	123ff804 	addi	r8,r2,-32
    8ca4:	01000804 	movi	r4,32
    8ca8:	1a10d83a 	srl	r8,r3,r8
    8cac:	11002526 	beq	r2,r4,8d44 <__subdf3+0x8ec>
    8cb0:	01001004 	movi	r4,64
    8cb4:	2085c83a 	sub	r2,r4,r2
    8cb8:	1884983a 	sll	r2,r3,r2
    8cbc:	1444b03a 	or	r2,r2,r17
    8cc0:	1004c03a 	cmpne	r2,r2,zero
    8cc4:	40a2b03a 	or	r17,r8,r2
    8cc8:	0005883a 	mov	r2,zero
    8ccc:	003f1606 	br	8928 <__alt_data_end+0xf0008928>
    8cd0:	02000434 	movhi	r8,16
    8cd4:	0009883a 	mov	r4,zero
    8cd8:	423fffc4 	addi	r8,r8,-1
    8cdc:	00bfffc4 	movi	r2,-1
    8ce0:	0401ffc4 	movi	r16,2047
    8ce4:	003e6606 	br	8680 <__alt_data_end+0xf0008680>
    8ce8:	1c62b03a 	or	r17,r3,r17
    8cec:	8822c03a 	cmpne	r17,r17,zero
    8cf0:	0005883a 	mov	r2,zero
    8cf4:	003f9906 	br	8b5c <__alt_data_end+0xf0008b5c>
    8cf8:	2807883a 	mov	r3,r5
    8cfc:	3023883a 	mov	r17,r6
    8d00:	0401ffc4 	movi	r16,2047
    8d04:	003df506 	br	84dc <__alt_data_end+0xf00084dc>
    8d08:	2807883a 	mov	r3,r5
    8d0c:	3023883a 	mov	r17,r6
    8d10:	003df206 	br	84dc <__alt_data_end+0xf00084dc>
    8d14:	123ff804 	addi	r8,r2,-32
    8d18:	01000804 	movi	r4,32
    8d1c:	1a10d83a 	srl	r8,r3,r8
    8d20:	11000a26 	beq	r2,r4,8d4c <__subdf3+0x8f4>
    8d24:	01001004 	movi	r4,64
    8d28:	2085c83a 	sub	r2,r4,r2
    8d2c:	1884983a 	sll	r2,r3,r2
    8d30:	1444b03a 	or	r2,r2,r17
    8d34:	1004c03a 	cmpne	r2,r2,zero
    8d38:	40a2b03a 	or	r17,r8,r2
    8d3c:	0005883a 	mov	r2,zero
    8d40:	003f8606 	br	8b5c <__alt_data_end+0xf0008b5c>
    8d44:	0005883a 	mov	r2,zero
    8d48:	003fdc06 	br	8cbc <__alt_data_end+0xf0008cbc>
    8d4c:	0005883a 	mov	r2,zero
    8d50:	003ff706 	br	8d30 <__alt_data_end+0xf0008d30>

00008d54 <__fixdfsi>:
    8d54:	280cd53a 	srli	r6,r5,20
    8d58:	00c00434 	movhi	r3,16
    8d5c:	18ffffc4 	addi	r3,r3,-1
    8d60:	3181ffcc 	andi	r6,r6,2047
    8d64:	01c0ff84 	movi	r7,1022
    8d68:	28c6703a 	and	r3,r5,r3
    8d6c:	280ad7fa 	srli	r5,r5,31
    8d70:	3980120e 	bge	r7,r6,8dbc <__fixdfsi+0x68>
    8d74:	00810744 	movi	r2,1053
    8d78:	11800c16 	blt	r2,r6,8dac <__fixdfsi+0x58>
    8d7c:	00810cc4 	movi	r2,1075
    8d80:	1185c83a 	sub	r2,r2,r6
    8d84:	01c007c4 	movi	r7,31
    8d88:	18c00434 	orhi	r3,r3,16
    8d8c:	38800d16 	blt	r7,r2,8dc4 <__fixdfsi+0x70>
    8d90:	31befb44 	addi	r6,r6,-1043
    8d94:	2084d83a 	srl	r2,r4,r2
    8d98:	1986983a 	sll	r3,r3,r6
    8d9c:	1884b03a 	or	r2,r3,r2
    8da0:	28000726 	beq	r5,zero,8dc0 <__fixdfsi+0x6c>
    8da4:	0085c83a 	sub	r2,zero,r2
    8da8:	f800283a 	ret
    8dac:	00a00034 	movhi	r2,32768
    8db0:	10bfffc4 	addi	r2,r2,-1
    8db4:	2885883a 	add	r2,r5,r2
    8db8:	f800283a 	ret
    8dbc:	0005883a 	mov	r2,zero
    8dc0:	f800283a 	ret
    8dc4:	008104c4 	movi	r2,1043
    8dc8:	1185c83a 	sub	r2,r2,r6
    8dcc:	1884d83a 	srl	r2,r3,r2
    8dd0:	003ff306 	br	8da0 <__alt_data_end+0xf0008da0>

00008dd4 <__floatsidf>:
    8dd4:	defffd04 	addi	sp,sp,-12
    8dd8:	dfc00215 	stw	ra,8(sp)
    8ddc:	dc400115 	stw	r17,4(sp)
    8de0:	dc000015 	stw	r16,0(sp)
    8de4:	20002b26 	beq	r4,zero,8e94 <__floatsidf+0xc0>
    8de8:	2023883a 	mov	r17,r4
    8dec:	2020d7fa 	srli	r16,r4,31
    8df0:	20002d16 	blt	r4,zero,8ea8 <__floatsidf+0xd4>
    8df4:	8809883a 	mov	r4,r17
    8df8:	00090580 	call	9058 <__clzsi2>
    8dfc:	01410784 	movi	r5,1054
    8e00:	288bc83a 	sub	r5,r5,r2
    8e04:	01010cc4 	movi	r4,1075
    8e08:	2149c83a 	sub	r4,r4,r5
    8e0c:	00c007c4 	movi	r3,31
    8e10:	1900160e 	bge	r3,r4,8e6c <__floatsidf+0x98>
    8e14:	00c104c4 	movi	r3,1043
    8e18:	1947c83a 	sub	r3,r3,r5
    8e1c:	88c6983a 	sll	r3,r17,r3
    8e20:	00800434 	movhi	r2,16
    8e24:	10bfffc4 	addi	r2,r2,-1
    8e28:	1886703a 	and	r3,r3,r2
    8e2c:	2941ffcc 	andi	r5,r5,2047
    8e30:	800d883a 	mov	r6,r16
    8e34:	0005883a 	mov	r2,zero
    8e38:	280a953a 	slli	r5,r5,20
    8e3c:	31803fcc 	andi	r6,r6,255
    8e40:	01000434 	movhi	r4,16
    8e44:	300c97fa 	slli	r6,r6,31
    8e48:	213fffc4 	addi	r4,r4,-1
    8e4c:	1906703a 	and	r3,r3,r4
    8e50:	1946b03a 	or	r3,r3,r5
    8e54:	1986b03a 	or	r3,r3,r6
    8e58:	dfc00217 	ldw	ra,8(sp)
    8e5c:	dc400117 	ldw	r17,4(sp)
    8e60:	dc000017 	ldw	r16,0(sp)
    8e64:	dec00304 	addi	sp,sp,12
    8e68:	f800283a 	ret
    8e6c:	00c002c4 	movi	r3,11
    8e70:	1887c83a 	sub	r3,r3,r2
    8e74:	88c6d83a 	srl	r3,r17,r3
    8e78:	8904983a 	sll	r2,r17,r4
    8e7c:	01000434 	movhi	r4,16
    8e80:	213fffc4 	addi	r4,r4,-1
    8e84:	2941ffcc 	andi	r5,r5,2047
    8e88:	1906703a 	and	r3,r3,r4
    8e8c:	800d883a 	mov	r6,r16
    8e90:	003fe906 	br	8e38 <__alt_data_end+0xf0008e38>
    8e94:	000d883a 	mov	r6,zero
    8e98:	000b883a 	mov	r5,zero
    8e9c:	0007883a 	mov	r3,zero
    8ea0:	0005883a 	mov	r2,zero
    8ea4:	003fe406 	br	8e38 <__alt_data_end+0xf0008e38>
    8ea8:	0123c83a 	sub	r17,zero,r4
    8eac:	003fd106 	br	8df4 <__alt_data_end+0xf0008df4>

00008eb0 <__truncdfsf2>:
    8eb0:	2810d53a 	srli	r8,r5,20
    8eb4:	01c00434 	movhi	r7,16
    8eb8:	39ffffc4 	addi	r7,r7,-1
    8ebc:	29ce703a 	and	r7,r5,r7
    8ec0:	4201ffcc 	andi	r8,r8,2047
    8ec4:	380e90fa 	slli	r7,r7,3
    8ec8:	200cd77a 	srli	r6,r4,29
    8ecc:	42400044 	addi	r9,r8,1
    8ed0:	4a41ffcc 	andi	r9,r9,2047
    8ed4:	00c00044 	movi	r3,1
    8ed8:	280ad7fa 	srli	r5,r5,31
    8edc:	31ceb03a 	or	r7,r6,r7
    8ee0:	200490fa 	slli	r2,r4,3
    8ee4:	1a40230e 	bge	r3,r9,8f74 <__truncdfsf2+0xc4>
    8ee8:	40ff2004 	addi	r3,r8,-896
    8eec:	01803f84 	movi	r6,254
    8ef0:	30c01516 	blt	r6,r3,8f48 <__truncdfsf2+0x98>
    8ef4:	00c0380e 	bge	zero,r3,8fd8 <__truncdfsf2+0x128>
    8ef8:	200c91ba 	slli	r6,r4,6
    8efc:	380e90fa 	slli	r7,r7,3
    8f00:	1004d77a 	srli	r2,r2,29
    8f04:	300cc03a 	cmpne	r6,r6,zero
    8f08:	31ccb03a 	or	r6,r6,r7
    8f0c:	308cb03a 	or	r6,r6,r2
    8f10:	308001cc 	andi	r2,r6,7
    8f14:	10000426 	beq	r2,zero,8f28 <__truncdfsf2+0x78>
    8f18:	308003cc 	andi	r2,r6,15
    8f1c:	01000104 	movi	r4,4
    8f20:	11000126 	beq	r2,r4,8f28 <__truncdfsf2+0x78>
    8f24:	31800104 	addi	r6,r6,4
    8f28:	3081002c 	andhi	r2,r6,1024
    8f2c:	10001626 	beq	r2,zero,8f88 <__truncdfsf2+0xd8>
    8f30:	18c00044 	addi	r3,r3,1
    8f34:	00803fc4 	movi	r2,255
    8f38:	18800326 	beq	r3,r2,8f48 <__truncdfsf2+0x98>
    8f3c:	300c91ba 	slli	r6,r6,6
    8f40:	300cd27a 	srli	r6,r6,9
    8f44:	00000206 	br	8f50 <__truncdfsf2+0xa0>
    8f48:	00ffffc4 	movi	r3,-1
    8f4c:	000d883a 	mov	r6,zero
    8f50:	18c03fcc 	andi	r3,r3,255
    8f54:	180895fa 	slli	r4,r3,23
    8f58:	00c02034 	movhi	r3,128
    8f5c:	280a97fa 	slli	r5,r5,31
    8f60:	18ffffc4 	addi	r3,r3,-1
    8f64:	30c6703a 	and	r3,r6,r3
    8f68:	1906b03a 	or	r3,r3,r4
    8f6c:	1944b03a 	or	r2,r3,r5
    8f70:	f800283a 	ret
    8f74:	40000b1e 	bne	r8,zero,8fa4 <__truncdfsf2+0xf4>
    8f78:	388cb03a 	or	r6,r7,r2
    8f7c:	0007883a 	mov	r3,zero
    8f80:	30000426 	beq	r6,zero,8f94 <__truncdfsf2+0xe4>
    8f84:	01800144 	movi	r6,5
    8f88:	00803fc4 	movi	r2,255
    8f8c:	300cd0fa 	srli	r6,r6,3
    8f90:	18800a26 	beq	r3,r2,8fbc <__truncdfsf2+0x10c>
    8f94:	00802034 	movhi	r2,128
    8f98:	10bfffc4 	addi	r2,r2,-1
    8f9c:	308c703a 	and	r6,r6,r2
    8fa0:	003feb06 	br	8f50 <__alt_data_end+0xf0008f50>
    8fa4:	3888b03a 	or	r4,r7,r2
    8fa8:	203fe726 	beq	r4,zero,8f48 <__alt_data_end+0xf0008f48>
    8fac:	380c90fa 	slli	r6,r7,3
    8fb0:	00c03fc4 	movi	r3,255
    8fb4:	31808034 	orhi	r6,r6,512
    8fb8:	003fd506 	br	8f10 <__alt_data_end+0xf0008f10>
    8fbc:	303fe226 	beq	r6,zero,8f48 <__alt_data_end+0xf0008f48>
    8fc0:	00802034 	movhi	r2,128
    8fc4:	31801034 	orhi	r6,r6,64
    8fc8:	10bfffc4 	addi	r2,r2,-1
    8fcc:	00ffffc4 	movi	r3,-1
    8fd0:	308c703a 	and	r6,r6,r2
    8fd4:	003fde06 	br	8f50 <__alt_data_end+0xf0008f50>
    8fd8:	013ffa44 	movi	r4,-23
    8fdc:	19000e16 	blt	r3,r4,9018 <__truncdfsf2+0x168>
    8fe0:	01000784 	movi	r4,30
    8fe4:	20c9c83a 	sub	r4,r4,r3
    8fe8:	018007c4 	movi	r6,31
    8fec:	39c02034 	orhi	r7,r7,128
    8ff0:	31000b16 	blt	r6,r4,9020 <__truncdfsf2+0x170>
    8ff4:	423f2084 	addi	r8,r8,-894
    8ff8:	120c983a 	sll	r6,r2,r8
    8ffc:	3a0e983a 	sll	r7,r7,r8
    9000:	1104d83a 	srl	r2,r2,r4
    9004:	300cc03a 	cmpne	r6,r6,zero
    9008:	31ceb03a 	or	r7,r6,r7
    900c:	388cb03a 	or	r6,r7,r2
    9010:	0007883a 	mov	r3,zero
    9014:	003fbe06 	br	8f10 <__alt_data_end+0xf0008f10>
    9018:	0007883a 	mov	r3,zero
    901c:	003fd906 	br	8f84 <__alt_data_end+0xf0008f84>
    9020:	01bfff84 	movi	r6,-2
    9024:	30cdc83a 	sub	r6,r6,r3
    9028:	00c00804 	movi	r3,32
    902c:	398cd83a 	srl	r6,r7,r6
    9030:	20c00726 	beq	r4,r3,9050 <__truncdfsf2+0x1a0>
    9034:	423f2884 	addi	r8,r8,-862
    9038:	3a0e983a 	sll	r7,r7,r8
    903c:	3884b03a 	or	r2,r7,r2
    9040:	1004c03a 	cmpne	r2,r2,zero
    9044:	118cb03a 	or	r6,r2,r6
    9048:	0007883a 	mov	r3,zero
    904c:	003fb006 	br	8f10 <__alt_data_end+0xf0008f10>
    9050:	000f883a 	mov	r7,zero
    9054:	003ff906 	br	903c <__alt_data_end+0xf000903c>

00009058 <__clzsi2>:
    9058:	00bfffd4 	movui	r2,65535
    905c:	11000536 	bltu	r2,r4,9074 <__clzsi2+0x1c>
    9060:	00803fc4 	movi	r2,255
    9064:	11000f36 	bltu	r2,r4,90a4 <__clzsi2+0x4c>
    9068:	00800804 	movi	r2,32
    906c:	0007883a 	mov	r3,zero
    9070:	00000506 	br	9088 <__clzsi2+0x30>
    9074:	00804034 	movhi	r2,256
    9078:	10bfffc4 	addi	r2,r2,-1
    907c:	11000c2e 	bgeu	r2,r4,90b0 <__clzsi2+0x58>
    9080:	00800204 	movi	r2,8
    9084:	00c00604 	movi	r3,24
    9088:	20c8d83a 	srl	r4,r4,r3
    908c:	00c20034 	movhi	r3,2048
    9090:	18c08f04 	addi	r3,r3,572
    9094:	1909883a 	add	r4,r3,r4
    9098:	20c00003 	ldbu	r3,0(r4)
    909c:	10c5c83a 	sub	r2,r2,r3
    90a0:	f800283a 	ret
    90a4:	00800604 	movi	r2,24
    90a8:	00c00204 	movi	r3,8
    90ac:	003ff606 	br	9088 <__alt_data_end+0xf0009088>
    90b0:	00800404 	movi	r2,16
    90b4:	1007883a 	mov	r3,r2
    90b8:	003ff306 	br	9088 <__alt_data_end+0xf0009088>

000090bc <__divsi3>:
    90bc:	20001b16 	blt	r4,zero,912c <__divsi3+0x70>
    90c0:	000f883a 	mov	r7,zero
    90c4:	28001616 	blt	r5,zero,9120 <__divsi3+0x64>
    90c8:	200d883a 	mov	r6,r4
    90cc:	29001a2e 	bgeu	r5,r4,9138 <__divsi3+0x7c>
    90d0:	00800804 	movi	r2,32
    90d4:	00c00044 	movi	r3,1
    90d8:	00000106 	br	90e0 <__divsi3+0x24>
    90dc:	10000d26 	beq	r2,zero,9114 <__divsi3+0x58>
    90e0:	294b883a 	add	r5,r5,r5
    90e4:	10bfffc4 	addi	r2,r2,-1
    90e8:	18c7883a 	add	r3,r3,r3
    90ec:	293ffb36 	bltu	r5,r4,90dc <__alt_data_end+0xf00090dc>
    90f0:	0005883a 	mov	r2,zero
    90f4:	18000726 	beq	r3,zero,9114 <__divsi3+0x58>
    90f8:	0005883a 	mov	r2,zero
    90fc:	31400236 	bltu	r6,r5,9108 <__divsi3+0x4c>
    9100:	314dc83a 	sub	r6,r6,r5
    9104:	10c4b03a 	or	r2,r2,r3
    9108:	1806d07a 	srli	r3,r3,1
    910c:	280ad07a 	srli	r5,r5,1
    9110:	183ffa1e 	bne	r3,zero,90fc <__alt_data_end+0xf00090fc>
    9114:	38000126 	beq	r7,zero,911c <__divsi3+0x60>
    9118:	0085c83a 	sub	r2,zero,r2
    911c:	f800283a 	ret
    9120:	014bc83a 	sub	r5,zero,r5
    9124:	39c0005c 	xori	r7,r7,1
    9128:	003fe706 	br	90c8 <__alt_data_end+0xf00090c8>
    912c:	0109c83a 	sub	r4,zero,r4
    9130:	01c00044 	movi	r7,1
    9134:	003fe306 	br	90c4 <__alt_data_end+0xf00090c4>
    9138:	00c00044 	movi	r3,1
    913c:	003fee06 	br	90f8 <__alt_data_end+0xf00090f8>

00009140 <__modsi3>:
    9140:	20001716 	blt	r4,zero,91a0 <__modsi3+0x60>
    9144:	000f883a 	mov	r7,zero
    9148:	2005883a 	mov	r2,r4
    914c:	28001216 	blt	r5,zero,9198 <__modsi3+0x58>
    9150:	2900162e 	bgeu	r5,r4,91ac <__modsi3+0x6c>
    9154:	01800804 	movi	r6,32
    9158:	00c00044 	movi	r3,1
    915c:	00000106 	br	9164 <__modsi3+0x24>
    9160:	30000a26 	beq	r6,zero,918c <__modsi3+0x4c>
    9164:	294b883a 	add	r5,r5,r5
    9168:	31bfffc4 	addi	r6,r6,-1
    916c:	18c7883a 	add	r3,r3,r3
    9170:	293ffb36 	bltu	r5,r4,9160 <__alt_data_end+0xf0009160>
    9174:	18000526 	beq	r3,zero,918c <__modsi3+0x4c>
    9178:	1806d07a 	srli	r3,r3,1
    917c:	11400136 	bltu	r2,r5,9184 <__modsi3+0x44>
    9180:	1145c83a 	sub	r2,r2,r5
    9184:	280ad07a 	srli	r5,r5,1
    9188:	183ffb1e 	bne	r3,zero,9178 <__alt_data_end+0xf0009178>
    918c:	38000126 	beq	r7,zero,9194 <__modsi3+0x54>
    9190:	0085c83a 	sub	r2,zero,r2
    9194:	f800283a 	ret
    9198:	014bc83a 	sub	r5,zero,r5
    919c:	003fec06 	br	9150 <__alt_data_end+0xf0009150>
    91a0:	0109c83a 	sub	r4,zero,r4
    91a4:	01c00044 	movi	r7,1
    91a8:	003fe706 	br	9148 <__alt_data_end+0xf0009148>
    91ac:	00c00044 	movi	r3,1
    91b0:	003ff106 	br	9178 <__alt_data_end+0xf0009178>

000091b4 <__udivsi3>:
    91b4:	200d883a 	mov	r6,r4
    91b8:	2900152e 	bgeu	r5,r4,9210 <__udivsi3+0x5c>
    91bc:	28001416 	blt	r5,zero,9210 <__udivsi3+0x5c>
    91c0:	00800804 	movi	r2,32
    91c4:	00c00044 	movi	r3,1
    91c8:	00000206 	br	91d4 <__udivsi3+0x20>
    91cc:	10000e26 	beq	r2,zero,9208 <__udivsi3+0x54>
    91d0:	28000516 	blt	r5,zero,91e8 <__udivsi3+0x34>
    91d4:	294b883a 	add	r5,r5,r5
    91d8:	10bfffc4 	addi	r2,r2,-1
    91dc:	18c7883a 	add	r3,r3,r3
    91e0:	293ffa36 	bltu	r5,r4,91cc <__alt_data_end+0xf00091cc>
    91e4:	18000826 	beq	r3,zero,9208 <__udivsi3+0x54>
    91e8:	0005883a 	mov	r2,zero
    91ec:	31400236 	bltu	r6,r5,91f8 <__udivsi3+0x44>
    91f0:	314dc83a 	sub	r6,r6,r5
    91f4:	10c4b03a 	or	r2,r2,r3
    91f8:	1806d07a 	srli	r3,r3,1
    91fc:	280ad07a 	srli	r5,r5,1
    9200:	183ffa1e 	bne	r3,zero,91ec <__alt_data_end+0xf00091ec>
    9204:	f800283a 	ret
    9208:	0005883a 	mov	r2,zero
    920c:	f800283a 	ret
    9210:	00c00044 	movi	r3,1
    9214:	003ff406 	br	91e8 <__alt_data_end+0xf00091e8>

00009218 <__umodsi3>:
    9218:	2005883a 	mov	r2,r4
    921c:	2900122e 	bgeu	r5,r4,9268 <__umodsi3+0x50>
    9220:	28001116 	blt	r5,zero,9268 <__umodsi3+0x50>
    9224:	01800804 	movi	r6,32
    9228:	00c00044 	movi	r3,1
    922c:	00000206 	br	9238 <__umodsi3+0x20>
    9230:	30000c26 	beq	r6,zero,9264 <__umodsi3+0x4c>
    9234:	28000516 	blt	r5,zero,924c <__umodsi3+0x34>
    9238:	294b883a 	add	r5,r5,r5
    923c:	31bfffc4 	addi	r6,r6,-1
    9240:	18c7883a 	add	r3,r3,r3
    9244:	293ffa36 	bltu	r5,r4,9230 <__alt_data_end+0xf0009230>
    9248:	18000626 	beq	r3,zero,9264 <__umodsi3+0x4c>
    924c:	1806d07a 	srli	r3,r3,1
    9250:	11400136 	bltu	r2,r5,9258 <__umodsi3+0x40>
    9254:	1145c83a 	sub	r2,r2,r5
    9258:	280ad07a 	srli	r5,r5,1
    925c:	183ffb1e 	bne	r3,zero,924c <__alt_data_end+0xf000924c>
    9260:	f800283a 	ret
    9264:	f800283a 	ret
    9268:	00c00044 	movi	r3,1
    926c:	003ff706 	br	924c <__alt_data_end+0xf000924c>

00009270 <memcmp>:
    9270:	01c000c4 	movi	r7,3
    9274:	3980192e 	bgeu	r7,r6,92dc <memcmp+0x6c>
    9278:	2144b03a 	or	r2,r4,r5
    927c:	11c4703a 	and	r2,r2,r7
    9280:	10000f26 	beq	r2,zero,92c0 <memcmp+0x50>
    9284:	20800003 	ldbu	r2,0(r4)
    9288:	28c00003 	ldbu	r3,0(r5)
    928c:	10c0151e 	bne	r2,r3,92e4 <memcmp+0x74>
    9290:	31bfff84 	addi	r6,r6,-2
    9294:	01ffffc4 	movi	r7,-1
    9298:	00000406 	br	92ac <memcmp+0x3c>
    929c:	20800003 	ldbu	r2,0(r4)
    92a0:	28c00003 	ldbu	r3,0(r5)
    92a4:	31bfffc4 	addi	r6,r6,-1
    92a8:	10c00e1e 	bne	r2,r3,92e4 <memcmp+0x74>
    92ac:	21000044 	addi	r4,r4,1
    92b0:	29400044 	addi	r5,r5,1
    92b4:	31fff91e 	bne	r6,r7,929c <__alt_data_end+0xf000929c>
    92b8:	0005883a 	mov	r2,zero
    92bc:	f800283a 	ret
    92c0:	20c00017 	ldw	r3,0(r4)
    92c4:	28800017 	ldw	r2,0(r5)
    92c8:	18bfee1e 	bne	r3,r2,9284 <__alt_data_end+0xf0009284>
    92cc:	31bfff04 	addi	r6,r6,-4
    92d0:	21000104 	addi	r4,r4,4
    92d4:	29400104 	addi	r5,r5,4
    92d8:	39bff936 	bltu	r7,r6,92c0 <__alt_data_end+0xf00092c0>
    92dc:	303fe91e 	bne	r6,zero,9284 <__alt_data_end+0xf0009284>
    92e0:	003ff506 	br	92b8 <__alt_data_end+0xf00092b8>
    92e4:	10c5c83a 	sub	r2,r2,r3
    92e8:	f800283a 	ret

000092ec <memcpy>:
    92ec:	defffd04 	addi	sp,sp,-12
    92f0:	dfc00215 	stw	ra,8(sp)
    92f4:	dc400115 	stw	r17,4(sp)
    92f8:	dc000015 	stw	r16,0(sp)
    92fc:	00c003c4 	movi	r3,15
    9300:	2005883a 	mov	r2,r4
    9304:	1980452e 	bgeu	r3,r6,941c <memcpy+0x130>
    9308:	2906b03a 	or	r3,r5,r4
    930c:	18c000cc 	andi	r3,r3,3
    9310:	1800441e 	bne	r3,zero,9424 <memcpy+0x138>
    9314:	347ffc04 	addi	r17,r6,-16
    9318:	8822d13a 	srli	r17,r17,4
    931c:	28c00104 	addi	r3,r5,4
    9320:	23400104 	addi	r13,r4,4
    9324:	8820913a 	slli	r16,r17,4
    9328:	2b000204 	addi	r12,r5,8
    932c:	22c00204 	addi	r11,r4,8
    9330:	84000504 	addi	r16,r16,20
    9334:	2a800304 	addi	r10,r5,12
    9338:	22400304 	addi	r9,r4,12
    933c:	2c21883a 	add	r16,r5,r16
    9340:	2811883a 	mov	r8,r5
    9344:	200f883a 	mov	r7,r4
    9348:	41000017 	ldw	r4,0(r8)
    934c:	1fc00017 	ldw	ra,0(r3)
    9350:	63c00017 	ldw	r15,0(r12)
    9354:	39000015 	stw	r4,0(r7)
    9358:	53800017 	ldw	r14,0(r10)
    935c:	6fc00015 	stw	ra,0(r13)
    9360:	5bc00015 	stw	r15,0(r11)
    9364:	4b800015 	stw	r14,0(r9)
    9368:	18c00404 	addi	r3,r3,16
    936c:	39c00404 	addi	r7,r7,16
    9370:	42000404 	addi	r8,r8,16
    9374:	6b400404 	addi	r13,r13,16
    9378:	63000404 	addi	r12,r12,16
    937c:	5ac00404 	addi	r11,r11,16
    9380:	52800404 	addi	r10,r10,16
    9384:	4a400404 	addi	r9,r9,16
    9388:	1c3fef1e 	bne	r3,r16,9348 <__alt_data_end+0xf0009348>
    938c:	89c00044 	addi	r7,r17,1
    9390:	380e913a 	slli	r7,r7,4
    9394:	310003cc 	andi	r4,r6,15
    9398:	02c000c4 	movi	r11,3
    939c:	11c7883a 	add	r3,r2,r7
    93a0:	29cb883a 	add	r5,r5,r7
    93a4:	5900212e 	bgeu	r11,r4,942c <memcpy+0x140>
    93a8:	1813883a 	mov	r9,r3
    93ac:	2811883a 	mov	r8,r5
    93b0:	200f883a 	mov	r7,r4
    93b4:	42800017 	ldw	r10,0(r8)
    93b8:	4a400104 	addi	r9,r9,4
    93bc:	39ffff04 	addi	r7,r7,-4
    93c0:	4abfff15 	stw	r10,-4(r9)
    93c4:	42000104 	addi	r8,r8,4
    93c8:	59fffa36 	bltu	r11,r7,93b4 <__alt_data_end+0xf00093b4>
    93cc:	213fff04 	addi	r4,r4,-4
    93d0:	2008d0ba 	srli	r4,r4,2
    93d4:	318000cc 	andi	r6,r6,3
    93d8:	21000044 	addi	r4,r4,1
    93dc:	2109883a 	add	r4,r4,r4
    93e0:	2109883a 	add	r4,r4,r4
    93e4:	1907883a 	add	r3,r3,r4
    93e8:	290b883a 	add	r5,r5,r4
    93ec:	30000626 	beq	r6,zero,9408 <memcpy+0x11c>
    93f0:	198d883a 	add	r6,r3,r6
    93f4:	29c00003 	ldbu	r7,0(r5)
    93f8:	18c00044 	addi	r3,r3,1
    93fc:	29400044 	addi	r5,r5,1
    9400:	19ffffc5 	stb	r7,-1(r3)
    9404:	19bffb1e 	bne	r3,r6,93f4 <__alt_data_end+0xf00093f4>
    9408:	dfc00217 	ldw	ra,8(sp)
    940c:	dc400117 	ldw	r17,4(sp)
    9410:	dc000017 	ldw	r16,0(sp)
    9414:	dec00304 	addi	sp,sp,12
    9418:	f800283a 	ret
    941c:	2007883a 	mov	r3,r4
    9420:	003ff206 	br	93ec <__alt_data_end+0xf00093ec>
    9424:	2007883a 	mov	r3,r4
    9428:	003ff106 	br	93f0 <__alt_data_end+0xf00093f0>
    942c:	200d883a 	mov	r6,r4
    9430:	003fee06 	br	93ec <__alt_data_end+0xf00093ec>

00009434 <memset>:
    9434:	20c000cc 	andi	r3,r4,3
    9438:	2005883a 	mov	r2,r4
    943c:	18004426 	beq	r3,zero,9550 <memset+0x11c>
    9440:	31ffffc4 	addi	r7,r6,-1
    9444:	30004026 	beq	r6,zero,9548 <memset+0x114>
    9448:	2813883a 	mov	r9,r5
    944c:	200d883a 	mov	r6,r4
    9450:	2007883a 	mov	r3,r4
    9454:	00000406 	br	9468 <memset+0x34>
    9458:	3a3fffc4 	addi	r8,r7,-1
    945c:	31800044 	addi	r6,r6,1
    9460:	38003926 	beq	r7,zero,9548 <memset+0x114>
    9464:	400f883a 	mov	r7,r8
    9468:	18c00044 	addi	r3,r3,1
    946c:	32400005 	stb	r9,0(r6)
    9470:	1a0000cc 	andi	r8,r3,3
    9474:	403ff81e 	bne	r8,zero,9458 <__alt_data_end+0xf0009458>
    9478:	010000c4 	movi	r4,3
    947c:	21c02d2e 	bgeu	r4,r7,9534 <memset+0x100>
    9480:	29003fcc 	andi	r4,r5,255
    9484:	200c923a 	slli	r6,r4,8
    9488:	3108b03a 	or	r4,r6,r4
    948c:	200c943a 	slli	r6,r4,16
    9490:	218cb03a 	or	r6,r4,r6
    9494:	010003c4 	movi	r4,15
    9498:	21c0182e 	bgeu	r4,r7,94fc <memset+0xc8>
    949c:	3b3ffc04 	addi	r12,r7,-16
    94a0:	6018d13a 	srli	r12,r12,4
    94a4:	1a000104 	addi	r8,r3,4
    94a8:	1ac00204 	addi	r11,r3,8
    94ac:	6008913a 	slli	r4,r12,4
    94b0:	1a800304 	addi	r10,r3,12
    94b4:	1813883a 	mov	r9,r3
    94b8:	21000504 	addi	r4,r4,20
    94bc:	1909883a 	add	r4,r3,r4
    94c0:	49800015 	stw	r6,0(r9)
    94c4:	41800015 	stw	r6,0(r8)
    94c8:	59800015 	stw	r6,0(r11)
    94cc:	51800015 	stw	r6,0(r10)
    94d0:	42000404 	addi	r8,r8,16
    94d4:	4a400404 	addi	r9,r9,16
    94d8:	5ac00404 	addi	r11,r11,16
    94dc:	52800404 	addi	r10,r10,16
    94e0:	413ff71e 	bne	r8,r4,94c0 <__alt_data_end+0xf00094c0>
    94e4:	63000044 	addi	r12,r12,1
    94e8:	6018913a 	slli	r12,r12,4
    94ec:	39c003cc 	andi	r7,r7,15
    94f0:	010000c4 	movi	r4,3
    94f4:	1b07883a 	add	r3,r3,r12
    94f8:	21c00e2e 	bgeu	r4,r7,9534 <memset+0x100>
    94fc:	1813883a 	mov	r9,r3
    9500:	3811883a 	mov	r8,r7
    9504:	010000c4 	movi	r4,3
    9508:	49800015 	stw	r6,0(r9)
    950c:	423fff04 	addi	r8,r8,-4
    9510:	4a400104 	addi	r9,r9,4
    9514:	223ffc36 	bltu	r4,r8,9508 <__alt_data_end+0xf0009508>
    9518:	393fff04 	addi	r4,r7,-4
    951c:	2008d0ba 	srli	r4,r4,2
    9520:	39c000cc 	andi	r7,r7,3
    9524:	21000044 	addi	r4,r4,1
    9528:	2109883a 	add	r4,r4,r4
    952c:	2109883a 	add	r4,r4,r4
    9530:	1907883a 	add	r3,r3,r4
    9534:	38000526 	beq	r7,zero,954c <memset+0x118>
    9538:	19cf883a 	add	r7,r3,r7
    953c:	19400005 	stb	r5,0(r3)
    9540:	18c00044 	addi	r3,r3,1
    9544:	38fffd1e 	bne	r7,r3,953c <__alt_data_end+0xf000953c>
    9548:	f800283a 	ret
    954c:	f800283a 	ret
    9550:	2007883a 	mov	r3,r4
    9554:	300f883a 	mov	r7,r6
    9558:	003fc706 	br	9478 <__alt_data_end+0xf0009478>

0000955c <_printf_r>:
    955c:	defffd04 	addi	sp,sp,-12
    9560:	2805883a 	mov	r2,r5
    9564:	dfc00015 	stw	ra,0(sp)
    9568:	d9800115 	stw	r6,4(sp)
    956c:	d9c00215 	stw	r7,8(sp)
    9570:	21400217 	ldw	r5,8(r4)
    9574:	d9c00104 	addi	r7,sp,4
    9578:	100d883a 	mov	r6,r2
    957c:	00097340 	call	9734 <___vfprintf_internal_r>
    9580:	dfc00017 	ldw	ra,0(sp)
    9584:	dec00304 	addi	sp,sp,12
    9588:	f800283a 	ret

0000958c <printf>:
    958c:	defffc04 	addi	sp,sp,-16
    9590:	dfc00015 	stw	ra,0(sp)
    9594:	d9400115 	stw	r5,4(sp)
    9598:	d9800215 	stw	r6,8(sp)
    959c:	d9c00315 	stw	r7,12(sp)
    95a0:	00820034 	movhi	r2,2048
    95a4:	1089b504 	addi	r2,r2,9940
    95a8:	10800017 	ldw	r2,0(r2)
    95ac:	200b883a 	mov	r5,r4
    95b0:	d9800104 	addi	r6,sp,4
    95b4:	11000217 	ldw	r4,8(r2)
    95b8:	000b92c0 	call	b92c <__vfprintf_internal>
    95bc:	dfc00017 	ldw	ra,0(sp)
    95c0:	dec00404 	addi	sp,sp,16
    95c4:	f800283a 	ret

000095c8 <_puts_r>:
    95c8:	defff604 	addi	sp,sp,-40
    95cc:	dc000715 	stw	r16,28(sp)
    95d0:	2021883a 	mov	r16,r4
    95d4:	2809883a 	mov	r4,r5
    95d8:	dc400815 	stw	r17,32(sp)
    95dc:	dfc00915 	stw	ra,36(sp)
    95e0:	2823883a 	mov	r17,r5
    95e4:	000969c0 	call	969c <strlen>
    95e8:	10c00044 	addi	r3,r2,1
    95ec:	d8800115 	stw	r2,4(sp)
    95f0:	00820034 	movhi	r2,2048
    95f4:	1080cf04 	addi	r2,r2,828
    95f8:	d8800215 	stw	r2,8(sp)
    95fc:	00800044 	movi	r2,1
    9600:	d8800315 	stw	r2,12(sp)
    9604:	00800084 	movi	r2,2
    9608:	dc400015 	stw	r17,0(sp)
    960c:	d8c00615 	stw	r3,24(sp)
    9610:	dec00415 	stw	sp,16(sp)
    9614:	d8800515 	stw	r2,20(sp)
    9618:	80000226 	beq	r16,zero,9624 <_puts_r+0x5c>
    961c:	80800e17 	ldw	r2,56(r16)
    9620:	10001426 	beq	r2,zero,9674 <_puts_r+0xac>
    9624:	81400217 	ldw	r5,8(r16)
    9628:	2880030b 	ldhu	r2,12(r5)
    962c:	10c8000c 	andi	r3,r2,8192
    9630:	1800061e 	bne	r3,zero,964c <_puts_r+0x84>
    9634:	29001917 	ldw	r4,100(r5)
    9638:	00f7ffc4 	movi	r3,-8193
    963c:	10880014 	ori	r2,r2,8192
    9640:	20c6703a 	and	r3,r4,r3
    9644:	2880030d 	sth	r2,12(r5)
    9648:	28c01915 	stw	r3,100(r5)
    964c:	d9800404 	addi	r6,sp,16
    9650:	8009883a 	mov	r4,r16
    9654:	000de5c0 	call	de5c <__sfvwrite_r>
    9658:	1000091e 	bne	r2,zero,9680 <_puts_r+0xb8>
    965c:	00800284 	movi	r2,10
    9660:	dfc00917 	ldw	ra,36(sp)
    9664:	dc400817 	ldw	r17,32(sp)
    9668:	dc000717 	ldw	r16,28(sp)
    966c:	dec00a04 	addi	sp,sp,40
    9670:	f800283a 	ret
    9674:	8009883a 	mov	r4,r16
    9678:	000d9d80 	call	d9d8 <__sinit>
    967c:	003fe906 	br	9624 <__alt_data_end+0xf0009624>
    9680:	00bfffc4 	movi	r2,-1
    9684:	003ff606 	br	9660 <__alt_data_end+0xf0009660>

00009688 <puts>:
    9688:	00820034 	movhi	r2,2048
    968c:	1089b504 	addi	r2,r2,9940
    9690:	200b883a 	mov	r5,r4
    9694:	11000017 	ldw	r4,0(r2)
    9698:	00095c81 	jmpi	95c8 <_puts_r>

0000969c <strlen>:
    969c:	208000cc 	andi	r2,r4,3
    96a0:	10002026 	beq	r2,zero,9724 <strlen+0x88>
    96a4:	20800007 	ldb	r2,0(r4)
    96a8:	10002026 	beq	r2,zero,972c <strlen+0x90>
    96ac:	2005883a 	mov	r2,r4
    96b0:	00000206 	br	96bc <strlen+0x20>
    96b4:	10c00007 	ldb	r3,0(r2)
    96b8:	18001826 	beq	r3,zero,971c <strlen+0x80>
    96bc:	10800044 	addi	r2,r2,1
    96c0:	10c000cc 	andi	r3,r2,3
    96c4:	183ffb1e 	bne	r3,zero,96b4 <__alt_data_end+0xf00096b4>
    96c8:	10c00017 	ldw	r3,0(r2)
    96cc:	01ffbff4 	movhi	r7,65279
    96d0:	39ffbfc4 	addi	r7,r7,-257
    96d4:	00ca303a 	nor	r5,zero,r3
    96d8:	01a02074 	movhi	r6,32897
    96dc:	19c7883a 	add	r3,r3,r7
    96e0:	31a02004 	addi	r6,r6,-32640
    96e4:	1946703a 	and	r3,r3,r5
    96e8:	1986703a 	and	r3,r3,r6
    96ec:	1800091e 	bne	r3,zero,9714 <strlen+0x78>
    96f0:	10800104 	addi	r2,r2,4
    96f4:	10c00017 	ldw	r3,0(r2)
    96f8:	19cb883a 	add	r5,r3,r7
    96fc:	00c6303a 	nor	r3,zero,r3
    9700:	28c6703a 	and	r3,r5,r3
    9704:	1986703a 	and	r3,r3,r6
    9708:	183ff926 	beq	r3,zero,96f0 <__alt_data_end+0xf00096f0>
    970c:	00000106 	br	9714 <strlen+0x78>
    9710:	10800044 	addi	r2,r2,1
    9714:	10c00007 	ldb	r3,0(r2)
    9718:	183ffd1e 	bne	r3,zero,9710 <__alt_data_end+0xf0009710>
    971c:	1105c83a 	sub	r2,r2,r4
    9720:	f800283a 	ret
    9724:	2005883a 	mov	r2,r4
    9728:	003fe706 	br	96c8 <__alt_data_end+0xf00096c8>
    972c:	0005883a 	mov	r2,zero
    9730:	f800283a 	ret

00009734 <___vfprintf_internal_r>:
    9734:	deffb804 	addi	sp,sp,-288
    9738:	dfc04715 	stw	ra,284(sp)
    973c:	ddc04515 	stw	r23,276(sp)
    9740:	dd404315 	stw	r21,268(sp)
    9744:	d9002c15 	stw	r4,176(sp)
    9748:	282f883a 	mov	r23,r5
    974c:	302b883a 	mov	r21,r6
    9750:	d9c02d15 	stw	r7,180(sp)
    9754:	df004615 	stw	fp,280(sp)
    9758:	dd804415 	stw	r22,272(sp)
    975c:	dd004215 	stw	r20,264(sp)
    9760:	dcc04115 	stw	r19,260(sp)
    9764:	dc804015 	stw	r18,256(sp)
    9768:	dc403f15 	stw	r17,252(sp)
    976c:	dc003e15 	stw	r16,248(sp)
    9770:	000e54c0 	call	e54c <_localeconv_r>
    9774:	10800017 	ldw	r2,0(r2)
    9778:	1009883a 	mov	r4,r2
    977c:	d8803415 	stw	r2,208(sp)
    9780:	000969c0 	call	969c <strlen>
    9784:	d8803715 	stw	r2,220(sp)
    9788:	d8802c17 	ldw	r2,176(sp)
    978c:	10000226 	beq	r2,zero,9798 <___vfprintf_internal_r+0x64>
    9790:	10800e17 	ldw	r2,56(r2)
    9794:	1000f926 	beq	r2,zero,9b7c <___vfprintf_internal_r+0x448>
    9798:	b880030b 	ldhu	r2,12(r23)
    979c:	10c8000c 	andi	r3,r2,8192
    97a0:	1800061e 	bne	r3,zero,97bc <___vfprintf_internal_r+0x88>
    97a4:	b9001917 	ldw	r4,100(r23)
    97a8:	00f7ffc4 	movi	r3,-8193
    97ac:	10880014 	ori	r2,r2,8192
    97b0:	20c6703a 	and	r3,r4,r3
    97b4:	b880030d 	sth	r2,12(r23)
    97b8:	b8c01915 	stw	r3,100(r23)
    97bc:	10c0020c 	andi	r3,r2,8
    97c0:	1800c126 	beq	r3,zero,9ac8 <___vfprintf_internal_r+0x394>
    97c4:	b8c00417 	ldw	r3,16(r23)
    97c8:	1800bf26 	beq	r3,zero,9ac8 <___vfprintf_internal_r+0x394>
    97cc:	1080068c 	andi	r2,r2,26
    97d0:	00c00284 	movi	r3,10
    97d4:	10c0c426 	beq	r2,r3,9ae8 <___vfprintf_internal_r+0x3b4>
    97d8:	d8c00404 	addi	r3,sp,16
    97dc:	05020034 	movhi	r20,2048
    97e0:	d9001e04 	addi	r4,sp,120
    97e4:	a500e084 	addi	r20,r20,898
    97e8:	d8c01e15 	stw	r3,120(sp)
    97ec:	d8002015 	stw	zero,128(sp)
    97f0:	d8001f15 	stw	zero,124(sp)
    97f4:	d8003315 	stw	zero,204(sp)
    97f8:	d8003615 	stw	zero,216(sp)
    97fc:	d8003815 	stw	zero,224(sp)
    9800:	1811883a 	mov	r8,r3
    9804:	d8003915 	stw	zero,228(sp)
    9808:	d8003a15 	stw	zero,232(sp)
    980c:	d8002f15 	stw	zero,188(sp)
    9810:	d9002815 	stw	r4,160(sp)
    9814:	a8800007 	ldb	r2,0(r21)
    9818:	10027b26 	beq	r2,zero,a208 <___vfprintf_internal_r+0xad4>
    981c:	00c00944 	movi	r3,37
    9820:	a821883a 	mov	r16,r21
    9824:	10c0021e 	bne	r2,r3,9830 <___vfprintf_internal_r+0xfc>
    9828:	00001406 	br	987c <___vfprintf_internal_r+0x148>
    982c:	10c00326 	beq	r2,r3,983c <___vfprintf_internal_r+0x108>
    9830:	84000044 	addi	r16,r16,1
    9834:	80800007 	ldb	r2,0(r16)
    9838:	103ffc1e 	bne	r2,zero,982c <__alt_data_end+0xf000982c>
    983c:	8563c83a 	sub	r17,r16,r21
    9840:	88000e26 	beq	r17,zero,987c <___vfprintf_internal_r+0x148>
    9844:	d8c02017 	ldw	r3,128(sp)
    9848:	d8801f17 	ldw	r2,124(sp)
    984c:	45400015 	stw	r21,0(r8)
    9850:	1c47883a 	add	r3,r3,r17
    9854:	10800044 	addi	r2,r2,1
    9858:	d8c02015 	stw	r3,128(sp)
    985c:	44400115 	stw	r17,4(r8)
    9860:	d8801f15 	stw	r2,124(sp)
    9864:	00c001c4 	movi	r3,7
    9868:	1880a716 	blt	r3,r2,9b08 <___vfprintf_internal_r+0x3d4>
    986c:	42000204 	addi	r8,r8,8
    9870:	d9402f17 	ldw	r5,188(sp)
    9874:	2c4b883a 	add	r5,r5,r17
    9878:	d9402f15 	stw	r5,188(sp)
    987c:	80800007 	ldb	r2,0(r16)
    9880:	1000a826 	beq	r2,zero,9b24 <___vfprintf_internal_r+0x3f0>
    9884:	84400047 	ldb	r17,1(r16)
    9888:	00bfffc4 	movi	r2,-1
    988c:	85400044 	addi	r21,r16,1
    9890:	d8002785 	stb	zero,158(sp)
    9894:	0007883a 	mov	r3,zero
    9898:	000f883a 	mov	r7,zero
    989c:	d8802915 	stw	r2,164(sp)
    98a0:	d8003115 	stw	zero,196(sp)
    98a4:	0025883a 	mov	r18,zero
    98a8:	01401604 	movi	r5,88
    98ac:	01800244 	movi	r6,9
    98b0:	02800a84 	movi	r10,42
    98b4:	02401b04 	movi	r9,108
    98b8:	ad400044 	addi	r21,r21,1
    98bc:	88bff804 	addi	r2,r17,-32
    98c0:	28830436 	bltu	r5,r2,a4d4 <___vfprintf_internal_r+0xda0>
    98c4:	100490ba 	slli	r2,r2,2
    98c8:	01000074 	movhi	r4,1
    98cc:	21263704 	addi	r4,r4,-26404
    98d0:	1105883a 	add	r2,r2,r4
    98d4:	10800017 	ldw	r2,0(r2)
    98d8:	1000683a 	jmp	r2
    98dc:	0000a3f4 	movhi	zero,655
    98e0:	0000a4d4 	movui	zero,659
    98e4:	0000a4d4 	movui	zero,659
    98e8:	0000a414 	movui	zero,656
    98ec:	0000a4d4 	movui	zero,659
    98f0:	0000a4d4 	movui	zero,659
    98f4:	0000a4d4 	movui	zero,659
    98f8:	0000a4d4 	movui	zero,659
    98fc:	0000a4d4 	movui	zero,659
    9900:	0000a4d4 	movui	zero,659
    9904:	00009b88 	cmpgei	zero,zero,622
    9908:	0000a330 	cmpltui	zero,zero,652
    990c:	0000a4d4 	movui	zero,659
    9910:	00009a50 	cmplti	zero,zero,617
    9914:	00009bb0 	cmpltui	zero,zero,622
    9918:	0000a4d4 	movui	zero,659
    991c:	00009bf0 	cmpltui	zero,zero,623
    9920:	00009bfc 	xorhi	zero,zero,623
    9924:	00009bfc 	xorhi	zero,zero,623
    9928:	00009bfc 	xorhi	zero,zero,623
    992c:	00009bfc 	xorhi	zero,zero,623
    9930:	00009bfc 	xorhi	zero,zero,623
    9934:	00009bfc 	xorhi	zero,zero,623
    9938:	00009bfc 	xorhi	zero,zero,623
    993c:	00009bfc 	xorhi	zero,zero,623
    9940:	00009bfc 	xorhi	zero,zero,623
    9944:	0000a4d4 	movui	zero,659
    9948:	0000a4d4 	movui	zero,659
    994c:	0000a4d4 	movui	zero,659
    9950:	0000a4d4 	movui	zero,659
    9954:	0000a4d4 	movui	zero,659
    9958:	0000a4d4 	movui	zero,659
    995c:	0000a4d4 	movui	zero,659
    9960:	0000a4d4 	movui	zero,659
    9964:	0000a4d4 	movui	zero,659
    9968:	0000a4d4 	movui	zero,659
    996c:	00009c30 	cmpltui	zero,zero,624
    9970:	00009cec 	andhi	zero,zero,627
    9974:	0000a4d4 	movui	zero,659
    9978:	00009cec 	andhi	zero,zero,627
    997c:	0000a4d4 	movui	zero,659
    9980:	0000a4d4 	movui	zero,659
    9984:	0000a4d4 	movui	zero,659
    9988:	0000a4d4 	movui	zero,659
    998c:	00009d8c 	andi	zero,zero,630
    9990:	0000a4d4 	movui	zero,659
    9994:	0000a4d4 	movui	zero,659
    9998:	00009d98 	cmpnei	zero,zero,630
    999c:	0000a4d4 	movui	zero,659
    99a0:	0000a4d4 	movui	zero,659
    99a4:	0000a4d4 	movui	zero,659
    99a8:	0000a4d4 	movui	zero,659
    99ac:	0000a4d4 	movui	zero,659
    99b0:	0000a210 	cmplti	zero,zero,648
    99b4:	0000a4d4 	movui	zero,659
    99b8:	0000a4d4 	movui	zero,659
    99bc:	0000a270 	cmpltui	zero,zero,649
    99c0:	0000a4d4 	movui	zero,659
    99c4:	0000a4d4 	movui	zero,659
    99c8:	0000a4d4 	movui	zero,659
    99cc:	0000a4d4 	movui	zero,659
    99d0:	0000a4d4 	movui	zero,659
    99d4:	0000a4d4 	movui	zero,659
    99d8:	0000a4d4 	movui	zero,659
    99dc:	0000a4d4 	movui	zero,659
    99e0:	0000a4d4 	movui	zero,659
    99e4:	0000a4d4 	movui	zero,659
    99e8:	0000a480 	call	a48 <xEventGroupSync+0x110>
    99ec:	0000a420 	cmpeqi	zero,zero,656
    99f0:	00009cec 	andhi	zero,zero,627
    99f4:	00009cec 	andhi	zero,zero,627
    99f8:	00009cec 	andhi	zero,zero,627
    99fc:	0000a430 	cmpltui	zero,zero,656
    9a00:	0000a420 	cmpeqi	zero,zero,656
    9a04:	0000a4d4 	movui	zero,659
    9a08:	0000a4d4 	movui	zero,659
    9a0c:	0000a43c 	xorhi	zero,zero,656
    9a10:	0000a4d4 	movui	zero,659
    9a14:	0000a44c 	andi	zero,zero,657
    9a18:	0000a320 	cmpeqi	zero,zero,652
    9a1c:	00009a5c 	xori	zero,zero,617
    9a20:	0000a340 	call	a34 <xEventGroupSync+0xfc>
    9a24:	0000a4d4 	movui	zero,659
    9a28:	0000a34c 	andi	zero,zero,653
    9a2c:	0000a4d4 	movui	zero,659
    9a30:	0000a3a8 	cmpgeui	zero,zero,654
    9a34:	0000a4d4 	movui	zero,659
    9a38:	0000a4d4 	movui	zero,659
    9a3c:	0000a3b8 	rdprs	zero,zero,654
    9a40:	d9003117 	ldw	r4,196(sp)
    9a44:	d8802d15 	stw	r2,180(sp)
    9a48:	0109c83a 	sub	r4,zero,r4
    9a4c:	d9003115 	stw	r4,196(sp)
    9a50:	94800114 	ori	r18,r18,4
    9a54:	ac400007 	ldb	r17,0(r21)
    9a58:	003f9706 	br	98b8 <__alt_data_end+0xf00098b8>
    9a5c:	00800c04 	movi	r2,48
    9a60:	d9002d17 	ldw	r4,180(sp)
    9a64:	d9402917 	ldw	r5,164(sp)
    9a68:	d8802705 	stb	r2,156(sp)
    9a6c:	00801e04 	movi	r2,120
    9a70:	d8802745 	stb	r2,157(sp)
    9a74:	d8002785 	stb	zero,158(sp)
    9a78:	20c00104 	addi	r3,r4,4
    9a7c:	24c00017 	ldw	r19,0(r4)
    9a80:	002d883a 	mov	r22,zero
    9a84:	90800094 	ori	r2,r18,2
    9a88:	28029a16 	blt	r5,zero,a4f4 <___vfprintf_internal_r+0xdc0>
    9a8c:	00bfdfc4 	movi	r2,-129
    9a90:	90a4703a 	and	r18,r18,r2
    9a94:	d8c02d15 	stw	r3,180(sp)
    9a98:	94800094 	ori	r18,r18,2
    9a9c:	9802871e 	bne	r19,zero,a4bc <___vfprintf_internal_r+0xd88>
    9aa0:	00820034 	movhi	r2,2048
    9aa4:	1080d904 	addi	r2,r2,868
    9aa8:	d8803915 	stw	r2,228(sp)
    9aac:	04401e04 	movi	r17,120
    9ab0:	d8802917 	ldw	r2,164(sp)
    9ab4:	0039883a 	mov	fp,zero
    9ab8:	1001e926 	beq	r2,zero,a260 <___vfprintf_internal_r+0xb2c>
    9abc:	0027883a 	mov	r19,zero
    9ac0:	002d883a 	mov	r22,zero
    9ac4:	00020506 	br	a2dc <___vfprintf_internal_r+0xba8>
    9ac8:	d9002c17 	ldw	r4,176(sp)
    9acc:	b80b883a 	mov	r5,r23
    9ad0:	000ba040 	call	ba04 <__swsetup_r>
    9ad4:	1005ac1e 	bne	r2,zero,b188 <___vfprintf_internal_r+0x1a54>
    9ad8:	b880030b 	ldhu	r2,12(r23)
    9adc:	00c00284 	movi	r3,10
    9ae0:	1080068c 	andi	r2,r2,26
    9ae4:	10ff3c1e 	bne	r2,r3,97d8 <__alt_data_end+0xf00097d8>
    9ae8:	b880038f 	ldh	r2,14(r23)
    9aec:	103f3a16 	blt	r2,zero,97d8 <__alt_data_end+0xf00097d8>
    9af0:	d9c02d17 	ldw	r7,180(sp)
    9af4:	d9002c17 	ldw	r4,176(sp)
    9af8:	a80d883a 	mov	r6,r21
    9afc:	b80b883a 	mov	r5,r23
    9b00:	000b9480 	call	b948 <__sbprintf>
    9b04:	00001106 	br	9b4c <___vfprintf_internal_r+0x418>
    9b08:	d9002c17 	ldw	r4,176(sp)
    9b0c:	d9801e04 	addi	r6,sp,120
    9b10:	b80b883a 	mov	r5,r23
    9b14:	0010ac00 	call	10ac0 <__sprint_r>
    9b18:	1000081e 	bne	r2,zero,9b3c <___vfprintf_internal_r+0x408>
    9b1c:	da000404 	addi	r8,sp,16
    9b20:	003f5306 	br	9870 <__alt_data_end+0xf0009870>
    9b24:	d8802017 	ldw	r2,128(sp)
    9b28:	10000426 	beq	r2,zero,9b3c <___vfprintf_internal_r+0x408>
    9b2c:	d9002c17 	ldw	r4,176(sp)
    9b30:	d9801e04 	addi	r6,sp,120
    9b34:	b80b883a 	mov	r5,r23
    9b38:	0010ac00 	call	10ac0 <__sprint_r>
    9b3c:	b880030b 	ldhu	r2,12(r23)
    9b40:	1080100c 	andi	r2,r2,64
    9b44:	1005901e 	bne	r2,zero,b188 <___vfprintf_internal_r+0x1a54>
    9b48:	d8802f17 	ldw	r2,188(sp)
    9b4c:	dfc04717 	ldw	ra,284(sp)
    9b50:	df004617 	ldw	fp,280(sp)
    9b54:	ddc04517 	ldw	r23,276(sp)
    9b58:	dd804417 	ldw	r22,272(sp)
    9b5c:	dd404317 	ldw	r21,268(sp)
    9b60:	dd004217 	ldw	r20,264(sp)
    9b64:	dcc04117 	ldw	r19,260(sp)
    9b68:	dc804017 	ldw	r18,256(sp)
    9b6c:	dc403f17 	ldw	r17,252(sp)
    9b70:	dc003e17 	ldw	r16,248(sp)
    9b74:	dec04804 	addi	sp,sp,288
    9b78:	f800283a 	ret
    9b7c:	d9002c17 	ldw	r4,176(sp)
    9b80:	000d9d80 	call	d9d8 <__sinit>
    9b84:	003f0406 	br	9798 <__alt_data_end+0xf0009798>
    9b88:	d8802d17 	ldw	r2,180(sp)
    9b8c:	d9002d17 	ldw	r4,180(sp)
    9b90:	10800017 	ldw	r2,0(r2)
    9b94:	d8803115 	stw	r2,196(sp)
    9b98:	20800104 	addi	r2,r4,4
    9b9c:	d9003117 	ldw	r4,196(sp)
    9ba0:	203fa716 	blt	r4,zero,9a40 <__alt_data_end+0xf0009a40>
    9ba4:	d8802d15 	stw	r2,180(sp)
    9ba8:	ac400007 	ldb	r17,0(r21)
    9bac:	003f4206 	br	98b8 <__alt_data_end+0xf00098b8>
    9bb0:	ac400007 	ldb	r17,0(r21)
    9bb4:	aac00044 	addi	r11,r21,1
    9bb8:	8a872826 	beq	r17,r10,b85c <___vfprintf_internal_r+0x2128>
    9bbc:	88bff404 	addi	r2,r17,-48
    9bc0:	0009883a 	mov	r4,zero
    9bc4:	30867d36 	bltu	r6,r2,b5bc <___vfprintf_internal_r+0x1e88>
    9bc8:	5c400007 	ldb	r17,0(r11)
    9bcc:	210002a4 	muli	r4,r4,10
    9bd0:	5d400044 	addi	r21,r11,1
    9bd4:	a817883a 	mov	r11,r21
    9bd8:	2089883a 	add	r4,r4,r2
    9bdc:	88bff404 	addi	r2,r17,-48
    9be0:	30bff92e 	bgeu	r6,r2,9bc8 <__alt_data_end+0xf0009bc8>
    9be4:	2005c916 	blt	r4,zero,b30c <___vfprintf_internal_r+0x1bd8>
    9be8:	d9002915 	stw	r4,164(sp)
    9bec:	003f3306 	br	98bc <__alt_data_end+0xf00098bc>
    9bf0:	94802014 	ori	r18,r18,128
    9bf4:	ac400007 	ldb	r17,0(r21)
    9bf8:	003f2f06 	br	98b8 <__alt_data_end+0xf00098b8>
    9bfc:	a809883a 	mov	r4,r21
    9c00:	d8003115 	stw	zero,196(sp)
    9c04:	88bff404 	addi	r2,r17,-48
    9c08:	0017883a 	mov	r11,zero
    9c0c:	24400007 	ldb	r17,0(r4)
    9c10:	5ac002a4 	muli	r11,r11,10
    9c14:	ad400044 	addi	r21,r21,1
    9c18:	a809883a 	mov	r4,r21
    9c1c:	12d7883a 	add	r11,r2,r11
    9c20:	88bff404 	addi	r2,r17,-48
    9c24:	30bff92e 	bgeu	r6,r2,9c0c <__alt_data_end+0xf0009c0c>
    9c28:	dac03115 	stw	r11,196(sp)
    9c2c:	003f2306 	br	98bc <__alt_data_end+0xf00098bc>
    9c30:	18c03fcc 	andi	r3,r3,255
    9c34:	18072b1e 	bne	r3,zero,b8e4 <___vfprintf_internal_r+0x21b0>
    9c38:	94800414 	ori	r18,r18,16
    9c3c:	9080080c 	andi	r2,r18,32
    9c40:	10037b26 	beq	r2,zero,aa30 <___vfprintf_internal_r+0x12fc>
    9c44:	d9402d17 	ldw	r5,180(sp)
    9c48:	28800117 	ldw	r2,4(r5)
    9c4c:	2cc00017 	ldw	r19,0(r5)
    9c50:	29400204 	addi	r5,r5,8
    9c54:	d9402d15 	stw	r5,180(sp)
    9c58:	102d883a 	mov	r22,r2
    9c5c:	10044b16 	blt	r2,zero,ad8c <___vfprintf_internal_r+0x1658>
    9c60:	d9402917 	ldw	r5,164(sp)
    9c64:	df002783 	ldbu	fp,158(sp)
    9c68:	2803bc16 	blt	r5,zero,ab5c <___vfprintf_internal_r+0x1428>
    9c6c:	00ffdfc4 	movi	r3,-129
    9c70:	9d84b03a 	or	r2,r19,r22
    9c74:	90e4703a 	and	r18,r18,r3
    9c78:	10017726 	beq	r2,zero,a258 <___vfprintf_internal_r+0xb24>
    9c7c:	b0038326 	beq	r22,zero,aa8c <___vfprintf_internal_r+0x1358>
    9c80:	dc402a15 	stw	r17,168(sp)
    9c84:	dc001e04 	addi	r16,sp,120
    9c88:	b023883a 	mov	r17,r22
    9c8c:	402d883a 	mov	r22,r8
    9c90:	9809883a 	mov	r4,r19
    9c94:	880b883a 	mov	r5,r17
    9c98:	01800284 	movi	r6,10
    9c9c:	000f883a 	mov	r7,zero
    9ca0:	0012eb80 	call	12eb8 <__umoddi3>
    9ca4:	10800c04 	addi	r2,r2,48
    9ca8:	843fffc4 	addi	r16,r16,-1
    9cac:	9809883a 	mov	r4,r19
    9cb0:	880b883a 	mov	r5,r17
    9cb4:	80800005 	stb	r2,0(r16)
    9cb8:	01800284 	movi	r6,10
    9cbc:	000f883a 	mov	r7,zero
    9cc0:	00129400 	call	12940 <__udivdi3>
    9cc4:	1027883a 	mov	r19,r2
    9cc8:	10c4b03a 	or	r2,r2,r3
    9ccc:	1823883a 	mov	r17,r3
    9cd0:	103fef1e 	bne	r2,zero,9c90 <__alt_data_end+0xf0009c90>
    9cd4:	d8c02817 	ldw	r3,160(sp)
    9cd8:	dc402a17 	ldw	r17,168(sp)
    9cdc:	b011883a 	mov	r8,r22
    9ce0:	1c07c83a 	sub	r3,r3,r16
    9ce4:	d8c02e15 	stw	r3,184(sp)
    9ce8:	00005906 	br	9e50 <___vfprintf_internal_r+0x71c>
    9cec:	18c03fcc 	andi	r3,r3,255
    9cf0:	1806fa1e 	bne	r3,zero,b8dc <___vfprintf_internal_r+0x21a8>
    9cf4:	9080020c 	andi	r2,r18,8
    9cf8:	10048a26 	beq	r2,zero,af24 <___vfprintf_internal_r+0x17f0>
    9cfc:	d8c02d17 	ldw	r3,180(sp)
    9d00:	d9002d17 	ldw	r4,180(sp)
    9d04:	d9402d17 	ldw	r5,180(sp)
    9d08:	18c00017 	ldw	r3,0(r3)
    9d0c:	21000117 	ldw	r4,4(r4)
    9d10:	29400204 	addi	r5,r5,8
    9d14:	d8c03615 	stw	r3,216(sp)
    9d18:	d9003815 	stw	r4,224(sp)
    9d1c:	d9402d15 	stw	r5,180(sp)
    9d20:	d9003617 	ldw	r4,216(sp)
    9d24:	d9403817 	ldw	r5,224(sp)
    9d28:	da003d15 	stw	r8,244(sp)
    9d2c:	04000044 	movi	r16,1
    9d30:	00106e40 	call	106e4 <__fpclassifyd>
    9d34:	da003d17 	ldw	r8,244(sp)
    9d38:	14041f1e 	bne	r2,r16,adb8 <___vfprintf_internal_r+0x1684>
    9d3c:	d9003617 	ldw	r4,216(sp)
    9d40:	d9403817 	ldw	r5,224(sp)
    9d44:	000d883a 	mov	r6,zero
    9d48:	000f883a 	mov	r7,zero
    9d4c:	00134780 	call	13478 <__ledf2>
    9d50:	da003d17 	ldw	r8,244(sp)
    9d54:	1005be16 	blt	r2,zero,b450 <___vfprintf_internal_r+0x1d1c>
    9d58:	df002783 	ldbu	fp,158(sp)
    9d5c:	008011c4 	movi	r2,71
    9d60:	1445330e 	bge	r2,r17,b230 <___vfprintf_internal_r+0x1afc>
    9d64:	04020034 	movhi	r16,2048
    9d68:	8400d104 	addi	r16,r16,836
    9d6c:	00c000c4 	movi	r3,3
    9d70:	00bfdfc4 	movi	r2,-129
    9d74:	d8c02a15 	stw	r3,168(sp)
    9d78:	90a4703a 	and	r18,r18,r2
    9d7c:	d8c02e15 	stw	r3,184(sp)
    9d80:	d8002915 	stw	zero,164(sp)
    9d84:	d8003215 	stw	zero,200(sp)
    9d88:	00003706 	br	9e68 <___vfprintf_internal_r+0x734>
    9d8c:	94800214 	ori	r18,r18,8
    9d90:	ac400007 	ldb	r17,0(r21)
    9d94:	003ec806 	br	98b8 <__alt_data_end+0xf00098b8>
    9d98:	18c03fcc 	andi	r3,r3,255
    9d9c:	1806db1e 	bne	r3,zero,b90c <___vfprintf_internal_r+0x21d8>
    9da0:	94800414 	ori	r18,r18,16
    9da4:	9080080c 	andi	r2,r18,32
    9da8:	1002d826 	beq	r2,zero,a90c <___vfprintf_internal_r+0x11d8>
    9dac:	d9402d17 	ldw	r5,180(sp)
    9db0:	d8c02917 	ldw	r3,164(sp)
    9db4:	d8002785 	stb	zero,158(sp)
    9db8:	28800204 	addi	r2,r5,8
    9dbc:	2cc00017 	ldw	r19,0(r5)
    9dc0:	2d800117 	ldw	r22,4(r5)
    9dc4:	18048f16 	blt	r3,zero,b004 <___vfprintf_internal_r+0x18d0>
    9dc8:	013fdfc4 	movi	r4,-129
    9dcc:	9d86b03a 	or	r3,r19,r22
    9dd0:	d8802d15 	stw	r2,180(sp)
    9dd4:	9124703a 	and	r18,r18,r4
    9dd8:	1802d91e 	bne	r3,zero,a940 <___vfprintf_internal_r+0x120c>
    9ddc:	d8c02917 	ldw	r3,164(sp)
    9de0:	0039883a 	mov	fp,zero
    9de4:	1805c326 	beq	r3,zero,b4f4 <___vfprintf_internal_r+0x1dc0>
    9de8:	0027883a 	mov	r19,zero
    9dec:	002d883a 	mov	r22,zero
    9df0:	dc001e04 	addi	r16,sp,120
    9df4:	9806d0fa 	srli	r3,r19,3
    9df8:	b008977a 	slli	r4,r22,29
    9dfc:	b02cd0fa 	srli	r22,r22,3
    9e00:	9cc001cc 	andi	r19,r19,7
    9e04:	98800c04 	addi	r2,r19,48
    9e08:	843fffc4 	addi	r16,r16,-1
    9e0c:	20e6b03a 	or	r19,r4,r3
    9e10:	80800005 	stb	r2,0(r16)
    9e14:	9d86b03a 	or	r3,r19,r22
    9e18:	183ff61e 	bne	r3,zero,9df4 <__alt_data_end+0xf0009df4>
    9e1c:	90c0004c 	andi	r3,r18,1
    9e20:	18013b26 	beq	r3,zero,a310 <___vfprintf_internal_r+0xbdc>
    9e24:	10803fcc 	andi	r2,r2,255
    9e28:	1080201c 	xori	r2,r2,128
    9e2c:	10bfe004 	addi	r2,r2,-128
    9e30:	00c00c04 	movi	r3,48
    9e34:	10c13626 	beq	r2,r3,a310 <___vfprintf_internal_r+0xbdc>
    9e38:	80ffffc5 	stb	r3,-1(r16)
    9e3c:	d8c02817 	ldw	r3,160(sp)
    9e40:	80bfffc4 	addi	r2,r16,-1
    9e44:	1021883a 	mov	r16,r2
    9e48:	1887c83a 	sub	r3,r3,r2
    9e4c:	d8c02e15 	stw	r3,184(sp)
    9e50:	d8802e17 	ldw	r2,184(sp)
    9e54:	d9002917 	ldw	r4,164(sp)
    9e58:	1100010e 	bge	r2,r4,9e60 <___vfprintf_internal_r+0x72c>
    9e5c:	2005883a 	mov	r2,r4
    9e60:	d8802a15 	stw	r2,168(sp)
    9e64:	d8003215 	stw	zero,200(sp)
    9e68:	e7003fcc 	andi	fp,fp,255
    9e6c:	e700201c 	xori	fp,fp,128
    9e70:	e73fe004 	addi	fp,fp,-128
    9e74:	e0000326 	beq	fp,zero,9e84 <___vfprintf_internal_r+0x750>
    9e78:	d8c02a17 	ldw	r3,168(sp)
    9e7c:	18c00044 	addi	r3,r3,1
    9e80:	d8c02a15 	stw	r3,168(sp)
    9e84:	90c0008c 	andi	r3,r18,2
    9e88:	d8c02b15 	stw	r3,172(sp)
    9e8c:	18000326 	beq	r3,zero,9e9c <___vfprintf_internal_r+0x768>
    9e90:	d8c02a17 	ldw	r3,168(sp)
    9e94:	18c00084 	addi	r3,r3,2
    9e98:	d8c02a15 	stw	r3,168(sp)
    9e9c:	90c0210c 	andi	r3,r18,132
    9ea0:	d8c03015 	stw	r3,192(sp)
    9ea4:	1801a31e 	bne	r3,zero,a534 <___vfprintf_internal_r+0xe00>
    9ea8:	d9003117 	ldw	r4,196(sp)
    9eac:	d8c02a17 	ldw	r3,168(sp)
    9eb0:	20e7c83a 	sub	r19,r4,r3
    9eb4:	04c19f0e 	bge	zero,r19,a534 <___vfprintf_internal_r+0xe00>
    9eb8:	02400404 	movi	r9,16
    9ebc:	d8c02017 	ldw	r3,128(sp)
    9ec0:	d8801f17 	ldw	r2,124(sp)
    9ec4:	4cc50d0e 	bge	r9,r19,b2fc <___vfprintf_internal_r+0x1bc8>
    9ec8:	01420034 	movhi	r5,2048
    9ecc:	2940e484 	addi	r5,r5,914
    9ed0:	dc403b15 	stw	r17,236(sp)
    9ed4:	d9403515 	stw	r5,212(sp)
    9ed8:	9823883a 	mov	r17,r19
    9edc:	482d883a 	mov	r22,r9
    9ee0:	9027883a 	mov	r19,r18
    9ee4:	070001c4 	movi	fp,7
    9ee8:	8025883a 	mov	r18,r16
    9eec:	dc002c17 	ldw	r16,176(sp)
    9ef0:	00000306 	br	9f00 <___vfprintf_internal_r+0x7cc>
    9ef4:	8c7ffc04 	addi	r17,r17,-16
    9ef8:	42000204 	addi	r8,r8,8
    9efc:	b440130e 	bge	r22,r17,9f4c <___vfprintf_internal_r+0x818>
    9f00:	01020034 	movhi	r4,2048
    9f04:	18c00404 	addi	r3,r3,16
    9f08:	10800044 	addi	r2,r2,1
    9f0c:	2100e484 	addi	r4,r4,914
    9f10:	41000015 	stw	r4,0(r8)
    9f14:	45800115 	stw	r22,4(r8)
    9f18:	d8c02015 	stw	r3,128(sp)
    9f1c:	d8801f15 	stw	r2,124(sp)
    9f20:	e0bff40e 	bge	fp,r2,9ef4 <__alt_data_end+0xf0009ef4>
    9f24:	d9801e04 	addi	r6,sp,120
    9f28:	b80b883a 	mov	r5,r23
    9f2c:	8009883a 	mov	r4,r16
    9f30:	0010ac00 	call	10ac0 <__sprint_r>
    9f34:	103f011e 	bne	r2,zero,9b3c <__alt_data_end+0xf0009b3c>
    9f38:	8c7ffc04 	addi	r17,r17,-16
    9f3c:	d8c02017 	ldw	r3,128(sp)
    9f40:	d8801f17 	ldw	r2,124(sp)
    9f44:	da000404 	addi	r8,sp,16
    9f48:	b47fed16 	blt	r22,r17,9f00 <__alt_data_end+0xf0009f00>
    9f4c:	9021883a 	mov	r16,r18
    9f50:	9825883a 	mov	r18,r19
    9f54:	8827883a 	mov	r19,r17
    9f58:	dc403b17 	ldw	r17,236(sp)
    9f5c:	d9403517 	ldw	r5,212(sp)
    9f60:	98c7883a 	add	r3,r19,r3
    9f64:	10800044 	addi	r2,r2,1
    9f68:	41400015 	stw	r5,0(r8)
    9f6c:	44c00115 	stw	r19,4(r8)
    9f70:	d8c02015 	stw	r3,128(sp)
    9f74:	d8801f15 	stw	r2,124(sp)
    9f78:	010001c4 	movi	r4,7
    9f7c:	2082a316 	blt	r4,r2,aa0c <___vfprintf_internal_r+0x12d8>
    9f80:	df002787 	ldb	fp,158(sp)
    9f84:	42000204 	addi	r8,r8,8
    9f88:	e0000c26 	beq	fp,zero,9fbc <___vfprintf_internal_r+0x888>
    9f8c:	d8801f17 	ldw	r2,124(sp)
    9f90:	d9002784 	addi	r4,sp,158
    9f94:	18c00044 	addi	r3,r3,1
    9f98:	10800044 	addi	r2,r2,1
    9f9c:	41000015 	stw	r4,0(r8)
    9fa0:	01000044 	movi	r4,1
    9fa4:	41000115 	stw	r4,4(r8)
    9fa8:	d8c02015 	stw	r3,128(sp)
    9fac:	d8801f15 	stw	r2,124(sp)
    9fb0:	010001c4 	movi	r4,7
    9fb4:	20823c16 	blt	r4,r2,a8a8 <___vfprintf_internal_r+0x1174>
    9fb8:	42000204 	addi	r8,r8,8
    9fbc:	d8802b17 	ldw	r2,172(sp)
    9fc0:	10000c26 	beq	r2,zero,9ff4 <___vfprintf_internal_r+0x8c0>
    9fc4:	d8801f17 	ldw	r2,124(sp)
    9fc8:	d9002704 	addi	r4,sp,156
    9fcc:	18c00084 	addi	r3,r3,2
    9fd0:	10800044 	addi	r2,r2,1
    9fd4:	41000015 	stw	r4,0(r8)
    9fd8:	01000084 	movi	r4,2
    9fdc:	41000115 	stw	r4,4(r8)
    9fe0:	d8c02015 	stw	r3,128(sp)
    9fe4:	d8801f15 	stw	r2,124(sp)
    9fe8:	010001c4 	movi	r4,7
    9fec:	20823616 	blt	r4,r2,a8c8 <___vfprintf_internal_r+0x1194>
    9ff0:	42000204 	addi	r8,r8,8
    9ff4:	d9003017 	ldw	r4,192(sp)
    9ff8:	00802004 	movi	r2,128
    9ffc:	20819926 	beq	r4,r2,a664 <___vfprintf_internal_r+0xf30>
    a000:	d9402917 	ldw	r5,164(sp)
    a004:	d8802e17 	ldw	r2,184(sp)
    a008:	28adc83a 	sub	r22,r5,r2
    a00c:	0580310e 	bge	zero,r22,a0d4 <___vfprintf_internal_r+0x9a0>
    a010:	07000404 	movi	fp,16
    a014:	d8801f17 	ldw	r2,124(sp)
    a018:	e584140e 	bge	fp,r22,b06c <___vfprintf_internal_r+0x1938>
    a01c:	01420034 	movhi	r5,2048
    a020:	2940e084 	addi	r5,r5,898
    a024:	dc402915 	stw	r17,164(sp)
    a028:	d9402b15 	stw	r5,172(sp)
    a02c:	b023883a 	mov	r17,r22
    a030:	04c001c4 	movi	r19,7
    a034:	a82d883a 	mov	r22,r21
    a038:	902b883a 	mov	r21,r18
    a03c:	8025883a 	mov	r18,r16
    a040:	dc002c17 	ldw	r16,176(sp)
    a044:	00000306 	br	a054 <___vfprintf_internal_r+0x920>
    a048:	8c7ffc04 	addi	r17,r17,-16
    a04c:	42000204 	addi	r8,r8,8
    a050:	e440110e 	bge	fp,r17,a098 <___vfprintf_internal_r+0x964>
    a054:	18c00404 	addi	r3,r3,16
    a058:	10800044 	addi	r2,r2,1
    a05c:	45000015 	stw	r20,0(r8)
    a060:	47000115 	stw	fp,4(r8)
    a064:	d8c02015 	stw	r3,128(sp)
    a068:	d8801f15 	stw	r2,124(sp)
    a06c:	98bff60e 	bge	r19,r2,a048 <__alt_data_end+0xf000a048>
    a070:	d9801e04 	addi	r6,sp,120
    a074:	b80b883a 	mov	r5,r23
    a078:	8009883a 	mov	r4,r16
    a07c:	0010ac00 	call	10ac0 <__sprint_r>
    a080:	103eae1e 	bne	r2,zero,9b3c <__alt_data_end+0xf0009b3c>
    a084:	8c7ffc04 	addi	r17,r17,-16
    a088:	d8c02017 	ldw	r3,128(sp)
    a08c:	d8801f17 	ldw	r2,124(sp)
    a090:	da000404 	addi	r8,sp,16
    a094:	e47fef16 	blt	fp,r17,a054 <__alt_data_end+0xf000a054>
    a098:	9021883a 	mov	r16,r18
    a09c:	a825883a 	mov	r18,r21
    a0a0:	b02b883a 	mov	r21,r22
    a0a4:	882d883a 	mov	r22,r17
    a0a8:	dc402917 	ldw	r17,164(sp)
    a0ac:	d9002b17 	ldw	r4,172(sp)
    a0b0:	1d87883a 	add	r3,r3,r22
    a0b4:	10800044 	addi	r2,r2,1
    a0b8:	41000015 	stw	r4,0(r8)
    a0bc:	45800115 	stw	r22,4(r8)
    a0c0:	d8c02015 	stw	r3,128(sp)
    a0c4:	d8801f15 	stw	r2,124(sp)
    a0c8:	010001c4 	movi	r4,7
    a0cc:	2081ee16 	blt	r4,r2,a888 <___vfprintf_internal_r+0x1154>
    a0d0:	42000204 	addi	r8,r8,8
    a0d4:	9080400c 	andi	r2,r18,256
    a0d8:	1001181e 	bne	r2,zero,a53c <___vfprintf_internal_r+0xe08>
    a0dc:	d9402e17 	ldw	r5,184(sp)
    a0e0:	d8801f17 	ldw	r2,124(sp)
    a0e4:	44000015 	stw	r16,0(r8)
    a0e8:	1947883a 	add	r3,r3,r5
    a0ec:	10800044 	addi	r2,r2,1
    a0f0:	41400115 	stw	r5,4(r8)
    a0f4:	d8c02015 	stw	r3,128(sp)
    a0f8:	d8801f15 	stw	r2,124(sp)
    a0fc:	010001c4 	movi	r4,7
    a100:	2081d316 	blt	r4,r2,a850 <___vfprintf_internal_r+0x111c>
    a104:	42000204 	addi	r8,r8,8
    a108:	9480010c 	andi	r18,r18,4
    a10c:	90003226 	beq	r18,zero,a1d8 <___vfprintf_internal_r+0xaa4>
    a110:	d9403117 	ldw	r5,196(sp)
    a114:	d8802a17 	ldw	r2,168(sp)
    a118:	28a1c83a 	sub	r16,r5,r2
    a11c:	04002e0e 	bge	zero,r16,a1d8 <___vfprintf_internal_r+0xaa4>
    a120:	04400404 	movi	r17,16
    a124:	d8801f17 	ldw	r2,124(sp)
    a128:	8c04a20e 	bge	r17,r16,b3b4 <___vfprintf_internal_r+0x1c80>
    a12c:	01420034 	movhi	r5,2048
    a130:	2940e484 	addi	r5,r5,914
    a134:	d9403515 	stw	r5,212(sp)
    a138:	048001c4 	movi	r18,7
    a13c:	dcc02c17 	ldw	r19,176(sp)
    a140:	00000306 	br	a150 <___vfprintf_internal_r+0xa1c>
    a144:	843ffc04 	addi	r16,r16,-16
    a148:	42000204 	addi	r8,r8,8
    a14c:	8c00130e 	bge	r17,r16,a19c <___vfprintf_internal_r+0xa68>
    a150:	01020034 	movhi	r4,2048
    a154:	18c00404 	addi	r3,r3,16
    a158:	10800044 	addi	r2,r2,1
    a15c:	2100e484 	addi	r4,r4,914
    a160:	41000015 	stw	r4,0(r8)
    a164:	44400115 	stw	r17,4(r8)
    a168:	d8c02015 	stw	r3,128(sp)
    a16c:	d8801f15 	stw	r2,124(sp)
    a170:	90bff40e 	bge	r18,r2,a144 <__alt_data_end+0xf000a144>
    a174:	d9801e04 	addi	r6,sp,120
    a178:	b80b883a 	mov	r5,r23
    a17c:	9809883a 	mov	r4,r19
    a180:	0010ac00 	call	10ac0 <__sprint_r>
    a184:	103e6d1e 	bne	r2,zero,9b3c <__alt_data_end+0xf0009b3c>
    a188:	843ffc04 	addi	r16,r16,-16
    a18c:	d8c02017 	ldw	r3,128(sp)
    a190:	d8801f17 	ldw	r2,124(sp)
    a194:	da000404 	addi	r8,sp,16
    a198:	8c3fed16 	blt	r17,r16,a150 <__alt_data_end+0xf000a150>
    a19c:	d9403517 	ldw	r5,212(sp)
    a1a0:	1c07883a 	add	r3,r3,r16
    a1a4:	10800044 	addi	r2,r2,1
    a1a8:	41400015 	stw	r5,0(r8)
    a1ac:	44000115 	stw	r16,4(r8)
    a1b0:	d8c02015 	stw	r3,128(sp)
    a1b4:	d8801f15 	stw	r2,124(sp)
    a1b8:	010001c4 	movi	r4,7
    a1bc:	2080060e 	bge	r4,r2,a1d8 <___vfprintf_internal_r+0xaa4>
    a1c0:	d9002c17 	ldw	r4,176(sp)
    a1c4:	d9801e04 	addi	r6,sp,120
    a1c8:	b80b883a 	mov	r5,r23
    a1cc:	0010ac00 	call	10ac0 <__sprint_r>
    a1d0:	103e5a1e 	bne	r2,zero,9b3c <__alt_data_end+0xf0009b3c>
    a1d4:	d8c02017 	ldw	r3,128(sp)
    a1d8:	d8803117 	ldw	r2,196(sp)
    a1dc:	d9002a17 	ldw	r4,168(sp)
    a1e0:	1100010e 	bge	r2,r4,a1e8 <___vfprintf_internal_r+0xab4>
    a1e4:	2005883a 	mov	r2,r4
    a1e8:	d9402f17 	ldw	r5,188(sp)
    a1ec:	288b883a 	add	r5,r5,r2
    a1f0:	d9402f15 	stw	r5,188(sp)
    a1f4:	18019e1e 	bne	r3,zero,a870 <___vfprintf_internal_r+0x113c>
    a1f8:	a8800007 	ldb	r2,0(r21)
    a1fc:	d8001f15 	stw	zero,124(sp)
    a200:	da000404 	addi	r8,sp,16
    a204:	103d851e 	bne	r2,zero,981c <__alt_data_end+0xf000981c>
    a208:	a821883a 	mov	r16,r21
    a20c:	003d9b06 	br	987c <__alt_data_end+0xf000987c>
    a210:	18c03fcc 	andi	r3,r3,255
    a214:	1805c11e 	bne	r3,zero,b91c <___vfprintf_internal_r+0x21e8>
    a218:	94800414 	ori	r18,r18,16
    a21c:	9080080c 	andi	r2,r18,32
    a220:	10020c26 	beq	r2,zero,aa54 <___vfprintf_internal_r+0x1320>
    a224:	d8802d17 	ldw	r2,180(sp)
    a228:	d9002917 	ldw	r4,164(sp)
    a22c:	d8002785 	stb	zero,158(sp)
    a230:	10c00204 	addi	r3,r2,8
    a234:	14c00017 	ldw	r19,0(r2)
    a238:	15800117 	ldw	r22,4(r2)
    a23c:	20040f16 	blt	r4,zero,b27c <___vfprintf_internal_r+0x1b48>
    a240:	013fdfc4 	movi	r4,-129
    a244:	9d84b03a 	or	r2,r19,r22
    a248:	d8c02d15 	stw	r3,180(sp)
    a24c:	9124703a 	and	r18,r18,r4
    a250:	0039883a 	mov	fp,zero
    a254:	103e891e 	bne	r2,zero,9c7c <__alt_data_end+0xf0009c7c>
    a258:	d9002917 	ldw	r4,164(sp)
    a25c:	2002c11e 	bne	r4,zero,ad64 <___vfprintf_internal_r+0x1630>
    a260:	d8002915 	stw	zero,164(sp)
    a264:	d8002e15 	stw	zero,184(sp)
    a268:	dc001e04 	addi	r16,sp,120
    a26c:	003ef806 	br	9e50 <__alt_data_end+0xf0009e50>
    a270:	18c03fcc 	andi	r3,r3,255
    a274:	18059d1e 	bne	r3,zero,b8ec <___vfprintf_internal_r+0x21b8>
    a278:	01420034 	movhi	r5,2048
    a27c:	2940d404 	addi	r5,r5,848
    a280:	d9403915 	stw	r5,228(sp)
    a284:	9080080c 	andi	r2,r18,32
    a288:	10005226 	beq	r2,zero,a3d4 <___vfprintf_internal_r+0xca0>
    a28c:	d8802d17 	ldw	r2,180(sp)
    a290:	14c00017 	ldw	r19,0(r2)
    a294:	15800117 	ldw	r22,4(r2)
    a298:	10800204 	addi	r2,r2,8
    a29c:	d8802d15 	stw	r2,180(sp)
    a2a0:	9080004c 	andi	r2,r18,1
    a2a4:	10019026 	beq	r2,zero,a8e8 <___vfprintf_internal_r+0x11b4>
    a2a8:	9d84b03a 	or	r2,r19,r22
    a2ac:	10036926 	beq	r2,zero,b054 <___vfprintf_internal_r+0x1920>
    a2b0:	d8c02917 	ldw	r3,164(sp)
    a2b4:	00800c04 	movi	r2,48
    a2b8:	d8802705 	stb	r2,156(sp)
    a2bc:	dc402745 	stb	r17,157(sp)
    a2c0:	d8002785 	stb	zero,158(sp)
    a2c4:	90800094 	ori	r2,r18,2
    a2c8:	18045d16 	blt	r3,zero,b440 <___vfprintf_internal_r+0x1d0c>
    a2cc:	00bfdfc4 	movi	r2,-129
    a2d0:	90a4703a 	and	r18,r18,r2
    a2d4:	94800094 	ori	r18,r18,2
    a2d8:	0039883a 	mov	fp,zero
    a2dc:	d9003917 	ldw	r4,228(sp)
    a2e0:	dc001e04 	addi	r16,sp,120
    a2e4:	988003cc 	andi	r2,r19,15
    a2e8:	b006973a 	slli	r3,r22,28
    a2ec:	2085883a 	add	r2,r4,r2
    a2f0:	9826d13a 	srli	r19,r19,4
    a2f4:	10800003 	ldbu	r2,0(r2)
    a2f8:	b02cd13a 	srli	r22,r22,4
    a2fc:	843fffc4 	addi	r16,r16,-1
    a300:	1ce6b03a 	or	r19,r3,r19
    a304:	80800005 	stb	r2,0(r16)
    a308:	9d84b03a 	or	r2,r19,r22
    a30c:	103ff51e 	bne	r2,zero,a2e4 <__alt_data_end+0xf000a2e4>
    a310:	d8c02817 	ldw	r3,160(sp)
    a314:	1c07c83a 	sub	r3,r3,r16
    a318:	d8c02e15 	stw	r3,184(sp)
    a31c:	003ecc06 	br	9e50 <__alt_data_end+0xf0009e50>
    a320:	18c03fcc 	andi	r3,r3,255
    a324:	183e9f26 	beq	r3,zero,9da4 <__alt_data_end+0xf0009da4>
    a328:	d9c02785 	stb	r7,158(sp)
    a32c:	003e9d06 	br	9da4 <__alt_data_end+0xf0009da4>
    a330:	00c00044 	movi	r3,1
    a334:	01c00ac4 	movi	r7,43
    a338:	ac400007 	ldb	r17,0(r21)
    a33c:	003d5e06 	br	98b8 <__alt_data_end+0xf00098b8>
    a340:	94800814 	ori	r18,r18,32
    a344:	ac400007 	ldb	r17,0(r21)
    a348:	003d5b06 	br	98b8 <__alt_data_end+0xf00098b8>
    a34c:	d8c02d17 	ldw	r3,180(sp)
    a350:	d8002785 	stb	zero,158(sp)
    a354:	1c000017 	ldw	r16,0(r3)
    a358:	1cc00104 	addi	r19,r3,4
    a35c:	80041926 	beq	r16,zero,b3c4 <___vfprintf_internal_r+0x1c90>
    a360:	d9002917 	ldw	r4,164(sp)
    a364:	2003d016 	blt	r4,zero,b2a8 <___vfprintf_internal_r+0x1b74>
    a368:	200d883a 	mov	r6,r4
    a36c:	000b883a 	mov	r5,zero
    a370:	8009883a 	mov	r4,r16
    a374:	da003d15 	stw	r8,244(sp)
    a378:	000ef440 	call	ef44 <memchr>
    a37c:	da003d17 	ldw	r8,244(sp)
    a380:	10045426 	beq	r2,zero,b4d4 <___vfprintf_internal_r+0x1da0>
    a384:	1405c83a 	sub	r2,r2,r16
    a388:	d8802e15 	stw	r2,184(sp)
    a38c:	1003cc16 	blt	r2,zero,b2c0 <___vfprintf_internal_r+0x1b8c>
    a390:	df002783 	ldbu	fp,158(sp)
    a394:	d8802a15 	stw	r2,168(sp)
    a398:	dcc02d15 	stw	r19,180(sp)
    a39c:	d8002915 	stw	zero,164(sp)
    a3a0:	d8003215 	stw	zero,200(sp)
    a3a4:	003eb006 	br	9e68 <__alt_data_end+0xf0009e68>
    a3a8:	18c03fcc 	andi	r3,r3,255
    a3ac:	183f9b26 	beq	r3,zero,a21c <__alt_data_end+0xf000a21c>
    a3b0:	d9c02785 	stb	r7,158(sp)
    a3b4:	003f9906 	br	a21c <__alt_data_end+0xf000a21c>
    a3b8:	18c03fcc 	andi	r3,r3,255
    a3bc:	1805551e 	bne	r3,zero,b914 <___vfprintf_internal_r+0x21e0>
    a3c0:	01420034 	movhi	r5,2048
    a3c4:	2940d904 	addi	r5,r5,868
    a3c8:	d9403915 	stw	r5,228(sp)
    a3cc:	9080080c 	andi	r2,r18,32
    a3d0:	103fae1e 	bne	r2,zero,a28c <__alt_data_end+0xf000a28c>
    a3d4:	9080040c 	andi	r2,r18,16
    a3d8:	1002de26 	beq	r2,zero,af54 <___vfprintf_internal_r+0x1820>
    a3dc:	d8c02d17 	ldw	r3,180(sp)
    a3e0:	002d883a 	mov	r22,zero
    a3e4:	1cc00017 	ldw	r19,0(r3)
    a3e8:	18c00104 	addi	r3,r3,4
    a3ec:	d8c02d15 	stw	r3,180(sp)
    a3f0:	003fab06 	br	a2a0 <__alt_data_end+0xf000a2a0>
    a3f4:	38803fcc 	andi	r2,r7,255
    a3f8:	1080201c 	xori	r2,r2,128
    a3fc:	10bfe004 	addi	r2,r2,-128
    a400:	1002d21e 	bne	r2,zero,af4c <___vfprintf_internal_r+0x1818>
    a404:	00c00044 	movi	r3,1
    a408:	01c00804 	movi	r7,32
    a40c:	ac400007 	ldb	r17,0(r21)
    a410:	003d2906 	br	98b8 <__alt_data_end+0xf00098b8>
    a414:	94800054 	ori	r18,r18,1
    a418:	ac400007 	ldb	r17,0(r21)
    a41c:	003d2606 	br	98b8 <__alt_data_end+0xf00098b8>
    a420:	18c03fcc 	andi	r3,r3,255
    a424:	183e0526 	beq	r3,zero,9c3c <__alt_data_end+0xf0009c3c>
    a428:	d9c02785 	stb	r7,158(sp)
    a42c:	003e0306 	br	9c3c <__alt_data_end+0xf0009c3c>
    a430:	94801014 	ori	r18,r18,64
    a434:	ac400007 	ldb	r17,0(r21)
    a438:	003d1f06 	br	98b8 <__alt_data_end+0xf00098b8>
    a43c:	ac400007 	ldb	r17,0(r21)
    a440:	8a438726 	beq	r17,r9,b260 <___vfprintf_internal_r+0x1b2c>
    a444:	94800414 	ori	r18,r18,16
    a448:	003d1b06 	br	98b8 <__alt_data_end+0xf00098b8>
    a44c:	18c03fcc 	andi	r3,r3,255
    a450:	1805341e 	bne	r3,zero,b924 <___vfprintf_internal_r+0x21f0>
    a454:	9080080c 	andi	r2,r18,32
    a458:	1002cd26 	beq	r2,zero,af90 <___vfprintf_internal_r+0x185c>
    a45c:	d9402d17 	ldw	r5,180(sp)
    a460:	d9002f17 	ldw	r4,188(sp)
    a464:	28800017 	ldw	r2,0(r5)
    a468:	2007d7fa 	srai	r3,r4,31
    a46c:	29400104 	addi	r5,r5,4
    a470:	d9402d15 	stw	r5,180(sp)
    a474:	11000015 	stw	r4,0(r2)
    a478:	10c00115 	stw	r3,4(r2)
    a47c:	003ce506 	br	9814 <__alt_data_end+0xf0009814>
    a480:	d8c02d17 	ldw	r3,180(sp)
    a484:	d9002d17 	ldw	r4,180(sp)
    a488:	d8002785 	stb	zero,158(sp)
    a48c:	18800017 	ldw	r2,0(r3)
    a490:	21000104 	addi	r4,r4,4
    a494:	00c00044 	movi	r3,1
    a498:	d8c02a15 	stw	r3,168(sp)
    a49c:	d8801405 	stb	r2,80(sp)
    a4a0:	d9002d15 	stw	r4,180(sp)
    a4a4:	d8c02e15 	stw	r3,184(sp)
    a4a8:	d8002915 	stw	zero,164(sp)
    a4ac:	d8003215 	stw	zero,200(sp)
    a4b0:	dc001404 	addi	r16,sp,80
    a4b4:	0039883a 	mov	fp,zero
    a4b8:	003e7206 	br	9e84 <__alt_data_end+0xf0009e84>
    a4bc:	01020034 	movhi	r4,2048
    a4c0:	2100d904 	addi	r4,r4,868
    a4c4:	0039883a 	mov	fp,zero
    a4c8:	d9003915 	stw	r4,228(sp)
    a4cc:	04401e04 	movi	r17,120
    a4d0:	003f8206 	br	a2dc <__alt_data_end+0xf000a2dc>
    a4d4:	18c03fcc 	andi	r3,r3,255
    a4d8:	1805061e 	bne	r3,zero,b8f4 <___vfprintf_internal_r+0x21c0>
    a4dc:	883d9126 	beq	r17,zero,9b24 <__alt_data_end+0xf0009b24>
    a4e0:	00c00044 	movi	r3,1
    a4e4:	d8c02a15 	stw	r3,168(sp)
    a4e8:	dc401405 	stb	r17,80(sp)
    a4ec:	d8002785 	stb	zero,158(sp)
    a4f0:	003fec06 	br	a4a4 <__alt_data_end+0xf000a4a4>
    a4f4:	01420034 	movhi	r5,2048
    a4f8:	2940d904 	addi	r5,r5,868
    a4fc:	d9403915 	stw	r5,228(sp)
    a500:	d8c02d15 	stw	r3,180(sp)
    a504:	1025883a 	mov	r18,r2
    a508:	04401e04 	movi	r17,120
    a50c:	9d84b03a 	or	r2,r19,r22
    a510:	1000fc1e 	bne	r2,zero,a904 <___vfprintf_internal_r+0x11d0>
    a514:	0039883a 	mov	fp,zero
    a518:	00800084 	movi	r2,2
    a51c:	10803fcc 	andi	r2,r2,255
    a520:	00c00044 	movi	r3,1
    a524:	10c20f26 	beq	r2,r3,ad64 <___vfprintf_internal_r+0x1630>
    a528:	00c00084 	movi	r3,2
    a52c:	10fd6326 	beq	r2,r3,9abc <__alt_data_end+0xf0009abc>
    a530:	003e2d06 	br	9de8 <__alt_data_end+0xf0009de8>
    a534:	d8c02017 	ldw	r3,128(sp)
    a538:	003e9306 	br	9f88 <__alt_data_end+0xf0009f88>
    a53c:	00801944 	movi	r2,101
    a540:	14407e0e 	bge	r2,r17,a73c <___vfprintf_internal_r+0x1008>
    a544:	d9003617 	ldw	r4,216(sp)
    a548:	d9403817 	ldw	r5,224(sp)
    a54c:	000d883a 	mov	r6,zero
    a550:	000f883a 	mov	r7,zero
    a554:	d8c03c15 	stw	r3,240(sp)
    a558:	da003d15 	stw	r8,244(sp)
    a55c:	00133f00 	call	133f0 <__eqdf2>
    a560:	d8c03c17 	ldw	r3,240(sp)
    a564:	da003d17 	ldw	r8,244(sp)
    a568:	1000f71e 	bne	r2,zero,a948 <___vfprintf_internal_r+0x1214>
    a56c:	d8801f17 	ldw	r2,124(sp)
    a570:	01020034 	movhi	r4,2048
    a574:	2100e004 	addi	r4,r4,896
    a578:	18c00044 	addi	r3,r3,1
    a57c:	10800044 	addi	r2,r2,1
    a580:	41000015 	stw	r4,0(r8)
    a584:	01000044 	movi	r4,1
    a588:	41000115 	stw	r4,4(r8)
    a58c:	d8c02015 	stw	r3,128(sp)
    a590:	d8801f15 	stw	r2,124(sp)
    a594:	010001c4 	movi	r4,7
    a598:	2082b816 	blt	r4,r2,b07c <___vfprintf_internal_r+0x1948>
    a59c:	42000204 	addi	r8,r8,8
    a5a0:	d8802617 	ldw	r2,152(sp)
    a5a4:	d9403317 	ldw	r5,204(sp)
    a5a8:	11400216 	blt	r2,r5,a5b4 <___vfprintf_internal_r+0xe80>
    a5ac:	9080004c 	andi	r2,r18,1
    a5b0:	103ed526 	beq	r2,zero,a108 <__alt_data_end+0xf000a108>
    a5b4:	d8803717 	ldw	r2,220(sp)
    a5b8:	d9003417 	ldw	r4,208(sp)
    a5bc:	d9403717 	ldw	r5,220(sp)
    a5c0:	1887883a 	add	r3,r3,r2
    a5c4:	d8801f17 	ldw	r2,124(sp)
    a5c8:	41000015 	stw	r4,0(r8)
    a5cc:	41400115 	stw	r5,4(r8)
    a5d0:	10800044 	addi	r2,r2,1
    a5d4:	d8c02015 	stw	r3,128(sp)
    a5d8:	d8801f15 	stw	r2,124(sp)
    a5dc:	010001c4 	movi	r4,7
    a5e0:	20832916 	blt	r4,r2,b288 <___vfprintf_internal_r+0x1b54>
    a5e4:	42000204 	addi	r8,r8,8
    a5e8:	d8803317 	ldw	r2,204(sp)
    a5ec:	143fffc4 	addi	r16,r2,-1
    a5f0:	043ec50e 	bge	zero,r16,a108 <__alt_data_end+0xf000a108>
    a5f4:	04400404 	movi	r17,16
    a5f8:	d8801f17 	ldw	r2,124(sp)
    a5fc:	8c00880e 	bge	r17,r16,a820 <___vfprintf_internal_r+0x10ec>
    a600:	01420034 	movhi	r5,2048
    a604:	2940e084 	addi	r5,r5,898
    a608:	d9402b15 	stw	r5,172(sp)
    a60c:	058001c4 	movi	r22,7
    a610:	dcc02c17 	ldw	r19,176(sp)
    a614:	00000306 	br	a624 <___vfprintf_internal_r+0xef0>
    a618:	42000204 	addi	r8,r8,8
    a61c:	843ffc04 	addi	r16,r16,-16
    a620:	8c00820e 	bge	r17,r16,a82c <___vfprintf_internal_r+0x10f8>
    a624:	18c00404 	addi	r3,r3,16
    a628:	10800044 	addi	r2,r2,1
    a62c:	45000015 	stw	r20,0(r8)
    a630:	44400115 	stw	r17,4(r8)
    a634:	d8c02015 	stw	r3,128(sp)
    a638:	d8801f15 	stw	r2,124(sp)
    a63c:	b0bff60e 	bge	r22,r2,a618 <__alt_data_end+0xf000a618>
    a640:	d9801e04 	addi	r6,sp,120
    a644:	b80b883a 	mov	r5,r23
    a648:	9809883a 	mov	r4,r19
    a64c:	0010ac00 	call	10ac0 <__sprint_r>
    a650:	103d3a1e 	bne	r2,zero,9b3c <__alt_data_end+0xf0009b3c>
    a654:	d8c02017 	ldw	r3,128(sp)
    a658:	d8801f17 	ldw	r2,124(sp)
    a65c:	da000404 	addi	r8,sp,16
    a660:	003fee06 	br	a61c <__alt_data_end+0xf000a61c>
    a664:	d9403117 	ldw	r5,196(sp)
    a668:	d8802a17 	ldw	r2,168(sp)
    a66c:	28adc83a 	sub	r22,r5,r2
    a670:	05be630e 	bge	zero,r22,a000 <__alt_data_end+0xf000a000>
    a674:	07000404 	movi	fp,16
    a678:	d8801f17 	ldw	r2,124(sp)
    a67c:	e5838f0e 	bge	fp,r22,b4bc <___vfprintf_internal_r+0x1d88>
    a680:	01420034 	movhi	r5,2048
    a684:	2940e084 	addi	r5,r5,898
    a688:	dc403015 	stw	r17,192(sp)
    a68c:	d9402b15 	stw	r5,172(sp)
    a690:	b023883a 	mov	r17,r22
    a694:	04c001c4 	movi	r19,7
    a698:	a82d883a 	mov	r22,r21
    a69c:	902b883a 	mov	r21,r18
    a6a0:	8025883a 	mov	r18,r16
    a6a4:	dc002c17 	ldw	r16,176(sp)
    a6a8:	00000306 	br	a6b8 <___vfprintf_internal_r+0xf84>
    a6ac:	8c7ffc04 	addi	r17,r17,-16
    a6b0:	42000204 	addi	r8,r8,8
    a6b4:	e440110e 	bge	fp,r17,a6fc <___vfprintf_internal_r+0xfc8>
    a6b8:	18c00404 	addi	r3,r3,16
    a6bc:	10800044 	addi	r2,r2,1
    a6c0:	45000015 	stw	r20,0(r8)
    a6c4:	47000115 	stw	fp,4(r8)
    a6c8:	d8c02015 	stw	r3,128(sp)
    a6cc:	d8801f15 	stw	r2,124(sp)
    a6d0:	98bff60e 	bge	r19,r2,a6ac <__alt_data_end+0xf000a6ac>
    a6d4:	d9801e04 	addi	r6,sp,120
    a6d8:	b80b883a 	mov	r5,r23
    a6dc:	8009883a 	mov	r4,r16
    a6e0:	0010ac00 	call	10ac0 <__sprint_r>
    a6e4:	103d151e 	bne	r2,zero,9b3c <__alt_data_end+0xf0009b3c>
    a6e8:	8c7ffc04 	addi	r17,r17,-16
    a6ec:	d8c02017 	ldw	r3,128(sp)
    a6f0:	d8801f17 	ldw	r2,124(sp)
    a6f4:	da000404 	addi	r8,sp,16
    a6f8:	e47fef16 	blt	fp,r17,a6b8 <__alt_data_end+0xf000a6b8>
    a6fc:	9021883a 	mov	r16,r18
    a700:	a825883a 	mov	r18,r21
    a704:	b02b883a 	mov	r21,r22
    a708:	882d883a 	mov	r22,r17
    a70c:	dc403017 	ldw	r17,192(sp)
    a710:	d9002b17 	ldw	r4,172(sp)
    a714:	1d87883a 	add	r3,r3,r22
    a718:	10800044 	addi	r2,r2,1
    a71c:	41000015 	stw	r4,0(r8)
    a720:	45800115 	stw	r22,4(r8)
    a724:	d8c02015 	stw	r3,128(sp)
    a728:	d8801f15 	stw	r2,124(sp)
    a72c:	010001c4 	movi	r4,7
    a730:	20818e16 	blt	r4,r2,ad6c <___vfprintf_internal_r+0x1638>
    a734:	42000204 	addi	r8,r8,8
    a738:	003e3106 	br	a000 <__alt_data_end+0xf000a000>
    a73c:	d9403317 	ldw	r5,204(sp)
    a740:	00800044 	movi	r2,1
    a744:	18c00044 	addi	r3,r3,1
    a748:	1141530e 	bge	r2,r5,ac98 <___vfprintf_internal_r+0x1564>
    a74c:	dc401f17 	ldw	r17,124(sp)
    a750:	00800044 	movi	r2,1
    a754:	40800115 	stw	r2,4(r8)
    a758:	8c400044 	addi	r17,r17,1
    a75c:	44000015 	stw	r16,0(r8)
    a760:	d8c02015 	stw	r3,128(sp)
    a764:	dc401f15 	stw	r17,124(sp)
    a768:	008001c4 	movi	r2,7
    a76c:	14416b16 	blt	r2,r17,ad1c <___vfprintf_internal_r+0x15e8>
    a770:	42000204 	addi	r8,r8,8
    a774:	d8803717 	ldw	r2,220(sp)
    a778:	d9003417 	ldw	r4,208(sp)
    a77c:	8c400044 	addi	r17,r17,1
    a780:	10c7883a 	add	r3,r2,r3
    a784:	40800115 	stw	r2,4(r8)
    a788:	41000015 	stw	r4,0(r8)
    a78c:	d8c02015 	stw	r3,128(sp)
    a790:	dc401f15 	stw	r17,124(sp)
    a794:	008001c4 	movi	r2,7
    a798:	14416916 	blt	r2,r17,ad40 <___vfprintf_internal_r+0x160c>
    a79c:	45800204 	addi	r22,r8,8
    a7a0:	d9003617 	ldw	r4,216(sp)
    a7a4:	d9403817 	ldw	r5,224(sp)
    a7a8:	000d883a 	mov	r6,zero
    a7ac:	000f883a 	mov	r7,zero
    a7b0:	d8c03c15 	stw	r3,240(sp)
    a7b4:	00133f00 	call	133f0 <__eqdf2>
    a7b8:	d8c03c17 	ldw	r3,240(sp)
    a7bc:	1000bc26 	beq	r2,zero,aab0 <___vfprintf_internal_r+0x137c>
    a7c0:	d9403317 	ldw	r5,204(sp)
    a7c4:	84000044 	addi	r16,r16,1
    a7c8:	8c400044 	addi	r17,r17,1
    a7cc:	28bfffc4 	addi	r2,r5,-1
    a7d0:	1887883a 	add	r3,r3,r2
    a7d4:	b0800115 	stw	r2,4(r22)
    a7d8:	b4000015 	stw	r16,0(r22)
    a7dc:	d8c02015 	stw	r3,128(sp)
    a7e0:	dc401f15 	stw	r17,124(sp)
    a7e4:	008001c4 	movi	r2,7
    a7e8:	14414316 	blt	r2,r17,acf8 <___vfprintf_internal_r+0x15c4>
    a7ec:	b5800204 	addi	r22,r22,8
    a7f0:	d9003a17 	ldw	r4,232(sp)
    a7f4:	df0022c4 	addi	fp,sp,139
    a7f8:	8c400044 	addi	r17,r17,1
    a7fc:	20c7883a 	add	r3,r4,r3
    a800:	b7000015 	stw	fp,0(r22)
    a804:	b1000115 	stw	r4,4(r22)
    a808:	d8c02015 	stw	r3,128(sp)
    a80c:	dc401f15 	stw	r17,124(sp)
    a810:	008001c4 	movi	r2,7
    a814:	14400e16 	blt	r2,r17,a850 <___vfprintf_internal_r+0x111c>
    a818:	b2000204 	addi	r8,r22,8
    a81c:	003e3a06 	br	a108 <__alt_data_end+0xf000a108>
    a820:	01020034 	movhi	r4,2048
    a824:	2100e084 	addi	r4,r4,898
    a828:	d9002b15 	stw	r4,172(sp)
    a82c:	d9002b17 	ldw	r4,172(sp)
    a830:	1c07883a 	add	r3,r3,r16
    a834:	44000115 	stw	r16,4(r8)
    a838:	41000015 	stw	r4,0(r8)
    a83c:	10800044 	addi	r2,r2,1
    a840:	d8c02015 	stw	r3,128(sp)
    a844:	d8801f15 	stw	r2,124(sp)
    a848:	010001c4 	movi	r4,7
    a84c:	20be2d0e 	bge	r4,r2,a104 <__alt_data_end+0xf000a104>
    a850:	d9002c17 	ldw	r4,176(sp)
    a854:	d9801e04 	addi	r6,sp,120
    a858:	b80b883a 	mov	r5,r23
    a85c:	0010ac00 	call	10ac0 <__sprint_r>
    a860:	103cb61e 	bne	r2,zero,9b3c <__alt_data_end+0xf0009b3c>
    a864:	d8c02017 	ldw	r3,128(sp)
    a868:	da000404 	addi	r8,sp,16
    a86c:	003e2606 	br	a108 <__alt_data_end+0xf000a108>
    a870:	d9002c17 	ldw	r4,176(sp)
    a874:	d9801e04 	addi	r6,sp,120
    a878:	b80b883a 	mov	r5,r23
    a87c:	0010ac00 	call	10ac0 <__sprint_r>
    a880:	103e5d26 	beq	r2,zero,a1f8 <__alt_data_end+0xf000a1f8>
    a884:	003cad06 	br	9b3c <__alt_data_end+0xf0009b3c>
    a888:	d9002c17 	ldw	r4,176(sp)
    a88c:	d9801e04 	addi	r6,sp,120
    a890:	b80b883a 	mov	r5,r23
    a894:	0010ac00 	call	10ac0 <__sprint_r>
    a898:	103ca81e 	bne	r2,zero,9b3c <__alt_data_end+0xf0009b3c>
    a89c:	d8c02017 	ldw	r3,128(sp)
    a8a0:	da000404 	addi	r8,sp,16
    a8a4:	003e0b06 	br	a0d4 <__alt_data_end+0xf000a0d4>
    a8a8:	d9002c17 	ldw	r4,176(sp)
    a8ac:	d9801e04 	addi	r6,sp,120
    a8b0:	b80b883a 	mov	r5,r23
    a8b4:	0010ac00 	call	10ac0 <__sprint_r>
    a8b8:	103ca01e 	bne	r2,zero,9b3c <__alt_data_end+0xf0009b3c>
    a8bc:	d8c02017 	ldw	r3,128(sp)
    a8c0:	da000404 	addi	r8,sp,16
    a8c4:	003dbd06 	br	9fbc <__alt_data_end+0xf0009fbc>
    a8c8:	d9002c17 	ldw	r4,176(sp)
    a8cc:	d9801e04 	addi	r6,sp,120
    a8d0:	b80b883a 	mov	r5,r23
    a8d4:	0010ac00 	call	10ac0 <__sprint_r>
    a8d8:	103c981e 	bne	r2,zero,9b3c <__alt_data_end+0xf0009b3c>
    a8dc:	d8c02017 	ldw	r3,128(sp)
    a8e0:	da000404 	addi	r8,sp,16
    a8e4:	003dc306 	br	9ff4 <__alt_data_end+0xf0009ff4>
    a8e8:	d8802917 	ldw	r2,164(sp)
    a8ec:	d8002785 	stb	zero,158(sp)
    a8f0:	103f0616 	blt	r2,zero,a50c <__alt_data_end+0xf000a50c>
    a8f4:	00ffdfc4 	movi	r3,-129
    a8f8:	9d84b03a 	or	r2,r19,r22
    a8fc:	90e4703a 	and	r18,r18,r3
    a900:	103c6b26 	beq	r2,zero,9ab0 <__alt_data_end+0xf0009ab0>
    a904:	0039883a 	mov	fp,zero
    a908:	003e7406 	br	a2dc <__alt_data_end+0xf000a2dc>
    a90c:	9080040c 	andi	r2,r18,16
    a910:	1001b326 	beq	r2,zero,afe0 <___vfprintf_internal_r+0x18ac>
    a914:	d9002d17 	ldw	r4,180(sp)
    a918:	d9402917 	ldw	r5,164(sp)
    a91c:	d8002785 	stb	zero,158(sp)
    a920:	20800104 	addi	r2,r4,4
    a924:	24c00017 	ldw	r19,0(r4)
    a928:	002d883a 	mov	r22,zero
    a92c:	2801b516 	blt	r5,zero,b004 <___vfprintf_internal_r+0x18d0>
    a930:	00ffdfc4 	movi	r3,-129
    a934:	d8802d15 	stw	r2,180(sp)
    a938:	90e4703a 	and	r18,r18,r3
    a93c:	983d2726 	beq	r19,zero,9ddc <__alt_data_end+0xf0009ddc>
    a940:	0039883a 	mov	fp,zero
    a944:	003d2a06 	br	9df0 <__alt_data_end+0xf0009df0>
    a948:	dc402617 	ldw	r17,152(sp)
    a94c:	0441d30e 	bge	zero,r17,b09c <___vfprintf_internal_r+0x1968>
    a950:	dc403217 	ldw	r17,200(sp)
    a954:	d8803317 	ldw	r2,204(sp)
    a958:	1440010e 	bge	r2,r17,a960 <___vfprintf_internal_r+0x122c>
    a95c:	1023883a 	mov	r17,r2
    a960:	04400a0e 	bge	zero,r17,a98c <___vfprintf_internal_r+0x1258>
    a964:	d8801f17 	ldw	r2,124(sp)
    a968:	1c47883a 	add	r3,r3,r17
    a96c:	44000015 	stw	r16,0(r8)
    a970:	10800044 	addi	r2,r2,1
    a974:	44400115 	stw	r17,4(r8)
    a978:	d8c02015 	stw	r3,128(sp)
    a97c:	d8801f15 	stw	r2,124(sp)
    a980:	010001c4 	movi	r4,7
    a984:	20826516 	blt	r4,r2,b31c <___vfprintf_internal_r+0x1be8>
    a988:	42000204 	addi	r8,r8,8
    a98c:	88026116 	blt	r17,zero,b314 <___vfprintf_internal_r+0x1be0>
    a990:	d9003217 	ldw	r4,200(sp)
    a994:	2463c83a 	sub	r17,r4,r17
    a998:	04407b0e 	bge	zero,r17,ab88 <___vfprintf_internal_r+0x1454>
    a99c:	05800404 	movi	r22,16
    a9a0:	d8801f17 	ldw	r2,124(sp)
    a9a4:	b4419d0e 	bge	r22,r17,b01c <___vfprintf_internal_r+0x18e8>
    a9a8:	01020034 	movhi	r4,2048
    a9ac:	2100e084 	addi	r4,r4,898
    a9b0:	d9002b15 	stw	r4,172(sp)
    a9b4:	070001c4 	movi	fp,7
    a9b8:	dcc02c17 	ldw	r19,176(sp)
    a9bc:	00000306 	br	a9cc <___vfprintf_internal_r+0x1298>
    a9c0:	42000204 	addi	r8,r8,8
    a9c4:	8c7ffc04 	addi	r17,r17,-16
    a9c8:	b441970e 	bge	r22,r17,b028 <___vfprintf_internal_r+0x18f4>
    a9cc:	18c00404 	addi	r3,r3,16
    a9d0:	10800044 	addi	r2,r2,1
    a9d4:	45000015 	stw	r20,0(r8)
    a9d8:	45800115 	stw	r22,4(r8)
    a9dc:	d8c02015 	stw	r3,128(sp)
    a9e0:	d8801f15 	stw	r2,124(sp)
    a9e4:	e0bff60e 	bge	fp,r2,a9c0 <__alt_data_end+0xf000a9c0>
    a9e8:	d9801e04 	addi	r6,sp,120
    a9ec:	b80b883a 	mov	r5,r23
    a9f0:	9809883a 	mov	r4,r19
    a9f4:	0010ac00 	call	10ac0 <__sprint_r>
    a9f8:	103c501e 	bne	r2,zero,9b3c <__alt_data_end+0xf0009b3c>
    a9fc:	d8c02017 	ldw	r3,128(sp)
    aa00:	d8801f17 	ldw	r2,124(sp)
    aa04:	da000404 	addi	r8,sp,16
    aa08:	003fee06 	br	a9c4 <__alt_data_end+0xf000a9c4>
    aa0c:	d9002c17 	ldw	r4,176(sp)
    aa10:	d9801e04 	addi	r6,sp,120
    aa14:	b80b883a 	mov	r5,r23
    aa18:	0010ac00 	call	10ac0 <__sprint_r>
    aa1c:	103c471e 	bne	r2,zero,9b3c <__alt_data_end+0xf0009b3c>
    aa20:	d8c02017 	ldw	r3,128(sp)
    aa24:	df002787 	ldb	fp,158(sp)
    aa28:	da000404 	addi	r8,sp,16
    aa2c:	003d5606 	br	9f88 <__alt_data_end+0xf0009f88>
    aa30:	9080040c 	andi	r2,r18,16
    aa34:	10016126 	beq	r2,zero,afbc <___vfprintf_internal_r+0x1888>
    aa38:	d8802d17 	ldw	r2,180(sp)
    aa3c:	14c00017 	ldw	r19,0(r2)
    aa40:	10800104 	addi	r2,r2,4
    aa44:	d8802d15 	stw	r2,180(sp)
    aa48:	982dd7fa 	srai	r22,r19,31
    aa4c:	b005883a 	mov	r2,r22
    aa50:	003c8206 	br	9c5c <__alt_data_end+0xf0009c5c>
    aa54:	9080040c 	andi	r2,r18,16
    aa58:	10003526 	beq	r2,zero,ab30 <___vfprintf_internal_r+0x13fc>
    aa5c:	d9402d17 	ldw	r5,180(sp)
    aa60:	d8c02917 	ldw	r3,164(sp)
    aa64:	d8002785 	stb	zero,158(sp)
    aa68:	28800104 	addi	r2,r5,4
    aa6c:	2cc00017 	ldw	r19,0(r5)
    aa70:	002d883a 	mov	r22,zero
    aa74:	18003716 	blt	r3,zero,ab54 <___vfprintf_internal_r+0x1420>
    aa78:	00ffdfc4 	movi	r3,-129
    aa7c:	d8802d15 	stw	r2,180(sp)
    aa80:	90e4703a 	and	r18,r18,r3
    aa84:	0039883a 	mov	fp,zero
    aa88:	983df326 	beq	r19,zero,a258 <__alt_data_end+0xf000a258>
    aa8c:	00800244 	movi	r2,9
    aa90:	14fc7b36 	bltu	r2,r19,9c80 <__alt_data_end+0xf0009c80>
    aa94:	d8c02817 	ldw	r3,160(sp)
    aa98:	dc001dc4 	addi	r16,sp,119
    aa9c:	9cc00c04 	addi	r19,r19,48
    aaa0:	1c07c83a 	sub	r3,r3,r16
    aaa4:	dcc01dc5 	stb	r19,119(sp)
    aaa8:	d8c02e15 	stw	r3,184(sp)
    aaac:	003ce806 	br	9e50 <__alt_data_end+0xf0009e50>
    aab0:	d8803317 	ldw	r2,204(sp)
    aab4:	143fffc4 	addi	r16,r2,-1
    aab8:	043f4d0e 	bge	zero,r16,a7f0 <__alt_data_end+0xf000a7f0>
    aabc:	07000404 	movi	fp,16
    aac0:	e400810e 	bge	fp,r16,acc8 <___vfprintf_internal_r+0x1594>
    aac4:	01420034 	movhi	r5,2048
    aac8:	2940e084 	addi	r5,r5,898
    aacc:	d9402b15 	stw	r5,172(sp)
    aad0:	01c001c4 	movi	r7,7
    aad4:	dcc02c17 	ldw	r19,176(sp)
    aad8:	00000306 	br	aae8 <___vfprintf_internal_r+0x13b4>
    aadc:	b5800204 	addi	r22,r22,8
    aae0:	843ffc04 	addi	r16,r16,-16
    aae4:	e4007b0e 	bge	fp,r16,acd4 <___vfprintf_internal_r+0x15a0>
    aae8:	18c00404 	addi	r3,r3,16
    aaec:	8c400044 	addi	r17,r17,1
    aaf0:	b5000015 	stw	r20,0(r22)
    aaf4:	b7000115 	stw	fp,4(r22)
    aaf8:	d8c02015 	stw	r3,128(sp)
    aafc:	dc401f15 	stw	r17,124(sp)
    ab00:	3c7ff60e 	bge	r7,r17,aadc <__alt_data_end+0xf000aadc>
    ab04:	d9801e04 	addi	r6,sp,120
    ab08:	b80b883a 	mov	r5,r23
    ab0c:	9809883a 	mov	r4,r19
    ab10:	d9c03c15 	stw	r7,240(sp)
    ab14:	0010ac00 	call	10ac0 <__sprint_r>
    ab18:	d9c03c17 	ldw	r7,240(sp)
    ab1c:	103c071e 	bne	r2,zero,9b3c <__alt_data_end+0xf0009b3c>
    ab20:	d8c02017 	ldw	r3,128(sp)
    ab24:	dc401f17 	ldw	r17,124(sp)
    ab28:	dd800404 	addi	r22,sp,16
    ab2c:	003fec06 	br	aae0 <__alt_data_end+0xf000aae0>
    ab30:	9080100c 	andi	r2,r18,64
    ab34:	d8002785 	stb	zero,158(sp)
    ab38:	10010e26 	beq	r2,zero,af74 <___vfprintf_internal_r+0x1840>
    ab3c:	d9002d17 	ldw	r4,180(sp)
    ab40:	d9402917 	ldw	r5,164(sp)
    ab44:	002d883a 	mov	r22,zero
    ab48:	20800104 	addi	r2,r4,4
    ab4c:	24c0000b 	ldhu	r19,0(r4)
    ab50:	283fc90e 	bge	r5,zero,aa78 <__alt_data_end+0xf000aa78>
    ab54:	d8802d15 	stw	r2,180(sp)
    ab58:	0039883a 	mov	fp,zero
    ab5c:	9d84b03a 	or	r2,r19,r22
    ab60:	103c461e 	bne	r2,zero,9c7c <__alt_data_end+0xf0009c7c>
    ab64:	00800044 	movi	r2,1
    ab68:	003e6c06 	br	a51c <__alt_data_end+0xf000a51c>
    ab6c:	d9002c17 	ldw	r4,176(sp)
    ab70:	d9801e04 	addi	r6,sp,120
    ab74:	b80b883a 	mov	r5,r23
    ab78:	0010ac00 	call	10ac0 <__sprint_r>
    ab7c:	103bef1e 	bne	r2,zero,9b3c <__alt_data_end+0xf0009b3c>
    ab80:	d8c02017 	ldw	r3,128(sp)
    ab84:	da000404 	addi	r8,sp,16
    ab88:	d9003217 	ldw	r4,200(sp)
    ab8c:	d8802617 	ldw	r2,152(sp)
    ab90:	d9403317 	ldw	r5,204(sp)
    ab94:	8123883a 	add	r17,r16,r4
    ab98:	11400216 	blt	r2,r5,aba4 <___vfprintf_internal_r+0x1470>
    ab9c:	9100004c 	andi	r4,r18,1
    aba0:	20000d26 	beq	r4,zero,abd8 <___vfprintf_internal_r+0x14a4>
    aba4:	d9003717 	ldw	r4,220(sp)
    aba8:	d9403417 	ldw	r5,208(sp)
    abac:	1907883a 	add	r3,r3,r4
    abb0:	d9001f17 	ldw	r4,124(sp)
    abb4:	41400015 	stw	r5,0(r8)
    abb8:	d9403717 	ldw	r5,220(sp)
    abbc:	21000044 	addi	r4,r4,1
    abc0:	d8c02015 	stw	r3,128(sp)
    abc4:	41400115 	stw	r5,4(r8)
    abc8:	d9001f15 	stw	r4,124(sp)
    abcc:	014001c4 	movi	r5,7
    abd0:	2901e816 	blt	r5,r4,b374 <___vfprintf_internal_r+0x1c40>
    abd4:	42000204 	addi	r8,r8,8
    abd8:	d9003317 	ldw	r4,204(sp)
    abdc:	8121883a 	add	r16,r16,r4
    abe0:	2085c83a 	sub	r2,r4,r2
    abe4:	8461c83a 	sub	r16,r16,r17
    abe8:	1400010e 	bge	r2,r16,abf0 <___vfprintf_internal_r+0x14bc>
    abec:	1021883a 	mov	r16,r2
    abf0:	04000a0e 	bge	zero,r16,ac1c <___vfprintf_internal_r+0x14e8>
    abf4:	d9001f17 	ldw	r4,124(sp)
    abf8:	1c07883a 	add	r3,r3,r16
    abfc:	44400015 	stw	r17,0(r8)
    ac00:	21000044 	addi	r4,r4,1
    ac04:	44000115 	stw	r16,4(r8)
    ac08:	d8c02015 	stw	r3,128(sp)
    ac0c:	d9001f15 	stw	r4,124(sp)
    ac10:	014001c4 	movi	r5,7
    ac14:	2901fb16 	blt	r5,r4,b404 <___vfprintf_internal_r+0x1cd0>
    ac18:	42000204 	addi	r8,r8,8
    ac1c:	8001f716 	blt	r16,zero,b3fc <___vfprintf_internal_r+0x1cc8>
    ac20:	1421c83a 	sub	r16,r2,r16
    ac24:	043d380e 	bge	zero,r16,a108 <__alt_data_end+0xf000a108>
    ac28:	04400404 	movi	r17,16
    ac2c:	d8801f17 	ldw	r2,124(sp)
    ac30:	8c3efb0e 	bge	r17,r16,a820 <__alt_data_end+0xf000a820>
    ac34:	01420034 	movhi	r5,2048
    ac38:	2940e084 	addi	r5,r5,898
    ac3c:	d9402b15 	stw	r5,172(sp)
    ac40:	058001c4 	movi	r22,7
    ac44:	dcc02c17 	ldw	r19,176(sp)
    ac48:	00000306 	br	ac58 <___vfprintf_internal_r+0x1524>
    ac4c:	42000204 	addi	r8,r8,8
    ac50:	843ffc04 	addi	r16,r16,-16
    ac54:	8c3ef50e 	bge	r17,r16,a82c <__alt_data_end+0xf000a82c>
    ac58:	18c00404 	addi	r3,r3,16
    ac5c:	10800044 	addi	r2,r2,1
    ac60:	45000015 	stw	r20,0(r8)
    ac64:	44400115 	stw	r17,4(r8)
    ac68:	d8c02015 	stw	r3,128(sp)
    ac6c:	d8801f15 	stw	r2,124(sp)
    ac70:	b0bff60e 	bge	r22,r2,ac4c <__alt_data_end+0xf000ac4c>
    ac74:	d9801e04 	addi	r6,sp,120
    ac78:	b80b883a 	mov	r5,r23
    ac7c:	9809883a 	mov	r4,r19
    ac80:	0010ac00 	call	10ac0 <__sprint_r>
    ac84:	103bad1e 	bne	r2,zero,9b3c <__alt_data_end+0xf0009b3c>
    ac88:	d8c02017 	ldw	r3,128(sp)
    ac8c:	d8801f17 	ldw	r2,124(sp)
    ac90:	da000404 	addi	r8,sp,16
    ac94:	003fee06 	br	ac50 <__alt_data_end+0xf000ac50>
    ac98:	9088703a 	and	r4,r18,r2
    ac9c:	203eab1e 	bne	r4,zero,a74c <__alt_data_end+0xf000a74c>
    aca0:	dc401f17 	ldw	r17,124(sp)
    aca4:	40800115 	stw	r2,4(r8)
    aca8:	44000015 	stw	r16,0(r8)
    acac:	8c400044 	addi	r17,r17,1
    acb0:	d8c02015 	stw	r3,128(sp)
    acb4:	dc401f15 	stw	r17,124(sp)
    acb8:	008001c4 	movi	r2,7
    acbc:	14400e16 	blt	r2,r17,acf8 <___vfprintf_internal_r+0x15c4>
    acc0:	45800204 	addi	r22,r8,8
    acc4:	003eca06 	br	a7f0 <__alt_data_end+0xf000a7f0>
    acc8:	01020034 	movhi	r4,2048
    accc:	2100e084 	addi	r4,r4,898
    acd0:	d9002b15 	stw	r4,172(sp)
    acd4:	d8802b17 	ldw	r2,172(sp)
    acd8:	1c07883a 	add	r3,r3,r16
    acdc:	8c400044 	addi	r17,r17,1
    ace0:	b0800015 	stw	r2,0(r22)
    ace4:	b4000115 	stw	r16,4(r22)
    ace8:	d8c02015 	stw	r3,128(sp)
    acec:	dc401f15 	stw	r17,124(sp)
    acf0:	008001c4 	movi	r2,7
    acf4:	147ebd0e 	bge	r2,r17,a7ec <__alt_data_end+0xf000a7ec>
    acf8:	d9002c17 	ldw	r4,176(sp)
    acfc:	d9801e04 	addi	r6,sp,120
    ad00:	b80b883a 	mov	r5,r23
    ad04:	0010ac00 	call	10ac0 <__sprint_r>
    ad08:	103b8c1e 	bne	r2,zero,9b3c <__alt_data_end+0xf0009b3c>
    ad0c:	d8c02017 	ldw	r3,128(sp)
    ad10:	dc401f17 	ldw	r17,124(sp)
    ad14:	dd800404 	addi	r22,sp,16
    ad18:	003eb506 	br	a7f0 <__alt_data_end+0xf000a7f0>
    ad1c:	d9002c17 	ldw	r4,176(sp)
    ad20:	d9801e04 	addi	r6,sp,120
    ad24:	b80b883a 	mov	r5,r23
    ad28:	0010ac00 	call	10ac0 <__sprint_r>
    ad2c:	103b831e 	bne	r2,zero,9b3c <__alt_data_end+0xf0009b3c>
    ad30:	d8c02017 	ldw	r3,128(sp)
    ad34:	dc401f17 	ldw	r17,124(sp)
    ad38:	da000404 	addi	r8,sp,16
    ad3c:	003e8d06 	br	a774 <__alt_data_end+0xf000a774>
    ad40:	d9002c17 	ldw	r4,176(sp)
    ad44:	d9801e04 	addi	r6,sp,120
    ad48:	b80b883a 	mov	r5,r23
    ad4c:	0010ac00 	call	10ac0 <__sprint_r>
    ad50:	103b7a1e 	bne	r2,zero,9b3c <__alt_data_end+0xf0009b3c>
    ad54:	d8c02017 	ldw	r3,128(sp)
    ad58:	dc401f17 	ldw	r17,124(sp)
    ad5c:	dd800404 	addi	r22,sp,16
    ad60:	003e8f06 	br	a7a0 <__alt_data_end+0xf000a7a0>
    ad64:	0027883a 	mov	r19,zero
    ad68:	003f4a06 	br	aa94 <__alt_data_end+0xf000aa94>
    ad6c:	d9002c17 	ldw	r4,176(sp)
    ad70:	d9801e04 	addi	r6,sp,120
    ad74:	b80b883a 	mov	r5,r23
    ad78:	0010ac00 	call	10ac0 <__sprint_r>
    ad7c:	103b6f1e 	bne	r2,zero,9b3c <__alt_data_end+0xf0009b3c>
    ad80:	d8c02017 	ldw	r3,128(sp)
    ad84:	da000404 	addi	r8,sp,16
    ad88:	003c9d06 	br	a000 <__alt_data_end+0xf000a000>
    ad8c:	04e7c83a 	sub	r19,zero,r19
    ad90:	9804c03a 	cmpne	r2,r19,zero
    ad94:	05adc83a 	sub	r22,zero,r22
    ad98:	b0adc83a 	sub	r22,r22,r2
    ad9c:	d8802917 	ldw	r2,164(sp)
    ada0:	07000b44 	movi	fp,45
    ada4:	df002785 	stb	fp,158(sp)
    ada8:	10017b16 	blt	r2,zero,b398 <___vfprintf_internal_r+0x1c64>
    adac:	00bfdfc4 	movi	r2,-129
    adb0:	90a4703a 	and	r18,r18,r2
    adb4:	003bb106 	br	9c7c <__alt_data_end+0xf0009c7c>
    adb8:	d9003617 	ldw	r4,216(sp)
    adbc:	d9403817 	ldw	r5,224(sp)
    adc0:	da003d15 	stw	r8,244(sp)
    adc4:	00106e40 	call	106e4 <__fpclassifyd>
    adc8:	da003d17 	ldw	r8,244(sp)
    adcc:	1000f026 	beq	r2,zero,b190 <___vfprintf_internal_r+0x1a5c>
    add0:	d9002917 	ldw	r4,164(sp)
    add4:	05bff7c4 	movi	r22,-33
    add8:	00bfffc4 	movi	r2,-1
    addc:	8dac703a 	and	r22,r17,r22
    ade0:	20820026 	beq	r4,r2,b5e4 <___vfprintf_internal_r+0x1eb0>
    ade4:	008011c4 	movi	r2,71
    ade8:	b081f726 	beq	r22,r2,b5c8 <___vfprintf_internal_r+0x1e94>
    adec:	d9003817 	ldw	r4,224(sp)
    adf0:	90c04014 	ori	r3,r18,256
    adf4:	d8c02b15 	stw	r3,172(sp)
    adf8:	20021516 	blt	r4,zero,b650 <___vfprintf_internal_r+0x1f1c>
    adfc:	dcc03817 	ldw	r19,224(sp)
    ae00:	d8002a05 	stb	zero,168(sp)
    ae04:	00801984 	movi	r2,102
    ae08:	8881f926 	beq	r17,r2,b5f0 <___vfprintf_internal_r+0x1ebc>
    ae0c:	00801184 	movi	r2,70
    ae10:	88821c26 	beq	r17,r2,b684 <___vfprintf_internal_r+0x1f50>
    ae14:	00801144 	movi	r2,69
    ae18:	b081ef26 	beq	r22,r2,b5d8 <___vfprintf_internal_r+0x1ea4>
    ae1c:	d8c02917 	ldw	r3,164(sp)
    ae20:	d8802104 	addi	r2,sp,132
    ae24:	d8800315 	stw	r2,12(sp)
    ae28:	d9403617 	ldw	r5,216(sp)
    ae2c:	d8802504 	addi	r2,sp,148
    ae30:	d9002c17 	ldw	r4,176(sp)
    ae34:	d8800215 	stw	r2,8(sp)
    ae38:	d8802604 	addi	r2,sp,152
    ae3c:	d8c00015 	stw	r3,0(sp)
    ae40:	d8800115 	stw	r2,4(sp)
    ae44:	01c00084 	movi	r7,2
    ae48:	980d883a 	mov	r6,r19
    ae4c:	d8c03c15 	stw	r3,240(sp)
    ae50:	da003d15 	stw	r8,244(sp)
    ae54:	000bd580 	call	bd58 <_dtoa_r>
    ae58:	1021883a 	mov	r16,r2
    ae5c:	008019c4 	movi	r2,103
    ae60:	d8c03c17 	ldw	r3,240(sp)
    ae64:	da003d17 	ldw	r8,244(sp)
    ae68:	88817126 	beq	r17,r2,b430 <___vfprintf_internal_r+0x1cfc>
    ae6c:	008011c4 	movi	r2,71
    ae70:	88829226 	beq	r17,r2,b8bc <___vfprintf_internal_r+0x2188>
    ae74:	80f9883a 	add	fp,r16,r3
    ae78:	d9003617 	ldw	r4,216(sp)
    ae7c:	000d883a 	mov	r6,zero
    ae80:	000f883a 	mov	r7,zero
    ae84:	980b883a 	mov	r5,r19
    ae88:	da003d15 	stw	r8,244(sp)
    ae8c:	00133f00 	call	133f0 <__eqdf2>
    ae90:	da003d17 	ldw	r8,244(sp)
    ae94:	10018d26 	beq	r2,zero,b4cc <___vfprintf_internal_r+0x1d98>
    ae98:	d8802117 	ldw	r2,132(sp)
    ae9c:	1700062e 	bgeu	r2,fp,aeb8 <___vfprintf_internal_r+0x1784>
    aea0:	01000c04 	movi	r4,48
    aea4:	10c00044 	addi	r3,r2,1
    aea8:	d8c02115 	stw	r3,132(sp)
    aeac:	11000005 	stb	r4,0(r2)
    aeb0:	d8802117 	ldw	r2,132(sp)
    aeb4:	173ffb36 	bltu	r2,fp,aea4 <__alt_data_end+0xf000aea4>
    aeb8:	1405c83a 	sub	r2,r2,r16
    aebc:	d8803315 	stw	r2,204(sp)
    aec0:	008011c4 	movi	r2,71
    aec4:	b0817626 	beq	r22,r2,b4a0 <___vfprintf_internal_r+0x1d6c>
    aec8:	00801944 	movi	r2,101
    aecc:	1442810e 	bge	r2,r17,b8d4 <___vfprintf_internal_r+0x21a0>
    aed0:	d8c02617 	ldw	r3,152(sp)
    aed4:	00801984 	movi	r2,102
    aed8:	d8c03215 	stw	r3,200(sp)
    aedc:	8881fe26 	beq	r17,r2,b6d8 <___vfprintf_internal_r+0x1fa4>
    aee0:	d8c03217 	ldw	r3,200(sp)
    aee4:	d9003317 	ldw	r4,204(sp)
    aee8:	1901dd16 	blt	r3,r4,b660 <___vfprintf_internal_r+0x1f2c>
    aeec:	9480004c 	andi	r18,r18,1
    aef0:	90022b1e 	bne	r18,zero,b7a0 <___vfprintf_internal_r+0x206c>
    aef4:	1805883a 	mov	r2,r3
    aef8:	18028016 	blt	r3,zero,b8fc <___vfprintf_internal_r+0x21c8>
    aefc:	d8c03217 	ldw	r3,200(sp)
    af00:	044019c4 	movi	r17,103
    af04:	d8c02e15 	stw	r3,184(sp)
    af08:	df002a07 	ldb	fp,168(sp)
    af0c:	e001531e 	bne	fp,zero,b45c <___vfprintf_internal_r+0x1d28>
    af10:	df002783 	ldbu	fp,158(sp)
    af14:	d8802a15 	stw	r2,168(sp)
    af18:	dc802b17 	ldw	r18,172(sp)
    af1c:	d8002915 	stw	zero,164(sp)
    af20:	003bd106 	br	9e68 <__alt_data_end+0xf0009e68>
    af24:	d8802d17 	ldw	r2,180(sp)
    af28:	d8c02d17 	ldw	r3,180(sp)
    af2c:	d9002d17 	ldw	r4,180(sp)
    af30:	10800017 	ldw	r2,0(r2)
    af34:	18c00117 	ldw	r3,4(r3)
    af38:	21000204 	addi	r4,r4,8
    af3c:	d8803615 	stw	r2,216(sp)
    af40:	d8c03815 	stw	r3,224(sp)
    af44:	d9002d15 	stw	r4,180(sp)
    af48:	003b7506 	br	9d20 <__alt_data_end+0xf0009d20>
    af4c:	ac400007 	ldb	r17,0(r21)
    af50:	003a5906 	br	98b8 <__alt_data_end+0xf00098b8>
    af54:	9080100c 	andi	r2,r18,64
    af58:	1000a826 	beq	r2,zero,b1fc <___vfprintf_internal_r+0x1ac8>
    af5c:	d9002d17 	ldw	r4,180(sp)
    af60:	002d883a 	mov	r22,zero
    af64:	24c0000b 	ldhu	r19,0(r4)
    af68:	21000104 	addi	r4,r4,4
    af6c:	d9002d15 	stw	r4,180(sp)
    af70:	003ccb06 	br	a2a0 <__alt_data_end+0xf000a2a0>
    af74:	d8c02d17 	ldw	r3,180(sp)
    af78:	d9002917 	ldw	r4,164(sp)
    af7c:	002d883a 	mov	r22,zero
    af80:	18800104 	addi	r2,r3,4
    af84:	1cc00017 	ldw	r19,0(r3)
    af88:	203ebb0e 	bge	r4,zero,aa78 <__alt_data_end+0xf000aa78>
    af8c:	003ef106 	br	ab54 <__alt_data_end+0xf000ab54>
    af90:	9080040c 	andi	r2,r18,16
    af94:	1000921e 	bne	r2,zero,b1e0 <___vfprintf_internal_r+0x1aac>
    af98:	9480100c 	andi	r18,r18,64
    af9c:	90013926 	beq	r18,zero,b484 <___vfprintf_internal_r+0x1d50>
    afa0:	d9002d17 	ldw	r4,180(sp)
    afa4:	d9402f17 	ldw	r5,188(sp)
    afa8:	20800017 	ldw	r2,0(r4)
    afac:	21000104 	addi	r4,r4,4
    afb0:	d9002d15 	stw	r4,180(sp)
    afb4:	1140000d 	sth	r5,0(r2)
    afb8:	003a1606 	br	9814 <__alt_data_end+0xf0009814>
    afbc:	9080100c 	andi	r2,r18,64
    afc0:	10008026 	beq	r2,zero,b1c4 <___vfprintf_internal_r+0x1a90>
    afc4:	d8c02d17 	ldw	r3,180(sp)
    afc8:	1cc0000f 	ldh	r19,0(r3)
    afcc:	18c00104 	addi	r3,r3,4
    afd0:	d8c02d15 	stw	r3,180(sp)
    afd4:	982dd7fa 	srai	r22,r19,31
    afd8:	b005883a 	mov	r2,r22
    afdc:	003b1f06 	br	9c5c <__alt_data_end+0xf0009c5c>
    afe0:	9080100c 	andi	r2,r18,64
    afe4:	d8002785 	stb	zero,158(sp)
    afe8:	10008a1e 	bne	r2,zero,b214 <___vfprintf_internal_r+0x1ae0>
    afec:	d9402d17 	ldw	r5,180(sp)
    aff0:	d8c02917 	ldw	r3,164(sp)
    aff4:	002d883a 	mov	r22,zero
    aff8:	28800104 	addi	r2,r5,4
    affc:	2cc00017 	ldw	r19,0(r5)
    b000:	183e4b0e 	bge	r3,zero,a930 <__alt_data_end+0xf000a930>
    b004:	9d86b03a 	or	r3,r19,r22
    b008:	d8802d15 	stw	r2,180(sp)
    b00c:	183e4c1e 	bne	r3,zero,a940 <__alt_data_end+0xf000a940>
    b010:	0039883a 	mov	fp,zero
    b014:	0005883a 	mov	r2,zero
    b018:	003d4006 	br	a51c <__alt_data_end+0xf000a51c>
    b01c:	01420034 	movhi	r5,2048
    b020:	2940e084 	addi	r5,r5,898
    b024:	d9402b15 	stw	r5,172(sp)
    b028:	d9402b17 	ldw	r5,172(sp)
    b02c:	1c47883a 	add	r3,r3,r17
    b030:	10800044 	addi	r2,r2,1
    b034:	41400015 	stw	r5,0(r8)
    b038:	44400115 	stw	r17,4(r8)
    b03c:	d8c02015 	stw	r3,128(sp)
    b040:	d8801f15 	stw	r2,124(sp)
    b044:	010001c4 	movi	r4,7
    b048:	20bec816 	blt	r4,r2,ab6c <__alt_data_end+0xf000ab6c>
    b04c:	42000204 	addi	r8,r8,8
    b050:	003ecd06 	br	ab88 <__alt_data_end+0xf000ab88>
    b054:	d9002917 	ldw	r4,164(sp)
    b058:	d8002785 	stb	zero,158(sp)
    b05c:	203d2d16 	blt	r4,zero,a514 <__alt_data_end+0xf000a514>
    b060:	00bfdfc4 	movi	r2,-129
    b064:	90a4703a 	and	r18,r18,r2
    b068:	003a9106 	br	9ab0 <__alt_data_end+0xf0009ab0>
    b06c:	01020034 	movhi	r4,2048
    b070:	2100e084 	addi	r4,r4,898
    b074:	d9002b15 	stw	r4,172(sp)
    b078:	003c0c06 	br	a0ac <__alt_data_end+0xf000a0ac>
    b07c:	d9002c17 	ldw	r4,176(sp)
    b080:	d9801e04 	addi	r6,sp,120
    b084:	b80b883a 	mov	r5,r23
    b088:	0010ac00 	call	10ac0 <__sprint_r>
    b08c:	103aab1e 	bne	r2,zero,9b3c <__alt_data_end+0xf0009b3c>
    b090:	d8c02017 	ldw	r3,128(sp)
    b094:	da000404 	addi	r8,sp,16
    b098:	003d4106 	br	a5a0 <__alt_data_end+0xf000a5a0>
    b09c:	d8801f17 	ldw	r2,124(sp)
    b0a0:	01420034 	movhi	r5,2048
    b0a4:	01000044 	movi	r4,1
    b0a8:	18c00044 	addi	r3,r3,1
    b0ac:	10800044 	addi	r2,r2,1
    b0b0:	2940e004 	addi	r5,r5,896
    b0b4:	41000115 	stw	r4,4(r8)
    b0b8:	41400015 	stw	r5,0(r8)
    b0bc:	d8c02015 	stw	r3,128(sp)
    b0c0:	d8801f15 	stw	r2,124(sp)
    b0c4:	010001c4 	movi	r4,7
    b0c8:	20805c16 	blt	r4,r2,b23c <___vfprintf_internal_r+0x1b08>
    b0cc:	42000204 	addi	r8,r8,8
    b0d0:	8800041e 	bne	r17,zero,b0e4 <___vfprintf_internal_r+0x19b0>
    b0d4:	d8803317 	ldw	r2,204(sp)
    b0d8:	1000021e 	bne	r2,zero,b0e4 <___vfprintf_internal_r+0x19b0>
    b0dc:	9080004c 	andi	r2,r18,1
    b0e0:	103c0926 	beq	r2,zero,a108 <__alt_data_end+0xf000a108>
    b0e4:	d9003717 	ldw	r4,220(sp)
    b0e8:	d8801f17 	ldw	r2,124(sp)
    b0ec:	d9403417 	ldw	r5,208(sp)
    b0f0:	20c7883a 	add	r3,r4,r3
    b0f4:	10800044 	addi	r2,r2,1
    b0f8:	41000115 	stw	r4,4(r8)
    b0fc:	41400015 	stw	r5,0(r8)
    b100:	d8c02015 	stw	r3,128(sp)
    b104:	d8801f15 	stw	r2,124(sp)
    b108:	010001c4 	movi	r4,7
    b10c:	20812116 	blt	r4,r2,b594 <___vfprintf_internal_r+0x1e60>
    b110:	42000204 	addi	r8,r8,8
    b114:	0463c83a 	sub	r17,zero,r17
    b118:	0440730e 	bge	zero,r17,b2e8 <___vfprintf_internal_r+0x1bb4>
    b11c:	05800404 	movi	r22,16
    b120:	b440860e 	bge	r22,r17,b33c <___vfprintf_internal_r+0x1c08>
    b124:	01420034 	movhi	r5,2048
    b128:	2940e084 	addi	r5,r5,898
    b12c:	d9402b15 	stw	r5,172(sp)
    b130:	070001c4 	movi	fp,7
    b134:	dcc02c17 	ldw	r19,176(sp)
    b138:	00000306 	br	b148 <___vfprintf_internal_r+0x1a14>
    b13c:	42000204 	addi	r8,r8,8
    b140:	8c7ffc04 	addi	r17,r17,-16
    b144:	b440800e 	bge	r22,r17,b348 <___vfprintf_internal_r+0x1c14>
    b148:	18c00404 	addi	r3,r3,16
    b14c:	10800044 	addi	r2,r2,1
    b150:	45000015 	stw	r20,0(r8)
    b154:	45800115 	stw	r22,4(r8)
    b158:	d8c02015 	stw	r3,128(sp)
    b15c:	d8801f15 	stw	r2,124(sp)
    b160:	e0bff60e 	bge	fp,r2,b13c <__alt_data_end+0xf000b13c>
    b164:	d9801e04 	addi	r6,sp,120
    b168:	b80b883a 	mov	r5,r23
    b16c:	9809883a 	mov	r4,r19
    b170:	0010ac00 	call	10ac0 <__sprint_r>
    b174:	103a711e 	bne	r2,zero,9b3c <__alt_data_end+0xf0009b3c>
    b178:	d8c02017 	ldw	r3,128(sp)
    b17c:	d8801f17 	ldw	r2,124(sp)
    b180:	da000404 	addi	r8,sp,16
    b184:	003fee06 	br	b140 <__alt_data_end+0xf000b140>
    b188:	00bfffc4 	movi	r2,-1
    b18c:	003a6f06 	br	9b4c <__alt_data_end+0xf0009b4c>
    b190:	008011c4 	movi	r2,71
    b194:	1440b816 	blt	r2,r17,b478 <___vfprintf_internal_r+0x1d44>
    b198:	04020034 	movhi	r16,2048
    b19c:	8400d204 	addi	r16,r16,840
    b1a0:	00c000c4 	movi	r3,3
    b1a4:	00bfdfc4 	movi	r2,-129
    b1a8:	d8c02a15 	stw	r3,168(sp)
    b1ac:	90a4703a 	and	r18,r18,r2
    b1b0:	df002783 	ldbu	fp,158(sp)
    b1b4:	d8c02e15 	stw	r3,184(sp)
    b1b8:	d8002915 	stw	zero,164(sp)
    b1bc:	d8003215 	stw	zero,200(sp)
    b1c0:	003b2906 	br	9e68 <__alt_data_end+0xf0009e68>
    b1c4:	d9002d17 	ldw	r4,180(sp)
    b1c8:	24c00017 	ldw	r19,0(r4)
    b1cc:	21000104 	addi	r4,r4,4
    b1d0:	d9002d15 	stw	r4,180(sp)
    b1d4:	982dd7fa 	srai	r22,r19,31
    b1d8:	b005883a 	mov	r2,r22
    b1dc:	003a9f06 	br	9c5c <__alt_data_end+0xf0009c5c>
    b1e0:	d9402d17 	ldw	r5,180(sp)
    b1e4:	d8c02f17 	ldw	r3,188(sp)
    b1e8:	28800017 	ldw	r2,0(r5)
    b1ec:	29400104 	addi	r5,r5,4
    b1f0:	d9402d15 	stw	r5,180(sp)
    b1f4:	10c00015 	stw	r3,0(r2)
    b1f8:	00398606 	br	9814 <__alt_data_end+0xf0009814>
    b1fc:	d9402d17 	ldw	r5,180(sp)
    b200:	002d883a 	mov	r22,zero
    b204:	2cc00017 	ldw	r19,0(r5)
    b208:	29400104 	addi	r5,r5,4
    b20c:	d9402d15 	stw	r5,180(sp)
    b210:	003c2306 	br	a2a0 <__alt_data_end+0xf000a2a0>
    b214:	d8c02d17 	ldw	r3,180(sp)
    b218:	d9002917 	ldw	r4,164(sp)
    b21c:	002d883a 	mov	r22,zero
    b220:	18800104 	addi	r2,r3,4
    b224:	1cc0000b 	ldhu	r19,0(r3)
    b228:	203dc10e 	bge	r4,zero,a930 <__alt_data_end+0xf000a930>
    b22c:	003f7506 	br	b004 <__alt_data_end+0xf000b004>
    b230:	04020034 	movhi	r16,2048
    b234:	8400d004 	addi	r16,r16,832
    b238:	003acc06 	br	9d6c <__alt_data_end+0xf0009d6c>
    b23c:	d9002c17 	ldw	r4,176(sp)
    b240:	d9801e04 	addi	r6,sp,120
    b244:	b80b883a 	mov	r5,r23
    b248:	0010ac00 	call	10ac0 <__sprint_r>
    b24c:	103a3b1e 	bne	r2,zero,9b3c <__alt_data_end+0xf0009b3c>
    b250:	dc402617 	ldw	r17,152(sp)
    b254:	d8c02017 	ldw	r3,128(sp)
    b258:	da000404 	addi	r8,sp,16
    b25c:	003f9c06 	br	b0d0 <__alt_data_end+0xf000b0d0>
    b260:	ac400043 	ldbu	r17,1(r21)
    b264:	94800814 	ori	r18,r18,32
    b268:	ad400044 	addi	r21,r21,1
    b26c:	8c403fcc 	andi	r17,r17,255
    b270:	8c40201c 	xori	r17,r17,128
    b274:	8c7fe004 	addi	r17,r17,-128
    b278:	00398f06 	br	98b8 <__alt_data_end+0xf00098b8>
    b27c:	d8c02d15 	stw	r3,180(sp)
    b280:	0039883a 	mov	fp,zero
    b284:	003e3506 	br	ab5c <__alt_data_end+0xf000ab5c>
    b288:	d9002c17 	ldw	r4,176(sp)
    b28c:	d9801e04 	addi	r6,sp,120
    b290:	b80b883a 	mov	r5,r23
    b294:	0010ac00 	call	10ac0 <__sprint_r>
    b298:	103a281e 	bne	r2,zero,9b3c <__alt_data_end+0xf0009b3c>
    b29c:	d8c02017 	ldw	r3,128(sp)
    b2a0:	da000404 	addi	r8,sp,16
    b2a4:	003cd006 	br	a5e8 <__alt_data_end+0xf000a5e8>
    b2a8:	8009883a 	mov	r4,r16
    b2ac:	da003d15 	stw	r8,244(sp)
    b2b0:	000969c0 	call	969c <strlen>
    b2b4:	d8802e15 	stw	r2,184(sp)
    b2b8:	da003d17 	ldw	r8,244(sp)
    b2bc:	103c340e 	bge	r2,zero,a390 <__alt_data_end+0xf000a390>
    b2c0:	0005883a 	mov	r2,zero
    b2c4:	003c3206 	br	a390 <__alt_data_end+0xf000a390>
    b2c8:	d9002c17 	ldw	r4,176(sp)
    b2cc:	d9801e04 	addi	r6,sp,120
    b2d0:	b80b883a 	mov	r5,r23
    b2d4:	0010ac00 	call	10ac0 <__sprint_r>
    b2d8:	103a181e 	bne	r2,zero,9b3c <__alt_data_end+0xf0009b3c>
    b2dc:	d8c02017 	ldw	r3,128(sp)
    b2e0:	d8801f17 	ldw	r2,124(sp)
    b2e4:	da000404 	addi	r8,sp,16
    b2e8:	d9403317 	ldw	r5,204(sp)
    b2ec:	10800044 	addi	r2,r2,1
    b2f0:	44000015 	stw	r16,0(r8)
    b2f4:	28c7883a 	add	r3,r5,r3
    b2f8:	003b7d06 	br	a0f0 <__alt_data_end+0xf000a0f0>
    b2fc:	01020034 	movhi	r4,2048
    b300:	2100e484 	addi	r4,r4,914
    b304:	d9003515 	stw	r4,212(sp)
    b308:	003b1406 	br	9f5c <__alt_data_end+0xf0009f5c>
    b30c:	013fffc4 	movi	r4,-1
    b310:	003a3506 	br	9be8 <__alt_data_end+0xf0009be8>
    b314:	0023883a 	mov	r17,zero
    b318:	003d9d06 	br	a990 <__alt_data_end+0xf000a990>
    b31c:	d9002c17 	ldw	r4,176(sp)
    b320:	d9801e04 	addi	r6,sp,120
    b324:	b80b883a 	mov	r5,r23
    b328:	0010ac00 	call	10ac0 <__sprint_r>
    b32c:	103a031e 	bne	r2,zero,9b3c <__alt_data_end+0xf0009b3c>
    b330:	d8c02017 	ldw	r3,128(sp)
    b334:	da000404 	addi	r8,sp,16
    b338:	003d9406 	br	a98c <__alt_data_end+0xf000a98c>
    b33c:	01020034 	movhi	r4,2048
    b340:	2100e084 	addi	r4,r4,898
    b344:	d9002b15 	stw	r4,172(sp)
    b348:	d9002b17 	ldw	r4,172(sp)
    b34c:	1c47883a 	add	r3,r3,r17
    b350:	10800044 	addi	r2,r2,1
    b354:	41000015 	stw	r4,0(r8)
    b358:	44400115 	stw	r17,4(r8)
    b35c:	d8c02015 	stw	r3,128(sp)
    b360:	d8801f15 	stw	r2,124(sp)
    b364:	010001c4 	movi	r4,7
    b368:	20bfd716 	blt	r4,r2,b2c8 <__alt_data_end+0xf000b2c8>
    b36c:	42000204 	addi	r8,r8,8
    b370:	003fdd06 	br	b2e8 <__alt_data_end+0xf000b2e8>
    b374:	d9002c17 	ldw	r4,176(sp)
    b378:	d9801e04 	addi	r6,sp,120
    b37c:	b80b883a 	mov	r5,r23
    b380:	0010ac00 	call	10ac0 <__sprint_r>
    b384:	1039ed1e 	bne	r2,zero,9b3c <__alt_data_end+0xf0009b3c>
    b388:	d8802617 	ldw	r2,152(sp)
    b38c:	d8c02017 	ldw	r3,128(sp)
    b390:	da000404 	addi	r8,sp,16
    b394:	003e1006 	br	abd8 <__alt_data_end+0xf000abd8>
    b398:	00800044 	movi	r2,1
    b39c:	10803fcc 	andi	r2,r2,255
    b3a0:	00c00044 	movi	r3,1
    b3a4:	10fa3526 	beq	r2,r3,9c7c <__alt_data_end+0xf0009c7c>
    b3a8:	00c00084 	movi	r3,2
    b3ac:	10fbcb26 	beq	r2,r3,a2dc <__alt_data_end+0xf000a2dc>
    b3b0:	003a8f06 	br	9df0 <__alt_data_end+0xf0009df0>
    b3b4:	01020034 	movhi	r4,2048
    b3b8:	2100e484 	addi	r4,r4,914
    b3bc:	d9003515 	stw	r4,212(sp)
    b3c0:	003b7606 	br	a19c <__alt_data_end+0xf000a19c>
    b3c4:	d8802917 	ldw	r2,164(sp)
    b3c8:	00c00184 	movi	r3,6
    b3cc:	1880012e 	bgeu	r3,r2,b3d4 <___vfprintf_internal_r+0x1ca0>
    b3d0:	1805883a 	mov	r2,r3
    b3d4:	d8802e15 	stw	r2,184(sp)
    b3d8:	1000ef16 	blt	r2,zero,b798 <___vfprintf_internal_r+0x2064>
    b3dc:	04020034 	movhi	r16,2048
    b3e0:	d8802a15 	stw	r2,168(sp)
    b3e4:	dcc02d15 	stw	r19,180(sp)
    b3e8:	d8002915 	stw	zero,164(sp)
    b3ec:	d8003215 	stw	zero,200(sp)
    b3f0:	8400de04 	addi	r16,r16,888
    b3f4:	0039883a 	mov	fp,zero
    b3f8:	003aa206 	br	9e84 <__alt_data_end+0xf0009e84>
    b3fc:	0021883a 	mov	r16,zero
    b400:	003e0706 	br	ac20 <__alt_data_end+0xf000ac20>
    b404:	d9002c17 	ldw	r4,176(sp)
    b408:	d9801e04 	addi	r6,sp,120
    b40c:	b80b883a 	mov	r5,r23
    b410:	0010ac00 	call	10ac0 <__sprint_r>
    b414:	1039c91e 	bne	r2,zero,9b3c <__alt_data_end+0xf0009b3c>
    b418:	d8802617 	ldw	r2,152(sp)
    b41c:	d9403317 	ldw	r5,204(sp)
    b420:	d8c02017 	ldw	r3,128(sp)
    b424:	da000404 	addi	r8,sp,16
    b428:	2885c83a 	sub	r2,r5,r2
    b42c:	003dfb06 	br	ac1c <__alt_data_end+0xf000ac1c>
    b430:	9080004c 	andi	r2,r18,1
    b434:	103e8f1e 	bne	r2,zero,ae74 <__alt_data_end+0xf000ae74>
    b438:	d8802117 	ldw	r2,132(sp)
    b43c:	003e9e06 	br	aeb8 <__alt_data_end+0xf000aeb8>
    b440:	1025883a 	mov	r18,r2
    b444:	0039883a 	mov	fp,zero
    b448:	00800084 	movi	r2,2
    b44c:	003fd306 	br	b39c <__alt_data_end+0xf000b39c>
    b450:	07000b44 	movi	fp,45
    b454:	df002785 	stb	fp,158(sp)
    b458:	003a4006 	br	9d5c <__alt_data_end+0xf0009d5c>
    b45c:	00c00b44 	movi	r3,45
    b460:	d8c02785 	stb	r3,158(sp)
    b464:	d8802a15 	stw	r2,168(sp)
    b468:	dc802b17 	ldw	r18,172(sp)
    b46c:	d8002915 	stw	zero,164(sp)
    b470:	07000b44 	movi	fp,45
    b474:	003a8006 	br	9e78 <__alt_data_end+0xf0009e78>
    b478:	04020034 	movhi	r16,2048
    b47c:	8400d304 	addi	r16,r16,844
    b480:	003f4706 	br	b1a0 <__alt_data_end+0xf000b1a0>
    b484:	d8c02d17 	ldw	r3,180(sp)
    b488:	d9002f17 	ldw	r4,188(sp)
    b48c:	18800017 	ldw	r2,0(r3)
    b490:	18c00104 	addi	r3,r3,4
    b494:	d8c02d15 	stw	r3,180(sp)
    b498:	11000015 	stw	r4,0(r2)
    b49c:	0038dd06 	br	9814 <__alt_data_end+0xf0009814>
    b4a0:	dd802617 	ldw	r22,152(sp)
    b4a4:	00bfff44 	movi	r2,-3
    b4a8:	b0801c16 	blt	r22,r2,b51c <___vfprintf_internal_r+0x1de8>
    b4ac:	d9402917 	ldw	r5,164(sp)
    b4b0:	2d801a16 	blt	r5,r22,b51c <___vfprintf_internal_r+0x1de8>
    b4b4:	dd803215 	stw	r22,200(sp)
    b4b8:	003e8906 	br	aee0 <__alt_data_end+0xf000aee0>
    b4bc:	01020034 	movhi	r4,2048
    b4c0:	2100e084 	addi	r4,r4,898
    b4c4:	d9002b15 	stw	r4,172(sp)
    b4c8:	003c9106 	br	a710 <__alt_data_end+0xf000a710>
    b4cc:	e005883a 	mov	r2,fp
    b4d0:	003e7906 	br	aeb8 <__alt_data_end+0xf000aeb8>
    b4d4:	d9402917 	ldw	r5,164(sp)
    b4d8:	df002783 	ldbu	fp,158(sp)
    b4dc:	dcc02d15 	stw	r19,180(sp)
    b4e0:	d9402a15 	stw	r5,168(sp)
    b4e4:	d9402e15 	stw	r5,184(sp)
    b4e8:	d8002915 	stw	zero,164(sp)
    b4ec:	d8003215 	stw	zero,200(sp)
    b4f0:	003a5d06 	br	9e68 <__alt_data_end+0xf0009e68>
    b4f4:	9080004c 	andi	r2,r18,1
    b4f8:	0039883a 	mov	fp,zero
    b4fc:	10000426 	beq	r2,zero,b510 <___vfprintf_internal_r+0x1ddc>
    b500:	00800c04 	movi	r2,48
    b504:	dc001dc4 	addi	r16,sp,119
    b508:	d8801dc5 	stb	r2,119(sp)
    b50c:	003b8006 	br	a310 <__alt_data_end+0xf000a310>
    b510:	d8002e15 	stw	zero,184(sp)
    b514:	dc001e04 	addi	r16,sp,120
    b518:	003a4d06 	br	9e50 <__alt_data_end+0xf0009e50>
    b51c:	8c7fff84 	addi	r17,r17,-2
    b520:	b5bfffc4 	addi	r22,r22,-1
    b524:	dd802615 	stw	r22,152(sp)
    b528:	dc4022c5 	stb	r17,139(sp)
    b52c:	b000bf16 	blt	r22,zero,b82c <___vfprintf_internal_r+0x20f8>
    b530:	00800ac4 	movi	r2,43
    b534:	d8802305 	stb	r2,140(sp)
    b538:	00800244 	movi	r2,9
    b53c:	15807016 	blt	r2,r22,b700 <___vfprintf_internal_r+0x1fcc>
    b540:	00800c04 	movi	r2,48
    b544:	b5800c04 	addi	r22,r22,48
    b548:	d8802345 	stb	r2,141(sp)
    b54c:	dd802385 	stb	r22,142(sp)
    b550:	d88023c4 	addi	r2,sp,143
    b554:	df0022c4 	addi	fp,sp,139
    b558:	d8c03317 	ldw	r3,204(sp)
    b55c:	1739c83a 	sub	fp,r2,fp
    b560:	d9003317 	ldw	r4,204(sp)
    b564:	e0c7883a 	add	r3,fp,r3
    b568:	df003a15 	stw	fp,232(sp)
    b56c:	d8c02e15 	stw	r3,184(sp)
    b570:	00800044 	movi	r2,1
    b574:	1100b30e 	bge	r2,r4,b844 <___vfprintf_internal_r+0x2110>
    b578:	d8c02e17 	ldw	r3,184(sp)
    b57c:	18c00044 	addi	r3,r3,1
    b580:	d8c02e15 	stw	r3,184(sp)
    b584:	1805883a 	mov	r2,r3
    b588:	1800ac16 	blt	r3,zero,b83c <___vfprintf_internal_r+0x2108>
    b58c:	d8003215 	stw	zero,200(sp)
    b590:	003e5d06 	br	af08 <__alt_data_end+0xf000af08>
    b594:	d9002c17 	ldw	r4,176(sp)
    b598:	d9801e04 	addi	r6,sp,120
    b59c:	b80b883a 	mov	r5,r23
    b5a0:	0010ac00 	call	10ac0 <__sprint_r>
    b5a4:	1039651e 	bne	r2,zero,9b3c <__alt_data_end+0xf0009b3c>
    b5a8:	dc402617 	ldw	r17,152(sp)
    b5ac:	d8c02017 	ldw	r3,128(sp)
    b5b0:	d8801f17 	ldw	r2,124(sp)
    b5b4:	da000404 	addi	r8,sp,16
    b5b8:	003ed606 	br	b114 <__alt_data_end+0xf000b114>
    b5bc:	582b883a 	mov	r21,r11
    b5c0:	d8002915 	stw	zero,164(sp)
    b5c4:	0038bd06 	br	98bc <__alt_data_end+0xf00098bc>
    b5c8:	d8802917 	ldw	r2,164(sp)
    b5cc:	103e071e 	bne	r2,zero,adec <__alt_data_end+0xf000adec>
    b5d0:	dc002915 	stw	r16,164(sp)
    b5d4:	003e0506 	br	adec <__alt_data_end+0xf000adec>
    b5d8:	d9002917 	ldw	r4,164(sp)
    b5dc:	20c00044 	addi	r3,r4,1
    b5e0:	003e0f06 	br	ae20 <__alt_data_end+0xf000ae20>
    b5e4:	01400184 	movi	r5,6
    b5e8:	d9402915 	stw	r5,164(sp)
    b5ec:	003dff06 	br	adec <__alt_data_end+0xf000adec>
    b5f0:	d8802104 	addi	r2,sp,132
    b5f4:	d8800315 	stw	r2,12(sp)
    b5f8:	d8802504 	addi	r2,sp,148
    b5fc:	d8800215 	stw	r2,8(sp)
    b600:	d8802604 	addi	r2,sp,152
    b604:	d8800115 	stw	r2,4(sp)
    b608:	d8802917 	ldw	r2,164(sp)
    b60c:	d9403617 	ldw	r5,216(sp)
    b610:	d9002c17 	ldw	r4,176(sp)
    b614:	d8800015 	stw	r2,0(sp)
    b618:	01c000c4 	movi	r7,3
    b61c:	980d883a 	mov	r6,r19
    b620:	da003d15 	stw	r8,244(sp)
    b624:	000bd580 	call	bd58 <_dtoa_r>
    b628:	d8c02917 	ldw	r3,164(sp)
    b62c:	da003d17 	ldw	r8,244(sp)
    b630:	1021883a 	mov	r16,r2
    b634:	10f9883a 	add	fp,r2,r3
    b638:	81000007 	ldb	r4,0(r16)
    b63c:	00800c04 	movi	r2,48
    b640:	20805e26 	beq	r4,r2,b7bc <___vfprintf_internal_r+0x2088>
    b644:	d8c02617 	ldw	r3,152(sp)
    b648:	e0f9883a 	add	fp,fp,r3
    b64c:	003e0a06 	br	ae78 <__alt_data_end+0xf000ae78>
    b650:	00c00b44 	movi	r3,45
    b654:	24e0003c 	xorhi	r19,r4,32768
    b658:	d8c02a05 	stb	r3,168(sp)
    b65c:	003de906 	br	ae04 <__alt_data_end+0xf000ae04>
    b660:	d8c03217 	ldw	r3,200(sp)
    b664:	00c07a0e 	bge	zero,r3,b850 <___vfprintf_internal_r+0x211c>
    b668:	00800044 	movi	r2,1
    b66c:	d9003317 	ldw	r4,204(sp)
    b670:	1105883a 	add	r2,r2,r4
    b674:	d8802e15 	stw	r2,184(sp)
    b678:	10004e16 	blt	r2,zero,b7b4 <___vfprintf_internal_r+0x2080>
    b67c:	044019c4 	movi	r17,103
    b680:	003e2106 	br	af08 <__alt_data_end+0xf000af08>
    b684:	d9002917 	ldw	r4,164(sp)
    b688:	d8802104 	addi	r2,sp,132
    b68c:	d8800315 	stw	r2,12(sp)
    b690:	d9000015 	stw	r4,0(sp)
    b694:	d8802504 	addi	r2,sp,148
    b698:	d9403617 	ldw	r5,216(sp)
    b69c:	d9002c17 	ldw	r4,176(sp)
    b6a0:	d8800215 	stw	r2,8(sp)
    b6a4:	d8802604 	addi	r2,sp,152
    b6a8:	d8800115 	stw	r2,4(sp)
    b6ac:	01c000c4 	movi	r7,3
    b6b0:	980d883a 	mov	r6,r19
    b6b4:	da003d15 	stw	r8,244(sp)
    b6b8:	000bd580 	call	bd58 <_dtoa_r>
    b6bc:	d8c02917 	ldw	r3,164(sp)
    b6c0:	da003d17 	ldw	r8,244(sp)
    b6c4:	1021883a 	mov	r16,r2
    b6c8:	00801184 	movi	r2,70
    b6cc:	80f9883a 	add	fp,r16,r3
    b6d0:	88bfd926 	beq	r17,r2,b638 <__alt_data_end+0xf000b638>
    b6d4:	003de806 	br	ae78 <__alt_data_end+0xf000ae78>
    b6d8:	d9002917 	ldw	r4,164(sp)
    b6dc:	00c04d0e 	bge	zero,r3,b814 <___vfprintf_internal_r+0x20e0>
    b6e0:	2000441e 	bne	r4,zero,b7f4 <___vfprintf_internal_r+0x20c0>
    b6e4:	9480004c 	andi	r18,r18,1
    b6e8:	9000421e 	bne	r18,zero,b7f4 <___vfprintf_internal_r+0x20c0>
    b6ec:	1805883a 	mov	r2,r3
    b6f0:	18007016 	blt	r3,zero,b8b4 <___vfprintf_internal_r+0x2180>
    b6f4:	d8c03217 	ldw	r3,200(sp)
    b6f8:	d8c02e15 	stw	r3,184(sp)
    b6fc:	003e0206 	br	af08 <__alt_data_end+0xf000af08>
    b700:	df0022c4 	addi	fp,sp,139
    b704:	dc002915 	stw	r16,164(sp)
    b708:	4027883a 	mov	r19,r8
    b70c:	e021883a 	mov	r16,fp
    b710:	b009883a 	mov	r4,r22
    b714:	01400284 	movi	r5,10
    b718:	00091400 	call	9140 <__modsi3>
    b71c:	10800c04 	addi	r2,r2,48
    b720:	843fffc4 	addi	r16,r16,-1
    b724:	b009883a 	mov	r4,r22
    b728:	01400284 	movi	r5,10
    b72c:	80800005 	stb	r2,0(r16)
    b730:	00090bc0 	call	90bc <__divsi3>
    b734:	102d883a 	mov	r22,r2
    b738:	00800244 	movi	r2,9
    b73c:	15bff416 	blt	r2,r22,b710 <__alt_data_end+0xf000b710>
    b740:	9811883a 	mov	r8,r19
    b744:	b0800c04 	addi	r2,r22,48
    b748:	8027883a 	mov	r19,r16
    b74c:	997fffc4 	addi	r5,r19,-1
    b750:	98bfffc5 	stb	r2,-1(r19)
    b754:	dc002917 	ldw	r16,164(sp)
    b758:	2f006a2e 	bgeu	r5,fp,b904 <___vfprintf_internal_r+0x21d0>
    b75c:	d9c02384 	addi	r7,sp,142
    b760:	3ccfc83a 	sub	r7,r7,r19
    b764:	d9002344 	addi	r4,sp,141
    b768:	e1cf883a 	add	r7,fp,r7
    b76c:	00000106 	br	b774 <___vfprintf_internal_r+0x2040>
    b770:	28800003 	ldbu	r2,0(r5)
    b774:	20800005 	stb	r2,0(r4)
    b778:	21000044 	addi	r4,r4,1
    b77c:	29400044 	addi	r5,r5,1
    b780:	393ffb1e 	bne	r7,r4,b770 <__alt_data_end+0xf000b770>
    b784:	d8802304 	addi	r2,sp,140
    b788:	14c5c83a 	sub	r2,r2,r19
    b78c:	d8c02344 	addi	r3,sp,141
    b790:	1885883a 	add	r2,r3,r2
    b794:	003f7006 	br	b558 <__alt_data_end+0xf000b558>
    b798:	0005883a 	mov	r2,zero
    b79c:	003f0f06 	br	b3dc <__alt_data_end+0xf000b3dc>
    b7a0:	d8c03217 	ldw	r3,200(sp)
    b7a4:	18c00044 	addi	r3,r3,1
    b7a8:	d8c02e15 	stw	r3,184(sp)
    b7ac:	1805883a 	mov	r2,r3
    b7b0:	183fb20e 	bge	r3,zero,b67c <__alt_data_end+0xf000b67c>
    b7b4:	0005883a 	mov	r2,zero
    b7b8:	003fb006 	br	b67c <__alt_data_end+0xf000b67c>
    b7bc:	d9003617 	ldw	r4,216(sp)
    b7c0:	000d883a 	mov	r6,zero
    b7c4:	000f883a 	mov	r7,zero
    b7c8:	980b883a 	mov	r5,r19
    b7cc:	d8c03c15 	stw	r3,240(sp)
    b7d0:	da003d15 	stw	r8,244(sp)
    b7d4:	00133f00 	call	133f0 <__eqdf2>
    b7d8:	d8c03c17 	ldw	r3,240(sp)
    b7dc:	da003d17 	ldw	r8,244(sp)
    b7e0:	103f9826 	beq	r2,zero,b644 <__alt_data_end+0xf000b644>
    b7e4:	00800044 	movi	r2,1
    b7e8:	10c7c83a 	sub	r3,r2,r3
    b7ec:	d8c02615 	stw	r3,152(sp)
    b7f0:	003f9506 	br	b648 <__alt_data_end+0xf000b648>
    b7f4:	d9002917 	ldw	r4,164(sp)
    b7f8:	d8c03217 	ldw	r3,200(sp)
    b7fc:	20800044 	addi	r2,r4,1
    b800:	1885883a 	add	r2,r3,r2
    b804:	d8802e15 	stw	r2,184(sp)
    b808:	103dbf0e 	bge	r2,zero,af08 <__alt_data_end+0xf000af08>
    b80c:	0005883a 	mov	r2,zero
    b810:	003dbd06 	br	af08 <__alt_data_end+0xf000af08>
    b814:	2000211e 	bne	r4,zero,b89c <___vfprintf_internal_r+0x2168>
    b818:	9480004c 	andi	r18,r18,1
    b81c:	90001f1e 	bne	r18,zero,b89c <___vfprintf_internal_r+0x2168>
    b820:	00800044 	movi	r2,1
    b824:	d8802e15 	stw	r2,184(sp)
    b828:	003db706 	br	af08 <__alt_data_end+0xf000af08>
    b82c:	00800b44 	movi	r2,45
    b830:	05adc83a 	sub	r22,zero,r22
    b834:	d8802305 	stb	r2,140(sp)
    b838:	003f3f06 	br	b538 <__alt_data_end+0xf000b538>
    b83c:	0005883a 	mov	r2,zero
    b840:	003f5206 	br	b58c <__alt_data_end+0xf000b58c>
    b844:	90a4703a 	and	r18,r18,r2
    b848:	903f4e26 	beq	r18,zero,b584 <__alt_data_end+0xf000b584>
    b84c:	003f4a06 	br	b578 <__alt_data_end+0xf000b578>
    b850:	00800084 	movi	r2,2
    b854:	10c5c83a 	sub	r2,r2,r3
    b858:	003f8406 	br	b66c <__alt_data_end+0xf000b66c>
    b85c:	d8802d17 	ldw	r2,180(sp)
    b860:	d9002d17 	ldw	r4,180(sp)
    b864:	ac400043 	ldbu	r17,1(r21)
    b868:	10800017 	ldw	r2,0(r2)
    b86c:	582b883a 	mov	r21,r11
    b870:	d8802915 	stw	r2,164(sp)
    b874:	20800104 	addi	r2,r4,4
    b878:	d9002917 	ldw	r4,164(sp)
    b87c:	d8802d15 	stw	r2,180(sp)
    b880:	203e7a0e 	bge	r4,zero,b26c <__alt_data_end+0xf000b26c>
    b884:	8c403fcc 	andi	r17,r17,255
    b888:	00bfffc4 	movi	r2,-1
    b88c:	8c40201c 	xori	r17,r17,128
    b890:	d8802915 	stw	r2,164(sp)
    b894:	8c7fe004 	addi	r17,r17,-128
    b898:	00380706 	br	98b8 <__alt_data_end+0xf00098b8>
    b89c:	d8c02917 	ldw	r3,164(sp)
    b8a0:	18c00084 	addi	r3,r3,2
    b8a4:	d8c02e15 	stw	r3,184(sp)
    b8a8:	1805883a 	mov	r2,r3
    b8ac:	183d960e 	bge	r3,zero,af08 <__alt_data_end+0xf000af08>
    b8b0:	003fd606 	br	b80c <__alt_data_end+0xf000b80c>
    b8b4:	0005883a 	mov	r2,zero
    b8b8:	003f8e06 	br	b6f4 <__alt_data_end+0xf000b6f4>
    b8bc:	9080004c 	andi	r2,r18,1
    b8c0:	103f811e 	bne	r2,zero,b6c8 <__alt_data_end+0xf000b6c8>
    b8c4:	d8802117 	ldw	r2,132(sp)
    b8c8:	1405c83a 	sub	r2,r2,r16
    b8cc:	d8803315 	stw	r2,204(sp)
    b8d0:	b47ef326 	beq	r22,r17,b4a0 <__alt_data_end+0xf000b4a0>
    b8d4:	dd802617 	ldw	r22,152(sp)
    b8d8:	003f1106 	br	b520 <__alt_data_end+0xf000b520>
    b8dc:	d9c02785 	stb	r7,158(sp)
    b8e0:	00390406 	br	9cf4 <__alt_data_end+0xf0009cf4>
    b8e4:	d9c02785 	stb	r7,158(sp)
    b8e8:	0038d306 	br	9c38 <__alt_data_end+0xf0009c38>
    b8ec:	d9c02785 	stb	r7,158(sp)
    b8f0:	003a6106 	br	a278 <__alt_data_end+0xf000a278>
    b8f4:	d9c02785 	stb	r7,158(sp)
    b8f8:	003af806 	br	a4dc <__alt_data_end+0xf000a4dc>
    b8fc:	0005883a 	mov	r2,zero
    b900:	003d7e06 	br	aefc <__alt_data_end+0xf000aefc>
    b904:	d8802344 	addi	r2,sp,141
    b908:	003f1306 	br	b558 <__alt_data_end+0xf000b558>
    b90c:	d9c02785 	stb	r7,158(sp)
    b910:	00392306 	br	9da0 <__alt_data_end+0xf0009da0>
    b914:	d9c02785 	stb	r7,158(sp)
    b918:	003aa906 	br	a3c0 <__alt_data_end+0xf000a3c0>
    b91c:	d9c02785 	stb	r7,158(sp)
    b920:	003a3d06 	br	a218 <__alt_data_end+0xf000a218>
    b924:	d9c02785 	stb	r7,158(sp)
    b928:	003aca06 	br	a454 <__alt_data_end+0xf000a454>

0000b92c <__vfprintf_internal>:
    b92c:	00820034 	movhi	r2,2048
    b930:	1089b504 	addi	r2,r2,9940
    b934:	300f883a 	mov	r7,r6
    b938:	280d883a 	mov	r6,r5
    b93c:	200b883a 	mov	r5,r4
    b940:	11000017 	ldw	r4,0(r2)
    b944:	00097341 	jmpi	9734 <___vfprintf_internal_r>

0000b948 <__sbprintf>:
    b948:	2880030b 	ldhu	r2,12(r5)
    b94c:	2ac01917 	ldw	r11,100(r5)
    b950:	2a80038b 	ldhu	r10,14(r5)
    b954:	2a400717 	ldw	r9,28(r5)
    b958:	2a000917 	ldw	r8,36(r5)
    b95c:	defee204 	addi	sp,sp,-1144
    b960:	00c10004 	movi	r3,1024
    b964:	dc011a15 	stw	r16,1128(sp)
    b968:	10bfff4c 	andi	r2,r2,65533
    b96c:	2821883a 	mov	r16,r5
    b970:	d8cb883a 	add	r5,sp,r3
    b974:	dc811c15 	stw	r18,1136(sp)
    b978:	dc411b15 	stw	r17,1132(sp)
    b97c:	dfc11d15 	stw	ra,1140(sp)
    b980:	2025883a 	mov	r18,r4
    b984:	d881030d 	sth	r2,1036(sp)
    b988:	dac11915 	stw	r11,1124(sp)
    b98c:	da81038d 	sth	r10,1038(sp)
    b990:	da410715 	stw	r9,1052(sp)
    b994:	da010915 	stw	r8,1060(sp)
    b998:	dec10015 	stw	sp,1024(sp)
    b99c:	dec10415 	stw	sp,1040(sp)
    b9a0:	d8c10215 	stw	r3,1032(sp)
    b9a4:	d8c10515 	stw	r3,1044(sp)
    b9a8:	d8010615 	stw	zero,1048(sp)
    b9ac:	00097340 	call	9734 <___vfprintf_internal_r>
    b9b0:	1023883a 	mov	r17,r2
    b9b4:	10000416 	blt	r2,zero,b9c8 <__sbprintf+0x80>
    b9b8:	d9410004 	addi	r5,sp,1024
    b9bc:	9009883a 	mov	r4,r18
    b9c0:	000d5fc0 	call	d5fc <_fflush_r>
    b9c4:	10000d1e 	bne	r2,zero,b9fc <__sbprintf+0xb4>
    b9c8:	d881030b 	ldhu	r2,1036(sp)
    b9cc:	1080100c 	andi	r2,r2,64
    b9d0:	10000326 	beq	r2,zero,b9e0 <__sbprintf+0x98>
    b9d4:	8080030b 	ldhu	r2,12(r16)
    b9d8:	10801014 	ori	r2,r2,64
    b9dc:	8080030d 	sth	r2,12(r16)
    b9e0:	8805883a 	mov	r2,r17
    b9e4:	dfc11d17 	ldw	ra,1140(sp)
    b9e8:	dc811c17 	ldw	r18,1136(sp)
    b9ec:	dc411b17 	ldw	r17,1132(sp)
    b9f0:	dc011a17 	ldw	r16,1128(sp)
    b9f4:	dec11e04 	addi	sp,sp,1144
    b9f8:	f800283a 	ret
    b9fc:	047fffc4 	movi	r17,-1
    ba00:	003ff106 	br	b9c8 <__alt_data_end+0xf000b9c8>

0000ba04 <__swsetup_r>:
    ba04:	00820034 	movhi	r2,2048
    ba08:	defffd04 	addi	sp,sp,-12
    ba0c:	1089b504 	addi	r2,r2,9940
    ba10:	dc400115 	stw	r17,4(sp)
    ba14:	2023883a 	mov	r17,r4
    ba18:	11000017 	ldw	r4,0(r2)
    ba1c:	dc000015 	stw	r16,0(sp)
    ba20:	dfc00215 	stw	ra,8(sp)
    ba24:	2821883a 	mov	r16,r5
    ba28:	20000226 	beq	r4,zero,ba34 <__swsetup_r+0x30>
    ba2c:	20800e17 	ldw	r2,56(r4)
    ba30:	10003126 	beq	r2,zero,baf8 <__swsetup_r+0xf4>
    ba34:	8080030b 	ldhu	r2,12(r16)
    ba38:	10c0020c 	andi	r3,r2,8
    ba3c:	1009883a 	mov	r4,r2
    ba40:	18000f26 	beq	r3,zero,ba80 <__swsetup_r+0x7c>
    ba44:	80c00417 	ldw	r3,16(r16)
    ba48:	18001526 	beq	r3,zero,baa0 <__swsetup_r+0x9c>
    ba4c:	1100004c 	andi	r4,r2,1
    ba50:	20001c1e 	bne	r4,zero,bac4 <__swsetup_r+0xc0>
    ba54:	1080008c 	andi	r2,r2,2
    ba58:	1000291e 	bne	r2,zero,bb00 <__swsetup_r+0xfc>
    ba5c:	80800517 	ldw	r2,20(r16)
    ba60:	80800215 	stw	r2,8(r16)
    ba64:	18001c26 	beq	r3,zero,bad8 <__swsetup_r+0xd4>
    ba68:	0005883a 	mov	r2,zero
    ba6c:	dfc00217 	ldw	ra,8(sp)
    ba70:	dc400117 	ldw	r17,4(sp)
    ba74:	dc000017 	ldw	r16,0(sp)
    ba78:	dec00304 	addi	sp,sp,12
    ba7c:	f800283a 	ret
    ba80:	2080040c 	andi	r2,r4,16
    ba84:	10002e26 	beq	r2,zero,bb40 <__swsetup_r+0x13c>
    ba88:	2080010c 	andi	r2,r4,4
    ba8c:	10001e1e 	bne	r2,zero,bb08 <__swsetup_r+0x104>
    ba90:	80c00417 	ldw	r3,16(r16)
    ba94:	20800214 	ori	r2,r4,8
    ba98:	8080030d 	sth	r2,12(r16)
    ba9c:	183feb1e 	bne	r3,zero,ba4c <__alt_data_end+0xf000ba4c>
    baa0:	1100a00c 	andi	r4,r2,640
    baa4:	01408004 	movi	r5,512
    baa8:	217fe826 	beq	r4,r5,ba4c <__alt_data_end+0xf000ba4c>
    baac:	800b883a 	mov	r5,r16
    bab0:	8809883a 	mov	r4,r17
    bab4:	000e57c0 	call	e57c <__smakebuf_r>
    bab8:	8080030b 	ldhu	r2,12(r16)
    babc:	80c00417 	ldw	r3,16(r16)
    bac0:	003fe206 	br	ba4c <__alt_data_end+0xf000ba4c>
    bac4:	80800517 	ldw	r2,20(r16)
    bac8:	80000215 	stw	zero,8(r16)
    bacc:	0085c83a 	sub	r2,zero,r2
    bad0:	80800615 	stw	r2,24(r16)
    bad4:	183fe41e 	bne	r3,zero,ba68 <__alt_data_end+0xf000ba68>
    bad8:	80c0030b 	ldhu	r3,12(r16)
    badc:	0005883a 	mov	r2,zero
    bae0:	1900200c 	andi	r4,r3,128
    bae4:	203fe126 	beq	r4,zero,ba6c <__alt_data_end+0xf000ba6c>
    bae8:	18c01014 	ori	r3,r3,64
    baec:	80c0030d 	sth	r3,12(r16)
    baf0:	00bfffc4 	movi	r2,-1
    baf4:	003fdd06 	br	ba6c <__alt_data_end+0xf000ba6c>
    baf8:	000d9d80 	call	d9d8 <__sinit>
    bafc:	003fcd06 	br	ba34 <__alt_data_end+0xf000ba34>
    bb00:	0005883a 	mov	r2,zero
    bb04:	003fd606 	br	ba60 <__alt_data_end+0xf000ba60>
    bb08:	81400c17 	ldw	r5,48(r16)
    bb0c:	28000626 	beq	r5,zero,bb28 <__swsetup_r+0x124>
    bb10:	80801004 	addi	r2,r16,64
    bb14:	28800326 	beq	r5,r2,bb24 <__swsetup_r+0x120>
    bb18:	8809883a 	mov	r4,r17
    bb1c:	000db4c0 	call	db4c <_free_r>
    bb20:	8100030b 	ldhu	r4,12(r16)
    bb24:	80000c15 	stw	zero,48(r16)
    bb28:	80c00417 	ldw	r3,16(r16)
    bb2c:	00bff6c4 	movi	r2,-37
    bb30:	1108703a 	and	r4,r2,r4
    bb34:	80000115 	stw	zero,4(r16)
    bb38:	80c00015 	stw	r3,0(r16)
    bb3c:	003fd506 	br	ba94 <__alt_data_end+0xf000ba94>
    bb40:	00800244 	movi	r2,9
    bb44:	88800015 	stw	r2,0(r17)
    bb48:	20801014 	ori	r2,r4,64
    bb4c:	8080030d 	sth	r2,12(r16)
    bb50:	00bfffc4 	movi	r2,-1
    bb54:	003fc506 	br	ba6c <__alt_data_end+0xf000ba6c>

0000bb58 <quorem>:
    bb58:	defff704 	addi	sp,sp,-36
    bb5c:	dc800215 	stw	r18,8(sp)
    bb60:	20800417 	ldw	r2,16(r4)
    bb64:	2c800417 	ldw	r18,16(r5)
    bb68:	dfc00815 	stw	ra,32(sp)
    bb6c:	ddc00715 	stw	r23,28(sp)
    bb70:	dd800615 	stw	r22,24(sp)
    bb74:	dd400515 	stw	r21,20(sp)
    bb78:	dd000415 	stw	r20,16(sp)
    bb7c:	dcc00315 	stw	r19,12(sp)
    bb80:	dc400115 	stw	r17,4(sp)
    bb84:	dc000015 	stw	r16,0(sp)
    bb88:	14807116 	blt	r2,r18,bd50 <quorem+0x1f8>
    bb8c:	94bfffc4 	addi	r18,r18,-1
    bb90:	94ad883a 	add	r22,r18,r18
    bb94:	b5ad883a 	add	r22,r22,r22
    bb98:	2c400504 	addi	r17,r5,20
    bb9c:	8da9883a 	add	r20,r17,r22
    bba0:	25400504 	addi	r21,r4,20
    bba4:	282f883a 	mov	r23,r5
    bba8:	adad883a 	add	r22,r21,r22
    bbac:	a1400017 	ldw	r5,0(r20)
    bbb0:	2021883a 	mov	r16,r4
    bbb4:	b1000017 	ldw	r4,0(r22)
    bbb8:	29400044 	addi	r5,r5,1
    bbbc:	00091b40 	call	91b4 <__udivsi3>
    bbc0:	1027883a 	mov	r19,r2
    bbc4:	10002c26 	beq	r2,zero,bc78 <quorem+0x120>
    bbc8:	a813883a 	mov	r9,r21
    bbcc:	880b883a 	mov	r5,r17
    bbd0:	0009883a 	mov	r4,zero
    bbd4:	000d883a 	mov	r6,zero
    bbd8:	2a000017 	ldw	r8,0(r5)
    bbdc:	49c00017 	ldw	r7,0(r9)
    bbe0:	29400104 	addi	r5,r5,4
    bbe4:	40bfffcc 	andi	r2,r8,65535
    bbe8:	14c5383a 	mul	r2,r2,r19
    bbec:	4010d43a 	srli	r8,r8,16
    bbf0:	38ffffcc 	andi	r3,r7,65535
    bbf4:	1105883a 	add	r2,r2,r4
    bbf8:	1008d43a 	srli	r4,r2,16
    bbfc:	44d1383a 	mul	r8,r8,r19
    bc00:	198d883a 	add	r6,r3,r6
    bc04:	10ffffcc 	andi	r3,r2,65535
    bc08:	30c7c83a 	sub	r3,r6,r3
    bc0c:	380ed43a 	srli	r7,r7,16
    bc10:	4105883a 	add	r2,r8,r4
    bc14:	180dd43a 	srai	r6,r3,16
    bc18:	113fffcc 	andi	r4,r2,65535
    bc1c:	390fc83a 	sub	r7,r7,r4
    bc20:	398d883a 	add	r6,r7,r6
    bc24:	300e943a 	slli	r7,r6,16
    bc28:	18ffffcc 	andi	r3,r3,65535
    bc2c:	1008d43a 	srli	r4,r2,16
    bc30:	38ceb03a 	or	r7,r7,r3
    bc34:	49c00015 	stw	r7,0(r9)
    bc38:	300dd43a 	srai	r6,r6,16
    bc3c:	4a400104 	addi	r9,r9,4
    bc40:	a17fe52e 	bgeu	r20,r5,bbd8 <__alt_data_end+0xf000bbd8>
    bc44:	b0800017 	ldw	r2,0(r22)
    bc48:	10000b1e 	bne	r2,zero,bc78 <quorem+0x120>
    bc4c:	b0bfff04 	addi	r2,r22,-4
    bc50:	a880082e 	bgeu	r21,r2,bc74 <quorem+0x11c>
    bc54:	b0ffff17 	ldw	r3,-4(r22)
    bc58:	18000326 	beq	r3,zero,bc68 <quorem+0x110>
    bc5c:	00000506 	br	bc74 <quorem+0x11c>
    bc60:	10c00017 	ldw	r3,0(r2)
    bc64:	1800031e 	bne	r3,zero,bc74 <quorem+0x11c>
    bc68:	10bfff04 	addi	r2,r2,-4
    bc6c:	94bfffc4 	addi	r18,r18,-1
    bc70:	a8bffb36 	bltu	r21,r2,bc60 <__alt_data_end+0xf000bc60>
    bc74:	84800415 	stw	r18,16(r16)
    bc78:	b80b883a 	mov	r5,r23
    bc7c:	8009883a 	mov	r4,r16
    bc80:	000fa4c0 	call	fa4c <__mcmp>
    bc84:	10002616 	blt	r2,zero,bd20 <quorem+0x1c8>
    bc88:	9cc00044 	addi	r19,r19,1
    bc8c:	a805883a 	mov	r2,r21
    bc90:	000b883a 	mov	r5,zero
    bc94:	11000017 	ldw	r4,0(r2)
    bc98:	89800017 	ldw	r6,0(r17)
    bc9c:	10800104 	addi	r2,r2,4
    bca0:	20ffffcc 	andi	r3,r4,65535
    bca4:	194b883a 	add	r5,r3,r5
    bca8:	30ffffcc 	andi	r3,r6,65535
    bcac:	28c7c83a 	sub	r3,r5,r3
    bcb0:	300cd43a 	srli	r6,r6,16
    bcb4:	2008d43a 	srli	r4,r4,16
    bcb8:	180bd43a 	srai	r5,r3,16
    bcbc:	18ffffcc 	andi	r3,r3,65535
    bcc0:	2189c83a 	sub	r4,r4,r6
    bcc4:	2149883a 	add	r4,r4,r5
    bcc8:	200c943a 	slli	r6,r4,16
    bccc:	8c400104 	addi	r17,r17,4
    bcd0:	200bd43a 	srai	r5,r4,16
    bcd4:	30c6b03a 	or	r3,r6,r3
    bcd8:	10ffff15 	stw	r3,-4(r2)
    bcdc:	a47fed2e 	bgeu	r20,r17,bc94 <__alt_data_end+0xf000bc94>
    bce0:	9485883a 	add	r2,r18,r18
    bce4:	1085883a 	add	r2,r2,r2
    bce8:	a887883a 	add	r3,r21,r2
    bcec:	18800017 	ldw	r2,0(r3)
    bcf0:	10000b1e 	bne	r2,zero,bd20 <quorem+0x1c8>
    bcf4:	18bfff04 	addi	r2,r3,-4
    bcf8:	a880082e 	bgeu	r21,r2,bd1c <quorem+0x1c4>
    bcfc:	18ffff17 	ldw	r3,-4(r3)
    bd00:	18000326 	beq	r3,zero,bd10 <quorem+0x1b8>
    bd04:	00000506 	br	bd1c <quorem+0x1c4>
    bd08:	10c00017 	ldw	r3,0(r2)
    bd0c:	1800031e 	bne	r3,zero,bd1c <quorem+0x1c4>
    bd10:	10bfff04 	addi	r2,r2,-4
    bd14:	94bfffc4 	addi	r18,r18,-1
    bd18:	a8bffb36 	bltu	r21,r2,bd08 <__alt_data_end+0xf000bd08>
    bd1c:	84800415 	stw	r18,16(r16)
    bd20:	9805883a 	mov	r2,r19
    bd24:	dfc00817 	ldw	ra,32(sp)
    bd28:	ddc00717 	ldw	r23,28(sp)
    bd2c:	dd800617 	ldw	r22,24(sp)
    bd30:	dd400517 	ldw	r21,20(sp)
    bd34:	dd000417 	ldw	r20,16(sp)
    bd38:	dcc00317 	ldw	r19,12(sp)
    bd3c:	dc800217 	ldw	r18,8(sp)
    bd40:	dc400117 	ldw	r17,4(sp)
    bd44:	dc000017 	ldw	r16,0(sp)
    bd48:	dec00904 	addi	sp,sp,36
    bd4c:	f800283a 	ret
    bd50:	0005883a 	mov	r2,zero
    bd54:	003ff306 	br	bd24 <__alt_data_end+0xf000bd24>

0000bd58 <_dtoa_r>:
    bd58:	20801017 	ldw	r2,64(r4)
    bd5c:	deffde04 	addi	sp,sp,-136
    bd60:	df002015 	stw	fp,128(sp)
    bd64:	dcc01b15 	stw	r19,108(sp)
    bd68:	dc801a15 	stw	r18,104(sp)
    bd6c:	dc401915 	stw	r17,100(sp)
    bd70:	dc001815 	stw	r16,96(sp)
    bd74:	dfc02115 	stw	ra,132(sp)
    bd78:	ddc01f15 	stw	r23,124(sp)
    bd7c:	dd801e15 	stw	r22,120(sp)
    bd80:	dd401d15 	stw	r21,116(sp)
    bd84:	dd001c15 	stw	r20,112(sp)
    bd88:	d9c00315 	stw	r7,12(sp)
    bd8c:	2039883a 	mov	fp,r4
    bd90:	3023883a 	mov	r17,r6
    bd94:	2825883a 	mov	r18,r5
    bd98:	dc002417 	ldw	r16,144(sp)
    bd9c:	3027883a 	mov	r19,r6
    bda0:	10000826 	beq	r2,zero,bdc4 <_dtoa_r+0x6c>
    bda4:	21801117 	ldw	r6,68(r4)
    bda8:	00c00044 	movi	r3,1
    bdac:	100b883a 	mov	r5,r2
    bdb0:	1986983a 	sll	r3,r3,r6
    bdb4:	11800115 	stw	r6,4(r2)
    bdb8:	10c00215 	stw	r3,8(r2)
    bdbc:	000f22c0 	call	f22c <_Bfree>
    bdc0:	e0001015 	stw	zero,64(fp)
    bdc4:	88002e16 	blt	r17,zero,be80 <_dtoa_r+0x128>
    bdc8:	80000015 	stw	zero,0(r16)
    bdcc:	889ffc2c 	andhi	r2,r17,32752
    bdd0:	00dffc34 	movhi	r3,32752
    bdd4:	10c01c26 	beq	r2,r3,be48 <_dtoa_r+0xf0>
    bdd8:	000d883a 	mov	r6,zero
    bddc:	000f883a 	mov	r7,zero
    bde0:	9009883a 	mov	r4,r18
    bde4:	980b883a 	mov	r5,r19
    bde8:	00133f00 	call	133f0 <__eqdf2>
    bdec:	10002b1e 	bne	r2,zero,be9c <_dtoa_r+0x144>
    bdf0:	d9c02317 	ldw	r7,140(sp)
    bdf4:	00800044 	movi	r2,1
    bdf8:	38800015 	stw	r2,0(r7)
    bdfc:	d8802517 	ldw	r2,148(sp)
    be00:	10019e26 	beq	r2,zero,c47c <_dtoa_r+0x724>
    be04:	d8c02517 	ldw	r3,148(sp)
    be08:	00820034 	movhi	r2,2048
    be0c:	1080e044 	addi	r2,r2,897
    be10:	18800015 	stw	r2,0(r3)
    be14:	10bfffc4 	addi	r2,r2,-1
    be18:	dfc02117 	ldw	ra,132(sp)
    be1c:	df002017 	ldw	fp,128(sp)
    be20:	ddc01f17 	ldw	r23,124(sp)
    be24:	dd801e17 	ldw	r22,120(sp)
    be28:	dd401d17 	ldw	r21,116(sp)
    be2c:	dd001c17 	ldw	r20,112(sp)
    be30:	dcc01b17 	ldw	r19,108(sp)
    be34:	dc801a17 	ldw	r18,104(sp)
    be38:	dc401917 	ldw	r17,100(sp)
    be3c:	dc001817 	ldw	r16,96(sp)
    be40:	dec02204 	addi	sp,sp,136
    be44:	f800283a 	ret
    be48:	d8c02317 	ldw	r3,140(sp)
    be4c:	0089c3c4 	movi	r2,9999
    be50:	18800015 	stw	r2,0(r3)
    be54:	90017726 	beq	r18,zero,c434 <_dtoa_r+0x6dc>
    be58:	00820034 	movhi	r2,2048
    be5c:	1080ec04 	addi	r2,r2,944
    be60:	d9002517 	ldw	r4,148(sp)
    be64:	203fec26 	beq	r4,zero,be18 <__alt_data_end+0xf000be18>
    be68:	10c000c7 	ldb	r3,3(r2)
    be6c:	1801781e 	bne	r3,zero,c450 <_dtoa_r+0x6f8>
    be70:	10c000c4 	addi	r3,r2,3
    be74:	d9802517 	ldw	r6,148(sp)
    be78:	30c00015 	stw	r3,0(r6)
    be7c:	003fe606 	br	be18 <__alt_data_end+0xf000be18>
    be80:	04e00034 	movhi	r19,32768
    be84:	9cffffc4 	addi	r19,r19,-1
    be88:	00800044 	movi	r2,1
    be8c:	8ce6703a 	and	r19,r17,r19
    be90:	80800015 	stw	r2,0(r16)
    be94:	9823883a 	mov	r17,r19
    be98:	003fcc06 	br	bdcc <__alt_data_end+0xf000bdcc>
    be9c:	d8800204 	addi	r2,sp,8
    bea0:	d8800015 	stw	r2,0(sp)
    bea4:	d9c00104 	addi	r7,sp,4
    bea8:	900b883a 	mov	r5,r18
    beac:	980d883a 	mov	r6,r19
    beb0:	e009883a 	mov	r4,fp
    beb4:	8820d53a 	srli	r16,r17,20
    beb8:	000fe180 	call	fe18 <__d2b>
    bebc:	d8800915 	stw	r2,36(sp)
    bec0:	8001651e 	bne	r16,zero,c458 <_dtoa_r+0x700>
    bec4:	dd800217 	ldw	r22,8(sp)
    bec8:	dc000117 	ldw	r16,4(sp)
    becc:	00800804 	movi	r2,32
    bed0:	b421883a 	add	r16,r22,r16
    bed4:	80c10c84 	addi	r3,r16,1074
    bed8:	10c2d10e 	bge	r2,r3,ca20 <_dtoa_r+0xcc8>
    bedc:	00801004 	movi	r2,64
    bee0:	81010484 	addi	r4,r16,1042
    bee4:	10c7c83a 	sub	r3,r2,r3
    bee8:	9108d83a 	srl	r4,r18,r4
    beec:	88e2983a 	sll	r17,r17,r3
    bef0:	2448b03a 	or	r4,r4,r17
    bef4:	001356c0 	call	1356c <__floatunsidf>
    bef8:	017f8434 	movhi	r5,65040
    befc:	01800044 	movi	r6,1
    bf00:	1009883a 	mov	r4,r2
    bf04:	194b883a 	add	r5,r3,r5
    bf08:	843fffc4 	addi	r16,r16,-1
    bf0c:	d9801115 	stw	r6,68(sp)
    bf10:	000d883a 	mov	r6,zero
    bf14:	01cffe34 	movhi	r7,16376
    bf18:	00084580 	call	8458 <__subdf3>
    bf1c:	0198dbf4 	movhi	r6,25455
    bf20:	01cff4f4 	movhi	r7,16339
    bf24:	3190d844 	addi	r6,r6,17249
    bf28:	39e1e9c4 	addi	r7,r7,-30809
    bf2c:	1009883a 	mov	r4,r2
    bf30:	180b883a 	mov	r5,r3
    bf34:	0007d400 	call	7d40 <__muldf3>
    bf38:	01a2d874 	movhi	r6,35681
    bf3c:	01cff1f4 	movhi	r7,16327
    bf40:	31b22cc4 	addi	r6,r6,-14157
    bf44:	39e28a04 	addi	r7,r7,-30168
    bf48:	180b883a 	mov	r5,r3
    bf4c:	1009883a 	mov	r4,r2
    bf50:	0006ad00 	call	6ad0 <__adddf3>
    bf54:	8009883a 	mov	r4,r16
    bf58:	1029883a 	mov	r20,r2
    bf5c:	1823883a 	mov	r17,r3
    bf60:	0008dd40 	call	8dd4 <__floatsidf>
    bf64:	019427f4 	movhi	r6,20639
    bf68:	01cff4f4 	movhi	r7,16339
    bf6c:	319e7ec4 	addi	r6,r6,31227
    bf70:	39d104c4 	addi	r7,r7,17427
    bf74:	1009883a 	mov	r4,r2
    bf78:	180b883a 	mov	r5,r3
    bf7c:	0007d400 	call	7d40 <__muldf3>
    bf80:	100d883a 	mov	r6,r2
    bf84:	180f883a 	mov	r7,r3
    bf88:	a009883a 	mov	r4,r20
    bf8c:	880b883a 	mov	r5,r17
    bf90:	0006ad00 	call	6ad0 <__adddf3>
    bf94:	1009883a 	mov	r4,r2
    bf98:	180b883a 	mov	r5,r3
    bf9c:	1029883a 	mov	r20,r2
    bfa0:	1823883a 	mov	r17,r3
    bfa4:	0008d540 	call	8d54 <__fixdfsi>
    bfa8:	000d883a 	mov	r6,zero
    bfac:	000f883a 	mov	r7,zero
    bfb0:	a009883a 	mov	r4,r20
    bfb4:	880b883a 	mov	r5,r17
    bfb8:	d8800515 	stw	r2,20(sp)
    bfbc:	00134780 	call	13478 <__ledf2>
    bfc0:	10028716 	blt	r2,zero,c9e0 <_dtoa_r+0xc88>
    bfc4:	d8c00517 	ldw	r3,20(sp)
    bfc8:	00800584 	movi	r2,22
    bfcc:	10c27536 	bltu	r2,r3,c9a4 <_dtoa_r+0xc4c>
    bfd0:	180490fa 	slli	r2,r3,3
    bfd4:	00c20034 	movhi	r3,2048
    bfd8:	18c10804 	addi	r3,r3,1056
    bfdc:	1885883a 	add	r2,r3,r2
    bfe0:	11000017 	ldw	r4,0(r2)
    bfe4:	11400117 	ldw	r5,4(r2)
    bfe8:	900d883a 	mov	r6,r18
    bfec:	980f883a 	mov	r7,r19
    bff0:	0007c640 	call	7c64 <__gedf2>
    bff4:	00828d0e 	bge	zero,r2,ca2c <_dtoa_r+0xcd4>
    bff8:	d9000517 	ldw	r4,20(sp)
    bffc:	d8000e15 	stw	zero,56(sp)
    c000:	213fffc4 	addi	r4,r4,-1
    c004:	d9000515 	stw	r4,20(sp)
    c008:	b42dc83a 	sub	r22,r22,r16
    c00c:	b5bfffc4 	addi	r22,r22,-1
    c010:	b0026f16 	blt	r22,zero,c9d0 <_dtoa_r+0xc78>
    c014:	d8000815 	stw	zero,32(sp)
    c018:	d9c00517 	ldw	r7,20(sp)
    c01c:	38026416 	blt	r7,zero,c9b0 <_dtoa_r+0xc58>
    c020:	b1ed883a 	add	r22,r22,r7
    c024:	d9c00d15 	stw	r7,52(sp)
    c028:	d8000a15 	stw	zero,40(sp)
    c02c:	d9800317 	ldw	r6,12(sp)
    c030:	00800244 	movi	r2,9
    c034:	11811436 	bltu	r2,r6,c488 <_dtoa_r+0x730>
    c038:	00800144 	movi	r2,5
    c03c:	1184e10e 	bge	r2,r6,d3c4 <_dtoa_r+0x166c>
    c040:	31bfff04 	addi	r6,r6,-4
    c044:	d9800315 	stw	r6,12(sp)
    c048:	0023883a 	mov	r17,zero
    c04c:	d9800317 	ldw	r6,12(sp)
    c050:	008000c4 	movi	r2,3
    c054:	30836726 	beq	r6,r2,cdf4 <_dtoa_r+0x109c>
    c058:	1183410e 	bge	r2,r6,cd60 <_dtoa_r+0x1008>
    c05c:	d9c00317 	ldw	r7,12(sp)
    c060:	00800104 	movi	r2,4
    c064:	38827c26 	beq	r7,r2,ca58 <_dtoa_r+0xd00>
    c068:	00800144 	movi	r2,5
    c06c:	3884c41e 	bne	r7,r2,d380 <_dtoa_r+0x1628>
    c070:	00800044 	movi	r2,1
    c074:	d8800b15 	stw	r2,44(sp)
    c078:	d8c00517 	ldw	r3,20(sp)
    c07c:	d9002217 	ldw	r4,136(sp)
    c080:	1907883a 	add	r3,r3,r4
    c084:	19800044 	addi	r6,r3,1
    c088:	d8c00c15 	stw	r3,48(sp)
    c08c:	d9800615 	stw	r6,24(sp)
    c090:	0183a40e 	bge	zero,r6,cf24 <_dtoa_r+0x11cc>
    c094:	d9800617 	ldw	r6,24(sp)
    c098:	3021883a 	mov	r16,r6
    c09c:	e0001115 	stw	zero,68(fp)
    c0a0:	008005c4 	movi	r2,23
    c0a4:	1184c92e 	bgeu	r2,r6,d3cc <_dtoa_r+0x1674>
    c0a8:	00c00044 	movi	r3,1
    c0ac:	00800104 	movi	r2,4
    c0b0:	1085883a 	add	r2,r2,r2
    c0b4:	11000504 	addi	r4,r2,20
    c0b8:	180b883a 	mov	r5,r3
    c0bc:	18c00044 	addi	r3,r3,1
    c0c0:	313ffb2e 	bgeu	r6,r4,c0b0 <__alt_data_end+0xf000c0b0>
    c0c4:	e1401115 	stw	r5,68(fp)
    c0c8:	e009883a 	mov	r4,fp
    c0cc:	000f1840 	call	f184 <_Balloc>
    c0d0:	d8800715 	stw	r2,28(sp)
    c0d4:	e0801015 	stw	r2,64(fp)
    c0d8:	00800384 	movi	r2,14
    c0dc:	1400f736 	bltu	r2,r16,c4bc <_dtoa_r+0x764>
    c0e0:	8800f626 	beq	r17,zero,c4bc <_dtoa_r+0x764>
    c0e4:	d9c00517 	ldw	r7,20(sp)
    c0e8:	01c39a0e 	bge	zero,r7,cf54 <_dtoa_r+0x11fc>
    c0ec:	388003cc 	andi	r2,r7,15
    c0f0:	100490fa 	slli	r2,r2,3
    c0f4:	382bd13a 	srai	r21,r7,4
    c0f8:	00c20034 	movhi	r3,2048
    c0fc:	18c10804 	addi	r3,r3,1056
    c100:	1885883a 	add	r2,r3,r2
    c104:	a8c0040c 	andi	r3,r21,16
    c108:	12400017 	ldw	r9,0(r2)
    c10c:	12000117 	ldw	r8,4(r2)
    c110:	18037926 	beq	r3,zero,cef8 <_dtoa_r+0x11a0>
    c114:	00820034 	movhi	r2,2048
    c118:	1080fe04 	addi	r2,r2,1016
    c11c:	11800817 	ldw	r6,32(r2)
    c120:	11c00917 	ldw	r7,36(r2)
    c124:	9009883a 	mov	r4,r18
    c128:	980b883a 	mov	r5,r19
    c12c:	da001715 	stw	r8,92(sp)
    c130:	da401615 	stw	r9,88(sp)
    c134:	000737c0 	call	737c <__divdf3>
    c138:	da001717 	ldw	r8,92(sp)
    c13c:	da401617 	ldw	r9,88(sp)
    c140:	ad4003cc 	andi	r21,r21,15
    c144:	040000c4 	movi	r16,3
    c148:	1023883a 	mov	r17,r2
    c14c:	1829883a 	mov	r20,r3
    c150:	a8001126 	beq	r21,zero,c198 <_dtoa_r+0x440>
    c154:	05c20034 	movhi	r23,2048
    c158:	bdc0fe04 	addi	r23,r23,1016
    c15c:	4805883a 	mov	r2,r9
    c160:	4007883a 	mov	r3,r8
    c164:	a980004c 	andi	r6,r21,1
    c168:	1009883a 	mov	r4,r2
    c16c:	a82bd07a 	srai	r21,r21,1
    c170:	180b883a 	mov	r5,r3
    c174:	30000426 	beq	r6,zero,c188 <_dtoa_r+0x430>
    c178:	b9800017 	ldw	r6,0(r23)
    c17c:	b9c00117 	ldw	r7,4(r23)
    c180:	84000044 	addi	r16,r16,1
    c184:	0007d400 	call	7d40 <__muldf3>
    c188:	bdc00204 	addi	r23,r23,8
    c18c:	a83ff51e 	bne	r21,zero,c164 <__alt_data_end+0xf000c164>
    c190:	1013883a 	mov	r9,r2
    c194:	1811883a 	mov	r8,r3
    c198:	480d883a 	mov	r6,r9
    c19c:	400f883a 	mov	r7,r8
    c1a0:	8809883a 	mov	r4,r17
    c1a4:	a00b883a 	mov	r5,r20
    c1a8:	000737c0 	call	737c <__divdf3>
    c1ac:	d8800f15 	stw	r2,60(sp)
    c1b0:	d8c01015 	stw	r3,64(sp)
    c1b4:	d8c00e17 	ldw	r3,56(sp)
    c1b8:	18000626 	beq	r3,zero,c1d4 <_dtoa_r+0x47c>
    c1bc:	d9000f17 	ldw	r4,60(sp)
    c1c0:	d9401017 	ldw	r5,64(sp)
    c1c4:	000d883a 	mov	r6,zero
    c1c8:	01cffc34 	movhi	r7,16368
    c1cc:	00134780 	call	13478 <__ledf2>
    c1d0:	10040b16 	blt	r2,zero,d200 <_dtoa_r+0x14a8>
    c1d4:	8009883a 	mov	r4,r16
    c1d8:	0008dd40 	call	8dd4 <__floatsidf>
    c1dc:	d9800f17 	ldw	r6,60(sp)
    c1e0:	d9c01017 	ldw	r7,64(sp)
    c1e4:	1009883a 	mov	r4,r2
    c1e8:	180b883a 	mov	r5,r3
    c1ec:	0007d400 	call	7d40 <__muldf3>
    c1f0:	000d883a 	mov	r6,zero
    c1f4:	01d00734 	movhi	r7,16412
    c1f8:	1009883a 	mov	r4,r2
    c1fc:	180b883a 	mov	r5,r3
    c200:	0006ad00 	call	6ad0 <__adddf3>
    c204:	1021883a 	mov	r16,r2
    c208:	d8800617 	ldw	r2,24(sp)
    c20c:	047f3034 	movhi	r17,64704
    c210:	1c63883a 	add	r17,r3,r17
    c214:	10031826 	beq	r2,zero,ce78 <_dtoa_r+0x1120>
    c218:	d8c00517 	ldw	r3,20(sp)
    c21c:	db000617 	ldw	r12,24(sp)
    c220:	d8c01315 	stw	r3,76(sp)
    c224:	d9000b17 	ldw	r4,44(sp)
    c228:	20038f26 	beq	r4,zero,d068 <_dtoa_r+0x1310>
    c22c:	60bfffc4 	addi	r2,r12,-1
    c230:	100490fa 	slli	r2,r2,3
    c234:	00c20034 	movhi	r3,2048
    c238:	18c10804 	addi	r3,r3,1056
    c23c:	1885883a 	add	r2,r3,r2
    c240:	11800017 	ldw	r6,0(r2)
    c244:	11c00117 	ldw	r7,4(r2)
    c248:	d8800717 	ldw	r2,28(sp)
    c24c:	0009883a 	mov	r4,zero
    c250:	014ff834 	movhi	r5,16352
    c254:	db001615 	stw	r12,88(sp)
    c258:	15c00044 	addi	r23,r2,1
    c25c:	000737c0 	call	737c <__divdf3>
    c260:	800d883a 	mov	r6,r16
    c264:	880f883a 	mov	r7,r17
    c268:	1009883a 	mov	r4,r2
    c26c:	180b883a 	mov	r5,r3
    c270:	00084580 	call	8458 <__subdf3>
    c274:	d9401017 	ldw	r5,64(sp)
    c278:	d9000f17 	ldw	r4,60(sp)
    c27c:	102b883a 	mov	r21,r2
    c280:	d8c01215 	stw	r3,72(sp)
    c284:	0008d540 	call	8d54 <__fixdfsi>
    c288:	1009883a 	mov	r4,r2
    c28c:	1029883a 	mov	r20,r2
    c290:	0008dd40 	call	8dd4 <__floatsidf>
    c294:	d9000f17 	ldw	r4,60(sp)
    c298:	d9401017 	ldw	r5,64(sp)
    c29c:	100d883a 	mov	r6,r2
    c2a0:	180f883a 	mov	r7,r3
    c2a4:	00084580 	call	8458 <__subdf3>
    c2a8:	1823883a 	mov	r17,r3
    c2ac:	d8c00717 	ldw	r3,28(sp)
    c2b0:	d9401217 	ldw	r5,72(sp)
    c2b4:	a2000c04 	addi	r8,r20,48
    c2b8:	1021883a 	mov	r16,r2
    c2bc:	1a000005 	stb	r8,0(r3)
    c2c0:	800d883a 	mov	r6,r16
    c2c4:	880f883a 	mov	r7,r17
    c2c8:	a809883a 	mov	r4,r21
    c2cc:	4029883a 	mov	r20,r8
    c2d0:	0007c640 	call	7c64 <__gedf2>
    c2d4:	00841d16 	blt	zero,r2,d34c <_dtoa_r+0x15f4>
    c2d8:	800d883a 	mov	r6,r16
    c2dc:	880f883a 	mov	r7,r17
    c2e0:	0009883a 	mov	r4,zero
    c2e4:	014ffc34 	movhi	r5,16368
    c2e8:	00084580 	call	8458 <__subdf3>
    c2ec:	d9401217 	ldw	r5,72(sp)
    c2f0:	100d883a 	mov	r6,r2
    c2f4:	180f883a 	mov	r7,r3
    c2f8:	a809883a 	mov	r4,r21
    c2fc:	0007c640 	call	7c64 <__gedf2>
    c300:	db001617 	ldw	r12,88(sp)
    c304:	00840e16 	blt	zero,r2,d340 <_dtoa_r+0x15e8>
    c308:	00800044 	movi	r2,1
    c30c:	13006b0e 	bge	r2,r12,c4bc <_dtoa_r+0x764>
    c310:	d9000717 	ldw	r4,28(sp)
    c314:	dd800f15 	stw	r22,60(sp)
    c318:	dcc01015 	stw	r19,64(sp)
    c31c:	2319883a 	add	r12,r4,r12
    c320:	dcc01217 	ldw	r19,72(sp)
    c324:	602d883a 	mov	r22,r12
    c328:	dc801215 	stw	r18,72(sp)
    c32c:	b825883a 	mov	r18,r23
    c330:	00000906 	br	c358 <_dtoa_r+0x600>
    c334:	00084580 	call	8458 <__subdf3>
    c338:	a80d883a 	mov	r6,r21
    c33c:	980f883a 	mov	r7,r19
    c340:	1009883a 	mov	r4,r2
    c344:	180b883a 	mov	r5,r3
    c348:	00134780 	call	13478 <__ledf2>
    c34c:	1003e816 	blt	r2,zero,d2f0 <_dtoa_r+0x1598>
    c350:	b825883a 	mov	r18,r23
    c354:	bd83e926 	beq	r23,r22,d2fc <_dtoa_r+0x15a4>
    c358:	a809883a 	mov	r4,r21
    c35c:	980b883a 	mov	r5,r19
    c360:	000d883a 	mov	r6,zero
    c364:	01d00934 	movhi	r7,16420
    c368:	0007d400 	call	7d40 <__muldf3>
    c36c:	000d883a 	mov	r6,zero
    c370:	01d00934 	movhi	r7,16420
    c374:	8009883a 	mov	r4,r16
    c378:	880b883a 	mov	r5,r17
    c37c:	102b883a 	mov	r21,r2
    c380:	1827883a 	mov	r19,r3
    c384:	0007d400 	call	7d40 <__muldf3>
    c388:	180b883a 	mov	r5,r3
    c38c:	1009883a 	mov	r4,r2
    c390:	1821883a 	mov	r16,r3
    c394:	1023883a 	mov	r17,r2
    c398:	0008d540 	call	8d54 <__fixdfsi>
    c39c:	1009883a 	mov	r4,r2
    c3a0:	1029883a 	mov	r20,r2
    c3a4:	0008dd40 	call	8dd4 <__floatsidf>
    c3a8:	8809883a 	mov	r4,r17
    c3ac:	800b883a 	mov	r5,r16
    c3b0:	100d883a 	mov	r6,r2
    c3b4:	180f883a 	mov	r7,r3
    c3b8:	00084580 	call	8458 <__subdf3>
    c3bc:	a5000c04 	addi	r20,r20,48
    c3c0:	a80d883a 	mov	r6,r21
    c3c4:	980f883a 	mov	r7,r19
    c3c8:	1009883a 	mov	r4,r2
    c3cc:	180b883a 	mov	r5,r3
    c3d0:	95000005 	stb	r20,0(r18)
    c3d4:	1021883a 	mov	r16,r2
    c3d8:	1823883a 	mov	r17,r3
    c3dc:	00134780 	call	13478 <__ledf2>
    c3e0:	bdc00044 	addi	r23,r23,1
    c3e4:	800d883a 	mov	r6,r16
    c3e8:	880f883a 	mov	r7,r17
    c3ec:	0009883a 	mov	r4,zero
    c3f0:	014ffc34 	movhi	r5,16368
    c3f4:	103fcf0e 	bge	r2,zero,c334 <__alt_data_end+0xf000c334>
    c3f8:	d8c01317 	ldw	r3,76(sp)
    c3fc:	d8c00515 	stw	r3,20(sp)
    c400:	d9400917 	ldw	r5,36(sp)
    c404:	e009883a 	mov	r4,fp
    c408:	000f22c0 	call	f22c <_Bfree>
    c40c:	d9000517 	ldw	r4,20(sp)
    c410:	d9802317 	ldw	r6,140(sp)
    c414:	d9c02517 	ldw	r7,148(sp)
    c418:	b8000005 	stb	zero,0(r23)
    c41c:	20800044 	addi	r2,r4,1
    c420:	30800015 	stw	r2,0(r6)
    c424:	3802aa26 	beq	r7,zero,ced0 <_dtoa_r+0x1178>
    c428:	3dc00015 	stw	r23,0(r7)
    c42c:	d8800717 	ldw	r2,28(sp)
    c430:	003e7906 	br	be18 <__alt_data_end+0xf000be18>
    c434:	00800434 	movhi	r2,16
    c438:	10bfffc4 	addi	r2,r2,-1
    c43c:	88a2703a 	and	r17,r17,r2
    c440:	883e851e 	bne	r17,zero,be58 <__alt_data_end+0xf000be58>
    c444:	00820034 	movhi	r2,2048
    c448:	1080e904 	addi	r2,r2,932
    c44c:	003e8406 	br	be60 <__alt_data_end+0xf000be60>
    c450:	10c00204 	addi	r3,r2,8
    c454:	003e8706 	br	be74 <__alt_data_end+0xf000be74>
    c458:	01400434 	movhi	r5,16
    c45c:	297fffc4 	addi	r5,r5,-1
    c460:	994a703a 	and	r5,r19,r5
    c464:	9009883a 	mov	r4,r18
    c468:	843f0044 	addi	r16,r16,-1023
    c46c:	294ffc34 	orhi	r5,r5,16368
    c470:	dd800217 	ldw	r22,8(sp)
    c474:	d8001115 	stw	zero,68(sp)
    c478:	003ea506 	br	bf10 <__alt_data_end+0xf000bf10>
    c47c:	00820034 	movhi	r2,2048
    c480:	1080e004 	addi	r2,r2,896
    c484:	003e6406 	br	be18 <__alt_data_end+0xf000be18>
    c488:	e0001115 	stw	zero,68(fp)
    c48c:	000b883a 	mov	r5,zero
    c490:	e009883a 	mov	r4,fp
    c494:	000f1840 	call	f184 <_Balloc>
    c498:	01bfffc4 	movi	r6,-1
    c49c:	01c00044 	movi	r7,1
    c4a0:	d8800715 	stw	r2,28(sp)
    c4a4:	d9800c15 	stw	r6,48(sp)
    c4a8:	e0801015 	stw	r2,64(fp)
    c4ac:	d8000315 	stw	zero,12(sp)
    c4b0:	d9c00b15 	stw	r7,44(sp)
    c4b4:	d9800615 	stw	r6,24(sp)
    c4b8:	d8002215 	stw	zero,136(sp)
    c4bc:	d8800117 	ldw	r2,4(sp)
    c4c0:	10008916 	blt	r2,zero,c6e8 <_dtoa_r+0x990>
    c4c4:	d9000517 	ldw	r4,20(sp)
    c4c8:	00c00384 	movi	r3,14
    c4cc:	19008616 	blt	r3,r4,c6e8 <_dtoa_r+0x990>
    c4d0:	200490fa 	slli	r2,r4,3
    c4d4:	00c20034 	movhi	r3,2048
    c4d8:	d9802217 	ldw	r6,136(sp)
    c4dc:	18c10804 	addi	r3,r3,1056
    c4e0:	1885883a 	add	r2,r3,r2
    c4e4:	14000017 	ldw	r16,0(r2)
    c4e8:	14400117 	ldw	r17,4(r2)
    c4ec:	30016316 	blt	r6,zero,ca7c <_dtoa_r+0xd24>
    c4f0:	800d883a 	mov	r6,r16
    c4f4:	880f883a 	mov	r7,r17
    c4f8:	9009883a 	mov	r4,r18
    c4fc:	980b883a 	mov	r5,r19
    c500:	000737c0 	call	737c <__divdf3>
    c504:	180b883a 	mov	r5,r3
    c508:	1009883a 	mov	r4,r2
    c50c:	0008d540 	call	8d54 <__fixdfsi>
    c510:	1009883a 	mov	r4,r2
    c514:	102b883a 	mov	r21,r2
    c518:	0008dd40 	call	8dd4 <__floatsidf>
    c51c:	800d883a 	mov	r6,r16
    c520:	880f883a 	mov	r7,r17
    c524:	1009883a 	mov	r4,r2
    c528:	180b883a 	mov	r5,r3
    c52c:	0007d400 	call	7d40 <__muldf3>
    c530:	100d883a 	mov	r6,r2
    c534:	180f883a 	mov	r7,r3
    c538:	9009883a 	mov	r4,r18
    c53c:	980b883a 	mov	r5,r19
    c540:	00084580 	call	8458 <__subdf3>
    c544:	d9c00717 	ldw	r7,28(sp)
    c548:	1009883a 	mov	r4,r2
    c54c:	a8800c04 	addi	r2,r21,48
    c550:	38800005 	stb	r2,0(r7)
    c554:	3dc00044 	addi	r23,r7,1
    c558:	d9c00617 	ldw	r7,24(sp)
    c55c:	01800044 	movi	r6,1
    c560:	180b883a 	mov	r5,r3
    c564:	2005883a 	mov	r2,r4
    c568:	39803826 	beq	r7,r6,c64c <_dtoa_r+0x8f4>
    c56c:	000d883a 	mov	r6,zero
    c570:	01d00934 	movhi	r7,16420
    c574:	0007d400 	call	7d40 <__muldf3>
    c578:	000d883a 	mov	r6,zero
    c57c:	000f883a 	mov	r7,zero
    c580:	1009883a 	mov	r4,r2
    c584:	180b883a 	mov	r5,r3
    c588:	1025883a 	mov	r18,r2
    c58c:	1827883a 	mov	r19,r3
    c590:	00133f00 	call	133f0 <__eqdf2>
    c594:	103f9a26 	beq	r2,zero,c400 <__alt_data_end+0xf000c400>
    c598:	d9c00617 	ldw	r7,24(sp)
    c59c:	d8c00717 	ldw	r3,28(sp)
    c5a0:	b829883a 	mov	r20,r23
    c5a4:	38bfffc4 	addi	r2,r7,-1
    c5a8:	18ad883a 	add	r22,r3,r2
    c5ac:	00000a06 	br	c5d8 <_dtoa_r+0x880>
    c5b0:	0007d400 	call	7d40 <__muldf3>
    c5b4:	000d883a 	mov	r6,zero
    c5b8:	000f883a 	mov	r7,zero
    c5bc:	1009883a 	mov	r4,r2
    c5c0:	180b883a 	mov	r5,r3
    c5c4:	1025883a 	mov	r18,r2
    c5c8:	1827883a 	mov	r19,r3
    c5cc:	b829883a 	mov	r20,r23
    c5d0:	00133f00 	call	133f0 <__eqdf2>
    c5d4:	103f8a26 	beq	r2,zero,c400 <__alt_data_end+0xf000c400>
    c5d8:	800d883a 	mov	r6,r16
    c5dc:	880f883a 	mov	r7,r17
    c5e0:	9009883a 	mov	r4,r18
    c5e4:	980b883a 	mov	r5,r19
    c5e8:	000737c0 	call	737c <__divdf3>
    c5ec:	180b883a 	mov	r5,r3
    c5f0:	1009883a 	mov	r4,r2
    c5f4:	0008d540 	call	8d54 <__fixdfsi>
    c5f8:	1009883a 	mov	r4,r2
    c5fc:	102b883a 	mov	r21,r2
    c600:	0008dd40 	call	8dd4 <__floatsidf>
    c604:	800d883a 	mov	r6,r16
    c608:	880f883a 	mov	r7,r17
    c60c:	1009883a 	mov	r4,r2
    c610:	180b883a 	mov	r5,r3
    c614:	0007d400 	call	7d40 <__muldf3>
    c618:	100d883a 	mov	r6,r2
    c61c:	180f883a 	mov	r7,r3
    c620:	9009883a 	mov	r4,r18
    c624:	980b883a 	mov	r5,r19
    c628:	00084580 	call	8458 <__subdf3>
    c62c:	aa000c04 	addi	r8,r21,48
    c630:	a2000005 	stb	r8,0(r20)
    c634:	000d883a 	mov	r6,zero
    c638:	01d00934 	movhi	r7,16420
    c63c:	1009883a 	mov	r4,r2
    c640:	180b883a 	mov	r5,r3
    c644:	a5c00044 	addi	r23,r20,1
    c648:	b53fd91e 	bne	r22,r20,c5b0 <__alt_data_end+0xf000c5b0>
    c64c:	100d883a 	mov	r6,r2
    c650:	180f883a 	mov	r7,r3
    c654:	1009883a 	mov	r4,r2
    c658:	180b883a 	mov	r5,r3
    c65c:	0006ad00 	call	6ad0 <__adddf3>
    c660:	100d883a 	mov	r6,r2
    c664:	180f883a 	mov	r7,r3
    c668:	8009883a 	mov	r4,r16
    c66c:	880b883a 	mov	r5,r17
    c670:	1027883a 	mov	r19,r2
    c674:	1825883a 	mov	r18,r3
    c678:	00134780 	call	13478 <__ledf2>
    c67c:	10000816 	blt	r2,zero,c6a0 <_dtoa_r+0x948>
    c680:	980d883a 	mov	r6,r19
    c684:	900f883a 	mov	r7,r18
    c688:	8009883a 	mov	r4,r16
    c68c:	880b883a 	mov	r5,r17
    c690:	00133f00 	call	133f0 <__eqdf2>
    c694:	103f5a1e 	bne	r2,zero,c400 <__alt_data_end+0xf000c400>
    c698:	ad40004c 	andi	r21,r21,1
    c69c:	a83f5826 	beq	r21,zero,c400 <__alt_data_end+0xf000c400>
    c6a0:	bd3fffc3 	ldbu	r20,-1(r23)
    c6a4:	b8bfffc4 	addi	r2,r23,-1
    c6a8:	1007883a 	mov	r3,r2
    c6ac:	01400e44 	movi	r5,57
    c6b0:	d9800717 	ldw	r6,28(sp)
    c6b4:	00000506 	br	c6cc <_dtoa_r+0x974>
    c6b8:	18ffffc4 	addi	r3,r3,-1
    c6bc:	11824726 	beq	r2,r6,cfdc <_dtoa_r+0x1284>
    c6c0:	1d000003 	ldbu	r20,0(r3)
    c6c4:	102f883a 	mov	r23,r2
    c6c8:	10bfffc4 	addi	r2,r2,-1
    c6cc:	a1003fcc 	andi	r4,r20,255
    c6d0:	2100201c 	xori	r4,r4,128
    c6d4:	213fe004 	addi	r4,r4,-128
    c6d8:	217ff726 	beq	r4,r5,c6b8 <__alt_data_end+0xf000c6b8>
    c6dc:	a2000044 	addi	r8,r20,1
    c6e0:	12000005 	stb	r8,0(r2)
    c6e4:	003f4606 	br	c400 <__alt_data_end+0xf000c400>
    c6e8:	d9000b17 	ldw	r4,44(sp)
    c6ec:	2000c826 	beq	r4,zero,ca10 <_dtoa_r+0xcb8>
    c6f0:	d9800317 	ldw	r6,12(sp)
    c6f4:	00c00044 	movi	r3,1
    c6f8:	1980f90e 	bge	r3,r6,cae0 <_dtoa_r+0xd88>
    c6fc:	d8800617 	ldw	r2,24(sp)
    c700:	d8c00a17 	ldw	r3,40(sp)
    c704:	157fffc4 	addi	r21,r2,-1
    c708:	1d41f316 	blt	r3,r21,ced8 <_dtoa_r+0x1180>
    c70c:	1d6bc83a 	sub	r21,r3,r21
    c710:	d9c00617 	ldw	r7,24(sp)
    c714:	3802aa16 	blt	r7,zero,d1c0 <_dtoa_r+0x1468>
    c718:	dd000817 	ldw	r20,32(sp)
    c71c:	d8800617 	ldw	r2,24(sp)
    c720:	d8c00817 	ldw	r3,32(sp)
    c724:	01400044 	movi	r5,1
    c728:	e009883a 	mov	r4,fp
    c72c:	1887883a 	add	r3,r3,r2
    c730:	d8c00815 	stw	r3,32(sp)
    c734:	b0ad883a 	add	r22,r22,r2
    c738:	000f5900 	call	f590 <__i2b>
    c73c:	1023883a 	mov	r17,r2
    c740:	a0000826 	beq	r20,zero,c764 <_dtoa_r+0xa0c>
    c744:	0580070e 	bge	zero,r22,c764 <_dtoa_r+0xa0c>
    c748:	a005883a 	mov	r2,r20
    c74c:	b500b916 	blt	r22,r20,ca34 <_dtoa_r+0xcdc>
    c750:	d9000817 	ldw	r4,32(sp)
    c754:	a0a9c83a 	sub	r20,r20,r2
    c758:	b0adc83a 	sub	r22,r22,r2
    c75c:	2089c83a 	sub	r4,r4,r2
    c760:	d9000815 	stw	r4,32(sp)
    c764:	d9800a17 	ldw	r6,40(sp)
    c768:	0181810e 	bge	zero,r6,cd70 <_dtoa_r+0x1018>
    c76c:	d9c00b17 	ldw	r7,44(sp)
    c770:	3800b326 	beq	r7,zero,ca40 <_dtoa_r+0xce8>
    c774:	a800b226 	beq	r21,zero,ca40 <_dtoa_r+0xce8>
    c778:	880b883a 	mov	r5,r17
    c77c:	a80d883a 	mov	r6,r21
    c780:	e009883a 	mov	r4,fp
    c784:	000f7c40 	call	f7c4 <__pow5mult>
    c788:	d9800917 	ldw	r6,36(sp)
    c78c:	100b883a 	mov	r5,r2
    c790:	e009883a 	mov	r4,fp
    c794:	1023883a 	mov	r17,r2
    c798:	000f5cc0 	call	f5cc <__multiply>
    c79c:	1021883a 	mov	r16,r2
    c7a0:	d8800a17 	ldw	r2,40(sp)
    c7a4:	d9400917 	ldw	r5,36(sp)
    c7a8:	e009883a 	mov	r4,fp
    c7ac:	1545c83a 	sub	r2,r2,r21
    c7b0:	d8800a15 	stw	r2,40(sp)
    c7b4:	000f22c0 	call	f22c <_Bfree>
    c7b8:	d8c00a17 	ldw	r3,40(sp)
    c7bc:	18009f1e 	bne	r3,zero,ca3c <_dtoa_r+0xce4>
    c7c0:	05c00044 	movi	r23,1
    c7c4:	e009883a 	mov	r4,fp
    c7c8:	b80b883a 	mov	r5,r23
    c7cc:	000f5900 	call	f590 <__i2b>
    c7d0:	d9000d17 	ldw	r4,52(sp)
    c7d4:	102b883a 	mov	r21,r2
    c7d8:	2000ce26 	beq	r4,zero,cb14 <_dtoa_r+0xdbc>
    c7dc:	200d883a 	mov	r6,r4
    c7e0:	100b883a 	mov	r5,r2
    c7e4:	e009883a 	mov	r4,fp
    c7e8:	000f7c40 	call	f7c4 <__pow5mult>
    c7ec:	d9800317 	ldw	r6,12(sp)
    c7f0:	102b883a 	mov	r21,r2
    c7f4:	b981810e 	bge	r23,r6,cdfc <_dtoa_r+0x10a4>
    c7f8:	0027883a 	mov	r19,zero
    c7fc:	a8800417 	ldw	r2,16(r21)
    c800:	05c00804 	movi	r23,32
    c804:	10800104 	addi	r2,r2,4
    c808:	1085883a 	add	r2,r2,r2
    c80c:	1085883a 	add	r2,r2,r2
    c810:	a885883a 	add	r2,r21,r2
    c814:	11000017 	ldw	r4,0(r2)
    c818:	000f4780 	call	f478 <__hi0bits>
    c81c:	b885c83a 	sub	r2,r23,r2
    c820:	1585883a 	add	r2,r2,r22
    c824:	108007cc 	andi	r2,r2,31
    c828:	1000b326 	beq	r2,zero,caf8 <_dtoa_r+0xda0>
    c82c:	00c00804 	movi	r3,32
    c830:	1887c83a 	sub	r3,r3,r2
    c834:	01000104 	movi	r4,4
    c838:	20c2cd0e 	bge	r4,r3,d370 <_dtoa_r+0x1618>
    c83c:	00c00704 	movi	r3,28
    c840:	1885c83a 	sub	r2,r3,r2
    c844:	d8c00817 	ldw	r3,32(sp)
    c848:	a0a9883a 	add	r20,r20,r2
    c84c:	b0ad883a 	add	r22,r22,r2
    c850:	1887883a 	add	r3,r3,r2
    c854:	d8c00815 	stw	r3,32(sp)
    c858:	d9800817 	ldw	r6,32(sp)
    c85c:	0180040e 	bge	zero,r6,c870 <_dtoa_r+0xb18>
    c860:	800b883a 	mov	r5,r16
    c864:	e009883a 	mov	r4,fp
    c868:	000f9040 	call	f904 <__lshift>
    c86c:	1021883a 	mov	r16,r2
    c870:	0580050e 	bge	zero,r22,c888 <_dtoa_r+0xb30>
    c874:	a80b883a 	mov	r5,r21
    c878:	b00d883a 	mov	r6,r22
    c87c:	e009883a 	mov	r4,fp
    c880:	000f9040 	call	f904 <__lshift>
    c884:	102b883a 	mov	r21,r2
    c888:	d9c00e17 	ldw	r7,56(sp)
    c88c:	3801211e 	bne	r7,zero,cd14 <_dtoa_r+0xfbc>
    c890:	d9800617 	ldw	r6,24(sp)
    c894:	0181380e 	bge	zero,r6,cd78 <_dtoa_r+0x1020>
    c898:	d8c00b17 	ldw	r3,44(sp)
    c89c:	1800ab1e 	bne	r3,zero,cb4c <_dtoa_r+0xdf4>
    c8a0:	dc800717 	ldw	r18,28(sp)
    c8a4:	dcc00617 	ldw	r19,24(sp)
    c8a8:	9029883a 	mov	r20,r18
    c8ac:	00000206 	br	c8b8 <_dtoa_r+0xb60>
    c8b0:	000f2540 	call	f254 <__multadd>
    c8b4:	1021883a 	mov	r16,r2
    c8b8:	a80b883a 	mov	r5,r21
    c8bc:	8009883a 	mov	r4,r16
    c8c0:	000bb580 	call	bb58 <quorem>
    c8c4:	10800c04 	addi	r2,r2,48
    c8c8:	90800005 	stb	r2,0(r18)
    c8cc:	94800044 	addi	r18,r18,1
    c8d0:	9507c83a 	sub	r3,r18,r20
    c8d4:	000f883a 	mov	r7,zero
    c8d8:	01800284 	movi	r6,10
    c8dc:	800b883a 	mov	r5,r16
    c8e0:	e009883a 	mov	r4,fp
    c8e4:	1cfff216 	blt	r3,r19,c8b0 <__alt_data_end+0xf000c8b0>
    c8e8:	1011883a 	mov	r8,r2
    c8ec:	d8800617 	ldw	r2,24(sp)
    c8f0:	0082370e 	bge	zero,r2,d1d0 <_dtoa_r+0x1478>
    c8f4:	d9000717 	ldw	r4,28(sp)
    c8f8:	0025883a 	mov	r18,zero
    c8fc:	20af883a 	add	r23,r4,r2
    c900:	01800044 	movi	r6,1
    c904:	800b883a 	mov	r5,r16
    c908:	e009883a 	mov	r4,fp
    c90c:	da001715 	stw	r8,92(sp)
    c910:	000f9040 	call	f904 <__lshift>
    c914:	a80b883a 	mov	r5,r21
    c918:	1009883a 	mov	r4,r2
    c91c:	d8800915 	stw	r2,36(sp)
    c920:	000fa4c0 	call	fa4c <__mcmp>
    c924:	da001717 	ldw	r8,92(sp)
    c928:	0081800e 	bge	zero,r2,cf2c <_dtoa_r+0x11d4>
    c92c:	b93fffc3 	ldbu	r4,-1(r23)
    c930:	b8bfffc4 	addi	r2,r23,-1
    c934:	1007883a 	mov	r3,r2
    c938:	01800e44 	movi	r6,57
    c93c:	d9c00717 	ldw	r7,28(sp)
    c940:	00000506 	br	c958 <_dtoa_r+0xc00>
    c944:	18ffffc4 	addi	r3,r3,-1
    c948:	11c12326 	beq	r2,r7,cdd8 <_dtoa_r+0x1080>
    c94c:	19000003 	ldbu	r4,0(r3)
    c950:	102f883a 	mov	r23,r2
    c954:	10bfffc4 	addi	r2,r2,-1
    c958:	21403fcc 	andi	r5,r4,255
    c95c:	2940201c 	xori	r5,r5,128
    c960:	297fe004 	addi	r5,r5,-128
    c964:	29bff726 	beq	r5,r6,c944 <__alt_data_end+0xf000c944>
    c968:	21000044 	addi	r4,r4,1
    c96c:	11000005 	stb	r4,0(r2)
    c970:	a80b883a 	mov	r5,r21
    c974:	e009883a 	mov	r4,fp
    c978:	000f22c0 	call	f22c <_Bfree>
    c97c:	883ea026 	beq	r17,zero,c400 <__alt_data_end+0xf000c400>
    c980:	90000426 	beq	r18,zero,c994 <_dtoa_r+0xc3c>
    c984:	94400326 	beq	r18,r17,c994 <_dtoa_r+0xc3c>
    c988:	900b883a 	mov	r5,r18
    c98c:	e009883a 	mov	r4,fp
    c990:	000f22c0 	call	f22c <_Bfree>
    c994:	880b883a 	mov	r5,r17
    c998:	e009883a 	mov	r4,fp
    c99c:	000f22c0 	call	f22c <_Bfree>
    c9a0:	003e9706 	br	c400 <__alt_data_end+0xf000c400>
    c9a4:	01800044 	movi	r6,1
    c9a8:	d9800e15 	stw	r6,56(sp)
    c9ac:	003d9606 	br	c008 <__alt_data_end+0xf000c008>
    c9b0:	d8800817 	ldw	r2,32(sp)
    c9b4:	d8c00517 	ldw	r3,20(sp)
    c9b8:	d8000d15 	stw	zero,52(sp)
    c9bc:	10c5c83a 	sub	r2,r2,r3
    c9c0:	00c9c83a 	sub	r4,zero,r3
    c9c4:	d8800815 	stw	r2,32(sp)
    c9c8:	d9000a15 	stw	r4,40(sp)
    c9cc:	003d9706 	br	c02c <__alt_data_end+0xf000c02c>
    c9d0:	05adc83a 	sub	r22,zero,r22
    c9d4:	dd800815 	stw	r22,32(sp)
    c9d8:	002d883a 	mov	r22,zero
    c9dc:	003d8e06 	br	c018 <__alt_data_end+0xf000c018>
    c9e0:	d9000517 	ldw	r4,20(sp)
    c9e4:	0008dd40 	call	8dd4 <__floatsidf>
    c9e8:	100d883a 	mov	r6,r2
    c9ec:	180f883a 	mov	r7,r3
    c9f0:	a009883a 	mov	r4,r20
    c9f4:	880b883a 	mov	r5,r17
    c9f8:	00133f00 	call	133f0 <__eqdf2>
    c9fc:	103d7126 	beq	r2,zero,bfc4 <__alt_data_end+0xf000bfc4>
    ca00:	d9c00517 	ldw	r7,20(sp)
    ca04:	39ffffc4 	addi	r7,r7,-1
    ca08:	d9c00515 	stw	r7,20(sp)
    ca0c:	003d6d06 	br	bfc4 <__alt_data_end+0xf000bfc4>
    ca10:	dd400a17 	ldw	r21,40(sp)
    ca14:	dd000817 	ldw	r20,32(sp)
    ca18:	0023883a 	mov	r17,zero
    ca1c:	003f4806 	br	c740 <__alt_data_end+0xf000c740>
    ca20:	10e3c83a 	sub	r17,r2,r3
    ca24:	9448983a 	sll	r4,r18,r17
    ca28:	003d3206 	br	bef4 <__alt_data_end+0xf000bef4>
    ca2c:	d8000e15 	stw	zero,56(sp)
    ca30:	003d7506 	br	c008 <__alt_data_end+0xf000c008>
    ca34:	b005883a 	mov	r2,r22
    ca38:	003f4506 	br	c750 <__alt_data_end+0xf000c750>
    ca3c:	dc000915 	stw	r16,36(sp)
    ca40:	d9800a17 	ldw	r6,40(sp)
    ca44:	d9400917 	ldw	r5,36(sp)
    ca48:	e009883a 	mov	r4,fp
    ca4c:	000f7c40 	call	f7c4 <__pow5mult>
    ca50:	1021883a 	mov	r16,r2
    ca54:	003f5a06 	br	c7c0 <__alt_data_end+0xf000c7c0>
    ca58:	01c00044 	movi	r7,1
    ca5c:	d9c00b15 	stw	r7,44(sp)
    ca60:	d8802217 	ldw	r2,136(sp)
    ca64:	0081280e 	bge	zero,r2,cf08 <_dtoa_r+0x11b0>
    ca68:	100d883a 	mov	r6,r2
    ca6c:	1021883a 	mov	r16,r2
    ca70:	d8800c15 	stw	r2,48(sp)
    ca74:	d8800615 	stw	r2,24(sp)
    ca78:	003d8806 	br	c09c <__alt_data_end+0xf000c09c>
    ca7c:	d8800617 	ldw	r2,24(sp)
    ca80:	00be9b16 	blt	zero,r2,c4f0 <__alt_data_end+0xf000c4f0>
    ca84:	10010f1e 	bne	r2,zero,cec4 <_dtoa_r+0x116c>
    ca88:	880b883a 	mov	r5,r17
    ca8c:	000d883a 	mov	r6,zero
    ca90:	01d00534 	movhi	r7,16404
    ca94:	8009883a 	mov	r4,r16
    ca98:	0007d400 	call	7d40 <__muldf3>
    ca9c:	900d883a 	mov	r6,r18
    caa0:	980f883a 	mov	r7,r19
    caa4:	1009883a 	mov	r4,r2
    caa8:	180b883a 	mov	r5,r3
    caac:	0007c640 	call	7c64 <__gedf2>
    cab0:	002b883a 	mov	r21,zero
    cab4:	0023883a 	mov	r17,zero
    cab8:	1000bf16 	blt	r2,zero,cdb8 <_dtoa_r+0x1060>
    cabc:	d9802217 	ldw	r6,136(sp)
    cac0:	ddc00717 	ldw	r23,28(sp)
    cac4:	018c303a 	nor	r6,zero,r6
    cac8:	d9800515 	stw	r6,20(sp)
    cacc:	a80b883a 	mov	r5,r21
    cad0:	e009883a 	mov	r4,fp
    cad4:	000f22c0 	call	f22c <_Bfree>
    cad8:	883e4926 	beq	r17,zero,c400 <__alt_data_end+0xf000c400>
    cadc:	003fad06 	br	c994 <__alt_data_end+0xf000c994>
    cae0:	d9c01117 	ldw	r7,68(sp)
    cae4:	3801bc26 	beq	r7,zero,d1d8 <_dtoa_r+0x1480>
    cae8:	10810cc4 	addi	r2,r2,1075
    caec:	dd400a17 	ldw	r21,40(sp)
    caf0:	dd000817 	ldw	r20,32(sp)
    caf4:	003f0a06 	br	c720 <__alt_data_end+0xf000c720>
    caf8:	00800704 	movi	r2,28
    cafc:	d9000817 	ldw	r4,32(sp)
    cb00:	a0a9883a 	add	r20,r20,r2
    cb04:	b0ad883a 	add	r22,r22,r2
    cb08:	2089883a 	add	r4,r4,r2
    cb0c:	d9000815 	stw	r4,32(sp)
    cb10:	003f5106 	br	c858 <__alt_data_end+0xf000c858>
    cb14:	d8c00317 	ldw	r3,12(sp)
    cb18:	b8c1fc0e 	bge	r23,r3,d30c <_dtoa_r+0x15b4>
    cb1c:	0027883a 	mov	r19,zero
    cb20:	b805883a 	mov	r2,r23
    cb24:	003f3e06 	br	c820 <__alt_data_end+0xf000c820>
    cb28:	880b883a 	mov	r5,r17
    cb2c:	e009883a 	mov	r4,fp
    cb30:	000f883a 	mov	r7,zero
    cb34:	01800284 	movi	r6,10
    cb38:	000f2540 	call	f254 <__multadd>
    cb3c:	d9000c17 	ldw	r4,48(sp)
    cb40:	1023883a 	mov	r17,r2
    cb44:	0102040e 	bge	zero,r4,d358 <_dtoa_r+0x1600>
    cb48:	d9000615 	stw	r4,24(sp)
    cb4c:	0500050e 	bge	zero,r20,cb64 <_dtoa_r+0xe0c>
    cb50:	880b883a 	mov	r5,r17
    cb54:	a00d883a 	mov	r6,r20
    cb58:	e009883a 	mov	r4,fp
    cb5c:	000f9040 	call	f904 <__lshift>
    cb60:	1023883a 	mov	r17,r2
    cb64:	9801241e 	bne	r19,zero,cff8 <_dtoa_r+0x12a0>
    cb68:	8829883a 	mov	r20,r17
    cb6c:	d9000617 	ldw	r4,24(sp)
    cb70:	dcc00717 	ldw	r19,28(sp)
    cb74:	9480004c 	andi	r18,r18,1
    cb78:	20bfffc4 	addi	r2,r4,-1
    cb7c:	9885883a 	add	r2,r19,r2
    cb80:	d8800415 	stw	r2,16(sp)
    cb84:	dc800615 	stw	r18,24(sp)
    cb88:	a80b883a 	mov	r5,r21
    cb8c:	8009883a 	mov	r4,r16
    cb90:	000bb580 	call	bb58 <quorem>
    cb94:	880b883a 	mov	r5,r17
    cb98:	8009883a 	mov	r4,r16
    cb9c:	102f883a 	mov	r23,r2
    cba0:	000fa4c0 	call	fa4c <__mcmp>
    cba4:	a80b883a 	mov	r5,r21
    cba8:	a00d883a 	mov	r6,r20
    cbac:	e009883a 	mov	r4,fp
    cbb0:	102d883a 	mov	r22,r2
    cbb4:	000faac0 	call	faac <__mdiff>
    cbb8:	1007883a 	mov	r3,r2
    cbbc:	10800317 	ldw	r2,12(r2)
    cbc0:	bc800c04 	addi	r18,r23,48
    cbc4:	180b883a 	mov	r5,r3
    cbc8:	10004e1e 	bne	r2,zero,cd04 <_dtoa_r+0xfac>
    cbcc:	8009883a 	mov	r4,r16
    cbd0:	d8c01615 	stw	r3,88(sp)
    cbd4:	000fa4c0 	call	fa4c <__mcmp>
    cbd8:	d8c01617 	ldw	r3,88(sp)
    cbdc:	e009883a 	mov	r4,fp
    cbe0:	d8801615 	stw	r2,88(sp)
    cbe4:	180b883a 	mov	r5,r3
    cbe8:	000f22c0 	call	f22c <_Bfree>
    cbec:	d8801617 	ldw	r2,88(sp)
    cbf0:	1000041e 	bne	r2,zero,cc04 <_dtoa_r+0xeac>
    cbf4:	d9800317 	ldw	r6,12(sp)
    cbf8:	3000021e 	bne	r6,zero,cc04 <_dtoa_r+0xeac>
    cbfc:	d8c00617 	ldw	r3,24(sp)
    cc00:	18003726 	beq	r3,zero,cce0 <_dtoa_r+0xf88>
    cc04:	b0002016 	blt	r22,zero,cc88 <_dtoa_r+0xf30>
    cc08:	b000041e 	bne	r22,zero,cc1c <_dtoa_r+0xec4>
    cc0c:	d9000317 	ldw	r4,12(sp)
    cc10:	2000021e 	bne	r4,zero,cc1c <_dtoa_r+0xec4>
    cc14:	d8c00617 	ldw	r3,24(sp)
    cc18:	18001b26 	beq	r3,zero,cc88 <_dtoa_r+0xf30>
    cc1c:	00810716 	blt	zero,r2,d03c <_dtoa_r+0x12e4>
    cc20:	d8c00417 	ldw	r3,16(sp)
    cc24:	9d800044 	addi	r22,r19,1
    cc28:	9c800005 	stb	r18,0(r19)
    cc2c:	b02f883a 	mov	r23,r22
    cc30:	98c10626 	beq	r19,r3,d04c <_dtoa_r+0x12f4>
    cc34:	800b883a 	mov	r5,r16
    cc38:	000f883a 	mov	r7,zero
    cc3c:	01800284 	movi	r6,10
    cc40:	e009883a 	mov	r4,fp
    cc44:	000f2540 	call	f254 <__multadd>
    cc48:	1021883a 	mov	r16,r2
    cc4c:	000f883a 	mov	r7,zero
    cc50:	01800284 	movi	r6,10
    cc54:	880b883a 	mov	r5,r17
    cc58:	e009883a 	mov	r4,fp
    cc5c:	8d002526 	beq	r17,r20,ccf4 <_dtoa_r+0xf9c>
    cc60:	000f2540 	call	f254 <__multadd>
    cc64:	a00b883a 	mov	r5,r20
    cc68:	000f883a 	mov	r7,zero
    cc6c:	01800284 	movi	r6,10
    cc70:	e009883a 	mov	r4,fp
    cc74:	1023883a 	mov	r17,r2
    cc78:	000f2540 	call	f254 <__multadd>
    cc7c:	1029883a 	mov	r20,r2
    cc80:	b027883a 	mov	r19,r22
    cc84:	003fc006 	br	cb88 <__alt_data_end+0xf000cb88>
    cc88:	9011883a 	mov	r8,r18
    cc8c:	00800e0e 	bge	zero,r2,ccc8 <_dtoa_r+0xf70>
    cc90:	800b883a 	mov	r5,r16
    cc94:	01800044 	movi	r6,1
    cc98:	e009883a 	mov	r4,fp
    cc9c:	da001715 	stw	r8,92(sp)
    cca0:	000f9040 	call	f904 <__lshift>
    cca4:	a80b883a 	mov	r5,r21
    cca8:	1009883a 	mov	r4,r2
    ccac:	1021883a 	mov	r16,r2
    ccb0:	000fa4c0 	call	fa4c <__mcmp>
    ccb4:	da001717 	ldw	r8,92(sp)
    ccb8:	0081960e 	bge	zero,r2,d314 <_dtoa_r+0x15bc>
    ccbc:	00800e44 	movi	r2,57
    ccc0:	40817026 	beq	r8,r2,d284 <_dtoa_r+0x152c>
    ccc4:	ba000c44 	addi	r8,r23,49
    ccc8:	8825883a 	mov	r18,r17
    cccc:	9dc00044 	addi	r23,r19,1
    ccd0:	9a000005 	stb	r8,0(r19)
    ccd4:	a023883a 	mov	r17,r20
    ccd8:	dc000915 	stw	r16,36(sp)
    ccdc:	003f2406 	br	c970 <__alt_data_end+0xf000c970>
    cce0:	00800e44 	movi	r2,57
    cce4:	9011883a 	mov	r8,r18
    cce8:	90816626 	beq	r18,r2,d284 <_dtoa_r+0x152c>
    ccec:	05bff516 	blt	zero,r22,ccc4 <__alt_data_end+0xf000ccc4>
    ccf0:	003ff506 	br	ccc8 <__alt_data_end+0xf000ccc8>
    ccf4:	000f2540 	call	f254 <__multadd>
    ccf8:	1023883a 	mov	r17,r2
    ccfc:	1029883a 	mov	r20,r2
    cd00:	003fdf06 	br	cc80 <__alt_data_end+0xf000cc80>
    cd04:	e009883a 	mov	r4,fp
    cd08:	000f22c0 	call	f22c <_Bfree>
    cd0c:	00800044 	movi	r2,1
    cd10:	003fbc06 	br	cc04 <__alt_data_end+0xf000cc04>
    cd14:	a80b883a 	mov	r5,r21
    cd18:	8009883a 	mov	r4,r16
    cd1c:	000fa4c0 	call	fa4c <__mcmp>
    cd20:	103edb0e 	bge	r2,zero,c890 <__alt_data_end+0xf000c890>
    cd24:	800b883a 	mov	r5,r16
    cd28:	000f883a 	mov	r7,zero
    cd2c:	01800284 	movi	r6,10
    cd30:	e009883a 	mov	r4,fp
    cd34:	000f2540 	call	f254 <__multadd>
    cd38:	1021883a 	mov	r16,r2
    cd3c:	d8800517 	ldw	r2,20(sp)
    cd40:	d8c00b17 	ldw	r3,44(sp)
    cd44:	10bfffc4 	addi	r2,r2,-1
    cd48:	d8800515 	stw	r2,20(sp)
    cd4c:	183f761e 	bne	r3,zero,cb28 <__alt_data_end+0xf000cb28>
    cd50:	d9000c17 	ldw	r4,48(sp)
    cd54:	0101730e 	bge	zero,r4,d324 <_dtoa_r+0x15cc>
    cd58:	d9000615 	stw	r4,24(sp)
    cd5c:	003ed006 	br	c8a0 <__alt_data_end+0xf000c8a0>
    cd60:	00800084 	movi	r2,2
    cd64:	3081861e 	bne	r6,r2,d380 <_dtoa_r+0x1628>
    cd68:	d8000b15 	stw	zero,44(sp)
    cd6c:	003f3c06 	br	ca60 <__alt_data_end+0xf000ca60>
    cd70:	dc000917 	ldw	r16,36(sp)
    cd74:	003e9206 	br	c7c0 <__alt_data_end+0xf000c7c0>
    cd78:	d9c00317 	ldw	r7,12(sp)
    cd7c:	00800084 	movi	r2,2
    cd80:	11fec50e 	bge	r2,r7,c898 <__alt_data_end+0xf000c898>
    cd84:	d9000617 	ldw	r4,24(sp)
    cd88:	20013c1e 	bne	r4,zero,d27c <_dtoa_r+0x1524>
    cd8c:	a80b883a 	mov	r5,r21
    cd90:	000f883a 	mov	r7,zero
    cd94:	01800144 	movi	r6,5
    cd98:	e009883a 	mov	r4,fp
    cd9c:	000f2540 	call	f254 <__multadd>
    cda0:	100b883a 	mov	r5,r2
    cda4:	8009883a 	mov	r4,r16
    cda8:	102b883a 	mov	r21,r2
    cdac:	000fa4c0 	call	fa4c <__mcmp>
    cdb0:	dc000915 	stw	r16,36(sp)
    cdb4:	00bf410e 	bge	zero,r2,cabc <__alt_data_end+0xf000cabc>
    cdb8:	d9c00717 	ldw	r7,28(sp)
    cdbc:	00800c44 	movi	r2,49
    cdc0:	38800005 	stb	r2,0(r7)
    cdc4:	d8800517 	ldw	r2,20(sp)
    cdc8:	3dc00044 	addi	r23,r7,1
    cdcc:	10800044 	addi	r2,r2,1
    cdd0:	d8800515 	stw	r2,20(sp)
    cdd4:	003f3d06 	br	cacc <__alt_data_end+0xf000cacc>
    cdd8:	d9800517 	ldw	r6,20(sp)
    cddc:	d9c00717 	ldw	r7,28(sp)
    cde0:	00800c44 	movi	r2,49
    cde4:	31800044 	addi	r6,r6,1
    cde8:	d9800515 	stw	r6,20(sp)
    cdec:	38800005 	stb	r2,0(r7)
    cdf0:	003edf06 	br	c970 <__alt_data_end+0xf000c970>
    cdf4:	d8000b15 	stw	zero,44(sp)
    cdf8:	003c9f06 	br	c078 <__alt_data_end+0xf000c078>
    cdfc:	903e7e1e 	bne	r18,zero,c7f8 <__alt_data_end+0xf000c7f8>
    ce00:	00800434 	movhi	r2,16
    ce04:	10bfffc4 	addi	r2,r2,-1
    ce08:	9884703a 	and	r2,r19,r2
    ce0c:	1000ea1e 	bne	r2,zero,d1b8 <_dtoa_r+0x1460>
    ce10:	9cdffc2c 	andhi	r19,r19,32752
    ce14:	9800e826 	beq	r19,zero,d1b8 <_dtoa_r+0x1460>
    ce18:	d9c00817 	ldw	r7,32(sp)
    ce1c:	b5800044 	addi	r22,r22,1
    ce20:	04c00044 	movi	r19,1
    ce24:	39c00044 	addi	r7,r7,1
    ce28:	d9c00815 	stw	r7,32(sp)
    ce2c:	d8800d17 	ldw	r2,52(sp)
    ce30:	103e721e 	bne	r2,zero,c7fc <__alt_data_end+0xf000c7fc>
    ce34:	00800044 	movi	r2,1
    ce38:	003e7906 	br	c820 <__alt_data_end+0xf000c820>
    ce3c:	8009883a 	mov	r4,r16
    ce40:	0008dd40 	call	8dd4 <__floatsidf>
    ce44:	d9800f17 	ldw	r6,60(sp)
    ce48:	d9c01017 	ldw	r7,64(sp)
    ce4c:	1009883a 	mov	r4,r2
    ce50:	180b883a 	mov	r5,r3
    ce54:	0007d400 	call	7d40 <__muldf3>
    ce58:	000d883a 	mov	r6,zero
    ce5c:	01d00734 	movhi	r7,16412
    ce60:	1009883a 	mov	r4,r2
    ce64:	180b883a 	mov	r5,r3
    ce68:	0006ad00 	call	6ad0 <__adddf3>
    ce6c:	047f3034 	movhi	r17,64704
    ce70:	1021883a 	mov	r16,r2
    ce74:	1c63883a 	add	r17,r3,r17
    ce78:	d9000f17 	ldw	r4,60(sp)
    ce7c:	d9401017 	ldw	r5,64(sp)
    ce80:	000d883a 	mov	r6,zero
    ce84:	01d00534 	movhi	r7,16404
    ce88:	00084580 	call	8458 <__subdf3>
    ce8c:	800d883a 	mov	r6,r16
    ce90:	880f883a 	mov	r7,r17
    ce94:	1009883a 	mov	r4,r2
    ce98:	180b883a 	mov	r5,r3
    ce9c:	102b883a 	mov	r21,r2
    cea0:	1829883a 	mov	r20,r3
    cea4:	0007c640 	call	7c64 <__gedf2>
    cea8:	00806c16 	blt	zero,r2,d05c <_dtoa_r+0x1304>
    ceac:	89e0003c 	xorhi	r7,r17,32768
    ceb0:	800d883a 	mov	r6,r16
    ceb4:	a809883a 	mov	r4,r21
    ceb8:	a00b883a 	mov	r5,r20
    cebc:	00134780 	call	13478 <__ledf2>
    cec0:	103d7e0e 	bge	r2,zero,c4bc <__alt_data_end+0xf000c4bc>
    cec4:	002b883a 	mov	r21,zero
    cec8:	0023883a 	mov	r17,zero
    cecc:	003efb06 	br	cabc <__alt_data_end+0xf000cabc>
    ced0:	d8800717 	ldw	r2,28(sp)
    ced4:	003bd006 	br	be18 <__alt_data_end+0xf000be18>
    ced8:	d9000a17 	ldw	r4,40(sp)
    cedc:	d9800d17 	ldw	r6,52(sp)
    cee0:	dd400a15 	stw	r21,40(sp)
    cee4:	a905c83a 	sub	r2,r21,r4
    cee8:	308d883a 	add	r6,r6,r2
    ceec:	d9800d15 	stw	r6,52(sp)
    cef0:	002b883a 	mov	r21,zero
    cef4:	003e0606 	br	c710 <__alt_data_end+0xf000c710>
    cef8:	9023883a 	mov	r17,r18
    cefc:	9829883a 	mov	r20,r19
    cf00:	04000084 	movi	r16,2
    cf04:	003c9206 	br	c150 <__alt_data_end+0xf000c150>
    cf08:	04000044 	movi	r16,1
    cf0c:	dc000c15 	stw	r16,48(sp)
    cf10:	dc000615 	stw	r16,24(sp)
    cf14:	dc002215 	stw	r16,136(sp)
    cf18:	e0001115 	stw	zero,68(fp)
    cf1c:	000b883a 	mov	r5,zero
    cf20:	003c6906 	br	c0c8 <__alt_data_end+0xf000c0c8>
    cf24:	3021883a 	mov	r16,r6
    cf28:	003ffb06 	br	cf18 <__alt_data_end+0xf000cf18>
    cf2c:	1000021e 	bne	r2,zero,cf38 <_dtoa_r+0x11e0>
    cf30:	4200004c 	andi	r8,r8,1
    cf34:	403e7d1e 	bne	r8,zero,c92c <__alt_data_end+0xf000c92c>
    cf38:	01000c04 	movi	r4,48
    cf3c:	00000106 	br	cf44 <_dtoa_r+0x11ec>
    cf40:	102f883a 	mov	r23,r2
    cf44:	b8bfffc4 	addi	r2,r23,-1
    cf48:	10c00007 	ldb	r3,0(r2)
    cf4c:	193ffc26 	beq	r3,r4,cf40 <__alt_data_end+0xf000cf40>
    cf50:	003e8706 	br	c970 <__alt_data_end+0xf000c970>
    cf54:	d8800517 	ldw	r2,20(sp)
    cf58:	00a3c83a 	sub	r17,zero,r2
    cf5c:	8800a426 	beq	r17,zero,d1f0 <_dtoa_r+0x1498>
    cf60:	888003cc 	andi	r2,r17,15
    cf64:	100490fa 	slli	r2,r2,3
    cf68:	00c20034 	movhi	r3,2048
    cf6c:	18c10804 	addi	r3,r3,1056
    cf70:	1885883a 	add	r2,r3,r2
    cf74:	11800017 	ldw	r6,0(r2)
    cf78:	11c00117 	ldw	r7,4(r2)
    cf7c:	9009883a 	mov	r4,r18
    cf80:	980b883a 	mov	r5,r19
    cf84:	8823d13a 	srai	r17,r17,4
    cf88:	0007d400 	call	7d40 <__muldf3>
    cf8c:	d8800f15 	stw	r2,60(sp)
    cf90:	d8c01015 	stw	r3,64(sp)
    cf94:	8800e826 	beq	r17,zero,d338 <_dtoa_r+0x15e0>
    cf98:	05020034 	movhi	r20,2048
    cf9c:	a500fe04 	addi	r20,r20,1016
    cfa0:	04000084 	movi	r16,2
    cfa4:	8980004c 	andi	r6,r17,1
    cfa8:	1009883a 	mov	r4,r2
    cfac:	8823d07a 	srai	r17,r17,1
    cfb0:	180b883a 	mov	r5,r3
    cfb4:	30000426 	beq	r6,zero,cfc8 <_dtoa_r+0x1270>
    cfb8:	a1800017 	ldw	r6,0(r20)
    cfbc:	a1c00117 	ldw	r7,4(r20)
    cfc0:	84000044 	addi	r16,r16,1
    cfc4:	0007d400 	call	7d40 <__muldf3>
    cfc8:	a5000204 	addi	r20,r20,8
    cfcc:	883ff51e 	bne	r17,zero,cfa4 <__alt_data_end+0xf000cfa4>
    cfd0:	d8800f15 	stw	r2,60(sp)
    cfd4:	d8c01015 	stw	r3,64(sp)
    cfd8:	003c7606 	br	c1b4 <__alt_data_end+0xf000c1b4>
    cfdc:	00c00c04 	movi	r3,48
    cfe0:	10c00005 	stb	r3,0(r2)
    cfe4:	d8c00517 	ldw	r3,20(sp)
    cfe8:	bd3fffc3 	ldbu	r20,-1(r23)
    cfec:	18c00044 	addi	r3,r3,1
    cff0:	d8c00515 	stw	r3,20(sp)
    cff4:	003db906 	br	c6dc <__alt_data_end+0xf000c6dc>
    cff8:	89400117 	ldw	r5,4(r17)
    cffc:	e009883a 	mov	r4,fp
    d000:	000f1840 	call	f184 <_Balloc>
    d004:	89800417 	ldw	r6,16(r17)
    d008:	89400304 	addi	r5,r17,12
    d00c:	11000304 	addi	r4,r2,12
    d010:	31800084 	addi	r6,r6,2
    d014:	318d883a 	add	r6,r6,r6
    d018:	318d883a 	add	r6,r6,r6
    d01c:	1027883a 	mov	r19,r2
    d020:	00092ec0 	call	92ec <memcpy>
    d024:	01800044 	movi	r6,1
    d028:	980b883a 	mov	r5,r19
    d02c:	e009883a 	mov	r4,fp
    d030:	000f9040 	call	f904 <__lshift>
    d034:	1029883a 	mov	r20,r2
    d038:	003ecc06 	br	cb6c <__alt_data_end+0xf000cb6c>
    d03c:	00800e44 	movi	r2,57
    d040:	90809026 	beq	r18,r2,d284 <_dtoa_r+0x152c>
    d044:	92000044 	addi	r8,r18,1
    d048:	003f1f06 	br	ccc8 <__alt_data_end+0xf000ccc8>
    d04c:	9011883a 	mov	r8,r18
    d050:	8825883a 	mov	r18,r17
    d054:	a023883a 	mov	r17,r20
    d058:	003e2906 	br	c900 <__alt_data_end+0xf000c900>
    d05c:	002b883a 	mov	r21,zero
    d060:	0023883a 	mov	r17,zero
    d064:	003f5406 	br	cdb8 <__alt_data_end+0xf000cdb8>
    d068:	61bfffc4 	addi	r6,r12,-1
    d06c:	300490fa 	slli	r2,r6,3
    d070:	00c20034 	movhi	r3,2048
    d074:	18c10804 	addi	r3,r3,1056
    d078:	1885883a 	add	r2,r3,r2
    d07c:	11000017 	ldw	r4,0(r2)
    d080:	11400117 	ldw	r5,4(r2)
    d084:	d8800717 	ldw	r2,28(sp)
    d088:	880f883a 	mov	r7,r17
    d08c:	d9801215 	stw	r6,72(sp)
    d090:	800d883a 	mov	r6,r16
    d094:	db001615 	stw	r12,88(sp)
    d098:	15c00044 	addi	r23,r2,1
    d09c:	0007d400 	call	7d40 <__muldf3>
    d0a0:	d9401017 	ldw	r5,64(sp)
    d0a4:	d9000f17 	ldw	r4,60(sp)
    d0a8:	d8c01515 	stw	r3,84(sp)
    d0ac:	d8801415 	stw	r2,80(sp)
    d0b0:	0008d540 	call	8d54 <__fixdfsi>
    d0b4:	1009883a 	mov	r4,r2
    d0b8:	1021883a 	mov	r16,r2
    d0bc:	0008dd40 	call	8dd4 <__floatsidf>
    d0c0:	d9000f17 	ldw	r4,60(sp)
    d0c4:	d9401017 	ldw	r5,64(sp)
    d0c8:	100d883a 	mov	r6,r2
    d0cc:	180f883a 	mov	r7,r3
    d0d0:	00084580 	call	8458 <__subdf3>
    d0d4:	1829883a 	mov	r20,r3
    d0d8:	d8c00717 	ldw	r3,28(sp)
    d0dc:	84000c04 	addi	r16,r16,48
    d0e0:	1023883a 	mov	r17,r2
    d0e4:	1c000005 	stb	r16,0(r3)
    d0e8:	db001617 	ldw	r12,88(sp)
    d0ec:	00800044 	movi	r2,1
    d0f0:	60802226 	beq	r12,r2,d17c <_dtoa_r+0x1424>
    d0f4:	d9c00717 	ldw	r7,28(sp)
    d0f8:	8805883a 	mov	r2,r17
    d0fc:	b82b883a 	mov	r21,r23
    d100:	3b19883a 	add	r12,r7,r12
    d104:	6023883a 	mov	r17,r12
    d108:	a007883a 	mov	r3,r20
    d10c:	dc800f15 	stw	r18,60(sp)
    d110:	000d883a 	mov	r6,zero
    d114:	01d00934 	movhi	r7,16420
    d118:	1009883a 	mov	r4,r2
    d11c:	180b883a 	mov	r5,r3
    d120:	0007d400 	call	7d40 <__muldf3>
    d124:	180b883a 	mov	r5,r3
    d128:	1009883a 	mov	r4,r2
    d12c:	1829883a 	mov	r20,r3
    d130:	1025883a 	mov	r18,r2
    d134:	0008d540 	call	8d54 <__fixdfsi>
    d138:	1009883a 	mov	r4,r2
    d13c:	1021883a 	mov	r16,r2
    d140:	0008dd40 	call	8dd4 <__floatsidf>
    d144:	100d883a 	mov	r6,r2
    d148:	180f883a 	mov	r7,r3
    d14c:	9009883a 	mov	r4,r18
    d150:	a00b883a 	mov	r5,r20
    d154:	84000c04 	addi	r16,r16,48
    d158:	00084580 	call	8458 <__subdf3>
    d15c:	ad400044 	addi	r21,r21,1
    d160:	ac3fffc5 	stb	r16,-1(r21)
    d164:	ac7fea1e 	bne	r21,r17,d110 <__alt_data_end+0xf000d110>
    d168:	1023883a 	mov	r17,r2
    d16c:	d8801217 	ldw	r2,72(sp)
    d170:	dc800f17 	ldw	r18,60(sp)
    d174:	1829883a 	mov	r20,r3
    d178:	b8af883a 	add	r23,r23,r2
    d17c:	d9001417 	ldw	r4,80(sp)
    d180:	d9401517 	ldw	r5,84(sp)
    d184:	000d883a 	mov	r6,zero
    d188:	01cff834 	movhi	r7,16352
    d18c:	0006ad00 	call	6ad0 <__adddf3>
    d190:	880d883a 	mov	r6,r17
    d194:	a00f883a 	mov	r7,r20
    d198:	1009883a 	mov	r4,r2
    d19c:	180b883a 	mov	r5,r3
    d1a0:	00134780 	call	13478 <__ledf2>
    d1a4:	10003e0e 	bge	r2,zero,d2a0 <_dtoa_r+0x1548>
    d1a8:	d9001317 	ldw	r4,76(sp)
    d1ac:	bd3fffc3 	ldbu	r20,-1(r23)
    d1b0:	d9000515 	stw	r4,20(sp)
    d1b4:	003d3b06 	br	c6a4 <__alt_data_end+0xf000c6a4>
    d1b8:	0027883a 	mov	r19,zero
    d1bc:	003f1b06 	br	ce2c <__alt_data_end+0xf000ce2c>
    d1c0:	d8800817 	ldw	r2,32(sp)
    d1c4:	11e9c83a 	sub	r20,r2,r7
    d1c8:	0005883a 	mov	r2,zero
    d1cc:	003d5406 	br	c720 <__alt_data_end+0xf000c720>
    d1d0:	00800044 	movi	r2,1
    d1d4:	003dc706 	br	c8f4 <__alt_data_end+0xf000c8f4>
    d1d8:	d8c00217 	ldw	r3,8(sp)
    d1dc:	00800d84 	movi	r2,54
    d1e0:	dd400a17 	ldw	r21,40(sp)
    d1e4:	10c5c83a 	sub	r2,r2,r3
    d1e8:	dd000817 	ldw	r20,32(sp)
    d1ec:	003d4c06 	br	c720 <__alt_data_end+0xf000c720>
    d1f0:	dc800f15 	stw	r18,60(sp)
    d1f4:	dcc01015 	stw	r19,64(sp)
    d1f8:	04000084 	movi	r16,2
    d1fc:	003bed06 	br	c1b4 <__alt_data_end+0xf000c1b4>
    d200:	d9000617 	ldw	r4,24(sp)
    d204:	203f0d26 	beq	r4,zero,ce3c <__alt_data_end+0xf000ce3c>
    d208:	d9800c17 	ldw	r6,48(sp)
    d20c:	01bcab0e 	bge	zero,r6,c4bc <__alt_data_end+0xf000c4bc>
    d210:	d9401017 	ldw	r5,64(sp)
    d214:	d9000f17 	ldw	r4,60(sp)
    d218:	000d883a 	mov	r6,zero
    d21c:	01d00934 	movhi	r7,16420
    d220:	0007d400 	call	7d40 <__muldf3>
    d224:	81000044 	addi	r4,r16,1
    d228:	d8800f15 	stw	r2,60(sp)
    d22c:	d8c01015 	stw	r3,64(sp)
    d230:	0008dd40 	call	8dd4 <__floatsidf>
    d234:	d9800f17 	ldw	r6,60(sp)
    d238:	d9c01017 	ldw	r7,64(sp)
    d23c:	1009883a 	mov	r4,r2
    d240:	180b883a 	mov	r5,r3
    d244:	0007d400 	call	7d40 <__muldf3>
    d248:	01d00734 	movhi	r7,16412
    d24c:	000d883a 	mov	r6,zero
    d250:	1009883a 	mov	r4,r2
    d254:	180b883a 	mov	r5,r3
    d258:	0006ad00 	call	6ad0 <__adddf3>
    d25c:	d9c00517 	ldw	r7,20(sp)
    d260:	047f3034 	movhi	r17,64704
    d264:	1021883a 	mov	r16,r2
    d268:	39ffffc4 	addi	r7,r7,-1
    d26c:	d9c01315 	stw	r7,76(sp)
    d270:	1c63883a 	add	r17,r3,r17
    d274:	db000c17 	ldw	r12,48(sp)
    d278:	003bea06 	br	c224 <__alt_data_end+0xf000c224>
    d27c:	dc000915 	stw	r16,36(sp)
    d280:	003e0e06 	br	cabc <__alt_data_end+0xf000cabc>
    d284:	01000e44 	movi	r4,57
    d288:	8825883a 	mov	r18,r17
    d28c:	9dc00044 	addi	r23,r19,1
    d290:	99000005 	stb	r4,0(r19)
    d294:	a023883a 	mov	r17,r20
    d298:	dc000915 	stw	r16,36(sp)
    d29c:	003da406 	br	c930 <__alt_data_end+0xf000c930>
    d2a0:	d9801417 	ldw	r6,80(sp)
    d2a4:	d9c01517 	ldw	r7,84(sp)
    d2a8:	0009883a 	mov	r4,zero
    d2ac:	014ff834 	movhi	r5,16352
    d2b0:	00084580 	call	8458 <__subdf3>
    d2b4:	880d883a 	mov	r6,r17
    d2b8:	a00f883a 	mov	r7,r20
    d2bc:	1009883a 	mov	r4,r2
    d2c0:	180b883a 	mov	r5,r3
    d2c4:	0007c640 	call	7c64 <__gedf2>
    d2c8:	00bc7c0e 	bge	zero,r2,c4bc <__alt_data_end+0xf000c4bc>
    d2cc:	01000c04 	movi	r4,48
    d2d0:	00000106 	br	d2d8 <_dtoa_r+0x1580>
    d2d4:	102f883a 	mov	r23,r2
    d2d8:	b8bfffc4 	addi	r2,r23,-1
    d2dc:	10c00007 	ldb	r3,0(r2)
    d2e0:	193ffc26 	beq	r3,r4,d2d4 <__alt_data_end+0xf000d2d4>
    d2e4:	d9801317 	ldw	r6,76(sp)
    d2e8:	d9800515 	stw	r6,20(sp)
    d2ec:	003c4406 	br	c400 <__alt_data_end+0xf000c400>
    d2f0:	d9801317 	ldw	r6,76(sp)
    d2f4:	d9800515 	stw	r6,20(sp)
    d2f8:	003cea06 	br	c6a4 <__alt_data_end+0xf000c6a4>
    d2fc:	dd800f17 	ldw	r22,60(sp)
    d300:	dcc01017 	ldw	r19,64(sp)
    d304:	dc801217 	ldw	r18,72(sp)
    d308:	003c6c06 	br	c4bc <__alt_data_end+0xf000c4bc>
    d30c:	903e031e 	bne	r18,zero,cb1c <__alt_data_end+0xf000cb1c>
    d310:	003ebb06 	br	ce00 <__alt_data_end+0xf000ce00>
    d314:	103e6c1e 	bne	r2,zero,ccc8 <__alt_data_end+0xf000ccc8>
    d318:	4080004c 	andi	r2,r8,1
    d31c:	103e6a26 	beq	r2,zero,ccc8 <__alt_data_end+0xf000ccc8>
    d320:	003e6606 	br	ccbc <__alt_data_end+0xf000ccbc>
    d324:	d8c00317 	ldw	r3,12(sp)
    d328:	00800084 	movi	r2,2
    d32c:	10c02916 	blt	r2,r3,d3d4 <_dtoa_r+0x167c>
    d330:	d9000c17 	ldw	r4,48(sp)
    d334:	003e8806 	br	cd58 <__alt_data_end+0xf000cd58>
    d338:	04000084 	movi	r16,2
    d33c:	003b9d06 	br	c1b4 <__alt_data_end+0xf000c1b4>
    d340:	d9001317 	ldw	r4,76(sp)
    d344:	d9000515 	stw	r4,20(sp)
    d348:	003cd606 	br	c6a4 <__alt_data_end+0xf000c6a4>
    d34c:	d8801317 	ldw	r2,76(sp)
    d350:	d8800515 	stw	r2,20(sp)
    d354:	003c2a06 	br	c400 <__alt_data_end+0xf000c400>
    d358:	d9800317 	ldw	r6,12(sp)
    d35c:	00800084 	movi	r2,2
    d360:	11801516 	blt	r2,r6,d3b8 <_dtoa_r+0x1660>
    d364:	d9c00c17 	ldw	r7,48(sp)
    d368:	d9c00615 	stw	r7,24(sp)
    d36c:	003df706 	br	cb4c <__alt_data_end+0xf000cb4c>
    d370:	193d3926 	beq	r3,r4,c858 <__alt_data_end+0xf000c858>
    d374:	00c00f04 	movi	r3,60
    d378:	1885c83a 	sub	r2,r3,r2
    d37c:	003ddf06 	br	cafc <__alt_data_end+0xf000cafc>
    d380:	e009883a 	mov	r4,fp
    d384:	e0001115 	stw	zero,68(fp)
    d388:	000b883a 	mov	r5,zero
    d38c:	000f1840 	call	f184 <_Balloc>
    d390:	d8800715 	stw	r2,28(sp)
    d394:	d8c00717 	ldw	r3,28(sp)
    d398:	00bfffc4 	movi	r2,-1
    d39c:	01000044 	movi	r4,1
    d3a0:	d8800c15 	stw	r2,48(sp)
    d3a4:	e0c01015 	stw	r3,64(fp)
    d3a8:	d9000b15 	stw	r4,44(sp)
    d3ac:	d8800615 	stw	r2,24(sp)
    d3b0:	d8002215 	stw	zero,136(sp)
    d3b4:	003c4106 	br	c4bc <__alt_data_end+0xf000c4bc>
    d3b8:	d8c00c17 	ldw	r3,48(sp)
    d3bc:	d8c00615 	stw	r3,24(sp)
    d3c0:	003e7006 	br	cd84 <__alt_data_end+0xf000cd84>
    d3c4:	04400044 	movi	r17,1
    d3c8:	003b2006 	br	c04c <__alt_data_end+0xf000c04c>
    d3cc:	000b883a 	mov	r5,zero
    d3d0:	003b3d06 	br	c0c8 <__alt_data_end+0xf000c0c8>
    d3d4:	d8800c17 	ldw	r2,48(sp)
    d3d8:	d8800615 	stw	r2,24(sp)
    d3dc:	003e6906 	br	cd84 <__alt_data_end+0xf000cd84>

0000d3e0 <__sflush_r>:
    d3e0:	2880030b 	ldhu	r2,12(r5)
    d3e4:	defffb04 	addi	sp,sp,-20
    d3e8:	dcc00315 	stw	r19,12(sp)
    d3ec:	dc400115 	stw	r17,4(sp)
    d3f0:	dfc00415 	stw	ra,16(sp)
    d3f4:	dc800215 	stw	r18,8(sp)
    d3f8:	dc000015 	stw	r16,0(sp)
    d3fc:	10c0020c 	andi	r3,r2,8
    d400:	2823883a 	mov	r17,r5
    d404:	2027883a 	mov	r19,r4
    d408:	1800311e 	bne	r3,zero,d4d0 <__sflush_r+0xf0>
    d40c:	28c00117 	ldw	r3,4(r5)
    d410:	10820014 	ori	r2,r2,2048
    d414:	2880030d 	sth	r2,12(r5)
    d418:	00c04b0e 	bge	zero,r3,d548 <__sflush_r+0x168>
    d41c:	8a000a17 	ldw	r8,40(r17)
    d420:	40002326 	beq	r8,zero,d4b0 <__sflush_r+0xd0>
    d424:	9c000017 	ldw	r16,0(r19)
    d428:	10c4000c 	andi	r3,r2,4096
    d42c:	98000015 	stw	zero,0(r19)
    d430:	18004826 	beq	r3,zero,d554 <__sflush_r+0x174>
    d434:	89801417 	ldw	r6,80(r17)
    d438:	10c0010c 	andi	r3,r2,4
    d43c:	18000626 	beq	r3,zero,d458 <__sflush_r+0x78>
    d440:	88c00117 	ldw	r3,4(r17)
    d444:	88800c17 	ldw	r2,48(r17)
    d448:	30cdc83a 	sub	r6,r6,r3
    d44c:	10000226 	beq	r2,zero,d458 <__sflush_r+0x78>
    d450:	88800f17 	ldw	r2,60(r17)
    d454:	308dc83a 	sub	r6,r6,r2
    d458:	89400717 	ldw	r5,28(r17)
    d45c:	000f883a 	mov	r7,zero
    d460:	9809883a 	mov	r4,r19
    d464:	403ee83a 	callr	r8
    d468:	00ffffc4 	movi	r3,-1
    d46c:	10c04426 	beq	r2,r3,d580 <__sflush_r+0x1a0>
    d470:	88c0030b 	ldhu	r3,12(r17)
    d474:	89000417 	ldw	r4,16(r17)
    d478:	88000115 	stw	zero,4(r17)
    d47c:	197dffcc 	andi	r5,r3,63487
    d480:	8940030d 	sth	r5,12(r17)
    d484:	89000015 	stw	r4,0(r17)
    d488:	18c4000c 	andi	r3,r3,4096
    d48c:	18002c1e 	bne	r3,zero,d540 <__sflush_r+0x160>
    d490:	89400c17 	ldw	r5,48(r17)
    d494:	9c000015 	stw	r16,0(r19)
    d498:	28000526 	beq	r5,zero,d4b0 <__sflush_r+0xd0>
    d49c:	88801004 	addi	r2,r17,64
    d4a0:	28800226 	beq	r5,r2,d4ac <__sflush_r+0xcc>
    d4a4:	9809883a 	mov	r4,r19
    d4a8:	000db4c0 	call	db4c <_free_r>
    d4ac:	88000c15 	stw	zero,48(r17)
    d4b0:	0005883a 	mov	r2,zero
    d4b4:	dfc00417 	ldw	ra,16(sp)
    d4b8:	dcc00317 	ldw	r19,12(sp)
    d4bc:	dc800217 	ldw	r18,8(sp)
    d4c0:	dc400117 	ldw	r17,4(sp)
    d4c4:	dc000017 	ldw	r16,0(sp)
    d4c8:	dec00504 	addi	sp,sp,20
    d4cc:	f800283a 	ret
    d4d0:	2c800417 	ldw	r18,16(r5)
    d4d4:	903ff626 	beq	r18,zero,d4b0 <__alt_data_end+0xf000d4b0>
    d4d8:	2c000017 	ldw	r16,0(r5)
    d4dc:	108000cc 	andi	r2,r2,3
    d4e0:	2c800015 	stw	r18,0(r5)
    d4e4:	84a1c83a 	sub	r16,r16,r18
    d4e8:	1000131e 	bne	r2,zero,d538 <__sflush_r+0x158>
    d4ec:	28800517 	ldw	r2,20(r5)
    d4f0:	88800215 	stw	r2,8(r17)
    d4f4:	04000316 	blt	zero,r16,d504 <__sflush_r+0x124>
    d4f8:	003fed06 	br	d4b0 <__alt_data_end+0xf000d4b0>
    d4fc:	90a5883a 	add	r18,r18,r2
    d500:	043feb0e 	bge	zero,r16,d4b0 <__alt_data_end+0xf000d4b0>
    d504:	88800917 	ldw	r2,36(r17)
    d508:	89400717 	ldw	r5,28(r17)
    d50c:	800f883a 	mov	r7,r16
    d510:	900d883a 	mov	r6,r18
    d514:	9809883a 	mov	r4,r19
    d518:	103ee83a 	callr	r2
    d51c:	80a1c83a 	sub	r16,r16,r2
    d520:	00bff616 	blt	zero,r2,d4fc <__alt_data_end+0xf000d4fc>
    d524:	88c0030b 	ldhu	r3,12(r17)
    d528:	00bfffc4 	movi	r2,-1
    d52c:	18c01014 	ori	r3,r3,64
    d530:	88c0030d 	sth	r3,12(r17)
    d534:	003fdf06 	br	d4b4 <__alt_data_end+0xf000d4b4>
    d538:	0005883a 	mov	r2,zero
    d53c:	003fec06 	br	d4f0 <__alt_data_end+0xf000d4f0>
    d540:	88801415 	stw	r2,80(r17)
    d544:	003fd206 	br	d490 <__alt_data_end+0xf000d490>
    d548:	28c00f17 	ldw	r3,60(r5)
    d54c:	00ffb316 	blt	zero,r3,d41c <__alt_data_end+0xf000d41c>
    d550:	003fd706 	br	d4b0 <__alt_data_end+0xf000d4b0>
    d554:	89400717 	ldw	r5,28(r17)
    d558:	000d883a 	mov	r6,zero
    d55c:	01c00044 	movi	r7,1
    d560:	9809883a 	mov	r4,r19
    d564:	403ee83a 	callr	r8
    d568:	100d883a 	mov	r6,r2
    d56c:	00bfffc4 	movi	r2,-1
    d570:	30801426 	beq	r6,r2,d5c4 <__sflush_r+0x1e4>
    d574:	8880030b 	ldhu	r2,12(r17)
    d578:	8a000a17 	ldw	r8,40(r17)
    d57c:	003fae06 	br	d438 <__alt_data_end+0xf000d438>
    d580:	98c00017 	ldw	r3,0(r19)
    d584:	183fba26 	beq	r3,zero,d470 <__alt_data_end+0xf000d470>
    d588:	01000744 	movi	r4,29
    d58c:	19000626 	beq	r3,r4,d5a8 <__sflush_r+0x1c8>
    d590:	01000584 	movi	r4,22
    d594:	19000426 	beq	r3,r4,d5a8 <__sflush_r+0x1c8>
    d598:	88c0030b 	ldhu	r3,12(r17)
    d59c:	18c01014 	ori	r3,r3,64
    d5a0:	88c0030d 	sth	r3,12(r17)
    d5a4:	003fc306 	br	d4b4 <__alt_data_end+0xf000d4b4>
    d5a8:	8880030b 	ldhu	r2,12(r17)
    d5ac:	88c00417 	ldw	r3,16(r17)
    d5b0:	88000115 	stw	zero,4(r17)
    d5b4:	10bdffcc 	andi	r2,r2,63487
    d5b8:	8880030d 	sth	r2,12(r17)
    d5bc:	88c00015 	stw	r3,0(r17)
    d5c0:	003fb306 	br	d490 <__alt_data_end+0xf000d490>
    d5c4:	98800017 	ldw	r2,0(r19)
    d5c8:	103fea26 	beq	r2,zero,d574 <__alt_data_end+0xf000d574>
    d5cc:	00c00744 	movi	r3,29
    d5d0:	10c00226 	beq	r2,r3,d5dc <__sflush_r+0x1fc>
    d5d4:	00c00584 	movi	r3,22
    d5d8:	10c0031e 	bne	r2,r3,d5e8 <__sflush_r+0x208>
    d5dc:	9c000015 	stw	r16,0(r19)
    d5e0:	0005883a 	mov	r2,zero
    d5e4:	003fb306 	br	d4b4 <__alt_data_end+0xf000d4b4>
    d5e8:	88c0030b 	ldhu	r3,12(r17)
    d5ec:	3005883a 	mov	r2,r6
    d5f0:	18c01014 	ori	r3,r3,64
    d5f4:	88c0030d 	sth	r3,12(r17)
    d5f8:	003fae06 	br	d4b4 <__alt_data_end+0xf000d4b4>

0000d5fc <_fflush_r>:
    d5fc:	defffd04 	addi	sp,sp,-12
    d600:	dc000115 	stw	r16,4(sp)
    d604:	dfc00215 	stw	ra,8(sp)
    d608:	2021883a 	mov	r16,r4
    d60c:	20000226 	beq	r4,zero,d618 <_fflush_r+0x1c>
    d610:	20800e17 	ldw	r2,56(r4)
    d614:	10000c26 	beq	r2,zero,d648 <_fflush_r+0x4c>
    d618:	2880030f 	ldh	r2,12(r5)
    d61c:	1000051e 	bne	r2,zero,d634 <_fflush_r+0x38>
    d620:	0005883a 	mov	r2,zero
    d624:	dfc00217 	ldw	ra,8(sp)
    d628:	dc000117 	ldw	r16,4(sp)
    d62c:	dec00304 	addi	sp,sp,12
    d630:	f800283a 	ret
    d634:	8009883a 	mov	r4,r16
    d638:	dfc00217 	ldw	ra,8(sp)
    d63c:	dc000117 	ldw	r16,4(sp)
    d640:	dec00304 	addi	sp,sp,12
    d644:	000d3e01 	jmpi	d3e0 <__sflush_r>
    d648:	d9400015 	stw	r5,0(sp)
    d64c:	000d9d80 	call	d9d8 <__sinit>
    d650:	d9400017 	ldw	r5,0(sp)
    d654:	003ff006 	br	d618 <__alt_data_end+0xf000d618>

0000d658 <fflush>:
    d658:	20000526 	beq	r4,zero,d670 <fflush+0x18>
    d65c:	00820034 	movhi	r2,2048
    d660:	1089b504 	addi	r2,r2,9940
    d664:	200b883a 	mov	r5,r4
    d668:	11000017 	ldw	r4,0(r2)
    d66c:	000d5fc1 	jmpi	d5fc <_fflush_r>
    d670:	00820034 	movhi	r2,2048
    d674:	1089b404 	addi	r2,r2,9936
    d678:	11000017 	ldw	r4,0(r2)
    d67c:	01400074 	movhi	r5,1
    d680:	29757f04 	addi	r5,r5,-10756
    d684:	000e3dc1 	jmpi	e3dc <_fwalk_reent>

0000d688 <__fp_unlock>:
    d688:	0005883a 	mov	r2,zero
    d68c:	f800283a 	ret

0000d690 <_cleanup_r>:
    d690:	01400074 	movhi	r5,1
    d694:	29486104 	addi	r5,r5,8580
    d698:	000e3dc1 	jmpi	e3dc <_fwalk_reent>

0000d69c <__sinit.part.1>:
    d69c:	defff704 	addi	sp,sp,-36
    d6a0:	00c00074 	movhi	r3,1
    d6a4:	dfc00815 	stw	ra,32(sp)
    d6a8:	ddc00715 	stw	r23,28(sp)
    d6ac:	dd800615 	stw	r22,24(sp)
    d6b0:	dd400515 	stw	r21,20(sp)
    d6b4:	dd000415 	stw	r20,16(sp)
    d6b8:	dcc00315 	stw	r19,12(sp)
    d6bc:	dc800215 	stw	r18,8(sp)
    d6c0:	dc400115 	stw	r17,4(sp)
    d6c4:	dc000015 	stw	r16,0(sp)
    d6c8:	18f5a404 	addi	r3,r3,-10608
    d6cc:	24000117 	ldw	r16,4(r4)
    d6d0:	20c00f15 	stw	r3,60(r4)
    d6d4:	2080bb04 	addi	r2,r4,748
    d6d8:	00c000c4 	movi	r3,3
    d6dc:	20c0b915 	stw	r3,740(r4)
    d6e0:	2080ba15 	stw	r2,744(r4)
    d6e4:	2000b815 	stw	zero,736(r4)
    d6e8:	05c00204 	movi	r23,8
    d6ec:	00800104 	movi	r2,4
    d6f0:	2025883a 	mov	r18,r4
    d6f4:	b80d883a 	mov	r6,r23
    d6f8:	81001704 	addi	r4,r16,92
    d6fc:	000b883a 	mov	r5,zero
    d700:	80000015 	stw	zero,0(r16)
    d704:	80000115 	stw	zero,4(r16)
    d708:	80000215 	stw	zero,8(r16)
    d70c:	8080030d 	sth	r2,12(r16)
    d710:	80001915 	stw	zero,100(r16)
    d714:	8000038d 	sth	zero,14(r16)
    d718:	80000415 	stw	zero,16(r16)
    d71c:	80000515 	stw	zero,20(r16)
    d720:	80000615 	stw	zero,24(r16)
    d724:	00094340 	call	9434 <memset>
    d728:	05800074 	movhi	r22,1
    d72c:	94400217 	ldw	r17,8(r18)
    d730:	05400074 	movhi	r21,1
    d734:	05000074 	movhi	r20,1
    d738:	04c00074 	movhi	r19,1
    d73c:	b581eb04 	addi	r22,r22,1964
    d740:	ad420204 	addi	r21,r21,2056
    d744:	a5022104 	addi	r20,r20,2180
    d748:	9cc23804 	addi	r19,r19,2272
    d74c:	85800815 	stw	r22,32(r16)
    d750:	85400915 	stw	r21,36(r16)
    d754:	85000a15 	stw	r20,40(r16)
    d758:	84c00b15 	stw	r19,44(r16)
    d75c:	84000715 	stw	r16,28(r16)
    d760:	00800284 	movi	r2,10
    d764:	8880030d 	sth	r2,12(r17)
    d768:	00800044 	movi	r2,1
    d76c:	b80d883a 	mov	r6,r23
    d770:	89001704 	addi	r4,r17,92
    d774:	000b883a 	mov	r5,zero
    d778:	88000015 	stw	zero,0(r17)
    d77c:	88000115 	stw	zero,4(r17)
    d780:	88000215 	stw	zero,8(r17)
    d784:	88001915 	stw	zero,100(r17)
    d788:	8880038d 	sth	r2,14(r17)
    d78c:	88000415 	stw	zero,16(r17)
    d790:	88000515 	stw	zero,20(r17)
    d794:	88000615 	stw	zero,24(r17)
    d798:	00094340 	call	9434 <memset>
    d79c:	94000317 	ldw	r16,12(r18)
    d7a0:	00800484 	movi	r2,18
    d7a4:	8c400715 	stw	r17,28(r17)
    d7a8:	8d800815 	stw	r22,32(r17)
    d7ac:	8d400915 	stw	r21,36(r17)
    d7b0:	8d000a15 	stw	r20,40(r17)
    d7b4:	8cc00b15 	stw	r19,44(r17)
    d7b8:	8080030d 	sth	r2,12(r16)
    d7bc:	00800084 	movi	r2,2
    d7c0:	80000015 	stw	zero,0(r16)
    d7c4:	80000115 	stw	zero,4(r16)
    d7c8:	80000215 	stw	zero,8(r16)
    d7cc:	80001915 	stw	zero,100(r16)
    d7d0:	8080038d 	sth	r2,14(r16)
    d7d4:	80000415 	stw	zero,16(r16)
    d7d8:	80000515 	stw	zero,20(r16)
    d7dc:	80000615 	stw	zero,24(r16)
    d7e0:	b80d883a 	mov	r6,r23
    d7e4:	000b883a 	mov	r5,zero
    d7e8:	81001704 	addi	r4,r16,92
    d7ec:	00094340 	call	9434 <memset>
    d7f0:	00800044 	movi	r2,1
    d7f4:	84000715 	stw	r16,28(r16)
    d7f8:	85800815 	stw	r22,32(r16)
    d7fc:	85400915 	stw	r21,36(r16)
    d800:	85000a15 	stw	r20,40(r16)
    d804:	84c00b15 	stw	r19,44(r16)
    d808:	90800e15 	stw	r2,56(r18)
    d80c:	dfc00817 	ldw	ra,32(sp)
    d810:	ddc00717 	ldw	r23,28(sp)
    d814:	dd800617 	ldw	r22,24(sp)
    d818:	dd400517 	ldw	r21,20(sp)
    d81c:	dd000417 	ldw	r20,16(sp)
    d820:	dcc00317 	ldw	r19,12(sp)
    d824:	dc800217 	ldw	r18,8(sp)
    d828:	dc400117 	ldw	r17,4(sp)
    d82c:	dc000017 	ldw	r16,0(sp)
    d830:	dec00904 	addi	sp,sp,36
    d834:	f800283a 	ret

0000d838 <__fp_lock>:
    d838:	0005883a 	mov	r2,zero
    d83c:	f800283a 	ret

0000d840 <__sfmoreglue>:
    d840:	defffc04 	addi	sp,sp,-16
    d844:	dc400115 	stw	r17,4(sp)
    d848:	2c7fffc4 	addi	r17,r5,-1
    d84c:	8c401a24 	muli	r17,r17,104
    d850:	dc800215 	stw	r18,8(sp)
    d854:	2825883a 	mov	r18,r5
    d858:	89401d04 	addi	r5,r17,116
    d85c:	dc000015 	stw	r16,0(sp)
    d860:	dfc00315 	stw	ra,12(sp)
    d864:	000e7380 	call	e738 <_malloc_r>
    d868:	1021883a 	mov	r16,r2
    d86c:	10000726 	beq	r2,zero,d88c <__sfmoreglue+0x4c>
    d870:	11000304 	addi	r4,r2,12
    d874:	10000015 	stw	zero,0(r2)
    d878:	14800115 	stw	r18,4(r2)
    d87c:	11000215 	stw	r4,8(r2)
    d880:	89801a04 	addi	r6,r17,104
    d884:	000b883a 	mov	r5,zero
    d888:	00094340 	call	9434 <memset>
    d88c:	8005883a 	mov	r2,r16
    d890:	dfc00317 	ldw	ra,12(sp)
    d894:	dc800217 	ldw	r18,8(sp)
    d898:	dc400117 	ldw	r17,4(sp)
    d89c:	dc000017 	ldw	r16,0(sp)
    d8a0:	dec00404 	addi	sp,sp,16
    d8a4:	f800283a 	ret

0000d8a8 <__sfp>:
    d8a8:	defffb04 	addi	sp,sp,-20
    d8ac:	dc000015 	stw	r16,0(sp)
    d8b0:	04020034 	movhi	r16,2048
    d8b4:	8409b404 	addi	r16,r16,9936
    d8b8:	dcc00315 	stw	r19,12(sp)
    d8bc:	2027883a 	mov	r19,r4
    d8c0:	81000017 	ldw	r4,0(r16)
    d8c4:	dfc00415 	stw	ra,16(sp)
    d8c8:	dc800215 	stw	r18,8(sp)
    d8cc:	20800e17 	ldw	r2,56(r4)
    d8d0:	dc400115 	stw	r17,4(sp)
    d8d4:	1000021e 	bne	r2,zero,d8e0 <__sfp+0x38>
    d8d8:	000d69c0 	call	d69c <__sinit.part.1>
    d8dc:	81000017 	ldw	r4,0(r16)
    d8e0:	2480b804 	addi	r18,r4,736
    d8e4:	047fffc4 	movi	r17,-1
    d8e8:	91000117 	ldw	r4,4(r18)
    d8ec:	94000217 	ldw	r16,8(r18)
    d8f0:	213fffc4 	addi	r4,r4,-1
    d8f4:	20000a16 	blt	r4,zero,d920 <__sfp+0x78>
    d8f8:	8080030f 	ldh	r2,12(r16)
    d8fc:	10000c26 	beq	r2,zero,d930 <__sfp+0x88>
    d900:	80c01d04 	addi	r3,r16,116
    d904:	00000206 	br	d910 <__sfp+0x68>
    d908:	18bfe60f 	ldh	r2,-104(r3)
    d90c:	10000826 	beq	r2,zero,d930 <__sfp+0x88>
    d910:	213fffc4 	addi	r4,r4,-1
    d914:	1c3ffd04 	addi	r16,r3,-12
    d918:	18c01a04 	addi	r3,r3,104
    d91c:	247ffa1e 	bne	r4,r17,d908 <__alt_data_end+0xf000d908>
    d920:	90800017 	ldw	r2,0(r18)
    d924:	10001d26 	beq	r2,zero,d99c <__sfp+0xf4>
    d928:	1025883a 	mov	r18,r2
    d92c:	003fee06 	br	d8e8 <__alt_data_end+0xf000d8e8>
    d930:	00bfffc4 	movi	r2,-1
    d934:	8080038d 	sth	r2,14(r16)
    d938:	00800044 	movi	r2,1
    d93c:	8080030d 	sth	r2,12(r16)
    d940:	80001915 	stw	zero,100(r16)
    d944:	80000015 	stw	zero,0(r16)
    d948:	80000215 	stw	zero,8(r16)
    d94c:	80000115 	stw	zero,4(r16)
    d950:	80000415 	stw	zero,16(r16)
    d954:	80000515 	stw	zero,20(r16)
    d958:	80000615 	stw	zero,24(r16)
    d95c:	01800204 	movi	r6,8
    d960:	000b883a 	mov	r5,zero
    d964:	81001704 	addi	r4,r16,92
    d968:	00094340 	call	9434 <memset>
    d96c:	8005883a 	mov	r2,r16
    d970:	80000c15 	stw	zero,48(r16)
    d974:	80000d15 	stw	zero,52(r16)
    d978:	80001115 	stw	zero,68(r16)
    d97c:	80001215 	stw	zero,72(r16)
    d980:	dfc00417 	ldw	ra,16(sp)
    d984:	dcc00317 	ldw	r19,12(sp)
    d988:	dc800217 	ldw	r18,8(sp)
    d98c:	dc400117 	ldw	r17,4(sp)
    d990:	dc000017 	ldw	r16,0(sp)
    d994:	dec00504 	addi	sp,sp,20
    d998:	f800283a 	ret
    d99c:	01400104 	movi	r5,4
    d9a0:	9809883a 	mov	r4,r19
    d9a4:	000d8400 	call	d840 <__sfmoreglue>
    d9a8:	90800015 	stw	r2,0(r18)
    d9ac:	103fde1e 	bne	r2,zero,d928 <__alt_data_end+0xf000d928>
    d9b0:	00800304 	movi	r2,12
    d9b4:	98800015 	stw	r2,0(r19)
    d9b8:	0005883a 	mov	r2,zero
    d9bc:	003ff006 	br	d980 <__alt_data_end+0xf000d980>

0000d9c0 <_cleanup>:
    d9c0:	00820034 	movhi	r2,2048
    d9c4:	1089b404 	addi	r2,r2,9936
    d9c8:	11000017 	ldw	r4,0(r2)
    d9cc:	01400074 	movhi	r5,1
    d9d0:	29486104 	addi	r5,r5,8580
    d9d4:	000e3dc1 	jmpi	e3dc <_fwalk_reent>

0000d9d8 <__sinit>:
    d9d8:	20800e17 	ldw	r2,56(r4)
    d9dc:	10000126 	beq	r2,zero,d9e4 <__sinit+0xc>
    d9e0:	f800283a 	ret
    d9e4:	000d69c1 	jmpi	d69c <__sinit.part.1>

0000d9e8 <__sfp_lock_acquire>:
    d9e8:	f800283a 	ret

0000d9ec <__sfp_lock_release>:
    d9ec:	f800283a 	ret

0000d9f0 <__sinit_lock_acquire>:
    d9f0:	f800283a 	ret

0000d9f4 <__sinit_lock_release>:
    d9f4:	f800283a 	ret

0000d9f8 <__fp_lock_all>:
    d9f8:	00820034 	movhi	r2,2048
    d9fc:	1089b504 	addi	r2,r2,9940
    da00:	11000017 	ldw	r4,0(r2)
    da04:	01400074 	movhi	r5,1
    da08:	29760e04 	addi	r5,r5,-10184
    da0c:	000e3181 	jmpi	e318 <_fwalk>

0000da10 <__fp_unlock_all>:
    da10:	00820034 	movhi	r2,2048
    da14:	1089b504 	addi	r2,r2,9940
    da18:	11000017 	ldw	r4,0(r2)
    da1c:	01400074 	movhi	r5,1
    da20:	2975a204 	addi	r5,r5,-10616
    da24:	000e3181 	jmpi	e318 <_fwalk>

0000da28 <_malloc_trim_r>:
    da28:	defffb04 	addi	sp,sp,-20
    da2c:	dcc00315 	stw	r19,12(sp)
    da30:	04c20034 	movhi	r19,2048
    da34:	dc800215 	stw	r18,8(sp)
    da38:	dc400115 	stw	r17,4(sp)
    da3c:	dc000015 	stw	r16,0(sp)
    da40:	dfc00415 	stw	ra,16(sp)
    da44:	2821883a 	mov	r16,r5
    da48:	9cc34304 	addi	r19,r19,3340
    da4c:	2025883a 	mov	r18,r4
    da50:	0013aa40 	call	13aa4 <__malloc_lock>
    da54:	98800217 	ldw	r2,8(r19)
    da58:	14400117 	ldw	r17,4(r2)
    da5c:	00bfff04 	movi	r2,-4
    da60:	88a2703a 	and	r17,r17,r2
    da64:	8c21c83a 	sub	r16,r17,r16
    da68:	8403fbc4 	addi	r16,r16,4079
    da6c:	8020d33a 	srli	r16,r16,12
    da70:	0083ffc4 	movi	r2,4095
    da74:	843fffc4 	addi	r16,r16,-1
    da78:	8020933a 	slli	r16,r16,12
    da7c:	1400060e 	bge	r2,r16,da98 <_malloc_trim_r+0x70>
    da80:	000b883a 	mov	r5,zero
    da84:	9009883a 	mov	r4,r18
    da88:	00107580 	call	10758 <_sbrk_r>
    da8c:	98c00217 	ldw	r3,8(r19)
    da90:	1c47883a 	add	r3,r3,r17
    da94:	10c00a26 	beq	r2,r3,dac0 <_malloc_trim_r+0x98>
    da98:	9009883a 	mov	r4,r18
    da9c:	0013ac80 	call	13ac8 <__malloc_unlock>
    daa0:	0005883a 	mov	r2,zero
    daa4:	dfc00417 	ldw	ra,16(sp)
    daa8:	dcc00317 	ldw	r19,12(sp)
    daac:	dc800217 	ldw	r18,8(sp)
    dab0:	dc400117 	ldw	r17,4(sp)
    dab4:	dc000017 	ldw	r16,0(sp)
    dab8:	dec00504 	addi	sp,sp,20
    dabc:	f800283a 	ret
    dac0:	040bc83a 	sub	r5,zero,r16
    dac4:	9009883a 	mov	r4,r18
    dac8:	00107580 	call	10758 <_sbrk_r>
    dacc:	00ffffc4 	movi	r3,-1
    dad0:	10c00d26 	beq	r2,r3,db08 <_malloc_trim_r+0xe0>
    dad4:	00c20234 	movhi	r3,2056
    dad8:	18fe6e04 	addi	r3,r3,-1608
    dadc:	18800017 	ldw	r2,0(r3)
    dae0:	99000217 	ldw	r4,8(r19)
    dae4:	8c23c83a 	sub	r17,r17,r16
    dae8:	8c400054 	ori	r17,r17,1
    daec:	1421c83a 	sub	r16,r2,r16
    daf0:	24400115 	stw	r17,4(r4)
    daf4:	9009883a 	mov	r4,r18
    daf8:	1c000015 	stw	r16,0(r3)
    dafc:	0013ac80 	call	13ac8 <__malloc_unlock>
    db00:	00800044 	movi	r2,1
    db04:	003fe706 	br	daa4 <__alt_data_end+0xf000daa4>
    db08:	000b883a 	mov	r5,zero
    db0c:	9009883a 	mov	r4,r18
    db10:	00107580 	call	10758 <_sbrk_r>
    db14:	99000217 	ldw	r4,8(r19)
    db18:	014003c4 	movi	r5,15
    db1c:	1107c83a 	sub	r3,r2,r4
    db20:	28ffdd0e 	bge	r5,r3,da98 <__alt_data_end+0xf000da98>
    db24:	01420034 	movhi	r5,2048
    db28:	2949b704 	addi	r5,r5,9948
    db2c:	29400017 	ldw	r5,0(r5)
    db30:	18c00054 	ori	r3,r3,1
    db34:	20c00115 	stw	r3,4(r4)
    db38:	00c20234 	movhi	r3,2056
    db3c:	1145c83a 	sub	r2,r2,r5
    db40:	18fe6e04 	addi	r3,r3,-1608
    db44:	18800015 	stw	r2,0(r3)
    db48:	003fd306 	br	da98 <__alt_data_end+0xf000da98>

0000db4c <_free_r>:
    db4c:	28004126 	beq	r5,zero,dc54 <_free_r+0x108>
    db50:	defffd04 	addi	sp,sp,-12
    db54:	dc400115 	stw	r17,4(sp)
    db58:	dc000015 	stw	r16,0(sp)
    db5c:	2023883a 	mov	r17,r4
    db60:	2821883a 	mov	r16,r5
    db64:	dfc00215 	stw	ra,8(sp)
    db68:	0013aa40 	call	13aa4 <__malloc_lock>
    db6c:	81ffff17 	ldw	r7,-4(r16)
    db70:	00bfff84 	movi	r2,-2
    db74:	01020034 	movhi	r4,2048
    db78:	81bffe04 	addi	r6,r16,-8
    db7c:	3884703a 	and	r2,r7,r2
    db80:	21034304 	addi	r4,r4,3340
    db84:	308b883a 	add	r5,r6,r2
    db88:	2a400117 	ldw	r9,4(r5)
    db8c:	22000217 	ldw	r8,8(r4)
    db90:	00ffff04 	movi	r3,-4
    db94:	48c6703a 	and	r3,r9,r3
    db98:	2a005726 	beq	r5,r8,dcf8 <_free_r+0x1ac>
    db9c:	28c00115 	stw	r3,4(r5)
    dba0:	39c0004c 	andi	r7,r7,1
    dba4:	3800091e 	bne	r7,zero,dbcc <_free_r+0x80>
    dba8:	823ffe17 	ldw	r8,-8(r16)
    dbac:	22400204 	addi	r9,r4,8
    dbb0:	320dc83a 	sub	r6,r6,r8
    dbb4:	31c00217 	ldw	r7,8(r6)
    dbb8:	1205883a 	add	r2,r2,r8
    dbbc:	3a406526 	beq	r7,r9,dd54 <_free_r+0x208>
    dbc0:	32000317 	ldw	r8,12(r6)
    dbc4:	3a000315 	stw	r8,12(r7)
    dbc8:	41c00215 	stw	r7,8(r8)
    dbcc:	28cf883a 	add	r7,r5,r3
    dbd0:	39c00117 	ldw	r7,4(r7)
    dbd4:	39c0004c 	andi	r7,r7,1
    dbd8:	38003a26 	beq	r7,zero,dcc4 <_free_r+0x178>
    dbdc:	10c00054 	ori	r3,r2,1
    dbe0:	30c00115 	stw	r3,4(r6)
    dbe4:	3087883a 	add	r3,r6,r2
    dbe8:	18800015 	stw	r2,0(r3)
    dbec:	00c07fc4 	movi	r3,511
    dbf0:	18801936 	bltu	r3,r2,dc58 <_free_r+0x10c>
    dbf4:	1004d0fa 	srli	r2,r2,3
    dbf8:	01c00044 	movi	r7,1
    dbfc:	21400117 	ldw	r5,4(r4)
    dc00:	10c00044 	addi	r3,r2,1
    dc04:	18c7883a 	add	r3,r3,r3
    dc08:	1005d0ba 	srai	r2,r2,2
    dc0c:	18c7883a 	add	r3,r3,r3
    dc10:	18c7883a 	add	r3,r3,r3
    dc14:	1907883a 	add	r3,r3,r4
    dc18:	3884983a 	sll	r2,r7,r2
    dc1c:	19c00017 	ldw	r7,0(r3)
    dc20:	1a3ffe04 	addi	r8,r3,-8
    dc24:	1144b03a 	or	r2,r2,r5
    dc28:	32000315 	stw	r8,12(r6)
    dc2c:	31c00215 	stw	r7,8(r6)
    dc30:	20800115 	stw	r2,4(r4)
    dc34:	19800015 	stw	r6,0(r3)
    dc38:	39800315 	stw	r6,12(r7)
    dc3c:	8809883a 	mov	r4,r17
    dc40:	dfc00217 	ldw	ra,8(sp)
    dc44:	dc400117 	ldw	r17,4(sp)
    dc48:	dc000017 	ldw	r16,0(sp)
    dc4c:	dec00304 	addi	sp,sp,12
    dc50:	0013ac81 	jmpi	13ac8 <__malloc_unlock>
    dc54:	f800283a 	ret
    dc58:	100ad27a 	srli	r5,r2,9
    dc5c:	00c00104 	movi	r3,4
    dc60:	19404a36 	bltu	r3,r5,dd8c <_free_r+0x240>
    dc64:	100ad1ba 	srli	r5,r2,6
    dc68:	28c00e44 	addi	r3,r5,57
    dc6c:	18c7883a 	add	r3,r3,r3
    dc70:	29400e04 	addi	r5,r5,56
    dc74:	18c7883a 	add	r3,r3,r3
    dc78:	18c7883a 	add	r3,r3,r3
    dc7c:	1909883a 	add	r4,r3,r4
    dc80:	20c00017 	ldw	r3,0(r4)
    dc84:	01c20034 	movhi	r7,2048
    dc88:	213ffe04 	addi	r4,r4,-8
    dc8c:	39c34304 	addi	r7,r7,3340
    dc90:	20c04426 	beq	r4,r3,dda4 <_free_r+0x258>
    dc94:	01ffff04 	movi	r7,-4
    dc98:	19400117 	ldw	r5,4(r3)
    dc9c:	29ca703a 	and	r5,r5,r7
    dca0:	1140022e 	bgeu	r2,r5,dcac <_free_r+0x160>
    dca4:	18c00217 	ldw	r3,8(r3)
    dca8:	20fffb1e 	bne	r4,r3,dc98 <__alt_data_end+0xf000dc98>
    dcac:	19000317 	ldw	r4,12(r3)
    dcb0:	31000315 	stw	r4,12(r6)
    dcb4:	30c00215 	stw	r3,8(r6)
    dcb8:	21800215 	stw	r6,8(r4)
    dcbc:	19800315 	stw	r6,12(r3)
    dcc0:	003fde06 	br	dc3c <__alt_data_end+0xf000dc3c>
    dcc4:	29c00217 	ldw	r7,8(r5)
    dcc8:	10c5883a 	add	r2,r2,r3
    dccc:	00c20034 	movhi	r3,2048
    dcd0:	18c34504 	addi	r3,r3,3348
    dcd4:	38c03b26 	beq	r7,r3,ddc4 <_free_r+0x278>
    dcd8:	2a000317 	ldw	r8,12(r5)
    dcdc:	11400054 	ori	r5,r2,1
    dce0:	3087883a 	add	r3,r6,r2
    dce4:	3a000315 	stw	r8,12(r7)
    dce8:	41c00215 	stw	r7,8(r8)
    dcec:	31400115 	stw	r5,4(r6)
    dcf0:	18800015 	stw	r2,0(r3)
    dcf4:	003fbd06 	br	dbec <__alt_data_end+0xf000dbec>
    dcf8:	39c0004c 	andi	r7,r7,1
    dcfc:	10c5883a 	add	r2,r2,r3
    dd00:	3800071e 	bne	r7,zero,dd20 <_free_r+0x1d4>
    dd04:	81fffe17 	ldw	r7,-8(r16)
    dd08:	31cdc83a 	sub	r6,r6,r7
    dd0c:	30c00317 	ldw	r3,12(r6)
    dd10:	31400217 	ldw	r5,8(r6)
    dd14:	11c5883a 	add	r2,r2,r7
    dd18:	28c00315 	stw	r3,12(r5)
    dd1c:	19400215 	stw	r5,8(r3)
    dd20:	10c00054 	ori	r3,r2,1
    dd24:	30c00115 	stw	r3,4(r6)
    dd28:	00c20034 	movhi	r3,2048
    dd2c:	18c9b804 	addi	r3,r3,9952
    dd30:	18c00017 	ldw	r3,0(r3)
    dd34:	21800215 	stw	r6,8(r4)
    dd38:	10ffc036 	bltu	r2,r3,dc3c <__alt_data_end+0xf000dc3c>
    dd3c:	00820034 	movhi	r2,2048
    dd40:	1089f304 	addi	r2,r2,10188
    dd44:	11400017 	ldw	r5,0(r2)
    dd48:	8809883a 	mov	r4,r17
    dd4c:	000da280 	call	da28 <_malloc_trim_r>
    dd50:	003fba06 	br	dc3c <__alt_data_end+0xf000dc3c>
    dd54:	28c9883a 	add	r4,r5,r3
    dd58:	21000117 	ldw	r4,4(r4)
    dd5c:	2100004c 	andi	r4,r4,1
    dd60:	2000391e 	bne	r4,zero,de48 <_free_r+0x2fc>
    dd64:	29c00217 	ldw	r7,8(r5)
    dd68:	29000317 	ldw	r4,12(r5)
    dd6c:	1885883a 	add	r2,r3,r2
    dd70:	10c00054 	ori	r3,r2,1
    dd74:	39000315 	stw	r4,12(r7)
    dd78:	21c00215 	stw	r7,8(r4)
    dd7c:	30c00115 	stw	r3,4(r6)
    dd80:	308d883a 	add	r6,r6,r2
    dd84:	30800015 	stw	r2,0(r6)
    dd88:	003fac06 	br	dc3c <__alt_data_end+0xf000dc3c>
    dd8c:	00c00504 	movi	r3,20
    dd90:	19401536 	bltu	r3,r5,dde8 <_free_r+0x29c>
    dd94:	28c01704 	addi	r3,r5,92
    dd98:	18c7883a 	add	r3,r3,r3
    dd9c:	294016c4 	addi	r5,r5,91
    dda0:	003fb406 	br	dc74 <__alt_data_end+0xf000dc74>
    dda4:	280bd0ba 	srai	r5,r5,2
    dda8:	00c00044 	movi	r3,1
    ddac:	38800117 	ldw	r2,4(r7)
    ddb0:	194a983a 	sll	r5,r3,r5
    ddb4:	2007883a 	mov	r3,r4
    ddb8:	2884b03a 	or	r2,r5,r2
    ddbc:	38800115 	stw	r2,4(r7)
    ddc0:	003fbb06 	br	dcb0 <__alt_data_end+0xf000dcb0>
    ddc4:	21800515 	stw	r6,20(r4)
    ddc8:	21800415 	stw	r6,16(r4)
    ddcc:	10c00054 	ori	r3,r2,1
    ddd0:	31c00315 	stw	r7,12(r6)
    ddd4:	31c00215 	stw	r7,8(r6)
    ddd8:	30c00115 	stw	r3,4(r6)
    dddc:	308d883a 	add	r6,r6,r2
    dde0:	30800015 	stw	r2,0(r6)
    dde4:	003f9506 	br	dc3c <__alt_data_end+0xf000dc3c>
    dde8:	00c01504 	movi	r3,84
    ddec:	19400536 	bltu	r3,r5,de04 <_free_r+0x2b8>
    ddf0:	100ad33a 	srli	r5,r2,12
    ddf4:	28c01bc4 	addi	r3,r5,111
    ddf8:	18c7883a 	add	r3,r3,r3
    ddfc:	29401b84 	addi	r5,r5,110
    de00:	003f9c06 	br	dc74 <__alt_data_end+0xf000dc74>
    de04:	00c05504 	movi	r3,340
    de08:	19400536 	bltu	r3,r5,de20 <_free_r+0x2d4>
    de0c:	100ad3fa 	srli	r5,r2,15
    de10:	28c01e04 	addi	r3,r5,120
    de14:	18c7883a 	add	r3,r3,r3
    de18:	29401dc4 	addi	r5,r5,119
    de1c:	003f9506 	br	dc74 <__alt_data_end+0xf000dc74>
    de20:	00c15504 	movi	r3,1364
    de24:	19400536 	bltu	r3,r5,de3c <_free_r+0x2f0>
    de28:	100ad4ba 	srli	r5,r2,18
    de2c:	28c01f44 	addi	r3,r5,125
    de30:	18c7883a 	add	r3,r3,r3
    de34:	29401f04 	addi	r5,r5,124
    de38:	003f8e06 	br	dc74 <__alt_data_end+0xf000dc74>
    de3c:	00c03f84 	movi	r3,254
    de40:	01401f84 	movi	r5,126
    de44:	003f8b06 	br	dc74 <__alt_data_end+0xf000dc74>
    de48:	10c00054 	ori	r3,r2,1
    de4c:	30c00115 	stw	r3,4(r6)
    de50:	308d883a 	add	r6,r6,r2
    de54:	30800015 	stw	r2,0(r6)
    de58:	003f7806 	br	dc3c <__alt_data_end+0xf000dc3c>

0000de5c <__sfvwrite_r>:
    de5c:	30800217 	ldw	r2,8(r6)
    de60:	10006726 	beq	r2,zero,e000 <__sfvwrite_r+0x1a4>
    de64:	28c0030b 	ldhu	r3,12(r5)
    de68:	defff404 	addi	sp,sp,-48
    de6c:	dd400715 	stw	r21,28(sp)
    de70:	dd000615 	stw	r20,24(sp)
    de74:	dc000215 	stw	r16,8(sp)
    de78:	dfc00b15 	stw	ra,44(sp)
    de7c:	df000a15 	stw	fp,40(sp)
    de80:	ddc00915 	stw	r23,36(sp)
    de84:	dd800815 	stw	r22,32(sp)
    de88:	dcc00515 	stw	r19,20(sp)
    de8c:	dc800415 	stw	r18,16(sp)
    de90:	dc400315 	stw	r17,12(sp)
    de94:	1880020c 	andi	r2,r3,8
    de98:	2821883a 	mov	r16,r5
    de9c:	202b883a 	mov	r21,r4
    dea0:	3029883a 	mov	r20,r6
    dea4:	10002726 	beq	r2,zero,df44 <__sfvwrite_r+0xe8>
    dea8:	28800417 	ldw	r2,16(r5)
    deac:	10002526 	beq	r2,zero,df44 <__sfvwrite_r+0xe8>
    deb0:	1880008c 	andi	r2,r3,2
    deb4:	a4400017 	ldw	r17,0(r20)
    deb8:	10002a26 	beq	r2,zero,df64 <__sfvwrite_r+0x108>
    debc:	05a00034 	movhi	r22,32768
    dec0:	0027883a 	mov	r19,zero
    dec4:	0025883a 	mov	r18,zero
    dec8:	b5bf0004 	addi	r22,r22,-1024
    decc:	980d883a 	mov	r6,r19
    ded0:	a809883a 	mov	r4,r21
    ded4:	90004626 	beq	r18,zero,dff0 <__sfvwrite_r+0x194>
    ded8:	900f883a 	mov	r7,r18
    dedc:	b480022e 	bgeu	r22,r18,dee8 <__sfvwrite_r+0x8c>
    dee0:	01e00034 	movhi	r7,32768
    dee4:	39ff0004 	addi	r7,r7,-1024
    dee8:	80800917 	ldw	r2,36(r16)
    deec:	81400717 	ldw	r5,28(r16)
    def0:	103ee83a 	callr	r2
    def4:	0080570e 	bge	zero,r2,e054 <__sfvwrite_r+0x1f8>
    def8:	a0c00217 	ldw	r3,8(r20)
    defc:	98a7883a 	add	r19,r19,r2
    df00:	90a5c83a 	sub	r18,r18,r2
    df04:	1885c83a 	sub	r2,r3,r2
    df08:	a0800215 	stw	r2,8(r20)
    df0c:	103fef1e 	bne	r2,zero,decc <__alt_data_end+0xf000decc>
    df10:	0005883a 	mov	r2,zero
    df14:	dfc00b17 	ldw	ra,44(sp)
    df18:	df000a17 	ldw	fp,40(sp)
    df1c:	ddc00917 	ldw	r23,36(sp)
    df20:	dd800817 	ldw	r22,32(sp)
    df24:	dd400717 	ldw	r21,28(sp)
    df28:	dd000617 	ldw	r20,24(sp)
    df2c:	dcc00517 	ldw	r19,20(sp)
    df30:	dc800417 	ldw	r18,16(sp)
    df34:	dc400317 	ldw	r17,12(sp)
    df38:	dc000217 	ldw	r16,8(sp)
    df3c:	dec00c04 	addi	sp,sp,48
    df40:	f800283a 	ret
    df44:	800b883a 	mov	r5,r16
    df48:	a809883a 	mov	r4,r21
    df4c:	000ba040 	call	ba04 <__swsetup_r>
    df50:	1000eb1e 	bne	r2,zero,e300 <__sfvwrite_r+0x4a4>
    df54:	80c0030b 	ldhu	r3,12(r16)
    df58:	a4400017 	ldw	r17,0(r20)
    df5c:	1880008c 	andi	r2,r3,2
    df60:	103fd61e 	bne	r2,zero,debc <__alt_data_end+0xf000debc>
    df64:	1880004c 	andi	r2,r3,1
    df68:	10003f1e 	bne	r2,zero,e068 <__sfvwrite_r+0x20c>
    df6c:	0039883a 	mov	fp,zero
    df70:	0025883a 	mov	r18,zero
    df74:	90001a26 	beq	r18,zero,dfe0 <__sfvwrite_r+0x184>
    df78:	1880800c 	andi	r2,r3,512
    df7c:	84c00217 	ldw	r19,8(r16)
    df80:	10002126 	beq	r2,zero,e008 <__sfvwrite_r+0x1ac>
    df84:	982f883a 	mov	r23,r19
    df88:	94c09336 	bltu	r18,r19,e1d8 <__sfvwrite_r+0x37c>
    df8c:	1881200c 	andi	r2,r3,1152
    df90:	10009e1e 	bne	r2,zero,e20c <__sfvwrite_r+0x3b0>
    df94:	81000017 	ldw	r4,0(r16)
    df98:	b80d883a 	mov	r6,r23
    df9c:	e00b883a 	mov	r5,fp
    dfa0:	000f0280 	call	f028 <memmove>
    dfa4:	80c00217 	ldw	r3,8(r16)
    dfa8:	81000017 	ldw	r4,0(r16)
    dfac:	9005883a 	mov	r2,r18
    dfb0:	1ce7c83a 	sub	r19,r3,r19
    dfb4:	25cf883a 	add	r7,r4,r23
    dfb8:	84c00215 	stw	r19,8(r16)
    dfbc:	81c00015 	stw	r7,0(r16)
    dfc0:	a0c00217 	ldw	r3,8(r20)
    dfc4:	e0b9883a 	add	fp,fp,r2
    dfc8:	90a5c83a 	sub	r18,r18,r2
    dfcc:	18a7c83a 	sub	r19,r3,r2
    dfd0:	a4c00215 	stw	r19,8(r20)
    dfd4:	983fce26 	beq	r19,zero,df10 <__alt_data_end+0xf000df10>
    dfd8:	80c0030b 	ldhu	r3,12(r16)
    dfdc:	903fe61e 	bne	r18,zero,df78 <__alt_data_end+0xf000df78>
    dfe0:	8f000017 	ldw	fp,0(r17)
    dfe4:	8c800117 	ldw	r18,4(r17)
    dfe8:	8c400204 	addi	r17,r17,8
    dfec:	003fe106 	br	df74 <__alt_data_end+0xf000df74>
    dff0:	8cc00017 	ldw	r19,0(r17)
    dff4:	8c800117 	ldw	r18,4(r17)
    dff8:	8c400204 	addi	r17,r17,8
    dffc:	003fb306 	br	decc <__alt_data_end+0xf000decc>
    e000:	0005883a 	mov	r2,zero
    e004:	f800283a 	ret
    e008:	81000017 	ldw	r4,0(r16)
    e00c:	80800417 	ldw	r2,16(r16)
    e010:	11005736 	bltu	r2,r4,e170 <__sfvwrite_r+0x314>
    e014:	85c00517 	ldw	r23,20(r16)
    e018:	95c05536 	bltu	r18,r23,e170 <__sfvwrite_r+0x314>
    e01c:	00a00034 	movhi	r2,32768
    e020:	10bfffc4 	addi	r2,r2,-1
    e024:	9009883a 	mov	r4,r18
    e028:	1480012e 	bgeu	r2,r18,e030 <__sfvwrite_r+0x1d4>
    e02c:	1009883a 	mov	r4,r2
    e030:	b80b883a 	mov	r5,r23
    e034:	00090bc0 	call	90bc <__divsi3>
    e038:	15cf383a 	mul	r7,r2,r23
    e03c:	81400717 	ldw	r5,28(r16)
    e040:	80800917 	ldw	r2,36(r16)
    e044:	e00d883a 	mov	r6,fp
    e048:	a809883a 	mov	r4,r21
    e04c:	103ee83a 	callr	r2
    e050:	00bfdb16 	blt	zero,r2,dfc0 <__alt_data_end+0xf000dfc0>
    e054:	8080030b 	ldhu	r2,12(r16)
    e058:	10801014 	ori	r2,r2,64
    e05c:	8080030d 	sth	r2,12(r16)
    e060:	00bfffc4 	movi	r2,-1
    e064:	003fab06 	br	df14 <__alt_data_end+0xf000df14>
    e068:	0027883a 	mov	r19,zero
    e06c:	0011883a 	mov	r8,zero
    e070:	0039883a 	mov	fp,zero
    e074:	0025883a 	mov	r18,zero
    e078:	90001f26 	beq	r18,zero,e0f8 <__sfvwrite_r+0x29c>
    e07c:	40005a26 	beq	r8,zero,e1e8 <__sfvwrite_r+0x38c>
    e080:	982d883a 	mov	r22,r19
    e084:	94c0012e 	bgeu	r18,r19,e08c <__sfvwrite_r+0x230>
    e088:	902d883a 	mov	r22,r18
    e08c:	81000017 	ldw	r4,0(r16)
    e090:	80800417 	ldw	r2,16(r16)
    e094:	b02f883a 	mov	r23,r22
    e098:	81c00517 	ldw	r7,20(r16)
    e09c:	1100032e 	bgeu	r2,r4,e0ac <__sfvwrite_r+0x250>
    e0a0:	80c00217 	ldw	r3,8(r16)
    e0a4:	38c7883a 	add	r3,r7,r3
    e0a8:	1d801816 	blt	r3,r22,e10c <__sfvwrite_r+0x2b0>
    e0ac:	b1c03e16 	blt	r22,r7,e1a8 <__sfvwrite_r+0x34c>
    e0b0:	80800917 	ldw	r2,36(r16)
    e0b4:	81400717 	ldw	r5,28(r16)
    e0b8:	e00d883a 	mov	r6,fp
    e0bc:	da000115 	stw	r8,4(sp)
    e0c0:	a809883a 	mov	r4,r21
    e0c4:	103ee83a 	callr	r2
    e0c8:	102f883a 	mov	r23,r2
    e0cc:	da000117 	ldw	r8,4(sp)
    e0d0:	00bfe00e 	bge	zero,r2,e054 <__alt_data_end+0xf000e054>
    e0d4:	9de7c83a 	sub	r19,r19,r23
    e0d8:	98001f26 	beq	r19,zero,e158 <__sfvwrite_r+0x2fc>
    e0dc:	a0800217 	ldw	r2,8(r20)
    e0e0:	e5f9883a 	add	fp,fp,r23
    e0e4:	95e5c83a 	sub	r18,r18,r23
    e0e8:	15efc83a 	sub	r23,r2,r23
    e0ec:	a5c00215 	stw	r23,8(r20)
    e0f0:	b83f8726 	beq	r23,zero,df10 <__alt_data_end+0xf000df10>
    e0f4:	903fe11e 	bne	r18,zero,e07c <__alt_data_end+0xf000e07c>
    e0f8:	8f000017 	ldw	fp,0(r17)
    e0fc:	8c800117 	ldw	r18,4(r17)
    e100:	0011883a 	mov	r8,zero
    e104:	8c400204 	addi	r17,r17,8
    e108:	003fdb06 	br	e078 <__alt_data_end+0xf000e078>
    e10c:	180d883a 	mov	r6,r3
    e110:	e00b883a 	mov	r5,fp
    e114:	da000115 	stw	r8,4(sp)
    e118:	d8c00015 	stw	r3,0(sp)
    e11c:	000f0280 	call	f028 <memmove>
    e120:	d8c00017 	ldw	r3,0(sp)
    e124:	80800017 	ldw	r2,0(r16)
    e128:	800b883a 	mov	r5,r16
    e12c:	a809883a 	mov	r4,r21
    e130:	10c5883a 	add	r2,r2,r3
    e134:	80800015 	stw	r2,0(r16)
    e138:	d8c00015 	stw	r3,0(sp)
    e13c:	000d5fc0 	call	d5fc <_fflush_r>
    e140:	d8c00017 	ldw	r3,0(sp)
    e144:	da000117 	ldw	r8,4(sp)
    e148:	103fc21e 	bne	r2,zero,e054 <__alt_data_end+0xf000e054>
    e14c:	182f883a 	mov	r23,r3
    e150:	9de7c83a 	sub	r19,r19,r23
    e154:	983fe11e 	bne	r19,zero,e0dc <__alt_data_end+0xf000e0dc>
    e158:	800b883a 	mov	r5,r16
    e15c:	a809883a 	mov	r4,r21
    e160:	000d5fc0 	call	d5fc <_fflush_r>
    e164:	103fbb1e 	bne	r2,zero,e054 <__alt_data_end+0xf000e054>
    e168:	0011883a 	mov	r8,zero
    e16c:	003fdb06 	br	e0dc <__alt_data_end+0xf000e0dc>
    e170:	94c0012e 	bgeu	r18,r19,e178 <__sfvwrite_r+0x31c>
    e174:	9027883a 	mov	r19,r18
    e178:	980d883a 	mov	r6,r19
    e17c:	e00b883a 	mov	r5,fp
    e180:	000f0280 	call	f028 <memmove>
    e184:	80800217 	ldw	r2,8(r16)
    e188:	80c00017 	ldw	r3,0(r16)
    e18c:	14c5c83a 	sub	r2,r2,r19
    e190:	1cc7883a 	add	r3,r3,r19
    e194:	80800215 	stw	r2,8(r16)
    e198:	80c00015 	stw	r3,0(r16)
    e19c:	10004326 	beq	r2,zero,e2ac <__sfvwrite_r+0x450>
    e1a0:	9805883a 	mov	r2,r19
    e1a4:	003f8606 	br	dfc0 <__alt_data_end+0xf000dfc0>
    e1a8:	b00d883a 	mov	r6,r22
    e1ac:	e00b883a 	mov	r5,fp
    e1b0:	da000115 	stw	r8,4(sp)
    e1b4:	000f0280 	call	f028 <memmove>
    e1b8:	80800217 	ldw	r2,8(r16)
    e1bc:	80c00017 	ldw	r3,0(r16)
    e1c0:	da000117 	ldw	r8,4(sp)
    e1c4:	1585c83a 	sub	r2,r2,r22
    e1c8:	1dad883a 	add	r22,r3,r22
    e1cc:	80800215 	stw	r2,8(r16)
    e1d0:	85800015 	stw	r22,0(r16)
    e1d4:	003fbf06 	br	e0d4 <__alt_data_end+0xf000e0d4>
    e1d8:	81000017 	ldw	r4,0(r16)
    e1dc:	9027883a 	mov	r19,r18
    e1e0:	902f883a 	mov	r23,r18
    e1e4:	003f6c06 	br	df98 <__alt_data_end+0xf000df98>
    e1e8:	900d883a 	mov	r6,r18
    e1ec:	01400284 	movi	r5,10
    e1f0:	e009883a 	mov	r4,fp
    e1f4:	000ef440 	call	ef44 <memchr>
    e1f8:	10003e26 	beq	r2,zero,e2f4 <__sfvwrite_r+0x498>
    e1fc:	10800044 	addi	r2,r2,1
    e200:	1727c83a 	sub	r19,r2,fp
    e204:	02000044 	movi	r8,1
    e208:	003f9d06 	br	e080 <__alt_data_end+0xf000e080>
    e20c:	80800517 	ldw	r2,20(r16)
    e210:	81400417 	ldw	r5,16(r16)
    e214:	81c00017 	ldw	r7,0(r16)
    e218:	10a7883a 	add	r19,r2,r2
    e21c:	9885883a 	add	r2,r19,r2
    e220:	1026d7fa 	srli	r19,r2,31
    e224:	396dc83a 	sub	r22,r7,r5
    e228:	b1000044 	addi	r4,r22,1
    e22c:	9885883a 	add	r2,r19,r2
    e230:	1027d07a 	srai	r19,r2,1
    e234:	2485883a 	add	r2,r4,r18
    e238:	980d883a 	mov	r6,r19
    e23c:	9880022e 	bgeu	r19,r2,e248 <__sfvwrite_r+0x3ec>
    e240:	1027883a 	mov	r19,r2
    e244:	100d883a 	mov	r6,r2
    e248:	18c1000c 	andi	r3,r3,1024
    e24c:	18001c26 	beq	r3,zero,e2c0 <__sfvwrite_r+0x464>
    e250:	300b883a 	mov	r5,r6
    e254:	a809883a 	mov	r4,r21
    e258:	000e7380 	call	e738 <_malloc_r>
    e25c:	102f883a 	mov	r23,r2
    e260:	10002926 	beq	r2,zero,e308 <__sfvwrite_r+0x4ac>
    e264:	81400417 	ldw	r5,16(r16)
    e268:	b00d883a 	mov	r6,r22
    e26c:	1009883a 	mov	r4,r2
    e270:	00092ec0 	call	92ec <memcpy>
    e274:	8080030b 	ldhu	r2,12(r16)
    e278:	00fedfc4 	movi	r3,-1153
    e27c:	10c4703a 	and	r2,r2,r3
    e280:	10802014 	ori	r2,r2,128
    e284:	8080030d 	sth	r2,12(r16)
    e288:	bd89883a 	add	r4,r23,r22
    e28c:	9d8fc83a 	sub	r7,r19,r22
    e290:	85c00415 	stw	r23,16(r16)
    e294:	84c00515 	stw	r19,20(r16)
    e298:	81000015 	stw	r4,0(r16)
    e29c:	9027883a 	mov	r19,r18
    e2a0:	81c00215 	stw	r7,8(r16)
    e2a4:	902f883a 	mov	r23,r18
    e2a8:	003f3b06 	br	df98 <__alt_data_end+0xf000df98>
    e2ac:	800b883a 	mov	r5,r16
    e2b0:	a809883a 	mov	r4,r21
    e2b4:	000d5fc0 	call	d5fc <_fflush_r>
    e2b8:	103fb926 	beq	r2,zero,e1a0 <__alt_data_end+0xf000e1a0>
    e2bc:	003f6506 	br	e054 <__alt_data_end+0xf000e054>
    e2c0:	a809883a 	mov	r4,r21
    e2c4:	00101800 	call	10180 <_realloc_r>
    e2c8:	102f883a 	mov	r23,r2
    e2cc:	103fee1e 	bne	r2,zero,e288 <__alt_data_end+0xf000e288>
    e2d0:	81400417 	ldw	r5,16(r16)
    e2d4:	a809883a 	mov	r4,r21
    e2d8:	000db4c0 	call	db4c <_free_r>
    e2dc:	8080030b 	ldhu	r2,12(r16)
    e2e0:	00ffdfc4 	movi	r3,-129
    e2e4:	1884703a 	and	r2,r3,r2
    e2e8:	00c00304 	movi	r3,12
    e2ec:	a8c00015 	stw	r3,0(r21)
    e2f0:	003f5906 	br	e058 <__alt_data_end+0xf000e058>
    e2f4:	94c00044 	addi	r19,r18,1
    e2f8:	02000044 	movi	r8,1
    e2fc:	003f6006 	br	e080 <__alt_data_end+0xf000e080>
    e300:	00bfffc4 	movi	r2,-1
    e304:	003f0306 	br	df14 <__alt_data_end+0xf000df14>
    e308:	00800304 	movi	r2,12
    e30c:	a8800015 	stw	r2,0(r21)
    e310:	8080030b 	ldhu	r2,12(r16)
    e314:	003f5006 	br	e058 <__alt_data_end+0xf000e058>

0000e318 <_fwalk>:
    e318:	defff704 	addi	sp,sp,-36
    e31c:	dd000415 	stw	r20,16(sp)
    e320:	dfc00815 	stw	ra,32(sp)
    e324:	ddc00715 	stw	r23,28(sp)
    e328:	dd800615 	stw	r22,24(sp)
    e32c:	dd400515 	stw	r21,20(sp)
    e330:	dcc00315 	stw	r19,12(sp)
    e334:	dc800215 	stw	r18,8(sp)
    e338:	dc400115 	stw	r17,4(sp)
    e33c:	dc000015 	stw	r16,0(sp)
    e340:	2500b804 	addi	r20,r4,736
    e344:	a0002326 	beq	r20,zero,e3d4 <_fwalk+0xbc>
    e348:	282b883a 	mov	r21,r5
    e34c:	002f883a 	mov	r23,zero
    e350:	05800044 	movi	r22,1
    e354:	04ffffc4 	movi	r19,-1
    e358:	a4400117 	ldw	r17,4(r20)
    e35c:	a4800217 	ldw	r18,8(r20)
    e360:	8c7fffc4 	addi	r17,r17,-1
    e364:	88000d16 	blt	r17,zero,e39c <_fwalk+0x84>
    e368:	94000304 	addi	r16,r18,12
    e36c:	94800384 	addi	r18,r18,14
    e370:	8080000b 	ldhu	r2,0(r16)
    e374:	8c7fffc4 	addi	r17,r17,-1
    e378:	813ffd04 	addi	r4,r16,-12
    e37c:	b080042e 	bgeu	r22,r2,e390 <_fwalk+0x78>
    e380:	9080000f 	ldh	r2,0(r18)
    e384:	14c00226 	beq	r2,r19,e390 <_fwalk+0x78>
    e388:	a83ee83a 	callr	r21
    e38c:	b8aeb03a 	or	r23,r23,r2
    e390:	84001a04 	addi	r16,r16,104
    e394:	94801a04 	addi	r18,r18,104
    e398:	8cfff51e 	bne	r17,r19,e370 <__alt_data_end+0xf000e370>
    e39c:	a5000017 	ldw	r20,0(r20)
    e3a0:	a03fed1e 	bne	r20,zero,e358 <__alt_data_end+0xf000e358>
    e3a4:	b805883a 	mov	r2,r23
    e3a8:	dfc00817 	ldw	ra,32(sp)
    e3ac:	ddc00717 	ldw	r23,28(sp)
    e3b0:	dd800617 	ldw	r22,24(sp)
    e3b4:	dd400517 	ldw	r21,20(sp)
    e3b8:	dd000417 	ldw	r20,16(sp)
    e3bc:	dcc00317 	ldw	r19,12(sp)
    e3c0:	dc800217 	ldw	r18,8(sp)
    e3c4:	dc400117 	ldw	r17,4(sp)
    e3c8:	dc000017 	ldw	r16,0(sp)
    e3cc:	dec00904 	addi	sp,sp,36
    e3d0:	f800283a 	ret
    e3d4:	002f883a 	mov	r23,zero
    e3d8:	003ff206 	br	e3a4 <__alt_data_end+0xf000e3a4>

0000e3dc <_fwalk_reent>:
    e3dc:	defff704 	addi	sp,sp,-36
    e3e0:	dd000415 	stw	r20,16(sp)
    e3e4:	dfc00815 	stw	ra,32(sp)
    e3e8:	ddc00715 	stw	r23,28(sp)
    e3ec:	dd800615 	stw	r22,24(sp)
    e3f0:	dd400515 	stw	r21,20(sp)
    e3f4:	dcc00315 	stw	r19,12(sp)
    e3f8:	dc800215 	stw	r18,8(sp)
    e3fc:	dc400115 	stw	r17,4(sp)
    e400:	dc000015 	stw	r16,0(sp)
    e404:	2500b804 	addi	r20,r4,736
    e408:	a0002326 	beq	r20,zero,e498 <_fwalk_reent+0xbc>
    e40c:	282b883a 	mov	r21,r5
    e410:	2027883a 	mov	r19,r4
    e414:	002f883a 	mov	r23,zero
    e418:	05800044 	movi	r22,1
    e41c:	04bfffc4 	movi	r18,-1
    e420:	a4400117 	ldw	r17,4(r20)
    e424:	a4000217 	ldw	r16,8(r20)
    e428:	8c7fffc4 	addi	r17,r17,-1
    e42c:	88000c16 	blt	r17,zero,e460 <_fwalk_reent+0x84>
    e430:	84000304 	addi	r16,r16,12
    e434:	8080000b 	ldhu	r2,0(r16)
    e438:	8c7fffc4 	addi	r17,r17,-1
    e43c:	817ffd04 	addi	r5,r16,-12
    e440:	b080052e 	bgeu	r22,r2,e458 <_fwalk_reent+0x7c>
    e444:	8080008f 	ldh	r2,2(r16)
    e448:	9809883a 	mov	r4,r19
    e44c:	14800226 	beq	r2,r18,e458 <_fwalk_reent+0x7c>
    e450:	a83ee83a 	callr	r21
    e454:	b8aeb03a 	or	r23,r23,r2
    e458:	84001a04 	addi	r16,r16,104
    e45c:	8cbff51e 	bne	r17,r18,e434 <__alt_data_end+0xf000e434>
    e460:	a5000017 	ldw	r20,0(r20)
    e464:	a03fee1e 	bne	r20,zero,e420 <__alt_data_end+0xf000e420>
    e468:	b805883a 	mov	r2,r23
    e46c:	dfc00817 	ldw	ra,32(sp)
    e470:	ddc00717 	ldw	r23,28(sp)
    e474:	dd800617 	ldw	r22,24(sp)
    e478:	dd400517 	ldw	r21,20(sp)
    e47c:	dd000417 	ldw	r20,16(sp)
    e480:	dcc00317 	ldw	r19,12(sp)
    e484:	dc800217 	ldw	r18,8(sp)
    e488:	dc400117 	ldw	r17,4(sp)
    e48c:	dc000017 	ldw	r16,0(sp)
    e490:	dec00904 	addi	sp,sp,36
    e494:	f800283a 	ret
    e498:	002f883a 	mov	r23,zero
    e49c:	003ff206 	br	e468 <__alt_data_end+0xf000e468>

0000e4a0 <_setlocale_r>:
    e4a0:	30001b26 	beq	r6,zero,e510 <_setlocale_r+0x70>
    e4a4:	01420034 	movhi	r5,2048
    e4a8:	defffe04 	addi	sp,sp,-8
    e4ac:	2940ee04 	addi	r5,r5,952
    e4b0:	3009883a 	mov	r4,r6
    e4b4:	dc000015 	stw	r16,0(sp)
    e4b8:	dfc00115 	stw	ra,4(sp)
    e4bc:	3021883a 	mov	r16,r6
    e4c0:	00108e80 	call	108e8 <strcmp>
    e4c4:	1000061e 	bne	r2,zero,e4e0 <_setlocale_r+0x40>
    e4c8:	00820034 	movhi	r2,2048
    e4cc:	1080ed04 	addi	r2,r2,948
    e4d0:	dfc00117 	ldw	ra,4(sp)
    e4d4:	dc000017 	ldw	r16,0(sp)
    e4d8:	dec00204 	addi	sp,sp,8
    e4dc:	f800283a 	ret
    e4e0:	01420034 	movhi	r5,2048
    e4e4:	2940ed04 	addi	r5,r5,948
    e4e8:	8009883a 	mov	r4,r16
    e4ec:	00108e80 	call	108e8 <strcmp>
    e4f0:	103ff526 	beq	r2,zero,e4c8 <__alt_data_end+0xf000e4c8>
    e4f4:	01420034 	movhi	r5,2048
    e4f8:	2940d804 	addi	r5,r5,864
    e4fc:	8009883a 	mov	r4,r16
    e500:	00108e80 	call	108e8 <strcmp>
    e504:	103ff026 	beq	r2,zero,e4c8 <__alt_data_end+0xf000e4c8>
    e508:	0005883a 	mov	r2,zero
    e50c:	003ff006 	br	e4d0 <__alt_data_end+0xf000e4d0>
    e510:	00820034 	movhi	r2,2048
    e514:	1080ed04 	addi	r2,r2,948
    e518:	f800283a 	ret

0000e51c <__locale_charset>:
    e51c:	00820034 	movhi	r2,2048
    e520:	10832d04 	addi	r2,r2,3252
    e524:	f800283a 	ret

0000e528 <__locale_mb_cur_max>:
    e528:	00820034 	movhi	r2,2048
    e52c:	1089b604 	addi	r2,r2,9944
    e530:	10800017 	ldw	r2,0(r2)
    e534:	f800283a 	ret

0000e538 <__locale_msgcharset>:
    e538:	00820034 	movhi	r2,2048
    e53c:	10832504 	addi	r2,r2,3220
    e540:	f800283a 	ret

0000e544 <__locale_cjk_lang>:
    e544:	0005883a 	mov	r2,zero
    e548:	f800283a 	ret

0000e54c <_localeconv_r>:
    e54c:	00820034 	movhi	r2,2048
    e550:	10833504 	addi	r2,r2,3284
    e554:	f800283a 	ret

0000e558 <setlocale>:
    e558:	00820034 	movhi	r2,2048
    e55c:	1089b504 	addi	r2,r2,9940
    e560:	280d883a 	mov	r6,r5
    e564:	200b883a 	mov	r5,r4
    e568:	11000017 	ldw	r4,0(r2)
    e56c:	000e4a01 	jmpi	e4a0 <_setlocale_r>

0000e570 <localeconv>:
    e570:	00820034 	movhi	r2,2048
    e574:	10833504 	addi	r2,r2,3284
    e578:	f800283a 	ret

0000e57c <__smakebuf_r>:
    e57c:	2880030b 	ldhu	r2,12(r5)
    e580:	10c0008c 	andi	r3,r2,2
    e584:	1800411e 	bne	r3,zero,e68c <__smakebuf_r+0x110>
    e588:	deffec04 	addi	sp,sp,-80
    e58c:	dc000f15 	stw	r16,60(sp)
    e590:	2821883a 	mov	r16,r5
    e594:	2940038f 	ldh	r5,14(r5)
    e598:	dc401015 	stw	r17,64(sp)
    e59c:	dfc01315 	stw	ra,76(sp)
    e5a0:	dcc01215 	stw	r19,72(sp)
    e5a4:	dc801115 	stw	r18,68(sp)
    e5a8:	2023883a 	mov	r17,r4
    e5ac:	28001c16 	blt	r5,zero,e620 <__smakebuf_r+0xa4>
    e5b0:	d80d883a 	mov	r6,sp
    e5b4:	00124900 	call	12490 <_fstat_r>
    e5b8:	10001816 	blt	r2,zero,e61c <__smakebuf_r+0xa0>
    e5bc:	d8800117 	ldw	r2,4(sp)
    e5c0:	00e00014 	movui	r3,32768
    e5c4:	10bc000c 	andi	r2,r2,61440
    e5c8:	14c80020 	cmpeqi	r19,r2,8192
    e5cc:	10c03726 	beq	r2,r3,e6ac <__smakebuf_r+0x130>
    e5d0:	80c0030b 	ldhu	r3,12(r16)
    e5d4:	18c20014 	ori	r3,r3,2048
    e5d8:	80c0030d 	sth	r3,12(r16)
    e5dc:	00c80004 	movi	r3,8192
    e5e0:	10c0521e 	bne	r2,r3,e72c <__smakebuf_r+0x1b0>
    e5e4:	8140038f 	ldh	r5,14(r16)
    e5e8:	8809883a 	mov	r4,r17
    e5ec:	00124ec0 	call	124ec <_isatty_r>
    e5f0:	10004c26 	beq	r2,zero,e724 <__smakebuf_r+0x1a8>
    e5f4:	8080030b 	ldhu	r2,12(r16)
    e5f8:	80c010c4 	addi	r3,r16,67
    e5fc:	80c00015 	stw	r3,0(r16)
    e600:	10800054 	ori	r2,r2,1
    e604:	8080030d 	sth	r2,12(r16)
    e608:	00800044 	movi	r2,1
    e60c:	80c00415 	stw	r3,16(r16)
    e610:	80800515 	stw	r2,20(r16)
    e614:	04810004 	movi	r18,1024
    e618:	00000706 	br	e638 <__smakebuf_r+0xbc>
    e61c:	8080030b 	ldhu	r2,12(r16)
    e620:	10c0200c 	andi	r3,r2,128
    e624:	18001f1e 	bne	r3,zero,e6a4 <__smakebuf_r+0x128>
    e628:	04810004 	movi	r18,1024
    e62c:	10820014 	ori	r2,r2,2048
    e630:	8080030d 	sth	r2,12(r16)
    e634:	0027883a 	mov	r19,zero
    e638:	900b883a 	mov	r5,r18
    e63c:	8809883a 	mov	r4,r17
    e640:	000e7380 	call	e738 <_malloc_r>
    e644:	10002c26 	beq	r2,zero,e6f8 <__smakebuf_r+0x17c>
    e648:	80c0030b 	ldhu	r3,12(r16)
    e64c:	01000074 	movhi	r4,1
    e650:	2135a404 	addi	r4,r4,-10608
    e654:	89000f15 	stw	r4,60(r17)
    e658:	18c02014 	ori	r3,r3,128
    e65c:	80c0030d 	sth	r3,12(r16)
    e660:	80800015 	stw	r2,0(r16)
    e664:	80800415 	stw	r2,16(r16)
    e668:	84800515 	stw	r18,20(r16)
    e66c:	98001a1e 	bne	r19,zero,e6d8 <__smakebuf_r+0x15c>
    e670:	dfc01317 	ldw	ra,76(sp)
    e674:	dcc01217 	ldw	r19,72(sp)
    e678:	dc801117 	ldw	r18,68(sp)
    e67c:	dc401017 	ldw	r17,64(sp)
    e680:	dc000f17 	ldw	r16,60(sp)
    e684:	dec01404 	addi	sp,sp,80
    e688:	f800283a 	ret
    e68c:	288010c4 	addi	r2,r5,67
    e690:	28800015 	stw	r2,0(r5)
    e694:	28800415 	stw	r2,16(r5)
    e698:	00800044 	movi	r2,1
    e69c:	28800515 	stw	r2,20(r5)
    e6a0:	f800283a 	ret
    e6a4:	04801004 	movi	r18,64
    e6a8:	003fe006 	br	e62c <__alt_data_end+0xf000e62c>
    e6ac:	81000a17 	ldw	r4,40(r16)
    e6b0:	00c00074 	movhi	r3,1
    e6b4:	18c22104 	addi	r3,r3,2180
    e6b8:	20ffc51e 	bne	r4,r3,e5d0 <__alt_data_end+0xf000e5d0>
    e6bc:	8080030b 	ldhu	r2,12(r16)
    e6c0:	04810004 	movi	r18,1024
    e6c4:	84801315 	stw	r18,76(r16)
    e6c8:	1484b03a 	or	r2,r2,r18
    e6cc:	8080030d 	sth	r2,12(r16)
    e6d0:	0027883a 	mov	r19,zero
    e6d4:	003fd806 	br	e638 <__alt_data_end+0xf000e638>
    e6d8:	8140038f 	ldh	r5,14(r16)
    e6dc:	8809883a 	mov	r4,r17
    e6e0:	00124ec0 	call	124ec <_isatty_r>
    e6e4:	103fe226 	beq	r2,zero,e670 <__alt_data_end+0xf000e670>
    e6e8:	8080030b 	ldhu	r2,12(r16)
    e6ec:	10800054 	ori	r2,r2,1
    e6f0:	8080030d 	sth	r2,12(r16)
    e6f4:	003fde06 	br	e670 <__alt_data_end+0xf000e670>
    e6f8:	8080030b 	ldhu	r2,12(r16)
    e6fc:	10c0800c 	andi	r3,r2,512
    e700:	183fdb1e 	bne	r3,zero,e670 <__alt_data_end+0xf000e670>
    e704:	10800094 	ori	r2,r2,2
    e708:	80c010c4 	addi	r3,r16,67
    e70c:	8080030d 	sth	r2,12(r16)
    e710:	00800044 	movi	r2,1
    e714:	80c00015 	stw	r3,0(r16)
    e718:	80c00415 	stw	r3,16(r16)
    e71c:	80800515 	stw	r2,20(r16)
    e720:	003fd306 	br	e670 <__alt_data_end+0xf000e670>
    e724:	04810004 	movi	r18,1024
    e728:	003fc306 	br	e638 <__alt_data_end+0xf000e638>
    e72c:	0027883a 	mov	r19,zero
    e730:	04810004 	movi	r18,1024
    e734:	003fc006 	br	e638 <__alt_data_end+0xf000e638>

0000e738 <_malloc_r>:
    e738:	defff504 	addi	sp,sp,-44
    e73c:	dc800315 	stw	r18,12(sp)
    e740:	dfc00a15 	stw	ra,40(sp)
    e744:	df000915 	stw	fp,36(sp)
    e748:	ddc00815 	stw	r23,32(sp)
    e74c:	dd800715 	stw	r22,28(sp)
    e750:	dd400615 	stw	r21,24(sp)
    e754:	dd000515 	stw	r20,20(sp)
    e758:	dcc00415 	stw	r19,16(sp)
    e75c:	dc400215 	stw	r17,8(sp)
    e760:	dc000115 	stw	r16,4(sp)
    e764:	288002c4 	addi	r2,r5,11
    e768:	00c00584 	movi	r3,22
    e76c:	2025883a 	mov	r18,r4
    e770:	18807f2e 	bgeu	r3,r2,e970 <_malloc_r+0x238>
    e774:	047ffe04 	movi	r17,-8
    e778:	1462703a 	and	r17,r2,r17
    e77c:	8800a316 	blt	r17,zero,ea0c <_malloc_r+0x2d4>
    e780:	8940a236 	bltu	r17,r5,ea0c <_malloc_r+0x2d4>
    e784:	0013aa40 	call	13aa4 <__malloc_lock>
    e788:	00807dc4 	movi	r2,503
    e78c:	1441e92e 	bgeu	r2,r17,ef34 <_malloc_r+0x7fc>
    e790:	8804d27a 	srli	r2,r17,9
    e794:	1000a126 	beq	r2,zero,ea1c <_malloc_r+0x2e4>
    e798:	00c00104 	movi	r3,4
    e79c:	18811e36 	bltu	r3,r2,ec18 <_malloc_r+0x4e0>
    e7a0:	8804d1ba 	srli	r2,r17,6
    e7a4:	12000e44 	addi	r8,r2,57
    e7a8:	11c00e04 	addi	r7,r2,56
    e7ac:	4209883a 	add	r4,r8,r8
    e7b0:	04c20034 	movhi	r19,2048
    e7b4:	2109883a 	add	r4,r4,r4
    e7b8:	9cc34304 	addi	r19,r19,3340
    e7bc:	2109883a 	add	r4,r4,r4
    e7c0:	9909883a 	add	r4,r19,r4
    e7c4:	24000117 	ldw	r16,4(r4)
    e7c8:	213ffe04 	addi	r4,r4,-8
    e7cc:	24009726 	beq	r4,r16,ea2c <_malloc_r+0x2f4>
    e7d0:	80800117 	ldw	r2,4(r16)
    e7d4:	01bfff04 	movi	r6,-4
    e7d8:	014003c4 	movi	r5,15
    e7dc:	1184703a 	and	r2,r2,r6
    e7e0:	1447c83a 	sub	r3,r2,r17
    e7e4:	28c00716 	blt	r5,r3,e804 <_malloc_r+0xcc>
    e7e8:	1800920e 	bge	r3,zero,ea34 <_malloc_r+0x2fc>
    e7ec:	84000317 	ldw	r16,12(r16)
    e7f0:	24008e26 	beq	r4,r16,ea2c <_malloc_r+0x2f4>
    e7f4:	80800117 	ldw	r2,4(r16)
    e7f8:	1184703a 	and	r2,r2,r6
    e7fc:	1447c83a 	sub	r3,r2,r17
    e800:	28fff90e 	bge	r5,r3,e7e8 <__alt_data_end+0xf000e7e8>
    e804:	3809883a 	mov	r4,r7
    e808:	01820034 	movhi	r6,2048
    e80c:	9c000417 	ldw	r16,16(r19)
    e810:	31834304 	addi	r6,r6,3340
    e814:	32000204 	addi	r8,r6,8
    e818:	82013426 	beq	r16,r8,ecec <_malloc_r+0x5b4>
    e81c:	80c00117 	ldw	r3,4(r16)
    e820:	00bfff04 	movi	r2,-4
    e824:	188e703a 	and	r7,r3,r2
    e828:	3c45c83a 	sub	r2,r7,r17
    e82c:	00c003c4 	movi	r3,15
    e830:	18811f16 	blt	r3,r2,ecb0 <_malloc_r+0x578>
    e834:	32000515 	stw	r8,20(r6)
    e838:	32000415 	stw	r8,16(r6)
    e83c:	10007f0e 	bge	r2,zero,ea3c <_malloc_r+0x304>
    e840:	00807fc4 	movi	r2,511
    e844:	11c0fd36 	bltu	r2,r7,ec3c <_malloc_r+0x504>
    e848:	3806d0fa 	srli	r3,r7,3
    e84c:	01c00044 	movi	r7,1
    e850:	30800117 	ldw	r2,4(r6)
    e854:	19400044 	addi	r5,r3,1
    e858:	294b883a 	add	r5,r5,r5
    e85c:	1807d0ba 	srai	r3,r3,2
    e860:	294b883a 	add	r5,r5,r5
    e864:	294b883a 	add	r5,r5,r5
    e868:	298b883a 	add	r5,r5,r6
    e86c:	38c6983a 	sll	r3,r7,r3
    e870:	29c00017 	ldw	r7,0(r5)
    e874:	2a7ffe04 	addi	r9,r5,-8
    e878:	1886b03a 	or	r3,r3,r2
    e87c:	82400315 	stw	r9,12(r16)
    e880:	81c00215 	stw	r7,8(r16)
    e884:	30c00115 	stw	r3,4(r6)
    e888:	2c000015 	stw	r16,0(r5)
    e88c:	3c000315 	stw	r16,12(r7)
    e890:	2005d0ba 	srai	r2,r4,2
    e894:	01400044 	movi	r5,1
    e898:	288a983a 	sll	r5,r5,r2
    e89c:	19406f36 	bltu	r3,r5,ea5c <_malloc_r+0x324>
    e8a0:	28c4703a 	and	r2,r5,r3
    e8a4:	10000a1e 	bne	r2,zero,e8d0 <_malloc_r+0x198>
    e8a8:	00bfff04 	movi	r2,-4
    e8ac:	294b883a 	add	r5,r5,r5
    e8b0:	2088703a 	and	r4,r4,r2
    e8b4:	28c4703a 	and	r2,r5,r3
    e8b8:	21000104 	addi	r4,r4,4
    e8bc:	1000041e 	bne	r2,zero,e8d0 <_malloc_r+0x198>
    e8c0:	294b883a 	add	r5,r5,r5
    e8c4:	28c4703a 	and	r2,r5,r3
    e8c8:	21000104 	addi	r4,r4,4
    e8cc:	103ffc26 	beq	r2,zero,e8c0 <__alt_data_end+0xf000e8c0>
    e8d0:	02bfff04 	movi	r10,-4
    e8d4:	024003c4 	movi	r9,15
    e8d8:	21800044 	addi	r6,r4,1
    e8dc:	318d883a 	add	r6,r6,r6
    e8e0:	318d883a 	add	r6,r6,r6
    e8e4:	318d883a 	add	r6,r6,r6
    e8e8:	998d883a 	add	r6,r19,r6
    e8ec:	333ffe04 	addi	r12,r6,-8
    e8f0:	2017883a 	mov	r11,r4
    e8f4:	31800104 	addi	r6,r6,4
    e8f8:	34000017 	ldw	r16,0(r6)
    e8fc:	31fffd04 	addi	r7,r6,-12
    e900:	81c0041e 	bne	r16,r7,e914 <_malloc_r+0x1dc>
    e904:	0000fb06 	br	ecf4 <_malloc_r+0x5bc>
    e908:	1801030e 	bge	r3,zero,ed18 <_malloc_r+0x5e0>
    e90c:	84000317 	ldw	r16,12(r16)
    e910:	81c0f826 	beq	r16,r7,ecf4 <_malloc_r+0x5bc>
    e914:	80800117 	ldw	r2,4(r16)
    e918:	1284703a 	and	r2,r2,r10
    e91c:	1447c83a 	sub	r3,r2,r17
    e920:	48fff90e 	bge	r9,r3,e908 <__alt_data_end+0xf000e908>
    e924:	80800317 	ldw	r2,12(r16)
    e928:	81000217 	ldw	r4,8(r16)
    e92c:	89400054 	ori	r5,r17,1
    e930:	81400115 	stw	r5,4(r16)
    e934:	20800315 	stw	r2,12(r4)
    e938:	11000215 	stw	r4,8(r2)
    e93c:	8463883a 	add	r17,r16,r17
    e940:	9c400515 	stw	r17,20(r19)
    e944:	9c400415 	stw	r17,16(r19)
    e948:	18800054 	ori	r2,r3,1
    e94c:	88800115 	stw	r2,4(r17)
    e950:	8a000315 	stw	r8,12(r17)
    e954:	8a000215 	stw	r8,8(r17)
    e958:	88e3883a 	add	r17,r17,r3
    e95c:	88c00015 	stw	r3,0(r17)
    e960:	9009883a 	mov	r4,r18
    e964:	0013ac80 	call	13ac8 <__malloc_unlock>
    e968:	80800204 	addi	r2,r16,8
    e96c:	00001b06 	br	e9dc <_malloc_r+0x2a4>
    e970:	04400404 	movi	r17,16
    e974:	89402536 	bltu	r17,r5,ea0c <_malloc_r+0x2d4>
    e978:	0013aa40 	call	13aa4 <__malloc_lock>
    e97c:	00800184 	movi	r2,6
    e980:	01000084 	movi	r4,2
    e984:	04c20034 	movhi	r19,2048
    e988:	1085883a 	add	r2,r2,r2
    e98c:	9cc34304 	addi	r19,r19,3340
    e990:	1085883a 	add	r2,r2,r2
    e994:	9885883a 	add	r2,r19,r2
    e998:	14000117 	ldw	r16,4(r2)
    e99c:	10fffe04 	addi	r3,r2,-8
    e9a0:	80c0d926 	beq	r16,r3,ed08 <_malloc_r+0x5d0>
    e9a4:	80c00117 	ldw	r3,4(r16)
    e9a8:	81000317 	ldw	r4,12(r16)
    e9ac:	00bfff04 	movi	r2,-4
    e9b0:	1884703a 	and	r2,r3,r2
    e9b4:	81400217 	ldw	r5,8(r16)
    e9b8:	8085883a 	add	r2,r16,r2
    e9bc:	10c00117 	ldw	r3,4(r2)
    e9c0:	29000315 	stw	r4,12(r5)
    e9c4:	21400215 	stw	r5,8(r4)
    e9c8:	18c00054 	ori	r3,r3,1
    e9cc:	10c00115 	stw	r3,4(r2)
    e9d0:	9009883a 	mov	r4,r18
    e9d4:	0013ac80 	call	13ac8 <__malloc_unlock>
    e9d8:	80800204 	addi	r2,r16,8
    e9dc:	dfc00a17 	ldw	ra,40(sp)
    e9e0:	df000917 	ldw	fp,36(sp)
    e9e4:	ddc00817 	ldw	r23,32(sp)
    e9e8:	dd800717 	ldw	r22,28(sp)
    e9ec:	dd400617 	ldw	r21,24(sp)
    e9f0:	dd000517 	ldw	r20,20(sp)
    e9f4:	dcc00417 	ldw	r19,16(sp)
    e9f8:	dc800317 	ldw	r18,12(sp)
    e9fc:	dc400217 	ldw	r17,8(sp)
    ea00:	dc000117 	ldw	r16,4(sp)
    ea04:	dec00b04 	addi	sp,sp,44
    ea08:	f800283a 	ret
    ea0c:	00800304 	movi	r2,12
    ea10:	90800015 	stw	r2,0(r18)
    ea14:	0005883a 	mov	r2,zero
    ea18:	003ff006 	br	e9dc <__alt_data_end+0xf000e9dc>
    ea1c:	01002004 	movi	r4,128
    ea20:	02001004 	movi	r8,64
    ea24:	01c00fc4 	movi	r7,63
    ea28:	003f6106 	br	e7b0 <__alt_data_end+0xf000e7b0>
    ea2c:	4009883a 	mov	r4,r8
    ea30:	003f7506 	br	e808 <__alt_data_end+0xf000e808>
    ea34:	81000317 	ldw	r4,12(r16)
    ea38:	003fde06 	br	e9b4 <__alt_data_end+0xf000e9b4>
    ea3c:	81c5883a 	add	r2,r16,r7
    ea40:	11400117 	ldw	r5,4(r2)
    ea44:	9009883a 	mov	r4,r18
    ea48:	29400054 	ori	r5,r5,1
    ea4c:	11400115 	stw	r5,4(r2)
    ea50:	0013ac80 	call	13ac8 <__malloc_unlock>
    ea54:	80800204 	addi	r2,r16,8
    ea58:	003fe006 	br	e9dc <__alt_data_end+0xf000e9dc>
    ea5c:	9c000217 	ldw	r16,8(r19)
    ea60:	00bfff04 	movi	r2,-4
    ea64:	85800117 	ldw	r22,4(r16)
    ea68:	b0ac703a 	and	r22,r22,r2
    ea6c:	b4400336 	bltu	r22,r17,ea7c <_malloc_r+0x344>
    ea70:	b445c83a 	sub	r2,r22,r17
    ea74:	00c003c4 	movi	r3,15
    ea78:	18805d16 	blt	r3,r2,ebf0 <_malloc_r+0x4b8>
    ea7c:	05c20034 	movhi	r23,2048
    ea80:	00820034 	movhi	r2,2048
    ea84:	1089f304 	addi	r2,r2,10188
    ea88:	bdc9b704 	addi	r23,r23,9948
    ea8c:	15400017 	ldw	r21,0(r2)
    ea90:	b8c00017 	ldw	r3,0(r23)
    ea94:	00bfffc4 	movi	r2,-1
    ea98:	858d883a 	add	r6,r16,r22
    ea9c:	8d6b883a 	add	r21,r17,r21
    eaa0:	1880ea26 	beq	r3,r2,ee4c <_malloc_r+0x714>
    eaa4:	ad4403c4 	addi	r21,r21,4111
    eaa8:	00bc0004 	movi	r2,-4096
    eaac:	a8aa703a 	and	r21,r21,r2
    eab0:	a80b883a 	mov	r5,r21
    eab4:	9009883a 	mov	r4,r18
    eab8:	d9800015 	stw	r6,0(sp)
    eabc:	00107580 	call	10758 <_sbrk_r>
    eac0:	1029883a 	mov	r20,r2
    eac4:	00bfffc4 	movi	r2,-1
    eac8:	d9800017 	ldw	r6,0(sp)
    eacc:	a080e826 	beq	r20,r2,ee70 <_malloc_r+0x738>
    ead0:	a180a636 	bltu	r20,r6,ed6c <_malloc_r+0x634>
    ead4:	07020234 	movhi	fp,2056
    ead8:	e73e6e04 	addi	fp,fp,-1608
    eadc:	e0800017 	ldw	r2,0(fp)
    eae0:	a887883a 	add	r3,r21,r2
    eae4:	e0c00015 	stw	r3,0(fp)
    eae8:	3500e626 	beq	r6,r20,ee84 <_malloc_r+0x74c>
    eaec:	b9000017 	ldw	r4,0(r23)
    eaf0:	00bfffc4 	movi	r2,-1
    eaf4:	2080ee26 	beq	r4,r2,eeb0 <_malloc_r+0x778>
    eaf8:	a185c83a 	sub	r2,r20,r6
    eafc:	10c5883a 	add	r2,r2,r3
    eb00:	e0800015 	stw	r2,0(fp)
    eb04:	a0c001cc 	andi	r3,r20,7
    eb08:	1800bc26 	beq	r3,zero,edfc <_malloc_r+0x6c4>
    eb0c:	a0e9c83a 	sub	r20,r20,r3
    eb10:	00840204 	movi	r2,4104
    eb14:	a5000204 	addi	r20,r20,8
    eb18:	10c7c83a 	sub	r3,r2,r3
    eb1c:	a545883a 	add	r2,r20,r21
    eb20:	1083ffcc 	andi	r2,r2,4095
    eb24:	18abc83a 	sub	r21,r3,r2
    eb28:	a80b883a 	mov	r5,r21
    eb2c:	9009883a 	mov	r4,r18
    eb30:	00107580 	call	10758 <_sbrk_r>
    eb34:	00ffffc4 	movi	r3,-1
    eb38:	10c0e126 	beq	r2,r3,eec0 <_malloc_r+0x788>
    eb3c:	1505c83a 	sub	r2,r2,r20
    eb40:	1545883a 	add	r2,r2,r21
    eb44:	10800054 	ori	r2,r2,1
    eb48:	e0c00017 	ldw	r3,0(fp)
    eb4c:	9d000215 	stw	r20,8(r19)
    eb50:	a0800115 	stw	r2,4(r20)
    eb54:	a8c7883a 	add	r3,r21,r3
    eb58:	e0c00015 	stw	r3,0(fp)
    eb5c:	84c00e26 	beq	r16,r19,eb98 <_malloc_r+0x460>
    eb60:	018003c4 	movi	r6,15
    eb64:	3580a72e 	bgeu	r6,r22,ee04 <_malloc_r+0x6cc>
    eb68:	81400117 	ldw	r5,4(r16)
    eb6c:	013ffe04 	movi	r4,-8
    eb70:	b0bffd04 	addi	r2,r22,-12
    eb74:	1104703a 	and	r2,r2,r4
    eb78:	2900004c 	andi	r4,r5,1
    eb7c:	2088b03a 	or	r4,r4,r2
    eb80:	81000115 	stw	r4,4(r16)
    eb84:	01400144 	movi	r5,5
    eb88:	8089883a 	add	r4,r16,r2
    eb8c:	21400115 	stw	r5,4(r4)
    eb90:	21400215 	stw	r5,8(r4)
    eb94:	3080cd36 	bltu	r6,r2,eecc <_malloc_r+0x794>
    eb98:	00820034 	movhi	r2,2048
    eb9c:	1089f204 	addi	r2,r2,10184
    eba0:	11000017 	ldw	r4,0(r2)
    eba4:	20c0012e 	bgeu	r4,r3,ebac <_malloc_r+0x474>
    eba8:	10c00015 	stw	r3,0(r2)
    ebac:	00820034 	movhi	r2,2048
    ebb0:	1089f104 	addi	r2,r2,10180
    ebb4:	11000017 	ldw	r4,0(r2)
    ebb8:	9c000217 	ldw	r16,8(r19)
    ebbc:	20c0012e 	bgeu	r4,r3,ebc4 <_malloc_r+0x48c>
    ebc0:	10c00015 	stw	r3,0(r2)
    ebc4:	80c00117 	ldw	r3,4(r16)
    ebc8:	00bfff04 	movi	r2,-4
    ebcc:	1886703a 	and	r3,r3,r2
    ebd0:	1c45c83a 	sub	r2,r3,r17
    ebd4:	1c400236 	bltu	r3,r17,ebe0 <_malloc_r+0x4a8>
    ebd8:	00c003c4 	movi	r3,15
    ebdc:	18800416 	blt	r3,r2,ebf0 <_malloc_r+0x4b8>
    ebe0:	9009883a 	mov	r4,r18
    ebe4:	0013ac80 	call	13ac8 <__malloc_unlock>
    ebe8:	0005883a 	mov	r2,zero
    ebec:	003f7b06 	br	e9dc <__alt_data_end+0xf000e9dc>
    ebf0:	88c00054 	ori	r3,r17,1
    ebf4:	80c00115 	stw	r3,4(r16)
    ebf8:	8463883a 	add	r17,r16,r17
    ebfc:	10800054 	ori	r2,r2,1
    ec00:	9c400215 	stw	r17,8(r19)
    ec04:	88800115 	stw	r2,4(r17)
    ec08:	9009883a 	mov	r4,r18
    ec0c:	0013ac80 	call	13ac8 <__malloc_unlock>
    ec10:	80800204 	addi	r2,r16,8
    ec14:	003f7106 	br	e9dc <__alt_data_end+0xf000e9dc>
    ec18:	00c00504 	movi	r3,20
    ec1c:	18804a2e 	bgeu	r3,r2,ed48 <_malloc_r+0x610>
    ec20:	00c01504 	movi	r3,84
    ec24:	18806e36 	bltu	r3,r2,ede0 <_malloc_r+0x6a8>
    ec28:	8804d33a 	srli	r2,r17,12
    ec2c:	12001bc4 	addi	r8,r2,111
    ec30:	11c01b84 	addi	r7,r2,110
    ec34:	4209883a 	add	r4,r8,r8
    ec38:	003edd06 	br	e7b0 <__alt_data_end+0xf000e7b0>
    ec3c:	3804d27a 	srli	r2,r7,9
    ec40:	00c00104 	movi	r3,4
    ec44:	1880442e 	bgeu	r3,r2,ed58 <_malloc_r+0x620>
    ec48:	00c00504 	movi	r3,20
    ec4c:	18808136 	bltu	r3,r2,ee54 <_malloc_r+0x71c>
    ec50:	11401704 	addi	r5,r2,92
    ec54:	10c016c4 	addi	r3,r2,91
    ec58:	294b883a 	add	r5,r5,r5
    ec5c:	294b883a 	add	r5,r5,r5
    ec60:	294b883a 	add	r5,r5,r5
    ec64:	994b883a 	add	r5,r19,r5
    ec68:	28800017 	ldw	r2,0(r5)
    ec6c:	01820034 	movhi	r6,2048
    ec70:	297ffe04 	addi	r5,r5,-8
    ec74:	31834304 	addi	r6,r6,3340
    ec78:	28806526 	beq	r5,r2,ee10 <_malloc_r+0x6d8>
    ec7c:	01bfff04 	movi	r6,-4
    ec80:	10c00117 	ldw	r3,4(r2)
    ec84:	1986703a 	and	r3,r3,r6
    ec88:	38c0022e 	bgeu	r7,r3,ec94 <_malloc_r+0x55c>
    ec8c:	10800217 	ldw	r2,8(r2)
    ec90:	28bffb1e 	bne	r5,r2,ec80 <__alt_data_end+0xf000ec80>
    ec94:	11400317 	ldw	r5,12(r2)
    ec98:	98c00117 	ldw	r3,4(r19)
    ec9c:	81400315 	stw	r5,12(r16)
    eca0:	80800215 	stw	r2,8(r16)
    eca4:	2c000215 	stw	r16,8(r5)
    eca8:	14000315 	stw	r16,12(r2)
    ecac:	003ef806 	br	e890 <__alt_data_end+0xf000e890>
    ecb0:	88c00054 	ori	r3,r17,1
    ecb4:	80c00115 	stw	r3,4(r16)
    ecb8:	8463883a 	add	r17,r16,r17
    ecbc:	34400515 	stw	r17,20(r6)
    ecc0:	34400415 	stw	r17,16(r6)
    ecc4:	10c00054 	ori	r3,r2,1
    ecc8:	8a000315 	stw	r8,12(r17)
    eccc:	8a000215 	stw	r8,8(r17)
    ecd0:	88c00115 	stw	r3,4(r17)
    ecd4:	88a3883a 	add	r17,r17,r2
    ecd8:	88800015 	stw	r2,0(r17)
    ecdc:	9009883a 	mov	r4,r18
    ece0:	0013ac80 	call	13ac8 <__malloc_unlock>
    ece4:	80800204 	addi	r2,r16,8
    ece8:	003f3c06 	br	e9dc <__alt_data_end+0xf000e9dc>
    ecec:	30c00117 	ldw	r3,4(r6)
    ecf0:	003ee706 	br	e890 <__alt_data_end+0xf000e890>
    ecf4:	5ac00044 	addi	r11,r11,1
    ecf8:	588000cc 	andi	r2,r11,3
    ecfc:	31800204 	addi	r6,r6,8
    ed00:	103efd1e 	bne	r2,zero,e8f8 <__alt_data_end+0xf000e8f8>
    ed04:	00002406 	br	ed98 <_malloc_r+0x660>
    ed08:	14000317 	ldw	r16,12(r2)
    ed0c:	143f251e 	bne	r2,r16,e9a4 <__alt_data_end+0xf000e9a4>
    ed10:	21000084 	addi	r4,r4,2
    ed14:	003ebc06 	br	e808 <__alt_data_end+0xf000e808>
    ed18:	8085883a 	add	r2,r16,r2
    ed1c:	10c00117 	ldw	r3,4(r2)
    ed20:	81000317 	ldw	r4,12(r16)
    ed24:	81400217 	ldw	r5,8(r16)
    ed28:	18c00054 	ori	r3,r3,1
    ed2c:	10c00115 	stw	r3,4(r2)
    ed30:	29000315 	stw	r4,12(r5)
    ed34:	21400215 	stw	r5,8(r4)
    ed38:	9009883a 	mov	r4,r18
    ed3c:	0013ac80 	call	13ac8 <__malloc_unlock>
    ed40:	80800204 	addi	r2,r16,8
    ed44:	003f2506 	br	e9dc <__alt_data_end+0xf000e9dc>
    ed48:	12001704 	addi	r8,r2,92
    ed4c:	11c016c4 	addi	r7,r2,91
    ed50:	4209883a 	add	r4,r8,r8
    ed54:	003e9606 	br	e7b0 <__alt_data_end+0xf000e7b0>
    ed58:	3804d1ba 	srli	r2,r7,6
    ed5c:	11400e44 	addi	r5,r2,57
    ed60:	10c00e04 	addi	r3,r2,56
    ed64:	294b883a 	add	r5,r5,r5
    ed68:	003fbc06 	br	ec5c <__alt_data_end+0xf000ec5c>
    ed6c:	84ff5926 	beq	r16,r19,ead4 <__alt_data_end+0xf000ead4>
    ed70:	00820034 	movhi	r2,2048
    ed74:	10834304 	addi	r2,r2,3340
    ed78:	14000217 	ldw	r16,8(r2)
    ed7c:	00bfff04 	movi	r2,-4
    ed80:	80c00117 	ldw	r3,4(r16)
    ed84:	1886703a 	and	r3,r3,r2
    ed88:	003f9106 	br	ebd0 <__alt_data_end+0xf000ebd0>
    ed8c:	60800217 	ldw	r2,8(r12)
    ed90:	213fffc4 	addi	r4,r4,-1
    ed94:	1300651e 	bne	r2,r12,ef2c <_malloc_r+0x7f4>
    ed98:	208000cc 	andi	r2,r4,3
    ed9c:	633ffe04 	addi	r12,r12,-8
    eda0:	103ffa1e 	bne	r2,zero,ed8c <__alt_data_end+0xf000ed8c>
    eda4:	98800117 	ldw	r2,4(r19)
    eda8:	0146303a 	nor	r3,zero,r5
    edac:	1884703a 	and	r2,r3,r2
    edb0:	98800115 	stw	r2,4(r19)
    edb4:	294b883a 	add	r5,r5,r5
    edb8:	117f2836 	bltu	r2,r5,ea5c <__alt_data_end+0xf000ea5c>
    edbc:	283f2726 	beq	r5,zero,ea5c <__alt_data_end+0xf000ea5c>
    edc0:	2886703a 	and	r3,r5,r2
    edc4:	5809883a 	mov	r4,r11
    edc8:	183ec31e 	bne	r3,zero,e8d8 <__alt_data_end+0xf000e8d8>
    edcc:	294b883a 	add	r5,r5,r5
    edd0:	2886703a 	and	r3,r5,r2
    edd4:	21000104 	addi	r4,r4,4
    edd8:	183ffc26 	beq	r3,zero,edcc <__alt_data_end+0xf000edcc>
    eddc:	003ebe06 	br	e8d8 <__alt_data_end+0xf000e8d8>
    ede0:	00c05504 	movi	r3,340
    ede4:	18801236 	bltu	r3,r2,ee30 <_malloc_r+0x6f8>
    ede8:	8804d3fa 	srli	r2,r17,15
    edec:	12001e04 	addi	r8,r2,120
    edf0:	11c01dc4 	addi	r7,r2,119
    edf4:	4209883a 	add	r4,r8,r8
    edf8:	003e6d06 	br	e7b0 <__alt_data_end+0xf000e7b0>
    edfc:	00c40004 	movi	r3,4096
    ee00:	003f4606 	br	eb1c <__alt_data_end+0xf000eb1c>
    ee04:	00800044 	movi	r2,1
    ee08:	a0800115 	stw	r2,4(r20)
    ee0c:	003f7406 	br	ebe0 <__alt_data_end+0xf000ebe0>
    ee10:	1805d0ba 	srai	r2,r3,2
    ee14:	01c00044 	movi	r7,1
    ee18:	30c00117 	ldw	r3,4(r6)
    ee1c:	388e983a 	sll	r7,r7,r2
    ee20:	2805883a 	mov	r2,r5
    ee24:	38c6b03a 	or	r3,r7,r3
    ee28:	30c00115 	stw	r3,4(r6)
    ee2c:	003f9b06 	br	ec9c <__alt_data_end+0xf000ec9c>
    ee30:	00c15504 	movi	r3,1364
    ee34:	18801a36 	bltu	r3,r2,eea0 <_malloc_r+0x768>
    ee38:	8804d4ba 	srli	r2,r17,18
    ee3c:	12001f44 	addi	r8,r2,125
    ee40:	11c01f04 	addi	r7,r2,124
    ee44:	4209883a 	add	r4,r8,r8
    ee48:	003e5906 	br	e7b0 <__alt_data_end+0xf000e7b0>
    ee4c:	ad400404 	addi	r21,r21,16
    ee50:	003f1706 	br	eab0 <__alt_data_end+0xf000eab0>
    ee54:	00c01504 	movi	r3,84
    ee58:	18802336 	bltu	r3,r2,eee8 <_malloc_r+0x7b0>
    ee5c:	3804d33a 	srli	r2,r7,12
    ee60:	11401bc4 	addi	r5,r2,111
    ee64:	10c01b84 	addi	r3,r2,110
    ee68:	294b883a 	add	r5,r5,r5
    ee6c:	003f7b06 	br	ec5c <__alt_data_end+0xf000ec5c>
    ee70:	9c000217 	ldw	r16,8(r19)
    ee74:	00bfff04 	movi	r2,-4
    ee78:	80c00117 	ldw	r3,4(r16)
    ee7c:	1886703a 	and	r3,r3,r2
    ee80:	003f5306 	br	ebd0 <__alt_data_end+0xf000ebd0>
    ee84:	3083ffcc 	andi	r2,r6,4095
    ee88:	103f181e 	bne	r2,zero,eaec <__alt_data_end+0xf000eaec>
    ee8c:	99000217 	ldw	r4,8(r19)
    ee90:	b545883a 	add	r2,r22,r21
    ee94:	10800054 	ori	r2,r2,1
    ee98:	20800115 	stw	r2,4(r4)
    ee9c:	003f3e06 	br	eb98 <__alt_data_end+0xf000eb98>
    eea0:	01003f84 	movi	r4,254
    eea4:	02001fc4 	movi	r8,127
    eea8:	01c01f84 	movi	r7,126
    eeac:	003e4006 	br	e7b0 <__alt_data_end+0xf000e7b0>
    eeb0:	00820034 	movhi	r2,2048
    eeb4:	1089b704 	addi	r2,r2,9948
    eeb8:	15000015 	stw	r20,0(r2)
    eebc:	003f1106 	br	eb04 <__alt_data_end+0xf000eb04>
    eec0:	00800044 	movi	r2,1
    eec4:	002b883a 	mov	r21,zero
    eec8:	003f1f06 	br	eb48 <__alt_data_end+0xf000eb48>
    eecc:	81400204 	addi	r5,r16,8
    eed0:	9009883a 	mov	r4,r18
    eed4:	000db4c0 	call	db4c <_free_r>
    eed8:	00820234 	movhi	r2,2056
    eedc:	10be6e04 	addi	r2,r2,-1608
    eee0:	10c00017 	ldw	r3,0(r2)
    eee4:	003f2c06 	br	eb98 <__alt_data_end+0xf000eb98>
    eee8:	00c05504 	movi	r3,340
    eeec:	18800536 	bltu	r3,r2,ef04 <_malloc_r+0x7cc>
    eef0:	3804d3fa 	srli	r2,r7,15
    eef4:	11401e04 	addi	r5,r2,120
    eef8:	10c01dc4 	addi	r3,r2,119
    eefc:	294b883a 	add	r5,r5,r5
    ef00:	003f5606 	br	ec5c <__alt_data_end+0xf000ec5c>
    ef04:	00c15504 	movi	r3,1364
    ef08:	18800536 	bltu	r3,r2,ef20 <_malloc_r+0x7e8>
    ef0c:	3804d4ba 	srli	r2,r7,18
    ef10:	11401f44 	addi	r5,r2,125
    ef14:	10c01f04 	addi	r3,r2,124
    ef18:	294b883a 	add	r5,r5,r5
    ef1c:	003f4f06 	br	ec5c <__alt_data_end+0xf000ec5c>
    ef20:	01403f84 	movi	r5,254
    ef24:	00c01f84 	movi	r3,126
    ef28:	003f4c06 	br	ec5c <__alt_data_end+0xf000ec5c>
    ef2c:	98800117 	ldw	r2,4(r19)
    ef30:	003fa006 	br	edb4 <__alt_data_end+0xf000edb4>
    ef34:	8808d0fa 	srli	r4,r17,3
    ef38:	20800044 	addi	r2,r4,1
    ef3c:	1085883a 	add	r2,r2,r2
    ef40:	003e9006 	br	e984 <__alt_data_end+0xf000e984>

0000ef44 <memchr>:
    ef44:	208000cc 	andi	r2,r4,3
    ef48:	280f883a 	mov	r7,r5
    ef4c:	10003426 	beq	r2,zero,f020 <memchr+0xdc>
    ef50:	30bfffc4 	addi	r2,r6,-1
    ef54:	30001a26 	beq	r6,zero,efc0 <memchr+0x7c>
    ef58:	20c00003 	ldbu	r3,0(r4)
    ef5c:	29803fcc 	andi	r6,r5,255
    ef60:	30c0051e 	bne	r6,r3,ef78 <memchr+0x34>
    ef64:	00001806 	br	efc8 <memchr+0x84>
    ef68:	10001526 	beq	r2,zero,efc0 <memchr+0x7c>
    ef6c:	20c00003 	ldbu	r3,0(r4)
    ef70:	10bfffc4 	addi	r2,r2,-1
    ef74:	30c01426 	beq	r6,r3,efc8 <memchr+0x84>
    ef78:	21000044 	addi	r4,r4,1
    ef7c:	20c000cc 	andi	r3,r4,3
    ef80:	183ff91e 	bne	r3,zero,ef68 <__alt_data_end+0xf000ef68>
    ef84:	020000c4 	movi	r8,3
    ef88:	40801136 	bltu	r8,r2,efd0 <memchr+0x8c>
    ef8c:	10000c26 	beq	r2,zero,efc0 <memchr+0x7c>
    ef90:	20c00003 	ldbu	r3,0(r4)
    ef94:	29403fcc 	andi	r5,r5,255
    ef98:	28c00b26 	beq	r5,r3,efc8 <memchr+0x84>
    ef9c:	20c00044 	addi	r3,r4,1
    efa0:	39803fcc 	andi	r6,r7,255
    efa4:	2089883a 	add	r4,r4,r2
    efa8:	00000306 	br	efb8 <memchr+0x74>
    efac:	18c00044 	addi	r3,r3,1
    efb0:	197fffc3 	ldbu	r5,-1(r3)
    efb4:	31400526 	beq	r6,r5,efcc <memchr+0x88>
    efb8:	1805883a 	mov	r2,r3
    efbc:	20fffb1e 	bne	r4,r3,efac <__alt_data_end+0xf000efac>
    efc0:	0005883a 	mov	r2,zero
    efc4:	f800283a 	ret
    efc8:	2005883a 	mov	r2,r4
    efcc:	f800283a 	ret
    efd0:	28c03fcc 	andi	r3,r5,255
    efd4:	1812923a 	slli	r9,r3,8
    efd8:	02ffbff4 	movhi	r11,65279
    efdc:	02a02074 	movhi	r10,32897
    efe0:	48d2b03a 	or	r9,r9,r3
    efe4:	4806943a 	slli	r3,r9,16
    efe8:	5affbfc4 	addi	r11,r11,-257
    efec:	52a02004 	addi	r10,r10,-32640
    eff0:	48d2b03a 	or	r9,r9,r3
    eff4:	20c00017 	ldw	r3,0(r4)
    eff8:	48c6f03a 	xor	r3,r9,r3
    effc:	1acd883a 	add	r6,r3,r11
    f000:	00c6303a 	nor	r3,zero,r3
    f004:	30c6703a 	and	r3,r6,r3
    f008:	1a86703a 	and	r3,r3,r10
    f00c:	183fe01e 	bne	r3,zero,ef90 <__alt_data_end+0xf000ef90>
    f010:	10bfff04 	addi	r2,r2,-4
    f014:	21000104 	addi	r4,r4,4
    f018:	40bff636 	bltu	r8,r2,eff4 <__alt_data_end+0xf000eff4>
    f01c:	003fdb06 	br	ef8c <__alt_data_end+0xf000ef8c>
    f020:	3005883a 	mov	r2,r6
    f024:	003fd706 	br	ef84 <__alt_data_end+0xf000ef84>

0000f028 <memmove>:
    f028:	2005883a 	mov	r2,r4
    f02c:	29000b2e 	bgeu	r5,r4,f05c <memmove+0x34>
    f030:	298f883a 	add	r7,r5,r6
    f034:	21c0092e 	bgeu	r4,r7,f05c <memmove+0x34>
    f038:	2187883a 	add	r3,r4,r6
    f03c:	198bc83a 	sub	r5,r3,r6
    f040:	30004826 	beq	r6,zero,f164 <memmove+0x13c>
    f044:	39ffffc4 	addi	r7,r7,-1
    f048:	39000003 	ldbu	r4,0(r7)
    f04c:	18ffffc4 	addi	r3,r3,-1
    f050:	19000005 	stb	r4,0(r3)
    f054:	28fffb1e 	bne	r5,r3,f044 <__alt_data_end+0xf000f044>
    f058:	f800283a 	ret
    f05c:	00c003c4 	movi	r3,15
    f060:	1980412e 	bgeu	r3,r6,f168 <memmove+0x140>
    f064:	2886b03a 	or	r3,r5,r2
    f068:	18c000cc 	andi	r3,r3,3
    f06c:	1800401e 	bne	r3,zero,f170 <memmove+0x148>
    f070:	33fffc04 	addi	r15,r6,-16
    f074:	781ed13a 	srli	r15,r15,4
    f078:	28c00104 	addi	r3,r5,4
    f07c:	13400104 	addi	r13,r2,4
    f080:	781c913a 	slli	r14,r15,4
    f084:	2b000204 	addi	r12,r5,8
    f088:	12c00204 	addi	r11,r2,8
    f08c:	73800504 	addi	r14,r14,20
    f090:	2a800304 	addi	r10,r5,12
    f094:	12400304 	addi	r9,r2,12
    f098:	2b9d883a 	add	r14,r5,r14
    f09c:	2811883a 	mov	r8,r5
    f0a0:	100f883a 	mov	r7,r2
    f0a4:	41000017 	ldw	r4,0(r8)
    f0a8:	39c00404 	addi	r7,r7,16
    f0ac:	18c00404 	addi	r3,r3,16
    f0b0:	393ffc15 	stw	r4,-16(r7)
    f0b4:	193ffc17 	ldw	r4,-16(r3)
    f0b8:	6b400404 	addi	r13,r13,16
    f0bc:	5ac00404 	addi	r11,r11,16
    f0c0:	693ffc15 	stw	r4,-16(r13)
    f0c4:	61000017 	ldw	r4,0(r12)
    f0c8:	4a400404 	addi	r9,r9,16
    f0cc:	42000404 	addi	r8,r8,16
    f0d0:	593ffc15 	stw	r4,-16(r11)
    f0d4:	51000017 	ldw	r4,0(r10)
    f0d8:	63000404 	addi	r12,r12,16
    f0dc:	52800404 	addi	r10,r10,16
    f0e0:	493ffc15 	stw	r4,-16(r9)
    f0e4:	1bbfef1e 	bne	r3,r14,f0a4 <__alt_data_end+0xf000f0a4>
    f0e8:	79000044 	addi	r4,r15,1
    f0ec:	2008913a 	slli	r4,r4,4
    f0f0:	328003cc 	andi	r10,r6,15
    f0f4:	02c000c4 	movi	r11,3
    f0f8:	1107883a 	add	r3,r2,r4
    f0fc:	290b883a 	add	r5,r5,r4
    f100:	5a801e2e 	bgeu	r11,r10,f17c <memmove+0x154>
    f104:	1813883a 	mov	r9,r3
    f108:	2811883a 	mov	r8,r5
    f10c:	500f883a 	mov	r7,r10
    f110:	41000017 	ldw	r4,0(r8)
    f114:	4a400104 	addi	r9,r9,4
    f118:	39ffff04 	addi	r7,r7,-4
    f11c:	493fff15 	stw	r4,-4(r9)
    f120:	42000104 	addi	r8,r8,4
    f124:	59fffa36 	bltu	r11,r7,f110 <__alt_data_end+0xf000f110>
    f128:	513fff04 	addi	r4,r10,-4
    f12c:	2008d0ba 	srli	r4,r4,2
    f130:	318000cc 	andi	r6,r6,3
    f134:	21000044 	addi	r4,r4,1
    f138:	2109883a 	add	r4,r4,r4
    f13c:	2109883a 	add	r4,r4,r4
    f140:	1907883a 	add	r3,r3,r4
    f144:	290b883a 	add	r5,r5,r4
    f148:	30000b26 	beq	r6,zero,f178 <memmove+0x150>
    f14c:	198d883a 	add	r6,r3,r6
    f150:	29c00003 	ldbu	r7,0(r5)
    f154:	18c00044 	addi	r3,r3,1
    f158:	29400044 	addi	r5,r5,1
    f15c:	19ffffc5 	stb	r7,-1(r3)
    f160:	19bffb1e 	bne	r3,r6,f150 <__alt_data_end+0xf000f150>
    f164:	f800283a 	ret
    f168:	1007883a 	mov	r3,r2
    f16c:	003ff606 	br	f148 <__alt_data_end+0xf000f148>
    f170:	1007883a 	mov	r3,r2
    f174:	003ff506 	br	f14c <__alt_data_end+0xf000f14c>
    f178:	f800283a 	ret
    f17c:	500d883a 	mov	r6,r10
    f180:	003ff106 	br	f148 <__alt_data_end+0xf000f148>

0000f184 <_Balloc>:
    f184:	20801317 	ldw	r2,76(r4)
    f188:	defffc04 	addi	sp,sp,-16
    f18c:	dc400115 	stw	r17,4(sp)
    f190:	dc000015 	stw	r16,0(sp)
    f194:	dfc00315 	stw	ra,12(sp)
    f198:	dc800215 	stw	r18,8(sp)
    f19c:	2023883a 	mov	r17,r4
    f1a0:	2821883a 	mov	r16,r5
    f1a4:	10000f26 	beq	r2,zero,f1e4 <_Balloc+0x60>
    f1a8:	8407883a 	add	r3,r16,r16
    f1ac:	18c7883a 	add	r3,r3,r3
    f1b0:	10c7883a 	add	r3,r2,r3
    f1b4:	18800017 	ldw	r2,0(r3)
    f1b8:	10001126 	beq	r2,zero,f200 <_Balloc+0x7c>
    f1bc:	11000017 	ldw	r4,0(r2)
    f1c0:	19000015 	stw	r4,0(r3)
    f1c4:	10000415 	stw	zero,16(r2)
    f1c8:	10000315 	stw	zero,12(r2)
    f1cc:	dfc00317 	ldw	ra,12(sp)
    f1d0:	dc800217 	ldw	r18,8(sp)
    f1d4:	dc400117 	ldw	r17,4(sp)
    f1d8:	dc000017 	ldw	r16,0(sp)
    f1dc:	dec00404 	addi	sp,sp,16
    f1e0:	f800283a 	ret
    f1e4:	01800844 	movi	r6,33
    f1e8:	01400104 	movi	r5,4
    f1ec:	00120c00 	call	120c0 <_calloc_r>
    f1f0:	88801315 	stw	r2,76(r17)
    f1f4:	103fec1e 	bne	r2,zero,f1a8 <__alt_data_end+0xf000f1a8>
    f1f8:	0005883a 	mov	r2,zero
    f1fc:	003ff306 	br	f1cc <__alt_data_end+0xf000f1cc>
    f200:	01400044 	movi	r5,1
    f204:	2c24983a 	sll	r18,r5,r16
    f208:	8809883a 	mov	r4,r17
    f20c:	91800144 	addi	r6,r18,5
    f210:	318d883a 	add	r6,r6,r6
    f214:	318d883a 	add	r6,r6,r6
    f218:	00120c00 	call	120c0 <_calloc_r>
    f21c:	103ff626 	beq	r2,zero,f1f8 <__alt_data_end+0xf000f1f8>
    f220:	14000115 	stw	r16,4(r2)
    f224:	14800215 	stw	r18,8(r2)
    f228:	003fe606 	br	f1c4 <__alt_data_end+0xf000f1c4>

0000f22c <_Bfree>:
    f22c:	28000826 	beq	r5,zero,f250 <_Bfree+0x24>
    f230:	28c00117 	ldw	r3,4(r5)
    f234:	20801317 	ldw	r2,76(r4)
    f238:	18c7883a 	add	r3,r3,r3
    f23c:	18c7883a 	add	r3,r3,r3
    f240:	10c5883a 	add	r2,r2,r3
    f244:	10c00017 	ldw	r3,0(r2)
    f248:	28c00015 	stw	r3,0(r5)
    f24c:	11400015 	stw	r5,0(r2)
    f250:	f800283a 	ret

0000f254 <__multadd>:
    f254:	defffa04 	addi	sp,sp,-24
    f258:	dc800315 	stw	r18,12(sp)
    f25c:	dc400215 	stw	r17,8(sp)
    f260:	dc000115 	stw	r16,4(sp)
    f264:	2823883a 	mov	r17,r5
    f268:	2c000417 	ldw	r16,16(r5)
    f26c:	dfc00515 	stw	ra,20(sp)
    f270:	dcc00415 	stw	r19,16(sp)
    f274:	2025883a 	mov	r18,r4
    f278:	29400504 	addi	r5,r5,20
    f27c:	0011883a 	mov	r8,zero
    f280:	28c00017 	ldw	r3,0(r5)
    f284:	29400104 	addi	r5,r5,4
    f288:	42000044 	addi	r8,r8,1
    f28c:	18bfffcc 	andi	r2,r3,65535
    f290:	1185383a 	mul	r2,r2,r6
    f294:	1806d43a 	srli	r3,r3,16
    f298:	11cf883a 	add	r7,r2,r7
    f29c:	3808d43a 	srli	r4,r7,16
    f2a0:	1987383a 	mul	r3,r3,r6
    f2a4:	38bfffcc 	andi	r2,r7,65535
    f2a8:	1907883a 	add	r3,r3,r4
    f2ac:	1808943a 	slli	r4,r3,16
    f2b0:	180ed43a 	srli	r7,r3,16
    f2b4:	2085883a 	add	r2,r4,r2
    f2b8:	28bfff15 	stw	r2,-4(r5)
    f2bc:	443ff016 	blt	r8,r16,f280 <__alt_data_end+0xf000f280>
    f2c0:	38000926 	beq	r7,zero,f2e8 <__multadd+0x94>
    f2c4:	88800217 	ldw	r2,8(r17)
    f2c8:	80800f0e 	bge	r16,r2,f308 <__multadd+0xb4>
    f2cc:	80800144 	addi	r2,r16,5
    f2d0:	1085883a 	add	r2,r2,r2
    f2d4:	1085883a 	add	r2,r2,r2
    f2d8:	8885883a 	add	r2,r17,r2
    f2dc:	11c00015 	stw	r7,0(r2)
    f2e0:	84000044 	addi	r16,r16,1
    f2e4:	8c000415 	stw	r16,16(r17)
    f2e8:	8805883a 	mov	r2,r17
    f2ec:	dfc00517 	ldw	ra,20(sp)
    f2f0:	dcc00417 	ldw	r19,16(sp)
    f2f4:	dc800317 	ldw	r18,12(sp)
    f2f8:	dc400217 	ldw	r17,8(sp)
    f2fc:	dc000117 	ldw	r16,4(sp)
    f300:	dec00604 	addi	sp,sp,24
    f304:	f800283a 	ret
    f308:	89400117 	ldw	r5,4(r17)
    f30c:	9009883a 	mov	r4,r18
    f310:	d9c00015 	stw	r7,0(sp)
    f314:	29400044 	addi	r5,r5,1
    f318:	000f1840 	call	f184 <_Balloc>
    f31c:	89800417 	ldw	r6,16(r17)
    f320:	89400304 	addi	r5,r17,12
    f324:	11000304 	addi	r4,r2,12
    f328:	31800084 	addi	r6,r6,2
    f32c:	318d883a 	add	r6,r6,r6
    f330:	318d883a 	add	r6,r6,r6
    f334:	1027883a 	mov	r19,r2
    f338:	00092ec0 	call	92ec <memcpy>
    f33c:	d9c00017 	ldw	r7,0(sp)
    f340:	88000a26 	beq	r17,zero,f36c <__multadd+0x118>
    f344:	88c00117 	ldw	r3,4(r17)
    f348:	90801317 	ldw	r2,76(r18)
    f34c:	18c7883a 	add	r3,r3,r3
    f350:	18c7883a 	add	r3,r3,r3
    f354:	10c5883a 	add	r2,r2,r3
    f358:	10c00017 	ldw	r3,0(r2)
    f35c:	88c00015 	stw	r3,0(r17)
    f360:	14400015 	stw	r17,0(r2)
    f364:	9823883a 	mov	r17,r19
    f368:	003fd806 	br	f2cc <__alt_data_end+0xf000f2cc>
    f36c:	9823883a 	mov	r17,r19
    f370:	003fd606 	br	f2cc <__alt_data_end+0xf000f2cc>

0000f374 <__s2b>:
    f374:	defff904 	addi	sp,sp,-28
    f378:	dc400115 	stw	r17,4(sp)
    f37c:	dc000015 	stw	r16,0(sp)
    f380:	2023883a 	mov	r17,r4
    f384:	2821883a 	mov	r16,r5
    f388:	39000204 	addi	r4,r7,8
    f38c:	01400244 	movi	r5,9
    f390:	dcc00315 	stw	r19,12(sp)
    f394:	dc800215 	stw	r18,8(sp)
    f398:	dfc00615 	stw	ra,24(sp)
    f39c:	dd400515 	stw	r21,20(sp)
    f3a0:	dd000415 	stw	r20,16(sp)
    f3a4:	3825883a 	mov	r18,r7
    f3a8:	3027883a 	mov	r19,r6
    f3ac:	00090bc0 	call	90bc <__divsi3>
    f3b0:	00c00044 	movi	r3,1
    f3b4:	000b883a 	mov	r5,zero
    f3b8:	1880030e 	bge	r3,r2,f3c8 <__s2b+0x54>
    f3bc:	18c7883a 	add	r3,r3,r3
    f3c0:	29400044 	addi	r5,r5,1
    f3c4:	18bffd16 	blt	r3,r2,f3bc <__alt_data_end+0xf000f3bc>
    f3c8:	8809883a 	mov	r4,r17
    f3cc:	000f1840 	call	f184 <_Balloc>
    f3d0:	d8c00717 	ldw	r3,28(sp)
    f3d4:	10c00515 	stw	r3,20(r2)
    f3d8:	00c00044 	movi	r3,1
    f3dc:	10c00415 	stw	r3,16(r2)
    f3e0:	00c00244 	movi	r3,9
    f3e4:	1cc0210e 	bge	r3,r19,f46c <__s2b+0xf8>
    f3e8:	80eb883a 	add	r21,r16,r3
    f3ec:	a829883a 	mov	r20,r21
    f3f0:	84e1883a 	add	r16,r16,r19
    f3f4:	a1c00007 	ldb	r7,0(r20)
    f3f8:	01800284 	movi	r6,10
    f3fc:	a5000044 	addi	r20,r20,1
    f400:	100b883a 	mov	r5,r2
    f404:	39fff404 	addi	r7,r7,-48
    f408:	8809883a 	mov	r4,r17
    f40c:	000f2540 	call	f254 <__multadd>
    f410:	a43ff81e 	bne	r20,r16,f3f4 <__alt_data_end+0xf000f3f4>
    f414:	ace1883a 	add	r16,r21,r19
    f418:	843ffe04 	addi	r16,r16,-8
    f41c:	9c800a0e 	bge	r19,r18,f448 <__s2b+0xd4>
    f420:	94e5c83a 	sub	r18,r18,r19
    f424:	84a5883a 	add	r18,r16,r18
    f428:	81c00007 	ldb	r7,0(r16)
    f42c:	01800284 	movi	r6,10
    f430:	84000044 	addi	r16,r16,1
    f434:	100b883a 	mov	r5,r2
    f438:	39fff404 	addi	r7,r7,-48
    f43c:	8809883a 	mov	r4,r17
    f440:	000f2540 	call	f254 <__multadd>
    f444:	84bff81e 	bne	r16,r18,f428 <__alt_data_end+0xf000f428>
    f448:	dfc00617 	ldw	ra,24(sp)
    f44c:	dd400517 	ldw	r21,20(sp)
    f450:	dd000417 	ldw	r20,16(sp)
    f454:	dcc00317 	ldw	r19,12(sp)
    f458:	dc800217 	ldw	r18,8(sp)
    f45c:	dc400117 	ldw	r17,4(sp)
    f460:	dc000017 	ldw	r16,0(sp)
    f464:	dec00704 	addi	sp,sp,28
    f468:	f800283a 	ret
    f46c:	84000284 	addi	r16,r16,10
    f470:	1827883a 	mov	r19,r3
    f474:	003fe906 	br	f41c <__alt_data_end+0xf000f41c>

0000f478 <__hi0bits>:
    f478:	20bfffec 	andhi	r2,r4,65535
    f47c:	1000141e 	bne	r2,zero,f4d0 <__hi0bits+0x58>
    f480:	2008943a 	slli	r4,r4,16
    f484:	00800404 	movi	r2,16
    f488:	20ffc02c 	andhi	r3,r4,65280
    f48c:	1800021e 	bne	r3,zero,f498 <__hi0bits+0x20>
    f490:	2008923a 	slli	r4,r4,8
    f494:	10800204 	addi	r2,r2,8
    f498:	20fc002c 	andhi	r3,r4,61440
    f49c:	1800021e 	bne	r3,zero,f4a8 <__hi0bits+0x30>
    f4a0:	2008913a 	slli	r4,r4,4
    f4a4:	10800104 	addi	r2,r2,4
    f4a8:	20f0002c 	andhi	r3,r4,49152
    f4ac:	1800031e 	bne	r3,zero,f4bc <__hi0bits+0x44>
    f4b0:	2109883a 	add	r4,r4,r4
    f4b4:	10800084 	addi	r2,r2,2
    f4b8:	2109883a 	add	r4,r4,r4
    f4bc:	20000316 	blt	r4,zero,f4cc <__hi0bits+0x54>
    f4c0:	2110002c 	andhi	r4,r4,16384
    f4c4:	2000041e 	bne	r4,zero,f4d8 <__hi0bits+0x60>
    f4c8:	00800804 	movi	r2,32
    f4cc:	f800283a 	ret
    f4d0:	0005883a 	mov	r2,zero
    f4d4:	003fec06 	br	f488 <__alt_data_end+0xf000f488>
    f4d8:	10800044 	addi	r2,r2,1
    f4dc:	f800283a 	ret

0000f4e0 <__lo0bits>:
    f4e0:	20c00017 	ldw	r3,0(r4)
    f4e4:	188001cc 	andi	r2,r3,7
    f4e8:	10000826 	beq	r2,zero,f50c <__lo0bits+0x2c>
    f4ec:	1880004c 	andi	r2,r3,1
    f4f0:	1000211e 	bne	r2,zero,f578 <__lo0bits+0x98>
    f4f4:	1880008c 	andi	r2,r3,2
    f4f8:	1000211e 	bne	r2,zero,f580 <__lo0bits+0xa0>
    f4fc:	1806d0ba 	srli	r3,r3,2
    f500:	00800084 	movi	r2,2
    f504:	20c00015 	stw	r3,0(r4)
    f508:	f800283a 	ret
    f50c:	18bfffcc 	andi	r2,r3,65535
    f510:	10001326 	beq	r2,zero,f560 <__lo0bits+0x80>
    f514:	0005883a 	mov	r2,zero
    f518:	19403fcc 	andi	r5,r3,255
    f51c:	2800021e 	bne	r5,zero,f528 <__lo0bits+0x48>
    f520:	1806d23a 	srli	r3,r3,8
    f524:	10800204 	addi	r2,r2,8
    f528:	194003cc 	andi	r5,r3,15
    f52c:	2800021e 	bne	r5,zero,f538 <__lo0bits+0x58>
    f530:	1806d13a 	srli	r3,r3,4
    f534:	10800104 	addi	r2,r2,4
    f538:	194000cc 	andi	r5,r3,3
    f53c:	2800021e 	bne	r5,zero,f548 <__lo0bits+0x68>
    f540:	1806d0ba 	srli	r3,r3,2
    f544:	10800084 	addi	r2,r2,2
    f548:	1940004c 	andi	r5,r3,1
    f54c:	2800081e 	bne	r5,zero,f570 <__lo0bits+0x90>
    f550:	1806d07a 	srli	r3,r3,1
    f554:	1800051e 	bne	r3,zero,f56c <__lo0bits+0x8c>
    f558:	00800804 	movi	r2,32
    f55c:	f800283a 	ret
    f560:	1806d43a 	srli	r3,r3,16
    f564:	00800404 	movi	r2,16
    f568:	003feb06 	br	f518 <__alt_data_end+0xf000f518>
    f56c:	10800044 	addi	r2,r2,1
    f570:	20c00015 	stw	r3,0(r4)
    f574:	f800283a 	ret
    f578:	0005883a 	mov	r2,zero
    f57c:	f800283a 	ret
    f580:	1806d07a 	srli	r3,r3,1
    f584:	00800044 	movi	r2,1
    f588:	20c00015 	stw	r3,0(r4)
    f58c:	f800283a 	ret

0000f590 <__i2b>:
    f590:	defffd04 	addi	sp,sp,-12
    f594:	dc000015 	stw	r16,0(sp)
    f598:	04000044 	movi	r16,1
    f59c:	dc400115 	stw	r17,4(sp)
    f5a0:	2823883a 	mov	r17,r5
    f5a4:	800b883a 	mov	r5,r16
    f5a8:	dfc00215 	stw	ra,8(sp)
    f5ac:	000f1840 	call	f184 <_Balloc>
    f5b0:	14400515 	stw	r17,20(r2)
    f5b4:	14000415 	stw	r16,16(r2)
    f5b8:	dfc00217 	ldw	ra,8(sp)
    f5bc:	dc400117 	ldw	r17,4(sp)
    f5c0:	dc000017 	ldw	r16,0(sp)
    f5c4:	dec00304 	addi	sp,sp,12
    f5c8:	f800283a 	ret

0000f5cc <__multiply>:
    f5cc:	defffa04 	addi	sp,sp,-24
    f5d0:	dcc00315 	stw	r19,12(sp)
    f5d4:	dc800215 	stw	r18,8(sp)
    f5d8:	34c00417 	ldw	r19,16(r6)
    f5dc:	2c800417 	ldw	r18,16(r5)
    f5e0:	dd000415 	stw	r20,16(sp)
    f5e4:	dc400115 	stw	r17,4(sp)
    f5e8:	dfc00515 	stw	ra,20(sp)
    f5ec:	dc000015 	stw	r16,0(sp)
    f5f0:	2829883a 	mov	r20,r5
    f5f4:	3023883a 	mov	r17,r6
    f5f8:	94c0050e 	bge	r18,r19,f610 <__multiply+0x44>
    f5fc:	9007883a 	mov	r3,r18
    f600:	3029883a 	mov	r20,r6
    f604:	9825883a 	mov	r18,r19
    f608:	2823883a 	mov	r17,r5
    f60c:	1827883a 	mov	r19,r3
    f610:	a0800217 	ldw	r2,8(r20)
    f614:	94e1883a 	add	r16,r18,r19
    f618:	a1400117 	ldw	r5,4(r20)
    f61c:	1400010e 	bge	r2,r16,f624 <__multiply+0x58>
    f620:	29400044 	addi	r5,r5,1
    f624:	000f1840 	call	f184 <_Balloc>
    f628:	8415883a 	add	r10,r16,r16
    f62c:	12c00504 	addi	r11,r2,20
    f630:	5295883a 	add	r10,r10,r10
    f634:	5a95883a 	add	r10,r11,r10
    f638:	5807883a 	mov	r3,r11
    f63c:	5a80032e 	bgeu	r11,r10,f64c <__multiply+0x80>
    f640:	18000015 	stw	zero,0(r3)
    f644:	18c00104 	addi	r3,r3,4
    f648:	1abffd36 	bltu	r3,r10,f640 <__alt_data_end+0xf000f640>
    f64c:	9ce7883a 	add	r19,r19,r19
    f650:	94a5883a 	add	r18,r18,r18
    f654:	89800504 	addi	r6,r17,20
    f658:	9ce7883a 	add	r19,r19,r19
    f65c:	a3400504 	addi	r13,r20,20
    f660:	94a5883a 	add	r18,r18,r18
    f664:	34d9883a 	add	r12,r6,r19
    f668:	6c93883a 	add	r9,r13,r18
    f66c:	3300422e 	bgeu	r6,r12,f778 <__multiply+0x1ac>
    f670:	37c00017 	ldw	ra,0(r6)
    f674:	fbffffcc 	andi	r15,ra,65535
    f678:	78001b26 	beq	r15,zero,f6e8 <__multiply+0x11c>
    f67c:	5811883a 	mov	r8,r11
    f680:	681d883a 	mov	r14,r13
    f684:	000f883a 	mov	r7,zero
    f688:	71000017 	ldw	r4,0(r14)
    f68c:	40c00017 	ldw	r3,0(r8)
    f690:	73800104 	addi	r14,r14,4
    f694:	217fffcc 	andi	r5,r4,65535
    f698:	2bcb383a 	mul	r5,r5,r15
    f69c:	2008d43a 	srli	r4,r4,16
    f6a0:	1c7fffcc 	andi	r17,r3,65535
    f6a4:	2c4b883a 	add	r5,r5,r17
    f6a8:	29cb883a 	add	r5,r5,r7
    f6ac:	23c9383a 	mul	r4,r4,r15
    f6b0:	1806d43a 	srli	r3,r3,16
    f6b4:	280ed43a 	srli	r7,r5,16
    f6b8:	297fffcc 	andi	r5,r5,65535
    f6bc:	20c7883a 	add	r3,r4,r3
    f6c0:	19c7883a 	add	r3,r3,r7
    f6c4:	1808943a 	slli	r4,r3,16
    f6c8:	4023883a 	mov	r17,r8
    f6cc:	180ed43a 	srli	r7,r3,16
    f6d0:	214ab03a 	or	r5,r4,r5
    f6d4:	41400015 	stw	r5,0(r8)
    f6d8:	42000104 	addi	r8,r8,4
    f6dc:	727fea36 	bltu	r14,r9,f688 <__alt_data_end+0xf000f688>
    f6e0:	89c00115 	stw	r7,4(r17)
    f6e4:	37c00017 	ldw	ra,0(r6)
    f6e8:	f83ed43a 	srli	ra,ra,16
    f6ec:	f8001f26 	beq	ra,zero,f76c <__multiply+0x1a0>
    f6f0:	58c00017 	ldw	r3,0(r11)
    f6f4:	681d883a 	mov	r14,r13
    f6f8:	581f883a 	mov	r15,r11
    f6fc:	1811883a 	mov	r8,r3
    f700:	5825883a 	mov	r18,r11
    f704:	000f883a 	mov	r7,zero
    f708:	00000106 	br	f710 <__multiply+0x144>
    f70c:	8825883a 	mov	r18,r17
    f710:	7140000b 	ldhu	r5,0(r14)
    f714:	4010d43a 	srli	r8,r8,16
    f718:	193fffcc 	andi	r4,r3,65535
    f71c:	2fcb383a 	mul	r5,r5,ra
    f720:	7bc00104 	addi	r15,r15,4
    f724:	73800104 	addi	r14,r14,4
    f728:	2a0b883a 	add	r5,r5,r8
    f72c:	29cb883a 	add	r5,r5,r7
    f730:	2806943a 	slli	r3,r5,16
    f734:	94400104 	addi	r17,r18,4
    f738:	280ad43a 	srli	r5,r5,16
    f73c:	1908b03a 	or	r4,r3,r4
    f740:	793fff15 	stw	r4,-4(r15)
    f744:	70ffff17 	ldw	r3,-4(r14)
    f748:	8a000017 	ldw	r8,0(r17)
    f74c:	1806d43a 	srli	r3,r3,16
    f750:	413fffcc 	andi	r4,r8,65535
    f754:	1fc7383a 	mul	r3,r3,ra
    f758:	1907883a 	add	r3,r3,r4
    f75c:	1947883a 	add	r3,r3,r5
    f760:	180ed43a 	srli	r7,r3,16
    f764:	727fe936 	bltu	r14,r9,f70c <__alt_data_end+0xf000f70c>
    f768:	90c00115 	stw	r3,4(r18)
    f76c:	31800104 	addi	r6,r6,4
    f770:	5ac00104 	addi	r11,r11,4
    f774:	333fbe36 	bltu	r6,r12,f670 <__alt_data_end+0xf000f670>
    f778:	0400090e 	bge	zero,r16,f7a0 <__multiply+0x1d4>
    f77c:	50ffff17 	ldw	r3,-4(r10)
    f780:	52bfff04 	addi	r10,r10,-4
    f784:	18000326 	beq	r3,zero,f794 <__multiply+0x1c8>
    f788:	00000506 	br	f7a0 <__multiply+0x1d4>
    f78c:	50c00017 	ldw	r3,0(r10)
    f790:	1800031e 	bne	r3,zero,f7a0 <__multiply+0x1d4>
    f794:	843fffc4 	addi	r16,r16,-1
    f798:	52bfff04 	addi	r10,r10,-4
    f79c:	803ffb1e 	bne	r16,zero,f78c <__alt_data_end+0xf000f78c>
    f7a0:	14000415 	stw	r16,16(r2)
    f7a4:	dfc00517 	ldw	ra,20(sp)
    f7a8:	dd000417 	ldw	r20,16(sp)
    f7ac:	dcc00317 	ldw	r19,12(sp)
    f7b0:	dc800217 	ldw	r18,8(sp)
    f7b4:	dc400117 	ldw	r17,4(sp)
    f7b8:	dc000017 	ldw	r16,0(sp)
    f7bc:	dec00604 	addi	sp,sp,24
    f7c0:	f800283a 	ret

0000f7c4 <__pow5mult>:
    f7c4:	defffa04 	addi	sp,sp,-24
    f7c8:	dcc00315 	stw	r19,12(sp)
    f7cc:	dc000015 	stw	r16,0(sp)
    f7d0:	dfc00515 	stw	ra,20(sp)
    f7d4:	dd000415 	stw	r20,16(sp)
    f7d8:	dc800215 	stw	r18,8(sp)
    f7dc:	dc400115 	stw	r17,4(sp)
    f7e0:	308000cc 	andi	r2,r6,3
    f7e4:	3021883a 	mov	r16,r6
    f7e8:	2027883a 	mov	r19,r4
    f7ec:	10002f1e 	bne	r2,zero,f8ac <__pow5mult+0xe8>
    f7f0:	2825883a 	mov	r18,r5
    f7f4:	8021d0ba 	srai	r16,r16,2
    f7f8:	80001a26 	beq	r16,zero,f864 <__pow5mult+0xa0>
    f7fc:	9c401217 	ldw	r17,72(r19)
    f800:	8800061e 	bne	r17,zero,f81c <__pow5mult+0x58>
    f804:	00003406 	br	f8d8 <__pow5mult+0x114>
    f808:	8021d07a 	srai	r16,r16,1
    f80c:	80001526 	beq	r16,zero,f864 <__pow5mult+0xa0>
    f810:	88800017 	ldw	r2,0(r17)
    f814:	10001c26 	beq	r2,zero,f888 <__pow5mult+0xc4>
    f818:	1023883a 	mov	r17,r2
    f81c:	8080004c 	andi	r2,r16,1
    f820:	103ff926 	beq	r2,zero,f808 <__alt_data_end+0xf000f808>
    f824:	880d883a 	mov	r6,r17
    f828:	900b883a 	mov	r5,r18
    f82c:	9809883a 	mov	r4,r19
    f830:	000f5cc0 	call	f5cc <__multiply>
    f834:	90001b26 	beq	r18,zero,f8a4 <__pow5mult+0xe0>
    f838:	91000117 	ldw	r4,4(r18)
    f83c:	98c01317 	ldw	r3,76(r19)
    f840:	8021d07a 	srai	r16,r16,1
    f844:	2109883a 	add	r4,r4,r4
    f848:	2109883a 	add	r4,r4,r4
    f84c:	1907883a 	add	r3,r3,r4
    f850:	19000017 	ldw	r4,0(r3)
    f854:	91000015 	stw	r4,0(r18)
    f858:	1c800015 	stw	r18,0(r3)
    f85c:	1025883a 	mov	r18,r2
    f860:	803feb1e 	bne	r16,zero,f810 <__alt_data_end+0xf000f810>
    f864:	9005883a 	mov	r2,r18
    f868:	dfc00517 	ldw	ra,20(sp)
    f86c:	dd000417 	ldw	r20,16(sp)
    f870:	dcc00317 	ldw	r19,12(sp)
    f874:	dc800217 	ldw	r18,8(sp)
    f878:	dc400117 	ldw	r17,4(sp)
    f87c:	dc000017 	ldw	r16,0(sp)
    f880:	dec00604 	addi	sp,sp,24
    f884:	f800283a 	ret
    f888:	880d883a 	mov	r6,r17
    f88c:	880b883a 	mov	r5,r17
    f890:	9809883a 	mov	r4,r19
    f894:	000f5cc0 	call	f5cc <__multiply>
    f898:	88800015 	stw	r2,0(r17)
    f89c:	10000015 	stw	zero,0(r2)
    f8a0:	003fdd06 	br	f818 <__alt_data_end+0xf000f818>
    f8a4:	1025883a 	mov	r18,r2
    f8a8:	003fd706 	br	f808 <__alt_data_end+0xf000f808>
    f8ac:	10bfffc4 	addi	r2,r2,-1
    f8b0:	1085883a 	add	r2,r2,r2
    f8b4:	00c20034 	movhi	r3,2048
    f8b8:	18c0f104 	addi	r3,r3,964
    f8bc:	1085883a 	add	r2,r2,r2
    f8c0:	1885883a 	add	r2,r3,r2
    f8c4:	11800017 	ldw	r6,0(r2)
    f8c8:	000f883a 	mov	r7,zero
    f8cc:	000f2540 	call	f254 <__multadd>
    f8d0:	1025883a 	mov	r18,r2
    f8d4:	003fc706 	br	f7f4 <__alt_data_end+0xf000f7f4>
    f8d8:	05000044 	movi	r20,1
    f8dc:	a00b883a 	mov	r5,r20
    f8e0:	9809883a 	mov	r4,r19
    f8e4:	000f1840 	call	f184 <_Balloc>
    f8e8:	1023883a 	mov	r17,r2
    f8ec:	00809c44 	movi	r2,625
    f8f0:	88800515 	stw	r2,20(r17)
    f8f4:	8d000415 	stw	r20,16(r17)
    f8f8:	9c401215 	stw	r17,72(r19)
    f8fc:	88000015 	stw	zero,0(r17)
    f900:	003fc606 	br	f81c <__alt_data_end+0xf000f81c>

0000f904 <__lshift>:
    f904:	defff904 	addi	sp,sp,-28
    f908:	dd400515 	stw	r21,20(sp)
    f90c:	dcc00315 	stw	r19,12(sp)
    f910:	302bd17a 	srai	r21,r6,5
    f914:	2cc00417 	ldw	r19,16(r5)
    f918:	28800217 	ldw	r2,8(r5)
    f91c:	dd000415 	stw	r20,16(sp)
    f920:	ace7883a 	add	r19,r21,r19
    f924:	dc800215 	stw	r18,8(sp)
    f928:	dc400115 	stw	r17,4(sp)
    f92c:	dc000015 	stw	r16,0(sp)
    f930:	dfc00615 	stw	ra,24(sp)
    f934:	9c000044 	addi	r16,r19,1
    f938:	2823883a 	mov	r17,r5
    f93c:	3029883a 	mov	r20,r6
    f940:	2025883a 	mov	r18,r4
    f944:	29400117 	ldw	r5,4(r5)
    f948:	1400030e 	bge	r2,r16,f958 <__lshift+0x54>
    f94c:	1085883a 	add	r2,r2,r2
    f950:	29400044 	addi	r5,r5,1
    f954:	143ffd16 	blt	r2,r16,f94c <__alt_data_end+0xf000f94c>
    f958:	9009883a 	mov	r4,r18
    f95c:	000f1840 	call	f184 <_Balloc>
    f960:	10c00504 	addi	r3,r2,20
    f964:	0540070e 	bge	zero,r21,f984 <__lshift+0x80>
    f968:	ad6b883a 	add	r21,r21,r21
    f96c:	ad6b883a 	add	r21,r21,r21
    f970:	1809883a 	mov	r4,r3
    f974:	1d47883a 	add	r3,r3,r21
    f978:	20000015 	stw	zero,0(r4)
    f97c:	21000104 	addi	r4,r4,4
    f980:	193ffd1e 	bne	r3,r4,f978 <__alt_data_end+0xf000f978>
    f984:	8a000417 	ldw	r8,16(r17)
    f988:	89000504 	addi	r4,r17,20
    f98c:	a18007cc 	andi	r6,r20,31
    f990:	4211883a 	add	r8,r8,r8
    f994:	4211883a 	add	r8,r8,r8
    f998:	2211883a 	add	r8,r4,r8
    f99c:	30002326 	beq	r6,zero,fa2c <__lshift+0x128>
    f9a0:	02400804 	movi	r9,32
    f9a4:	4993c83a 	sub	r9,r9,r6
    f9a8:	000b883a 	mov	r5,zero
    f9ac:	21c00017 	ldw	r7,0(r4)
    f9b0:	1815883a 	mov	r10,r3
    f9b4:	18c00104 	addi	r3,r3,4
    f9b8:	398e983a 	sll	r7,r7,r6
    f9bc:	21000104 	addi	r4,r4,4
    f9c0:	394ab03a 	or	r5,r7,r5
    f9c4:	197fff15 	stw	r5,-4(r3)
    f9c8:	217fff17 	ldw	r5,-4(r4)
    f9cc:	2a4ad83a 	srl	r5,r5,r9
    f9d0:	223ff636 	bltu	r4,r8,f9ac <__alt_data_end+0xf000f9ac>
    f9d4:	51400115 	stw	r5,4(r10)
    f9d8:	28001a1e 	bne	r5,zero,fa44 <__lshift+0x140>
    f9dc:	843fffc4 	addi	r16,r16,-1
    f9e0:	14000415 	stw	r16,16(r2)
    f9e4:	88000826 	beq	r17,zero,fa08 <__lshift+0x104>
    f9e8:	89000117 	ldw	r4,4(r17)
    f9ec:	90c01317 	ldw	r3,76(r18)
    f9f0:	2109883a 	add	r4,r4,r4
    f9f4:	2109883a 	add	r4,r4,r4
    f9f8:	1907883a 	add	r3,r3,r4
    f9fc:	19000017 	ldw	r4,0(r3)
    fa00:	89000015 	stw	r4,0(r17)
    fa04:	1c400015 	stw	r17,0(r3)
    fa08:	dfc00617 	ldw	ra,24(sp)
    fa0c:	dd400517 	ldw	r21,20(sp)
    fa10:	dd000417 	ldw	r20,16(sp)
    fa14:	dcc00317 	ldw	r19,12(sp)
    fa18:	dc800217 	ldw	r18,8(sp)
    fa1c:	dc400117 	ldw	r17,4(sp)
    fa20:	dc000017 	ldw	r16,0(sp)
    fa24:	dec00704 	addi	sp,sp,28
    fa28:	f800283a 	ret
    fa2c:	21400017 	ldw	r5,0(r4)
    fa30:	18c00104 	addi	r3,r3,4
    fa34:	21000104 	addi	r4,r4,4
    fa38:	197fff15 	stw	r5,-4(r3)
    fa3c:	223ffb36 	bltu	r4,r8,fa2c <__alt_data_end+0xf000fa2c>
    fa40:	003fe606 	br	f9dc <__alt_data_end+0xf000f9dc>
    fa44:	9c000084 	addi	r16,r19,2
    fa48:	003fe406 	br	f9dc <__alt_data_end+0xf000f9dc>

0000fa4c <__mcmp>:
    fa4c:	20800417 	ldw	r2,16(r4)
    fa50:	28c00417 	ldw	r3,16(r5)
    fa54:	10c5c83a 	sub	r2,r2,r3
    fa58:	1000111e 	bne	r2,zero,faa0 <__mcmp+0x54>
    fa5c:	18c7883a 	add	r3,r3,r3
    fa60:	18c7883a 	add	r3,r3,r3
    fa64:	21000504 	addi	r4,r4,20
    fa68:	29400504 	addi	r5,r5,20
    fa6c:	20c5883a 	add	r2,r4,r3
    fa70:	28cb883a 	add	r5,r5,r3
    fa74:	00000106 	br	fa7c <__mcmp+0x30>
    fa78:	20800a2e 	bgeu	r4,r2,faa4 <__mcmp+0x58>
    fa7c:	10bfff04 	addi	r2,r2,-4
    fa80:	297fff04 	addi	r5,r5,-4
    fa84:	11800017 	ldw	r6,0(r2)
    fa88:	28c00017 	ldw	r3,0(r5)
    fa8c:	30fffa26 	beq	r6,r3,fa78 <__alt_data_end+0xf000fa78>
    fa90:	30c00236 	bltu	r6,r3,fa9c <__mcmp+0x50>
    fa94:	00800044 	movi	r2,1
    fa98:	f800283a 	ret
    fa9c:	00bfffc4 	movi	r2,-1
    faa0:	f800283a 	ret
    faa4:	0005883a 	mov	r2,zero
    faa8:	f800283a 	ret

0000faac <__mdiff>:
    faac:	28c00417 	ldw	r3,16(r5)
    fab0:	30800417 	ldw	r2,16(r6)
    fab4:	defffa04 	addi	sp,sp,-24
    fab8:	dcc00315 	stw	r19,12(sp)
    fabc:	dc800215 	stw	r18,8(sp)
    fac0:	dfc00515 	stw	ra,20(sp)
    fac4:	dd000415 	stw	r20,16(sp)
    fac8:	dc400115 	stw	r17,4(sp)
    facc:	dc000015 	stw	r16,0(sp)
    fad0:	1887c83a 	sub	r3,r3,r2
    fad4:	2825883a 	mov	r18,r5
    fad8:	3027883a 	mov	r19,r6
    fadc:	1800141e 	bne	r3,zero,fb30 <__mdiff+0x84>
    fae0:	1085883a 	add	r2,r2,r2
    fae4:	1085883a 	add	r2,r2,r2
    fae8:	2a000504 	addi	r8,r5,20
    faec:	34000504 	addi	r16,r6,20
    faf0:	4087883a 	add	r3,r8,r2
    faf4:	8085883a 	add	r2,r16,r2
    faf8:	00000106 	br	fb00 <__mdiff+0x54>
    fafc:	40c0592e 	bgeu	r8,r3,fc64 <__mdiff+0x1b8>
    fb00:	18ffff04 	addi	r3,r3,-4
    fb04:	10bfff04 	addi	r2,r2,-4
    fb08:	19c00017 	ldw	r7,0(r3)
    fb0c:	11400017 	ldw	r5,0(r2)
    fb10:	397ffa26 	beq	r7,r5,fafc <__alt_data_end+0xf000fafc>
    fb14:	3940592e 	bgeu	r7,r5,fc7c <__mdiff+0x1d0>
    fb18:	9005883a 	mov	r2,r18
    fb1c:	4023883a 	mov	r17,r8
    fb20:	9825883a 	mov	r18,r19
    fb24:	05000044 	movi	r20,1
    fb28:	1027883a 	mov	r19,r2
    fb2c:	00000406 	br	fb40 <__mdiff+0x94>
    fb30:	18005616 	blt	r3,zero,fc8c <__mdiff+0x1e0>
    fb34:	34400504 	addi	r17,r6,20
    fb38:	2c000504 	addi	r16,r5,20
    fb3c:	0029883a 	mov	r20,zero
    fb40:	91400117 	ldw	r5,4(r18)
    fb44:	000f1840 	call	f184 <_Balloc>
    fb48:	92400417 	ldw	r9,16(r18)
    fb4c:	9b000417 	ldw	r12,16(r19)
    fb50:	12c00504 	addi	r11,r2,20
    fb54:	4a51883a 	add	r8,r9,r9
    fb58:	6319883a 	add	r12,r12,r12
    fb5c:	4211883a 	add	r8,r8,r8
    fb60:	6319883a 	add	r12,r12,r12
    fb64:	15000315 	stw	r20,12(r2)
    fb68:	8211883a 	add	r8,r16,r8
    fb6c:	8b19883a 	add	r12,r17,r12
    fb70:	0007883a 	mov	r3,zero
    fb74:	81400017 	ldw	r5,0(r16)
    fb78:	89c00017 	ldw	r7,0(r17)
    fb7c:	59800104 	addi	r6,r11,4
    fb80:	293fffcc 	andi	r4,r5,65535
    fb84:	20c7883a 	add	r3,r4,r3
    fb88:	393fffcc 	andi	r4,r7,65535
    fb8c:	1909c83a 	sub	r4,r3,r4
    fb90:	280ad43a 	srli	r5,r5,16
    fb94:	380ed43a 	srli	r7,r7,16
    fb98:	2007d43a 	srai	r3,r4,16
    fb9c:	213fffcc 	andi	r4,r4,65535
    fba0:	29cbc83a 	sub	r5,r5,r7
    fba4:	28c7883a 	add	r3,r5,r3
    fba8:	180a943a 	slli	r5,r3,16
    fbac:	8c400104 	addi	r17,r17,4
    fbb0:	84000104 	addi	r16,r16,4
    fbb4:	2908b03a 	or	r4,r5,r4
    fbb8:	59000015 	stw	r4,0(r11)
    fbbc:	1807d43a 	srai	r3,r3,16
    fbc0:	3015883a 	mov	r10,r6
    fbc4:	3017883a 	mov	r11,r6
    fbc8:	8b3fea36 	bltu	r17,r12,fb74 <__alt_data_end+0xf000fb74>
    fbcc:	8200162e 	bgeu	r16,r8,fc28 <__mdiff+0x17c>
    fbd0:	8017883a 	mov	r11,r16
    fbd4:	59400017 	ldw	r5,0(r11)
    fbd8:	31800104 	addi	r6,r6,4
    fbdc:	5ac00104 	addi	r11,r11,4
    fbe0:	293fffcc 	andi	r4,r5,65535
    fbe4:	20c7883a 	add	r3,r4,r3
    fbe8:	280ed43a 	srli	r7,r5,16
    fbec:	180bd43a 	srai	r5,r3,16
    fbf0:	193fffcc 	andi	r4,r3,65535
    fbf4:	3947883a 	add	r3,r7,r5
    fbf8:	180a943a 	slli	r5,r3,16
    fbfc:	1807d43a 	srai	r3,r3,16
    fc00:	2908b03a 	or	r4,r5,r4
    fc04:	313fff15 	stw	r4,-4(r6)
    fc08:	5a3ff236 	bltu	r11,r8,fbd4 <__alt_data_end+0xf000fbd4>
    fc0c:	0406303a 	nor	r3,zero,r16
    fc10:	1a07883a 	add	r3,r3,r8
    fc14:	1806d0ba 	srli	r3,r3,2
    fc18:	18c00044 	addi	r3,r3,1
    fc1c:	18c7883a 	add	r3,r3,r3
    fc20:	18c7883a 	add	r3,r3,r3
    fc24:	50d5883a 	add	r10,r10,r3
    fc28:	50ffff04 	addi	r3,r10,-4
    fc2c:	2000041e 	bne	r4,zero,fc40 <__mdiff+0x194>
    fc30:	18ffff04 	addi	r3,r3,-4
    fc34:	19000017 	ldw	r4,0(r3)
    fc38:	4a7fffc4 	addi	r9,r9,-1
    fc3c:	203ffc26 	beq	r4,zero,fc30 <__alt_data_end+0xf000fc30>
    fc40:	12400415 	stw	r9,16(r2)
    fc44:	dfc00517 	ldw	ra,20(sp)
    fc48:	dd000417 	ldw	r20,16(sp)
    fc4c:	dcc00317 	ldw	r19,12(sp)
    fc50:	dc800217 	ldw	r18,8(sp)
    fc54:	dc400117 	ldw	r17,4(sp)
    fc58:	dc000017 	ldw	r16,0(sp)
    fc5c:	dec00604 	addi	sp,sp,24
    fc60:	f800283a 	ret
    fc64:	000b883a 	mov	r5,zero
    fc68:	000f1840 	call	f184 <_Balloc>
    fc6c:	00c00044 	movi	r3,1
    fc70:	10c00415 	stw	r3,16(r2)
    fc74:	10000515 	stw	zero,20(r2)
    fc78:	003ff206 	br	fc44 <__alt_data_end+0xf000fc44>
    fc7c:	8023883a 	mov	r17,r16
    fc80:	0029883a 	mov	r20,zero
    fc84:	4021883a 	mov	r16,r8
    fc88:	003fad06 	br	fb40 <__alt_data_end+0xf000fb40>
    fc8c:	9005883a 	mov	r2,r18
    fc90:	94400504 	addi	r17,r18,20
    fc94:	9c000504 	addi	r16,r19,20
    fc98:	9825883a 	mov	r18,r19
    fc9c:	05000044 	movi	r20,1
    fca0:	1027883a 	mov	r19,r2
    fca4:	003fa606 	br	fb40 <__alt_data_end+0xf000fb40>

0000fca8 <__ulp>:
    fca8:	295ffc2c 	andhi	r5,r5,32752
    fcac:	00bf3034 	movhi	r2,64704
    fcb0:	2887883a 	add	r3,r5,r2
    fcb4:	00c0020e 	bge	zero,r3,fcc0 <__ulp+0x18>
    fcb8:	0005883a 	mov	r2,zero
    fcbc:	f800283a 	ret
    fcc0:	00c7c83a 	sub	r3,zero,r3
    fcc4:	1807d53a 	srai	r3,r3,20
    fcc8:	008004c4 	movi	r2,19
    fccc:	10c00b0e 	bge	r2,r3,fcfc <__ulp+0x54>
    fcd0:	18bffb04 	addi	r2,r3,-20
    fcd4:	01000784 	movi	r4,30
    fcd8:	0007883a 	mov	r3,zero
    fcdc:	20800516 	blt	r4,r2,fcf4 <__ulp+0x4c>
    fce0:	010007c4 	movi	r4,31
    fce4:	2089c83a 	sub	r4,r4,r2
    fce8:	00800044 	movi	r2,1
    fcec:	1104983a 	sll	r2,r2,r4
    fcf0:	f800283a 	ret
    fcf4:	00800044 	movi	r2,1
    fcf8:	f800283a 	ret
    fcfc:	01400234 	movhi	r5,8
    fd00:	28c7d83a 	sra	r3,r5,r3
    fd04:	0005883a 	mov	r2,zero
    fd08:	f800283a 	ret

0000fd0c <__b2d>:
    fd0c:	defffa04 	addi	sp,sp,-24
    fd10:	dc000015 	stw	r16,0(sp)
    fd14:	24000417 	ldw	r16,16(r4)
    fd18:	dc400115 	stw	r17,4(sp)
    fd1c:	24400504 	addi	r17,r4,20
    fd20:	8421883a 	add	r16,r16,r16
    fd24:	8421883a 	add	r16,r16,r16
    fd28:	8c21883a 	add	r16,r17,r16
    fd2c:	dc800215 	stw	r18,8(sp)
    fd30:	84bfff17 	ldw	r18,-4(r16)
    fd34:	dd000415 	stw	r20,16(sp)
    fd38:	dcc00315 	stw	r19,12(sp)
    fd3c:	9009883a 	mov	r4,r18
    fd40:	2829883a 	mov	r20,r5
    fd44:	dfc00515 	stw	ra,20(sp)
    fd48:	000f4780 	call	f478 <__hi0bits>
    fd4c:	00c00804 	movi	r3,32
    fd50:	1889c83a 	sub	r4,r3,r2
    fd54:	a1000015 	stw	r4,0(r20)
    fd58:	01000284 	movi	r4,10
    fd5c:	84ffff04 	addi	r19,r16,-4
    fd60:	20801216 	blt	r4,r2,fdac <__b2d+0xa0>
    fd64:	018002c4 	movi	r6,11
    fd68:	308dc83a 	sub	r6,r6,r2
    fd6c:	9186d83a 	srl	r3,r18,r6
    fd70:	18cffc34 	orhi	r3,r3,16368
    fd74:	8cc0212e 	bgeu	r17,r19,fdfc <__b2d+0xf0>
    fd78:	813ffe17 	ldw	r4,-8(r16)
    fd7c:	218cd83a 	srl	r6,r4,r6
    fd80:	10800544 	addi	r2,r2,21
    fd84:	9084983a 	sll	r2,r18,r2
    fd88:	1184b03a 	or	r2,r2,r6
    fd8c:	dfc00517 	ldw	ra,20(sp)
    fd90:	dd000417 	ldw	r20,16(sp)
    fd94:	dcc00317 	ldw	r19,12(sp)
    fd98:	dc800217 	ldw	r18,8(sp)
    fd9c:	dc400117 	ldw	r17,4(sp)
    fda0:	dc000017 	ldw	r16,0(sp)
    fda4:	dec00604 	addi	sp,sp,24
    fda8:	f800283a 	ret
    fdac:	8cc00f2e 	bgeu	r17,r19,fdec <__b2d+0xe0>
    fdb0:	117ffd44 	addi	r5,r2,-11
    fdb4:	80bffe17 	ldw	r2,-8(r16)
    fdb8:	28000e26 	beq	r5,zero,fdf4 <__b2d+0xe8>
    fdbc:	1949c83a 	sub	r4,r3,r5
    fdc0:	9164983a 	sll	r18,r18,r5
    fdc4:	1106d83a 	srl	r3,r2,r4
    fdc8:	81bffe04 	addi	r6,r16,-8
    fdcc:	948ffc34 	orhi	r18,r18,16368
    fdd0:	90c6b03a 	or	r3,r18,r3
    fdd4:	89800e2e 	bgeu	r17,r6,fe10 <__b2d+0x104>
    fdd8:	81bffd17 	ldw	r6,-12(r16)
    fddc:	1144983a 	sll	r2,r2,r5
    fde0:	310ad83a 	srl	r5,r6,r4
    fde4:	2884b03a 	or	r2,r5,r2
    fde8:	003fe806 	br	fd8c <__alt_data_end+0xf000fd8c>
    fdec:	10bffd44 	addi	r2,r2,-11
    fdf0:	1000041e 	bne	r2,zero,fe04 <__b2d+0xf8>
    fdf4:	90cffc34 	orhi	r3,r18,16368
    fdf8:	003fe406 	br	fd8c <__alt_data_end+0xf000fd8c>
    fdfc:	000d883a 	mov	r6,zero
    fe00:	003fdf06 	br	fd80 <__alt_data_end+0xf000fd80>
    fe04:	90a4983a 	sll	r18,r18,r2
    fe08:	0005883a 	mov	r2,zero
    fe0c:	003ff906 	br	fdf4 <__alt_data_end+0xf000fdf4>
    fe10:	1144983a 	sll	r2,r2,r5
    fe14:	003fdd06 	br	fd8c <__alt_data_end+0xf000fd8c>

0000fe18 <__d2b>:
    fe18:	defff804 	addi	sp,sp,-32
    fe1c:	dc000215 	stw	r16,8(sp)
    fe20:	3021883a 	mov	r16,r6
    fe24:	dc400315 	stw	r17,12(sp)
    fe28:	8022907a 	slli	r17,r16,1
    fe2c:	dd000615 	stw	r20,24(sp)
    fe30:	2829883a 	mov	r20,r5
    fe34:	01400044 	movi	r5,1
    fe38:	dcc00515 	stw	r19,20(sp)
    fe3c:	dc800415 	stw	r18,16(sp)
    fe40:	dfc00715 	stw	ra,28(sp)
    fe44:	3825883a 	mov	r18,r7
    fe48:	8822d57a 	srli	r17,r17,21
    fe4c:	000f1840 	call	f184 <_Balloc>
    fe50:	1027883a 	mov	r19,r2
    fe54:	00800434 	movhi	r2,16
    fe58:	10bfffc4 	addi	r2,r2,-1
    fe5c:	808c703a 	and	r6,r16,r2
    fe60:	88000126 	beq	r17,zero,fe68 <__d2b+0x50>
    fe64:	31800434 	orhi	r6,r6,16
    fe68:	d9800015 	stw	r6,0(sp)
    fe6c:	a0002426 	beq	r20,zero,ff00 <__d2b+0xe8>
    fe70:	d9000104 	addi	r4,sp,4
    fe74:	dd000115 	stw	r20,4(sp)
    fe78:	000f4e00 	call	f4e0 <__lo0bits>
    fe7c:	d8c00017 	ldw	r3,0(sp)
    fe80:	10002f1e 	bne	r2,zero,ff40 <__d2b+0x128>
    fe84:	d9000117 	ldw	r4,4(sp)
    fe88:	99000515 	stw	r4,20(r19)
    fe8c:	1821003a 	cmpeq	r16,r3,zero
    fe90:	01000084 	movi	r4,2
    fe94:	2421c83a 	sub	r16,r4,r16
    fe98:	98c00615 	stw	r3,24(r19)
    fe9c:	9c000415 	stw	r16,16(r19)
    fea0:	88001f1e 	bne	r17,zero,ff20 <__d2b+0x108>
    fea4:	10bef384 	addi	r2,r2,-1074
    fea8:	90800015 	stw	r2,0(r18)
    feac:	00900034 	movhi	r2,16384
    feb0:	10bfffc4 	addi	r2,r2,-1
    feb4:	8085883a 	add	r2,r16,r2
    feb8:	1085883a 	add	r2,r2,r2
    febc:	1085883a 	add	r2,r2,r2
    fec0:	9885883a 	add	r2,r19,r2
    fec4:	11000517 	ldw	r4,20(r2)
    fec8:	8020917a 	slli	r16,r16,5
    fecc:	000f4780 	call	f478 <__hi0bits>
    fed0:	d8c00817 	ldw	r3,32(sp)
    fed4:	8085c83a 	sub	r2,r16,r2
    fed8:	18800015 	stw	r2,0(r3)
    fedc:	9805883a 	mov	r2,r19
    fee0:	dfc00717 	ldw	ra,28(sp)
    fee4:	dd000617 	ldw	r20,24(sp)
    fee8:	dcc00517 	ldw	r19,20(sp)
    feec:	dc800417 	ldw	r18,16(sp)
    fef0:	dc400317 	ldw	r17,12(sp)
    fef4:	dc000217 	ldw	r16,8(sp)
    fef8:	dec00804 	addi	sp,sp,32
    fefc:	f800283a 	ret
    ff00:	d809883a 	mov	r4,sp
    ff04:	000f4e00 	call	f4e0 <__lo0bits>
    ff08:	d8c00017 	ldw	r3,0(sp)
    ff0c:	04000044 	movi	r16,1
    ff10:	9c000415 	stw	r16,16(r19)
    ff14:	98c00515 	stw	r3,20(r19)
    ff18:	10800804 	addi	r2,r2,32
    ff1c:	883fe126 	beq	r17,zero,fea4 <__alt_data_end+0xf000fea4>
    ff20:	00c00d44 	movi	r3,53
    ff24:	8c7ef344 	addi	r17,r17,-1075
    ff28:	88a3883a 	add	r17,r17,r2
    ff2c:	1885c83a 	sub	r2,r3,r2
    ff30:	d8c00817 	ldw	r3,32(sp)
    ff34:	94400015 	stw	r17,0(r18)
    ff38:	18800015 	stw	r2,0(r3)
    ff3c:	003fe706 	br	fedc <__alt_data_end+0xf000fedc>
    ff40:	01000804 	movi	r4,32
    ff44:	2089c83a 	sub	r4,r4,r2
    ff48:	1908983a 	sll	r4,r3,r4
    ff4c:	d9400117 	ldw	r5,4(sp)
    ff50:	1886d83a 	srl	r3,r3,r2
    ff54:	2148b03a 	or	r4,r4,r5
    ff58:	99000515 	stw	r4,20(r19)
    ff5c:	d8c00015 	stw	r3,0(sp)
    ff60:	003fca06 	br	fe8c <__alt_data_end+0xf000fe8c>

0000ff64 <__ratio>:
    ff64:	defff904 	addi	sp,sp,-28
    ff68:	dc400315 	stw	r17,12(sp)
    ff6c:	2823883a 	mov	r17,r5
    ff70:	d9400104 	addi	r5,sp,4
    ff74:	dfc00615 	stw	ra,24(sp)
    ff78:	dcc00515 	stw	r19,20(sp)
    ff7c:	dc800415 	stw	r18,16(sp)
    ff80:	2027883a 	mov	r19,r4
    ff84:	dc000215 	stw	r16,8(sp)
    ff88:	000fd0c0 	call	fd0c <__b2d>
    ff8c:	d80b883a 	mov	r5,sp
    ff90:	8809883a 	mov	r4,r17
    ff94:	1025883a 	mov	r18,r2
    ff98:	1821883a 	mov	r16,r3
    ff9c:	000fd0c0 	call	fd0c <__b2d>
    ffa0:	8a000417 	ldw	r8,16(r17)
    ffa4:	99000417 	ldw	r4,16(r19)
    ffa8:	d9400117 	ldw	r5,4(sp)
    ffac:	2209c83a 	sub	r4,r4,r8
    ffb0:	2010917a 	slli	r8,r4,5
    ffb4:	d9000017 	ldw	r4,0(sp)
    ffb8:	2909c83a 	sub	r4,r5,r4
    ffbc:	4109883a 	add	r4,r8,r4
    ffc0:	01000e0e 	bge	zero,r4,fffc <__ratio+0x98>
    ffc4:	2008953a 	slli	r4,r4,20
    ffc8:	2421883a 	add	r16,r4,r16
    ffcc:	100d883a 	mov	r6,r2
    ffd0:	180f883a 	mov	r7,r3
    ffd4:	9009883a 	mov	r4,r18
    ffd8:	800b883a 	mov	r5,r16
    ffdc:	000737c0 	call	737c <__divdf3>
    ffe0:	dfc00617 	ldw	ra,24(sp)
    ffe4:	dcc00517 	ldw	r19,20(sp)
    ffe8:	dc800417 	ldw	r18,16(sp)
    ffec:	dc400317 	ldw	r17,12(sp)
    fff0:	dc000217 	ldw	r16,8(sp)
    fff4:	dec00704 	addi	sp,sp,28
    fff8:	f800283a 	ret
    fffc:	2008953a 	slli	r4,r4,20
   10000:	1907c83a 	sub	r3,r3,r4
   10004:	003ff106 	br	ffcc <__alt_data_end+0xf000ffcc>

00010008 <_mprec_log10>:
   10008:	defffe04 	addi	sp,sp,-8
   1000c:	dc000015 	stw	r16,0(sp)
   10010:	dfc00115 	stw	ra,4(sp)
   10014:	008005c4 	movi	r2,23
   10018:	2021883a 	mov	r16,r4
   1001c:	11000d0e 	bge	r2,r4,10054 <_mprec_log10+0x4c>
   10020:	0005883a 	mov	r2,zero
   10024:	00cffc34 	movhi	r3,16368
   10028:	843fffc4 	addi	r16,r16,-1
   1002c:	000d883a 	mov	r6,zero
   10030:	01d00934 	movhi	r7,16420
   10034:	1009883a 	mov	r4,r2
   10038:	180b883a 	mov	r5,r3
   1003c:	0007d400 	call	7d40 <__muldf3>
   10040:	803ff91e 	bne	r16,zero,10028 <__alt_data_end+0xf0010028>
   10044:	dfc00117 	ldw	ra,4(sp)
   10048:	dc000017 	ldw	r16,0(sp)
   1004c:	dec00204 	addi	sp,sp,8
   10050:	f800283a 	ret
   10054:	202090fa 	slli	r16,r4,3
   10058:	00820034 	movhi	r2,2048
   1005c:	10810804 	addi	r2,r2,1056
   10060:	1421883a 	add	r16,r2,r16
   10064:	80800017 	ldw	r2,0(r16)
   10068:	80c00117 	ldw	r3,4(r16)
   1006c:	dfc00117 	ldw	ra,4(sp)
   10070:	dc000017 	ldw	r16,0(sp)
   10074:	dec00204 	addi	sp,sp,8
   10078:	f800283a 	ret

0001007c <__copybits>:
   1007c:	297fffc4 	addi	r5,r5,-1
   10080:	280fd17a 	srai	r7,r5,5
   10084:	30c00417 	ldw	r3,16(r6)
   10088:	30800504 	addi	r2,r6,20
   1008c:	39c00044 	addi	r7,r7,1
   10090:	18c7883a 	add	r3,r3,r3
   10094:	39cf883a 	add	r7,r7,r7
   10098:	18c7883a 	add	r3,r3,r3
   1009c:	39cf883a 	add	r7,r7,r7
   100a0:	10c7883a 	add	r3,r2,r3
   100a4:	21cf883a 	add	r7,r4,r7
   100a8:	10c00d2e 	bgeu	r2,r3,100e0 <__copybits+0x64>
   100ac:	200b883a 	mov	r5,r4
   100b0:	12000017 	ldw	r8,0(r2)
   100b4:	29400104 	addi	r5,r5,4
   100b8:	10800104 	addi	r2,r2,4
   100bc:	2a3fff15 	stw	r8,-4(r5)
   100c0:	10fffb36 	bltu	r2,r3,100b0 <__alt_data_end+0xf00100b0>
   100c4:	1985c83a 	sub	r2,r3,r6
   100c8:	10bffac4 	addi	r2,r2,-21
   100cc:	1004d0ba 	srli	r2,r2,2
   100d0:	10800044 	addi	r2,r2,1
   100d4:	1085883a 	add	r2,r2,r2
   100d8:	1085883a 	add	r2,r2,r2
   100dc:	2089883a 	add	r4,r4,r2
   100e0:	21c0032e 	bgeu	r4,r7,100f0 <__copybits+0x74>
   100e4:	20000015 	stw	zero,0(r4)
   100e8:	21000104 	addi	r4,r4,4
   100ec:	21fffd36 	bltu	r4,r7,100e4 <__alt_data_end+0xf00100e4>
   100f0:	f800283a 	ret

000100f4 <__any_on>:
   100f4:	20c00417 	ldw	r3,16(r4)
   100f8:	2805d17a 	srai	r2,r5,5
   100fc:	21000504 	addi	r4,r4,20
   10100:	18800d0e 	bge	r3,r2,10138 <__any_on+0x44>
   10104:	18c7883a 	add	r3,r3,r3
   10108:	18c7883a 	add	r3,r3,r3
   1010c:	20c7883a 	add	r3,r4,r3
   10110:	20c0192e 	bgeu	r4,r3,10178 <__any_on+0x84>
   10114:	18bfff17 	ldw	r2,-4(r3)
   10118:	18ffff04 	addi	r3,r3,-4
   1011c:	1000041e 	bne	r2,zero,10130 <__any_on+0x3c>
   10120:	20c0142e 	bgeu	r4,r3,10174 <__any_on+0x80>
   10124:	18ffff04 	addi	r3,r3,-4
   10128:	19400017 	ldw	r5,0(r3)
   1012c:	283ffc26 	beq	r5,zero,10120 <__alt_data_end+0xf0010120>
   10130:	00800044 	movi	r2,1
   10134:	f800283a 	ret
   10138:	10c00a0e 	bge	r2,r3,10164 <__any_on+0x70>
   1013c:	1085883a 	add	r2,r2,r2
   10140:	1085883a 	add	r2,r2,r2
   10144:	294007cc 	andi	r5,r5,31
   10148:	2087883a 	add	r3,r4,r2
   1014c:	283ff026 	beq	r5,zero,10110 <__alt_data_end+0xf0010110>
   10150:	19800017 	ldw	r6,0(r3)
   10154:	3144d83a 	srl	r2,r6,r5
   10158:	114a983a 	sll	r5,r2,r5
   1015c:	317ff41e 	bne	r6,r5,10130 <__alt_data_end+0xf0010130>
   10160:	003feb06 	br	10110 <__alt_data_end+0xf0010110>
   10164:	1085883a 	add	r2,r2,r2
   10168:	1085883a 	add	r2,r2,r2
   1016c:	2087883a 	add	r3,r4,r2
   10170:	003fe706 	br	10110 <__alt_data_end+0xf0010110>
   10174:	f800283a 	ret
   10178:	0005883a 	mov	r2,zero
   1017c:	f800283a 	ret

00010180 <_realloc_r>:
   10180:	defff604 	addi	sp,sp,-40
   10184:	dc800215 	stw	r18,8(sp)
   10188:	dfc00915 	stw	ra,36(sp)
   1018c:	df000815 	stw	fp,32(sp)
   10190:	ddc00715 	stw	r23,28(sp)
   10194:	dd800615 	stw	r22,24(sp)
   10198:	dd400515 	stw	r21,20(sp)
   1019c:	dd000415 	stw	r20,16(sp)
   101a0:	dcc00315 	stw	r19,12(sp)
   101a4:	dc400115 	stw	r17,4(sp)
   101a8:	dc000015 	stw	r16,0(sp)
   101ac:	3025883a 	mov	r18,r6
   101b0:	2800b726 	beq	r5,zero,10490 <_realloc_r+0x310>
   101b4:	282b883a 	mov	r21,r5
   101b8:	2029883a 	mov	r20,r4
   101bc:	0013aa40 	call	13aa4 <__malloc_lock>
   101c0:	a8bfff17 	ldw	r2,-4(r21)
   101c4:	043fff04 	movi	r16,-4
   101c8:	90c002c4 	addi	r3,r18,11
   101cc:	01000584 	movi	r4,22
   101d0:	acfffe04 	addi	r19,r21,-8
   101d4:	1420703a 	and	r16,r2,r16
   101d8:	20c0332e 	bgeu	r4,r3,102a8 <_realloc_r+0x128>
   101dc:	047ffe04 	movi	r17,-8
   101e0:	1c62703a 	and	r17,r3,r17
   101e4:	8807883a 	mov	r3,r17
   101e8:	88005816 	blt	r17,zero,1034c <_realloc_r+0x1cc>
   101ec:	8c805736 	bltu	r17,r18,1034c <_realloc_r+0x1cc>
   101f0:	80c0300e 	bge	r16,r3,102b4 <_realloc_r+0x134>
   101f4:	07020034 	movhi	fp,2048
   101f8:	e7034304 	addi	fp,fp,3340
   101fc:	e1c00217 	ldw	r7,8(fp)
   10200:	9c09883a 	add	r4,r19,r16
   10204:	22000117 	ldw	r8,4(r4)
   10208:	21c06326 	beq	r4,r7,10398 <_realloc_r+0x218>
   1020c:	017fff84 	movi	r5,-2
   10210:	414a703a 	and	r5,r8,r5
   10214:	214b883a 	add	r5,r4,r5
   10218:	29800117 	ldw	r6,4(r5)
   1021c:	3180004c 	andi	r6,r6,1
   10220:	30003f26 	beq	r6,zero,10320 <_realloc_r+0x1a0>
   10224:	1080004c 	andi	r2,r2,1
   10228:	10008326 	beq	r2,zero,10438 <_realloc_r+0x2b8>
   1022c:	900b883a 	mov	r5,r18
   10230:	a009883a 	mov	r4,r20
   10234:	000e7380 	call	e738 <_malloc_r>
   10238:	1025883a 	mov	r18,r2
   1023c:	10011e26 	beq	r2,zero,106b8 <_realloc_r+0x538>
   10240:	a93fff17 	ldw	r4,-4(r21)
   10244:	10fffe04 	addi	r3,r2,-8
   10248:	00bfff84 	movi	r2,-2
   1024c:	2084703a 	and	r2,r4,r2
   10250:	9885883a 	add	r2,r19,r2
   10254:	1880ee26 	beq	r3,r2,10610 <_realloc_r+0x490>
   10258:	81bfff04 	addi	r6,r16,-4
   1025c:	00800904 	movi	r2,36
   10260:	1180b836 	bltu	r2,r6,10544 <_realloc_r+0x3c4>
   10264:	00c004c4 	movi	r3,19
   10268:	19809636 	bltu	r3,r6,104c4 <_realloc_r+0x344>
   1026c:	9005883a 	mov	r2,r18
   10270:	a807883a 	mov	r3,r21
   10274:	19000017 	ldw	r4,0(r3)
   10278:	11000015 	stw	r4,0(r2)
   1027c:	19000117 	ldw	r4,4(r3)
   10280:	11000115 	stw	r4,4(r2)
   10284:	18c00217 	ldw	r3,8(r3)
   10288:	10c00215 	stw	r3,8(r2)
   1028c:	a80b883a 	mov	r5,r21
   10290:	a009883a 	mov	r4,r20
   10294:	000db4c0 	call	db4c <_free_r>
   10298:	a009883a 	mov	r4,r20
   1029c:	0013ac80 	call	13ac8 <__malloc_unlock>
   102a0:	9005883a 	mov	r2,r18
   102a4:	00001206 	br	102f0 <_realloc_r+0x170>
   102a8:	00c00404 	movi	r3,16
   102ac:	1823883a 	mov	r17,r3
   102b0:	003fce06 	br	101ec <__alt_data_end+0xf00101ec>
   102b4:	a825883a 	mov	r18,r21
   102b8:	8445c83a 	sub	r2,r16,r17
   102bc:	00c003c4 	movi	r3,15
   102c0:	18802636 	bltu	r3,r2,1035c <_realloc_r+0x1dc>
   102c4:	99800117 	ldw	r6,4(r19)
   102c8:	9c07883a 	add	r3,r19,r16
   102cc:	3180004c 	andi	r6,r6,1
   102d0:	3420b03a 	or	r16,r6,r16
   102d4:	9c000115 	stw	r16,4(r19)
   102d8:	18800117 	ldw	r2,4(r3)
   102dc:	10800054 	ori	r2,r2,1
   102e0:	18800115 	stw	r2,4(r3)
   102e4:	a009883a 	mov	r4,r20
   102e8:	0013ac80 	call	13ac8 <__malloc_unlock>
   102ec:	9005883a 	mov	r2,r18
   102f0:	dfc00917 	ldw	ra,36(sp)
   102f4:	df000817 	ldw	fp,32(sp)
   102f8:	ddc00717 	ldw	r23,28(sp)
   102fc:	dd800617 	ldw	r22,24(sp)
   10300:	dd400517 	ldw	r21,20(sp)
   10304:	dd000417 	ldw	r20,16(sp)
   10308:	dcc00317 	ldw	r19,12(sp)
   1030c:	dc800217 	ldw	r18,8(sp)
   10310:	dc400117 	ldw	r17,4(sp)
   10314:	dc000017 	ldw	r16,0(sp)
   10318:	dec00a04 	addi	sp,sp,40
   1031c:	f800283a 	ret
   10320:	017fff04 	movi	r5,-4
   10324:	414a703a 	and	r5,r8,r5
   10328:	814d883a 	add	r6,r16,r5
   1032c:	30c01f16 	blt	r6,r3,103ac <_realloc_r+0x22c>
   10330:	20800317 	ldw	r2,12(r4)
   10334:	20c00217 	ldw	r3,8(r4)
   10338:	a825883a 	mov	r18,r21
   1033c:	3021883a 	mov	r16,r6
   10340:	18800315 	stw	r2,12(r3)
   10344:	10c00215 	stw	r3,8(r2)
   10348:	003fdb06 	br	102b8 <__alt_data_end+0xf00102b8>
   1034c:	00800304 	movi	r2,12
   10350:	a0800015 	stw	r2,0(r20)
   10354:	0005883a 	mov	r2,zero
   10358:	003fe506 	br	102f0 <__alt_data_end+0xf00102f0>
   1035c:	98c00117 	ldw	r3,4(r19)
   10360:	9c4b883a 	add	r5,r19,r17
   10364:	11000054 	ori	r4,r2,1
   10368:	18c0004c 	andi	r3,r3,1
   1036c:	1c62b03a 	or	r17,r3,r17
   10370:	9c400115 	stw	r17,4(r19)
   10374:	29000115 	stw	r4,4(r5)
   10378:	2885883a 	add	r2,r5,r2
   1037c:	10c00117 	ldw	r3,4(r2)
   10380:	29400204 	addi	r5,r5,8
   10384:	a009883a 	mov	r4,r20
   10388:	18c00054 	ori	r3,r3,1
   1038c:	10c00115 	stw	r3,4(r2)
   10390:	000db4c0 	call	db4c <_free_r>
   10394:	003fd306 	br	102e4 <__alt_data_end+0xf00102e4>
   10398:	017fff04 	movi	r5,-4
   1039c:	414a703a 	and	r5,r8,r5
   103a0:	89800404 	addi	r6,r17,16
   103a4:	8151883a 	add	r8,r16,r5
   103a8:	4180590e 	bge	r8,r6,10510 <_realloc_r+0x390>
   103ac:	1080004c 	andi	r2,r2,1
   103b0:	103f9e1e 	bne	r2,zero,1022c <__alt_data_end+0xf001022c>
   103b4:	adbffe17 	ldw	r22,-8(r21)
   103b8:	00bfff04 	movi	r2,-4
   103bc:	9dadc83a 	sub	r22,r19,r22
   103c0:	b1800117 	ldw	r6,4(r22)
   103c4:	3084703a 	and	r2,r6,r2
   103c8:	20002026 	beq	r4,zero,1044c <_realloc_r+0x2cc>
   103cc:	80af883a 	add	r23,r16,r2
   103d0:	b96f883a 	add	r23,r23,r5
   103d4:	21c05f26 	beq	r4,r7,10554 <_realloc_r+0x3d4>
   103d8:	b8c01c16 	blt	r23,r3,1044c <_realloc_r+0x2cc>
   103dc:	20800317 	ldw	r2,12(r4)
   103e0:	20c00217 	ldw	r3,8(r4)
   103e4:	81bfff04 	addi	r6,r16,-4
   103e8:	01000904 	movi	r4,36
   103ec:	18800315 	stw	r2,12(r3)
   103f0:	10c00215 	stw	r3,8(r2)
   103f4:	b0c00217 	ldw	r3,8(r22)
   103f8:	b0800317 	ldw	r2,12(r22)
   103fc:	b4800204 	addi	r18,r22,8
   10400:	18800315 	stw	r2,12(r3)
   10404:	10c00215 	stw	r3,8(r2)
   10408:	21801b36 	bltu	r4,r6,10478 <_realloc_r+0x2f8>
   1040c:	008004c4 	movi	r2,19
   10410:	1180352e 	bgeu	r2,r6,104e8 <_realloc_r+0x368>
   10414:	a8800017 	ldw	r2,0(r21)
   10418:	b0800215 	stw	r2,8(r22)
   1041c:	a8800117 	ldw	r2,4(r21)
   10420:	b0800315 	stw	r2,12(r22)
   10424:	008006c4 	movi	r2,27
   10428:	11807f36 	bltu	r2,r6,10628 <_realloc_r+0x4a8>
   1042c:	b0800404 	addi	r2,r22,16
   10430:	ad400204 	addi	r21,r21,8
   10434:	00002d06 	br	104ec <_realloc_r+0x36c>
   10438:	adbffe17 	ldw	r22,-8(r21)
   1043c:	00bfff04 	movi	r2,-4
   10440:	9dadc83a 	sub	r22,r19,r22
   10444:	b1000117 	ldw	r4,4(r22)
   10448:	2084703a 	and	r2,r4,r2
   1044c:	b03f7726 	beq	r22,zero,1022c <__alt_data_end+0xf001022c>
   10450:	80af883a 	add	r23,r16,r2
   10454:	b8ff7516 	blt	r23,r3,1022c <__alt_data_end+0xf001022c>
   10458:	b0800317 	ldw	r2,12(r22)
   1045c:	b0c00217 	ldw	r3,8(r22)
   10460:	81bfff04 	addi	r6,r16,-4
   10464:	01000904 	movi	r4,36
   10468:	18800315 	stw	r2,12(r3)
   1046c:	10c00215 	stw	r3,8(r2)
   10470:	b4800204 	addi	r18,r22,8
   10474:	21bfe52e 	bgeu	r4,r6,1040c <__alt_data_end+0xf001040c>
   10478:	a80b883a 	mov	r5,r21
   1047c:	9009883a 	mov	r4,r18
   10480:	000f0280 	call	f028 <memmove>
   10484:	b821883a 	mov	r16,r23
   10488:	b027883a 	mov	r19,r22
   1048c:	003f8a06 	br	102b8 <__alt_data_end+0xf00102b8>
   10490:	300b883a 	mov	r5,r6
   10494:	dfc00917 	ldw	ra,36(sp)
   10498:	df000817 	ldw	fp,32(sp)
   1049c:	ddc00717 	ldw	r23,28(sp)
   104a0:	dd800617 	ldw	r22,24(sp)
   104a4:	dd400517 	ldw	r21,20(sp)
   104a8:	dd000417 	ldw	r20,16(sp)
   104ac:	dcc00317 	ldw	r19,12(sp)
   104b0:	dc800217 	ldw	r18,8(sp)
   104b4:	dc400117 	ldw	r17,4(sp)
   104b8:	dc000017 	ldw	r16,0(sp)
   104bc:	dec00a04 	addi	sp,sp,40
   104c0:	000e7381 	jmpi	e738 <_malloc_r>
   104c4:	a8c00017 	ldw	r3,0(r21)
   104c8:	90c00015 	stw	r3,0(r18)
   104cc:	a8c00117 	ldw	r3,4(r21)
   104d0:	90c00115 	stw	r3,4(r18)
   104d4:	00c006c4 	movi	r3,27
   104d8:	19804536 	bltu	r3,r6,105f0 <_realloc_r+0x470>
   104dc:	90800204 	addi	r2,r18,8
   104e0:	a8c00204 	addi	r3,r21,8
   104e4:	003f6306 	br	10274 <__alt_data_end+0xf0010274>
   104e8:	9005883a 	mov	r2,r18
   104ec:	a8c00017 	ldw	r3,0(r21)
   104f0:	b821883a 	mov	r16,r23
   104f4:	b027883a 	mov	r19,r22
   104f8:	10c00015 	stw	r3,0(r2)
   104fc:	a8c00117 	ldw	r3,4(r21)
   10500:	10c00115 	stw	r3,4(r2)
   10504:	a8c00217 	ldw	r3,8(r21)
   10508:	10c00215 	stw	r3,8(r2)
   1050c:	003f6a06 	br	102b8 <__alt_data_end+0xf00102b8>
   10510:	9c67883a 	add	r19,r19,r17
   10514:	4445c83a 	sub	r2,r8,r17
   10518:	e4c00215 	stw	r19,8(fp)
   1051c:	10800054 	ori	r2,r2,1
   10520:	98800115 	stw	r2,4(r19)
   10524:	a8bfff17 	ldw	r2,-4(r21)
   10528:	a009883a 	mov	r4,r20
   1052c:	1080004c 	andi	r2,r2,1
   10530:	1462b03a 	or	r17,r2,r17
   10534:	ac7fff15 	stw	r17,-4(r21)
   10538:	0013ac80 	call	13ac8 <__malloc_unlock>
   1053c:	a805883a 	mov	r2,r21
   10540:	003f6b06 	br	102f0 <__alt_data_end+0xf00102f0>
   10544:	a80b883a 	mov	r5,r21
   10548:	9009883a 	mov	r4,r18
   1054c:	000f0280 	call	f028 <memmove>
   10550:	003f4e06 	br	1028c <__alt_data_end+0xf001028c>
   10554:	89000404 	addi	r4,r17,16
   10558:	b93fbc16 	blt	r23,r4,1044c <__alt_data_end+0xf001044c>
   1055c:	b0800317 	ldw	r2,12(r22)
   10560:	b0c00217 	ldw	r3,8(r22)
   10564:	81bfff04 	addi	r6,r16,-4
   10568:	01000904 	movi	r4,36
   1056c:	18800315 	stw	r2,12(r3)
   10570:	10c00215 	stw	r3,8(r2)
   10574:	b4800204 	addi	r18,r22,8
   10578:	21804336 	bltu	r4,r6,10688 <_realloc_r+0x508>
   1057c:	008004c4 	movi	r2,19
   10580:	11803f2e 	bgeu	r2,r6,10680 <_realloc_r+0x500>
   10584:	a8800017 	ldw	r2,0(r21)
   10588:	b0800215 	stw	r2,8(r22)
   1058c:	a8800117 	ldw	r2,4(r21)
   10590:	b0800315 	stw	r2,12(r22)
   10594:	008006c4 	movi	r2,27
   10598:	11803f36 	bltu	r2,r6,10698 <_realloc_r+0x518>
   1059c:	b0800404 	addi	r2,r22,16
   105a0:	ad400204 	addi	r21,r21,8
   105a4:	a8c00017 	ldw	r3,0(r21)
   105a8:	10c00015 	stw	r3,0(r2)
   105ac:	a8c00117 	ldw	r3,4(r21)
   105b0:	10c00115 	stw	r3,4(r2)
   105b4:	a8c00217 	ldw	r3,8(r21)
   105b8:	10c00215 	stw	r3,8(r2)
   105bc:	b447883a 	add	r3,r22,r17
   105c0:	bc45c83a 	sub	r2,r23,r17
   105c4:	e0c00215 	stw	r3,8(fp)
   105c8:	10800054 	ori	r2,r2,1
   105cc:	18800115 	stw	r2,4(r3)
   105d0:	b0800117 	ldw	r2,4(r22)
   105d4:	a009883a 	mov	r4,r20
   105d8:	1080004c 	andi	r2,r2,1
   105dc:	1462b03a 	or	r17,r2,r17
   105e0:	b4400115 	stw	r17,4(r22)
   105e4:	0013ac80 	call	13ac8 <__malloc_unlock>
   105e8:	9005883a 	mov	r2,r18
   105ec:	003f4006 	br	102f0 <__alt_data_end+0xf00102f0>
   105f0:	a8c00217 	ldw	r3,8(r21)
   105f4:	90c00215 	stw	r3,8(r18)
   105f8:	a8c00317 	ldw	r3,12(r21)
   105fc:	90c00315 	stw	r3,12(r18)
   10600:	30801126 	beq	r6,r2,10648 <_realloc_r+0x4c8>
   10604:	90800404 	addi	r2,r18,16
   10608:	a8c00404 	addi	r3,r21,16
   1060c:	003f1906 	br	10274 <__alt_data_end+0xf0010274>
   10610:	90ffff17 	ldw	r3,-4(r18)
   10614:	00bfff04 	movi	r2,-4
   10618:	a825883a 	mov	r18,r21
   1061c:	1884703a 	and	r2,r3,r2
   10620:	80a1883a 	add	r16,r16,r2
   10624:	003f2406 	br	102b8 <__alt_data_end+0xf00102b8>
   10628:	a8800217 	ldw	r2,8(r21)
   1062c:	b0800415 	stw	r2,16(r22)
   10630:	a8800317 	ldw	r2,12(r21)
   10634:	b0800515 	stw	r2,20(r22)
   10638:	31000a26 	beq	r6,r4,10664 <_realloc_r+0x4e4>
   1063c:	b0800604 	addi	r2,r22,24
   10640:	ad400404 	addi	r21,r21,16
   10644:	003fa906 	br	104ec <__alt_data_end+0xf00104ec>
   10648:	a9000417 	ldw	r4,16(r21)
   1064c:	90800604 	addi	r2,r18,24
   10650:	a8c00604 	addi	r3,r21,24
   10654:	91000415 	stw	r4,16(r18)
   10658:	a9000517 	ldw	r4,20(r21)
   1065c:	91000515 	stw	r4,20(r18)
   10660:	003f0406 	br	10274 <__alt_data_end+0xf0010274>
   10664:	a8c00417 	ldw	r3,16(r21)
   10668:	ad400604 	addi	r21,r21,24
   1066c:	b0800804 	addi	r2,r22,32
   10670:	b0c00615 	stw	r3,24(r22)
   10674:	a8ffff17 	ldw	r3,-4(r21)
   10678:	b0c00715 	stw	r3,28(r22)
   1067c:	003f9b06 	br	104ec <__alt_data_end+0xf00104ec>
   10680:	9005883a 	mov	r2,r18
   10684:	003fc706 	br	105a4 <__alt_data_end+0xf00105a4>
   10688:	a80b883a 	mov	r5,r21
   1068c:	9009883a 	mov	r4,r18
   10690:	000f0280 	call	f028 <memmove>
   10694:	003fc906 	br	105bc <__alt_data_end+0xf00105bc>
   10698:	a8800217 	ldw	r2,8(r21)
   1069c:	b0800415 	stw	r2,16(r22)
   106a0:	a8800317 	ldw	r2,12(r21)
   106a4:	b0800515 	stw	r2,20(r22)
   106a8:	31000726 	beq	r6,r4,106c8 <_realloc_r+0x548>
   106ac:	b0800604 	addi	r2,r22,24
   106b0:	ad400404 	addi	r21,r21,16
   106b4:	003fbb06 	br	105a4 <__alt_data_end+0xf00105a4>
   106b8:	a009883a 	mov	r4,r20
   106bc:	0013ac80 	call	13ac8 <__malloc_unlock>
   106c0:	0005883a 	mov	r2,zero
   106c4:	003f0a06 	br	102f0 <__alt_data_end+0xf00102f0>
   106c8:	a8c00417 	ldw	r3,16(r21)
   106cc:	ad400604 	addi	r21,r21,24
   106d0:	b0800804 	addi	r2,r22,32
   106d4:	b0c00615 	stw	r3,24(r22)
   106d8:	a8ffff17 	ldw	r3,-4(r21)
   106dc:	b0c00715 	stw	r3,28(r22)
   106e0:	003fb006 	br	105a4 <__alt_data_end+0xf00105a4>

000106e4 <__fpclassifyd>:
   106e4:	00a00034 	movhi	r2,32768
   106e8:	10bfffc4 	addi	r2,r2,-1
   106ec:	2884703a 	and	r2,r5,r2
   106f0:	10000726 	beq	r2,zero,10710 <__fpclassifyd+0x2c>
   106f4:	00fffc34 	movhi	r3,65520
   106f8:	019ff834 	movhi	r6,32736
   106fc:	28c7883a 	add	r3,r5,r3
   10700:	31bfffc4 	addi	r6,r6,-1
   10704:	30c00536 	bltu	r6,r3,1071c <__fpclassifyd+0x38>
   10708:	00800104 	movi	r2,4
   1070c:	f800283a 	ret
   10710:	2000021e 	bne	r4,zero,1071c <__fpclassifyd+0x38>
   10714:	00800084 	movi	r2,2
   10718:	f800283a 	ret
   1071c:	00dffc34 	movhi	r3,32752
   10720:	019ff834 	movhi	r6,32736
   10724:	28cb883a 	add	r5,r5,r3
   10728:	31bfffc4 	addi	r6,r6,-1
   1072c:	317ff62e 	bgeu	r6,r5,10708 <__alt_data_end+0xf0010708>
   10730:	01400434 	movhi	r5,16
   10734:	297fffc4 	addi	r5,r5,-1
   10738:	28800236 	bltu	r5,r2,10744 <__fpclassifyd+0x60>
   1073c:	008000c4 	movi	r2,3
   10740:	f800283a 	ret
   10744:	10c00226 	beq	r2,r3,10750 <__fpclassifyd+0x6c>
   10748:	0005883a 	mov	r2,zero
   1074c:	f800283a 	ret
   10750:	2005003a 	cmpeq	r2,r4,zero
   10754:	f800283a 	ret

00010758 <_sbrk_r>:
   10758:	defffd04 	addi	sp,sp,-12
   1075c:	dc000015 	stw	r16,0(sp)
   10760:	04020034 	movhi	r16,2048
   10764:	dc400115 	stw	r17,4(sp)
   10768:	8409f404 	addi	r16,r16,10192
   1076c:	2023883a 	mov	r17,r4
   10770:	2809883a 	mov	r4,r5
   10774:	dfc00215 	stw	ra,8(sp)
   10778:	80000015 	stw	zero,0(r16)
   1077c:	0013c880 	call	13c88 <sbrk>
   10780:	00ffffc4 	movi	r3,-1
   10784:	10c00526 	beq	r2,r3,1079c <_sbrk_r+0x44>
   10788:	dfc00217 	ldw	ra,8(sp)
   1078c:	dc400117 	ldw	r17,4(sp)
   10790:	dc000017 	ldw	r16,0(sp)
   10794:	dec00304 	addi	sp,sp,12
   10798:	f800283a 	ret
   1079c:	80c00017 	ldw	r3,0(r16)
   107a0:	183ff926 	beq	r3,zero,10788 <__alt_data_end+0xf0010788>
   107a4:	88c00015 	stw	r3,0(r17)
   107a8:	003ff706 	br	10788 <__alt_data_end+0xf0010788>

000107ac <__sread>:
   107ac:	defffe04 	addi	sp,sp,-8
   107b0:	dc000015 	stw	r16,0(sp)
   107b4:	2821883a 	mov	r16,r5
   107b8:	2940038f 	ldh	r5,14(r5)
   107bc:	dfc00115 	stw	ra,4(sp)
   107c0:	00125a00 	call	125a0 <_read_r>
   107c4:	10000716 	blt	r2,zero,107e4 <__sread+0x38>
   107c8:	80c01417 	ldw	r3,80(r16)
   107cc:	1887883a 	add	r3,r3,r2
   107d0:	80c01415 	stw	r3,80(r16)
   107d4:	dfc00117 	ldw	ra,4(sp)
   107d8:	dc000017 	ldw	r16,0(sp)
   107dc:	dec00204 	addi	sp,sp,8
   107e0:	f800283a 	ret
   107e4:	80c0030b 	ldhu	r3,12(r16)
   107e8:	18fbffcc 	andi	r3,r3,61439
   107ec:	80c0030d 	sth	r3,12(r16)
   107f0:	dfc00117 	ldw	ra,4(sp)
   107f4:	dc000017 	ldw	r16,0(sp)
   107f8:	dec00204 	addi	sp,sp,8
   107fc:	f800283a 	ret

00010800 <__seofread>:
   10800:	0005883a 	mov	r2,zero
   10804:	f800283a 	ret

00010808 <__swrite>:
   10808:	2880030b 	ldhu	r2,12(r5)
   1080c:	defffb04 	addi	sp,sp,-20
   10810:	dcc00315 	stw	r19,12(sp)
   10814:	dc800215 	stw	r18,8(sp)
   10818:	dc400115 	stw	r17,4(sp)
   1081c:	dc000015 	stw	r16,0(sp)
   10820:	dfc00415 	stw	ra,16(sp)
   10824:	10c0400c 	andi	r3,r2,256
   10828:	2821883a 	mov	r16,r5
   1082c:	2023883a 	mov	r17,r4
   10830:	3025883a 	mov	r18,r6
   10834:	3827883a 	mov	r19,r7
   10838:	18000526 	beq	r3,zero,10850 <__swrite+0x48>
   1083c:	2940038f 	ldh	r5,14(r5)
   10840:	01c00084 	movi	r7,2
   10844:	000d883a 	mov	r6,zero
   10848:	00125400 	call	12540 <_lseek_r>
   1084c:	8080030b 	ldhu	r2,12(r16)
   10850:	8140038f 	ldh	r5,14(r16)
   10854:	10bbffcc 	andi	r2,r2,61439
   10858:	980f883a 	mov	r7,r19
   1085c:	900d883a 	mov	r6,r18
   10860:	8809883a 	mov	r4,r17
   10864:	8080030d 	sth	r2,12(r16)
   10868:	dfc00417 	ldw	ra,16(sp)
   1086c:	dcc00317 	ldw	r19,12(sp)
   10870:	dc800217 	ldw	r18,8(sp)
   10874:	dc400117 	ldw	r17,4(sp)
   10878:	dc000017 	ldw	r16,0(sp)
   1087c:	dec00504 	addi	sp,sp,20
   10880:	001200c1 	jmpi	1200c <_write_r>

00010884 <__sseek>:
   10884:	defffe04 	addi	sp,sp,-8
   10888:	dc000015 	stw	r16,0(sp)
   1088c:	2821883a 	mov	r16,r5
   10890:	2940038f 	ldh	r5,14(r5)
   10894:	dfc00115 	stw	ra,4(sp)
   10898:	00125400 	call	12540 <_lseek_r>
   1089c:	00ffffc4 	movi	r3,-1
   108a0:	10c00826 	beq	r2,r3,108c4 <__sseek+0x40>
   108a4:	80c0030b 	ldhu	r3,12(r16)
   108a8:	80801415 	stw	r2,80(r16)
   108ac:	18c40014 	ori	r3,r3,4096
   108b0:	80c0030d 	sth	r3,12(r16)
   108b4:	dfc00117 	ldw	ra,4(sp)
   108b8:	dc000017 	ldw	r16,0(sp)
   108bc:	dec00204 	addi	sp,sp,8
   108c0:	f800283a 	ret
   108c4:	80c0030b 	ldhu	r3,12(r16)
   108c8:	18fbffcc 	andi	r3,r3,61439
   108cc:	80c0030d 	sth	r3,12(r16)
   108d0:	dfc00117 	ldw	ra,4(sp)
   108d4:	dc000017 	ldw	r16,0(sp)
   108d8:	dec00204 	addi	sp,sp,8
   108dc:	f800283a 	ret

000108e0 <__sclose>:
   108e0:	2940038f 	ldh	r5,14(r5)
   108e4:	001206c1 	jmpi	1206c <_close_r>

000108e8 <strcmp>:
   108e8:	2144b03a 	or	r2,r4,r5
   108ec:	108000cc 	andi	r2,r2,3
   108f0:	1000171e 	bne	r2,zero,10950 <strcmp+0x68>
   108f4:	20800017 	ldw	r2,0(r4)
   108f8:	28c00017 	ldw	r3,0(r5)
   108fc:	10c0141e 	bne	r2,r3,10950 <strcmp+0x68>
   10900:	027fbff4 	movhi	r9,65279
   10904:	4a7fbfc4 	addi	r9,r9,-257
   10908:	0086303a 	nor	r3,zero,r2
   1090c:	02202074 	movhi	r8,32897
   10910:	1245883a 	add	r2,r2,r9
   10914:	42202004 	addi	r8,r8,-32640
   10918:	10c4703a 	and	r2,r2,r3
   1091c:	1204703a 	and	r2,r2,r8
   10920:	10000226 	beq	r2,zero,1092c <strcmp+0x44>
   10924:	00002306 	br	109b4 <strcmp+0xcc>
   10928:	1000221e 	bne	r2,zero,109b4 <strcmp+0xcc>
   1092c:	21000104 	addi	r4,r4,4
   10930:	20c00017 	ldw	r3,0(r4)
   10934:	29400104 	addi	r5,r5,4
   10938:	29800017 	ldw	r6,0(r5)
   1093c:	1a4f883a 	add	r7,r3,r9
   10940:	00c4303a 	nor	r2,zero,r3
   10944:	3884703a 	and	r2,r7,r2
   10948:	1204703a 	and	r2,r2,r8
   1094c:	19bff626 	beq	r3,r6,10928 <__alt_data_end+0xf0010928>
   10950:	20800003 	ldbu	r2,0(r4)
   10954:	10c03fcc 	andi	r3,r2,255
   10958:	18c0201c 	xori	r3,r3,128
   1095c:	18ffe004 	addi	r3,r3,-128
   10960:	18000c26 	beq	r3,zero,10994 <strcmp+0xac>
   10964:	29800007 	ldb	r6,0(r5)
   10968:	19800326 	beq	r3,r6,10978 <strcmp+0x90>
   1096c:	00001306 	br	109bc <strcmp+0xd4>
   10970:	29800007 	ldb	r6,0(r5)
   10974:	11800b1e 	bne	r2,r6,109a4 <strcmp+0xbc>
   10978:	21000044 	addi	r4,r4,1
   1097c:	20c00003 	ldbu	r3,0(r4)
   10980:	29400044 	addi	r5,r5,1
   10984:	18803fcc 	andi	r2,r3,255
   10988:	1080201c 	xori	r2,r2,128
   1098c:	10bfe004 	addi	r2,r2,-128
   10990:	103ff71e 	bne	r2,zero,10970 <__alt_data_end+0xf0010970>
   10994:	0007883a 	mov	r3,zero
   10998:	28800003 	ldbu	r2,0(r5)
   1099c:	1885c83a 	sub	r2,r3,r2
   109a0:	f800283a 	ret
   109a4:	28800003 	ldbu	r2,0(r5)
   109a8:	18c03fcc 	andi	r3,r3,255
   109ac:	1885c83a 	sub	r2,r3,r2
   109b0:	f800283a 	ret
   109b4:	0005883a 	mov	r2,zero
   109b8:	f800283a 	ret
   109bc:	10c03fcc 	andi	r3,r2,255
   109c0:	003ff506 	br	10998 <__alt_data_end+0xf0010998>

000109c4 <__sprint_r.part.0>:
   109c4:	28801917 	ldw	r2,100(r5)
   109c8:	defff604 	addi	sp,sp,-40
   109cc:	dd400515 	stw	r21,20(sp)
   109d0:	dfc00915 	stw	ra,36(sp)
   109d4:	df000815 	stw	fp,32(sp)
   109d8:	ddc00715 	stw	r23,28(sp)
   109dc:	dd800615 	stw	r22,24(sp)
   109e0:	dd000415 	stw	r20,16(sp)
   109e4:	dcc00315 	stw	r19,12(sp)
   109e8:	dc800215 	stw	r18,8(sp)
   109ec:	dc400115 	stw	r17,4(sp)
   109f0:	dc000015 	stw	r16,0(sp)
   109f4:	1088000c 	andi	r2,r2,8192
   109f8:	302b883a 	mov	r21,r6
   109fc:	10002e26 	beq	r2,zero,10ab8 <__sprint_r.part.0+0xf4>
   10a00:	30800217 	ldw	r2,8(r6)
   10a04:	35800017 	ldw	r22,0(r6)
   10a08:	10002926 	beq	r2,zero,10ab0 <__sprint_r.part.0+0xec>
   10a0c:	2827883a 	mov	r19,r5
   10a10:	2029883a 	mov	r20,r4
   10a14:	b5c00104 	addi	r23,r22,4
   10a18:	04bfffc4 	movi	r18,-1
   10a1c:	bc400017 	ldw	r17,0(r23)
   10a20:	b4000017 	ldw	r16,0(r22)
   10a24:	0039883a 	mov	fp,zero
   10a28:	8822d0ba 	srli	r17,r17,2
   10a2c:	8800031e 	bne	r17,zero,10a3c <__sprint_r.part.0+0x78>
   10a30:	00001806 	br	10a94 <__sprint_r.part.0+0xd0>
   10a34:	84000104 	addi	r16,r16,4
   10a38:	8f001526 	beq	r17,fp,10a90 <__sprint_r.part.0+0xcc>
   10a3c:	81400017 	ldw	r5,0(r16)
   10a40:	980d883a 	mov	r6,r19
   10a44:	a009883a 	mov	r4,r20
   10a48:	00123ec0 	call	123ec <_fputwc_r>
   10a4c:	e7000044 	addi	fp,fp,1
   10a50:	14bff81e 	bne	r2,r18,10a34 <__alt_data_end+0xf0010a34>
   10a54:	9005883a 	mov	r2,r18
   10a58:	a8000215 	stw	zero,8(r21)
   10a5c:	a8000115 	stw	zero,4(r21)
   10a60:	dfc00917 	ldw	ra,36(sp)
   10a64:	df000817 	ldw	fp,32(sp)
   10a68:	ddc00717 	ldw	r23,28(sp)
   10a6c:	dd800617 	ldw	r22,24(sp)
   10a70:	dd400517 	ldw	r21,20(sp)
   10a74:	dd000417 	ldw	r20,16(sp)
   10a78:	dcc00317 	ldw	r19,12(sp)
   10a7c:	dc800217 	ldw	r18,8(sp)
   10a80:	dc400117 	ldw	r17,4(sp)
   10a84:	dc000017 	ldw	r16,0(sp)
   10a88:	dec00a04 	addi	sp,sp,40
   10a8c:	f800283a 	ret
   10a90:	a8800217 	ldw	r2,8(r21)
   10a94:	8c63883a 	add	r17,r17,r17
   10a98:	8c63883a 	add	r17,r17,r17
   10a9c:	1445c83a 	sub	r2,r2,r17
   10aa0:	a8800215 	stw	r2,8(r21)
   10aa4:	b5800204 	addi	r22,r22,8
   10aa8:	bdc00204 	addi	r23,r23,8
   10aac:	103fdb1e 	bne	r2,zero,10a1c <__alt_data_end+0xf0010a1c>
   10ab0:	0005883a 	mov	r2,zero
   10ab4:	003fe806 	br	10a58 <__alt_data_end+0xf0010a58>
   10ab8:	000de5c0 	call	de5c <__sfvwrite_r>
   10abc:	003fe606 	br	10a58 <__alt_data_end+0xf0010a58>

00010ac0 <__sprint_r>:
   10ac0:	30c00217 	ldw	r3,8(r6)
   10ac4:	18000126 	beq	r3,zero,10acc <__sprint_r+0xc>
   10ac8:	00109c41 	jmpi	109c4 <__sprint_r.part.0>
   10acc:	30000115 	stw	zero,4(r6)
   10ad0:	0005883a 	mov	r2,zero
   10ad4:	f800283a 	ret

00010ad8 <___vfiprintf_internal_r>:
   10ad8:	deffc904 	addi	sp,sp,-220
   10adc:	df003515 	stw	fp,212(sp)
   10ae0:	dd003115 	stw	r20,196(sp)
   10ae4:	dfc03615 	stw	ra,216(sp)
   10ae8:	ddc03415 	stw	r23,208(sp)
   10aec:	dd803315 	stw	r22,204(sp)
   10af0:	dd403215 	stw	r21,200(sp)
   10af4:	dcc03015 	stw	r19,192(sp)
   10af8:	dc802f15 	stw	r18,188(sp)
   10afc:	dc402e15 	stw	r17,184(sp)
   10b00:	dc002d15 	stw	r16,180(sp)
   10b04:	d9002015 	stw	r4,128(sp)
   10b08:	d9c02215 	stw	r7,136(sp)
   10b0c:	2829883a 	mov	r20,r5
   10b10:	3039883a 	mov	fp,r6
   10b14:	20000226 	beq	r4,zero,10b20 <___vfiprintf_internal_r+0x48>
   10b18:	20800e17 	ldw	r2,56(r4)
   10b1c:	1000cf26 	beq	r2,zero,10e5c <___vfiprintf_internal_r+0x384>
   10b20:	a080030b 	ldhu	r2,12(r20)
   10b24:	10c8000c 	andi	r3,r2,8192
   10b28:	1800061e 	bne	r3,zero,10b44 <___vfiprintf_internal_r+0x6c>
   10b2c:	a1001917 	ldw	r4,100(r20)
   10b30:	00f7ffc4 	movi	r3,-8193
   10b34:	10880014 	ori	r2,r2,8192
   10b38:	20c6703a 	and	r3,r4,r3
   10b3c:	a080030d 	sth	r2,12(r20)
   10b40:	a0c01915 	stw	r3,100(r20)
   10b44:	10c0020c 	andi	r3,r2,8
   10b48:	1800a926 	beq	r3,zero,10df0 <___vfiprintf_internal_r+0x318>
   10b4c:	a0c00417 	ldw	r3,16(r20)
   10b50:	1800a726 	beq	r3,zero,10df0 <___vfiprintf_internal_r+0x318>
   10b54:	1080068c 	andi	r2,r2,26
   10b58:	00c00284 	movi	r3,10
   10b5c:	10c0ac26 	beq	r2,r3,10e10 <___vfiprintf_internal_r+0x338>
   10b60:	da801a04 	addi	r10,sp,104
   10b64:	da801e15 	stw	r10,120(sp)
   10b68:	d8801e17 	ldw	r2,120(sp)
   10b6c:	da8019c4 	addi	r10,sp,103
   10b70:	05820034 	movhi	r22,2048
   10b74:	05c20034 	movhi	r23,2048
   10b78:	da801f15 	stw	r10,124(sp)
   10b7c:	1295c83a 	sub	r10,r2,r10
   10b80:	b5813e04 	addi	r22,r22,1272
   10b84:	bdc13a04 	addi	r23,r23,1256
   10b88:	dec01a15 	stw	sp,104(sp)
   10b8c:	d8001c15 	stw	zero,112(sp)
   10b90:	d8001b15 	stw	zero,108(sp)
   10b94:	d8002615 	stw	zero,152(sp)
   10b98:	d8002315 	stw	zero,140(sp)
   10b9c:	da802715 	stw	r10,156(sp)
   10ba0:	d811883a 	mov	r8,sp
   10ba4:	dd002115 	stw	r20,132(sp)
   10ba8:	e021883a 	mov	r16,fp
   10bac:	80800007 	ldb	r2,0(r16)
   10bb0:	1003ea26 	beq	r2,zero,11b5c <___vfiprintf_internal_r+0x1084>
   10bb4:	00c00944 	movi	r3,37
   10bb8:	8025883a 	mov	r18,r16
   10bbc:	10c0021e 	bne	r2,r3,10bc8 <___vfiprintf_internal_r+0xf0>
   10bc0:	00001606 	br	10c1c <___vfiprintf_internal_r+0x144>
   10bc4:	10c00326 	beq	r2,r3,10bd4 <___vfiprintf_internal_r+0xfc>
   10bc8:	94800044 	addi	r18,r18,1
   10bcc:	90800007 	ldb	r2,0(r18)
   10bd0:	103ffc1e 	bne	r2,zero,10bc4 <__alt_data_end+0xf0010bc4>
   10bd4:	9423c83a 	sub	r17,r18,r16
   10bd8:	88001026 	beq	r17,zero,10c1c <___vfiprintf_internal_r+0x144>
   10bdc:	d8c01c17 	ldw	r3,112(sp)
   10be0:	d8801b17 	ldw	r2,108(sp)
   10be4:	44000015 	stw	r16,0(r8)
   10be8:	88c7883a 	add	r3,r17,r3
   10bec:	10800044 	addi	r2,r2,1
   10bf0:	44400115 	stw	r17,4(r8)
   10bf4:	d8c01c15 	stw	r3,112(sp)
   10bf8:	d8801b15 	stw	r2,108(sp)
   10bfc:	010001c4 	movi	r4,7
   10c00:	2080760e 	bge	r4,r2,10ddc <___vfiprintf_internal_r+0x304>
   10c04:	1803821e 	bne	r3,zero,11a10 <___vfiprintf_internal_r+0xf38>
   10c08:	da802317 	ldw	r10,140(sp)
   10c0c:	d8001b15 	stw	zero,108(sp)
   10c10:	d811883a 	mov	r8,sp
   10c14:	5455883a 	add	r10,r10,r17
   10c18:	da802315 	stw	r10,140(sp)
   10c1c:	90800007 	ldb	r2,0(r18)
   10c20:	10044626 	beq	r2,zero,11d3c <___vfiprintf_internal_r+0x1264>
   10c24:	90c00047 	ldb	r3,1(r18)
   10c28:	94000044 	addi	r16,r18,1
   10c2c:	d8001d85 	stb	zero,118(sp)
   10c30:	0009883a 	mov	r4,zero
   10c34:	000f883a 	mov	r7,zero
   10c38:	027fffc4 	movi	r9,-1
   10c3c:	0023883a 	mov	r17,zero
   10c40:	0029883a 	mov	r20,zero
   10c44:	01401604 	movi	r5,88
   10c48:	01800244 	movi	r6,9
   10c4c:	03400a84 	movi	r13,42
   10c50:	03001b04 	movi	r12,108
   10c54:	84000044 	addi	r16,r16,1
   10c58:	18bff804 	addi	r2,r3,-32
   10c5c:	28827336 	bltu	r5,r2,1162c <___vfiprintf_internal_r+0xb54>
   10c60:	100490ba 	slli	r2,r2,2
   10c64:	02800074 	movhi	r10,1
   10c68:	52831e04 	addi	r10,r10,3192
   10c6c:	1285883a 	add	r2,r2,r10
   10c70:	10800017 	ldw	r2,0(r2)
   10c74:	1000683a 	jmp	r2
   10c78:	00011360 	cmpeqi	zero,zero,1101
   10c7c:	0001162c 	andhi	zero,zero,1112
   10c80:	0001162c 	andhi	zero,zero,1112
   10c84:	00011380 	call	1138 <pvPortMalloc+0x168>
   10c88:	0001162c 	andhi	zero,zero,1112
   10c8c:	0001162c 	andhi	zero,zero,1112
   10c90:	0001162c 	andhi	zero,zero,1112
   10c94:	0001162c 	andhi	zero,zero,1112
   10c98:	0001162c 	andhi	zero,zero,1112
   10c9c:	0001162c 	andhi	zero,zero,1112
   10ca0:	00011568 	cmpgeui	zero,zero,1109
   10ca4:	00011584 	movi	zero,1110
   10ca8:	0001162c 	andhi	zero,zero,1112
   10cac:	00010e6c 	andhi	zero,zero,1081
   10cb0:	00011594 	movui	zero,1110
   10cb4:	0001162c 	andhi	zero,zero,1112
   10cb8:	0001138c 	andi	zero,zero,1102
   10cbc:	00011398 	cmpnei	zero,zero,1102
   10cc0:	00011398 	cmpnei	zero,zero,1102
   10cc4:	00011398 	cmpnei	zero,zero,1102
   10cc8:	00011398 	cmpnei	zero,zero,1102
   10ccc:	00011398 	cmpnei	zero,zero,1102
   10cd0:	00011398 	cmpnei	zero,zero,1102
   10cd4:	00011398 	cmpnei	zero,zero,1102
   10cd8:	00011398 	cmpnei	zero,zero,1102
   10cdc:	00011398 	cmpnei	zero,zero,1102
   10ce0:	0001162c 	andhi	zero,zero,1112
   10ce4:	0001162c 	andhi	zero,zero,1112
   10ce8:	0001162c 	andhi	zero,zero,1112
   10cec:	0001162c 	andhi	zero,zero,1112
   10cf0:	0001162c 	andhi	zero,zero,1112
   10cf4:	0001162c 	andhi	zero,zero,1112
   10cf8:	0001162c 	andhi	zero,zero,1112
   10cfc:	0001162c 	andhi	zero,zero,1112
   10d00:	0001162c 	andhi	zero,zero,1112
   10d04:	0001162c 	andhi	zero,zero,1112
   10d08:	000113c4 	movi	zero,1103
   10d0c:	0001162c 	andhi	zero,zero,1112
   10d10:	0001162c 	andhi	zero,zero,1112
   10d14:	0001162c 	andhi	zero,zero,1112
   10d18:	0001162c 	andhi	zero,zero,1112
   10d1c:	0001162c 	andhi	zero,zero,1112
   10d20:	0001162c 	andhi	zero,zero,1112
   10d24:	0001162c 	andhi	zero,zero,1112
   10d28:	0001162c 	andhi	zero,zero,1112
   10d2c:	0001162c 	andhi	zero,zero,1112
   10d30:	0001162c 	andhi	zero,zero,1112
   10d34:	000113fc 	xorhi	zero,zero,1103
   10d38:	0001162c 	andhi	zero,zero,1112
   10d3c:	0001162c 	andhi	zero,zero,1112
   10d40:	0001162c 	andhi	zero,zero,1112
   10d44:	0001162c 	andhi	zero,zero,1112
   10d48:	0001162c 	andhi	zero,zero,1112
   10d4c:	00011454 	movui	zero,1105
   10d50:	0001162c 	andhi	zero,zero,1112
   10d54:	0001162c 	andhi	zero,zero,1112
   10d58:	000114c4 	movi	zero,1107
   10d5c:	0001162c 	andhi	zero,zero,1112
   10d60:	0001162c 	andhi	zero,zero,1112
   10d64:	0001162c 	andhi	zero,zero,1112
   10d68:	0001162c 	andhi	zero,zero,1112
   10d6c:	0001162c 	andhi	zero,zero,1112
   10d70:	0001162c 	andhi	zero,zero,1112
   10d74:	0001162c 	andhi	zero,zero,1112
   10d78:	0001162c 	andhi	zero,zero,1112
   10d7c:	0001162c 	andhi	zero,zero,1112
   10d80:	0001162c 	andhi	zero,zero,1112
   10d84:	00011270 	cmpltui	zero,zero,1097
   10d88:	0001129c 	xori	zero,zero,1098
   10d8c:	0001162c 	andhi	zero,zero,1112
   10d90:	0001162c 	andhi	zero,zero,1112
   10d94:	0001162c 	andhi	zero,zero,1112
   10d98:	000115d4 	movui	zero,1111
   10d9c:	0001129c 	xori	zero,zero,1098
   10da0:	0001162c 	andhi	zero,zero,1112
   10da4:	0001162c 	andhi	zero,zero,1112
   10da8:	00011130 	cmpltui	zero,zero,1092
   10dac:	0001162c 	andhi	zero,zero,1112
   10db0:	00011140 	call	1114 <pvPortMalloc+0x144>
   10db4:	0001117c 	xorhi	zero,zero,1093
   10db8:	00010e78 	rdprs	zero,zero,1081
   10dbc:	00011124 	muli	zero,zero,1092
   10dc0:	0001162c 	andhi	zero,zero,1112
   10dc4:	00011500 	call	1150 <vPortFree>
   10dc8:	0001162c 	andhi	zero,zero,1112
   10dcc:	00011558 	cmpnei	zero,zero,1109
   10dd0:	0001162c 	andhi	zero,zero,1112
   10dd4:	0001162c 	andhi	zero,zero,1112
   10dd8:	0001121c 	xori	zero,zero,1096
   10ddc:	42000204 	addi	r8,r8,8
   10de0:	da802317 	ldw	r10,140(sp)
   10de4:	5455883a 	add	r10,r10,r17
   10de8:	da802315 	stw	r10,140(sp)
   10dec:	003f8b06 	br	10c1c <__alt_data_end+0xf0010c1c>
   10df0:	d9002017 	ldw	r4,128(sp)
   10df4:	a00b883a 	mov	r5,r20
   10df8:	000ba040 	call	ba04 <__swsetup_r>
   10dfc:	1003b11e 	bne	r2,zero,11cc4 <___vfiprintf_internal_r+0x11ec>
   10e00:	a080030b 	ldhu	r2,12(r20)
   10e04:	00c00284 	movi	r3,10
   10e08:	1080068c 	andi	r2,r2,26
   10e0c:	10ff541e 	bne	r2,r3,10b60 <__alt_data_end+0xf0010b60>
   10e10:	a080038f 	ldh	r2,14(r20)
   10e14:	103f5216 	blt	r2,zero,10b60 <__alt_data_end+0xf0010b60>
   10e18:	d9c02217 	ldw	r7,136(sp)
   10e1c:	d9002017 	ldw	r4,128(sp)
   10e20:	e00d883a 	mov	r6,fp
   10e24:	a00b883a 	mov	r5,r20
   10e28:	0011f500 	call	11f50 <__sbprintf>
   10e2c:	dfc03617 	ldw	ra,216(sp)
   10e30:	df003517 	ldw	fp,212(sp)
   10e34:	ddc03417 	ldw	r23,208(sp)
   10e38:	dd803317 	ldw	r22,204(sp)
   10e3c:	dd403217 	ldw	r21,200(sp)
   10e40:	dd003117 	ldw	r20,196(sp)
   10e44:	dcc03017 	ldw	r19,192(sp)
   10e48:	dc802f17 	ldw	r18,188(sp)
   10e4c:	dc402e17 	ldw	r17,184(sp)
   10e50:	dc002d17 	ldw	r16,180(sp)
   10e54:	dec03704 	addi	sp,sp,220
   10e58:	f800283a 	ret
   10e5c:	000d9d80 	call	d9d8 <__sinit>
   10e60:	003f2f06 	br	10b20 <__alt_data_end+0xf0010b20>
   10e64:	0463c83a 	sub	r17,zero,r17
   10e68:	d8802215 	stw	r2,136(sp)
   10e6c:	a5000114 	ori	r20,r20,4
   10e70:	80c00007 	ldb	r3,0(r16)
   10e74:	003f7706 	br	10c54 <__alt_data_end+0xf0010c54>
   10e78:	00800c04 	movi	r2,48
   10e7c:	da802217 	ldw	r10,136(sp)
   10e80:	d8801d05 	stb	r2,116(sp)
   10e84:	00801e04 	movi	r2,120
   10e88:	d8801d45 	stb	r2,117(sp)
   10e8c:	d8001d85 	stb	zero,118(sp)
   10e90:	50c00104 	addi	r3,r10,4
   10e94:	54800017 	ldw	r18,0(r10)
   10e98:	0027883a 	mov	r19,zero
   10e9c:	a0800094 	ori	r2,r20,2
   10ea0:	48030b16 	blt	r9,zero,11ad0 <___vfiprintf_internal_r+0xff8>
   10ea4:	00bfdfc4 	movi	r2,-129
   10ea8:	a096703a 	and	r11,r20,r2
   10eac:	d8c02215 	stw	r3,136(sp)
   10eb0:	5d000094 	ori	r20,r11,2
   10eb4:	90032b1e 	bne	r18,zero,11b64 <___vfiprintf_internal_r+0x108c>
   10eb8:	00820034 	movhi	r2,2048
   10ebc:	1080d904 	addi	r2,r2,868
   10ec0:	d8802615 	stw	r2,152(sp)
   10ec4:	0039883a 	mov	fp,zero
   10ec8:	48017b1e 	bne	r9,zero,114b8 <___vfiprintf_internal_r+0x9e0>
   10ecc:	0013883a 	mov	r9,zero
   10ed0:	0027883a 	mov	r19,zero
   10ed4:	dd401a04 	addi	r21,sp,104
   10ed8:	4825883a 	mov	r18,r9
   10edc:	4cc0010e 	bge	r9,r19,10ee4 <___vfiprintf_internal_r+0x40c>
   10ee0:	9825883a 	mov	r18,r19
   10ee4:	e7003fcc 	andi	fp,fp,255
   10ee8:	e700201c 	xori	fp,fp,128
   10eec:	e73fe004 	addi	fp,fp,-128
   10ef0:	e0000126 	beq	fp,zero,10ef8 <___vfiprintf_internal_r+0x420>
   10ef4:	94800044 	addi	r18,r18,1
   10ef8:	a380008c 	andi	r14,r20,2
   10efc:	70000126 	beq	r14,zero,10f04 <___vfiprintf_internal_r+0x42c>
   10f00:	94800084 	addi	r18,r18,2
   10f04:	a700210c 	andi	fp,r20,132
   10f08:	e001df1e 	bne	fp,zero,11688 <___vfiprintf_internal_r+0xbb0>
   10f0c:	8c87c83a 	sub	r3,r17,r18
   10f10:	00c1dd0e 	bge	zero,r3,11688 <___vfiprintf_internal_r+0xbb0>
   10f14:	01c00404 	movi	r7,16
   10f18:	d8801c17 	ldw	r2,112(sp)
   10f1c:	38c3ad0e 	bge	r7,r3,11dd4 <___vfiprintf_internal_r+0x12fc>
   10f20:	02820034 	movhi	r10,2048
   10f24:	52813e04 	addi	r10,r10,1272
   10f28:	dc002915 	stw	r16,164(sp)
   10f2c:	d9801b17 	ldw	r6,108(sp)
   10f30:	da802415 	stw	r10,144(sp)
   10f34:	03c001c4 	movi	r15,7
   10f38:	da402515 	stw	r9,148(sp)
   10f3c:	db802815 	stw	r14,160(sp)
   10f40:	1821883a 	mov	r16,r3
   10f44:	00000506 	br	10f5c <___vfiprintf_internal_r+0x484>
   10f48:	31400084 	addi	r5,r6,2
   10f4c:	42000204 	addi	r8,r8,8
   10f50:	200d883a 	mov	r6,r4
   10f54:	843ffc04 	addi	r16,r16,-16
   10f58:	3c000d0e 	bge	r7,r16,10f90 <___vfiprintf_internal_r+0x4b8>
   10f5c:	10800404 	addi	r2,r2,16
   10f60:	31000044 	addi	r4,r6,1
   10f64:	45800015 	stw	r22,0(r8)
   10f68:	41c00115 	stw	r7,4(r8)
   10f6c:	d8801c15 	stw	r2,112(sp)
   10f70:	d9001b15 	stw	r4,108(sp)
   10f74:	793ff40e 	bge	r15,r4,10f48 <__alt_data_end+0xf0010f48>
   10f78:	1001b51e 	bne	r2,zero,11650 <___vfiprintf_internal_r+0xb78>
   10f7c:	843ffc04 	addi	r16,r16,-16
   10f80:	000d883a 	mov	r6,zero
   10f84:	01400044 	movi	r5,1
   10f88:	d811883a 	mov	r8,sp
   10f8c:	3c3ff316 	blt	r7,r16,10f5c <__alt_data_end+0xf0010f5c>
   10f90:	8007883a 	mov	r3,r16
   10f94:	da402517 	ldw	r9,148(sp)
   10f98:	db802817 	ldw	r14,160(sp)
   10f9c:	dc002917 	ldw	r16,164(sp)
   10fa0:	da802417 	ldw	r10,144(sp)
   10fa4:	1885883a 	add	r2,r3,r2
   10fa8:	40c00115 	stw	r3,4(r8)
   10fac:	42800015 	stw	r10,0(r8)
   10fb0:	d8801c15 	stw	r2,112(sp)
   10fb4:	d9401b15 	stw	r5,108(sp)
   10fb8:	00c001c4 	movi	r3,7
   10fbc:	19426016 	blt	r3,r5,11940 <___vfiprintf_internal_r+0xe68>
   10fc0:	d8c01d87 	ldb	r3,118(sp)
   10fc4:	42000204 	addi	r8,r8,8
   10fc8:	29000044 	addi	r4,r5,1
   10fcc:	1801b31e 	bne	r3,zero,1169c <___vfiprintf_internal_r+0xbc4>
   10fd0:	7001c026 	beq	r14,zero,116d4 <___vfiprintf_internal_r+0xbfc>
   10fd4:	d8c01d04 	addi	r3,sp,116
   10fd8:	10800084 	addi	r2,r2,2
   10fdc:	40c00015 	stw	r3,0(r8)
   10fe0:	00c00084 	movi	r3,2
   10fe4:	40c00115 	stw	r3,4(r8)
   10fe8:	d8801c15 	stw	r2,112(sp)
   10fec:	d9001b15 	stw	r4,108(sp)
   10ff0:	00c001c4 	movi	r3,7
   10ff4:	1902650e 	bge	r3,r4,1198c <___vfiprintf_internal_r+0xeb4>
   10ff8:	10029a1e 	bne	r2,zero,11a64 <___vfiprintf_internal_r+0xf8c>
   10ffc:	00c02004 	movi	r3,128
   11000:	01000044 	movi	r4,1
   11004:	000b883a 	mov	r5,zero
   11008:	d811883a 	mov	r8,sp
   1100c:	e0c1b31e 	bne	fp,r3,116dc <___vfiprintf_internal_r+0xc04>
   11010:	8cb9c83a 	sub	fp,r17,r18
   11014:	0701b10e 	bge	zero,fp,116dc <___vfiprintf_internal_r+0xc04>
   11018:	01c00404 	movi	r7,16
   1101c:	3f03890e 	bge	r7,fp,11e44 <___vfiprintf_internal_r+0x136c>
   11020:	00c20034 	movhi	r3,2048
   11024:	18c13a04 	addi	r3,r3,1256
   11028:	d8c02415 	stw	r3,144(sp)
   1102c:	8007883a 	mov	r3,r16
   11030:	034001c4 	movi	r13,7
   11034:	e021883a 	mov	r16,fp
   11038:	da402515 	stw	r9,148(sp)
   1103c:	1839883a 	mov	fp,r3
   11040:	00000506 	br	11058 <___vfiprintf_internal_r+0x580>
   11044:	29800084 	addi	r6,r5,2
   11048:	42000204 	addi	r8,r8,8
   1104c:	180b883a 	mov	r5,r3
   11050:	843ffc04 	addi	r16,r16,-16
   11054:	3c000d0e 	bge	r7,r16,1108c <___vfiprintf_internal_r+0x5b4>
   11058:	10800404 	addi	r2,r2,16
   1105c:	28c00044 	addi	r3,r5,1
   11060:	45c00015 	stw	r23,0(r8)
   11064:	41c00115 	stw	r7,4(r8)
   11068:	d8801c15 	stw	r2,112(sp)
   1106c:	d8c01b15 	stw	r3,108(sp)
   11070:	68fff40e 	bge	r13,r3,11044 <__alt_data_end+0xf0011044>
   11074:	1002241e 	bne	r2,zero,11908 <___vfiprintf_internal_r+0xe30>
   11078:	843ffc04 	addi	r16,r16,-16
   1107c:	01800044 	movi	r6,1
   11080:	000b883a 	mov	r5,zero
   11084:	d811883a 	mov	r8,sp
   11088:	3c3ff316 	blt	r7,r16,11058 <__alt_data_end+0xf0011058>
   1108c:	da402517 	ldw	r9,148(sp)
   11090:	e007883a 	mov	r3,fp
   11094:	8039883a 	mov	fp,r16
   11098:	1821883a 	mov	r16,r3
   1109c:	d8c02417 	ldw	r3,144(sp)
   110a0:	1705883a 	add	r2,r2,fp
   110a4:	47000115 	stw	fp,4(r8)
   110a8:	40c00015 	stw	r3,0(r8)
   110ac:	d8801c15 	stw	r2,112(sp)
   110b0:	d9801b15 	stw	r6,108(sp)
   110b4:	00c001c4 	movi	r3,7
   110b8:	19827616 	blt	r3,r6,11a94 <___vfiprintf_internal_r+0xfbc>
   110bc:	4cf9c83a 	sub	fp,r9,r19
   110c0:	42000204 	addi	r8,r8,8
   110c4:	31000044 	addi	r4,r6,1
   110c8:	300b883a 	mov	r5,r6
   110cc:	07018516 	blt	zero,fp,116e4 <___vfiprintf_internal_r+0xc0c>
   110d0:	9885883a 	add	r2,r19,r2
   110d4:	45400015 	stw	r21,0(r8)
   110d8:	44c00115 	stw	r19,4(r8)
   110dc:	d8801c15 	stw	r2,112(sp)
   110e0:	d9001b15 	stw	r4,108(sp)
   110e4:	00c001c4 	movi	r3,7
   110e8:	1901dd0e 	bge	r3,r4,11860 <___vfiprintf_internal_r+0xd88>
   110ec:	1002401e 	bne	r2,zero,119f0 <___vfiprintf_internal_r+0xf18>
   110f0:	d8001b15 	stw	zero,108(sp)
   110f4:	a2c0010c 	andi	r11,r20,4
   110f8:	58000226 	beq	r11,zero,11104 <___vfiprintf_internal_r+0x62c>
   110fc:	8ca7c83a 	sub	r19,r17,r18
   11100:	04c2f216 	blt	zero,r19,11ccc <___vfiprintf_internal_r+0x11f4>
   11104:	8c80010e 	bge	r17,r18,1110c <___vfiprintf_internal_r+0x634>
   11108:	9023883a 	mov	r17,r18
   1110c:	da802317 	ldw	r10,140(sp)
   11110:	5455883a 	add	r10,r10,r17
   11114:	da802315 	stw	r10,140(sp)
   11118:	d8001b15 	stw	zero,108(sp)
   1111c:	d811883a 	mov	r8,sp
   11120:	003ea206 	br	10bac <__alt_data_end+0xf0010bac>
   11124:	a5000814 	ori	r20,r20,32
   11128:	80c00007 	ldb	r3,0(r16)
   1112c:	003ec906 	br	10c54 <__alt_data_end+0xf0010c54>
   11130:	80c00007 	ldb	r3,0(r16)
   11134:	1b030926 	beq	r3,r12,11d5c <___vfiprintf_internal_r+0x1284>
   11138:	a5000414 	ori	r20,r20,16
   1113c:	003ec506 	br	10c54 <__alt_data_end+0xf0010c54>
   11140:	21003fcc 	andi	r4,r4,255
   11144:	20035e1e 	bne	r4,zero,11ec0 <___vfiprintf_internal_r+0x13e8>
   11148:	a080080c 	andi	r2,r20,32
   1114c:	1002a526 	beq	r2,zero,11be4 <___vfiprintf_internal_r+0x110c>
   11150:	da802217 	ldw	r10,136(sp)
   11154:	50800017 	ldw	r2,0(r10)
   11158:	da802317 	ldw	r10,140(sp)
   1115c:	5007d7fa 	srai	r3,r10,31
   11160:	da802217 	ldw	r10,136(sp)
   11164:	10c00115 	stw	r3,4(r2)
   11168:	52800104 	addi	r10,r10,4
   1116c:	da802215 	stw	r10,136(sp)
   11170:	da802317 	ldw	r10,140(sp)
   11174:	12800015 	stw	r10,0(r2)
   11178:	003e8c06 	br	10bac <__alt_data_end+0xf0010bac>
   1117c:	21003fcc 	andi	r4,r4,255
   11180:	2003511e 	bne	r4,zero,11ec8 <___vfiprintf_internal_r+0x13f0>
   11184:	a080080c 	andi	r2,r20,32
   11188:	1000a126 	beq	r2,zero,11410 <___vfiprintf_internal_r+0x938>
   1118c:	da802217 	ldw	r10,136(sp)
   11190:	d8001d85 	stb	zero,118(sp)
   11194:	50800204 	addi	r2,r10,8
   11198:	54800017 	ldw	r18,0(r10)
   1119c:	54c00117 	ldw	r19,4(r10)
   111a0:	4802b416 	blt	r9,zero,11c74 <___vfiprintf_internal_r+0x119c>
   111a4:	013fdfc4 	movi	r4,-129
   111a8:	94c6b03a 	or	r3,r18,r19
   111ac:	d8802215 	stw	r2,136(sp)
   111b0:	a128703a 	and	r20,r20,r4
   111b4:	1800a226 	beq	r3,zero,11440 <___vfiprintf_internal_r+0x968>
   111b8:	0039883a 	mov	fp,zero
   111bc:	dd401a04 	addi	r21,sp,104
   111c0:	9006d0fa 	srli	r3,r18,3
   111c4:	9808977a 	slli	r4,r19,29
   111c8:	9826d0fa 	srli	r19,r19,3
   111cc:	948001cc 	andi	r18,r18,7
   111d0:	90800c04 	addi	r2,r18,48
   111d4:	ad7fffc4 	addi	r21,r21,-1
   111d8:	20e4b03a 	or	r18,r4,r3
   111dc:	a8800005 	stb	r2,0(r21)
   111e0:	94c6b03a 	or	r3,r18,r19
   111e4:	183ff61e 	bne	r3,zero,111c0 <__alt_data_end+0xf00111c0>
   111e8:	a0c0004c 	andi	r3,r20,1
   111ec:	18005926 	beq	r3,zero,11354 <___vfiprintf_internal_r+0x87c>
   111f0:	10803fcc 	andi	r2,r2,255
   111f4:	1080201c 	xori	r2,r2,128
   111f8:	10bfe004 	addi	r2,r2,-128
   111fc:	00c00c04 	movi	r3,48
   11200:	10c05426 	beq	r2,r3,11354 <___vfiprintf_internal_r+0x87c>
   11204:	da801e17 	ldw	r10,120(sp)
   11208:	a8bfffc4 	addi	r2,r21,-1
   1120c:	a8ffffc5 	stb	r3,-1(r21)
   11210:	50a7c83a 	sub	r19,r10,r2
   11214:	102b883a 	mov	r21,r2
   11218:	003f2f06 	br	10ed8 <__alt_data_end+0xf0010ed8>
   1121c:	21003fcc 	andi	r4,r4,255
   11220:	2003421e 	bne	r4,zero,11f2c <___vfiprintf_internal_r+0x1454>
   11224:	00820034 	movhi	r2,2048
   11228:	1080d904 	addi	r2,r2,868
   1122c:	d8802615 	stw	r2,152(sp)
   11230:	a080080c 	andi	r2,r20,32
   11234:	1000aa26 	beq	r2,zero,114e0 <___vfiprintf_internal_r+0xa08>
   11238:	da802217 	ldw	r10,136(sp)
   1123c:	54800017 	ldw	r18,0(r10)
   11240:	54c00117 	ldw	r19,4(r10)
   11244:	52800204 	addi	r10,r10,8
   11248:	da802215 	stw	r10,136(sp)
   1124c:	a080004c 	andi	r2,r20,1
   11250:	1001d226 	beq	r2,zero,1199c <___vfiprintf_internal_r+0xec4>
   11254:	94c4b03a 	or	r2,r18,r19
   11258:	1002351e 	bne	r2,zero,11b30 <___vfiprintf_internal_r+0x1058>
   1125c:	d8001d85 	stb	zero,118(sp)
   11260:	48022216 	blt	r9,zero,11aec <___vfiprintf_internal_r+0x1014>
   11264:	00bfdfc4 	movi	r2,-129
   11268:	a0a8703a 	and	r20,r20,r2
   1126c:	003f1506 	br	10ec4 <__alt_data_end+0xf0010ec4>
   11270:	da802217 	ldw	r10,136(sp)
   11274:	04800044 	movi	r18,1
   11278:	d8001d85 	stb	zero,118(sp)
   1127c:	50800017 	ldw	r2,0(r10)
   11280:	52800104 	addi	r10,r10,4
   11284:	da802215 	stw	r10,136(sp)
   11288:	d8801005 	stb	r2,64(sp)
   1128c:	9027883a 	mov	r19,r18
   11290:	dd401004 	addi	r21,sp,64
   11294:	0013883a 	mov	r9,zero
   11298:	003f1706 	br	10ef8 <__alt_data_end+0xf0010ef8>
   1129c:	21003fcc 	andi	r4,r4,255
   112a0:	2003201e 	bne	r4,zero,11f24 <___vfiprintf_internal_r+0x144c>
   112a4:	a080080c 	andi	r2,r20,32
   112a8:	10004b26 	beq	r2,zero,113d8 <___vfiprintf_internal_r+0x900>
   112ac:	da802217 	ldw	r10,136(sp)
   112b0:	50800117 	ldw	r2,4(r10)
   112b4:	54800017 	ldw	r18,0(r10)
   112b8:	52800204 	addi	r10,r10,8
   112bc:	da802215 	stw	r10,136(sp)
   112c0:	1027883a 	mov	r19,r2
   112c4:	10022c16 	blt	r2,zero,11b78 <___vfiprintf_internal_r+0x10a0>
   112c8:	df001d83 	ldbu	fp,118(sp)
   112cc:	48007216 	blt	r9,zero,11498 <___vfiprintf_internal_r+0x9c0>
   112d0:	00ffdfc4 	movi	r3,-129
   112d4:	94c4b03a 	or	r2,r18,r19
   112d8:	a0e8703a 	and	r20,r20,r3
   112dc:	1000cc26 	beq	r2,zero,11610 <___vfiprintf_internal_r+0xb38>
   112e0:	98021026 	beq	r19,zero,11b24 <___vfiprintf_internal_r+0x104c>
   112e4:	dc402415 	stw	r17,144(sp)
   112e8:	dc002515 	stw	r16,148(sp)
   112ec:	9823883a 	mov	r17,r19
   112f0:	9021883a 	mov	r16,r18
   112f4:	dd401a04 	addi	r21,sp,104
   112f8:	4825883a 	mov	r18,r9
   112fc:	4027883a 	mov	r19,r8
   11300:	8009883a 	mov	r4,r16
   11304:	880b883a 	mov	r5,r17
   11308:	01800284 	movi	r6,10
   1130c:	000f883a 	mov	r7,zero
   11310:	0012eb80 	call	12eb8 <__umoddi3>
   11314:	10800c04 	addi	r2,r2,48
   11318:	ad7fffc4 	addi	r21,r21,-1
   1131c:	8009883a 	mov	r4,r16
   11320:	880b883a 	mov	r5,r17
   11324:	a8800005 	stb	r2,0(r21)
   11328:	01800284 	movi	r6,10
   1132c:	000f883a 	mov	r7,zero
   11330:	00129400 	call	12940 <__udivdi3>
   11334:	1021883a 	mov	r16,r2
   11338:	10c4b03a 	or	r2,r2,r3
   1133c:	1823883a 	mov	r17,r3
   11340:	103fef1e 	bne	r2,zero,11300 <__alt_data_end+0xf0011300>
   11344:	dc402417 	ldw	r17,144(sp)
   11348:	dc002517 	ldw	r16,148(sp)
   1134c:	9013883a 	mov	r9,r18
   11350:	9811883a 	mov	r8,r19
   11354:	da801e17 	ldw	r10,120(sp)
   11358:	5567c83a 	sub	r19,r10,r21
   1135c:	003ede06 	br	10ed8 <__alt_data_end+0xf0010ed8>
   11360:	38803fcc 	andi	r2,r7,255
   11364:	1080201c 	xori	r2,r2,128
   11368:	10bfe004 	addi	r2,r2,-128
   1136c:	1002371e 	bne	r2,zero,11c4c <___vfiprintf_internal_r+0x1174>
   11370:	01000044 	movi	r4,1
   11374:	01c00804 	movi	r7,32
   11378:	80c00007 	ldb	r3,0(r16)
   1137c:	003e3506 	br	10c54 <__alt_data_end+0xf0010c54>
   11380:	a5000054 	ori	r20,r20,1
   11384:	80c00007 	ldb	r3,0(r16)
   11388:	003e3206 	br	10c54 <__alt_data_end+0xf0010c54>
   1138c:	a5002014 	ori	r20,r20,128
   11390:	80c00007 	ldb	r3,0(r16)
   11394:	003e2f06 	br	10c54 <__alt_data_end+0xf0010c54>
   11398:	8015883a 	mov	r10,r16
   1139c:	0023883a 	mov	r17,zero
   113a0:	18bff404 	addi	r2,r3,-48
   113a4:	50c00007 	ldb	r3,0(r10)
   113a8:	8c4002a4 	muli	r17,r17,10
   113ac:	84000044 	addi	r16,r16,1
   113b0:	8015883a 	mov	r10,r16
   113b4:	1463883a 	add	r17,r2,r17
   113b8:	18bff404 	addi	r2,r3,-48
   113bc:	30bff92e 	bgeu	r6,r2,113a4 <__alt_data_end+0xf00113a4>
   113c0:	003e2506 	br	10c58 <__alt_data_end+0xf0010c58>
   113c4:	21003fcc 	andi	r4,r4,255
   113c8:	2002d41e 	bne	r4,zero,11f1c <___vfiprintf_internal_r+0x1444>
   113cc:	a5000414 	ori	r20,r20,16
   113d0:	a080080c 	andi	r2,r20,32
   113d4:	103fb51e 	bne	r2,zero,112ac <__alt_data_end+0xf00112ac>
   113d8:	a080040c 	andi	r2,r20,16
   113dc:	1001f826 	beq	r2,zero,11bc0 <___vfiprintf_internal_r+0x10e8>
   113e0:	da802217 	ldw	r10,136(sp)
   113e4:	54800017 	ldw	r18,0(r10)
   113e8:	52800104 	addi	r10,r10,4
   113ec:	da802215 	stw	r10,136(sp)
   113f0:	9027d7fa 	srai	r19,r18,31
   113f4:	9805883a 	mov	r2,r19
   113f8:	003fb206 	br	112c4 <__alt_data_end+0xf00112c4>
   113fc:	21003fcc 	andi	r4,r4,255
   11400:	2002c41e 	bne	r4,zero,11f14 <___vfiprintf_internal_r+0x143c>
   11404:	a5000414 	ori	r20,r20,16
   11408:	a080080c 	andi	r2,r20,32
   1140c:	103f5f1e 	bne	r2,zero,1118c <__alt_data_end+0xf001118c>
   11410:	a080040c 	andi	r2,r20,16
   11414:	10020f26 	beq	r2,zero,11c54 <___vfiprintf_internal_r+0x117c>
   11418:	da802217 	ldw	r10,136(sp)
   1141c:	d8001d85 	stb	zero,118(sp)
   11420:	0027883a 	mov	r19,zero
   11424:	50800104 	addi	r2,r10,4
   11428:	54800017 	ldw	r18,0(r10)
   1142c:	48021116 	blt	r9,zero,11c74 <___vfiprintf_internal_r+0x119c>
   11430:	00ffdfc4 	movi	r3,-129
   11434:	d8802215 	stw	r2,136(sp)
   11438:	a0e8703a 	and	r20,r20,r3
   1143c:	903f5e1e 	bne	r18,zero,111b8 <__alt_data_end+0xf00111b8>
   11440:	0039883a 	mov	fp,zero
   11444:	4802a626 	beq	r9,zero,11ee0 <___vfiprintf_internal_r+0x1408>
   11448:	0025883a 	mov	r18,zero
   1144c:	0027883a 	mov	r19,zero
   11450:	003f5a06 	br	111bc <__alt_data_end+0xf00111bc>
   11454:	21003fcc 	andi	r4,r4,255
   11458:	20029f1e 	bne	r4,zero,11ed8 <___vfiprintf_internal_r+0x1400>
   1145c:	a5000414 	ori	r20,r20,16
   11460:	a080080c 	andi	r2,r20,32
   11464:	10005e1e 	bne	r2,zero,115e0 <___vfiprintf_internal_r+0xb08>
   11468:	a080040c 	andi	r2,r20,16
   1146c:	1001a21e 	bne	r2,zero,11af8 <___vfiprintf_internal_r+0x1020>
   11470:	a080100c 	andi	r2,r20,64
   11474:	d8001d85 	stb	zero,118(sp)
   11478:	da802217 	ldw	r10,136(sp)
   1147c:	1002231e 	bne	r2,zero,11d0c <___vfiprintf_internal_r+0x1234>
   11480:	50800104 	addi	r2,r10,4
   11484:	54800017 	ldw	r18,0(r10)
   11488:	0027883a 	mov	r19,zero
   1148c:	4801a00e 	bge	r9,zero,11b10 <___vfiprintf_internal_r+0x1038>
   11490:	d8802215 	stw	r2,136(sp)
   11494:	0039883a 	mov	fp,zero
   11498:	94c4b03a 	or	r2,r18,r19
   1149c:	103f901e 	bne	r2,zero,112e0 <__alt_data_end+0xf00112e0>
   114a0:	00800044 	movi	r2,1
   114a4:	10803fcc 	andi	r2,r2,255
   114a8:	00c00044 	movi	r3,1
   114ac:	10c05926 	beq	r2,r3,11614 <___vfiprintf_internal_r+0xb3c>
   114b0:	00c00084 	movi	r3,2
   114b4:	10ffe41e 	bne	r2,r3,11448 <__alt_data_end+0xf0011448>
   114b8:	0025883a 	mov	r18,zero
   114bc:	0027883a 	mov	r19,zero
   114c0:	00013d06 	br	119b8 <___vfiprintf_internal_r+0xee0>
   114c4:	21003fcc 	andi	r4,r4,255
   114c8:	2002811e 	bne	r4,zero,11ed0 <___vfiprintf_internal_r+0x13f8>
   114cc:	00820034 	movhi	r2,2048
   114d0:	1080d404 	addi	r2,r2,848
   114d4:	d8802615 	stw	r2,152(sp)
   114d8:	a080080c 	andi	r2,r20,32
   114dc:	103f561e 	bne	r2,zero,11238 <__alt_data_end+0xf0011238>
   114e0:	a080040c 	andi	r2,r20,16
   114e4:	1001d126 	beq	r2,zero,11c2c <___vfiprintf_internal_r+0x1154>
   114e8:	da802217 	ldw	r10,136(sp)
   114ec:	0027883a 	mov	r19,zero
   114f0:	54800017 	ldw	r18,0(r10)
   114f4:	52800104 	addi	r10,r10,4
   114f8:	da802215 	stw	r10,136(sp)
   114fc:	003f5306 	br	1124c <__alt_data_end+0xf001124c>
   11500:	da802217 	ldw	r10,136(sp)
   11504:	d8001d85 	stb	zero,118(sp)
   11508:	55400017 	ldw	r21,0(r10)
   1150c:	50c00104 	addi	r3,r10,4
   11510:	a8024226 	beq	r21,zero,11e1c <___vfiprintf_internal_r+0x1344>
   11514:	48021816 	blt	r9,zero,11d78 <___vfiprintf_internal_r+0x12a0>
   11518:	480d883a 	mov	r6,r9
   1151c:	000b883a 	mov	r5,zero
   11520:	a809883a 	mov	r4,r21
   11524:	d8c02a15 	stw	r3,168(sp)
   11528:	da002b15 	stw	r8,172(sp)
   1152c:	da402c15 	stw	r9,176(sp)
   11530:	000ef440 	call	ef44 <memchr>
   11534:	d8c02a17 	ldw	r3,168(sp)
   11538:	da002b17 	ldw	r8,172(sp)
   1153c:	da402c17 	ldw	r9,176(sp)
   11540:	10024826 	beq	r2,zero,11e64 <___vfiprintf_internal_r+0x138c>
   11544:	1567c83a 	sub	r19,r2,r21
   11548:	df001d83 	ldbu	fp,118(sp)
   1154c:	d8c02215 	stw	r3,136(sp)
   11550:	0013883a 	mov	r9,zero
   11554:	003e6006 	br	10ed8 <__alt_data_end+0xf0010ed8>
   11558:	21003fcc 	andi	r4,r4,255
   1155c:	203fc026 	beq	r4,zero,11460 <__alt_data_end+0xf0011460>
   11560:	d9c01d85 	stb	r7,118(sp)
   11564:	003fbe06 	br	11460 <__alt_data_end+0xf0011460>
   11568:	da802217 	ldw	r10,136(sp)
   1156c:	54400017 	ldw	r17,0(r10)
   11570:	50800104 	addi	r2,r10,4
   11574:	883e3b16 	blt	r17,zero,10e64 <__alt_data_end+0xf0010e64>
   11578:	d8802215 	stw	r2,136(sp)
   1157c:	80c00007 	ldb	r3,0(r16)
   11580:	003db406 	br	10c54 <__alt_data_end+0xf0010c54>
   11584:	01000044 	movi	r4,1
   11588:	01c00ac4 	movi	r7,43
   1158c:	80c00007 	ldb	r3,0(r16)
   11590:	003db006 	br	10c54 <__alt_data_end+0xf0010c54>
   11594:	80c00007 	ldb	r3,0(r16)
   11598:	82800044 	addi	r10,r16,1
   1159c:	1b423c26 	beq	r3,r13,11e90 <___vfiprintf_internal_r+0x13b8>
   115a0:	18bff404 	addi	r2,r3,-48
   115a4:	0013883a 	mov	r9,zero
   115a8:	30822b36 	bltu	r6,r2,11e58 <___vfiprintf_internal_r+0x1380>
   115ac:	50c00007 	ldb	r3,0(r10)
   115b0:	4a4002a4 	muli	r9,r9,10
   115b4:	54000044 	addi	r16,r10,1
   115b8:	8015883a 	mov	r10,r16
   115bc:	4893883a 	add	r9,r9,r2
   115c0:	18bff404 	addi	r2,r3,-48
   115c4:	30bff92e 	bgeu	r6,r2,115ac <__alt_data_end+0xf00115ac>
   115c8:	483da30e 	bge	r9,zero,10c58 <__alt_data_end+0xf0010c58>
   115cc:	027fffc4 	movi	r9,-1
   115d0:	003da106 	br	10c58 <__alt_data_end+0xf0010c58>
   115d4:	a5001014 	ori	r20,r20,64
   115d8:	80c00007 	ldb	r3,0(r16)
   115dc:	003d9d06 	br	10c54 <__alt_data_end+0xf0010c54>
   115e0:	da802217 	ldw	r10,136(sp)
   115e4:	d8001d85 	stb	zero,118(sp)
   115e8:	50c00204 	addi	r3,r10,8
   115ec:	54800017 	ldw	r18,0(r10)
   115f0:	54c00117 	ldw	r19,4(r10)
   115f4:	4801ca16 	blt	r9,zero,11d20 <___vfiprintf_internal_r+0x1248>
   115f8:	013fdfc4 	movi	r4,-129
   115fc:	94c4b03a 	or	r2,r18,r19
   11600:	d8c02215 	stw	r3,136(sp)
   11604:	a128703a 	and	r20,r20,r4
   11608:	0039883a 	mov	fp,zero
   1160c:	103f341e 	bne	r2,zero,112e0 <__alt_data_end+0xf00112e0>
   11610:	483e2e26 	beq	r9,zero,10ecc <__alt_data_end+0xf0010ecc>
   11614:	0025883a 	mov	r18,zero
   11618:	94800c04 	addi	r18,r18,48
   1161c:	dc8019c5 	stb	r18,103(sp)
   11620:	dcc02717 	ldw	r19,156(sp)
   11624:	dd4019c4 	addi	r21,sp,103
   11628:	003e2b06 	br	10ed8 <__alt_data_end+0xf0010ed8>
   1162c:	21003fcc 	andi	r4,r4,255
   11630:	2002361e 	bne	r4,zero,11f0c <___vfiprintf_internal_r+0x1434>
   11634:	1801c126 	beq	r3,zero,11d3c <___vfiprintf_internal_r+0x1264>
   11638:	04800044 	movi	r18,1
   1163c:	d8c01005 	stb	r3,64(sp)
   11640:	d8001d85 	stb	zero,118(sp)
   11644:	9027883a 	mov	r19,r18
   11648:	dd401004 	addi	r21,sp,64
   1164c:	003f1106 	br	11294 <__alt_data_end+0xf0011294>
   11650:	d9402117 	ldw	r5,132(sp)
   11654:	d9002017 	ldw	r4,128(sp)
   11658:	d9801a04 	addi	r6,sp,104
   1165c:	d9c02b15 	stw	r7,172(sp)
   11660:	dbc02a15 	stw	r15,168(sp)
   11664:	00109c40 	call	109c4 <__sprint_r.part.0>
   11668:	d9c02b17 	ldw	r7,172(sp)
   1166c:	dbc02a17 	ldw	r15,168(sp)
   11670:	10006d1e 	bne	r2,zero,11828 <___vfiprintf_internal_r+0xd50>
   11674:	d9801b17 	ldw	r6,108(sp)
   11678:	d8801c17 	ldw	r2,112(sp)
   1167c:	d811883a 	mov	r8,sp
   11680:	31400044 	addi	r5,r6,1
   11684:	003e3306 	br	10f54 <__alt_data_end+0xf0010f54>
   11688:	d9401b17 	ldw	r5,108(sp)
   1168c:	d8801c17 	ldw	r2,112(sp)
   11690:	29000044 	addi	r4,r5,1
   11694:	d8c01d87 	ldb	r3,118(sp)
   11698:	183e4d26 	beq	r3,zero,10fd0 <__alt_data_end+0xf0010fd0>
   1169c:	00c00044 	movi	r3,1
   116a0:	d9401d84 	addi	r5,sp,118
   116a4:	10c5883a 	add	r2,r2,r3
   116a8:	41400015 	stw	r5,0(r8)
   116ac:	40c00115 	stw	r3,4(r8)
   116b0:	d8801c15 	stw	r2,112(sp)
   116b4:	d9001b15 	stw	r4,108(sp)
   116b8:	014001c4 	movi	r5,7
   116bc:	2900a90e 	bge	r5,r4,11964 <___vfiprintf_internal_r+0xe8c>
   116c0:	1000da1e 	bne	r2,zero,11a2c <___vfiprintf_internal_r+0xf54>
   116c4:	7000ab1e 	bne	r14,zero,11974 <___vfiprintf_internal_r+0xe9c>
   116c8:	000b883a 	mov	r5,zero
   116cc:	1809883a 	mov	r4,r3
   116d0:	d811883a 	mov	r8,sp
   116d4:	00c02004 	movi	r3,128
   116d8:	e0fe4d26 	beq	fp,r3,11010 <__alt_data_end+0xf0011010>
   116dc:	4cf9c83a 	sub	fp,r9,r19
   116e0:	073e7b0e 	bge	zero,fp,110d0 <__alt_data_end+0xf00110d0>
   116e4:	01c00404 	movi	r7,16
   116e8:	3f01900e 	bge	r7,fp,11d2c <___vfiprintf_internal_r+0x1254>
   116ec:	00c20034 	movhi	r3,2048
   116f0:	18c13a04 	addi	r3,r3,1256
   116f4:	d8c02415 	stw	r3,144(sp)
   116f8:	034001c4 	movi	r13,7
   116fc:	00000506 	br	11714 <___vfiprintf_internal_r+0xc3c>
   11700:	29000084 	addi	r4,r5,2
   11704:	42000204 	addi	r8,r8,8
   11708:	180b883a 	mov	r5,r3
   1170c:	e73ffc04 	addi	fp,fp,-16
   11710:	3f000d0e 	bge	r7,fp,11748 <___vfiprintf_internal_r+0xc70>
   11714:	10800404 	addi	r2,r2,16
   11718:	28c00044 	addi	r3,r5,1
   1171c:	45c00015 	stw	r23,0(r8)
   11720:	41c00115 	stw	r7,4(r8)
   11724:	d8801c15 	stw	r2,112(sp)
   11728:	d8c01b15 	stw	r3,108(sp)
   1172c:	68fff40e 	bge	r13,r3,11700 <__alt_data_end+0xf0011700>
   11730:	1000101e 	bne	r2,zero,11774 <___vfiprintf_internal_r+0xc9c>
   11734:	e73ffc04 	addi	fp,fp,-16
   11738:	01000044 	movi	r4,1
   1173c:	000b883a 	mov	r5,zero
   11740:	d811883a 	mov	r8,sp
   11744:	3f3ff316 	blt	r7,fp,11714 <__alt_data_end+0xf0011714>
   11748:	da802417 	ldw	r10,144(sp)
   1174c:	1705883a 	add	r2,r2,fp
   11750:	47000115 	stw	fp,4(r8)
   11754:	42800015 	stw	r10,0(r8)
   11758:	d8801c15 	stw	r2,112(sp)
   1175c:	d9001b15 	stw	r4,108(sp)
   11760:	00c001c4 	movi	r3,7
   11764:	19003616 	blt	r3,r4,11840 <___vfiprintf_internal_r+0xd68>
   11768:	42000204 	addi	r8,r8,8
   1176c:	21000044 	addi	r4,r4,1
   11770:	003e5706 	br	110d0 <__alt_data_end+0xf00110d0>
   11774:	d9402117 	ldw	r5,132(sp)
   11778:	d9002017 	ldw	r4,128(sp)
   1177c:	d9801a04 	addi	r6,sp,104
   11780:	d9c02b15 	stw	r7,172(sp)
   11784:	db402a15 	stw	r13,168(sp)
   11788:	00109c40 	call	109c4 <__sprint_r.part.0>
   1178c:	d9c02b17 	ldw	r7,172(sp)
   11790:	db402a17 	ldw	r13,168(sp)
   11794:	1000241e 	bne	r2,zero,11828 <___vfiprintf_internal_r+0xd50>
   11798:	d9401b17 	ldw	r5,108(sp)
   1179c:	d8801c17 	ldw	r2,112(sp)
   117a0:	d811883a 	mov	r8,sp
   117a4:	29000044 	addi	r4,r5,1
   117a8:	003fd806 	br	1170c <__alt_data_end+0xf001170c>
   117ac:	d9401b17 	ldw	r5,108(sp)
   117b0:	00c20034 	movhi	r3,2048
   117b4:	18c13e04 	addi	r3,r3,1272
   117b8:	d8c02415 	stw	r3,144(sp)
   117bc:	29400044 	addi	r5,r5,1
   117c0:	d8c02417 	ldw	r3,144(sp)
   117c4:	14c5883a 	add	r2,r2,r19
   117c8:	44c00115 	stw	r19,4(r8)
   117cc:	40c00015 	stw	r3,0(r8)
   117d0:	d8801c15 	stw	r2,112(sp)
   117d4:	d9401b15 	stw	r5,108(sp)
   117d8:	00c001c4 	movi	r3,7
   117dc:	1940070e 	bge	r3,r5,117fc <___vfiprintf_internal_r+0xd24>
   117e0:	103e4826 	beq	r2,zero,11104 <__alt_data_end+0xf0011104>
   117e4:	d9402117 	ldw	r5,132(sp)
   117e8:	d9002017 	ldw	r4,128(sp)
   117ec:	d9801a04 	addi	r6,sp,104
   117f0:	00109c40 	call	109c4 <__sprint_r.part.0>
   117f4:	10000c1e 	bne	r2,zero,11828 <___vfiprintf_internal_r+0xd50>
   117f8:	d8801c17 	ldw	r2,112(sp)
   117fc:	8c80010e 	bge	r17,r18,11804 <___vfiprintf_internal_r+0xd2c>
   11800:	9023883a 	mov	r17,r18
   11804:	da802317 	ldw	r10,140(sp)
   11808:	5455883a 	add	r10,r10,r17
   1180c:	da802315 	stw	r10,140(sp)
   11810:	103e4126 	beq	r2,zero,11118 <__alt_data_end+0xf0011118>
   11814:	d9402117 	ldw	r5,132(sp)
   11818:	d9002017 	ldw	r4,128(sp)
   1181c:	d9801a04 	addi	r6,sp,104
   11820:	00109c40 	call	109c4 <__sprint_r.part.0>
   11824:	103e3c26 	beq	r2,zero,11118 <__alt_data_end+0xf0011118>
   11828:	dd002117 	ldw	r20,132(sp)
   1182c:	a080030b 	ldhu	r2,12(r20)
   11830:	1080100c 	andi	r2,r2,64
   11834:	1001231e 	bne	r2,zero,11cc4 <___vfiprintf_internal_r+0x11ec>
   11838:	d8802317 	ldw	r2,140(sp)
   1183c:	003d7b06 	br	10e2c <__alt_data_end+0xf0010e2c>
   11840:	1000991e 	bne	r2,zero,11aa8 <___vfiprintf_internal_r+0xfd0>
   11844:	00c00044 	movi	r3,1
   11848:	9805883a 	mov	r2,r19
   1184c:	dd400015 	stw	r21,0(sp)
   11850:	dcc00115 	stw	r19,4(sp)
   11854:	dcc01c15 	stw	r19,112(sp)
   11858:	d8c01b15 	stw	r3,108(sp)
   1185c:	d811883a 	mov	r8,sp
   11860:	42000204 	addi	r8,r8,8
   11864:	a2c0010c 	andi	r11,r20,4
   11868:	583fe426 	beq	r11,zero,117fc <__alt_data_end+0xf00117fc>
   1186c:	8ca7c83a 	sub	r19,r17,r18
   11870:	04ffe20e 	bge	zero,r19,117fc <__alt_data_end+0xf00117fc>
   11874:	01c00404 	movi	r7,16
   11878:	3cffcc0e 	bge	r7,r19,117ac <__alt_data_end+0xf00117ac>
   1187c:	02820034 	movhi	r10,2048
   11880:	52813e04 	addi	r10,r10,1272
   11884:	d9001b17 	ldw	r4,108(sp)
   11888:	da802415 	stw	r10,144(sp)
   1188c:	382b883a 	mov	r21,r7
   11890:	050001c4 	movi	r20,7
   11894:	df002017 	ldw	fp,128(sp)
   11898:	00000506 	br	118b0 <___vfiprintf_internal_r+0xdd8>
   1189c:	21400084 	addi	r5,r4,2
   118a0:	42000204 	addi	r8,r8,8
   118a4:	1809883a 	mov	r4,r3
   118a8:	9cfffc04 	addi	r19,r19,-16
   118ac:	acffc40e 	bge	r21,r19,117c0 <__alt_data_end+0xf00117c0>
   118b0:	10800404 	addi	r2,r2,16
   118b4:	20c00044 	addi	r3,r4,1
   118b8:	45800015 	stw	r22,0(r8)
   118bc:	45400115 	stw	r21,4(r8)
   118c0:	d8801c15 	stw	r2,112(sp)
   118c4:	d8c01b15 	stw	r3,108(sp)
   118c8:	a0fff40e 	bge	r20,r3,1189c <__alt_data_end+0xf001189c>
   118cc:	1000041e 	bne	r2,zero,118e0 <___vfiprintf_internal_r+0xe08>
   118d0:	01400044 	movi	r5,1
   118d4:	0009883a 	mov	r4,zero
   118d8:	d811883a 	mov	r8,sp
   118dc:	003ff206 	br	118a8 <__alt_data_end+0xf00118a8>
   118e0:	d9402117 	ldw	r5,132(sp)
   118e4:	d9801a04 	addi	r6,sp,104
   118e8:	e009883a 	mov	r4,fp
   118ec:	00109c40 	call	109c4 <__sprint_r.part.0>
   118f0:	103fcd1e 	bne	r2,zero,11828 <__alt_data_end+0xf0011828>
   118f4:	d9001b17 	ldw	r4,108(sp)
   118f8:	d8801c17 	ldw	r2,112(sp)
   118fc:	d811883a 	mov	r8,sp
   11900:	21400044 	addi	r5,r4,1
   11904:	003fe806 	br	118a8 <__alt_data_end+0xf00118a8>
   11908:	d9402117 	ldw	r5,132(sp)
   1190c:	d9002017 	ldw	r4,128(sp)
   11910:	d9801a04 	addi	r6,sp,104
   11914:	d9c02b15 	stw	r7,172(sp)
   11918:	db402a15 	stw	r13,168(sp)
   1191c:	00109c40 	call	109c4 <__sprint_r.part.0>
   11920:	d9c02b17 	ldw	r7,172(sp)
   11924:	db402a17 	ldw	r13,168(sp)
   11928:	103fbf1e 	bne	r2,zero,11828 <__alt_data_end+0xf0011828>
   1192c:	d9401b17 	ldw	r5,108(sp)
   11930:	d8801c17 	ldw	r2,112(sp)
   11934:	d811883a 	mov	r8,sp
   11938:	29800044 	addi	r6,r5,1
   1193c:	003dc406 	br	11050 <__alt_data_end+0xf0011050>
   11940:	1000d21e 	bne	r2,zero,11c8c <___vfiprintf_internal_r+0x11b4>
   11944:	d8c01d87 	ldb	r3,118(sp)
   11948:	18009526 	beq	r3,zero,11ba0 <___vfiprintf_internal_r+0x10c8>
   1194c:	00800044 	movi	r2,1
   11950:	d8c01d84 	addi	r3,sp,118
   11954:	1009883a 	mov	r4,r2
   11958:	d8c00015 	stw	r3,0(sp)
   1195c:	d8800115 	stw	r2,4(sp)
   11960:	d811883a 	mov	r8,sp
   11964:	200b883a 	mov	r5,r4
   11968:	42000204 	addi	r8,r8,8
   1196c:	21000044 	addi	r4,r4,1
   11970:	003d9706 	br	10fd0 <__alt_data_end+0xf0010fd0>
   11974:	d9001d04 	addi	r4,sp,116
   11978:	00800084 	movi	r2,2
   1197c:	d9000015 	stw	r4,0(sp)
   11980:	d8800115 	stw	r2,4(sp)
   11984:	1809883a 	mov	r4,r3
   11988:	d811883a 	mov	r8,sp
   1198c:	200b883a 	mov	r5,r4
   11990:	42000204 	addi	r8,r8,8
   11994:	21000044 	addi	r4,r4,1
   11998:	003f4e06 	br	116d4 <__alt_data_end+0xf00116d4>
   1199c:	d8001d85 	stb	zero,118(sp)
   119a0:	48005016 	blt	r9,zero,11ae4 <___vfiprintf_internal_r+0x100c>
   119a4:	00ffdfc4 	movi	r3,-129
   119a8:	94c4b03a 	or	r2,r18,r19
   119ac:	a0e8703a 	and	r20,r20,r3
   119b0:	103d4426 	beq	r2,zero,10ec4 <__alt_data_end+0xf0010ec4>
   119b4:	0039883a 	mov	fp,zero
   119b8:	d9002617 	ldw	r4,152(sp)
   119bc:	dd401a04 	addi	r21,sp,104
   119c0:	908003cc 	andi	r2,r18,15
   119c4:	9806973a 	slli	r3,r19,28
   119c8:	2085883a 	add	r2,r4,r2
   119cc:	9024d13a 	srli	r18,r18,4
   119d0:	10800003 	ldbu	r2,0(r2)
   119d4:	9826d13a 	srli	r19,r19,4
   119d8:	ad7fffc4 	addi	r21,r21,-1
   119dc:	1ca4b03a 	or	r18,r3,r18
   119e0:	a8800005 	stb	r2,0(r21)
   119e4:	94c4b03a 	or	r2,r18,r19
   119e8:	103ff51e 	bne	r2,zero,119c0 <__alt_data_end+0xf00119c0>
   119ec:	003e5906 	br	11354 <__alt_data_end+0xf0011354>
   119f0:	d9402117 	ldw	r5,132(sp)
   119f4:	d9002017 	ldw	r4,128(sp)
   119f8:	d9801a04 	addi	r6,sp,104
   119fc:	00109c40 	call	109c4 <__sprint_r.part.0>
   11a00:	103f891e 	bne	r2,zero,11828 <__alt_data_end+0xf0011828>
   11a04:	d8801c17 	ldw	r2,112(sp)
   11a08:	d811883a 	mov	r8,sp
   11a0c:	003f9506 	br	11864 <__alt_data_end+0xf0011864>
   11a10:	d9402117 	ldw	r5,132(sp)
   11a14:	d9002017 	ldw	r4,128(sp)
   11a18:	d9801a04 	addi	r6,sp,104
   11a1c:	00109c40 	call	109c4 <__sprint_r.part.0>
   11a20:	103f811e 	bne	r2,zero,11828 <__alt_data_end+0xf0011828>
   11a24:	d811883a 	mov	r8,sp
   11a28:	003ced06 	br	10de0 <__alt_data_end+0xf0010de0>
   11a2c:	d9402117 	ldw	r5,132(sp)
   11a30:	d9002017 	ldw	r4,128(sp)
   11a34:	d9801a04 	addi	r6,sp,104
   11a38:	da402c15 	stw	r9,176(sp)
   11a3c:	db802a15 	stw	r14,168(sp)
   11a40:	00109c40 	call	109c4 <__sprint_r.part.0>
   11a44:	da402c17 	ldw	r9,176(sp)
   11a48:	db802a17 	ldw	r14,168(sp)
   11a4c:	103f761e 	bne	r2,zero,11828 <__alt_data_end+0xf0011828>
   11a50:	d9401b17 	ldw	r5,108(sp)
   11a54:	d8801c17 	ldw	r2,112(sp)
   11a58:	d811883a 	mov	r8,sp
   11a5c:	29000044 	addi	r4,r5,1
   11a60:	003d5b06 	br	10fd0 <__alt_data_end+0xf0010fd0>
   11a64:	d9402117 	ldw	r5,132(sp)
   11a68:	d9002017 	ldw	r4,128(sp)
   11a6c:	d9801a04 	addi	r6,sp,104
   11a70:	da402c15 	stw	r9,176(sp)
   11a74:	00109c40 	call	109c4 <__sprint_r.part.0>
   11a78:	da402c17 	ldw	r9,176(sp)
   11a7c:	103f6a1e 	bne	r2,zero,11828 <__alt_data_end+0xf0011828>
   11a80:	d9401b17 	ldw	r5,108(sp)
   11a84:	d8801c17 	ldw	r2,112(sp)
   11a88:	d811883a 	mov	r8,sp
   11a8c:	29000044 	addi	r4,r5,1
   11a90:	003f1006 	br	116d4 <__alt_data_end+0xf00116d4>
   11a94:	1000c31e 	bne	r2,zero,11da4 <___vfiprintf_internal_r+0x12cc>
   11a98:	01000044 	movi	r4,1
   11a9c:	000b883a 	mov	r5,zero
   11aa0:	d811883a 	mov	r8,sp
   11aa4:	003f0d06 	br	116dc <__alt_data_end+0xf00116dc>
   11aa8:	d9402117 	ldw	r5,132(sp)
   11aac:	d9002017 	ldw	r4,128(sp)
   11ab0:	d9801a04 	addi	r6,sp,104
   11ab4:	00109c40 	call	109c4 <__sprint_r.part.0>
   11ab8:	103f5b1e 	bne	r2,zero,11828 <__alt_data_end+0xf0011828>
   11abc:	d9001b17 	ldw	r4,108(sp)
   11ac0:	d8801c17 	ldw	r2,112(sp)
   11ac4:	d811883a 	mov	r8,sp
   11ac8:	21000044 	addi	r4,r4,1
   11acc:	003d8006 	br	110d0 <__alt_data_end+0xf00110d0>
   11ad0:	01020034 	movhi	r4,2048
   11ad4:	2100d904 	addi	r4,r4,868
   11ad8:	d9002615 	stw	r4,152(sp)
   11adc:	d8c02215 	stw	r3,136(sp)
   11ae0:	1029883a 	mov	r20,r2
   11ae4:	94c4b03a 	or	r2,r18,r19
   11ae8:	103fb21e 	bne	r2,zero,119b4 <__alt_data_end+0xf00119b4>
   11aec:	0039883a 	mov	fp,zero
   11af0:	00800084 	movi	r2,2
   11af4:	003e6b06 	br	114a4 <__alt_data_end+0xf00114a4>
   11af8:	da802217 	ldw	r10,136(sp)
   11afc:	d8001d85 	stb	zero,118(sp)
   11b00:	0027883a 	mov	r19,zero
   11b04:	50800104 	addi	r2,r10,4
   11b08:	54800017 	ldw	r18,0(r10)
   11b0c:	483e6016 	blt	r9,zero,11490 <__alt_data_end+0xf0011490>
   11b10:	00ffdfc4 	movi	r3,-129
   11b14:	d8802215 	stw	r2,136(sp)
   11b18:	a0e8703a 	and	r20,r20,r3
   11b1c:	0039883a 	mov	fp,zero
   11b20:	903ebb26 	beq	r18,zero,11610 <__alt_data_end+0xf0011610>
   11b24:	00800244 	movi	r2,9
   11b28:	14bdee36 	bltu	r2,r18,112e4 <__alt_data_end+0xf00112e4>
   11b2c:	003eba06 	br	11618 <__alt_data_end+0xf0011618>
   11b30:	00800c04 	movi	r2,48
   11b34:	d8c01d45 	stb	r3,117(sp)
   11b38:	d8801d05 	stb	r2,116(sp)
   11b3c:	d8001d85 	stb	zero,118(sp)
   11b40:	a0c00094 	ori	r3,r20,2
   11b44:	4800a916 	blt	r9,zero,11dec <___vfiprintf_internal_r+0x1314>
   11b48:	00bfdfc4 	movi	r2,-129
   11b4c:	a096703a 	and	r11,r20,r2
   11b50:	5d000094 	ori	r20,r11,2
   11b54:	0039883a 	mov	fp,zero
   11b58:	003f9706 	br	119b8 <__alt_data_end+0xf00119b8>
   11b5c:	8025883a 	mov	r18,r16
   11b60:	003c2e06 	br	10c1c <__alt_data_end+0xf0010c1c>
   11b64:	00820034 	movhi	r2,2048
   11b68:	1080d904 	addi	r2,r2,868
   11b6c:	0039883a 	mov	fp,zero
   11b70:	d8802615 	stw	r2,152(sp)
   11b74:	003f9006 	br	119b8 <__alt_data_end+0xf00119b8>
   11b78:	04a5c83a 	sub	r18,zero,r18
   11b7c:	07000b44 	movi	fp,45
   11b80:	9004c03a 	cmpne	r2,r18,zero
   11b84:	04e7c83a 	sub	r19,zero,r19
   11b88:	df001d85 	stb	fp,118(sp)
   11b8c:	98a7c83a 	sub	r19,r19,r2
   11b90:	48009f16 	blt	r9,zero,11e10 <___vfiprintf_internal_r+0x1338>
   11b94:	00bfdfc4 	movi	r2,-129
   11b98:	a0a8703a 	and	r20,r20,r2
   11b9c:	003dd006 	br	112e0 <__alt_data_end+0xf00112e0>
   11ba0:	70004c26 	beq	r14,zero,11cd4 <___vfiprintf_internal_r+0x11fc>
   11ba4:	00800084 	movi	r2,2
   11ba8:	d8c01d04 	addi	r3,sp,116
   11bac:	d8c00015 	stw	r3,0(sp)
   11bb0:	d8800115 	stw	r2,4(sp)
   11bb4:	01000044 	movi	r4,1
   11bb8:	d811883a 	mov	r8,sp
   11bbc:	003f7306 	br	1198c <__alt_data_end+0xf001198c>
   11bc0:	a080100c 	andi	r2,r20,64
   11bc4:	da802217 	ldw	r10,136(sp)
   11bc8:	103e0626 	beq	r2,zero,113e4 <__alt_data_end+0xf00113e4>
   11bcc:	5480000f 	ldh	r18,0(r10)
   11bd0:	52800104 	addi	r10,r10,4
   11bd4:	da802215 	stw	r10,136(sp)
   11bd8:	9027d7fa 	srai	r19,r18,31
   11bdc:	9805883a 	mov	r2,r19
   11be0:	003db806 	br	112c4 <__alt_data_end+0xf00112c4>
   11be4:	a080040c 	andi	r2,r20,16
   11be8:	1000091e 	bne	r2,zero,11c10 <___vfiprintf_internal_r+0x1138>
   11bec:	a2c0100c 	andi	r11,r20,64
   11bf0:	58000726 	beq	r11,zero,11c10 <___vfiprintf_internal_r+0x1138>
   11bf4:	da802217 	ldw	r10,136(sp)
   11bf8:	50800017 	ldw	r2,0(r10)
   11bfc:	52800104 	addi	r10,r10,4
   11c00:	da802215 	stw	r10,136(sp)
   11c04:	da802317 	ldw	r10,140(sp)
   11c08:	1280000d 	sth	r10,0(r2)
   11c0c:	003be706 	br	10bac <__alt_data_end+0xf0010bac>
   11c10:	da802217 	ldw	r10,136(sp)
   11c14:	50800017 	ldw	r2,0(r10)
   11c18:	52800104 	addi	r10,r10,4
   11c1c:	da802215 	stw	r10,136(sp)
   11c20:	da802317 	ldw	r10,140(sp)
   11c24:	12800015 	stw	r10,0(r2)
   11c28:	003be006 	br	10bac <__alt_data_end+0xf0010bac>
   11c2c:	a080100c 	andi	r2,r20,64
   11c30:	da802217 	ldw	r10,136(sp)
   11c34:	10003026 	beq	r2,zero,11cf8 <___vfiprintf_internal_r+0x1220>
   11c38:	5480000b 	ldhu	r18,0(r10)
   11c3c:	52800104 	addi	r10,r10,4
   11c40:	0027883a 	mov	r19,zero
   11c44:	da802215 	stw	r10,136(sp)
   11c48:	003d8006 	br	1124c <__alt_data_end+0xf001124c>
   11c4c:	80c00007 	ldb	r3,0(r16)
   11c50:	003c0006 	br	10c54 <__alt_data_end+0xf0010c54>
   11c54:	a080100c 	andi	r2,r20,64
   11c58:	d8001d85 	stb	zero,118(sp)
   11c5c:	da802217 	ldw	r10,136(sp)
   11c60:	1000201e 	bne	r2,zero,11ce4 <___vfiprintf_internal_r+0x120c>
   11c64:	50800104 	addi	r2,r10,4
   11c68:	54800017 	ldw	r18,0(r10)
   11c6c:	0027883a 	mov	r19,zero
   11c70:	483def0e 	bge	r9,zero,11430 <__alt_data_end+0xf0011430>
   11c74:	94c6b03a 	or	r3,r18,r19
   11c78:	d8802215 	stw	r2,136(sp)
   11c7c:	183d4e1e 	bne	r3,zero,111b8 <__alt_data_end+0xf00111b8>
   11c80:	0039883a 	mov	fp,zero
   11c84:	0005883a 	mov	r2,zero
   11c88:	003e0606 	br	114a4 <__alt_data_end+0xf00114a4>
   11c8c:	d9402117 	ldw	r5,132(sp)
   11c90:	d9002017 	ldw	r4,128(sp)
   11c94:	d9801a04 	addi	r6,sp,104
   11c98:	da402c15 	stw	r9,176(sp)
   11c9c:	db802a15 	stw	r14,168(sp)
   11ca0:	00109c40 	call	109c4 <__sprint_r.part.0>
   11ca4:	da402c17 	ldw	r9,176(sp)
   11ca8:	db802a17 	ldw	r14,168(sp)
   11cac:	103ede1e 	bne	r2,zero,11828 <__alt_data_end+0xf0011828>
   11cb0:	d9401b17 	ldw	r5,108(sp)
   11cb4:	d8801c17 	ldw	r2,112(sp)
   11cb8:	d811883a 	mov	r8,sp
   11cbc:	29000044 	addi	r4,r5,1
   11cc0:	003e7406 	br	11694 <__alt_data_end+0xf0011694>
   11cc4:	00bfffc4 	movi	r2,-1
   11cc8:	003c5806 	br	10e2c <__alt_data_end+0xf0010e2c>
   11ccc:	d811883a 	mov	r8,sp
   11cd0:	003ee806 	br	11874 <__alt_data_end+0xf0011874>
   11cd4:	000b883a 	mov	r5,zero
   11cd8:	01000044 	movi	r4,1
   11cdc:	d811883a 	mov	r8,sp
   11ce0:	003e7c06 	br	116d4 <__alt_data_end+0xf00116d4>
   11ce4:	50800104 	addi	r2,r10,4
   11ce8:	5480000b 	ldhu	r18,0(r10)
   11cec:	0027883a 	mov	r19,zero
   11cf0:	483dcf0e 	bge	r9,zero,11430 <__alt_data_end+0xf0011430>
   11cf4:	003fdf06 	br	11c74 <__alt_data_end+0xf0011c74>
   11cf8:	54800017 	ldw	r18,0(r10)
   11cfc:	52800104 	addi	r10,r10,4
   11d00:	0027883a 	mov	r19,zero
   11d04:	da802215 	stw	r10,136(sp)
   11d08:	003d5006 	br	1124c <__alt_data_end+0xf001124c>
   11d0c:	50800104 	addi	r2,r10,4
   11d10:	5480000b 	ldhu	r18,0(r10)
   11d14:	0027883a 	mov	r19,zero
   11d18:	483f7d0e 	bge	r9,zero,11b10 <__alt_data_end+0xf0011b10>
   11d1c:	003ddc06 	br	11490 <__alt_data_end+0xf0011490>
   11d20:	d8c02215 	stw	r3,136(sp)
   11d24:	0039883a 	mov	fp,zero
   11d28:	003ddb06 	br	11498 <__alt_data_end+0xf0011498>
   11d2c:	02820034 	movhi	r10,2048
   11d30:	52813a04 	addi	r10,r10,1256
   11d34:	da802415 	stw	r10,144(sp)
   11d38:	003e8306 	br	11748 <__alt_data_end+0xf0011748>
   11d3c:	d8801c17 	ldw	r2,112(sp)
   11d40:	dd002117 	ldw	r20,132(sp)
   11d44:	103eb926 	beq	r2,zero,1182c <__alt_data_end+0xf001182c>
   11d48:	d9002017 	ldw	r4,128(sp)
   11d4c:	d9801a04 	addi	r6,sp,104
   11d50:	a00b883a 	mov	r5,r20
   11d54:	00109c40 	call	109c4 <__sprint_r.part.0>
   11d58:	003eb406 	br	1182c <__alt_data_end+0xf001182c>
   11d5c:	80c00043 	ldbu	r3,1(r16)
   11d60:	a5000814 	ori	r20,r20,32
   11d64:	84000044 	addi	r16,r16,1
   11d68:	18c03fcc 	andi	r3,r3,255
   11d6c:	18c0201c 	xori	r3,r3,128
   11d70:	18ffe004 	addi	r3,r3,-128
   11d74:	003bb706 	br	10c54 <__alt_data_end+0xf0010c54>
   11d78:	a809883a 	mov	r4,r21
   11d7c:	d8c02a15 	stw	r3,168(sp)
   11d80:	da002b15 	stw	r8,172(sp)
   11d84:	000969c0 	call	969c <strlen>
   11d88:	d8c02a17 	ldw	r3,168(sp)
   11d8c:	1027883a 	mov	r19,r2
   11d90:	df001d83 	ldbu	fp,118(sp)
   11d94:	d8c02215 	stw	r3,136(sp)
   11d98:	0013883a 	mov	r9,zero
   11d9c:	da002b17 	ldw	r8,172(sp)
   11da0:	003c4d06 	br	10ed8 <__alt_data_end+0xf0010ed8>
   11da4:	d9402117 	ldw	r5,132(sp)
   11da8:	d9002017 	ldw	r4,128(sp)
   11dac:	d9801a04 	addi	r6,sp,104
   11db0:	da402c15 	stw	r9,176(sp)
   11db4:	00109c40 	call	109c4 <__sprint_r.part.0>
   11db8:	da402c17 	ldw	r9,176(sp)
   11dbc:	103e9a1e 	bne	r2,zero,11828 <__alt_data_end+0xf0011828>
   11dc0:	d9401b17 	ldw	r5,108(sp)
   11dc4:	d8801c17 	ldw	r2,112(sp)
   11dc8:	d811883a 	mov	r8,sp
   11dcc:	29000044 	addi	r4,r5,1
   11dd0:	003e4206 	br	116dc <__alt_data_end+0xf00116dc>
   11dd4:	d9401b17 	ldw	r5,108(sp)
   11dd8:	01020034 	movhi	r4,2048
   11ddc:	21013e04 	addi	r4,r4,1272
   11de0:	d9002415 	stw	r4,144(sp)
   11de4:	29400044 	addi	r5,r5,1
   11de8:	003c6d06 	br	10fa0 <__alt_data_end+0xf0010fa0>
   11dec:	0039883a 	mov	fp,zero
   11df0:	00800084 	movi	r2,2
   11df4:	10803fcc 	andi	r2,r2,255
   11df8:	01000044 	movi	r4,1
   11dfc:	11001e26 	beq	r2,r4,11e78 <___vfiprintf_internal_r+0x13a0>
   11e00:	01000084 	movi	r4,2
   11e04:	11001e1e 	bne	r2,r4,11e80 <___vfiprintf_internal_r+0x13a8>
   11e08:	1829883a 	mov	r20,r3
   11e0c:	003eea06 	br	119b8 <__alt_data_end+0xf00119b8>
   11e10:	a007883a 	mov	r3,r20
   11e14:	00800044 	movi	r2,1
   11e18:	003ff606 	br	11df4 <__alt_data_end+0xf0011df4>
   11e1c:	00800184 	movi	r2,6
   11e20:	1240012e 	bgeu	r2,r9,11e28 <___vfiprintf_internal_r+0x1350>
   11e24:	1013883a 	mov	r9,r2
   11e28:	4827883a 	mov	r19,r9
   11e2c:	4825883a 	mov	r18,r9
   11e30:	48001516 	blt	r9,zero,11e88 <___vfiprintf_internal_r+0x13b0>
   11e34:	05420034 	movhi	r21,2048
   11e38:	d8c02215 	stw	r3,136(sp)
   11e3c:	ad40de04 	addi	r21,r21,888
   11e40:	003d1406 	br	11294 <__alt_data_end+0xf0011294>
   11e44:	02820034 	movhi	r10,2048
   11e48:	52813a04 	addi	r10,r10,1256
   11e4c:	da802415 	stw	r10,144(sp)
   11e50:	200d883a 	mov	r6,r4
   11e54:	003c9106 	br	1109c <__alt_data_end+0xf001109c>
   11e58:	5021883a 	mov	r16,r10
   11e5c:	0013883a 	mov	r9,zero
   11e60:	003b7d06 	br	10c58 <__alt_data_end+0xf0010c58>
   11e64:	4827883a 	mov	r19,r9
   11e68:	df001d83 	ldbu	fp,118(sp)
   11e6c:	d8c02215 	stw	r3,136(sp)
   11e70:	0013883a 	mov	r9,zero
   11e74:	003c1806 	br	10ed8 <__alt_data_end+0xf0010ed8>
   11e78:	1829883a 	mov	r20,r3
   11e7c:	003d1806 	br	112e0 <__alt_data_end+0xf00112e0>
   11e80:	1829883a 	mov	r20,r3
   11e84:	003ccd06 	br	111bc <__alt_data_end+0xf00111bc>
   11e88:	0025883a 	mov	r18,zero
   11e8c:	003fe906 	br	11e34 <__alt_data_end+0xf0011e34>
   11e90:	d8802217 	ldw	r2,136(sp)
   11e94:	80c00043 	ldbu	r3,1(r16)
   11e98:	5021883a 	mov	r16,r10
   11e9c:	12400017 	ldw	r9,0(r2)
   11ea0:	10800104 	addi	r2,r2,4
   11ea4:	d8802215 	stw	r2,136(sp)
   11ea8:	483faf0e 	bge	r9,zero,11d68 <__alt_data_end+0xf0011d68>
   11eac:	18c03fcc 	andi	r3,r3,255
   11eb0:	18c0201c 	xori	r3,r3,128
   11eb4:	027fffc4 	movi	r9,-1
   11eb8:	18ffe004 	addi	r3,r3,-128
   11ebc:	003b6506 	br	10c54 <__alt_data_end+0xf0010c54>
   11ec0:	d9c01d85 	stb	r7,118(sp)
   11ec4:	003ca006 	br	11148 <__alt_data_end+0xf0011148>
   11ec8:	d9c01d85 	stb	r7,118(sp)
   11ecc:	003cad06 	br	11184 <__alt_data_end+0xf0011184>
   11ed0:	d9c01d85 	stb	r7,118(sp)
   11ed4:	003d7d06 	br	114cc <__alt_data_end+0xf00114cc>
   11ed8:	d9c01d85 	stb	r7,118(sp)
   11edc:	003d5f06 	br	1145c <__alt_data_end+0xf001145c>
   11ee0:	a080004c 	andi	r2,r20,1
   11ee4:	0039883a 	mov	fp,zero
   11ee8:	10000526 	beq	r2,zero,11f00 <___vfiprintf_internal_r+0x1428>
   11eec:	00800c04 	movi	r2,48
   11ef0:	d88019c5 	stb	r2,103(sp)
   11ef4:	dcc02717 	ldw	r19,156(sp)
   11ef8:	dd4019c4 	addi	r21,sp,103
   11efc:	003bf606 	br	10ed8 <__alt_data_end+0xf0010ed8>
   11f00:	0027883a 	mov	r19,zero
   11f04:	dd401a04 	addi	r21,sp,104
   11f08:	003bf306 	br	10ed8 <__alt_data_end+0xf0010ed8>
   11f0c:	d9c01d85 	stb	r7,118(sp)
   11f10:	003dc806 	br	11634 <__alt_data_end+0xf0011634>
   11f14:	d9c01d85 	stb	r7,118(sp)
   11f18:	003d3a06 	br	11404 <__alt_data_end+0xf0011404>
   11f1c:	d9c01d85 	stb	r7,118(sp)
   11f20:	003d2a06 	br	113cc <__alt_data_end+0xf00113cc>
   11f24:	d9c01d85 	stb	r7,118(sp)
   11f28:	003cde06 	br	112a4 <__alt_data_end+0xf00112a4>
   11f2c:	d9c01d85 	stb	r7,118(sp)
   11f30:	003cbc06 	br	11224 <__alt_data_end+0xf0011224>

00011f34 <__vfiprintf_internal>:
   11f34:	00820034 	movhi	r2,2048
   11f38:	1089b504 	addi	r2,r2,9940
   11f3c:	300f883a 	mov	r7,r6
   11f40:	280d883a 	mov	r6,r5
   11f44:	200b883a 	mov	r5,r4
   11f48:	11000017 	ldw	r4,0(r2)
   11f4c:	0010ad81 	jmpi	10ad8 <___vfiprintf_internal_r>

00011f50 <__sbprintf>:
   11f50:	2880030b 	ldhu	r2,12(r5)
   11f54:	2ac01917 	ldw	r11,100(r5)
   11f58:	2a80038b 	ldhu	r10,14(r5)
   11f5c:	2a400717 	ldw	r9,28(r5)
   11f60:	2a000917 	ldw	r8,36(r5)
   11f64:	defee204 	addi	sp,sp,-1144
   11f68:	00c10004 	movi	r3,1024
   11f6c:	dc011a15 	stw	r16,1128(sp)
   11f70:	10bfff4c 	andi	r2,r2,65533
   11f74:	2821883a 	mov	r16,r5
   11f78:	d8cb883a 	add	r5,sp,r3
   11f7c:	dc811c15 	stw	r18,1136(sp)
   11f80:	dc411b15 	stw	r17,1132(sp)
   11f84:	dfc11d15 	stw	ra,1140(sp)
   11f88:	2025883a 	mov	r18,r4
   11f8c:	d881030d 	sth	r2,1036(sp)
   11f90:	dac11915 	stw	r11,1124(sp)
   11f94:	da81038d 	sth	r10,1038(sp)
   11f98:	da410715 	stw	r9,1052(sp)
   11f9c:	da010915 	stw	r8,1060(sp)
   11fa0:	dec10015 	stw	sp,1024(sp)
   11fa4:	dec10415 	stw	sp,1040(sp)
   11fa8:	d8c10215 	stw	r3,1032(sp)
   11fac:	d8c10515 	stw	r3,1044(sp)
   11fb0:	d8010615 	stw	zero,1048(sp)
   11fb4:	0010ad80 	call	10ad8 <___vfiprintf_internal_r>
   11fb8:	1023883a 	mov	r17,r2
   11fbc:	10000416 	blt	r2,zero,11fd0 <__sbprintf+0x80>
   11fc0:	d9410004 	addi	r5,sp,1024
   11fc4:	9009883a 	mov	r4,r18
   11fc8:	000d5fc0 	call	d5fc <_fflush_r>
   11fcc:	10000d1e 	bne	r2,zero,12004 <__sbprintf+0xb4>
   11fd0:	d881030b 	ldhu	r2,1036(sp)
   11fd4:	1080100c 	andi	r2,r2,64
   11fd8:	10000326 	beq	r2,zero,11fe8 <__sbprintf+0x98>
   11fdc:	8080030b 	ldhu	r2,12(r16)
   11fe0:	10801014 	ori	r2,r2,64
   11fe4:	8080030d 	sth	r2,12(r16)
   11fe8:	8805883a 	mov	r2,r17
   11fec:	dfc11d17 	ldw	ra,1140(sp)
   11ff0:	dc811c17 	ldw	r18,1136(sp)
   11ff4:	dc411b17 	ldw	r17,1132(sp)
   11ff8:	dc011a17 	ldw	r16,1128(sp)
   11ffc:	dec11e04 	addi	sp,sp,1144
   12000:	f800283a 	ret
   12004:	047fffc4 	movi	r17,-1
   12008:	003ff106 	br	11fd0 <__alt_data_end+0xf0011fd0>

0001200c <_write_r>:
   1200c:	defffd04 	addi	sp,sp,-12
   12010:	2805883a 	mov	r2,r5
   12014:	dc000015 	stw	r16,0(sp)
   12018:	04020034 	movhi	r16,2048
   1201c:	dc400115 	stw	r17,4(sp)
   12020:	300b883a 	mov	r5,r6
   12024:	8409f404 	addi	r16,r16,10192
   12028:	2023883a 	mov	r17,r4
   1202c:	380d883a 	mov	r6,r7
   12030:	1009883a 	mov	r4,r2
   12034:	dfc00215 	stw	ra,8(sp)
   12038:	80000015 	stw	zero,0(r16)
   1203c:	0013d740 	call	13d74 <write>
   12040:	00ffffc4 	movi	r3,-1
   12044:	10c00526 	beq	r2,r3,1205c <_write_r+0x50>
   12048:	dfc00217 	ldw	ra,8(sp)
   1204c:	dc400117 	ldw	r17,4(sp)
   12050:	dc000017 	ldw	r16,0(sp)
   12054:	dec00304 	addi	sp,sp,12
   12058:	f800283a 	ret
   1205c:	80c00017 	ldw	r3,0(r16)
   12060:	183ff926 	beq	r3,zero,12048 <__alt_data_end+0xf0012048>
   12064:	88c00015 	stw	r3,0(r17)
   12068:	003ff706 	br	12048 <__alt_data_end+0xf0012048>

0001206c <_close_r>:
   1206c:	defffd04 	addi	sp,sp,-12
   12070:	dc000015 	stw	r16,0(sp)
   12074:	04020034 	movhi	r16,2048
   12078:	dc400115 	stw	r17,4(sp)
   1207c:	8409f404 	addi	r16,r16,10192
   12080:	2023883a 	mov	r17,r4
   12084:	2809883a 	mov	r4,r5
   12088:	dfc00215 	stw	ra,8(sp)
   1208c:	80000015 	stw	zero,0(r16)
   12090:	00136500 	call	13650 <close>
   12094:	00ffffc4 	movi	r3,-1
   12098:	10c00526 	beq	r2,r3,120b0 <_close_r+0x44>
   1209c:	dfc00217 	ldw	ra,8(sp)
   120a0:	dc400117 	ldw	r17,4(sp)
   120a4:	dc000017 	ldw	r16,0(sp)
   120a8:	dec00304 	addi	sp,sp,12
   120ac:	f800283a 	ret
   120b0:	80c00017 	ldw	r3,0(r16)
   120b4:	183ff926 	beq	r3,zero,1209c <__alt_data_end+0xf001209c>
   120b8:	88c00015 	stw	r3,0(r17)
   120bc:	003ff706 	br	1209c <__alt_data_end+0xf001209c>

000120c0 <_calloc_r>:
   120c0:	298b383a 	mul	r5,r5,r6
   120c4:	defffe04 	addi	sp,sp,-8
   120c8:	dfc00115 	stw	ra,4(sp)
   120cc:	dc000015 	stw	r16,0(sp)
   120d0:	000e7380 	call	e738 <_malloc_r>
   120d4:	10002926 	beq	r2,zero,1217c <_calloc_r+0xbc>
   120d8:	11bfff17 	ldw	r6,-4(r2)
   120dc:	1021883a 	mov	r16,r2
   120e0:	00bfff04 	movi	r2,-4
   120e4:	308c703a 	and	r6,r6,r2
   120e8:	00c00904 	movi	r3,36
   120ec:	308d883a 	add	r6,r6,r2
   120f0:	19801636 	bltu	r3,r6,1214c <_calloc_r+0x8c>
   120f4:	008004c4 	movi	r2,19
   120f8:	11800b2e 	bgeu	r2,r6,12128 <_calloc_r+0x68>
   120fc:	80000015 	stw	zero,0(r16)
   12100:	80000115 	stw	zero,4(r16)
   12104:	008006c4 	movi	r2,27
   12108:	11801a2e 	bgeu	r2,r6,12174 <_calloc_r+0xb4>
   1210c:	80000215 	stw	zero,8(r16)
   12110:	80000315 	stw	zero,12(r16)
   12114:	30c0151e 	bne	r6,r3,1216c <_calloc_r+0xac>
   12118:	80000415 	stw	zero,16(r16)
   1211c:	80800604 	addi	r2,r16,24
   12120:	80000515 	stw	zero,20(r16)
   12124:	00000106 	br	1212c <_calloc_r+0x6c>
   12128:	8005883a 	mov	r2,r16
   1212c:	10000015 	stw	zero,0(r2)
   12130:	10000115 	stw	zero,4(r2)
   12134:	10000215 	stw	zero,8(r2)
   12138:	8005883a 	mov	r2,r16
   1213c:	dfc00117 	ldw	ra,4(sp)
   12140:	dc000017 	ldw	r16,0(sp)
   12144:	dec00204 	addi	sp,sp,8
   12148:	f800283a 	ret
   1214c:	000b883a 	mov	r5,zero
   12150:	8009883a 	mov	r4,r16
   12154:	00094340 	call	9434 <memset>
   12158:	8005883a 	mov	r2,r16
   1215c:	dfc00117 	ldw	ra,4(sp)
   12160:	dc000017 	ldw	r16,0(sp)
   12164:	dec00204 	addi	sp,sp,8
   12168:	f800283a 	ret
   1216c:	80800404 	addi	r2,r16,16
   12170:	003fee06 	br	1212c <__alt_data_end+0xf001212c>
   12174:	80800204 	addi	r2,r16,8
   12178:	003fec06 	br	1212c <__alt_data_end+0xf001212c>
   1217c:	0005883a 	mov	r2,zero
   12180:	003fee06 	br	1213c <__alt_data_end+0xf001213c>

00012184 <_fclose_r>:
   12184:	28003926 	beq	r5,zero,1226c <_fclose_r+0xe8>
   12188:	defffc04 	addi	sp,sp,-16
   1218c:	dc400115 	stw	r17,4(sp)
   12190:	dc000015 	stw	r16,0(sp)
   12194:	dfc00315 	stw	ra,12(sp)
   12198:	dc800215 	stw	r18,8(sp)
   1219c:	2023883a 	mov	r17,r4
   121a0:	2821883a 	mov	r16,r5
   121a4:	20000226 	beq	r4,zero,121b0 <_fclose_r+0x2c>
   121a8:	20800e17 	ldw	r2,56(r4)
   121ac:	10002726 	beq	r2,zero,1224c <_fclose_r+0xc8>
   121b0:	8080030f 	ldh	r2,12(r16)
   121b4:	1000071e 	bne	r2,zero,121d4 <_fclose_r+0x50>
   121b8:	0005883a 	mov	r2,zero
   121bc:	dfc00317 	ldw	ra,12(sp)
   121c0:	dc800217 	ldw	r18,8(sp)
   121c4:	dc400117 	ldw	r17,4(sp)
   121c8:	dc000017 	ldw	r16,0(sp)
   121cc:	dec00404 	addi	sp,sp,16
   121d0:	f800283a 	ret
   121d4:	800b883a 	mov	r5,r16
   121d8:	8809883a 	mov	r4,r17
   121dc:	000d3e00 	call	d3e0 <__sflush_r>
   121e0:	1025883a 	mov	r18,r2
   121e4:	80800b17 	ldw	r2,44(r16)
   121e8:	10000426 	beq	r2,zero,121fc <_fclose_r+0x78>
   121ec:	81400717 	ldw	r5,28(r16)
   121f0:	8809883a 	mov	r4,r17
   121f4:	103ee83a 	callr	r2
   121f8:	10001616 	blt	r2,zero,12254 <_fclose_r+0xd0>
   121fc:	8080030b 	ldhu	r2,12(r16)
   12200:	1080200c 	andi	r2,r2,128
   12204:	1000151e 	bne	r2,zero,1225c <_fclose_r+0xd8>
   12208:	81400c17 	ldw	r5,48(r16)
   1220c:	28000526 	beq	r5,zero,12224 <_fclose_r+0xa0>
   12210:	80801004 	addi	r2,r16,64
   12214:	28800226 	beq	r5,r2,12220 <_fclose_r+0x9c>
   12218:	8809883a 	mov	r4,r17
   1221c:	000db4c0 	call	db4c <_free_r>
   12220:	80000c15 	stw	zero,48(r16)
   12224:	81401117 	ldw	r5,68(r16)
   12228:	28000326 	beq	r5,zero,12238 <_fclose_r+0xb4>
   1222c:	8809883a 	mov	r4,r17
   12230:	000db4c0 	call	db4c <_free_r>
   12234:	80001115 	stw	zero,68(r16)
   12238:	000d9e80 	call	d9e8 <__sfp_lock_acquire>
   1223c:	8000030d 	sth	zero,12(r16)
   12240:	000d9ec0 	call	d9ec <__sfp_lock_release>
   12244:	9005883a 	mov	r2,r18
   12248:	003fdc06 	br	121bc <__alt_data_end+0xf00121bc>
   1224c:	000d9d80 	call	d9d8 <__sinit>
   12250:	003fd706 	br	121b0 <__alt_data_end+0xf00121b0>
   12254:	04bfffc4 	movi	r18,-1
   12258:	003fe806 	br	121fc <__alt_data_end+0xf00121fc>
   1225c:	81400417 	ldw	r5,16(r16)
   12260:	8809883a 	mov	r4,r17
   12264:	000db4c0 	call	db4c <_free_r>
   12268:	003fe706 	br	12208 <__alt_data_end+0xf0012208>
   1226c:	0005883a 	mov	r2,zero
   12270:	f800283a 	ret

00012274 <fclose>:
   12274:	00820034 	movhi	r2,2048
   12278:	1089b504 	addi	r2,r2,9940
   1227c:	200b883a 	mov	r5,r4
   12280:	11000017 	ldw	r4,0(r2)
   12284:	00121841 	jmpi	12184 <_fclose_r>

00012288 <__fputwc>:
   12288:	defff804 	addi	sp,sp,-32
   1228c:	dcc00415 	stw	r19,16(sp)
   12290:	dc800315 	stw	r18,12(sp)
   12294:	dc000115 	stw	r16,4(sp)
   12298:	dfc00715 	stw	ra,28(sp)
   1229c:	dd400615 	stw	r21,24(sp)
   122a0:	dd000515 	stw	r20,20(sp)
   122a4:	dc400215 	stw	r17,8(sp)
   122a8:	2027883a 	mov	r19,r4
   122ac:	2825883a 	mov	r18,r5
   122b0:	3021883a 	mov	r16,r6
   122b4:	000e5280 	call	e528 <__locale_mb_cur_max>
   122b8:	00c00044 	movi	r3,1
   122bc:	10c03e26 	beq	r2,r3,123b8 <__fputwc+0x130>
   122c0:	81c01704 	addi	r7,r16,92
   122c4:	900d883a 	mov	r6,r18
   122c8:	d80b883a 	mov	r5,sp
   122cc:	9809883a 	mov	r4,r19
   122d0:	00127580 	call	12758 <_wcrtomb_r>
   122d4:	1029883a 	mov	r20,r2
   122d8:	00bfffc4 	movi	r2,-1
   122dc:	a0802026 	beq	r20,r2,12360 <__fputwc+0xd8>
   122e0:	d9400003 	ldbu	r5,0(sp)
   122e4:	a0001c26 	beq	r20,zero,12358 <__fputwc+0xd0>
   122e8:	0023883a 	mov	r17,zero
   122ec:	05400284 	movi	r21,10
   122f0:	00000906 	br	12318 <__fputwc+0x90>
   122f4:	80800017 	ldw	r2,0(r16)
   122f8:	11400005 	stb	r5,0(r2)
   122fc:	80c00017 	ldw	r3,0(r16)
   12300:	18c00044 	addi	r3,r3,1
   12304:	80c00015 	stw	r3,0(r16)
   12308:	8c400044 	addi	r17,r17,1
   1230c:	dc45883a 	add	r2,sp,r17
   12310:	8d00112e 	bgeu	r17,r20,12358 <__fputwc+0xd0>
   12314:	11400003 	ldbu	r5,0(r2)
   12318:	80c00217 	ldw	r3,8(r16)
   1231c:	18ffffc4 	addi	r3,r3,-1
   12320:	80c00215 	stw	r3,8(r16)
   12324:	183ff30e 	bge	r3,zero,122f4 <__alt_data_end+0xf00122f4>
   12328:	80800617 	ldw	r2,24(r16)
   1232c:	18801916 	blt	r3,r2,12394 <__fputwc+0x10c>
   12330:	80800017 	ldw	r2,0(r16)
   12334:	11400005 	stb	r5,0(r2)
   12338:	80800017 	ldw	r2,0(r16)
   1233c:	10c00003 	ldbu	r3,0(r2)
   12340:	10800044 	addi	r2,r2,1
   12344:	1d402326 	beq	r3,r21,123d4 <__fputwc+0x14c>
   12348:	80800015 	stw	r2,0(r16)
   1234c:	8c400044 	addi	r17,r17,1
   12350:	dc45883a 	add	r2,sp,r17
   12354:	8d3fef36 	bltu	r17,r20,12314 <__alt_data_end+0xf0012314>
   12358:	9005883a 	mov	r2,r18
   1235c:	00000406 	br	12370 <__fputwc+0xe8>
   12360:	80c0030b 	ldhu	r3,12(r16)
   12364:	a005883a 	mov	r2,r20
   12368:	18c01014 	ori	r3,r3,64
   1236c:	80c0030d 	sth	r3,12(r16)
   12370:	dfc00717 	ldw	ra,28(sp)
   12374:	dd400617 	ldw	r21,24(sp)
   12378:	dd000517 	ldw	r20,20(sp)
   1237c:	dcc00417 	ldw	r19,16(sp)
   12380:	dc800317 	ldw	r18,12(sp)
   12384:	dc400217 	ldw	r17,8(sp)
   12388:	dc000117 	ldw	r16,4(sp)
   1238c:	dec00804 	addi	sp,sp,32
   12390:	f800283a 	ret
   12394:	800d883a 	mov	r6,r16
   12398:	29403fcc 	andi	r5,r5,255
   1239c:	9809883a 	mov	r4,r19
   123a0:	00126000 	call	12600 <__swbuf_r>
   123a4:	10bfffe0 	cmpeqi	r2,r2,-1
   123a8:	10803fcc 	andi	r2,r2,255
   123ac:	103fd626 	beq	r2,zero,12308 <__alt_data_end+0xf0012308>
   123b0:	00bfffc4 	movi	r2,-1
   123b4:	003fee06 	br	12370 <__alt_data_end+0xf0012370>
   123b8:	90ffffc4 	addi	r3,r18,-1
   123bc:	01003f84 	movi	r4,254
   123c0:	20ffbf36 	bltu	r4,r3,122c0 <__alt_data_end+0xf00122c0>
   123c4:	900b883a 	mov	r5,r18
   123c8:	dc800005 	stb	r18,0(sp)
   123cc:	1029883a 	mov	r20,r2
   123d0:	003fc506 	br	122e8 <__alt_data_end+0xf00122e8>
   123d4:	800d883a 	mov	r6,r16
   123d8:	a80b883a 	mov	r5,r21
   123dc:	9809883a 	mov	r4,r19
   123e0:	00126000 	call	12600 <__swbuf_r>
   123e4:	10bfffe0 	cmpeqi	r2,r2,-1
   123e8:	003fef06 	br	123a8 <__alt_data_end+0xf00123a8>

000123ec <_fputwc_r>:
   123ec:	3080030b 	ldhu	r2,12(r6)
   123f0:	10c8000c 	andi	r3,r2,8192
   123f4:	1800051e 	bne	r3,zero,1240c <_fputwc_r+0x20>
   123f8:	30c01917 	ldw	r3,100(r6)
   123fc:	10880014 	ori	r2,r2,8192
   12400:	3080030d 	sth	r2,12(r6)
   12404:	18880014 	ori	r2,r3,8192
   12408:	30801915 	stw	r2,100(r6)
   1240c:	00122881 	jmpi	12288 <__fputwc>

00012410 <fputwc>:
   12410:	00820034 	movhi	r2,2048
   12414:	defffc04 	addi	sp,sp,-16
   12418:	1089b504 	addi	r2,r2,9940
   1241c:	dc000115 	stw	r16,4(sp)
   12420:	14000017 	ldw	r16,0(r2)
   12424:	dc400215 	stw	r17,8(sp)
   12428:	dfc00315 	stw	ra,12(sp)
   1242c:	2023883a 	mov	r17,r4
   12430:	80000226 	beq	r16,zero,1243c <fputwc+0x2c>
   12434:	80800e17 	ldw	r2,56(r16)
   12438:	10001026 	beq	r2,zero,1247c <fputwc+0x6c>
   1243c:	2880030b 	ldhu	r2,12(r5)
   12440:	10c8000c 	andi	r3,r2,8192
   12444:	1800051e 	bne	r3,zero,1245c <fputwc+0x4c>
   12448:	28c01917 	ldw	r3,100(r5)
   1244c:	10880014 	ori	r2,r2,8192
   12450:	2880030d 	sth	r2,12(r5)
   12454:	18880014 	ori	r2,r3,8192
   12458:	28801915 	stw	r2,100(r5)
   1245c:	280d883a 	mov	r6,r5
   12460:	8009883a 	mov	r4,r16
   12464:	880b883a 	mov	r5,r17
   12468:	dfc00317 	ldw	ra,12(sp)
   1246c:	dc400217 	ldw	r17,8(sp)
   12470:	dc000117 	ldw	r16,4(sp)
   12474:	dec00404 	addi	sp,sp,16
   12478:	00122881 	jmpi	12288 <__fputwc>
   1247c:	8009883a 	mov	r4,r16
   12480:	d9400015 	stw	r5,0(sp)
   12484:	000d9d80 	call	d9d8 <__sinit>
   12488:	d9400017 	ldw	r5,0(sp)
   1248c:	003feb06 	br	1243c <__alt_data_end+0xf001243c>

00012490 <_fstat_r>:
   12490:	defffd04 	addi	sp,sp,-12
   12494:	2805883a 	mov	r2,r5
   12498:	dc000015 	stw	r16,0(sp)
   1249c:	04020034 	movhi	r16,2048
   124a0:	dc400115 	stw	r17,4(sp)
   124a4:	8409f404 	addi	r16,r16,10192
   124a8:	2023883a 	mov	r17,r4
   124ac:	300b883a 	mov	r5,r6
   124b0:	1009883a 	mov	r4,r2
   124b4:	dfc00215 	stw	ra,8(sp)
   124b8:	80000015 	stw	zero,0(r16)
   124bc:	00137880 	call	13788 <fstat>
   124c0:	00ffffc4 	movi	r3,-1
   124c4:	10c00526 	beq	r2,r3,124dc <_fstat_r+0x4c>
   124c8:	dfc00217 	ldw	ra,8(sp)
   124cc:	dc400117 	ldw	r17,4(sp)
   124d0:	dc000017 	ldw	r16,0(sp)
   124d4:	dec00304 	addi	sp,sp,12
   124d8:	f800283a 	ret
   124dc:	80c00017 	ldw	r3,0(r16)
   124e0:	183ff926 	beq	r3,zero,124c8 <__alt_data_end+0xf00124c8>
   124e4:	88c00015 	stw	r3,0(r17)
   124e8:	003ff706 	br	124c8 <__alt_data_end+0xf00124c8>

000124ec <_isatty_r>:
   124ec:	defffd04 	addi	sp,sp,-12
   124f0:	dc000015 	stw	r16,0(sp)
   124f4:	04020034 	movhi	r16,2048
   124f8:	dc400115 	stw	r17,4(sp)
   124fc:	8409f404 	addi	r16,r16,10192
   12500:	2023883a 	mov	r17,r4
   12504:	2809883a 	mov	r4,r5
   12508:	dfc00215 	stw	ra,8(sp)
   1250c:	80000015 	stw	zero,0(r16)
   12510:	00138740 	call	13874 <isatty>
   12514:	00ffffc4 	movi	r3,-1
   12518:	10c00526 	beq	r2,r3,12530 <_isatty_r+0x44>
   1251c:	dfc00217 	ldw	ra,8(sp)
   12520:	dc400117 	ldw	r17,4(sp)
   12524:	dc000017 	ldw	r16,0(sp)
   12528:	dec00304 	addi	sp,sp,12
   1252c:	f800283a 	ret
   12530:	80c00017 	ldw	r3,0(r16)
   12534:	183ff926 	beq	r3,zero,1251c <__alt_data_end+0xf001251c>
   12538:	88c00015 	stw	r3,0(r17)
   1253c:	003ff706 	br	1251c <__alt_data_end+0xf001251c>

00012540 <_lseek_r>:
   12540:	defffd04 	addi	sp,sp,-12
   12544:	2805883a 	mov	r2,r5
   12548:	dc000015 	stw	r16,0(sp)
   1254c:	04020034 	movhi	r16,2048
   12550:	dc400115 	stw	r17,4(sp)
   12554:	300b883a 	mov	r5,r6
   12558:	8409f404 	addi	r16,r16,10192
   1255c:	2023883a 	mov	r17,r4
   12560:	380d883a 	mov	r6,r7
   12564:	1009883a 	mov	r4,r2
   12568:	dfc00215 	stw	ra,8(sp)
   1256c:	80000015 	stw	zero,0(r16)
   12570:	00139540 	call	13954 <lseek>
   12574:	00ffffc4 	movi	r3,-1
   12578:	10c00526 	beq	r2,r3,12590 <_lseek_r+0x50>
   1257c:	dfc00217 	ldw	ra,8(sp)
   12580:	dc400117 	ldw	r17,4(sp)
   12584:	dc000017 	ldw	r16,0(sp)
   12588:	dec00304 	addi	sp,sp,12
   1258c:	f800283a 	ret
   12590:	80c00017 	ldw	r3,0(r16)
   12594:	183ff926 	beq	r3,zero,1257c <__alt_data_end+0xf001257c>
   12598:	88c00015 	stw	r3,0(r17)
   1259c:	003ff706 	br	1257c <__alt_data_end+0xf001257c>

000125a0 <_read_r>:
   125a0:	defffd04 	addi	sp,sp,-12
   125a4:	2805883a 	mov	r2,r5
   125a8:	dc000015 	stw	r16,0(sp)
   125ac:	04020034 	movhi	r16,2048
   125b0:	dc400115 	stw	r17,4(sp)
   125b4:	300b883a 	mov	r5,r6
   125b8:	8409f404 	addi	r16,r16,10192
   125bc:	2023883a 	mov	r17,r4
   125c0:	380d883a 	mov	r6,r7
   125c4:	1009883a 	mov	r4,r2
   125c8:	dfc00215 	stw	ra,8(sp)
   125cc:	80000015 	stw	zero,0(r16)
   125d0:	0013b280 	call	13b28 <read>
   125d4:	00ffffc4 	movi	r3,-1
   125d8:	10c00526 	beq	r2,r3,125f0 <_read_r+0x50>
   125dc:	dfc00217 	ldw	ra,8(sp)
   125e0:	dc400117 	ldw	r17,4(sp)
   125e4:	dc000017 	ldw	r16,0(sp)
   125e8:	dec00304 	addi	sp,sp,12
   125ec:	f800283a 	ret
   125f0:	80c00017 	ldw	r3,0(r16)
   125f4:	183ff926 	beq	r3,zero,125dc <__alt_data_end+0xf00125dc>
   125f8:	88c00015 	stw	r3,0(r17)
   125fc:	003ff706 	br	125dc <__alt_data_end+0xf00125dc>

00012600 <__swbuf_r>:
   12600:	defffb04 	addi	sp,sp,-20
   12604:	dcc00315 	stw	r19,12(sp)
   12608:	dc800215 	stw	r18,8(sp)
   1260c:	dc000015 	stw	r16,0(sp)
   12610:	dfc00415 	stw	ra,16(sp)
   12614:	dc400115 	stw	r17,4(sp)
   12618:	2025883a 	mov	r18,r4
   1261c:	2827883a 	mov	r19,r5
   12620:	3021883a 	mov	r16,r6
   12624:	20000226 	beq	r4,zero,12630 <__swbuf_r+0x30>
   12628:	20800e17 	ldw	r2,56(r4)
   1262c:	10004226 	beq	r2,zero,12738 <__swbuf_r+0x138>
   12630:	80800617 	ldw	r2,24(r16)
   12634:	8100030b 	ldhu	r4,12(r16)
   12638:	80800215 	stw	r2,8(r16)
   1263c:	2080020c 	andi	r2,r4,8
   12640:	10003626 	beq	r2,zero,1271c <__swbuf_r+0x11c>
   12644:	80c00417 	ldw	r3,16(r16)
   12648:	18003426 	beq	r3,zero,1271c <__swbuf_r+0x11c>
   1264c:	2088000c 	andi	r2,r4,8192
   12650:	9c403fcc 	andi	r17,r19,255
   12654:	10001a26 	beq	r2,zero,126c0 <__swbuf_r+0xc0>
   12658:	80800017 	ldw	r2,0(r16)
   1265c:	81000517 	ldw	r4,20(r16)
   12660:	10c7c83a 	sub	r3,r2,r3
   12664:	1900200e 	bge	r3,r4,126e8 <__swbuf_r+0xe8>
   12668:	18c00044 	addi	r3,r3,1
   1266c:	81000217 	ldw	r4,8(r16)
   12670:	11400044 	addi	r5,r2,1
   12674:	81400015 	stw	r5,0(r16)
   12678:	213fffc4 	addi	r4,r4,-1
   1267c:	81000215 	stw	r4,8(r16)
   12680:	14c00005 	stb	r19,0(r2)
   12684:	80800517 	ldw	r2,20(r16)
   12688:	10c01e26 	beq	r2,r3,12704 <__swbuf_r+0x104>
   1268c:	8080030b 	ldhu	r2,12(r16)
   12690:	1080004c 	andi	r2,r2,1
   12694:	10000226 	beq	r2,zero,126a0 <__swbuf_r+0xa0>
   12698:	00800284 	movi	r2,10
   1269c:	88801926 	beq	r17,r2,12704 <__swbuf_r+0x104>
   126a0:	8805883a 	mov	r2,r17
   126a4:	dfc00417 	ldw	ra,16(sp)
   126a8:	dcc00317 	ldw	r19,12(sp)
   126ac:	dc800217 	ldw	r18,8(sp)
   126b0:	dc400117 	ldw	r17,4(sp)
   126b4:	dc000017 	ldw	r16,0(sp)
   126b8:	dec00504 	addi	sp,sp,20
   126bc:	f800283a 	ret
   126c0:	81401917 	ldw	r5,100(r16)
   126c4:	00b7ffc4 	movi	r2,-8193
   126c8:	21080014 	ori	r4,r4,8192
   126cc:	2884703a 	and	r2,r5,r2
   126d0:	80801915 	stw	r2,100(r16)
   126d4:	80800017 	ldw	r2,0(r16)
   126d8:	8100030d 	sth	r4,12(r16)
   126dc:	81000517 	ldw	r4,20(r16)
   126e0:	10c7c83a 	sub	r3,r2,r3
   126e4:	193fe016 	blt	r3,r4,12668 <__alt_data_end+0xf0012668>
   126e8:	800b883a 	mov	r5,r16
   126ec:	9009883a 	mov	r4,r18
   126f0:	000d5fc0 	call	d5fc <_fflush_r>
   126f4:	1000071e 	bne	r2,zero,12714 <__swbuf_r+0x114>
   126f8:	80800017 	ldw	r2,0(r16)
   126fc:	00c00044 	movi	r3,1
   12700:	003fda06 	br	1266c <__alt_data_end+0xf001266c>
   12704:	800b883a 	mov	r5,r16
   12708:	9009883a 	mov	r4,r18
   1270c:	000d5fc0 	call	d5fc <_fflush_r>
   12710:	103fe326 	beq	r2,zero,126a0 <__alt_data_end+0xf00126a0>
   12714:	00bfffc4 	movi	r2,-1
   12718:	003fe206 	br	126a4 <__alt_data_end+0xf00126a4>
   1271c:	800b883a 	mov	r5,r16
   12720:	9009883a 	mov	r4,r18
   12724:	000ba040 	call	ba04 <__swsetup_r>
   12728:	103ffa1e 	bne	r2,zero,12714 <__alt_data_end+0xf0012714>
   1272c:	8100030b 	ldhu	r4,12(r16)
   12730:	80c00417 	ldw	r3,16(r16)
   12734:	003fc506 	br	1264c <__alt_data_end+0xf001264c>
   12738:	000d9d80 	call	d9d8 <__sinit>
   1273c:	003fbc06 	br	12630 <__alt_data_end+0xf0012630>

00012740 <__swbuf>:
   12740:	00820034 	movhi	r2,2048
   12744:	1089b504 	addi	r2,r2,9940
   12748:	280d883a 	mov	r6,r5
   1274c:	200b883a 	mov	r5,r4
   12750:	11000017 	ldw	r4,0(r2)
   12754:	00126001 	jmpi	12600 <__swbuf_r>

00012758 <_wcrtomb_r>:
   12758:	defff604 	addi	sp,sp,-40
   1275c:	00820034 	movhi	r2,2048
   12760:	dc800815 	stw	r18,32(sp)
   12764:	dc400715 	stw	r17,28(sp)
   12768:	dc000615 	stw	r16,24(sp)
   1276c:	1089b904 	addi	r2,r2,9956
   12770:	dfc00915 	stw	ra,36(sp)
   12774:	2021883a 	mov	r16,r4
   12778:	3823883a 	mov	r17,r7
   1277c:	14800017 	ldw	r18,0(r2)
   12780:	28001426 	beq	r5,zero,127d4 <_wcrtomb_r+0x7c>
   12784:	d9400415 	stw	r5,16(sp)
   12788:	d9800515 	stw	r6,20(sp)
   1278c:	000e51c0 	call	e51c <__locale_charset>
   12790:	d9800517 	ldw	r6,20(sp)
   12794:	d9400417 	ldw	r5,16(sp)
   12798:	100f883a 	mov	r7,r2
   1279c:	dc400015 	stw	r17,0(sp)
   127a0:	8009883a 	mov	r4,r16
   127a4:	903ee83a 	callr	r18
   127a8:	00ffffc4 	movi	r3,-1
   127ac:	10c0031e 	bne	r2,r3,127bc <_wcrtomb_r+0x64>
   127b0:	88000015 	stw	zero,0(r17)
   127b4:	00c02284 	movi	r3,138
   127b8:	80c00015 	stw	r3,0(r16)
   127bc:	dfc00917 	ldw	ra,36(sp)
   127c0:	dc800817 	ldw	r18,32(sp)
   127c4:	dc400717 	ldw	r17,28(sp)
   127c8:	dc000617 	ldw	r16,24(sp)
   127cc:	dec00a04 	addi	sp,sp,40
   127d0:	f800283a 	ret
   127d4:	000e51c0 	call	e51c <__locale_charset>
   127d8:	100f883a 	mov	r7,r2
   127dc:	dc400015 	stw	r17,0(sp)
   127e0:	000d883a 	mov	r6,zero
   127e4:	d9400104 	addi	r5,sp,4
   127e8:	8009883a 	mov	r4,r16
   127ec:	903ee83a 	callr	r18
   127f0:	003fed06 	br	127a8 <__alt_data_end+0xf00127a8>

000127f4 <wcrtomb>:
   127f4:	defff604 	addi	sp,sp,-40
   127f8:	00820034 	movhi	r2,2048
   127fc:	dc800615 	stw	r18,24(sp)
   12800:	dc400515 	stw	r17,20(sp)
   12804:	1089b504 	addi	r2,r2,9940
   12808:	dfc00915 	stw	ra,36(sp)
   1280c:	dd000815 	stw	r20,32(sp)
   12810:	dcc00715 	stw	r19,28(sp)
   12814:	dc000415 	stw	r16,16(sp)
   12818:	3025883a 	mov	r18,r6
   1281c:	14400017 	ldw	r17,0(r2)
   12820:	20001926 	beq	r4,zero,12888 <wcrtomb+0x94>
   12824:	00820034 	movhi	r2,2048
   12828:	1089b904 	addi	r2,r2,9956
   1282c:	15000017 	ldw	r20,0(r2)
   12830:	2021883a 	mov	r16,r4
   12834:	2827883a 	mov	r19,r5
   12838:	000e51c0 	call	e51c <__locale_charset>
   1283c:	100f883a 	mov	r7,r2
   12840:	dc800015 	stw	r18,0(sp)
   12844:	980d883a 	mov	r6,r19
   12848:	800b883a 	mov	r5,r16
   1284c:	8809883a 	mov	r4,r17
   12850:	a03ee83a 	callr	r20
   12854:	00ffffc4 	movi	r3,-1
   12858:	10c0031e 	bne	r2,r3,12868 <wcrtomb+0x74>
   1285c:	90000015 	stw	zero,0(r18)
   12860:	00c02284 	movi	r3,138
   12864:	88c00015 	stw	r3,0(r17)
   12868:	dfc00917 	ldw	ra,36(sp)
   1286c:	dd000817 	ldw	r20,32(sp)
   12870:	dcc00717 	ldw	r19,28(sp)
   12874:	dc800617 	ldw	r18,24(sp)
   12878:	dc400517 	ldw	r17,20(sp)
   1287c:	dc000417 	ldw	r16,16(sp)
   12880:	dec00a04 	addi	sp,sp,40
   12884:	f800283a 	ret
   12888:	00820034 	movhi	r2,2048
   1288c:	1089b904 	addi	r2,r2,9956
   12890:	14000017 	ldw	r16,0(r2)
   12894:	000e51c0 	call	e51c <__locale_charset>
   12898:	100f883a 	mov	r7,r2
   1289c:	dc800015 	stw	r18,0(sp)
   128a0:	000d883a 	mov	r6,zero
   128a4:	d9400104 	addi	r5,sp,4
   128a8:	8809883a 	mov	r4,r17
   128ac:	803ee83a 	callr	r16
   128b0:	003fe806 	br	12854 <__alt_data_end+0xf0012854>

000128b4 <__ascii_wctomb>:
   128b4:	28000526 	beq	r5,zero,128cc <__ascii_wctomb+0x18>
   128b8:	00803fc4 	movi	r2,255
   128bc:	11800536 	bltu	r2,r6,128d4 <__ascii_wctomb+0x20>
   128c0:	29800005 	stb	r6,0(r5)
   128c4:	00800044 	movi	r2,1
   128c8:	f800283a 	ret
   128cc:	0005883a 	mov	r2,zero
   128d0:	f800283a 	ret
   128d4:	00802284 	movi	r2,138
   128d8:	20800015 	stw	r2,0(r4)
   128dc:	00bfffc4 	movi	r2,-1
   128e0:	f800283a 	ret

000128e4 <_wctomb_r>:
   128e4:	00820034 	movhi	r2,2048
   128e8:	defff904 	addi	sp,sp,-28
   128ec:	1089b904 	addi	r2,r2,9956
   128f0:	dfc00615 	stw	ra,24(sp)
   128f4:	dc400515 	stw	r17,20(sp)
   128f8:	dc000415 	stw	r16,16(sp)
   128fc:	3823883a 	mov	r17,r7
   12900:	14000017 	ldw	r16,0(r2)
   12904:	d9000115 	stw	r4,4(sp)
   12908:	d9400215 	stw	r5,8(sp)
   1290c:	d9800315 	stw	r6,12(sp)
   12910:	000e51c0 	call	e51c <__locale_charset>
   12914:	d9800317 	ldw	r6,12(sp)
   12918:	d9400217 	ldw	r5,8(sp)
   1291c:	d9000117 	ldw	r4,4(sp)
   12920:	100f883a 	mov	r7,r2
   12924:	dc400015 	stw	r17,0(sp)
   12928:	803ee83a 	callr	r16
   1292c:	dfc00617 	ldw	ra,24(sp)
   12930:	dc400517 	ldw	r17,20(sp)
   12934:	dc000417 	ldw	r16,16(sp)
   12938:	dec00704 	addi	sp,sp,28
   1293c:	f800283a 	ret

00012940 <__udivdi3>:
   12940:	defff504 	addi	sp,sp,-44
   12944:	dcc00415 	stw	r19,16(sp)
   12948:	dc000115 	stw	r16,4(sp)
   1294c:	dfc00a15 	stw	ra,40(sp)
   12950:	df000915 	stw	fp,36(sp)
   12954:	ddc00815 	stw	r23,32(sp)
   12958:	dd800715 	stw	r22,28(sp)
   1295c:	dd400615 	stw	r21,24(sp)
   12960:	dd000515 	stw	r20,20(sp)
   12964:	dc800315 	stw	r18,12(sp)
   12968:	dc400215 	stw	r17,8(sp)
   1296c:	2027883a 	mov	r19,r4
   12970:	2821883a 	mov	r16,r5
   12974:	3800411e 	bne	r7,zero,12a7c <__udivdi3+0x13c>
   12978:	3023883a 	mov	r17,r6
   1297c:	2025883a 	mov	r18,r4
   12980:	2980522e 	bgeu	r5,r6,12acc <__udivdi3+0x18c>
   12984:	00bfffd4 	movui	r2,65535
   12988:	282d883a 	mov	r22,r5
   1298c:	1180a836 	bltu	r2,r6,12c30 <__udivdi3+0x2f0>
   12990:	00803fc4 	movi	r2,255
   12994:	1185803a 	cmpltu	r2,r2,r6
   12998:	100490fa 	slli	r2,r2,3
   1299c:	3086d83a 	srl	r3,r6,r2
   129a0:	01020034 	movhi	r4,2048
   129a4:	21008f04 	addi	r4,r4,572
   129a8:	20c7883a 	add	r3,r4,r3
   129ac:	18c00003 	ldbu	r3,0(r3)
   129b0:	1885883a 	add	r2,r3,r2
   129b4:	00c00804 	movi	r3,32
   129b8:	1887c83a 	sub	r3,r3,r2
   129bc:	18000526 	beq	r3,zero,129d4 <__udivdi3+0x94>
   129c0:	80e0983a 	sll	r16,r16,r3
   129c4:	9884d83a 	srl	r2,r19,r2
   129c8:	30e2983a 	sll	r17,r6,r3
   129cc:	98e4983a 	sll	r18,r19,r3
   129d0:	142cb03a 	or	r22,r2,r16
   129d4:	882ad43a 	srli	r21,r17,16
   129d8:	b009883a 	mov	r4,r22
   129dc:	8d3fffcc 	andi	r20,r17,65535
   129e0:	a80b883a 	mov	r5,r21
   129e4:	00092180 	call	9218 <__umodsi3>
   129e8:	b009883a 	mov	r4,r22
   129ec:	a80b883a 	mov	r5,r21
   129f0:	1027883a 	mov	r19,r2
   129f4:	00091b40 	call	91b4 <__udivsi3>
   129f8:	102d883a 	mov	r22,r2
   129fc:	9826943a 	slli	r19,r19,16
   12a00:	9004d43a 	srli	r2,r18,16
   12a04:	a5a1383a 	mul	r16,r20,r22
   12a08:	14c4b03a 	or	r2,r2,r19
   12a0c:	1400052e 	bgeu	r2,r16,12a24 <__udivdi3+0xe4>
   12a10:	1445883a 	add	r2,r2,r17
   12a14:	b0ffffc4 	addi	r3,r22,-1
   12a18:	14400136 	bltu	r2,r17,12a20 <__udivdi3+0xe0>
   12a1c:	14012336 	bltu	r2,r16,12eac <__udivdi3+0x56c>
   12a20:	182d883a 	mov	r22,r3
   12a24:	1421c83a 	sub	r16,r2,r16
   12a28:	a80b883a 	mov	r5,r21
   12a2c:	8009883a 	mov	r4,r16
   12a30:	00092180 	call	9218 <__umodsi3>
   12a34:	1027883a 	mov	r19,r2
   12a38:	a80b883a 	mov	r5,r21
   12a3c:	8009883a 	mov	r4,r16
   12a40:	00091b40 	call	91b4 <__udivsi3>
   12a44:	9826943a 	slli	r19,r19,16
   12a48:	a0a9383a 	mul	r20,r20,r2
   12a4c:	94bfffcc 	andi	r18,r18,65535
   12a50:	94e4b03a 	or	r18,r18,r19
   12a54:	9500052e 	bgeu	r18,r20,12a6c <__udivdi3+0x12c>
   12a58:	8ca5883a 	add	r18,r17,r18
   12a5c:	10ffffc4 	addi	r3,r2,-1
   12a60:	9440f136 	bltu	r18,r17,12e28 <__udivdi3+0x4e8>
   12a64:	9500f02e 	bgeu	r18,r20,12e28 <__udivdi3+0x4e8>
   12a68:	10bfff84 	addi	r2,r2,-2
   12a6c:	b00c943a 	slli	r6,r22,16
   12a70:	0007883a 	mov	r3,zero
   12a74:	3084b03a 	or	r2,r6,r2
   12a78:	00005906 	br	12be0 <__udivdi3+0x2a0>
   12a7c:	29c05636 	bltu	r5,r7,12bd8 <__udivdi3+0x298>
   12a80:	00bfffd4 	movui	r2,65535
   12a84:	11c0622e 	bgeu	r2,r7,12c10 <__udivdi3+0x2d0>
   12a88:	00804034 	movhi	r2,256
   12a8c:	10bfffc4 	addi	r2,r2,-1
   12a90:	11c0ee36 	bltu	r2,r7,12e4c <__udivdi3+0x50c>
   12a94:	00800404 	movi	r2,16
   12a98:	3886d83a 	srl	r3,r7,r2
   12a9c:	01020034 	movhi	r4,2048
   12aa0:	21008f04 	addi	r4,r4,572
   12aa4:	20c7883a 	add	r3,r4,r3
   12aa8:	18c00003 	ldbu	r3,0(r3)
   12aac:	05400804 	movi	r21,32
   12ab0:	1885883a 	add	r2,r3,r2
   12ab4:	a8abc83a 	sub	r21,r21,r2
   12ab8:	a800621e 	bne	r21,zero,12c44 <__udivdi3+0x304>
   12abc:	3c00e936 	bltu	r7,r16,12e64 <__udivdi3+0x524>
   12ac0:	9985403a 	cmpgeu	r2,r19,r6
   12ac4:	0007883a 	mov	r3,zero
   12ac8:	00004506 	br	12be0 <__udivdi3+0x2a0>
   12acc:	3000041e 	bne	r6,zero,12ae0 <__udivdi3+0x1a0>
   12ad0:	000b883a 	mov	r5,zero
   12ad4:	01000044 	movi	r4,1
   12ad8:	00091b40 	call	91b4 <__udivsi3>
   12adc:	1023883a 	mov	r17,r2
   12ae0:	00bfffd4 	movui	r2,65535
   12ae4:	14404e2e 	bgeu	r2,r17,12c20 <__udivdi3+0x2e0>
   12ae8:	00804034 	movhi	r2,256
   12aec:	10bfffc4 	addi	r2,r2,-1
   12af0:	1440d836 	bltu	r2,r17,12e54 <__udivdi3+0x514>
   12af4:	00800404 	movi	r2,16
   12af8:	8886d83a 	srl	r3,r17,r2
   12afc:	01020034 	movhi	r4,2048
   12b00:	21008f04 	addi	r4,r4,572
   12b04:	20c7883a 	add	r3,r4,r3
   12b08:	18c00003 	ldbu	r3,0(r3)
   12b0c:	1885883a 	add	r2,r3,r2
   12b10:	00c00804 	movi	r3,32
   12b14:	1887c83a 	sub	r3,r3,r2
   12b18:	18008f1e 	bne	r3,zero,12d58 <__udivdi3+0x418>
   12b1c:	882ad43a 	srli	r21,r17,16
   12b20:	8461c83a 	sub	r16,r16,r17
   12b24:	8d3fffcc 	andi	r20,r17,65535
   12b28:	00c00044 	movi	r3,1
   12b2c:	8009883a 	mov	r4,r16
   12b30:	a80b883a 	mov	r5,r21
   12b34:	d8c00015 	stw	r3,0(sp)
   12b38:	00092180 	call	9218 <__umodsi3>
   12b3c:	8009883a 	mov	r4,r16
   12b40:	a80b883a 	mov	r5,r21
   12b44:	1027883a 	mov	r19,r2
   12b48:	00091b40 	call	91b4 <__udivsi3>
   12b4c:	9826943a 	slli	r19,r19,16
   12b50:	9008d43a 	srli	r4,r18,16
   12b54:	1521383a 	mul	r16,r2,r20
   12b58:	102d883a 	mov	r22,r2
   12b5c:	24c8b03a 	or	r4,r4,r19
   12b60:	d8c00017 	ldw	r3,0(sp)
   12b64:	2400052e 	bgeu	r4,r16,12b7c <__udivdi3+0x23c>
   12b68:	2449883a 	add	r4,r4,r17
   12b6c:	b0bfffc4 	addi	r2,r22,-1
   12b70:	24400136 	bltu	r4,r17,12b78 <__udivdi3+0x238>
   12b74:	2400ca36 	bltu	r4,r16,12ea0 <__udivdi3+0x560>
   12b78:	102d883a 	mov	r22,r2
   12b7c:	2421c83a 	sub	r16,r4,r16
   12b80:	a80b883a 	mov	r5,r21
   12b84:	8009883a 	mov	r4,r16
   12b88:	d8c00015 	stw	r3,0(sp)
   12b8c:	00092180 	call	9218 <__umodsi3>
   12b90:	1027883a 	mov	r19,r2
   12b94:	a80b883a 	mov	r5,r21
   12b98:	8009883a 	mov	r4,r16
   12b9c:	00091b40 	call	91b4 <__udivsi3>
   12ba0:	9826943a 	slli	r19,r19,16
   12ba4:	1529383a 	mul	r20,r2,r20
   12ba8:	94bfffcc 	andi	r18,r18,65535
   12bac:	94e4b03a 	or	r18,r18,r19
   12bb0:	d8c00017 	ldw	r3,0(sp)
   12bb4:	9500052e 	bgeu	r18,r20,12bcc <__udivdi3+0x28c>
   12bb8:	8ca5883a 	add	r18,r17,r18
   12bbc:	113fffc4 	addi	r4,r2,-1
   12bc0:	94409736 	bltu	r18,r17,12e20 <__udivdi3+0x4e0>
   12bc4:	9500962e 	bgeu	r18,r20,12e20 <__udivdi3+0x4e0>
   12bc8:	10bfff84 	addi	r2,r2,-2
   12bcc:	b00c943a 	slli	r6,r22,16
   12bd0:	3084b03a 	or	r2,r6,r2
   12bd4:	00000206 	br	12be0 <__udivdi3+0x2a0>
   12bd8:	0007883a 	mov	r3,zero
   12bdc:	0005883a 	mov	r2,zero
   12be0:	dfc00a17 	ldw	ra,40(sp)
   12be4:	df000917 	ldw	fp,36(sp)
   12be8:	ddc00817 	ldw	r23,32(sp)
   12bec:	dd800717 	ldw	r22,28(sp)
   12bf0:	dd400617 	ldw	r21,24(sp)
   12bf4:	dd000517 	ldw	r20,20(sp)
   12bf8:	dcc00417 	ldw	r19,16(sp)
   12bfc:	dc800317 	ldw	r18,12(sp)
   12c00:	dc400217 	ldw	r17,8(sp)
   12c04:	dc000117 	ldw	r16,4(sp)
   12c08:	dec00b04 	addi	sp,sp,44
   12c0c:	f800283a 	ret
   12c10:	00803fc4 	movi	r2,255
   12c14:	11c5803a 	cmpltu	r2,r2,r7
   12c18:	100490fa 	slli	r2,r2,3
   12c1c:	003f9e06 	br	12a98 <__alt_data_end+0xf0012a98>
   12c20:	00803fc4 	movi	r2,255
   12c24:	1445803a 	cmpltu	r2,r2,r17
   12c28:	100490fa 	slli	r2,r2,3
   12c2c:	003fb206 	br	12af8 <__alt_data_end+0xf0012af8>
   12c30:	00804034 	movhi	r2,256
   12c34:	10bfffc4 	addi	r2,r2,-1
   12c38:	11808836 	bltu	r2,r6,12e5c <__udivdi3+0x51c>
   12c3c:	00800404 	movi	r2,16
   12c40:	003f5606 	br	1299c <__alt_data_end+0xf001299c>
   12c44:	30aed83a 	srl	r23,r6,r2
   12c48:	3d4e983a 	sll	r7,r7,r21
   12c4c:	80acd83a 	srl	r22,r16,r2
   12c50:	9884d83a 	srl	r2,r19,r2
   12c54:	3deeb03a 	or	r23,r7,r23
   12c58:	b824d43a 	srli	r18,r23,16
   12c5c:	8560983a 	sll	r16,r16,r21
   12c60:	b009883a 	mov	r4,r22
   12c64:	900b883a 	mov	r5,r18
   12c68:	3568983a 	sll	r20,r6,r21
   12c6c:	1420b03a 	or	r16,r2,r16
   12c70:	00092180 	call	9218 <__umodsi3>
   12c74:	b009883a 	mov	r4,r22
   12c78:	900b883a 	mov	r5,r18
   12c7c:	1023883a 	mov	r17,r2
   12c80:	00091b40 	call	91b4 <__udivsi3>
   12c84:	8808943a 	slli	r4,r17,16
   12c88:	bf3fffcc 	andi	fp,r23,65535
   12c8c:	8006d43a 	srli	r3,r16,16
   12c90:	e0a3383a 	mul	r17,fp,r2
   12c94:	100d883a 	mov	r6,r2
   12c98:	1906b03a 	or	r3,r3,r4
   12c9c:	1c40042e 	bgeu	r3,r17,12cb0 <__udivdi3+0x370>
   12ca0:	1dc7883a 	add	r3,r3,r23
   12ca4:	10bfffc4 	addi	r2,r2,-1
   12ca8:	1dc0752e 	bgeu	r3,r23,12e80 <__udivdi3+0x540>
   12cac:	100d883a 	mov	r6,r2
   12cb0:	1c63c83a 	sub	r17,r3,r17
   12cb4:	900b883a 	mov	r5,r18
   12cb8:	8809883a 	mov	r4,r17
   12cbc:	d9800015 	stw	r6,0(sp)
   12cc0:	00092180 	call	9218 <__umodsi3>
   12cc4:	102d883a 	mov	r22,r2
   12cc8:	8809883a 	mov	r4,r17
   12ccc:	900b883a 	mov	r5,r18
   12cd0:	00091b40 	call	91b4 <__udivsi3>
   12cd4:	b02c943a 	slli	r22,r22,16
   12cd8:	e089383a 	mul	r4,fp,r2
   12cdc:	843fffcc 	andi	r16,r16,65535
   12ce0:	85a0b03a 	or	r16,r16,r22
   12ce4:	d9800017 	ldw	r6,0(sp)
   12ce8:	8100042e 	bgeu	r16,r4,12cfc <__udivdi3+0x3bc>
   12cec:	85e1883a 	add	r16,r16,r23
   12cf0:	10ffffc4 	addi	r3,r2,-1
   12cf4:	85c05e2e 	bgeu	r16,r23,12e70 <__udivdi3+0x530>
   12cf8:	1805883a 	mov	r2,r3
   12cfc:	300c943a 	slli	r6,r6,16
   12d00:	a17fffcc 	andi	r5,r20,65535
   12d04:	a028d43a 	srli	r20,r20,16
   12d08:	3084b03a 	or	r2,r6,r2
   12d0c:	10ffffcc 	andi	r3,r2,65535
   12d10:	100cd43a 	srli	r6,r2,16
   12d14:	194f383a 	mul	r7,r3,r5
   12d18:	1d07383a 	mul	r3,r3,r20
   12d1c:	314b383a 	mul	r5,r6,r5
   12d20:	3810d43a 	srli	r8,r7,16
   12d24:	8121c83a 	sub	r16,r16,r4
   12d28:	1947883a 	add	r3,r3,r5
   12d2c:	40c7883a 	add	r3,r8,r3
   12d30:	350d383a 	mul	r6,r6,r20
   12d34:	1940022e 	bgeu	r3,r5,12d40 <__udivdi3+0x400>
   12d38:	01000074 	movhi	r4,1
   12d3c:	310d883a 	add	r6,r6,r4
   12d40:	1828d43a 	srli	r20,r3,16
   12d44:	a18d883a 	add	r6,r20,r6
   12d48:	81803e36 	bltu	r16,r6,12e44 <__udivdi3+0x504>
   12d4c:	81803826 	beq	r16,r6,12e30 <__udivdi3+0x4f0>
   12d50:	0007883a 	mov	r3,zero
   12d54:	003fa206 	br	12be0 <__alt_data_end+0xf0012be0>
   12d58:	88e2983a 	sll	r17,r17,r3
   12d5c:	80a8d83a 	srl	r20,r16,r2
   12d60:	80e0983a 	sll	r16,r16,r3
   12d64:	882ad43a 	srli	r21,r17,16
   12d68:	9884d83a 	srl	r2,r19,r2
   12d6c:	a009883a 	mov	r4,r20
   12d70:	a80b883a 	mov	r5,r21
   12d74:	142eb03a 	or	r23,r2,r16
   12d78:	98e4983a 	sll	r18,r19,r3
   12d7c:	00092180 	call	9218 <__umodsi3>
   12d80:	a009883a 	mov	r4,r20
   12d84:	a80b883a 	mov	r5,r21
   12d88:	1021883a 	mov	r16,r2
   12d8c:	00091b40 	call	91b4 <__udivsi3>
   12d90:	1039883a 	mov	fp,r2
   12d94:	8d3fffcc 	andi	r20,r17,65535
   12d98:	8020943a 	slli	r16,r16,16
   12d9c:	b804d43a 	srli	r2,r23,16
   12da0:	a72d383a 	mul	r22,r20,fp
   12da4:	1404b03a 	or	r2,r2,r16
   12da8:	1580062e 	bgeu	r2,r22,12dc4 <__udivdi3+0x484>
   12dac:	1445883a 	add	r2,r2,r17
   12db0:	e0ffffc4 	addi	r3,fp,-1
   12db4:	14403836 	bltu	r2,r17,12e98 <__udivdi3+0x558>
   12db8:	1580372e 	bgeu	r2,r22,12e98 <__udivdi3+0x558>
   12dbc:	e73fff84 	addi	fp,fp,-2
   12dc0:	1445883a 	add	r2,r2,r17
   12dc4:	15adc83a 	sub	r22,r2,r22
   12dc8:	a80b883a 	mov	r5,r21
   12dcc:	b009883a 	mov	r4,r22
   12dd0:	00092180 	call	9218 <__umodsi3>
   12dd4:	1027883a 	mov	r19,r2
   12dd8:	b009883a 	mov	r4,r22
   12ddc:	a80b883a 	mov	r5,r21
   12de0:	00091b40 	call	91b4 <__udivsi3>
   12de4:	9826943a 	slli	r19,r19,16
   12de8:	a0a1383a 	mul	r16,r20,r2
   12dec:	b93fffcc 	andi	r4,r23,65535
   12df0:	24c8b03a 	or	r4,r4,r19
   12df4:	2400062e 	bgeu	r4,r16,12e10 <__udivdi3+0x4d0>
   12df8:	2449883a 	add	r4,r4,r17
   12dfc:	10ffffc4 	addi	r3,r2,-1
   12e00:	24402336 	bltu	r4,r17,12e90 <__udivdi3+0x550>
   12e04:	2400222e 	bgeu	r4,r16,12e90 <__udivdi3+0x550>
   12e08:	10bfff84 	addi	r2,r2,-2
   12e0c:	2449883a 	add	r4,r4,r17
   12e10:	e038943a 	slli	fp,fp,16
   12e14:	2421c83a 	sub	r16,r4,r16
   12e18:	e086b03a 	or	r3,fp,r2
   12e1c:	003f4306 	br	12b2c <__alt_data_end+0xf0012b2c>
   12e20:	2005883a 	mov	r2,r4
   12e24:	003f6906 	br	12bcc <__alt_data_end+0xf0012bcc>
   12e28:	1805883a 	mov	r2,r3
   12e2c:	003f0f06 	br	12a6c <__alt_data_end+0xf0012a6c>
   12e30:	1806943a 	slli	r3,r3,16
   12e34:	9d66983a 	sll	r19,r19,r21
   12e38:	39ffffcc 	andi	r7,r7,65535
   12e3c:	19c7883a 	add	r3,r3,r7
   12e40:	98ffc32e 	bgeu	r19,r3,12d50 <__alt_data_end+0xf0012d50>
   12e44:	10bfffc4 	addi	r2,r2,-1
   12e48:	003fc106 	br	12d50 <__alt_data_end+0xf0012d50>
   12e4c:	00800604 	movi	r2,24
   12e50:	003f1106 	br	12a98 <__alt_data_end+0xf0012a98>
   12e54:	00800604 	movi	r2,24
   12e58:	003f2706 	br	12af8 <__alt_data_end+0xf0012af8>
   12e5c:	00800604 	movi	r2,24
   12e60:	003ece06 	br	1299c <__alt_data_end+0xf001299c>
   12e64:	0007883a 	mov	r3,zero
   12e68:	00800044 	movi	r2,1
   12e6c:	003f5c06 	br	12be0 <__alt_data_end+0xf0012be0>
   12e70:	813fa12e 	bgeu	r16,r4,12cf8 <__alt_data_end+0xf0012cf8>
   12e74:	10bfff84 	addi	r2,r2,-2
   12e78:	85e1883a 	add	r16,r16,r23
   12e7c:	003f9f06 	br	12cfc <__alt_data_end+0xf0012cfc>
   12e80:	1c7f8a2e 	bgeu	r3,r17,12cac <__alt_data_end+0xf0012cac>
   12e84:	31bfff84 	addi	r6,r6,-2
   12e88:	1dc7883a 	add	r3,r3,r23
   12e8c:	003f8806 	br	12cb0 <__alt_data_end+0xf0012cb0>
   12e90:	1805883a 	mov	r2,r3
   12e94:	003fde06 	br	12e10 <__alt_data_end+0xf0012e10>
   12e98:	1839883a 	mov	fp,r3
   12e9c:	003fc906 	br	12dc4 <__alt_data_end+0xf0012dc4>
   12ea0:	b5bfff84 	addi	r22,r22,-2
   12ea4:	2449883a 	add	r4,r4,r17
   12ea8:	003f3406 	br	12b7c <__alt_data_end+0xf0012b7c>
   12eac:	b5bfff84 	addi	r22,r22,-2
   12eb0:	1445883a 	add	r2,r2,r17
   12eb4:	003edb06 	br	12a24 <__alt_data_end+0xf0012a24>

00012eb8 <__umoddi3>:
   12eb8:	defff404 	addi	sp,sp,-48
   12ebc:	df000a15 	stw	fp,40(sp)
   12ec0:	dc400315 	stw	r17,12(sp)
   12ec4:	dc000215 	stw	r16,8(sp)
   12ec8:	dfc00b15 	stw	ra,44(sp)
   12ecc:	ddc00915 	stw	r23,36(sp)
   12ed0:	dd800815 	stw	r22,32(sp)
   12ed4:	dd400715 	stw	r21,28(sp)
   12ed8:	dd000615 	stw	r20,24(sp)
   12edc:	dcc00515 	stw	r19,20(sp)
   12ee0:	dc800415 	stw	r18,16(sp)
   12ee4:	2021883a 	mov	r16,r4
   12ee8:	2823883a 	mov	r17,r5
   12eec:	2839883a 	mov	fp,r5
   12ef0:	38003c1e 	bne	r7,zero,12fe4 <__umoddi3+0x12c>
   12ef4:	3027883a 	mov	r19,r6
   12ef8:	2029883a 	mov	r20,r4
   12efc:	2980512e 	bgeu	r5,r6,13044 <__umoddi3+0x18c>
   12f00:	00bfffd4 	movui	r2,65535
   12f04:	11809a36 	bltu	r2,r6,13170 <__umoddi3+0x2b8>
   12f08:	01003fc4 	movi	r4,255
   12f0c:	2189803a 	cmpltu	r4,r4,r6
   12f10:	200890fa 	slli	r4,r4,3
   12f14:	3104d83a 	srl	r2,r6,r4
   12f18:	00c20034 	movhi	r3,2048
   12f1c:	18c08f04 	addi	r3,r3,572
   12f20:	1885883a 	add	r2,r3,r2
   12f24:	10c00003 	ldbu	r3,0(r2)
   12f28:	00800804 	movi	r2,32
   12f2c:	1909883a 	add	r4,r3,r4
   12f30:	1125c83a 	sub	r18,r2,r4
   12f34:	90000526 	beq	r18,zero,12f4c <__umoddi3+0x94>
   12f38:	8ca2983a 	sll	r17,r17,r18
   12f3c:	8108d83a 	srl	r4,r16,r4
   12f40:	34a6983a 	sll	r19,r6,r18
   12f44:	84a8983a 	sll	r20,r16,r18
   12f48:	2478b03a 	or	fp,r4,r17
   12f4c:	982ed43a 	srli	r23,r19,16
   12f50:	e009883a 	mov	r4,fp
   12f54:	9dbfffcc 	andi	r22,r19,65535
   12f58:	b80b883a 	mov	r5,r23
   12f5c:	00092180 	call	9218 <__umodsi3>
   12f60:	e009883a 	mov	r4,fp
   12f64:	b80b883a 	mov	r5,r23
   12f68:	102b883a 	mov	r21,r2
   12f6c:	00091b40 	call	91b4 <__udivsi3>
   12f70:	a806943a 	slli	r3,r21,16
   12f74:	a008d43a 	srli	r4,r20,16
   12f78:	b085383a 	mul	r2,r22,r2
   12f7c:	20c8b03a 	or	r4,r4,r3
   12f80:	2080032e 	bgeu	r4,r2,12f90 <__umoddi3+0xd8>
   12f84:	24c9883a 	add	r4,r4,r19
   12f88:	24c00136 	bltu	r4,r19,12f90 <__umoddi3+0xd8>
   12f8c:	20811036 	bltu	r4,r2,133d0 <__umoddi3+0x518>
   12f90:	20abc83a 	sub	r21,r4,r2
   12f94:	b80b883a 	mov	r5,r23
   12f98:	a809883a 	mov	r4,r21
   12f9c:	00092180 	call	9218 <__umodsi3>
   12fa0:	1023883a 	mov	r17,r2
   12fa4:	b80b883a 	mov	r5,r23
   12fa8:	a809883a 	mov	r4,r21
   12fac:	00091b40 	call	91b4 <__udivsi3>
   12fb0:	8822943a 	slli	r17,r17,16
   12fb4:	b085383a 	mul	r2,r22,r2
   12fb8:	a0ffffcc 	andi	r3,r20,65535
   12fbc:	1c46b03a 	or	r3,r3,r17
   12fc0:	1880042e 	bgeu	r3,r2,12fd4 <__umoddi3+0x11c>
   12fc4:	1cc7883a 	add	r3,r3,r19
   12fc8:	1cc00236 	bltu	r3,r19,12fd4 <__umoddi3+0x11c>
   12fcc:	1880012e 	bgeu	r3,r2,12fd4 <__umoddi3+0x11c>
   12fd0:	1cc7883a 	add	r3,r3,r19
   12fd4:	1885c83a 	sub	r2,r3,r2
   12fd8:	1484d83a 	srl	r2,r2,r18
   12fdc:	0007883a 	mov	r3,zero
   12fe0:	00004f06 	br	13120 <__umoddi3+0x268>
   12fe4:	29c04c36 	bltu	r5,r7,13118 <__umoddi3+0x260>
   12fe8:	00bfffd4 	movui	r2,65535
   12fec:	11c0582e 	bgeu	r2,r7,13150 <__umoddi3+0x298>
   12ff0:	00804034 	movhi	r2,256
   12ff4:	10bfffc4 	addi	r2,r2,-1
   12ff8:	11c0e736 	bltu	r2,r7,13398 <__umoddi3+0x4e0>
   12ffc:	01000404 	movi	r4,16
   13000:	3904d83a 	srl	r2,r7,r4
   13004:	00c20034 	movhi	r3,2048
   13008:	18c08f04 	addi	r3,r3,572
   1300c:	1885883a 	add	r2,r3,r2
   13010:	14c00003 	ldbu	r19,0(r2)
   13014:	00c00804 	movi	r3,32
   13018:	9927883a 	add	r19,r19,r4
   1301c:	1ce9c83a 	sub	r20,r3,r19
   13020:	a000581e 	bne	r20,zero,13184 <__umoddi3+0x2cc>
   13024:	3c400136 	bltu	r7,r17,1302c <__umoddi3+0x174>
   13028:	8180eb36 	bltu	r16,r6,133d8 <__umoddi3+0x520>
   1302c:	8185c83a 	sub	r2,r16,r6
   13030:	89e3c83a 	sub	r17,r17,r7
   13034:	8089803a 	cmpltu	r4,r16,r2
   13038:	8939c83a 	sub	fp,r17,r4
   1303c:	e007883a 	mov	r3,fp
   13040:	00003706 	br	13120 <__umoddi3+0x268>
   13044:	3000041e 	bne	r6,zero,13058 <__umoddi3+0x1a0>
   13048:	000b883a 	mov	r5,zero
   1304c:	01000044 	movi	r4,1
   13050:	00091b40 	call	91b4 <__udivsi3>
   13054:	1027883a 	mov	r19,r2
   13058:	00bfffd4 	movui	r2,65535
   1305c:	14c0402e 	bgeu	r2,r19,13160 <__umoddi3+0x2a8>
   13060:	00804034 	movhi	r2,256
   13064:	10bfffc4 	addi	r2,r2,-1
   13068:	14c0cd36 	bltu	r2,r19,133a0 <__umoddi3+0x4e8>
   1306c:	00800404 	movi	r2,16
   13070:	9886d83a 	srl	r3,r19,r2
   13074:	01020034 	movhi	r4,2048
   13078:	21008f04 	addi	r4,r4,572
   1307c:	20c7883a 	add	r3,r4,r3
   13080:	18c00003 	ldbu	r3,0(r3)
   13084:	1887883a 	add	r3,r3,r2
   13088:	00800804 	movi	r2,32
   1308c:	10e5c83a 	sub	r18,r2,r3
   13090:	9000901e 	bne	r18,zero,132d4 <__umoddi3+0x41c>
   13094:	982cd43a 	srli	r22,r19,16
   13098:	8ce3c83a 	sub	r17,r17,r19
   1309c:	9d7fffcc 	andi	r21,r19,65535
   130a0:	b00b883a 	mov	r5,r22
   130a4:	8809883a 	mov	r4,r17
   130a8:	00092180 	call	9218 <__umodsi3>
   130ac:	8809883a 	mov	r4,r17
   130b0:	b00b883a 	mov	r5,r22
   130b4:	1021883a 	mov	r16,r2
   130b8:	00091b40 	call	91b4 <__udivsi3>
   130bc:	8006943a 	slli	r3,r16,16
   130c0:	a008d43a 	srli	r4,r20,16
   130c4:	1545383a 	mul	r2,r2,r21
   130c8:	20c8b03a 	or	r4,r4,r3
   130cc:	2080042e 	bgeu	r4,r2,130e0 <__umoddi3+0x228>
   130d0:	24c9883a 	add	r4,r4,r19
   130d4:	24c00236 	bltu	r4,r19,130e0 <__umoddi3+0x228>
   130d8:	2080012e 	bgeu	r4,r2,130e0 <__umoddi3+0x228>
   130dc:	24c9883a 	add	r4,r4,r19
   130e0:	20a1c83a 	sub	r16,r4,r2
   130e4:	b00b883a 	mov	r5,r22
   130e8:	8009883a 	mov	r4,r16
   130ec:	00092180 	call	9218 <__umodsi3>
   130f0:	1023883a 	mov	r17,r2
   130f4:	b00b883a 	mov	r5,r22
   130f8:	8009883a 	mov	r4,r16
   130fc:	00091b40 	call	91b4 <__udivsi3>
   13100:	8822943a 	slli	r17,r17,16
   13104:	1545383a 	mul	r2,r2,r21
   13108:	a53fffcc 	andi	r20,r20,65535
   1310c:	a446b03a 	or	r3,r20,r17
   13110:	18bfb02e 	bgeu	r3,r2,12fd4 <__alt_data_end+0xf0012fd4>
   13114:	003fab06 	br	12fc4 <__alt_data_end+0xf0012fc4>
   13118:	2005883a 	mov	r2,r4
   1311c:	2807883a 	mov	r3,r5
   13120:	dfc00b17 	ldw	ra,44(sp)
   13124:	df000a17 	ldw	fp,40(sp)
   13128:	ddc00917 	ldw	r23,36(sp)
   1312c:	dd800817 	ldw	r22,32(sp)
   13130:	dd400717 	ldw	r21,28(sp)
   13134:	dd000617 	ldw	r20,24(sp)
   13138:	dcc00517 	ldw	r19,20(sp)
   1313c:	dc800417 	ldw	r18,16(sp)
   13140:	dc400317 	ldw	r17,12(sp)
   13144:	dc000217 	ldw	r16,8(sp)
   13148:	dec00c04 	addi	sp,sp,48
   1314c:	f800283a 	ret
   13150:	04c03fc4 	movi	r19,255
   13154:	99c9803a 	cmpltu	r4,r19,r7
   13158:	200890fa 	slli	r4,r4,3
   1315c:	003fa806 	br	13000 <__alt_data_end+0xf0013000>
   13160:	00803fc4 	movi	r2,255
   13164:	14c5803a 	cmpltu	r2,r2,r19
   13168:	100490fa 	slli	r2,r2,3
   1316c:	003fc006 	br	13070 <__alt_data_end+0xf0013070>
   13170:	00804034 	movhi	r2,256
   13174:	10bfffc4 	addi	r2,r2,-1
   13178:	11808b36 	bltu	r2,r6,133a8 <__umoddi3+0x4f0>
   1317c:	01000404 	movi	r4,16
   13180:	003f6406 	br	12f14 <__alt_data_end+0xf0012f14>
   13184:	34c4d83a 	srl	r2,r6,r19
   13188:	3d0e983a 	sll	r7,r7,r20
   1318c:	8cf8d83a 	srl	fp,r17,r19
   13190:	8d10983a 	sll	r8,r17,r20
   13194:	38aab03a 	or	r21,r7,r2
   13198:	a82cd43a 	srli	r22,r21,16
   1319c:	84e2d83a 	srl	r17,r16,r19
   131a0:	e009883a 	mov	r4,fp
   131a4:	b00b883a 	mov	r5,r22
   131a8:	8a22b03a 	or	r17,r17,r8
   131ac:	3524983a 	sll	r18,r6,r20
   131b0:	00092180 	call	9218 <__umodsi3>
   131b4:	e009883a 	mov	r4,fp
   131b8:	b00b883a 	mov	r5,r22
   131bc:	102f883a 	mov	r23,r2
   131c0:	00091b40 	call	91b4 <__udivsi3>
   131c4:	100d883a 	mov	r6,r2
   131c8:	b808943a 	slli	r4,r23,16
   131cc:	aa3fffcc 	andi	r8,r21,65535
   131d0:	8804d43a 	srli	r2,r17,16
   131d4:	41af383a 	mul	r23,r8,r6
   131d8:	8520983a 	sll	r16,r16,r20
   131dc:	1104b03a 	or	r2,r2,r4
   131e0:	15c0042e 	bgeu	r2,r23,131f4 <__umoddi3+0x33c>
   131e4:	1545883a 	add	r2,r2,r21
   131e8:	30ffffc4 	addi	r3,r6,-1
   131ec:	1540742e 	bgeu	r2,r21,133c0 <__umoddi3+0x508>
   131f0:	180d883a 	mov	r6,r3
   131f4:	15efc83a 	sub	r23,r2,r23
   131f8:	b00b883a 	mov	r5,r22
   131fc:	b809883a 	mov	r4,r23
   13200:	d9800115 	stw	r6,4(sp)
   13204:	da000015 	stw	r8,0(sp)
   13208:	00092180 	call	9218 <__umodsi3>
   1320c:	b00b883a 	mov	r5,r22
   13210:	b809883a 	mov	r4,r23
   13214:	1039883a 	mov	fp,r2
   13218:	00091b40 	call	91b4 <__udivsi3>
   1321c:	da000017 	ldw	r8,0(sp)
   13220:	e038943a 	slli	fp,fp,16
   13224:	100b883a 	mov	r5,r2
   13228:	4089383a 	mul	r4,r8,r2
   1322c:	8a3fffcc 	andi	r8,r17,65535
   13230:	4710b03a 	or	r8,r8,fp
   13234:	d9800117 	ldw	r6,4(sp)
   13238:	4100042e 	bgeu	r8,r4,1324c <__umoddi3+0x394>
   1323c:	4551883a 	add	r8,r8,r21
   13240:	10bfffc4 	addi	r2,r2,-1
   13244:	45405a2e 	bgeu	r8,r21,133b0 <__umoddi3+0x4f8>
   13248:	100b883a 	mov	r5,r2
   1324c:	300c943a 	slli	r6,r6,16
   13250:	91ffffcc 	andi	r7,r18,65535
   13254:	9004d43a 	srli	r2,r18,16
   13258:	314cb03a 	or	r6,r6,r5
   1325c:	317fffcc 	andi	r5,r6,65535
   13260:	300cd43a 	srli	r6,r6,16
   13264:	29d3383a 	mul	r9,r5,r7
   13268:	288b383a 	mul	r5,r5,r2
   1326c:	31cf383a 	mul	r7,r6,r7
   13270:	4806d43a 	srli	r3,r9,16
   13274:	4111c83a 	sub	r8,r8,r4
   13278:	29cb883a 	add	r5,r5,r7
   1327c:	194b883a 	add	r5,r3,r5
   13280:	3085383a 	mul	r2,r6,r2
   13284:	29c0022e 	bgeu	r5,r7,13290 <__umoddi3+0x3d8>
   13288:	00c00074 	movhi	r3,1
   1328c:	10c5883a 	add	r2,r2,r3
   13290:	2808d43a 	srli	r4,r5,16
   13294:	280a943a 	slli	r5,r5,16
   13298:	4a7fffcc 	andi	r9,r9,65535
   1329c:	2085883a 	add	r2,r4,r2
   132a0:	2a4b883a 	add	r5,r5,r9
   132a4:	40803636 	bltu	r8,r2,13380 <__umoddi3+0x4c8>
   132a8:	40804d26 	beq	r8,r2,133e0 <__umoddi3+0x528>
   132ac:	4089c83a 	sub	r4,r8,r2
   132b0:	280f883a 	mov	r7,r5
   132b4:	81cfc83a 	sub	r7,r16,r7
   132b8:	81c7803a 	cmpltu	r3,r16,r7
   132bc:	20c7c83a 	sub	r3,r4,r3
   132c0:	1cc4983a 	sll	r2,r3,r19
   132c4:	3d0ed83a 	srl	r7,r7,r20
   132c8:	1d06d83a 	srl	r3,r3,r20
   132cc:	11c4b03a 	or	r2,r2,r7
   132d0:	003f9306 	br	13120 <__alt_data_end+0xf0013120>
   132d4:	9ca6983a 	sll	r19,r19,r18
   132d8:	88e8d83a 	srl	r20,r17,r3
   132dc:	80c4d83a 	srl	r2,r16,r3
   132e0:	982cd43a 	srli	r22,r19,16
   132e4:	8ca2983a 	sll	r17,r17,r18
   132e8:	a009883a 	mov	r4,r20
   132ec:	b00b883a 	mov	r5,r22
   132f0:	1478b03a 	or	fp,r2,r17
   132f4:	00092180 	call	9218 <__umodsi3>
   132f8:	a009883a 	mov	r4,r20
   132fc:	b00b883a 	mov	r5,r22
   13300:	1023883a 	mov	r17,r2
   13304:	00091b40 	call	91b4 <__udivsi3>
   13308:	9d7fffcc 	andi	r21,r19,65535
   1330c:	880a943a 	slli	r5,r17,16
   13310:	e008d43a 	srli	r4,fp,16
   13314:	a885383a 	mul	r2,r21,r2
   13318:	84a8983a 	sll	r20,r16,r18
   1331c:	2148b03a 	or	r4,r4,r5
   13320:	2080042e 	bgeu	r4,r2,13334 <__umoddi3+0x47c>
   13324:	24c9883a 	add	r4,r4,r19
   13328:	24c00236 	bltu	r4,r19,13334 <__umoddi3+0x47c>
   1332c:	2080012e 	bgeu	r4,r2,13334 <__umoddi3+0x47c>
   13330:	24c9883a 	add	r4,r4,r19
   13334:	20a3c83a 	sub	r17,r4,r2
   13338:	b00b883a 	mov	r5,r22
   1333c:	8809883a 	mov	r4,r17
   13340:	00092180 	call	9218 <__umodsi3>
   13344:	102f883a 	mov	r23,r2
   13348:	8809883a 	mov	r4,r17
   1334c:	b00b883a 	mov	r5,r22
   13350:	00091b40 	call	91b4 <__udivsi3>
   13354:	b82e943a 	slli	r23,r23,16
   13358:	a885383a 	mul	r2,r21,r2
   1335c:	e13fffcc 	andi	r4,fp,65535
   13360:	25c8b03a 	or	r4,r4,r23
   13364:	2080042e 	bgeu	r4,r2,13378 <__umoddi3+0x4c0>
   13368:	24c9883a 	add	r4,r4,r19
   1336c:	24c00236 	bltu	r4,r19,13378 <__umoddi3+0x4c0>
   13370:	2080012e 	bgeu	r4,r2,13378 <__umoddi3+0x4c0>
   13374:	24c9883a 	add	r4,r4,r19
   13378:	20a3c83a 	sub	r17,r4,r2
   1337c:	003f4806 	br	130a0 <__alt_data_end+0xf00130a0>
   13380:	2c8fc83a 	sub	r7,r5,r18
   13384:	1545c83a 	sub	r2,r2,r21
   13388:	29cb803a 	cmpltu	r5,r5,r7
   1338c:	1145c83a 	sub	r2,r2,r5
   13390:	4089c83a 	sub	r4,r8,r2
   13394:	003fc706 	br	132b4 <__alt_data_end+0xf00132b4>
   13398:	01000604 	movi	r4,24
   1339c:	003f1806 	br	13000 <__alt_data_end+0xf0013000>
   133a0:	00800604 	movi	r2,24
   133a4:	003f3206 	br	13070 <__alt_data_end+0xf0013070>
   133a8:	01000604 	movi	r4,24
   133ac:	003ed906 	br	12f14 <__alt_data_end+0xf0012f14>
   133b0:	413fa52e 	bgeu	r8,r4,13248 <__alt_data_end+0xf0013248>
   133b4:	297fff84 	addi	r5,r5,-2
   133b8:	4551883a 	add	r8,r8,r21
   133bc:	003fa306 	br	1324c <__alt_data_end+0xf001324c>
   133c0:	15ff8b2e 	bgeu	r2,r23,131f0 <__alt_data_end+0xf00131f0>
   133c4:	31bfff84 	addi	r6,r6,-2
   133c8:	1545883a 	add	r2,r2,r21
   133cc:	003f8906 	br	131f4 <__alt_data_end+0xf00131f4>
   133d0:	24c9883a 	add	r4,r4,r19
   133d4:	003eee06 	br	12f90 <__alt_data_end+0xf0012f90>
   133d8:	8005883a 	mov	r2,r16
   133dc:	003f1706 	br	1303c <__alt_data_end+0xf001303c>
   133e0:	817fe736 	bltu	r16,r5,13380 <__alt_data_end+0xf0013380>
   133e4:	280f883a 	mov	r7,r5
   133e8:	0009883a 	mov	r4,zero
   133ec:	003fb106 	br	132b4 <__alt_data_end+0xf00132b4>

000133f0 <__eqdf2>:
   133f0:	2804d53a 	srli	r2,r5,20
   133f4:	3806d53a 	srli	r3,r7,20
   133f8:	02000434 	movhi	r8,16
   133fc:	423fffc4 	addi	r8,r8,-1
   13400:	1081ffcc 	andi	r2,r2,2047
   13404:	0281ffc4 	movi	r10,2047
   13408:	2a12703a 	and	r9,r5,r8
   1340c:	18c1ffcc 	andi	r3,r3,2047
   13410:	3a10703a 	and	r8,r7,r8
   13414:	280ad7fa 	srli	r5,r5,31
   13418:	380ed7fa 	srli	r7,r7,31
   1341c:	12801026 	beq	r2,r10,13460 <__eqdf2+0x70>
   13420:	0281ffc4 	movi	r10,2047
   13424:	1a800a26 	beq	r3,r10,13450 <__eqdf2+0x60>
   13428:	10c00226 	beq	r2,r3,13434 <__eqdf2+0x44>
   1342c:	00800044 	movi	r2,1
   13430:	f800283a 	ret
   13434:	4a3ffd1e 	bne	r9,r8,1342c <__alt_data_end+0xf001342c>
   13438:	21bffc1e 	bne	r4,r6,1342c <__alt_data_end+0xf001342c>
   1343c:	29c00c26 	beq	r5,r7,13470 <__eqdf2+0x80>
   13440:	103ffa1e 	bne	r2,zero,1342c <__alt_data_end+0xf001342c>
   13444:	2244b03a 	or	r2,r4,r9
   13448:	1004c03a 	cmpne	r2,r2,zero
   1344c:	f800283a 	ret
   13450:	3214b03a 	or	r10,r6,r8
   13454:	503ff426 	beq	r10,zero,13428 <__alt_data_end+0xf0013428>
   13458:	00800044 	movi	r2,1
   1345c:	f800283a 	ret
   13460:	2254b03a 	or	r10,r4,r9
   13464:	503fee26 	beq	r10,zero,13420 <__alt_data_end+0xf0013420>
   13468:	00800044 	movi	r2,1
   1346c:	f800283a 	ret
   13470:	0005883a 	mov	r2,zero
   13474:	f800283a 	ret

00013478 <__ledf2>:
   13478:	2804d53a 	srli	r2,r5,20
   1347c:	3810d53a 	srli	r8,r7,20
   13480:	00c00434 	movhi	r3,16
   13484:	18ffffc4 	addi	r3,r3,-1
   13488:	1081ffcc 	andi	r2,r2,2047
   1348c:	0241ffc4 	movi	r9,2047
   13490:	28d4703a 	and	r10,r5,r3
   13494:	4201ffcc 	andi	r8,r8,2047
   13498:	38c6703a 	and	r3,r7,r3
   1349c:	280ad7fa 	srli	r5,r5,31
   134a0:	380ed7fa 	srli	r7,r7,31
   134a4:	12401f26 	beq	r2,r9,13524 <__ledf2+0xac>
   134a8:	0241ffc4 	movi	r9,2047
   134ac:	42401426 	beq	r8,r9,13500 <__ledf2+0x88>
   134b0:	1000091e 	bne	r2,zero,134d8 <__ledf2+0x60>
   134b4:	2296b03a 	or	r11,r4,r10
   134b8:	5813003a 	cmpeq	r9,r11,zero
   134bc:	29403fcc 	andi	r5,r5,255
   134c0:	40000a1e 	bne	r8,zero,134ec <__ledf2+0x74>
   134c4:	30d8b03a 	or	r12,r6,r3
   134c8:	6000081e 	bne	r12,zero,134ec <__ledf2+0x74>
   134cc:	0005883a 	mov	r2,zero
   134d0:	5800111e 	bne	r11,zero,13518 <__ledf2+0xa0>
   134d4:	f800283a 	ret
   134d8:	29403fcc 	andi	r5,r5,255
   134dc:	40000c1e 	bne	r8,zero,13510 <__ledf2+0x98>
   134e0:	30d2b03a 	or	r9,r6,r3
   134e4:	48000c26 	beq	r9,zero,13518 <__ledf2+0xa0>
   134e8:	0013883a 	mov	r9,zero
   134ec:	39c03fcc 	andi	r7,r7,255
   134f0:	48000826 	beq	r9,zero,13514 <__ledf2+0x9c>
   134f4:	38001126 	beq	r7,zero,1353c <__ledf2+0xc4>
   134f8:	00800044 	movi	r2,1
   134fc:	f800283a 	ret
   13500:	30d2b03a 	or	r9,r6,r3
   13504:	483fea26 	beq	r9,zero,134b0 <__alt_data_end+0xf00134b0>
   13508:	00800084 	movi	r2,2
   1350c:	f800283a 	ret
   13510:	39c03fcc 	andi	r7,r7,255
   13514:	39400726 	beq	r7,r5,13534 <__ledf2+0xbc>
   13518:	2800081e 	bne	r5,zero,1353c <__ledf2+0xc4>
   1351c:	00800044 	movi	r2,1
   13520:	f800283a 	ret
   13524:	2292b03a 	or	r9,r4,r10
   13528:	483fdf26 	beq	r9,zero,134a8 <__alt_data_end+0xf00134a8>
   1352c:	00800084 	movi	r2,2
   13530:	f800283a 	ret
   13534:	4080030e 	bge	r8,r2,13544 <__ledf2+0xcc>
   13538:	383fef26 	beq	r7,zero,134f8 <__alt_data_end+0xf00134f8>
   1353c:	00bfffc4 	movi	r2,-1
   13540:	f800283a 	ret
   13544:	123feb16 	blt	r2,r8,134f4 <__alt_data_end+0xf00134f4>
   13548:	1abff336 	bltu	r3,r10,13518 <__alt_data_end+0xf0013518>
   1354c:	50c00326 	beq	r10,r3,1355c <__ledf2+0xe4>
   13550:	50c0042e 	bgeu	r10,r3,13564 <__ledf2+0xec>
   13554:	283fe81e 	bne	r5,zero,134f8 <__alt_data_end+0xf00134f8>
   13558:	003ff806 	br	1353c <__alt_data_end+0xf001353c>
   1355c:	313fee36 	bltu	r6,r4,13518 <__alt_data_end+0xf0013518>
   13560:	21bffc36 	bltu	r4,r6,13554 <__alt_data_end+0xf0013554>
   13564:	0005883a 	mov	r2,zero
   13568:	f800283a 	ret

0001356c <__floatunsidf>:
   1356c:	defffe04 	addi	sp,sp,-8
   13570:	dc000015 	stw	r16,0(sp)
   13574:	dfc00115 	stw	ra,4(sp)
   13578:	2021883a 	mov	r16,r4
   1357c:	20002226 	beq	r4,zero,13608 <__floatunsidf+0x9c>
   13580:	00090580 	call	9058 <__clzsi2>
   13584:	01010784 	movi	r4,1054
   13588:	2089c83a 	sub	r4,r4,r2
   1358c:	01810cc4 	movi	r6,1075
   13590:	310dc83a 	sub	r6,r6,r4
   13594:	00c007c4 	movi	r3,31
   13598:	1980120e 	bge	r3,r6,135e4 <__floatunsidf+0x78>
   1359c:	00c104c4 	movi	r3,1043
   135a0:	1907c83a 	sub	r3,r3,r4
   135a4:	80ca983a 	sll	r5,r16,r3
   135a8:	00800434 	movhi	r2,16
   135ac:	10bfffc4 	addi	r2,r2,-1
   135b0:	2101ffcc 	andi	r4,r4,2047
   135b4:	0021883a 	mov	r16,zero
   135b8:	288a703a 	and	r5,r5,r2
   135bc:	2008953a 	slli	r4,r4,20
   135c0:	00c00434 	movhi	r3,16
   135c4:	18ffffc4 	addi	r3,r3,-1
   135c8:	28c6703a 	and	r3,r5,r3
   135cc:	8005883a 	mov	r2,r16
   135d0:	1906b03a 	or	r3,r3,r4
   135d4:	dfc00117 	ldw	ra,4(sp)
   135d8:	dc000017 	ldw	r16,0(sp)
   135dc:	dec00204 	addi	sp,sp,8
   135e0:	f800283a 	ret
   135e4:	00c002c4 	movi	r3,11
   135e8:	188bc83a 	sub	r5,r3,r2
   135ec:	814ad83a 	srl	r5,r16,r5
   135f0:	00c00434 	movhi	r3,16
   135f4:	18ffffc4 	addi	r3,r3,-1
   135f8:	81a0983a 	sll	r16,r16,r6
   135fc:	2101ffcc 	andi	r4,r4,2047
   13600:	28ca703a 	and	r5,r5,r3
   13604:	003fed06 	br	135bc <__alt_data_end+0xf00135bc>
   13608:	0009883a 	mov	r4,zero
   1360c:	000b883a 	mov	r5,zero
   13610:	003fea06 	br	135bc <__alt_data_end+0xf00135bc>

00013614 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13614:	defffe04 	addi	sp,sp,-8
   13618:	dfc00115 	stw	ra,4(sp)
   1361c:	df000015 	stw	fp,0(sp)
   13620:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13624:	d0a01317 	ldw	r2,-32692(gp)
   13628:	10000326 	beq	r2,zero,13638 <alt_get_errno+0x24>
   1362c:	d0a01317 	ldw	r2,-32692(gp)
   13630:	103ee83a 	callr	r2
   13634:	00000106 	br	1363c <alt_get_errno+0x28>
   13638:	d0a04804 	addi	r2,gp,-32480
}
   1363c:	e037883a 	mov	sp,fp
   13640:	dfc00117 	ldw	ra,4(sp)
   13644:	df000017 	ldw	fp,0(sp)
   13648:	dec00204 	addi	sp,sp,8
   1364c:	f800283a 	ret

00013650 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
   13650:	defffb04 	addi	sp,sp,-20
   13654:	dfc00415 	stw	ra,16(sp)
   13658:	df000315 	stw	fp,12(sp)
   1365c:	df000304 	addi	fp,sp,12
   13660:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
   13664:	e0bfff17 	ldw	r2,-4(fp)
   13668:	10000616 	blt	r2,zero,13684 <close+0x34>
   1366c:	e0bfff17 	ldw	r2,-4(fp)
   13670:	10c00324 	muli	r3,r2,12
   13674:	00820034 	movhi	r2,2048
   13678:	10844f04 	addi	r2,r2,4412
   1367c:	1885883a 	add	r2,r3,r2
   13680:	00000106 	br	13688 <close+0x38>
   13684:	0005883a 	mov	r2,zero
   13688:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
   1368c:	e0bffd17 	ldw	r2,-12(fp)
   13690:	10001926 	beq	r2,zero,136f8 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
   13694:	e0bffd17 	ldw	r2,-12(fp)
   13698:	10800017 	ldw	r2,0(r2)
   1369c:	10800417 	ldw	r2,16(r2)
   136a0:	10000626 	beq	r2,zero,136bc <close+0x6c>
   136a4:	e0bffd17 	ldw	r2,-12(fp)
   136a8:	10800017 	ldw	r2,0(r2)
   136ac:	10800417 	ldw	r2,16(r2)
   136b0:	e13ffd17 	ldw	r4,-12(fp)
   136b4:	103ee83a 	callr	r2
   136b8:	00000106 	br	136c0 <close+0x70>
   136bc:	0005883a 	mov	r2,zero
   136c0:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
   136c4:	e13fff17 	ldw	r4,-4(fp)
   136c8:	0013c240 	call	13c24 <alt_release_fd>
    if (rval < 0)
   136cc:	e0bffe17 	ldw	r2,-8(fp)
   136d0:	1000070e 	bge	r2,zero,136f0 <close+0xa0>
    {
      ALT_ERRNO = -rval;
   136d4:	00136140 	call	13614 <alt_get_errno>
   136d8:	1007883a 	mov	r3,r2
   136dc:	e0bffe17 	ldw	r2,-8(fp)
   136e0:	0085c83a 	sub	r2,zero,r2
   136e4:	18800015 	stw	r2,0(r3)
      return -1;
   136e8:	00bfffc4 	movi	r2,-1
   136ec:	00000706 	br	1370c <close+0xbc>
    }
    return 0;
   136f0:	0005883a 	mov	r2,zero
   136f4:	00000506 	br	1370c <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
   136f8:	00136140 	call	13614 <alt_get_errno>
   136fc:	1007883a 	mov	r3,r2
   13700:	00801444 	movi	r2,81
   13704:	18800015 	stw	r2,0(r3)
    return -1;
   13708:	00bfffc4 	movi	r2,-1
  }
}
   1370c:	e037883a 	mov	sp,fp
   13710:	dfc00117 	ldw	ra,4(sp)
   13714:	df000017 	ldw	fp,0(sp)
   13718:	dec00204 	addi	sp,sp,8
   1371c:	f800283a 	ret

00013720 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
   13720:	defffc04 	addi	sp,sp,-16
   13724:	df000315 	stw	fp,12(sp)
   13728:	df000304 	addi	fp,sp,12
   1372c:	e13ffd15 	stw	r4,-12(fp)
   13730:	e17ffe15 	stw	r5,-8(fp)
   13734:	e1bfff15 	stw	r6,-4(fp)
  return len;
   13738:	e0bfff17 	ldw	r2,-4(fp)
}
   1373c:	e037883a 	mov	sp,fp
   13740:	df000017 	ldw	fp,0(sp)
   13744:	dec00104 	addi	sp,sp,4
   13748:	f800283a 	ret

0001374c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   1374c:	defffe04 	addi	sp,sp,-8
   13750:	dfc00115 	stw	ra,4(sp)
   13754:	df000015 	stw	fp,0(sp)
   13758:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   1375c:	d0a01317 	ldw	r2,-32692(gp)
   13760:	10000326 	beq	r2,zero,13770 <alt_get_errno+0x24>
   13764:	d0a01317 	ldw	r2,-32692(gp)
   13768:	103ee83a 	callr	r2
   1376c:	00000106 	br	13774 <alt_get_errno+0x28>
   13770:	d0a04804 	addi	r2,gp,-32480
}
   13774:	e037883a 	mov	sp,fp
   13778:	dfc00117 	ldw	ra,4(sp)
   1377c:	df000017 	ldw	fp,0(sp)
   13780:	dec00204 	addi	sp,sp,8
   13784:	f800283a 	ret

00013788 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
   13788:	defffb04 	addi	sp,sp,-20
   1378c:	dfc00415 	stw	ra,16(sp)
   13790:	df000315 	stw	fp,12(sp)
   13794:	df000304 	addi	fp,sp,12
   13798:	e13ffe15 	stw	r4,-8(fp)
   1379c:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   137a0:	e0bffe17 	ldw	r2,-8(fp)
   137a4:	10000616 	blt	r2,zero,137c0 <fstat+0x38>
   137a8:	e0bffe17 	ldw	r2,-8(fp)
   137ac:	10c00324 	muli	r3,r2,12
   137b0:	00820034 	movhi	r2,2048
   137b4:	10844f04 	addi	r2,r2,4412
   137b8:	1885883a 	add	r2,r3,r2
   137bc:	00000106 	br	137c4 <fstat+0x3c>
   137c0:	0005883a 	mov	r2,zero
   137c4:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
   137c8:	e0bffd17 	ldw	r2,-12(fp)
   137cc:	10001026 	beq	r2,zero,13810 <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
   137d0:	e0bffd17 	ldw	r2,-12(fp)
   137d4:	10800017 	ldw	r2,0(r2)
   137d8:	10800817 	ldw	r2,32(r2)
   137dc:	10000726 	beq	r2,zero,137fc <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
   137e0:	e0bffd17 	ldw	r2,-12(fp)
   137e4:	10800017 	ldw	r2,0(r2)
   137e8:	10800817 	ldw	r2,32(r2)
   137ec:	e17fff17 	ldw	r5,-4(fp)
   137f0:	e13ffd17 	ldw	r4,-12(fp)
   137f4:	103ee83a 	callr	r2
   137f8:	00000a06 	br	13824 <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
   137fc:	e0bfff17 	ldw	r2,-4(fp)
   13800:	00c80004 	movi	r3,8192
   13804:	10c00115 	stw	r3,4(r2)
      return 0;
   13808:	0005883a 	mov	r2,zero
   1380c:	00000506 	br	13824 <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   13810:	001374c0 	call	1374c <alt_get_errno>
   13814:	1007883a 	mov	r3,r2
   13818:	00801444 	movi	r2,81
   1381c:	18800015 	stw	r2,0(r3)
    return -1;
   13820:	00bfffc4 	movi	r2,-1
  }
}
   13824:	e037883a 	mov	sp,fp
   13828:	dfc00117 	ldw	ra,4(sp)
   1382c:	df000017 	ldw	fp,0(sp)
   13830:	dec00204 	addi	sp,sp,8
   13834:	f800283a 	ret

00013838 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13838:	defffe04 	addi	sp,sp,-8
   1383c:	dfc00115 	stw	ra,4(sp)
   13840:	df000015 	stw	fp,0(sp)
   13844:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13848:	d0a01317 	ldw	r2,-32692(gp)
   1384c:	10000326 	beq	r2,zero,1385c <alt_get_errno+0x24>
   13850:	d0a01317 	ldw	r2,-32692(gp)
   13854:	103ee83a 	callr	r2
   13858:	00000106 	br	13860 <alt_get_errno+0x28>
   1385c:	d0a04804 	addi	r2,gp,-32480
}
   13860:	e037883a 	mov	sp,fp
   13864:	dfc00117 	ldw	ra,4(sp)
   13868:	df000017 	ldw	fp,0(sp)
   1386c:	dec00204 	addi	sp,sp,8
   13870:	f800283a 	ret

00013874 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
   13874:	deffed04 	addi	sp,sp,-76
   13878:	dfc01215 	stw	ra,72(sp)
   1387c:	df001115 	stw	fp,68(sp)
   13880:	df001104 	addi	fp,sp,68
   13884:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   13888:	e0bfff17 	ldw	r2,-4(fp)
   1388c:	10000616 	blt	r2,zero,138a8 <isatty+0x34>
   13890:	e0bfff17 	ldw	r2,-4(fp)
   13894:	10c00324 	muli	r3,r2,12
   13898:	00820034 	movhi	r2,2048
   1389c:	10844f04 	addi	r2,r2,4412
   138a0:	1885883a 	add	r2,r3,r2
   138a4:	00000106 	br	138ac <isatty+0x38>
   138a8:	0005883a 	mov	r2,zero
   138ac:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
   138b0:	e0bfef17 	ldw	r2,-68(fp)
   138b4:	10000e26 	beq	r2,zero,138f0 <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
   138b8:	e0bfef17 	ldw	r2,-68(fp)
   138bc:	10800017 	ldw	r2,0(r2)
   138c0:	10800817 	ldw	r2,32(r2)
   138c4:	1000021e 	bne	r2,zero,138d0 <isatty+0x5c>
    {
      return 1;
   138c8:	00800044 	movi	r2,1
   138cc:	00000d06 	br	13904 <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
   138d0:	e0bff004 	addi	r2,fp,-64
   138d4:	100b883a 	mov	r5,r2
   138d8:	e13fff17 	ldw	r4,-4(fp)
   138dc:	00137880 	call	13788 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
   138e0:	e0bff117 	ldw	r2,-60(fp)
   138e4:	10880020 	cmpeqi	r2,r2,8192
   138e8:	10803fcc 	andi	r2,r2,255
   138ec:	00000506 	br	13904 <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   138f0:	00138380 	call	13838 <alt_get_errno>
   138f4:	1007883a 	mov	r3,r2
   138f8:	00801444 	movi	r2,81
   138fc:	18800015 	stw	r2,0(r3)
    return 0;
   13900:	0005883a 	mov	r2,zero
  }
}
   13904:	e037883a 	mov	sp,fp
   13908:	dfc00117 	ldw	ra,4(sp)
   1390c:	df000017 	ldw	fp,0(sp)
   13910:	dec00204 	addi	sp,sp,8
   13914:	f800283a 	ret

00013918 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13918:	defffe04 	addi	sp,sp,-8
   1391c:	dfc00115 	stw	ra,4(sp)
   13920:	df000015 	stw	fp,0(sp)
   13924:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13928:	d0a01317 	ldw	r2,-32692(gp)
   1392c:	10000326 	beq	r2,zero,1393c <alt_get_errno+0x24>
   13930:	d0a01317 	ldw	r2,-32692(gp)
   13934:	103ee83a 	callr	r2
   13938:	00000106 	br	13940 <alt_get_errno+0x28>
   1393c:	d0a04804 	addi	r2,gp,-32480
}
   13940:	e037883a 	mov	sp,fp
   13944:	dfc00117 	ldw	ra,4(sp)
   13948:	df000017 	ldw	fp,0(sp)
   1394c:	dec00204 	addi	sp,sp,8
   13950:	f800283a 	ret

00013954 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
   13954:	defff904 	addi	sp,sp,-28
   13958:	dfc00615 	stw	ra,24(sp)
   1395c:	df000515 	stw	fp,20(sp)
   13960:	df000504 	addi	fp,sp,20
   13964:	e13ffd15 	stw	r4,-12(fp)
   13968:	e17ffe15 	stw	r5,-8(fp)
   1396c:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
   13970:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   13974:	e0bffd17 	ldw	r2,-12(fp)
   13978:	10000616 	blt	r2,zero,13994 <lseek+0x40>
   1397c:	e0bffd17 	ldw	r2,-12(fp)
   13980:	10c00324 	muli	r3,r2,12
   13984:	00820034 	movhi	r2,2048
   13988:	10844f04 	addi	r2,r2,4412
   1398c:	1885883a 	add	r2,r3,r2
   13990:	00000106 	br	13998 <lseek+0x44>
   13994:	0005883a 	mov	r2,zero
   13998:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
   1399c:	e0bffc17 	ldw	r2,-16(fp)
   139a0:	10001026 	beq	r2,zero,139e4 <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
   139a4:	e0bffc17 	ldw	r2,-16(fp)
   139a8:	10800017 	ldw	r2,0(r2)
   139ac:	10800717 	ldw	r2,28(r2)
   139b0:	10000926 	beq	r2,zero,139d8 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
   139b4:	e0bffc17 	ldw	r2,-16(fp)
   139b8:	10800017 	ldw	r2,0(r2)
   139bc:	10800717 	ldw	r2,28(r2)
   139c0:	e1bfff17 	ldw	r6,-4(fp)
   139c4:	e17ffe17 	ldw	r5,-8(fp)
   139c8:	e13ffc17 	ldw	r4,-16(fp)
   139cc:	103ee83a 	callr	r2
   139d0:	e0bffb15 	stw	r2,-20(fp)
   139d4:	00000506 	br	139ec <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
   139d8:	00bfde84 	movi	r2,-134
   139dc:	e0bffb15 	stw	r2,-20(fp)
   139e0:	00000206 	br	139ec <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
   139e4:	00bfebc4 	movi	r2,-81
   139e8:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
   139ec:	e0bffb17 	ldw	r2,-20(fp)
   139f0:	1000070e 	bge	r2,zero,13a10 <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
   139f4:	00139180 	call	13918 <alt_get_errno>
   139f8:	1007883a 	mov	r3,r2
   139fc:	e0bffb17 	ldw	r2,-20(fp)
   13a00:	0085c83a 	sub	r2,zero,r2
   13a04:	18800015 	stw	r2,0(r3)
    rc = -1;
   13a08:	00bfffc4 	movi	r2,-1
   13a0c:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
   13a10:	e0bffb17 	ldw	r2,-20(fp)
}
   13a14:	e037883a 	mov	sp,fp
   13a18:	dfc00117 	ldw	ra,4(sp)
   13a1c:	df000017 	ldw	fp,0(sp)
   13a20:	dec00204 	addi	sp,sp,8
   13a24:	f800283a 	ret

00013a28 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   13a28:	defffd04 	addi	sp,sp,-12
   13a2c:	dfc00215 	stw	ra,8(sp)
   13a30:	df000115 	stw	fp,4(sp)
   13a34:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   13a38:	0009883a 	mov	r4,zero
   13a3c:	0013ea00 	call	13ea0 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
   13a40:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   13a44:	0013ed80 	call	13ed8 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
   13a48:	01820034 	movhi	r6,2048
   13a4c:	31814504 	addi	r6,r6,1300
   13a50:	01420034 	movhi	r5,2048
   13a54:	29414504 	addi	r5,r5,1300
   13a58:	01020034 	movhi	r4,2048
   13a5c:	21014504 	addi	r4,r4,1300
   13a60:	0019fa00 	call	19fa0 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
   13a64:	0019cd00 	call	19cd0 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
   13a68:	010000b4 	movhi	r4,2
   13a6c:	21274c04 	addi	r4,r4,-25296
   13a70:	001aff80 	call	1aff8 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
   13a74:	d0a04a17 	ldw	r2,-32472(gp)
   13a78:	d0e04b17 	ldw	r3,-32468(gp)
   13a7c:	d1204c17 	ldw	r4,-32464(gp)
   13a80:	200d883a 	mov	r6,r4
   13a84:	180b883a 	mov	r5,r3
   13a88:	1009883a 	mov	r4,r2
   13a8c:	0005e900 	call	5e90 <main>
   13a90:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
   13a94:	01000044 	movi	r4,1
   13a98:	00136500 	call	13650 <close>
  exit (result);
   13a9c:	e13fff17 	ldw	r4,-4(fp)
   13aa0:	001b00c0 	call	1b00c <exit>

00013aa4 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
   13aa4:	defffe04 	addi	sp,sp,-8
   13aa8:	df000115 	stw	fp,4(sp)
   13aac:	df000104 	addi	fp,sp,4
   13ab0:	e13fff15 	stw	r4,-4(fp)
}
   13ab4:	0001883a 	nop
   13ab8:	e037883a 	mov	sp,fp
   13abc:	df000017 	ldw	fp,0(sp)
   13ac0:	dec00104 	addi	sp,sp,4
   13ac4:	f800283a 	ret

00013ac8 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
   13ac8:	defffe04 	addi	sp,sp,-8
   13acc:	df000115 	stw	fp,4(sp)
   13ad0:	df000104 	addi	fp,sp,4
   13ad4:	e13fff15 	stw	r4,-4(fp)
}
   13ad8:	0001883a 	nop
   13adc:	e037883a 	mov	sp,fp
   13ae0:	df000017 	ldw	fp,0(sp)
   13ae4:	dec00104 	addi	sp,sp,4
   13ae8:	f800283a 	ret

00013aec <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13aec:	defffe04 	addi	sp,sp,-8
   13af0:	dfc00115 	stw	ra,4(sp)
   13af4:	df000015 	stw	fp,0(sp)
   13af8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13afc:	d0a01317 	ldw	r2,-32692(gp)
   13b00:	10000326 	beq	r2,zero,13b10 <alt_get_errno+0x24>
   13b04:	d0a01317 	ldw	r2,-32692(gp)
   13b08:	103ee83a 	callr	r2
   13b0c:	00000106 	br	13b14 <alt_get_errno+0x28>
   13b10:	d0a04804 	addi	r2,gp,-32480
}
   13b14:	e037883a 	mov	sp,fp
   13b18:	dfc00117 	ldw	ra,4(sp)
   13b1c:	df000017 	ldw	fp,0(sp)
   13b20:	dec00204 	addi	sp,sp,8
   13b24:	f800283a 	ret

00013b28 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
   13b28:	defff904 	addi	sp,sp,-28
   13b2c:	dfc00615 	stw	ra,24(sp)
   13b30:	df000515 	stw	fp,20(sp)
   13b34:	df000504 	addi	fp,sp,20
   13b38:	e13ffd15 	stw	r4,-12(fp)
   13b3c:	e17ffe15 	stw	r5,-8(fp)
   13b40:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   13b44:	e0bffd17 	ldw	r2,-12(fp)
   13b48:	10000616 	blt	r2,zero,13b64 <read+0x3c>
   13b4c:	e0bffd17 	ldw	r2,-12(fp)
   13b50:	10c00324 	muli	r3,r2,12
   13b54:	00820034 	movhi	r2,2048
   13b58:	10844f04 	addi	r2,r2,4412
   13b5c:	1885883a 	add	r2,r3,r2
   13b60:	00000106 	br	13b68 <read+0x40>
   13b64:	0005883a 	mov	r2,zero
   13b68:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   13b6c:	e0bffb17 	ldw	r2,-20(fp)
   13b70:	10002226 	beq	r2,zero,13bfc <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   13b74:	e0bffb17 	ldw	r2,-20(fp)
   13b78:	10800217 	ldw	r2,8(r2)
   13b7c:	108000cc 	andi	r2,r2,3
   13b80:	10800060 	cmpeqi	r2,r2,1
   13b84:	1000181e 	bne	r2,zero,13be8 <read+0xc0>
        (fd->dev->read))
   13b88:	e0bffb17 	ldw	r2,-20(fp)
   13b8c:	10800017 	ldw	r2,0(r2)
   13b90:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   13b94:	10001426 	beq	r2,zero,13be8 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
   13b98:	e0bffb17 	ldw	r2,-20(fp)
   13b9c:	10800017 	ldw	r2,0(r2)
   13ba0:	10800517 	ldw	r2,20(r2)
   13ba4:	e0ffff17 	ldw	r3,-4(fp)
   13ba8:	180d883a 	mov	r6,r3
   13bac:	e17ffe17 	ldw	r5,-8(fp)
   13bb0:	e13ffb17 	ldw	r4,-20(fp)
   13bb4:	103ee83a 	callr	r2
   13bb8:	e0bffc15 	stw	r2,-16(fp)
   13bbc:	e0bffc17 	ldw	r2,-16(fp)
   13bc0:	1000070e 	bge	r2,zero,13be0 <read+0xb8>
        {
          ALT_ERRNO = -rval;
   13bc4:	0013aec0 	call	13aec <alt_get_errno>
   13bc8:	1007883a 	mov	r3,r2
   13bcc:	e0bffc17 	ldw	r2,-16(fp)
   13bd0:	0085c83a 	sub	r2,zero,r2
   13bd4:	18800015 	stw	r2,0(r3)
          return -1;
   13bd8:	00bfffc4 	movi	r2,-1
   13bdc:	00000c06 	br	13c10 <read+0xe8>
        }
        return rval;
   13be0:	e0bffc17 	ldw	r2,-16(fp)
   13be4:	00000a06 	br	13c10 <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
   13be8:	0013aec0 	call	13aec <alt_get_errno>
   13bec:	1007883a 	mov	r3,r2
   13bf0:	00800344 	movi	r2,13
   13bf4:	18800015 	stw	r2,0(r3)
   13bf8:	00000406 	br	13c0c <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
   13bfc:	0013aec0 	call	13aec <alt_get_errno>
   13c00:	1007883a 	mov	r3,r2
   13c04:	00801444 	movi	r2,81
   13c08:	18800015 	stw	r2,0(r3)
  }
  return -1;
   13c0c:	00bfffc4 	movi	r2,-1
}
   13c10:	e037883a 	mov	sp,fp
   13c14:	dfc00117 	ldw	ra,4(sp)
   13c18:	df000017 	ldw	fp,0(sp)
   13c1c:	dec00204 	addi	sp,sp,8
   13c20:	f800283a 	ret

00013c24 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
   13c24:	defffe04 	addi	sp,sp,-8
   13c28:	df000115 	stw	fp,4(sp)
   13c2c:	df000104 	addi	fp,sp,4
   13c30:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
   13c34:	e0bfff17 	ldw	r2,-4(fp)
   13c38:	108000d0 	cmplti	r2,r2,3
   13c3c:	10000d1e 	bne	r2,zero,13c74 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
   13c40:	00820034 	movhi	r2,2048
   13c44:	10844f04 	addi	r2,r2,4412
   13c48:	e0ffff17 	ldw	r3,-4(fp)
   13c4c:	18c00324 	muli	r3,r3,12
   13c50:	10c5883a 	add	r2,r2,r3
   13c54:	10800204 	addi	r2,r2,8
   13c58:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
   13c5c:	00820034 	movhi	r2,2048
   13c60:	10844f04 	addi	r2,r2,4412
   13c64:	e0ffff17 	ldw	r3,-4(fp)
   13c68:	18c00324 	muli	r3,r3,12
   13c6c:	10c5883a 	add	r2,r2,r3
   13c70:	10000015 	stw	zero,0(r2)
  }
}
   13c74:	0001883a 	nop
   13c78:	e037883a 	mov	sp,fp
   13c7c:	df000017 	ldw	fp,0(sp)
   13c80:	dec00104 	addi	sp,sp,4
   13c84:	f800283a 	ret

00013c88 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
   13c88:	defff904 	addi	sp,sp,-28
   13c8c:	df000615 	stw	fp,24(sp)
   13c90:	df000604 	addi	fp,sp,24
   13c94:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   13c98:	0005303a 	rdctl	r2,status
   13c9c:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   13ca0:	e0fffe17 	ldw	r3,-8(fp)
   13ca4:	00bfff84 	movi	r2,-2
   13ca8:	1884703a 	and	r2,r3,r2
   13cac:	1001703a 	wrctl	status,r2
  
  return context;
   13cb0:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
   13cb4:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
   13cb8:	d0a01517 	ldw	r2,-32684(gp)
   13cbc:	10c000c4 	addi	r3,r2,3
   13cc0:	00bfff04 	movi	r2,-4
   13cc4:	1884703a 	and	r2,r3,r2
   13cc8:	d0a01515 	stw	r2,-32684(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
   13ccc:	d0e01517 	ldw	r3,-32684(gp)
   13cd0:	e0bfff17 	ldw	r2,-4(fp)
   13cd4:	1887883a 	add	r3,r3,r2
   13cd8:	00840034 	movhi	r2,4096
   13cdc:	10800004 	addi	r2,r2,0
   13ce0:	10c0062e 	bgeu	r2,r3,13cfc <sbrk+0x74>
   13ce4:	e0bffb17 	ldw	r2,-20(fp)
   13ce8:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   13cec:	e0bffa17 	ldw	r2,-24(fp)
   13cf0:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
   13cf4:	00bfffc4 	movi	r2,-1
   13cf8:	00000b06 	br	13d28 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
   13cfc:	d0a01517 	ldw	r2,-32684(gp)
   13d00:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
   13d04:	d0e01517 	ldw	r3,-32684(gp)
   13d08:	e0bfff17 	ldw	r2,-4(fp)
   13d0c:	1885883a 	add	r2,r3,r2
   13d10:	d0a01515 	stw	r2,-32684(gp)
   13d14:	e0bffb17 	ldw	r2,-20(fp)
   13d18:	e0bffc15 	stw	r2,-16(fp)
   13d1c:	e0bffc17 	ldw	r2,-16(fp)
   13d20:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
   13d24:	e0bffd17 	ldw	r2,-12(fp)
} 
   13d28:	e037883a 	mov	sp,fp
   13d2c:	df000017 	ldw	fp,0(sp)
   13d30:	dec00104 	addi	sp,sp,4
   13d34:	f800283a 	ret

00013d38 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13d38:	defffe04 	addi	sp,sp,-8
   13d3c:	dfc00115 	stw	ra,4(sp)
   13d40:	df000015 	stw	fp,0(sp)
   13d44:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13d48:	d0a01317 	ldw	r2,-32692(gp)
   13d4c:	10000326 	beq	r2,zero,13d5c <alt_get_errno+0x24>
   13d50:	d0a01317 	ldw	r2,-32692(gp)
   13d54:	103ee83a 	callr	r2
   13d58:	00000106 	br	13d60 <alt_get_errno+0x28>
   13d5c:	d0a04804 	addi	r2,gp,-32480
}
   13d60:	e037883a 	mov	sp,fp
   13d64:	dfc00117 	ldw	ra,4(sp)
   13d68:	df000017 	ldw	fp,0(sp)
   13d6c:	dec00204 	addi	sp,sp,8
   13d70:	f800283a 	ret

00013d74 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
   13d74:	defff904 	addi	sp,sp,-28
   13d78:	dfc00615 	stw	ra,24(sp)
   13d7c:	df000515 	stw	fp,20(sp)
   13d80:	df000504 	addi	fp,sp,20
   13d84:	e13ffd15 	stw	r4,-12(fp)
   13d88:	e17ffe15 	stw	r5,-8(fp)
   13d8c:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   13d90:	e0bffd17 	ldw	r2,-12(fp)
   13d94:	10000616 	blt	r2,zero,13db0 <write+0x3c>
   13d98:	e0bffd17 	ldw	r2,-12(fp)
   13d9c:	10c00324 	muli	r3,r2,12
   13da0:	00820034 	movhi	r2,2048
   13da4:	10844f04 	addi	r2,r2,4412
   13da8:	1885883a 	add	r2,r3,r2
   13dac:	00000106 	br	13db4 <write+0x40>
   13db0:	0005883a 	mov	r2,zero
   13db4:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   13db8:	e0bffb17 	ldw	r2,-20(fp)
   13dbc:	10002126 	beq	r2,zero,13e44 <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
   13dc0:	e0bffb17 	ldw	r2,-20(fp)
   13dc4:	10800217 	ldw	r2,8(r2)
   13dc8:	108000cc 	andi	r2,r2,3
   13dcc:	10001826 	beq	r2,zero,13e30 <write+0xbc>
   13dd0:	e0bffb17 	ldw	r2,-20(fp)
   13dd4:	10800017 	ldw	r2,0(r2)
   13dd8:	10800617 	ldw	r2,24(r2)
   13ddc:	10001426 	beq	r2,zero,13e30 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
   13de0:	e0bffb17 	ldw	r2,-20(fp)
   13de4:	10800017 	ldw	r2,0(r2)
   13de8:	10800617 	ldw	r2,24(r2)
   13dec:	e0ffff17 	ldw	r3,-4(fp)
   13df0:	180d883a 	mov	r6,r3
   13df4:	e17ffe17 	ldw	r5,-8(fp)
   13df8:	e13ffb17 	ldw	r4,-20(fp)
   13dfc:	103ee83a 	callr	r2
   13e00:	e0bffc15 	stw	r2,-16(fp)
   13e04:	e0bffc17 	ldw	r2,-16(fp)
   13e08:	1000070e 	bge	r2,zero,13e28 <write+0xb4>
      {
        ALT_ERRNO = -rval;
   13e0c:	0013d380 	call	13d38 <alt_get_errno>
   13e10:	1007883a 	mov	r3,r2
   13e14:	e0bffc17 	ldw	r2,-16(fp)
   13e18:	0085c83a 	sub	r2,zero,r2
   13e1c:	18800015 	stw	r2,0(r3)
        return -1;
   13e20:	00bfffc4 	movi	r2,-1
   13e24:	00000c06 	br	13e58 <write+0xe4>
      }
      return rval;
   13e28:	e0bffc17 	ldw	r2,-16(fp)
   13e2c:	00000a06 	br	13e58 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
   13e30:	0013d380 	call	13d38 <alt_get_errno>
   13e34:	1007883a 	mov	r3,r2
   13e38:	00800344 	movi	r2,13
   13e3c:	18800015 	stw	r2,0(r3)
   13e40:	00000406 	br	13e54 <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
   13e44:	0013d380 	call	13d38 <alt_get_errno>
   13e48:	1007883a 	mov	r3,r2
   13e4c:	00801444 	movi	r2,81
   13e50:	18800015 	stw	r2,0(r3)
  }
  return -1;
   13e54:	00bfffc4 	movi	r2,-1
}
   13e58:	e037883a 	mov	sp,fp
   13e5c:	dfc00117 	ldw	ra,4(sp)
   13e60:	df000017 	ldw	fp,0(sp)
   13e64:	dec00204 	addi	sp,sp,8
   13e68:	f800283a 	ret

00013e6c <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
   13e6c:	defffd04 	addi	sp,sp,-12
   13e70:	dfc00215 	stw	ra,8(sp)
   13e74:	df000115 	stw	fp,4(sp)
   13e78:	df000104 	addi	fp,sp,4
   13e7c:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
   13e80:	d1601004 	addi	r5,gp,-32704
   13e84:	e13fff17 	ldw	r4,-4(fp)
   13e88:	0019c2c0 	call	19c2c <alt_dev_llist_insert>
}
   13e8c:	e037883a 	mov	sp,fp
   13e90:	dfc00117 	ldw	ra,4(sp)
   13e94:	df000017 	ldw	fp,0(sp)
   13e98:	dec00204 	addi	sp,sp,8
   13e9c:	f800283a 	ret

00013ea0 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   13ea0:	defffd04 	addi	sp,sp,-12
   13ea4:	dfc00215 	stw	ra,8(sp)
   13ea8:	df000115 	stw	fp,4(sp)
   13eac:	df000104 	addi	fp,sp,4
   13eb0:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2, nios2);
   13eb4:	001a4440 	call	1a444 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   13eb8:	00800044 	movi	r2,1
   13ebc:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   13ec0:	0001883a 	nop
   13ec4:	e037883a 	mov	sp,fp
   13ec8:	dfc00117 	ldw	ra,4(sp)
   13ecc:	df000017 	ldw	fp,0(sp)
   13ed0:	dec00204 	addi	sp,sp,8
   13ed4:	f800283a 	ret

00013ed8 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   13ed8:	defffd04 	addi	sp,sp,-12
   13edc:	dfc00215 	stw	ra,8(sp)
   13ee0:	df000115 	stw	fp,4(sp)
   13ee4:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_TIMER_INIT ( TIMER1MS, timer1ms);
   13ee8:	01c0fa04 	movi	r7,1000
   13eec:	000d883a 	mov	r6,zero
   13ef0:	000b883a 	mov	r5,zero
   13ef4:	01000134 	movhi	r4,4
   13ef8:	210c1004 	addi	r4,r4,12352
   13efc:	00178c00 	call	178c0 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER1US, timer1us);
    ALTERA_AVALON_CFI_FLASH_INIT ( FLASH_CONTROLLER, flash_controller);
   13f00:	01020034 	movhi	r4,2048
   13f04:	2104af04 	addi	r4,r4,4796
   13f08:	00142600 	call	14260 <alt_flash_cfi_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
   13f0c:	01800144 	movi	r6,5
   13f10:	000b883a 	mov	r5,zero
   13f14:	01020034 	movhi	r4,2048
   13f18:	2104f004 	addi	r4,r4,5056
   13f1c:	00160700 	call	16070 <altera_avalon_jtag_uart_init>
   13f20:	01020034 	movhi	r4,2048
   13f24:	2104e604 	addi	r4,r4,5016
   13f28:	0013e6c0 	call	13e6c <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( CHARACTER_LCD, character_lcd);
   13f2c:	01020034 	movhi	r4,2048
   13f30:	21090804 	addi	r4,r4,9248
   13f34:	00176b40 	call	176b4 <altera_avalon_lcd_16207_init>
   13f38:	01020034 	movhi	r4,2048
   13f3c:	2108fe04 	addi	r4,r4,9208
   13f40:	0013e6c0 	call	13e6c <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSTEM_ID, system_id);
   13f44:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( UART, uart);
   13f48:	018000c4 	movi	r6,3
   13f4c:	000b883a 	mov	r5,zero
   13f50:	01020034 	movhi	r4,2048
   13f54:	21095004 	addi	r4,r4,9536
   13f58:	0017a440 	call	17a44 <altera_avalon_uart_init>
   13f5c:	01020034 	movhi	r4,2048
   13f60:	21094604 	addi	r4,r4,9496
   13f64:	0013e6c0 	call	13e6c <alt_dev_reg>
    ALTERA_UP_AVALON_PS2_INIT ( PS2, ps2);
   13f68:	01020034 	movhi	r4,2048
   13f6c:	21097704 	addi	r4,r4,9692
   13f70:	00183300 	call	18330 <alt_up_ps2_init>
   13f74:	01020034 	movhi	r4,2048
   13f78:	21097704 	addi	r4,r4,9692
   13f7c:	0013e6c0 	call	13e6c <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_CHARACTER_BUFFER_WITH_DMA_INIT ( VIDEO_CHARACTER_BUFFER_WITH_DMA, video_character_buffer_with_dma);
   13f80:	00820034 	movhi	r2,2048
   13f84:	10898504 	addi	r2,r2,9748
   13f88:	10800a17 	ldw	r2,40(r2)
   13f8c:	10800104 	addi	r2,r2,4
   13f90:	10800017 	ldw	r2,0(r2)
   13f94:	10ffffcc 	andi	r3,r2,65535
   13f98:	00820034 	movhi	r2,2048
   13f9c:	10898504 	addi	r2,r2,9748
   13fa0:	10c00c15 	stw	r3,48(r2)
   13fa4:	00820034 	movhi	r2,2048
   13fa8:	10898504 	addi	r2,r2,9748
   13fac:	10800a17 	ldw	r2,40(r2)
   13fb0:	10800104 	addi	r2,r2,4
   13fb4:	10800017 	ldw	r2,0(r2)
   13fb8:	1006d43a 	srli	r3,r2,16
   13fbc:	00820034 	movhi	r2,2048
   13fc0:	10898504 	addi	r2,r2,9748
   13fc4:	10c00d15 	stw	r3,52(r2)
   13fc8:	00820034 	movhi	r2,2048
   13fcc:	10898504 	addi	r2,r2,9748
   13fd0:	10800c17 	ldw	r2,48(r2)
   13fd4:	10801068 	cmpgeui	r2,r2,65
   13fd8:	1000081e 	bne	r2,zero,13ffc <alt_sys_init+0x124>
   13fdc:	00820034 	movhi	r2,2048
   13fe0:	10898504 	addi	r2,r2,9748
   13fe4:	00c00fc4 	movi	r3,63
   13fe8:	10c00f15 	stw	r3,60(r2)
   13fec:	00820034 	movhi	r2,2048
   13ff0:	10898504 	addi	r2,r2,9748
   13ff4:	00c00184 	movi	r3,6
   13ff8:	10c01015 	stw	r3,64(r2)
   13ffc:	00820034 	movhi	r2,2048
   14000:	10898504 	addi	r2,r2,9748
   14004:	10800d17 	ldw	r2,52(r2)
   14008:	10800868 	cmpgeui	r2,r2,33
   1400c:	1000041e 	bne	r2,zero,14020 <alt_sys_init+0x148>
   14010:	00820034 	movhi	r2,2048
   14014:	10898504 	addi	r2,r2,9748
   14018:	00c007c4 	movi	r3,31
   1401c:	10c01115 	stw	r3,68(r2)
   14020:	01020034 	movhi	r4,2048
   14024:	21098504 	addi	r4,r4,9748
   14028:	00188b80 	call	188b8 <alt_up_char_buffer_init>
   1402c:	01020034 	movhi	r4,2048
   14030:	21098504 	addi	r4,r4,9748
   14034:	0013e6c0 	call	13e6c <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_PIXEL_BUFFER_DMA_INIT ( VIDEO_PIXEL_BUFFER_DMA, video_pixel_buffer_dma);
   14038:	00820034 	movhi	r2,2048
   1403c:	10899704 	addi	r2,r2,9820
   14040:	10800a17 	ldw	r2,40(r2)
   14044:	10800017 	ldw	r2,0(r2)
   14048:	1007883a 	mov	r3,r2
   1404c:	00820034 	movhi	r2,2048
   14050:	10899704 	addi	r2,r2,9820
   14054:	10c00b15 	stw	r3,44(r2)
   14058:	00820034 	movhi	r2,2048
   1405c:	10899704 	addi	r2,r2,9820
   14060:	10800a17 	ldw	r2,40(r2)
   14064:	10800104 	addi	r2,r2,4
   14068:	10800017 	ldw	r2,0(r2)
   1406c:	1007883a 	mov	r3,r2
   14070:	00820034 	movhi	r2,2048
   14074:	10899704 	addi	r2,r2,9820
   14078:	10c00c15 	stw	r3,48(r2)
   1407c:	00820034 	movhi	r2,2048
   14080:	10899704 	addi	r2,r2,9820
   14084:	10800a17 	ldw	r2,40(r2)
   14088:	10800204 	addi	r2,r2,8
   1408c:	10800017 	ldw	r2,0(r2)
   14090:	10ffffcc 	andi	r3,r2,65535
   14094:	00820034 	movhi	r2,2048
   14098:	10899704 	addi	r2,r2,9820
   1409c:	10c00f15 	stw	r3,60(r2)
   140a0:	00820034 	movhi	r2,2048
   140a4:	10899704 	addi	r2,r2,9820
   140a8:	10800a17 	ldw	r2,40(r2)
   140ac:	10800204 	addi	r2,r2,8
   140b0:	10800017 	ldw	r2,0(r2)
   140b4:	1006d43a 	srli	r3,r2,16
   140b8:	00820034 	movhi	r2,2048
   140bc:	10899704 	addi	r2,r2,9820
   140c0:	10c01015 	stw	r3,64(r2)
   140c4:	00820034 	movhi	r2,2048
   140c8:	10899704 	addi	r2,r2,9820
   140cc:	10800a17 	ldw	r2,40(r2)
   140d0:	10800304 	addi	r2,r2,12
   140d4:	10800017 	ldw	r2,0(r2)
   140d8:	1005d07a 	srai	r2,r2,1
   140dc:	10c0004c 	andi	r3,r2,1
   140e0:	00820034 	movhi	r2,2048
   140e4:	10899704 	addi	r2,r2,9820
   140e8:	10c00d15 	stw	r3,52(r2)
   140ec:	00820034 	movhi	r2,2048
   140f0:	10899704 	addi	r2,r2,9820
   140f4:	10800a17 	ldw	r2,40(r2)
   140f8:	10800304 	addi	r2,r2,12
   140fc:	10800017 	ldw	r2,0(r2)
   14100:	1005d13a 	srai	r2,r2,4
   14104:	10c003cc 	andi	r3,r2,15
   14108:	00820034 	movhi	r2,2048
   1410c:	10899704 	addi	r2,r2,9820
   14110:	10c00e15 	stw	r3,56(r2)
   14114:	00820034 	movhi	r2,2048
   14118:	10899704 	addi	r2,r2,9820
   1411c:	10800a17 	ldw	r2,40(r2)
   14120:	10800304 	addi	r2,r2,12
   14124:	10800017 	ldw	r2,0(r2)
   14128:	1005d43a 	srai	r2,r2,16
   1412c:	e0bfff05 	stb	r2,-4(fp)
   14130:	00820034 	movhi	r2,2048
   14134:	10899704 	addi	r2,r2,9820
   14138:	10800a17 	ldw	r2,40(r2)
   1413c:	10800304 	addi	r2,r2,12
   14140:	10800017 	ldw	r2,0(r2)
   14144:	1004d63a 	srli	r2,r2,24
   14148:	e0bfff45 	stb	r2,-3(fp)
   1414c:	00820034 	movhi	r2,2048
   14150:	10899704 	addi	r2,r2,9820
   14154:	10800e17 	ldw	r2,56(r2)
   14158:	10800058 	cmpnei	r2,r2,1
   1415c:	1000041e 	bne	r2,zero,14170 <alt_sys_init+0x298>
   14160:	00820034 	movhi	r2,2048
   14164:	10899704 	addi	r2,r2,9820
   14168:	10001115 	stw	zero,68(r2)
   1416c:	00000e06 	br	141a8 <alt_sys_init+0x2d0>
   14170:	00820034 	movhi	r2,2048
   14174:	10899704 	addi	r2,r2,9820
   14178:	10800e17 	ldw	r2,56(r2)
   1417c:	10800098 	cmpnei	r2,r2,2
   14180:	1000051e 	bne	r2,zero,14198 <alt_sys_init+0x2c0>
   14184:	00820034 	movhi	r2,2048
   14188:	10899704 	addi	r2,r2,9820
   1418c:	00c00044 	movi	r3,1
   14190:	10c01115 	stw	r3,68(r2)
   14194:	00000406 	br	141a8 <alt_sys_init+0x2d0>
   14198:	00820034 	movhi	r2,2048
   1419c:	10899704 	addi	r2,r2,9820
   141a0:	00c00084 	movi	r3,2
   141a4:	10c01115 	stw	r3,68(r2)
   141a8:	e0bfff03 	ldbu	r2,-4(fp)
   141ac:	00c00804 	movi	r3,32
   141b0:	1885c83a 	sub	r2,r3,r2
   141b4:	00ffffc4 	movi	r3,-1
   141b8:	1886d83a 	srl	r3,r3,r2
   141bc:	00820034 	movhi	r2,2048
   141c0:	10899704 	addi	r2,r2,9820
   141c4:	10c01215 	stw	r3,72(r2)
   141c8:	e0ffff03 	ldbu	r3,-4(fp)
   141cc:	00820034 	movhi	r2,2048
   141d0:	10899704 	addi	r2,r2,9820
   141d4:	10801117 	ldw	r2,68(r2)
   141d8:	1887883a 	add	r3,r3,r2
   141dc:	00820034 	movhi	r2,2048
   141e0:	10899704 	addi	r2,r2,9820
   141e4:	10c01315 	stw	r3,76(r2)
   141e8:	e0bfff43 	ldbu	r2,-3(fp)
   141ec:	00c00804 	movi	r3,32
   141f0:	1885c83a 	sub	r2,r3,r2
   141f4:	00ffffc4 	movi	r3,-1
   141f8:	1886d83a 	srl	r3,r3,r2
   141fc:	00820034 	movhi	r2,2048
   14200:	10899704 	addi	r2,r2,9820
   14204:	10c01415 	stw	r3,80(r2)
   14208:	01020034 	movhi	r4,2048
   1420c:	21099704 	addi	r4,r4,9820
   14210:	0013e6c0 	call	13e6c <alt_dev_reg>
}
   14214:	0001883a 	nop
   14218:	e037883a 	mov	sp,fp
   1421c:	dfc00117 	ldw	ra,4(sp)
   14220:	df000017 	ldw	fp,0(sp)
   14224:	dec00204 	addi	sp,sp,8
   14228:	f800283a 	ret

0001422c <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
   1422c:	defffd04 	addi	sp,sp,-12
   14230:	dfc00215 	stw	ra,8(sp)
   14234:	df000115 	stw	fp,4(sp)
   14238:	df000104 	addi	fp,sp,4
   1423c:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
   14240:	d1601704 	addi	r5,gp,-32676
   14244:	e13fff17 	ldw	r4,-4(fp)
   14248:	0019c2c0 	call	19c2c <alt_dev_llist_insert>
}
   1424c:	e037883a 	mov	sp,fp
   14250:	dfc00117 	ldw	ra,4(sp)
   14254:	df000017 	ldw	fp,0(sp)
   14258:	dec00204 	addi	sp,sp,8
   1425c:	f800283a 	ret

00014260 <alt_flash_cfi_init>:
 * Read the CFI table and fill out the alt_flash_cfi_dev structure with all the 
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
   14260:	defffc04 	addi	sp,sp,-16
   14264:	dfc00315 	stw	ra,12(sp)
   14268:	df000215 	stw	fp,8(sp)
   1426c:	df000204 	addi	fp,sp,8
   14270:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   14274:	e03ffe15 	stw	zero,-8(fp)
 
  ret_code = alt_read_cfi_width( flash );
   14278:	e13fff17 	ldw	r4,-4(fp)
   1427c:	00156c40 	call	156c4 <alt_read_cfi_width>
   14280:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   14284:	e0bffe17 	ldw	r2,-8(fp)
   14288:	1000031e 	bne	r2,zero,14298 <alt_flash_cfi_init+0x38>
    ret_code = alt_set_flash_width_func( flash );
   1428c:	e13fff17 	ldw	r4,-4(fp)
   14290:	0014e1c0 	call	14e1c <alt_set_flash_width_func>
   14294:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   14298:	e0bffe17 	ldw	r2,-8(fp)
   1429c:	1000031e 	bne	r2,zero,142ac <alt_flash_cfi_init+0x4c>
    ret_code = alt_read_cfi_table( flash );
   142a0:	e13fff17 	ldw	r4,-4(fp)
   142a4:	00150fc0 	call	150fc <alt_read_cfi_table>
   142a8:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code) 
   142ac:	e0bffe17 	ldw	r2,-8(fp)
   142b0:	1000031e 	bne	r2,zero,142c0 <alt_flash_cfi_init+0x60>
    ret_code = alt_set_flash_algorithm_func( flash);
   142b4:	e13fff17 	ldw	r4,-4(fp)
   142b8:	0014fe00 	call	14fe0 <alt_set_flash_algorithm_func>
   142bc:	e0bffe15 	stw	r2,-8(fp)

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
   142c0:	e0bffe17 	ldw	r2,-8(fp)
   142c4:	1000041e 	bne	r2,zero,142d8 <alt_flash_cfi_init+0x78>
    ret_code = alt_flash_device_register(&(flash->dev));
   142c8:	e0bfff17 	ldw	r2,-4(fp)
   142cc:	1009883a 	mov	r4,r2
   142d0:	001422c0 	call	1422c <alt_flash_device_register>
   142d4:	e0bffe15 	stw	r2,-8(fp)
 
  return ret_code;
   142d8:	e0bffe17 	ldw	r2,-8(fp)
}
   142dc:	e037883a 	mov	sp,fp
   142e0:	dfc00117 	ldw	ra,4(sp)
   142e4:	df000017 	ldw	fp,0(sp)
   142e8:	dec00204 	addi	sp,sp,8
   142ec:	f800283a 	ret

000142f0 <alt_flash_cfi_write>:
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
   142f0:	defff104 	addi	sp,sp,-60
   142f4:	dfc00e15 	stw	ra,56(sp)
   142f8:	df000d15 	stw	fp,52(sp)
   142fc:	df000d04 	addi	fp,sp,52
   14300:	e13ffc15 	stw	r4,-16(fp)
   14304:	e17ffd15 	stw	r5,-12(fp)
   14308:	e1bffe15 	stw	r6,-8(fp)
   1430c:	e1ffff15 	stw	r7,-4(fp)
  int         ret_code = 0;
   14310:	e03ff415 	stw	zero,-48(fp)
  int         i,j;
  int         data_to_write;
  int         full_length = length;
   14314:	e0bfff17 	ldw	r2,-4(fp)
   14318:	e0bff815 	stw	r2,-32(fp)
  int         current_offset;
  int         start_offset = offset;
   1431c:	e0bffd17 	ldw	r2,-12(fp)
   14320:	e0bff915 	stw	r2,-28(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   14324:	e0bffc17 	ldw	r2,-16(fp)
   14328:	e0bffa15 	stw	r2,-24(fp)

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   1432c:	e03ff515 	stw	zero,-44(fp)
   14330:	00008706 	br	14550 <alt_flash_cfi_write+0x260>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   14334:	e0fffa17 	ldw	r3,-24(fp)
   14338:	e0bff517 	ldw	r2,-44(fp)
   1433c:	1004913a 	slli	r2,r2,4
   14340:	1885883a 	add	r2,r3,r2
   14344:	10800d04 	addi	r2,r2,52
   14348:	10800017 	ldw	r2,0(r2)
   1434c:	e0fffd17 	ldw	r3,-12(fp)
   14350:	18807c16 	blt	r3,r2,14544 <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
   14354:	e0fffa17 	ldw	r3,-24(fp)
   14358:	e0bff517 	ldw	r2,-44(fp)
   1435c:	1004913a 	slli	r2,r2,4
   14360:	1885883a 	add	r2,r3,r2
   14364:	10800d04 	addi	r2,r2,52
   14368:	10c00017 	ldw	r3,0(r2)
      flash->dev.region_info[i].region_size)))
   1436c:	e13ffa17 	ldw	r4,-24(fp)
   14370:	e0bff517 	ldw	r2,-44(fp)
   14374:	1004913a 	slli	r2,r2,4
   14378:	2085883a 	add	r2,r4,r2
   1437c:	10800e04 	addi	r2,r2,56
   14380:	10800017 	ldw	r2,0(r2)
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
      (offset < (flash->dev.region_info[i].offset + 
   14384:	1885883a 	add	r2,r3,r2
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   14388:	e0fffd17 	ldw	r3,-12(fp)
   1438c:	18806d0e 	bge	r3,r2,14544 <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;
   14390:	e0fffa17 	ldw	r3,-24(fp)
   14394:	e0bff517 	ldw	r2,-44(fp)
   14398:	1004913a 	slli	r2,r2,4
   1439c:	1885883a 	add	r2,r3,r2
   143a0:	10800d04 	addi	r2,r2,52
   143a4:	10800017 	ldw	r2,0(r2)
   143a8:	e0bff715 	stw	r2,-36(fp)

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   143ac:	e03ff615 	stw	zero,-40(fp)
   143b0:	00005c06 	br	14524 <alt_flash_cfi_write+0x234>
      {
        if ((offset >= current_offset ) && 
   143b4:	e0fffd17 	ldw	r3,-12(fp)
   143b8:	e0bff717 	ldw	r2,-36(fp)
   143bc:	18804d16 	blt	r3,r2,144f4 <alt_flash_cfi_write+0x204>
            (offset < (current_offset + 
            flash->dev.region_info[i].block_size)))
   143c0:	e0fffa17 	ldw	r3,-24(fp)
   143c4:	e0bff517 	ldw	r2,-44(fp)
   143c8:	10800104 	addi	r2,r2,4
   143cc:	1004913a 	slli	r2,r2,4
   143d0:	1885883a 	add	r2,r3,r2
   143d4:	10c00017 	ldw	r3,0(r2)
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
            (offset < (current_offset + 
   143d8:	e0bff717 	ldw	r2,-36(fp)
   143dc:	1885883a 	add	r2,r3,r2
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
   143e0:	e0fffd17 	ldw	r3,-12(fp)
   143e4:	1880430e 	bge	r3,r2,144f4 <alt_flash_cfi_write+0x204>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
   143e8:	e0fffa17 	ldw	r3,-24(fp)
   143ec:	e0bff517 	ldw	r2,-44(fp)
   143f0:	10800104 	addi	r2,r2,4
   143f4:	1004913a 	slli	r2,r2,4
   143f8:	1885883a 	add	r2,r3,r2
   143fc:	10c00017 	ldw	r3,0(r2)
   14400:	e0bff717 	ldw	r2,-36(fp)
   14404:	1887883a 	add	r3,r3,r2
   14408:	e0bffd17 	ldw	r2,-12(fp)
   1440c:	1885c83a 	sub	r2,r3,r2
   14410:	e0bffb15 	stw	r2,-20(fp)
                            - offset); 
          data_to_write = MIN(data_to_write, length);
   14414:	e0fffb17 	ldw	r3,-20(fp)
   14418:	e0bfff17 	ldw	r2,-4(fp)
   1441c:	1880010e 	bge	r3,r2,14424 <alt_flash_cfi_write+0x134>
   14420:	1805883a 	mov	r2,r3
   14424:	e0bffb15 	stw	r2,-20(fp)
          if(memcmp(src_addr, 
                    (alt_u8*)flash->dev.base_addr+offset,
   14428:	e0bffa17 	ldw	r2,-24(fp)
   1442c:	10c00a17 	ldw	r3,40(r2)
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
                            - offset); 
          data_to_write = MIN(data_to_write, length);
          if(memcmp(src_addr, 
   14430:	e0bffd17 	ldw	r2,-12(fp)
   14434:	1885883a 	add	r2,r3,r2
   14438:	e0fffb17 	ldw	r3,-20(fp)
   1443c:	180d883a 	mov	r6,r3
   14440:	100b883a 	mov	r5,r2
   14444:	e13ffe17 	ldw	r4,-8(fp)
   14448:	00092700 	call	9270 <memcmp>
   1444c:	10001326 	beq	r2,zero,1449c <alt_flash_cfi_write+0x1ac>
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
   14450:	e0bffa17 	ldw	r2,-24(fp)
   14454:	10800817 	ldw	r2,32(r2)
   14458:	e0fffa17 	ldw	r3,-24(fp)
   1445c:	e17ff717 	ldw	r5,-36(fp)
   14460:	1809883a 	mov	r4,r3
   14464:	103ee83a 	callr	r2
   14468:	e0bff415 	stw	r2,-48(fp)

            if (!ret_code)
   1446c:	e0bff417 	ldw	r2,-48(fp)
   14470:	10000a1e 	bne	r2,zero,1449c <alt_flash_cfi_write+0x1ac>
            {
              ret_code = (*flash->dev.write_block)( 
   14474:	e0bffa17 	ldw	r2,-24(fp)
   14478:	10800917 	ldw	r2,36(r2)
   1447c:	e13ffa17 	ldw	r4,-24(fp)
   14480:	e0fffb17 	ldw	r3,-20(fp)
   14484:	d8c00015 	stw	r3,0(sp)
   14488:	e1fffe17 	ldw	r7,-8(fp)
   1448c:	e1bffd17 	ldw	r6,-12(fp)
   14490:	e17ff717 	ldw	r5,-36(fp)
   14494:	103ee83a 	callr	r2
   14498:	e0bff415 	stw	r2,-48(fp)
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
   1449c:	e0ffff17 	ldw	r3,-4(fp)
   144a0:	e0bffb17 	ldw	r2,-20(fp)
   144a4:	18802e26 	beq	r3,r2,14560 <alt_flash_cfi_write+0x270>
   144a8:	e0bff417 	ldw	r2,-48(fp)
   144ac:	10002c1e 	bne	r2,zero,14560 <alt_flash_cfi_write+0x270>
          {
            goto finished;
          }
          
          length -= data_to_write;
   144b0:	e0ffff17 	ldw	r3,-4(fp)
   144b4:	e0bffb17 	ldw	r2,-20(fp)
   144b8:	1885c83a 	sub	r2,r3,r2
   144bc:	e0bfff15 	stw	r2,-4(fp)
          offset = current_offset + flash->dev.region_info[i].block_size;
   144c0:	e0fffa17 	ldw	r3,-24(fp)
   144c4:	e0bff517 	ldw	r2,-44(fp)
   144c8:	10800104 	addi	r2,r2,4
   144cc:	1004913a 	slli	r2,r2,4
   144d0:	1885883a 	add	r2,r3,r2
   144d4:	10c00017 	ldw	r3,0(r2)
   144d8:	e0bff717 	ldw	r2,-36(fp)
   144dc:	1885883a 	add	r2,r3,r2
   144e0:	e0bffd15 	stw	r2,-12(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
   144e4:	e0bffb17 	ldw	r2,-20(fp)
   144e8:	e0fffe17 	ldw	r3,-8(fp)
   144ec:	1885883a 	add	r2,r3,r2
   144f0:	e0bffe15 	stw	r2,-8(fp)
        }
        current_offset += flash->dev.region_info[i].block_size;
   144f4:	e0fffa17 	ldw	r3,-24(fp)
   144f8:	e0bff517 	ldw	r2,-44(fp)
   144fc:	10800104 	addi	r2,r2,4
   14500:	1004913a 	slli	r2,r2,4
   14504:	1885883a 	add	r2,r3,r2
   14508:	10800017 	ldw	r2,0(r2)
   1450c:	e0fff717 	ldw	r3,-36(fp)
   14510:	1885883a 	add	r2,r3,r2
   14514:	e0bff715 	stw	r2,-36(fp)
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   14518:	e0bff617 	ldw	r2,-40(fp)
   1451c:	10800044 	addi	r2,r2,1
   14520:	e0bff615 	stw	r2,-40(fp)
   14524:	e0fffa17 	ldw	r3,-24(fp)
   14528:	e0bff517 	ldw	r2,-44(fp)
   1452c:	1004913a 	slli	r2,r2,4
   14530:	1885883a 	add	r2,r3,r2
   14534:	10800f04 	addi	r2,r2,60
   14538:	10800017 	ldw	r2,0(r2)
   1453c:	e0fff617 	ldw	r3,-40(fp)
   14540:	18bf9c16 	blt	r3,r2,143b4 <__alt_data_end+0xf00143b4>
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   14544:	e0bff517 	ldw	r2,-44(fp)
   14548:	10800044 	addi	r2,r2,1
   1454c:	e0bff515 	stw	r2,-44(fp)
   14550:	e0bffa17 	ldw	r2,-24(fp)
   14554:	10800c17 	ldw	r2,48(r2)
   14558:	e0fff517 	ldw	r3,-44(fp)
   1455c:	18bf7516 	blt	r3,r2,14334 <__alt_data_end+0xf0014334>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
   14560:	e0bffa17 	ldw	r2,-24(fp)
   14564:	10c00a17 	ldw	r3,40(r2)
   14568:	e0bff917 	ldw	r2,-28(fp)
   1456c:	1885883a 	add	r2,r3,r2
   14570:	e0fff817 	ldw	r3,-32(fp)
   14574:	180b883a 	mov	r5,r3
   14578:	1009883a 	mov	r4,r2
   1457c:	0019b780 	call	19b78 <alt_dcache_flush>
  return ret_code;
   14580:	e0bff417 	ldw	r2,-48(fp)
}
   14584:	e037883a 	mov	sp,fp
   14588:	dfc00117 	ldw	ra,4(sp)
   1458c:	df000017 	ldw	fp,0(sp)
   14590:	dec00204 	addi	sp,sp,8
   14594:	f800283a 	ret

00014598 <alt_flash_cfi_get_info>:
 * 
 *  Pass the table of erase blocks to the user
 */
int alt_flash_cfi_get_info( alt_flash_fd* fd, flash_region** info, 
                            int* number_of_regions)
{
   14598:	defffa04 	addi	sp,sp,-24
   1459c:	df000515 	stw	fp,20(sp)
   145a0:	df000504 	addi	fp,sp,20
   145a4:	e13ffd15 	stw	r4,-12(fp)
   145a8:	e17ffe15 	stw	r5,-8(fp)
   145ac:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   145b0:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_dev* flash = (alt_flash_dev*)fd;
   145b4:	e0bffd17 	ldw	r2,-12(fp)
   145b8:	e0bffc15 	stw	r2,-16(fp)

  *number_of_regions = flash->number_of_regions;
   145bc:	e0bffc17 	ldw	r2,-16(fp)
   145c0:	10c00c17 	ldw	r3,48(r2)
   145c4:	e0bfff17 	ldw	r2,-4(fp)
   145c8:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
   145cc:	e0bffc17 	ldw	r2,-16(fp)
   145d0:	10800c17 	ldw	r2,48(r2)
   145d4:	1000031e 	bne	r2,zero,145e4 <alt_flash_cfi_get_info+0x4c>
  {
    ret_code = -EIO;
   145d8:	00bffec4 	movi	r2,-5
   145dc:	e0bffb15 	stw	r2,-20(fp)
   145e0:	00000b06 	br	14610 <alt_flash_cfi_get_info+0x78>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   145e4:	e0bffc17 	ldw	r2,-16(fp)
   145e8:	10800c17 	ldw	r2,48(r2)
   145ec:	10800250 	cmplti	r2,r2,9
   145f0:	1000031e 	bne	r2,zero,14600 <alt_flash_cfi_get_info+0x68>
  {
    ret_code = -ENOMEM;
   145f4:	00bffd04 	movi	r2,-12
   145f8:	e0bffb15 	stw	r2,-20(fp)
   145fc:	00000406 	br	14610 <alt_flash_cfi_get_info+0x78>
  }
  else
  {
    *info = &flash->region_info[0];
   14600:	e0bffc17 	ldw	r2,-16(fp)
   14604:	10c00d04 	addi	r3,r2,52
   14608:	e0bffe17 	ldw	r2,-8(fp)
   1460c:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
   14610:	e0bffb17 	ldw	r2,-20(fp)
}
   14614:	e037883a 	mov	sp,fp
   14618:	df000017 	ldw	fp,0(sp)
   1461c:	dec00104 	addi	sp,sp,4
   14620:	f800283a 	ret

00014624 <alt_flash_cfi_read>:
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
   14624:	defff904 	addi	sp,sp,-28
   14628:	dfc00615 	stw	ra,24(sp)
   1462c:	df000515 	stw	fp,20(sp)
   14630:	df000504 	addi	fp,sp,20
   14634:	e13ffc15 	stw	r4,-16(fp)
   14638:	e17ffd15 	stw	r5,-12(fp)
   1463c:	e1bffe15 	stw	r6,-8(fp)
   14640:	e1ffff15 	stw	r7,-4(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   14644:	e0bffc17 	ldw	r2,-16(fp)
   14648:	e0bffb15 	stw	r2,-20(fp)
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
   1464c:	e0bffb17 	ldw	r2,-20(fp)
   14650:	10c00a17 	ldw	r3,40(r2)
   14654:	e0bffd17 	ldw	r2,-12(fp)
   14658:	1885883a 	add	r2,r3,r2
   1465c:	e0ffff17 	ldw	r3,-4(fp)
   14660:	180d883a 	mov	r6,r3
   14664:	100b883a 	mov	r5,r2
   14668:	e13ffe17 	ldw	r4,-8(fp)
   1466c:	00092ec0 	call	92ec <memcpy>
  return 0;
   14670:	0005883a 	mov	r2,zero
}
   14674:	e037883a 	mov	sp,fp
   14678:	dfc00117 	ldw	ra,4(sp)
   1467c:	df000017 	ldw	fp,0(sp)
   14680:	dec00204 	addi	sp,sp,8
   14684:	f800283a 	ret

00014688 <alt_write_value_to_flash>:
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
   14688:	defffa04 	addi	sp,sp,-24
   1468c:	df000515 	stw	fp,20(sp)
   14690:	df000504 	addi	fp,sp,20
   14694:	e13ffd15 	stw	r4,-12(fp)
   14698:	e17ffe15 	stw	r5,-8(fp)
   1469c:	e1bfff15 	stw	r6,-4(fp)
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
   146a0:	e0bffd17 	ldw	r2,-12(fp)
   146a4:	10802f17 	ldw	r2,188(r2)
   146a8:	10800058 	cmpnei	r2,r2,1
   146ac:	1000091e 	bne	r2,zero,146d4 <alt_write_value_to_flash+0x4c>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
   146b0:	e0bffd17 	ldw	r2,-12(fp)
   146b4:	10c00a17 	ldw	r3,40(r2)
   146b8:	e0bffe17 	ldw	r2,-8(fp)
   146bc:	1885883a 	add	r2,r3,r2
   146c0:	e0ffff17 	ldw	r3,-4(fp)
   146c4:	18c00003 	ldbu	r3,0(r3)
   146c8:	18c03fcc 	andi	r3,r3,255
   146cc:	10c00025 	stbio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   146d0:	00003f06 	br	147d0 <alt_write_value_to_flash+0x148>

  if (flash->mode_width == 1)
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
  }
  else if (flash->mode_width == 2)
   146d4:	e0bffd17 	ldw	r2,-12(fp)
   146d8:	10802f17 	ldw	r2,188(r2)
   146dc:	10800098 	cmpnei	r2,r2,2
   146e0:	1000141e 	bne	r2,zero,14734 <alt_write_value_to_flash+0xac>
  {
    half_word_value = (alt_u16)(*src_addr);
   146e4:	e0bfff17 	ldw	r2,-4(fp)
   146e8:	10800003 	ldbu	r2,0(r2)
   146ec:	10803fcc 	andi	r2,r2,255
   146f0:	e0bffb0d 	sth	r2,-20(fp)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
   146f4:	e0bfff17 	ldw	r2,-4(fp)
   146f8:	10800044 	addi	r2,r2,1
   146fc:	10800003 	ldbu	r2,0(r2)
   14700:	10803fcc 	andi	r2,r2,255
   14704:	1004923a 	slli	r2,r2,8
   14708:	1007883a 	mov	r3,r2
   1470c:	e0bffb0b 	ldhu	r2,-20(fp)
   14710:	1884b03a 	or	r2,r3,r2
   14714:	e0bffb0d 	sth	r2,-20(fp)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
   14718:	e0bffd17 	ldw	r2,-12(fp)
   1471c:	10c00a17 	ldw	r3,40(r2)
   14720:	e0bffe17 	ldw	r2,-8(fp)
   14724:	1885883a 	add	r2,r3,r2
   14728:	e0fffb0b 	ldhu	r3,-20(fp)
   1472c:	10c0002d 	sthio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   14730:	00002706 	br	147d0 <alt_write_value_to_flash+0x148>
  {
    half_word_value = (alt_u16)(*src_addr);
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
  }
  else if (flash->mode_width == 4)
   14734:	e0bffd17 	ldw	r2,-12(fp)
   14738:	10802f17 	ldw	r2,188(r2)
   1473c:	10800118 	cmpnei	r2,r2,4
   14740:	1000231e 	bne	r2,zero,147d0 <alt_write_value_to_flash+0x148>
  {
    word_value = (alt_u32)(*src_addr);
   14744:	e0bfff17 	ldw	r2,-4(fp)
   14748:	10800003 	ldbu	r2,0(r2)
   1474c:	10803fcc 	andi	r2,r2,255
   14750:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
   14754:	e0bfff17 	ldw	r2,-4(fp)
   14758:	10800044 	addi	r2,r2,1
   1475c:	10800003 	ldbu	r2,0(r2)
   14760:	10803fcc 	andi	r2,r2,255
   14764:	1004923a 	slli	r2,r2,8
   14768:	e0fffc17 	ldw	r3,-16(fp)
   1476c:	1884b03a 	or	r2,r3,r2
   14770:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
   14774:	e0bfff17 	ldw	r2,-4(fp)
   14778:	10800084 	addi	r2,r2,2
   1477c:	10800003 	ldbu	r2,0(r2)
   14780:	10803fcc 	andi	r2,r2,255
   14784:	1004943a 	slli	r2,r2,16
   14788:	e0fffc17 	ldw	r3,-16(fp)
   1478c:	1884b03a 	or	r2,r3,r2
   14790:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
   14794:	e0bfff17 	ldw	r2,-4(fp)
   14798:	108000c4 	addi	r2,r2,3
   1479c:	10800003 	ldbu	r2,0(r2)
   147a0:	10803fcc 	andi	r2,r2,255
   147a4:	1004963a 	slli	r2,r2,24
   147a8:	e0fffc17 	ldw	r3,-16(fp)
   147ac:	1884b03a 	or	r2,r3,r2
   147b0:	e0bffc15 	stw	r2,-16(fp)
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
   147b4:	e0bffd17 	ldw	r2,-12(fp)
   147b8:	10c00a17 	ldw	r3,40(r2)
   147bc:	e0bffe17 	ldw	r2,-8(fp)
   147c0:	1885883a 	add	r2,r3,r2
   147c4:	e0fffc17 	ldw	r3,-16(fp)
   147c8:	10c00035 	stwio	r3,0(r2)
  }

  return;
   147cc:	0001883a 	nop
   147d0:	0001883a 	nop
}
   147d4:	e037883a 	mov	sp,fp
   147d8:	df000017 	ldw	fp,0(sp)
   147dc:	dec00104 	addi	sp,sp,4
   147e0:	f800283a 	ret

000147e4 <alt_flash_program_block>:
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
   147e4:	defff304 	addi	sp,sp,-52
   147e8:	dfc00c15 	stw	ra,48(sp)
   147ec:	df000b15 	stw	fp,44(sp)
   147f0:	df000b04 	addi	fp,sp,44
   147f4:	e13ffc15 	stw	r4,-16(fp)
   147f8:	e17ffd15 	stw	r5,-12(fp)
   147fc:	e1bffe15 	stw	r6,-8(fp)
   14800:	e1ffff15 	stw	r7,-4(fp)
  int     ret_code = 0;
   14804:	e03ff515 	stw	zero,-44(fp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   14808:	e0bffc17 	ldw	r2,-16(fp)
   1480c:	10c00a17 	ldw	r3,40(r2)
   14810:	e0bffd17 	ldw	r2,-12(fp)
   14814:	1885883a 	add	r2,r3,r2
   14818:	1007883a 	mov	r3,r2
                      flash->mode_width);
   1481c:	e0bffc17 	ldw	r2,-16(fp)
   14820:	10802f17 	ldw	r2,188(r2)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   14824:	1889283a 	div	r4,r3,r2
   14828:	2085383a 	mul	r2,r4,r2
   1482c:	1885c83a 	sub	r2,r3,r2
   14830:	e0bff815 	stw	r2,-32(fp)
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
   14834:	e0bff817 	ldw	r2,-32(fp)
   14838:	10003b26 	beq	r2,zero,14928 <alt_flash_program_block+0x144>
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
   1483c:	e0bffc17 	ldw	r2,-16(fp)
   14840:	10c02f17 	ldw	r3,188(r2)
   14844:	e0bff817 	ldw	r2,-32(fp)
   14848:	1885c83a 	sub	r2,r3,r2
   1484c:	e0bff915 	stw	r2,-28(fp)
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   14850:	e03ff615 	stw	zero,-40(fp)
   14854:	00001206 	br	148a0 <alt_flash_program_block+0xbc>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
   14858:	e0bffc17 	ldw	r2,-16(fp)
   1485c:	10800a17 	ldw	r2,40(r2)
   14860:	e13ffd17 	ldw	r4,-12(fp)
   14864:	e0fff817 	ldw	r3,-32(fp)
   14868:	20c9c83a 	sub	r4,r4,r3
   1486c:	e0fff617 	ldw	r3,-40(fp)
   14870:	20c7883a 	add	r3,r4,r3
   14874:	10c5883a 	add	r2,r2,r3
   14878:	10800023 	ldbuio	r2,0(r2)
   1487c:	10803fcc 	andi	r2,r2,255
   14880:	1009883a 	mov	r4,r2
   14884:	e0fffb04 	addi	r3,fp,-20
   14888:	e0bff617 	ldw	r2,-40(fp)
   1488c:	1885883a 	add	r2,r3,r2
   14890:	11000005 	stb	r4,0(r2)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   14894:	e0bff617 	ldw	r2,-40(fp)
   14898:	10800044 	addi	r2,r2,1
   1489c:	e0bff615 	stw	r2,-40(fp)
   148a0:	e0fff617 	ldw	r3,-40(fp)
   148a4:	e0bff817 	ldw	r2,-32(fp)
   148a8:	18bfeb16 	blt	r3,r2,14858 <__alt_data_end+0xf0014858>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   148ac:	e03ff615 	stw	zero,-40(fp)
   148b0:	00000d06 	br	148e8 <alt_flash_program_block+0x104>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
   148b4:	e0fff817 	ldw	r3,-32(fp)
   148b8:	e0bff617 	ldw	r2,-40(fp)
   148bc:	1885883a 	add	r2,r3,r2
   148c0:	e0fff617 	ldw	r3,-40(fp)
   148c4:	e13ffe17 	ldw	r4,-8(fp)
   148c8:	20c7883a 	add	r3,r4,r3
   148cc:	18c00003 	ldbu	r3,0(r3)
   148d0:	e13ffb04 	addi	r4,fp,-20
   148d4:	2085883a 	add	r2,r4,r2
   148d8:	10c00005 	stb	r3,0(r2)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   148dc:	e0bff617 	ldw	r2,-40(fp)
   148e0:	10800044 	addi	r2,r2,1
   148e4:	e0bff615 	stw	r2,-40(fp)
   148e8:	e0fff617 	ldw	r3,-40(fp)
   148ec:	e0bff917 	ldw	r2,-28(fp)
   148f0:	18bff016 	blt	r3,r2,148b4 <__alt_data_end+0xf00148b4>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
   148f4:	e0fffd17 	ldw	r3,-12(fp)
   148f8:	e0bff817 	ldw	r2,-32(fp)
   148fc:	1887c83a 	sub	r3,r3,r2
   14900:	e13ffb04 	addi	r4,fp,-20
   14904:	e0800217 	ldw	r2,8(fp)
   14908:	200d883a 	mov	r6,r4
   1490c:	180b883a 	mov	r5,r3
   14910:	e13ffc17 	ldw	r4,-16(fp)
   14914:	103ee83a 	callr	r2
   14918:	e0bff515 	stw	r2,-44(fp)
    i = unaligned_bytes;
   1491c:	e0bff917 	ldw	r2,-28(fp)
   14920:	e0bff615 	stw	r2,-40(fp)
   14924:	00000106 	br	1492c <alt_flash_program_block+0x148>
  }
  else
  {
    i = 0;
   14928:	e03ff615 	stw	zero,-40(fp)
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
   1492c:	e0fffd17 	ldw	r3,-12(fp)
   14930:	e0bfff17 	ldw	r2,-4(fp)
   14934:	1885883a 	add	r2,r3,r2
   14938:	e0fffc17 	ldw	r3,-16(fp)
   1493c:	18c02f17 	ldw	r3,188(r3)
   14940:	10c9283a 	div	r4,r2,r3
   14944:	20c7383a 	mul	r3,r4,r3
   14948:	10c5c83a 	sub	r2,r2,r3
   1494c:	e0bffa15 	stw	r2,-24(fp)
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   14950:	00001106 	br	14998 <alt_flash_program_block+0x1b4>
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
   14954:	e0fffd17 	ldw	r3,-12(fp)
   14958:	e0bff617 	ldw	r2,-40(fp)
   1495c:	1889883a 	add	r4,r3,r2
   14960:	e0bff617 	ldw	r2,-40(fp)
   14964:	e0fffe17 	ldw	r3,-8(fp)
   14968:	1887883a 	add	r3,r3,r2
   1496c:	e0800217 	ldw	r2,8(fp)
   14970:	180d883a 	mov	r6,r3
   14974:	200b883a 	mov	r5,r4
   14978:	e13ffc17 	ldw	r4,-16(fp)
   1497c:	103ee83a 	callr	r2
   14980:	e0bff515 	stw	r2,-44(fp)
    i += flash->mode_width;     
   14984:	e0bffc17 	ldw	r2,-16(fp)
   14988:	10802f17 	ldw	r2,188(r2)
   1498c:	e0fff617 	ldw	r3,-40(fp)
   14990:	1885883a 	add	r2,r3,r2
   14994:	e0bff615 	stw	r2,-40(fp)
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   14998:	e0bff517 	ldw	r2,-44(fp)
   1499c:	1000051e 	bne	r2,zero,149b4 <alt_flash_program_block+0x1d0>
   149a0:	e0ffff17 	ldw	r3,-4(fp)
   149a4:	e0bffa17 	ldw	r2,-24(fp)
   149a8:	1885c83a 	sub	r2,r3,r2
   149ac:	e0fff617 	ldw	r3,-40(fp)
   149b0:	18bfe816 	blt	r3,r2,14954 <__alt_data_end+0xf0014954>

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
   149b4:	e0bffa17 	ldw	r2,-24(fp)
   149b8:	10003c26 	beq	r2,zero,14aac <alt_flash_program_block+0x2c8>
   149bc:	e0bff517 	ldw	r2,-44(fp)
   149c0:	10003a1e 	bne	r2,zero,14aac <alt_flash_program_block+0x2c8>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
   149c4:	e0bffc17 	ldw	r2,-16(fp)
   149c8:	10c02f17 	ldw	r3,188(r2)
   149cc:	e0bffa17 	ldw	r2,-24(fp)
   149d0:	1885c83a 	sub	r2,r3,r2
   149d4:	e0bff815 	stw	r2,-32(fp)
    
    for (j=0;j<unaligned_end_bytes;j++)
   149d8:	e03ff715 	stw	zero,-36(fp)
   149dc:	00000d06 	br	14a14 <alt_flash_program_block+0x230>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
   149e0:	e0fff617 	ldw	r3,-40(fp)
   149e4:	e0bff717 	ldw	r2,-36(fp)
   149e8:	1885883a 	add	r2,r3,r2
   149ec:	e0fffe17 	ldw	r3,-8(fp)
   149f0:	1885883a 	add	r2,r3,r2
   149f4:	10c00003 	ldbu	r3,0(r2)
   149f8:	e13ffb04 	addi	r4,fp,-20
   149fc:	e0bff717 	ldw	r2,-36(fp)
   14a00:	2085883a 	add	r2,r4,r2
   14a04:	10c00005 	stb	r3,0(r2)
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
   14a08:	e0bff717 	ldw	r2,-36(fp)
   14a0c:	10800044 	addi	r2,r2,1
   14a10:	e0bff715 	stw	r2,-36(fp)
   14a14:	e0fff717 	ldw	r3,-36(fp)
   14a18:	e0bffa17 	ldw	r2,-24(fp)
   14a1c:	18bff016 	blt	r3,r2,149e0 <__alt_data_end+0xf00149e0>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   14a20:	e03ff715 	stw	zero,-36(fp)
   14a24:	00001406 	br	14a78 <alt_flash_program_block+0x294>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
   14a28:	e0fffa17 	ldw	r3,-24(fp)
   14a2c:	e0bff717 	ldw	r2,-36(fp)
   14a30:	1885883a 	add	r2,r3,r2
   14a34:	e0fffc17 	ldw	r3,-16(fp)
   14a38:	18c00a17 	ldw	r3,40(r3)
   14a3c:	e17ffd17 	ldw	r5,-12(fp)
   14a40:	e13fff17 	ldw	r4,-4(fp)
   14a44:	290b883a 	add	r5,r5,r4
   14a48:	e13ff717 	ldw	r4,-36(fp)
   14a4c:	2909883a 	add	r4,r5,r4
   14a50:	1907883a 	add	r3,r3,r4
   14a54:	18c00023 	ldbuio	r3,0(r3)
   14a58:	18c03fcc 	andi	r3,r3,255
   14a5c:	1809883a 	mov	r4,r3
   14a60:	e0fffb04 	addi	r3,fp,-20
   14a64:	1885883a 	add	r2,r3,r2
   14a68:	11000005 	stb	r4,0(r2)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   14a6c:	e0bff717 	ldw	r2,-36(fp)
   14a70:	10800044 	addi	r2,r2,1
   14a74:	e0bff715 	stw	r2,-36(fp)
   14a78:	e0fff717 	ldw	r3,-36(fp)
   14a7c:	e0bff817 	ldw	r2,-32(fp)
   14a80:	18bfe916 	blt	r3,r2,14a28 <__alt_data_end+0xf0014a28>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
   14a84:	e0fffd17 	ldw	r3,-12(fp)
   14a88:	e0bff617 	ldw	r2,-40(fp)
   14a8c:	1887883a 	add	r3,r3,r2
   14a90:	e13ffb04 	addi	r4,fp,-20
   14a94:	e0800217 	ldw	r2,8(fp)
   14a98:	200d883a 	mov	r6,r4
   14a9c:	180b883a 	mov	r5,r3
   14aa0:	e13ffc17 	ldw	r4,-16(fp)
   14aa4:	103ee83a 	callr	r2
   14aa8:	e0bff515 	stw	r2,-44(fp)
  }

  return ret_code;
   14aac:	e0bff517 	ldw	r2,-44(fp)
}
   14ab0:	e037883a 	mov	sp,fp
   14ab4:	dfc00117 	ldw	ra,4(sp)
   14ab8:	df000017 	ldw	fp,0(sp)
   14abc:	dec00204 	addi	sp,sp,8
   14ac0:	f800283a 	ret

00014ac4 <alt_read_query_entry_8bit>:

/*
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
   14ac4:	defffd04 	addi	sp,sp,-12
   14ac8:	df000215 	stw	fp,8(sp)
   14acc:	df000204 	addi	fp,sp,8
   14ad0:	e13ffe15 	stw	r4,-8(fp)
   14ad4:	e17fff15 	stw	r5,-4(fp)
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
   14ad8:	e0bffe17 	ldw	r2,-8(fp)
   14adc:	10c00a17 	ldw	r3,40(r2)
   14ae0:	e0bfff17 	ldw	r2,-4(fp)
   14ae4:	1885883a 	add	r2,r3,r2
   14ae8:	10800023 	ldbuio	r2,0(r2)
   14aec:	10803fcc 	andi	r2,r2,255
}
   14af0:	e037883a 	mov	sp,fp
   14af4:	df000017 	ldw	fp,0(sp)
   14af8:	dec00104 	addi	sp,sp,4
   14afc:	f800283a 	ret

00014b00 <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
   14b00:	defffd04 	addi	sp,sp,-12
   14b04:	df000215 	stw	fp,8(sp)
   14b08:	df000204 	addi	fp,sp,8
   14b0c:	e13ffe15 	stw	r4,-8(fp)
   14b10:	e17fff15 	stw	r5,-4(fp)
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
   14b14:	e0bffe17 	ldw	r2,-8(fp)
   14b18:	10c00a17 	ldw	r3,40(r2)
   14b1c:	e0bfff17 	ldw	r2,-4(fp)
   14b20:	1085883a 	add	r2,r2,r2
   14b24:	1885883a 	add	r2,r3,r2
   14b28:	1080002b 	ldhuio	r2,0(r2)
   14b2c:	10bfffcc 	andi	r2,r2,65535
}
   14b30:	e037883a 	mov	sp,fp
   14b34:	df000017 	ldw	fp,0(sp)
   14b38:	dec00104 	addi	sp,sp,4
   14b3c:	f800283a 	ret

00014b40 <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
   14b40:	defffd04 	addi	sp,sp,-12
   14b44:	df000215 	stw	fp,8(sp)
   14b48:	df000204 	addi	fp,sp,8
   14b4c:	e13ffe15 	stw	r4,-8(fp)
   14b50:	e17fff15 	stw	r5,-4(fp)
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
   14b54:	e0bffe17 	ldw	r2,-8(fp)
   14b58:	10c00a17 	ldw	r3,40(r2)
   14b5c:	e0bfff17 	ldw	r2,-4(fp)
   14b60:	1085883a 	add	r2,r2,r2
   14b64:	1085883a 	add	r2,r2,r2
   14b68:	1885883a 	add	r2,r3,r2
   14b6c:	10800037 	ldwio	r2,0(r2)
}
   14b70:	e037883a 	mov	sp,fp
   14b74:	df000017 	ldw	fp,0(sp)
   14b78:	dec00104 	addi	sp,sp,4
   14b7c:	f800283a 	ret

00014b80 <alt_write_flash_command_8bit_device_8bit_mode>:

/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   14b80:	defffc04 	addi	sp,sp,-16
   14b84:	df000315 	stw	fp,12(sp)
   14b88:	df000304 	addi	fp,sp,12
   14b8c:	e13ffd15 	stw	r4,-12(fp)
   14b90:	e17ffe15 	stw	r5,-8(fp)
   14b94:	3005883a 	mov	r2,r6
   14b98:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset, value);
   14b9c:	e0bffe17 	ldw	r2,-8(fp)
   14ba0:	e0fffd17 	ldw	r3,-12(fp)
   14ba4:	1885883a 	add	r2,r3,r2
   14ba8:	e0ffff03 	ldbu	r3,-4(fp)
   14bac:	10c00025 	stbio	r3,0(r2)
  return;
   14bb0:	0001883a 	nop
}
   14bb4:	e037883a 	mov	sp,fp
   14bb8:	df000017 	ldw	fp,0(sp)
   14bbc:	dec00104 	addi	sp,sp,4
   14bc0:	f800283a 	ret

00014bc4 <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   14bc4:	defffc04 	addi	sp,sp,-16
   14bc8:	df000315 	stw	fp,12(sp)
   14bcc:	df000304 	addi	fp,sp,12
   14bd0:	e13ffd15 	stw	r4,-12(fp)
   14bd4:	e17ffe15 	stw	r5,-8(fp)
   14bd8:	3005883a 	mov	r2,r6
   14bdc:	e0bfff05 	stb	r2,-4(fp)
  if (offset % 2)
   14be0:	e0bffe17 	ldw	r2,-8(fp)
   14be4:	1080004c 	andi	r2,r2,1
   14be8:	10000826 	beq	r2,zero,14c0c <alt_write_flash_command_16bit_device_8bit_mode+0x48>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
   14bec:	e0bffe17 	ldw	r2,-8(fp)
   14bf0:	1085883a 	add	r2,r2,r2
   14bf4:	1007883a 	mov	r3,r2
   14bf8:	e0bffd17 	ldw	r2,-12(fp)
   14bfc:	10c5883a 	add	r2,r2,r3
   14c00:	e0ffff03 	ldbu	r3,-4(fp)
   14c04:	10c00025 	stbio	r3,0(r2)
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
  }
  return;
   14c08:	00000806 	br	14c2c <alt_write_flash_command_16bit_device_8bit_mode+0x68>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
   14c0c:	e0bffe17 	ldw	r2,-8(fp)
   14c10:	1085883a 	add	r2,r2,r2
   14c14:	10800044 	addi	r2,r2,1
   14c18:	e0fffd17 	ldw	r3,-12(fp)
   14c1c:	1885883a 	add	r2,r3,r2
   14c20:	e0ffff03 	ldbu	r3,-4(fp)
   14c24:	10c00025 	stbio	r3,0(r2)
  }
  return;
   14c28:	0001883a 	nop
}
   14c2c:	e037883a 	mov	sp,fp
   14c30:	df000017 	ldw	fp,0(sp)
   14c34:	dec00104 	addi	sp,sp,4
   14c38:	f800283a 	ret

00014c3c <alt_write_flash_command_32bit_device_8bit_mode>:

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   14c3c:	defffc04 	addi	sp,sp,-16
   14c40:	df000315 	stw	fp,12(sp)
   14c44:	df000304 	addi	fp,sp,12
   14c48:	e13ffd15 	stw	r4,-12(fp)
   14c4c:	e17ffe15 	stw	r5,-8(fp)
   14c50:	3005883a 	mov	r2,r6
   14c54:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset*4, value);
   14c58:	e0bffe17 	ldw	r2,-8(fp)
   14c5c:	1085883a 	add	r2,r2,r2
   14c60:	1085883a 	add	r2,r2,r2
   14c64:	1007883a 	mov	r3,r2
   14c68:	e0bffd17 	ldw	r2,-12(fp)
   14c6c:	10c5883a 	add	r2,r2,r3
   14c70:	e0ffff03 	ldbu	r3,-4(fp)
   14c74:	10c00025 	stbio	r3,0(r2)
  return;
   14c78:	0001883a 	nop
}
   14c7c:	e037883a 	mov	sp,fp
   14c80:	df000017 	ldw	fp,0(sp)
   14c84:	dec00104 	addi	sp,sp,4
   14c88:	f800283a 	ret

00014c8c <alt_write_flash_command_16bit_device_16bit_mode>:

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   14c8c:	defffc04 	addi	sp,sp,-16
   14c90:	df000315 	stw	fp,12(sp)
   14c94:	df000304 	addi	fp,sp,12
   14c98:	e13ffd15 	stw	r4,-12(fp)
   14c9c:	e17ffe15 	stw	r5,-8(fp)
   14ca0:	3005883a 	mov	r2,r6
   14ca4:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
   14ca8:	e0bffe17 	ldw	r2,-8(fp)
   14cac:	1085883a 	add	r2,r2,r2
   14cb0:	1007883a 	mov	r3,r2
   14cb4:	e0bffd17 	ldw	r2,-12(fp)
   14cb8:	10c5883a 	add	r2,r2,r3
   14cbc:	e0ffff03 	ldbu	r3,-4(fp)
   14cc0:	10c0002d 	sthio	r3,0(r2)
  return;
   14cc4:	0001883a 	nop
}
   14cc8:	e037883a 	mov	sp,fp
   14ccc:	df000017 	ldw	fp,0(sp)
   14cd0:	dec00104 	addi	sp,sp,4
   14cd4:	f800283a 	ret

00014cd8 <alt_write_flash_command_32bit_device_16bit_mode>:

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   14cd8:	defffc04 	addi	sp,sp,-16
   14cdc:	df000315 	stw	fp,12(sp)
   14ce0:	df000304 	addi	fp,sp,12
   14ce4:	e13ffd15 	stw	r4,-12(fp)
   14ce8:	e17ffe15 	stw	r5,-8(fp)
   14cec:	3005883a 	mov	r2,r6
   14cf0:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
   14cf4:	e0bffe17 	ldw	r2,-8(fp)
   14cf8:	1085883a 	add	r2,r2,r2
   14cfc:	1085883a 	add	r2,r2,r2
   14d00:	1007883a 	mov	r3,r2
   14d04:	e0bffd17 	ldw	r2,-12(fp)
   14d08:	10c5883a 	add	r2,r2,r3
   14d0c:	e0ffff03 	ldbu	r3,-4(fp)
   14d10:	10c0002d 	sthio	r3,0(r2)
  return;
   14d14:	0001883a 	nop
}
   14d18:	e037883a 	mov	sp,fp
   14d1c:	df000017 	ldw	fp,0(sp)
   14d20:	dec00104 	addi	sp,sp,4
   14d24:	f800283a 	ret

00014d28 <alt_write_flash_command_32bit_device_32bit_mode>:

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
   14d28:	defffc04 	addi	sp,sp,-16
   14d2c:	df000315 	stw	fp,12(sp)
   14d30:	df000304 	addi	fp,sp,12
   14d34:	e13ffd15 	stw	r4,-12(fp)
   14d38:	e17ffe15 	stw	r5,-8(fp)
   14d3c:	3005883a 	mov	r2,r6
   14d40:	e0bfff05 	stb	r2,-4(fp)
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
   14d44:	e0bffe17 	ldw	r2,-8(fp)
   14d48:	1085883a 	add	r2,r2,r2
   14d4c:	1085883a 	add	r2,r2,r2
   14d50:	1007883a 	mov	r3,r2
   14d54:	e0bffd17 	ldw	r2,-12(fp)
   14d58:	10c5883a 	add	r2,r2,r3
   14d5c:	e0ffff03 	ldbu	r3,-4(fp)
   14d60:	10c00035 	stwio	r3,0(r2)
  return;
   14d64:	0001883a 	nop
}
   14d68:	e037883a 	mov	sp,fp
   14d6c:	df000017 	ldw	fp,0(sp)
   14d70:	dec00104 	addi	sp,sp,4
   14d74:	f800283a 	ret

00014d78 <alt_write_native_8bit>:

/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
   14d78:	defffd04 	addi	sp,sp,-12
   14d7c:	df000215 	stw	fp,8(sp)
   14d80:	df000204 	addi	fp,sp,8
   14d84:	e13ffe15 	stw	r4,-8(fp)
   14d88:	e17fff15 	stw	r5,-4(fp)
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
   14d8c:	e0bfff17 	ldw	r2,-4(fp)
   14d90:	10c03fcc 	andi	r3,r2,255
   14d94:	e0bffe17 	ldw	r2,-8(fp)
   14d98:	10c00025 	stbio	r3,0(r2)
  return;
   14d9c:	0001883a 	nop
}
   14da0:	e037883a 	mov	sp,fp
   14da4:	df000017 	ldw	fp,0(sp)
   14da8:	dec00104 	addi	sp,sp,4
   14dac:	f800283a 	ret

00014db0 <alt_write_native_16bit>:

void alt_write_native_16bit( void* address, alt_u32 value)
{
   14db0:	defffd04 	addi	sp,sp,-12
   14db4:	df000215 	stw	fp,8(sp)
   14db8:	df000204 	addi	fp,sp,8
   14dbc:	e13ffe15 	stw	r4,-8(fp)
   14dc0:	e17fff15 	stw	r5,-4(fp)
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
   14dc4:	e0bfff17 	ldw	r2,-4(fp)
   14dc8:	10ffffcc 	andi	r3,r2,65535
   14dcc:	e0bffe17 	ldw	r2,-8(fp)
   14dd0:	10c0002d 	sthio	r3,0(r2)
  return;
   14dd4:	0001883a 	nop
}
   14dd8:	e037883a 	mov	sp,fp
   14ddc:	df000017 	ldw	fp,0(sp)
   14de0:	dec00104 	addi	sp,sp,4
   14de4:	f800283a 	ret

00014de8 <alt_write_native_32bit>:

void alt_write_native_32bit( void* address, alt_u32 value)
{
   14de8:	defffd04 	addi	sp,sp,-12
   14dec:	df000215 	stw	fp,8(sp)
   14df0:	df000204 	addi	fp,sp,8
   14df4:	e13ffe15 	stw	r4,-8(fp)
   14df8:	e17fff15 	stw	r5,-4(fp)
  IOWR_32DIRECT(address, 0, value);
   14dfc:	e0ffff17 	ldw	r3,-4(fp)
   14e00:	e0bffe17 	ldw	r2,-8(fp)
   14e04:	10c00035 	stwio	r3,0(r2)
  return;
   14e08:	0001883a 	nop
}
   14e0c:	e037883a 	mov	sp,fp
   14e10:	df000017 	ldw	fp,0(sp)
   14e14:	dec00104 	addi	sp,sp,4
   14e18:	f800283a 	ret

00014e1c <alt_set_flash_width_func>:
 * 
 * Setup the function pointers for writing a byte to the flash for the width
 * of the device
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
   14e1c:	defffd04 	addi	sp,sp,-12
   14e20:	df000215 	stw	fp,8(sp)
   14e24:	df000204 	addi	fp,sp,8
   14e28:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   14e2c:	e03ffe15 	stw	zero,-8(fp)
  
  switch(flash->mode_width)
   14e30:	e0bfff17 	ldw	r2,-4(fp)
   14e34:	10802f17 	ldw	r2,188(r2)
   14e38:	10c000a0 	cmpeqi	r3,r2,2
   14e3c:	1800231e 	bne	r3,zero,14ecc <alt_set_flash_width_func+0xb0>
   14e40:	10c00120 	cmpeqi	r3,r2,4
   14e44:	1800371e 	bne	r3,zero,14f24 <alt_set_flash_width_func+0x108>
   14e48:	10800060 	cmpeqi	r2,r2,1
   14e4c:	10003e26 	beq	r2,zero,14f48 <alt_set_flash_width_func+0x12c>
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
   14e50:	e0ffff17 	ldw	r3,-4(fp)
   14e54:	00800074 	movhi	r2,1
   14e58:	10935e04 	addi	r2,r2,19832
   14e5c:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 1)
   14e60:	e0bfff17 	ldw	r2,-4(fp)
   14e64:	10803017 	ldw	r2,192(r2)
   14e68:	10800058 	cmpnei	r2,r2,1
   14e6c:	1000051e 	bne	r2,zero,14e84 <alt_set_flash_width_func+0x68>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
   14e70:	e0ffff17 	ldw	r3,-4(fp)
   14e74:	00800074 	movhi	r2,1
   14e78:	1092e004 	addi	r2,r2,19328
   14e7c:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   14e80:	00003406 	br	14f54 <alt_set_flash_width_func+0x138>

      if (flash->device_width == 1)
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
      }
      else if (flash->device_width == 2)
   14e84:	e0bfff17 	ldw	r2,-4(fp)
   14e88:	10803017 	ldw	r2,192(r2)
   14e8c:	10800098 	cmpnei	r2,r2,2
   14e90:	1000051e 	bne	r2,zero,14ea8 <alt_set_flash_width_func+0x8c>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
   14e94:	e0ffff17 	ldw	r3,-4(fp)
   14e98:	00800074 	movhi	r2,1
   14e9c:	1092f104 	addi	r2,r2,19396
   14ea0:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   14ea4:	00002b06 	br	14f54 <alt_set_flash_width_func+0x138>
      }
      else if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
      }
      else if (flash->device_width == 4)
   14ea8:	e0bfff17 	ldw	r2,-4(fp)
   14eac:	10803017 	ldw	r2,192(r2)
   14eb0:	10800118 	cmpnei	r2,r2,4
   14eb4:	1000271e 	bne	r2,zero,14f54 <alt_set_flash_width_func+0x138>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
   14eb8:	e0ffff17 	ldw	r3,-4(fp)
   14ebc:	00800074 	movhi	r2,1
   14ec0:	10930f04 	addi	r2,r2,19516
   14ec4:	18803415 	stw	r2,208(r3)
      }
      break;
   14ec8:	00002206 	br	14f54 <alt_set_flash_width_func+0x138>
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
   14ecc:	e0ffff17 	ldw	r3,-4(fp)
   14ed0:	00800074 	movhi	r2,1
   14ed4:	10936c04 	addi	r2,r2,19888
   14ed8:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 2)
   14edc:	e0bfff17 	ldw	r2,-4(fp)
   14ee0:	10803017 	ldw	r2,192(r2)
   14ee4:	10800098 	cmpnei	r2,r2,2
   14ee8:	1000051e 	bne	r2,zero,14f00 <alt_set_flash_width_func+0xe4>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
   14eec:	e0ffff17 	ldw	r3,-4(fp)
   14ef0:	00800074 	movhi	r2,1
   14ef4:	10932304 	addi	r2,r2,19596
   14ef8:	18803415 	stw	r2,208(r3)
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   14efc:	00001706 	br	14f5c <alt_set_flash_width_func+0x140>

      if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
      }
      else if (flash->device_width == 4)
   14f00:	e0bfff17 	ldw	r2,-4(fp)
   14f04:	10803017 	ldw	r2,192(r2)
   14f08:	10800118 	cmpnei	r2,r2,4
   14f0c:	1000131e 	bne	r2,zero,14f5c <alt_set_flash_width_func+0x140>
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
   14f10:	e0ffff17 	ldw	r3,-4(fp)
   14f14:	00800074 	movhi	r2,1
   14f18:	10933604 	addi	r2,r2,19672
   14f1c:	18803415 	stw	r2,208(r3)
      }

      break;
   14f20:	00000e06 	br	14f5c <alt_set_flash_width_func+0x140>
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
   14f24:	e0ffff17 	ldw	r3,-4(fp)
   14f28:	00800074 	movhi	r2,1
   14f2c:	10937a04 	addi	r2,r2,19944
   14f30:	18803615 	stw	r2,216(r3)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
   14f34:	e0ffff17 	ldw	r3,-4(fp)
   14f38:	00800074 	movhi	r2,1
   14f3c:	10934a04 	addi	r2,r2,19752
   14f40:	18803415 	stw	r2,208(r3)
      break;
   14f44:	00000606 	br	14f60 <alt_set_flash_width_func+0x144>
    }
    default:
    {
      ret_code = -EACCES;
   14f48:	00bffcc4 	movi	r2,-13
   14f4c:	e0bffe15 	stw	r2,-8(fp)
   14f50:	00000306 	br	14f60 <alt_set_flash_width_func+0x144>
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   14f54:	0001883a 	nop
   14f58:	00000106 	br	14f60 <alt_set_flash_width_func+0x144>
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   14f5c:	0001883a 	nop
    {
      ret_code = -EACCES;
    }
  }

  if (!ret_code)
   14f60:	e0bffe17 	ldw	r2,-8(fp)
   14f64:	1000191e 	bne	r2,zero,14fcc <alt_set_flash_width_func+0x1b0>
  {
    switch(flash->device_width)
   14f68:	e0bfff17 	ldw	r2,-4(fp)
   14f6c:	10803017 	ldw	r2,192(r2)
   14f70:	10c000a0 	cmpeqi	r3,r2,2
   14f74:	1800091e 	bne	r3,zero,14f9c <alt_set_flash_width_func+0x180>
   14f78:	10c00120 	cmpeqi	r3,r2,4
   14f7c:	18000c1e 	bne	r3,zero,14fb0 <alt_set_flash_width_func+0x194>
   14f80:	10800060 	cmpeqi	r2,r2,1
   14f84:	10000f26 	beq	r2,zero,14fc4 <alt_set_flash_width_func+0x1a8>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
   14f88:	e0ffff17 	ldw	r3,-4(fp)
   14f8c:	00800074 	movhi	r2,1
   14f90:	1092b104 	addi	r2,r2,19140
   14f94:	18803515 	stw	r2,212(r3)
        break;
   14f98:	00000c06 	br	14fcc <alt_set_flash_width_func+0x1b0>
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
   14f9c:	e0ffff17 	ldw	r3,-4(fp)
   14fa0:	00800074 	movhi	r2,1
   14fa4:	1092c004 	addi	r2,r2,19200
   14fa8:	18803515 	stw	r2,212(r3)
        break;
   14fac:	00000706 	br	14fcc <alt_set_flash_width_func+0x1b0>
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
   14fb0:	e0ffff17 	ldw	r3,-4(fp)
   14fb4:	00800074 	movhi	r2,1
   14fb8:	1092d004 	addi	r2,r2,19264
   14fbc:	18803515 	stw	r2,212(r3)
        break;
   14fc0:	00000206 	br	14fcc <alt_set_flash_width_func+0x1b0>
      }
      default:
      {
        ret_code = -EACCES;
   14fc4:	00bffcc4 	movi	r2,-13
   14fc8:	e0bffe15 	stw	r2,-8(fp)
      }
    }
  }

  return ret_code;
   14fcc:	e0bffe17 	ldw	r2,-8(fp)
}
   14fd0:	e037883a 	mov	sp,fp
   14fd4:	df000017 	ldw	fp,0(sp)
   14fd8:	dec00104 	addi	sp,sp,4
   14fdc:	f800283a 	ret

00014fe0 <alt_set_flash_algorithm_func>:
 * 
 * Setup the function pointers to the functions for this algorithm
 * 
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
   14fe0:	defffd04 	addi	sp,sp,-12
   14fe4:	df000215 	stw	fp,8(sp)
   14fe8:	df000204 	addi	fp,sp,8
   14fec:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   14ff0:	e03ffe15 	stw	zero,-8(fp)
 
  switch(flash->algorithm)
   14ff4:	e0bfff17 	ldw	r2,-4(fp)
   14ff8:	10802e17 	ldw	r2,184(r2)
   14ffc:	10c000a0 	cmpeqi	r3,r2,2
   15000:	1800051e 	bne	r3,zero,15018 <alt_set_flash_algorithm_func+0x38>
   15004:	10c000e0 	cmpeqi	r3,r2,3
   15008:	18000c1e 	bne	r3,zero,1503c <alt_set_flash_algorithm_func+0x5c>
   1500c:	10800060 	cmpeqi	r2,r2,1
   15010:	10000a1e 	bne	r2,zero,1503c <alt_set_flash_algorithm_func+0x5c>
   15014:	00001206 	br	15060 <alt_set_flash_algorithm_func+0x80>
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
   15018:	e0ffff17 	ldw	r3,-4(fp)
   1501c:	008000b4 	movhi	r2,2
   15020:	10a93404 	addi	r2,r2,-23344
   15024:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_amd;
   15028:	e0ffff17 	ldw	r3,-4(fp)
   1502c:	008000b4 	movhi	r2,2
   15030:	10a91a04 	addi	r2,r2,-23448
   15034:	18800915 	stw	r2,36(r3)
      break;
   15038:	00000b06 	br	15068 <alt_set_flash_algorithm_func+0x88>
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
   1503c:	e0ffff17 	ldw	r3,-4(fp)
   15040:	008000b4 	movhi	r2,2
   15044:	10aa5204 	addi	r2,r2,-22200
   15048:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_intel;
   1504c:	e0ffff17 	ldw	r3,-4(fp)
   15050:	008000b4 	movhi	r2,2
   15054:	10aa3204 	addi	r2,r2,-22328
   15058:	18800915 	stw	r2,36(r3)
      break;
   1505c:	00000206 	br	15068 <alt_set_flash_algorithm_func+0x88>
    }
    default:
    {
      ret_code = -EIO;
   15060:	00bffec4 	movi	r2,-5
   15064:	e0bffe15 	stw	r2,-8(fp)
    }
  } 
  return ret_code;  
   15068:	e0bffe17 	ldw	r2,-8(fp)
}
   1506c:	e037883a 	mov	sp,fp
   15070:	df000017 	ldw	fp,0(sp)
   15074:	dec00104 	addi	sp,sp,4
   15078:	f800283a 	ret

0001507c <alt_read_16bit_query_entry>:
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
   1507c:	defffb04 	addi	sp,sp,-20
   15080:	dfc00415 	stw	ra,16(sp)
   15084:	df000315 	stw	fp,12(sp)
   15088:	df000304 	addi	fp,sp,12
   1508c:	e13ffe15 	stw	r4,-8(fp)
   15090:	e17fff15 	stw	r5,-4(fp)
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
   15094:	e0bffe17 	ldw	r2,-8(fp)
   15098:	10803517 	ldw	r2,212(r2)
   1509c:	e17fff17 	ldw	r5,-4(fp)
   150a0:	e13ffe17 	ldw	r4,-8(fp)
   150a4:	103ee83a 	callr	r2
   150a8:	10803fcc 	andi	r2,r2,255
   150ac:	e0bffd0d 	sth	r2,-12(fp)
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
   150b0:	e0bffe17 	ldw	r2,-8(fp)
   150b4:	10803517 	ldw	r2,212(r2)
   150b8:	e0ffff17 	ldw	r3,-4(fp)
   150bc:	18c00044 	addi	r3,r3,1
   150c0:	180b883a 	mov	r5,r3
   150c4:	e13ffe17 	ldw	r4,-8(fp)
   150c8:	103ee83a 	callr	r2
   150cc:	10803fcc 	andi	r2,r2,255
   150d0:	1004923a 	slli	r2,r2,8
   150d4:	1007883a 	mov	r3,r2
   150d8:	e0bffd0b 	ldhu	r2,-12(fp)
   150dc:	1884b03a 	or	r2,r3,r2
   150e0:	e0bffd0d 	sth	r2,-12(fp)

  return ret_code;
   150e4:	e0bffd0b 	ldhu	r2,-12(fp)
}
   150e8:	e037883a 	mov	sp,fp
   150ec:	dfc00117 	ldw	ra,4(sp)
   150f0:	df000017 	ldw	fp,0(sp)
   150f4:	dec00204 	addi	sp,sp,8
   150f8:	f800283a 	ret

000150fc <alt_read_cfi_table>:
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
   150fc:	defff304 	addi	sp,sp,-52
   15100:	dfc00c15 	stw	ra,48(sp)
   15104:	df000b15 	stw	fp,44(sp)
   15108:	df000b04 	addi	fp,sp,44
   1510c:	e13fff15 	stw	r4,-4(fp)
  int   i,j;
  int   device_size;
  int   ret_code = 0;
   15110:	e03ff715 	stw	zero,-36(fp)
  int   size = 0;
   15114:	e03ff815 	stw	zero,-32(fp)
  int   swap;
  int   typical_timeout;
  int   max_timeout;
  int   offset = 0;
   15118:	e03ff915 	stw	zero,-28(fp)
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
   1511c:	e13fff17 	ldw	r4,-4(fp)
   15120:	0015e340 	call	15e34 <alt_check_primary_table>
   15124:	e0bff715 	stw	r2,-36(fp)

  if (!ret_code)
   15128:	e0bff717 	ldw	r2,-36(fp)
   1512c:	10015f1e 	bne	r2,zero,156ac <alt_read_cfi_table+0x5b0>
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
   15130:	e0bfff17 	ldw	r2,-4(fp)
   15134:	10803517 	ldw	r2,212(r2)
   15138:	014004c4 	movi	r5,19
   1513c:	e13fff17 	ldw	r4,-4(fp)
   15140:	103ee83a 	callr	r2
   15144:	10c03fcc 	andi	r3,r2,255
   15148:	e0bfff17 	ldw	r2,-4(fp)
   1514c:	10c02e15 	stw	r3,184(r2)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
   15150:	e0bfff17 	ldw	r2,-4(fp)
   15154:	10803517 	ldw	r2,212(r2)
   15158:	014007c4 	movi	r5,31
   1515c:	e13fff17 	ldw	r4,-4(fp)
   15160:	103ee83a 	callr	r2
   15164:	10803fcc 	andi	r2,r2,255
   15168:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x23);
   1516c:	e0bfff17 	ldw	r2,-4(fp)
   15170:	10803517 	ldw	r2,212(r2)
   15174:	014008c4 	movi	r5,35
   15178:	e13fff17 	ldw	r4,-4(fp)
   1517c:	103ee83a 	callr	r2
   15180:	10803fcc 	andi	r2,r2,255
   15184:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   15188:	e0bffa17 	ldw	r2,-24(fp)
   1518c:	10000226 	beq	r2,zero,15198 <alt_read_cfi_table+0x9c>
   15190:	e0bffb17 	ldw	r2,-20(fp)
   15194:	1000041e 	bne	r2,zero,151a8 <alt_read_cfi_table+0xac>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
   15198:	e0bfff17 	ldw	r2,-4(fp)
   1519c:	00c0fa04 	movi	r3,1000
   151a0:	10c03115 	stw	r3,196(r2)
   151a4:	00000706 	br	151c4 <alt_read_cfi_table+0xc8>
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
   151a8:	00c00044 	movi	r3,1
   151ac:	e0bffa17 	ldw	r2,-24(fp)
   151b0:	1886983a 	sll	r3,r3,r2
   151b4:	e0bffb17 	ldw	r2,-20(fp)
   151b8:	1886983a 	sll	r3,r3,r2
   151bc:	e0bfff17 	ldw	r2,-4(fp)
   151c0:	10c03115 	stw	r3,196(r2)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
   151c4:	e0bfff17 	ldw	r2,-4(fp)
   151c8:	10803517 	ldw	r2,212(r2)
   151cc:	01400844 	movi	r5,33
   151d0:	e13fff17 	ldw	r4,-4(fp)
   151d4:	103ee83a 	callr	r2
   151d8:	10803fcc 	andi	r2,r2,255
   151dc:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x25);
   151e0:	e0bfff17 	ldw	r2,-4(fp)
   151e4:	10803517 	ldw	r2,212(r2)
   151e8:	01400944 	movi	r5,37
   151ec:	e13fff17 	ldw	r4,-4(fp)
   151f0:	103ee83a 	callr	r2
   151f4:	10803fcc 	andi	r2,r2,255
   151f8:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   151fc:	e0bffa17 	ldw	r2,-24(fp)
   15200:	10000226 	beq	r2,zero,1520c <alt_read_cfi_table+0x110>
   15204:	e0bffb17 	ldw	r2,-20(fp)
   15208:	1000051e 	bne	r2,zero,15220 <alt_read_cfi_table+0x124>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
   1520c:	e0ffff17 	ldw	r3,-4(fp)
   15210:	00804c74 	movhi	r2,305
   15214:	108b4004 	addi	r2,r2,11520
   15218:	18803215 	stw	r2,200(r3)
   1521c:	00000806 	br	15240 <alt_read_cfi_table+0x144>
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
   15220:	00c00044 	movi	r3,1
   15224:	e0bffa17 	ldw	r2,-24(fp)
   15228:	1886983a 	sll	r3,r3,r2
   1522c:	e0bffb17 	ldw	r2,-20(fp)
   15230:	1884983a 	sll	r2,r3,r2
   15234:	10c0fa24 	muli	r3,r2,1000
   15238:	e0bfff17 	ldw	r2,-4(fp)
   1523c:	10c03215 	stw	r3,200(r2)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
   15240:	e0bfff17 	ldw	r2,-4(fp)
   15244:	10803517 	ldw	r2,212(r2)
   15248:	014009c4 	movi	r5,39
   1524c:	e13fff17 	ldw	r4,-4(fp)
   15250:	103ee83a 	callr	r2
   15254:	10803fcc 	andi	r2,r2,255
   15258:	00c00044 	movi	r3,1
   1525c:	1884983a 	sll	r2,r3,r2
   15260:	e0bffc15 	stw	r2,-16(fp)
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
   15264:	e0bfff17 	ldw	r2,-4(fp)
   15268:	10803517 	ldw	r2,212(r2)
   1526c:	01400b04 	movi	r5,44
   15270:	e13fff17 	ldw	r4,-4(fp)
   15274:	103ee83a 	callr	r2
   15278:	10c03fcc 	andi	r3,r2,255
   1527c:	e0bfff17 	ldw	r2,-4(fp)
   15280:	10c00c15 	stw	r3,48(r2)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   15284:	e0bfff17 	ldw	r2,-4(fp)
   15288:	10800c17 	ldw	r2,48(r2)
   1528c:	10800250 	cmplti	r2,r2,9
   15290:	1000031e 	bne	r2,zero,152a0 <alt_read_cfi_table+0x1a4>
    {
      ret_code = -ENOMEM;
   15294:	00bffd04 	movi	r2,-12
   15298:	e0bff715 	stw	r2,-36(fp)
   1529c:	00006006 	br	15420 <alt_read_cfi_table+0x324>
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   152a0:	e03ff515 	stw	zero,-44(fp)
   152a4:	00005506 	br	153fc <alt_read_cfi_table+0x300>
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
   152a8:	e0bff517 	ldw	r2,-44(fp)
   152ac:	1085883a 	add	r2,r2,r2
   152b0:	1085883a 	add	r2,r2,r2
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
   152b4:	10800b44 	addi	r2,r2,45
   152b8:	100b883a 	mov	r5,r2
   152bc:	e13fff17 	ldw	r4,-4(fp)
   152c0:	001507c0 	call	1507c <alt_read_16bit_query_entry>
   152c4:	10ffffcc 	andi	r3,r2,65535
   152c8:	e13fff17 	ldw	r4,-4(fp)
   152cc:	e0bff517 	ldw	r2,-44(fp)
   152d0:	1004913a 	slli	r2,r2,4
   152d4:	2085883a 	add	r2,r4,r2
   152d8:	10800f04 	addi	r2,r2,60
   152dc:	10c00015 	stw	r3,0(r2)
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
   152e0:	e0ffff17 	ldw	r3,-4(fp)
   152e4:	e0bff517 	ldw	r2,-44(fp)
   152e8:	1004913a 	slli	r2,r2,4
   152ec:	1885883a 	add	r2,r3,r2
   152f0:	10800f04 	addi	r2,r2,60
   152f4:	10800017 	ldw	r2,0(r2)
   152f8:	10c00044 	addi	r3,r2,1
   152fc:	e13fff17 	ldw	r4,-4(fp)
   15300:	e0bff517 	ldw	r2,-44(fp)
   15304:	1004913a 	slli	r2,r2,4
   15308:	2085883a 	add	r2,r4,r2
   1530c:	10800f04 	addi	r2,r2,60
   15310:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
   15314:	e0bff517 	ldw	r2,-44(fp)
   15318:	1085883a 	add	r2,r2,r2
   1531c:	1085883a 	add	r2,r2,r2
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
   15320:	10800bc4 	addi	r2,r2,47
   15324:	100b883a 	mov	r5,r2
   15328:	e13fff17 	ldw	r4,-4(fp)
   1532c:	001507c0 	call	1507c <alt_read_16bit_query_entry>
   15330:	10ffffcc 	andi	r3,r2,65535
   15334:	e13fff17 	ldw	r4,-4(fp)
   15338:	e0bff517 	ldw	r2,-44(fp)
   1533c:	10800104 	addi	r2,r2,4
   15340:	1004913a 	slli	r2,r2,4
   15344:	2085883a 	add	r2,r4,r2
   15348:	10c00015 	stw	r3,0(r2)
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
   1534c:	e0ffff17 	ldw	r3,-4(fp)
   15350:	e0bff517 	ldw	r2,-44(fp)
   15354:	10800104 	addi	r2,r2,4
   15358:	1004913a 	slli	r2,r2,4
   1535c:	1885883a 	add	r2,r3,r2
   15360:	10800017 	ldw	r2,0(r2)
   15364:	1006923a 	slli	r3,r2,8
   15368:	e13fff17 	ldw	r4,-4(fp)
   1536c:	e0bff517 	ldw	r2,-44(fp)
   15370:	10800104 	addi	r2,r2,4
   15374:	1004913a 	slli	r2,r2,4
   15378:	2085883a 	add	r2,r4,r2
   1537c:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].region_size = 
                                    flash->dev.region_info[i].number_of_blocks 
   15380:	e0ffff17 	ldw	r3,-4(fp)
   15384:	e0bff517 	ldw	r2,-44(fp)
   15388:	1004913a 	slli	r2,r2,4
   1538c:	1885883a 	add	r2,r3,r2
   15390:	10800f04 	addi	r2,r2,60
   15394:	10c00017 	ldw	r3,0(r2)
                                    * flash->dev.region_info[i].block_size;
   15398:	e13fff17 	ldw	r4,-4(fp)
   1539c:	e0bff517 	ldw	r2,-44(fp)
   153a0:	10800104 	addi	r2,r2,4
   153a4:	1004913a 	slli	r2,r2,4
   153a8:	2085883a 	add	r2,r4,r2
   153ac:	10800017 	ldw	r2,0(r2)
   153b0:	1887383a 	mul	r3,r3,r2
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
        flash->dev.region_info[i].region_size = 
   153b4:	e13fff17 	ldw	r4,-4(fp)
   153b8:	e0bff517 	ldw	r2,-44(fp)
   153bc:	1004913a 	slli	r2,r2,4
   153c0:	2085883a 	add	r2,r4,r2
   153c4:	10800e04 	addi	r2,r2,56
   153c8:	10c00015 	stw	r3,0(r2)
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
   153cc:	e0ffff17 	ldw	r3,-4(fp)
   153d0:	e0bff517 	ldw	r2,-44(fp)
   153d4:	1004913a 	slli	r2,r2,4
   153d8:	1885883a 	add	r2,r3,r2
   153dc:	10800e04 	addi	r2,r2,56
   153e0:	10800017 	ldw	r2,0(r2)
   153e4:	e0fff817 	ldw	r3,-32(fp)
   153e8:	1885883a 	add	r2,r3,r2
   153ec:	e0bff815 	stw	r2,-32(fp)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   153f0:	e0bff517 	ldw	r2,-44(fp)
   153f4:	10800044 	addi	r2,r2,1
   153f8:	e0bff515 	stw	r2,-44(fp)
   153fc:	e0bfff17 	ldw	r2,-4(fp)
   15400:	10800c17 	ldw	r2,48(r2)
   15404:	e0fff517 	ldw	r3,-44(fp)
   15408:	18bfa716 	blt	r3,r2,152a8 <__alt_data_end+0xf00152a8>
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
      }
       
      if (size != device_size)
   1540c:	e0fff817 	ldw	r3,-32(fp)
   15410:	e0bffc17 	ldw	r2,-16(fp)
   15414:	18800226 	beq	r3,r2,15420 <alt_read_cfi_table+0x324>
      {
        ret_code = -ENODEV;
   15418:	00bffb44 	movi	r2,-19
   1541c:	e0bff715 	stw	r2,-36(fp)
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
   15420:	e0bfff17 	ldw	r2,-4(fp)
   15424:	10803517 	ldw	r2,212(r2)
   15428:	e0ffff17 	ldw	r3,-4(fp)
   1542c:	18c03317 	ldw	r3,204(r3)
   15430:	18c003c4 	addi	r3,r3,15
   15434:	180b883a 	mov	r5,r3
   15438:	e13fff17 	ldw	r4,-4(fp)
   1543c:	103ee83a 	callr	r2
   15440:	e0bffd05 	stb	r2,-12(fp)
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
   15444:	e0bfff17 	ldw	r2,-4(fp)
   15448:	10802e17 	ldw	r2,184(r2)
   1544c:	10800098 	cmpnei	r2,r2,2
   15450:	1000601e 	bne	r2,zero,155d4 <alt_read_cfi_table+0x4d8>
   15454:	e0bffd03 	ldbu	r2,-12(fp)
   15458:	108000d8 	cmpnei	r2,r2,3
   1545c:	10005d1e 	bne	r2,zero,155d4 <alt_read_cfi_table+0x4d8>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   15460:	e0bfff17 	ldw	r2,-4(fp)
   15464:	10800c17 	ldw	r2,48(r2)
   15468:	10bfffc4 	addi	r2,r2,-1
   1546c:	e0bff515 	stw	r2,-44(fp)
   15470:	e03ff615 	stw	zero,-40(fp)
   15474:	00005406 	br	155c8 <alt_read_cfi_table+0x4cc>
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
   15478:	e0ffff17 	ldw	r3,-4(fp)
   1547c:	e0bff517 	ldw	r2,-44(fp)
   15480:	1004913a 	slli	r2,r2,4
   15484:	1885883a 	add	r2,r3,r2
   15488:	10800e04 	addi	r2,r2,56
   1548c:	10800017 	ldw	r2,0(r2)
   15490:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
   15494:	e0ffff17 	ldw	r3,-4(fp)
   15498:	e0bff617 	ldw	r2,-40(fp)
   1549c:	1004913a 	slli	r2,r2,4
   154a0:	1885883a 	add	r2,r3,r2
   154a4:	10800e04 	addi	r2,r2,56
   154a8:	10c00017 	ldw	r3,0(r2)
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
        flash->dev.region_info[i].region_size =  
   154ac:	e13fff17 	ldw	r4,-4(fp)
   154b0:	e0bff517 	ldw	r2,-44(fp)
   154b4:	1004913a 	slli	r2,r2,4
   154b8:	2085883a 	add	r2,r4,r2
   154bc:	10800e04 	addi	r2,r2,56
   154c0:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
   154c4:	e0ffff17 	ldw	r3,-4(fp)
   154c8:	e0bff617 	ldw	r2,-40(fp)
   154cc:	1004913a 	slli	r2,r2,4
   154d0:	1885883a 	add	r2,r3,r2
   154d4:	10800e04 	addi	r2,r2,56
   154d8:	e0fffe17 	ldw	r3,-8(fp)
   154dc:	10c00015 	stw	r3,0(r2)

        swap = flash->dev.region_info[i].block_size;
   154e0:	e0ffff17 	ldw	r3,-4(fp)
   154e4:	e0bff517 	ldw	r2,-44(fp)
   154e8:	10800104 	addi	r2,r2,4
   154ec:	1004913a 	slli	r2,r2,4
   154f0:	1885883a 	add	r2,r3,r2
   154f4:	10800017 	ldw	r2,0(r2)
   154f8:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
   154fc:	e0ffff17 	ldw	r3,-4(fp)
   15500:	e0bff617 	ldw	r2,-40(fp)
   15504:	10800104 	addi	r2,r2,4
   15508:	1004913a 	slli	r2,r2,4
   1550c:	1885883a 	add	r2,r3,r2
   15510:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;

        swap = flash->dev.region_info[i].block_size;
        flash->dev.region_info[i].block_size =  
   15514:	e13fff17 	ldw	r4,-4(fp)
   15518:	e0bff517 	ldw	r2,-44(fp)
   1551c:	10800104 	addi	r2,r2,4
   15520:	1004913a 	slli	r2,r2,4
   15524:	2085883a 	add	r2,r4,r2
   15528:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
   1552c:	e0ffff17 	ldw	r3,-4(fp)
   15530:	e0bff617 	ldw	r2,-40(fp)
   15534:	10800104 	addi	r2,r2,4
   15538:	1004913a 	slli	r2,r2,4
   1553c:	1885883a 	add	r2,r3,r2
   15540:	e0fffe17 	ldw	r3,-8(fp)
   15544:	10c00015 	stw	r3,0(r2)
 
        swap = flash->dev.region_info[i].number_of_blocks;
   15548:	e0ffff17 	ldw	r3,-4(fp)
   1554c:	e0bff517 	ldw	r2,-44(fp)
   15550:	1004913a 	slli	r2,r2,4
   15554:	1885883a 	add	r2,r3,r2
   15558:	10800f04 	addi	r2,r2,60
   1555c:	10800017 	ldw	r2,0(r2)
   15560:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].number_of_blocks =  
                                flash->dev.region_info[j].number_of_blocks;
   15564:	e0ffff17 	ldw	r3,-4(fp)
   15568:	e0bff617 	ldw	r2,-40(fp)
   1556c:	1004913a 	slli	r2,r2,4
   15570:	1885883a 	add	r2,r3,r2
   15574:	10800f04 	addi	r2,r2,60
   15578:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
 
        swap = flash->dev.region_info[i].number_of_blocks;
        flash->dev.region_info[i].number_of_blocks =  
   1557c:	e13fff17 	ldw	r4,-4(fp)
   15580:	e0bff517 	ldw	r2,-44(fp)
   15584:	1004913a 	slli	r2,r2,4
   15588:	2085883a 	add	r2,r4,r2
   1558c:	10800f04 	addi	r2,r2,60
   15590:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
   15594:	e0ffff17 	ldw	r3,-4(fp)
   15598:	e0bff617 	ldw	r2,-40(fp)
   1559c:	1004913a 	slli	r2,r2,4
   155a0:	1885883a 	add	r2,r3,r2
   155a4:	10800f04 	addi	r2,r2,60
   155a8:	e0fffe17 	ldw	r3,-8(fp)
   155ac:	10c00015 	stw	r3,0(r2)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
   155b0:	e0bff517 	ldw	r2,-44(fp)
   155b4:	10bfffc4 	addi	r2,r2,-1
   155b8:	e0bff515 	stw	r2,-44(fp)
   155bc:	e0bff617 	ldw	r2,-40(fp)
   155c0:	10800044 	addi	r2,r2,1
   155c4:	e0bff615 	stw	r2,-40(fp)
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   155c8:	e0bff617 	ldw	r2,-40(fp)
   155cc:	e0fff517 	ldw	r3,-44(fp)
   155d0:	18bfa90e 	bge	r3,r2,15478 <__alt_data_end+0xf0015478>
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   155d4:	e03ff515 	stw	zero,-44(fp)
   155d8:	00001306 	br	15628 <alt_read_cfi_table+0x52c>
    {
      flash->dev.region_info[i].offset = offset;
   155dc:	e0ffff17 	ldw	r3,-4(fp)
   155e0:	e0bff517 	ldw	r2,-44(fp)
   155e4:	1004913a 	slli	r2,r2,4
   155e8:	1885883a 	add	r2,r3,r2
   155ec:	10800d04 	addi	r2,r2,52
   155f0:	e0fff917 	ldw	r3,-28(fp)
   155f4:	10c00015 	stw	r3,0(r2)
      offset += flash->dev.region_info[i].region_size;
   155f8:	e0ffff17 	ldw	r3,-4(fp)
   155fc:	e0bff517 	ldw	r2,-44(fp)
   15600:	1004913a 	slli	r2,r2,4
   15604:	1885883a 	add	r2,r3,r2
   15608:	10800e04 	addi	r2,r2,56
   1560c:	10800017 	ldw	r2,0(r2)
   15610:	e0fff917 	ldw	r3,-28(fp)
   15614:	1885883a 	add	r2,r3,r2
   15618:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   1561c:	e0bff517 	ldw	r2,-44(fp)
   15620:	10800044 	addi	r2,r2,1
   15624:	e0bff515 	stw	r2,-44(fp)
   15628:	e0bfff17 	ldw	r2,-4(fp)
   1562c:	10800c17 	ldw	r2,48(r2)
   15630:	e0fff517 	ldw	r3,-44(fp)
   15634:	18bfe916 	blt	r3,r2,155dc <__alt_data_end+0xf00155dc>
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
    }

    switch(flash->algorithm)
   15638:	e0bfff17 	ldw	r2,-4(fp)
   1563c:	10802e17 	ldw	r2,184(r2)
   15640:	10c000a0 	cmpeqi	r3,r2,2
   15644:	1800051e 	bne	r3,zero,1565c <alt_read_cfi_table+0x560>
   15648:	10c000e0 	cmpeqi	r3,r2,3
   1564c:	18000c1e 	bne	r3,zero,15680 <alt_read_cfi_table+0x584>
   15650:	10800060 	cmpeqi	r2,r2,1
   15654:	10000a1e 	bne	r2,zero,15680 <alt_read_cfi_table+0x584>
   15658:	00001206 	br	156a4 <alt_read_cfi_table+0x5a8>
    {
      case CFI_ALG_AMD:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   1565c:	e0bfff17 	ldw	r2,-4(fp)
   15660:	10803417 	ldw	r2,208(r2)
   15664:	e0ffff17 	ldw	r3,-4(fp)
   15668:	18c00a17 	ldw	r3,40(r3)
   1566c:	01803c04 	movi	r6,240
   15670:	01401544 	movi	r5,85
   15674:	1809883a 	mov	r4,r3
   15678:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_AMD_MODE);
        break;
   1567c:	00000b06 	br	156ac <alt_read_cfi_table+0x5b0>
      }
      case CFI_ALG_INTEL:
      case CFI_ALG_INTEL_STRATA:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   15680:	e0bfff17 	ldw	r2,-4(fp)
   15684:	10803417 	ldw	r2,208(r2)
   15688:	e0ffff17 	ldw	r3,-4(fp)
   1568c:	18c00a17 	ldw	r3,40(r3)
   15690:	01803fc4 	movi	r6,255
   15694:	01401544 	movi	r5,85
   15698:	1809883a 	mov	r4,r3
   1569c:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_INTEL_MODE);
        break;
   156a0:	00000206 	br	156ac <alt_read_cfi_table+0x5b0>
      }
      default:
      {
        ret_code = -EIO;
   156a4:	00bffec4 	movi	r2,-5
   156a8:	e0bff715 	stw	r2,-36(fp)
      }
    } 
  }  

  return ret_code;
   156ac:	e0bff717 	ldw	r2,-36(fp)
}
   156b0:	e037883a 	mov	sp,fp
   156b4:	dfc00117 	ldw	ra,4(sp)
   156b8:	df000017 	ldw	fp,0(sp)
   156bc:	dec00204 	addi	sp,sp,8
   156c0:	f800283a 	ret

000156c4 <alt_read_cfi_width>:
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
   156c4:	defff704 	addi	sp,sp,-36
   156c8:	dfc00815 	stw	ra,32(sp)
   156cc:	df000715 	stw	fp,28(sp)
   156d0:	df000704 	addi	fp,sp,28
   156d4:	e13fff15 	stw	r4,-4(fp)
  int i;
  alt_u8 byte_id[12];
  alt_u16 iface;
  int ret_code = 0;
   156d8:	e03ffa15 	stw	zero,-24(fp)

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   156dc:	e0bfff17 	ldw	r2,-4(fp)
   156e0:	10800a17 	ldw	r2,40(r2)
   156e4:	01802604 	movi	r6,152
   156e8:	01401544 	movi	r5,85
   156ec:	1009883a 	mov	r4,r2
   156f0:	0014b800 	call	14b80 <alt_write_flash_command_8bit_device_8bit_mode>

  for(i=0;i<3;i++)
   156f4:	e03ff915 	stw	zero,-28(fp)
   156f8:	00000f06 	br	15738 <alt_read_cfi_width+0x74>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
   156fc:	e0bfff17 	ldw	r2,-4(fp)
   15700:	10800a17 	ldw	r2,40(r2)
   15704:	e0fff917 	ldw	r3,-28(fp)
   15708:	18c00404 	addi	r3,r3,16
   1570c:	10c5883a 	add	r2,r2,r3
   15710:	10800023 	ldbuio	r2,0(r2)
   15714:	10803fcc 	andi	r2,r2,255
   15718:	1009883a 	mov	r4,r2
   1571c:	e0fffb84 	addi	r3,fp,-18
   15720:	e0bff917 	ldw	r2,-28(fp)
   15724:	1885883a 	add	r2,r3,r2
   15728:	11000005 	stb	r4,0(r2)
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
   1572c:	e0bff917 	ldw	r2,-28(fp)
   15730:	10800044 	addi	r2,r2,1
   15734:	e0bff915 	stw	r2,-28(fp)
   15738:	e0bff917 	ldw	r2,-28(fp)
   1573c:	108000d0 	cmplti	r2,r2,3
   15740:	103fee1e 	bne	r2,zero,156fc <__alt_data_end+0xf00156fc>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   15744:	e0bffb83 	ldbu	r2,-18(fp)
   15748:	10803fcc 	andi	r2,r2,255
   1574c:	10801458 	cmpnei	r2,r2,81
   15750:	10001d1e 	bne	r2,zero,157c8 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
   15754:	e0bffbc3 	ldbu	r2,-17(fp)
  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   15758:	10803fcc 	andi	r2,r2,255
   1575c:	10801498 	cmpnei	r2,r2,82
   15760:	1000191e 	bne	r2,zero,157c8 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
   15764:	e0bffc03 	ldbu	r2,-16(fp)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
      (byte_id[1] == 'R') &&
   15768:	10803fcc 	andi	r2,r2,255
   1576c:	10801658 	cmpnei	r2,r2,89
   15770:	1000151e 	bne	r2,zero,157c8 <alt_read_cfi_width+0x104>
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
   15774:	e0bfff17 	ldw	r2,-4(fp)
   15778:	00c00044 	movi	r3,1
   1577c:	10c02f15 	stw	r3,188(r2)
    flash->device_width = 1; 
   15780:	e0bfff17 	ldw	r2,-4(fp)
   15784:	00c00044 	movi	r3,1
   15788:	10c03015 	stw	r3,192(r2)
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
   1578c:	e0bfff17 	ldw	r2,-4(fp)
   15790:	10800a17 	ldw	r2,40(r2)
   15794:	10800a04 	addi	r2,r2,40
   15798:	1080002b 	ldhuio	r2,0(r2)
   1579c:	10bfffcc 	andi	r2,r2,65535
   157a0:	e0bffb0d 	sth	r2,-20(fp)
    iface += 1;
   157a4:	e0bffb0b 	ldhu	r2,-20(fp)
   157a8:	10800044 	addi	r2,r2,1
   157ac:	e0bffb0d 	sth	r2,-20(fp)
    if (!(iface & 0x1))
   157b0:	e0bffb0b 	ldhu	r2,-20(fp)
   157b4:	1080004c 	andi	r2,r2,1
   157b8:	1001981e 	bne	r2,zero,15e1c <alt_read_cfi_width+0x758>
    {
      ret_code = -ENODEV;
   157bc:	00bffb44 	movi	r2,-19
   157c0:	e0bffa15 	stw	r2,-24(fp)
  {
    flash->mode_width = 1;
    flash->device_width = 1; 
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
    iface += 1;
    if (!(iface & 0x1))
   157c4:	00019506 	br	15e1c <alt_read_cfi_width+0x758>
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   157c8:	e0bfff17 	ldw	r2,-4(fp)
   157cc:	10800a17 	ldw	r2,40(r2)
   157d0:	01802604 	movi	r6,152
   157d4:	01401544 	movi	r5,85
   157d8:	1009883a 	mov	r4,r2
   157dc:	0014bc40 	call	14bc4 <alt_write_flash_command_16bit_device_8bit_mode>
    for(i=0;i<6;i++)
   157e0:	e03ff915 	stw	zero,-28(fp)
   157e4:	00000f06 	br	15824 <alt_read_cfi_width+0x160>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   157e8:	e0bfff17 	ldw	r2,-4(fp)
   157ec:	10800a17 	ldw	r2,40(r2)
   157f0:	e0fff917 	ldw	r3,-28(fp)
   157f4:	18c00804 	addi	r3,r3,32
   157f8:	10c5883a 	add	r2,r2,r3
   157fc:	10800023 	ldbuio	r2,0(r2)
   15800:	10803fcc 	andi	r2,r2,255
   15804:	1009883a 	mov	r4,r2
   15808:	e0fffb84 	addi	r3,fp,-18
   1580c:	e0bff917 	ldw	r2,-28(fp)
   15810:	1885883a 	add	r2,r3,r2
   15814:	11000005 	stb	r4,0(r2)
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
   15818:	e0bff917 	ldw	r2,-28(fp)
   1581c:	10800044 	addi	r2,r2,1
   15820:	e0bff915 	stw	r2,-28(fp)
   15824:	e0bff917 	ldw	r2,-28(fp)
   15828:	10800190 	cmplti	r2,r2,6
   1582c:	103fee1e 	bne	r2,zero,157e8 <__alt_data_end+0xf00157e8>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   15830:	e0bffb83 	ldbu	r2,-18(fp)
   15834:	10803fcc 	andi	r2,r2,255
   15838:	10801458 	cmpnei	r2,r2,81
   1583c:	1000291e 	bne	r2,zero,158e4 <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
   15840:	e0bffbc3 	ldbu	r2,-17(fp)
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   15844:	10803fcc 	andi	r2,r2,255
   15848:	10801458 	cmpnei	r2,r2,81
   1584c:	1000251e 	bne	r2,zero,158e4 <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   15850:	e0bffc03 	ldbu	r2,-16(fp)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
   15854:	10803fcc 	andi	r2,r2,255
   15858:	10801498 	cmpnei	r2,r2,82
   1585c:	1000211e 	bne	r2,zero,158e4 <alt_read_cfi_width+0x220>
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   15860:	e0bffc43 	ldbu	r2,-15(fp)
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   15864:	10803fcc 	andi	r2,r2,255
   15868:	10801498 	cmpnei	r2,r2,82
   1586c:	10001d1e 	bne	r2,zero,158e4 <alt_read_cfi_width+0x220>
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   15870:	e0bffc83 	ldbu	r2,-14(fp)
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   15874:	10803fcc 	andi	r2,r2,255
   15878:	10801658 	cmpnei	r2,r2,89
   1587c:	1000191e 	bne	r2,zero,158e4 <alt_read_cfi_width+0x220>
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
   15880:	e0bffcc3 	ldbu	r2,-13(fp)

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   15884:	10803fcc 	andi	r2,r2,255
   15888:	10801658 	cmpnei	r2,r2,89
   1588c:	1000151e 	bne	r2,zero,158e4 <alt_read_cfi_width+0x220>
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
   15890:	e0bfff17 	ldw	r2,-4(fp)
   15894:	00c00044 	movi	r3,1
   15898:	10c02f15 	stw	r3,188(r2)
      flash->device_width = 2; 
   1589c:	e0bfff17 	ldw	r2,-4(fp)
   158a0:	00c00084 	movi	r3,2
   158a4:	10c03015 	stw	r3,192(r2)
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   158a8:	e0bfff17 	ldw	r2,-4(fp)
   158ac:	10800a17 	ldw	r2,40(r2)
   158b0:	10801404 	addi	r2,r2,80
   158b4:	1080002b 	ldhuio	r2,0(r2)
   158b8:	10bfffcc 	andi	r2,r2,65535
   158bc:	e0bffb0d 	sth	r2,-20(fp)
      iface += 1;
   158c0:	e0bffb0b 	ldhu	r2,-20(fp)
   158c4:	10800044 	addi	r2,r2,1
   158c8:	e0bffb0d 	sth	r2,-20(fp)
      if (!(iface & 0x1))
   158cc:	e0bffb0b 	ldhu	r2,-20(fp)
   158d0:	1080004c 	andi	r2,r2,1
   158d4:	1001511e 	bne	r2,zero,15e1c <alt_read_cfi_width+0x758>
      {
        ret_code = -ENODEV;
   158d8:	00bffb44 	movi	r2,-19
   158dc:	e0bffa15 	stw	r2,-24(fp)
    {
      flash->mode_width = 1;
      flash->device_width = 2; 
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
      iface += 1;
      if (!(iface & 0x1))
   158e0:	00014e06 	br	15e1c <alt_read_cfi_width+0x758>
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   158e4:	e0bfff17 	ldw	r2,-4(fp)
   158e8:	10800a17 	ldw	r2,40(r2)
   158ec:	01802604 	movi	r6,152
   158f0:	01401544 	movi	r5,85
   158f4:	1009883a 	mov	r4,r2
   158f8:	0014c8c0 	call	14c8c <alt_write_flash_command_16bit_device_16bit_mode>
      for(i=0;i<6;i++)
   158fc:	e03ff915 	stw	zero,-28(fp)
   15900:	00000f06 	br	15940 <alt_read_cfi_width+0x27c>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   15904:	e0bfff17 	ldw	r2,-4(fp)
   15908:	10800a17 	ldw	r2,40(r2)
   1590c:	e0fff917 	ldw	r3,-28(fp)
   15910:	18c00804 	addi	r3,r3,32
   15914:	10c5883a 	add	r2,r2,r3
   15918:	10800023 	ldbuio	r2,0(r2)
   1591c:	10803fcc 	andi	r2,r2,255
   15920:	1009883a 	mov	r4,r2
   15924:	e0fffb84 	addi	r3,fp,-18
   15928:	e0bff917 	ldw	r2,-28(fp)
   1592c:	1885883a 	add	r2,r3,r2
   15930:	11000005 	stb	r4,0(r2)
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
   15934:	e0bff917 	ldw	r2,-28(fp)
   15938:	10800044 	addi	r2,r2,1
   1593c:	e0bff915 	stw	r2,-28(fp)
   15940:	e0bff917 	ldw	r2,-28(fp)
   15944:	10800190 	cmplti	r2,r2,6
   15948:	103fee1e 	bne	r2,zero,15904 <__alt_data_end+0xf0015904>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   1594c:	e0bffb83 	ldbu	r2,-18(fp)
   15950:	10803fcc 	andi	r2,r2,255
   15954:	10801458 	cmpnei	r2,r2,81
   15958:	1000261e 	bne	r2,zero,159f4 <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
   1595c:	e0bffbc3 	ldbu	r2,-17(fp)
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   15960:	10803fcc 	andi	r2,r2,255
   15964:	1000231e 	bne	r2,zero,159f4 <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   15968:	e0bffc03 	ldbu	r2,-16(fp)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
   1596c:	10803fcc 	andi	r2,r2,255
   15970:	10801498 	cmpnei	r2,r2,82
   15974:	10001f1e 	bne	r2,zero,159f4 <alt_read_cfi_width+0x330>
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   15978:	e0bffc43 	ldbu	r2,-15(fp)
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   1597c:	10803fcc 	andi	r2,r2,255
   15980:	10001c1e 	bne	r2,zero,159f4 <alt_read_cfi_width+0x330>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   15984:	e0bffc83 	ldbu	r2,-14(fp)
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   15988:	10803fcc 	andi	r2,r2,255
   1598c:	10801658 	cmpnei	r2,r2,89
   15990:	1000181e 	bne	r2,zero,159f4 <alt_read_cfi_width+0x330>
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
   15994:	e0bffcc3 	ldbu	r2,-13(fp)

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   15998:	10803fcc 	andi	r2,r2,255
   1599c:	1000151e 	bne	r2,zero,159f4 <alt_read_cfi_width+0x330>
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
   159a0:	e0bfff17 	ldw	r2,-4(fp)
   159a4:	00c00084 	movi	r3,2
   159a8:	10c02f15 	stw	r3,188(r2)
        flash->device_width = 2; 
   159ac:	e0bfff17 	ldw	r2,-4(fp)
   159b0:	00c00084 	movi	r3,2
   159b4:	10c03015 	stw	r3,192(r2)
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   159b8:	e0bfff17 	ldw	r2,-4(fp)
   159bc:	10800a17 	ldw	r2,40(r2)
   159c0:	10801404 	addi	r2,r2,80
   159c4:	1080002b 	ldhuio	r2,0(r2)
   159c8:	10bfffcc 	andi	r2,r2,65535
   159cc:	e0bffb0d 	sth	r2,-20(fp)
        iface += 1;
   159d0:	e0bffb0b 	ldhu	r2,-20(fp)
   159d4:	10800044 	addi	r2,r2,1
   159d8:	e0bffb0d 	sth	r2,-20(fp)
        if (!(iface & 0x2))
   159dc:	e0bffb0b 	ldhu	r2,-20(fp)
   159e0:	1080008c 	andi	r2,r2,2
   159e4:	10010d1e 	bne	r2,zero,15e1c <alt_read_cfi_width+0x758>
        {
          ret_code = -ENODEV;
   159e8:	00bffb44 	movi	r2,-19
   159ec:	e0bffa15 	stw	r2,-24(fp)
      {
        flash->mode_width = 2;
        flash->device_width = 2; 
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
        iface += 1;
        if (!(iface & 0x2))
   159f0:	00010a06 	br	15e1c <alt_read_cfi_width+0x758>
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   159f4:	e0bfff17 	ldw	r2,-4(fp)
   159f8:	10800a17 	ldw	r2,40(r2)
   159fc:	01802604 	movi	r6,152
   15a00:	01401544 	movi	r5,85
   15a04:	1009883a 	mov	r4,r2
   15a08:	0014d280 	call	14d28 <alt_write_flash_command_32bit_device_32bit_mode>
        for(i=0;i<12;i++)
   15a0c:	e03ff915 	stw	zero,-28(fp)
   15a10:	00000f06 	br	15a50 <alt_read_cfi_width+0x38c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   15a14:	e0bfff17 	ldw	r2,-4(fp)
   15a18:	10800a17 	ldw	r2,40(r2)
   15a1c:	e0fff917 	ldw	r3,-28(fp)
   15a20:	18c01004 	addi	r3,r3,64
   15a24:	10c5883a 	add	r2,r2,r3
   15a28:	10800023 	ldbuio	r2,0(r2)
   15a2c:	10803fcc 	andi	r2,r2,255
   15a30:	1009883a 	mov	r4,r2
   15a34:	e0fffb84 	addi	r3,fp,-18
   15a38:	e0bff917 	ldw	r2,-28(fp)
   15a3c:	1885883a 	add	r2,r3,r2
   15a40:	11000005 	stb	r4,0(r2)
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
   15a44:	e0bff917 	ldw	r2,-28(fp)
   15a48:	10800044 	addi	r2,r2,1
   15a4c:	e0bff915 	stw	r2,-28(fp)
   15a50:	e0bff917 	ldw	r2,-28(fp)
   15a54:	10800310 	cmplti	r2,r2,12
   15a58:	103fee1e 	bne	r2,zero,15a14 <__alt_data_end+0xf0015a14>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   15a5c:	e0bffb83 	ldbu	r2,-18(fp)
   15a60:	10803fcc 	andi	r2,r2,255
   15a64:	10801458 	cmpnei	r2,r2,81
   15a68:	1000371e 	bne	r2,zero,15b48 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
   15a6c:	e0bffbc3 	ldbu	r2,-17(fp)
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   15a70:	10803fcc 	andi	r2,r2,255
   15a74:	1000341e 	bne	r2,zero,15b48 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   15a78:	e0bffc03 	ldbu	r2,-16(fp)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
   15a7c:	10803fcc 	andi	r2,r2,255
   15a80:	1000311e 	bne	r2,zero,15b48 <alt_read_cfi_width+0x484>
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   15a84:	e0bffc43 	ldbu	r2,-15(fp)
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   15a88:	10803fcc 	andi	r2,r2,255
   15a8c:	10002e1e 	bne	r2,zero,15b48 <alt_read_cfi_width+0x484>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   15a90:	e0bffc83 	ldbu	r2,-14(fp)
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   15a94:	10803fcc 	andi	r2,r2,255
   15a98:	10801498 	cmpnei	r2,r2,82
   15a9c:	10002a1e 	bne	r2,zero,15b48 <alt_read_cfi_width+0x484>
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   15aa0:	e0bffcc3 	ldbu	r2,-13(fp)

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   15aa4:	10803fcc 	andi	r2,r2,255
   15aa8:	1000271e 	bne	r2,zero,15b48 <alt_read_cfi_width+0x484>
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   15aac:	e0bffd03 	ldbu	r2,-12(fp)
        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   15ab0:	10803fcc 	andi	r2,r2,255
   15ab4:	1000241e 	bne	r2,zero,15b48 <alt_read_cfi_width+0x484>
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   15ab8:	e0bffd43 	ldbu	r2,-11(fp)
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   15abc:	10803fcc 	andi	r2,r2,255
   15ac0:	1000211e 	bne	r2,zero,15b48 <alt_read_cfi_width+0x484>
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   15ac4:	e0bffd83 	ldbu	r2,-10(fp)
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   15ac8:	10803fcc 	andi	r2,r2,255
   15acc:	10801658 	cmpnei	r2,r2,89
   15ad0:	10001d1e 	bne	r2,zero,15b48 <alt_read_cfi_width+0x484>
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   15ad4:	e0bffdc3 	ldbu	r2,-9(fp)
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   15ad8:	10803fcc 	andi	r2,r2,255
   15adc:	10001a1e 	bne	r2,zero,15b48 <alt_read_cfi_width+0x484>
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   15ae0:	e0bffe03 	ldbu	r2,-8(fp)
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   15ae4:	10803fcc 	andi	r2,r2,255
   15ae8:	1000171e 	bne	r2,zero,15b48 <alt_read_cfi_width+0x484>
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
   15aec:	e0bffe43 	ldbu	r2,-7(fp)
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   15af0:	10803fcc 	andi	r2,r2,255
   15af4:	1000141e 	bne	r2,zero,15b48 <alt_read_cfi_width+0x484>
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
   15af8:	e0bfff17 	ldw	r2,-4(fp)
   15afc:	00c00104 	movi	r3,4
   15b00:	10c02f15 	stw	r3,188(r2)
          flash->device_width = 4; 
   15b04:	e0bfff17 	ldw	r2,-4(fp)
   15b08:	00c00104 	movi	r3,4
   15b0c:	10c03015 	stw	r3,192(r2)
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   15b10:	e0bfff17 	ldw	r2,-4(fp)
   15b14:	10800a17 	ldw	r2,40(r2)
   15b18:	10802804 	addi	r2,r2,160
   15b1c:	10800037 	ldwio	r2,0(r2)
   15b20:	e0bffb0d 	sth	r2,-20(fp)
          iface += 1;
   15b24:	e0bffb0b 	ldhu	r2,-20(fp)
   15b28:	10800044 	addi	r2,r2,1
   15b2c:	e0bffb0d 	sth	r2,-20(fp)
          if (!(iface & 0x4))
   15b30:	e0bffb0b 	ldhu	r2,-20(fp)
   15b34:	1080010c 	andi	r2,r2,4
   15b38:	1000b81e 	bne	r2,zero,15e1c <alt_read_cfi_width+0x758>
          {
            ret_code = -ENODEV;
   15b3c:	00bffb44 	movi	r2,-19
   15b40:	e0bffa15 	stw	r2,-24(fp)
        {
          flash->mode_width = 4;
          flash->device_width = 4; 
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
          iface += 1;
          if (!(iface & 0x4))
   15b44:	0000b506 	br	15e1c <alt_read_cfi_width+0x758>
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   15b48:	e0bfff17 	ldw	r2,-4(fp)
   15b4c:	10800a17 	ldw	r2,40(r2)
   15b50:	01802604 	movi	r6,152
   15b54:	01401544 	movi	r5,85
   15b58:	1009883a 	mov	r4,r2
   15b5c:	0014cd80 	call	14cd8 <alt_write_flash_command_32bit_device_16bit_mode>
          for(i=0;i<12;i++)
   15b60:	e03ff915 	stw	zero,-28(fp)
   15b64:	00000f06 	br	15ba4 <alt_read_cfi_width+0x4e0>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   15b68:	e0bfff17 	ldw	r2,-4(fp)
   15b6c:	10800a17 	ldw	r2,40(r2)
   15b70:	e0fff917 	ldw	r3,-28(fp)
   15b74:	18c01004 	addi	r3,r3,64
   15b78:	10c5883a 	add	r2,r2,r3
   15b7c:	10800023 	ldbuio	r2,0(r2)
   15b80:	10803fcc 	andi	r2,r2,255
   15b84:	1009883a 	mov	r4,r2
   15b88:	e0fffb84 	addi	r3,fp,-18
   15b8c:	e0bff917 	ldw	r2,-28(fp)
   15b90:	1885883a 	add	r2,r3,r2
   15b94:	11000005 	stb	r4,0(r2)
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
   15b98:	e0bff917 	ldw	r2,-28(fp)
   15b9c:	10800044 	addi	r2,r2,1
   15ba0:	e0bff915 	stw	r2,-28(fp)
   15ba4:	e0bff917 	ldw	r2,-28(fp)
   15ba8:	10800310 	cmplti	r2,r2,12
   15bac:	103fee1e 	bne	r2,zero,15b68 <__alt_data_end+0xf0015b68>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   15bb0:	e0bffb83 	ldbu	r2,-18(fp)
   15bb4:	10803fcc 	andi	r2,r2,255
   15bb8:	10801458 	cmpnei	r2,r2,81
   15bbc:	10003a1e 	bne	r2,zero,15ca8 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
   15bc0:	e0bffbc3 	ldbu	r2,-17(fp)
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   15bc4:	10803fcc 	andi	r2,r2,255
   15bc8:	1000371e 	bne	r2,zero,15ca8 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   15bcc:	e0bffc03 	ldbu	r2,-16(fp)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
   15bd0:	10803fcc 	andi	r2,r2,255
   15bd4:	10801458 	cmpnei	r2,r2,81
   15bd8:	1000331e 	bne	r2,zero,15ca8 <alt_read_cfi_width+0x5e4>
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   15bdc:	e0bffc43 	ldbu	r2,-15(fp)
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   15be0:	10803fcc 	andi	r2,r2,255
   15be4:	1000301e 	bne	r2,zero,15ca8 <alt_read_cfi_width+0x5e4>
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   15be8:	e0bffc83 	ldbu	r2,-14(fp)
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   15bec:	10803fcc 	andi	r2,r2,255
   15bf0:	10801498 	cmpnei	r2,r2,82
   15bf4:	10002c1e 	bne	r2,zero,15ca8 <alt_read_cfi_width+0x5e4>
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   15bf8:	e0bffcc3 	ldbu	r2,-13(fp)

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   15bfc:	10803fcc 	andi	r2,r2,255
   15c00:	1000291e 	bne	r2,zero,15ca8 <alt_read_cfi_width+0x5e4>
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   15c04:	e0bffd03 	ldbu	r2,-12(fp)
          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   15c08:	10803fcc 	andi	r2,r2,255
   15c0c:	10801498 	cmpnei	r2,r2,82
   15c10:	1000251e 	bne	r2,zero,15ca8 <alt_read_cfi_width+0x5e4>
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   15c14:	e0bffd43 	ldbu	r2,-11(fp)
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   15c18:	10803fcc 	andi	r2,r2,255
   15c1c:	1000221e 	bne	r2,zero,15ca8 <alt_read_cfi_width+0x5e4>
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   15c20:	e0bffd83 	ldbu	r2,-10(fp)
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   15c24:	10803fcc 	andi	r2,r2,255
   15c28:	10801658 	cmpnei	r2,r2,89
   15c2c:	10001e1e 	bne	r2,zero,15ca8 <alt_read_cfi_width+0x5e4>
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   15c30:	e0bffdc3 	ldbu	r2,-9(fp)
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   15c34:	10803fcc 	andi	r2,r2,255
   15c38:	10001b1e 	bne	r2,zero,15ca8 <alt_read_cfi_width+0x5e4>
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   15c3c:	e0bffe03 	ldbu	r2,-8(fp)
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   15c40:	10803fcc 	andi	r2,r2,255
   15c44:	10801658 	cmpnei	r2,r2,89
   15c48:	1000171e 	bne	r2,zero,15ca8 <alt_read_cfi_width+0x5e4>
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
   15c4c:	e0bffe43 	ldbu	r2,-7(fp)
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   15c50:	10803fcc 	andi	r2,r2,255
   15c54:	1000141e 	bne	r2,zero,15ca8 <alt_read_cfi_width+0x5e4>
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
   15c58:	e0bfff17 	ldw	r2,-4(fp)
   15c5c:	00c00084 	movi	r3,2
   15c60:	10c02f15 	stw	r3,188(r2)
            flash->device_width = 4; 
   15c64:	e0bfff17 	ldw	r2,-4(fp)
   15c68:	00c00104 	movi	r3,4
   15c6c:	10c03015 	stw	r3,192(r2)
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   15c70:	e0bfff17 	ldw	r2,-4(fp)
   15c74:	10800a17 	ldw	r2,40(r2)
   15c78:	10802804 	addi	r2,r2,160
   15c7c:	10800037 	ldwio	r2,0(r2)
   15c80:	e0bffb0d 	sth	r2,-20(fp)
            iface += 1;
   15c84:	e0bffb0b 	ldhu	r2,-20(fp)
   15c88:	10800044 	addi	r2,r2,1
   15c8c:	e0bffb0d 	sth	r2,-20(fp)
            if (!(iface & 0x4))
   15c90:	e0bffb0b 	ldhu	r2,-20(fp)
   15c94:	1080010c 	andi	r2,r2,4
   15c98:	1000601e 	bne	r2,zero,15e1c <alt_read_cfi_width+0x758>
            {
              ret_code = -ENODEV;
   15c9c:	00bffb44 	movi	r2,-19
   15ca0:	e0bffa15 	stw	r2,-24(fp)
          {
            flash->mode_width = 2;
            flash->device_width = 4; 
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
            iface += 1;
            if (!(iface & 0x4))
   15ca4:	00005d06 	br	15e1c <alt_read_cfi_width+0x758>
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   15ca8:	e0bfff17 	ldw	r2,-4(fp)
   15cac:	10800a17 	ldw	r2,40(r2)
   15cb0:	01802604 	movi	r6,152
   15cb4:	01401544 	movi	r5,85
   15cb8:	1009883a 	mov	r4,r2
   15cbc:	0014c3c0 	call	14c3c <alt_write_flash_command_32bit_device_8bit_mode>
            for(i=0;i<12;i++)
   15cc0:	e03ff915 	stw	zero,-28(fp)
   15cc4:	00000f06 	br	15d04 <alt_read_cfi_width+0x640>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   15cc8:	e0bfff17 	ldw	r2,-4(fp)
   15ccc:	10800a17 	ldw	r2,40(r2)
   15cd0:	e0fff917 	ldw	r3,-28(fp)
   15cd4:	18c01004 	addi	r3,r3,64
   15cd8:	10c5883a 	add	r2,r2,r3
   15cdc:	10800023 	ldbuio	r2,0(r2)
   15ce0:	10803fcc 	andi	r2,r2,255
   15ce4:	1009883a 	mov	r4,r2
   15ce8:	e0fffb84 	addi	r3,fp,-18
   15cec:	e0bff917 	ldw	r2,-28(fp)
   15cf0:	1885883a 	add	r2,r3,r2
   15cf4:	11000005 	stb	r4,0(r2)
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
   15cf8:	e0bff917 	ldw	r2,-28(fp)
   15cfc:	10800044 	addi	r2,r2,1
   15d00:	e0bff915 	stw	r2,-28(fp)
   15d04:	e0bff917 	ldw	r2,-28(fp)
   15d08:	10800310 	cmplti	r2,r2,12
   15d0c:	103fee1e 	bne	r2,zero,15cc8 <__alt_data_end+0xf0015cc8>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   15d10:	e0bffb83 	ldbu	r2,-18(fp)
   15d14:	10803fcc 	andi	r2,r2,255
   15d18:	10801458 	cmpnei	r2,r2,81
   15d1c:	10003f1e 	bne	r2,zero,15e1c <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
   15d20:	e0bffbc3 	ldbu	r2,-17(fp)
            for(i=0;i<12;i++)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   15d24:	10803fcc 	andi	r2,r2,255
   15d28:	10801458 	cmpnei	r2,r2,81
   15d2c:	10003b1e 	bne	r2,zero,15e1c <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   15d30:	e0bffc03 	ldbu	r2,-16(fp)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
   15d34:	10803fcc 	andi	r2,r2,255
   15d38:	10801458 	cmpnei	r2,r2,81
   15d3c:	1000371e 	bne	r2,zero,15e1c <alt_read_cfi_width+0x758>
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   15d40:	e0bffc43 	ldbu	r2,-15(fp)
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   15d44:	10803fcc 	andi	r2,r2,255
   15d48:	10801458 	cmpnei	r2,r2,81
   15d4c:	1000331e 	bne	r2,zero,15e1c <alt_read_cfi_width+0x758>
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   15d50:	e0bffc83 	ldbu	r2,-14(fp)
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   15d54:	10803fcc 	andi	r2,r2,255
   15d58:	10801498 	cmpnei	r2,r2,82
   15d5c:	10002f1e 	bne	r2,zero,15e1c <alt_read_cfi_width+0x758>
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   15d60:	e0bffcc3 	ldbu	r2,-13(fp)

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   15d64:	10803fcc 	andi	r2,r2,255
   15d68:	10801498 	cmpnei	r2,r2,82
   15d6c:	10002b1e 	bne	r2,zero,15e1c <alt_read_cfi_width+0x758>
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   15d70:	e0bffd03 	ldbu	r2,-12(fp)
            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   15d74:	10803fcc 	andi	r2,r2,255
   15d78:	10801498 	cmpnei	r2,r2,82
   15d7c:	1000271e 	bne	r2,zero,15e1c <alt_read_cfi_width+0x758>
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   15d80:	e0bffd43 	ldbu	r2,-11(fp)
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   15d84:	10803fcc 	andi	r2,r2,255
   15d88:	10801498 	cmpnei	r2,r2,82
   15d8c:	1000231e 	bne	r2,zero,15e1c <alt_read_cfi_width+0x758>
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   15d90:	e0bffd83 	ldbu	r2,-10(fp)
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   15d94:	10803fcc 	andi	r2,r2,255
   15d98:	10801658 	cmpnei	r2,r2,89
   15d9c:	10001f1e 	bne	r2,zero,15e1c <alt_read_cfi_width+0x758>
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   15da0:	e0bffdc3 	ldbu	r2,-9(fp)
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   15da4:	10803fcc 	andi	r2,r2,255
   15da8:	10801658 	cmpnei	r2,r2,89
   15dac:	10001b1e 	bne	r2,zero,15e1c <alt_read_cfi_width+0x758>
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   15db0:	e0bffe03 	ldbu	r2,-8(fp)
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   15db4:	10803fcc 	andi	r2,r2,255
   15db8:	10801658 	cmpnei	r2,r2,89
   15dbc:	1000171e 	bne	r2,zero,15e1c <alt_read_cfi_width+0x758>
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
   15dc0:	e0bffe43 	ldbu	r2,-7(fp)
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   15dc4:	10803fcc 	andi	r2,r2,255
   15dc8:	10801658 	cmpnei	r2,r2,89
   15dcc:	1000131e 	bne	r2,zero,15e1c <alt_read_cfi_width+0x758>
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
   15dd0:	e0bfff17 	ldw	r2,-4(fp)
   15dd4:	00c00044 	movi	r3,1
   15dd8:	10c02f15 	stw	r3,188(r2)
              flash->device_width = 4; 
   15ddc:	e0bfff17 	ldw	r2,-4(fp)
   15de0:	00c00104 	movi	r3,4
   15de4:	10c03015 	stw	r3,192(r2)
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   15de8:	e0bfff17 	ldw	r2,-4(fp)
   15dec:	10800a17 	ldw	r2,40(r2)
   15df0:	10802804 	addi	r2,r2,160
   15df4:	10800037 	ldwio	r2,0(r2)
   15df8:	e0bffb0d 	sth	r2,-20(fp)
              iface += 1;
   15dfc:	e0bffb0b 	ldhu	r2,-20(fp)
   15e00:	10800044 	addi	r2,r2,1
   15e04:	e0bffb0d 	sth	r2,-20(fp)
              if (!(iface & 0x4))
   15e08:	e0bffb0b 	ldhu	r2,-20(fp)
   15e0c:	1080010c 	andi	r2,r2,4
   15e10:	1000021e 	bne	r2,zero,15e1c <alt_read_cfi_width+0x758>
              {
                ret_code = -ENODEV;
   15e14:	00bffb44 	movi	r2,-19
   15e18:	e0bffa15 	stw	r2,-24(fp)
        }
      }
    }
  }
  
  return ret_code;
   15e1c:	e0bffa17 	ldw	r2,-24(fp)
}
   15e20:	e037883a 	mov	sp,fp
   15e24:	dfc00117 	ldw	ra,4(sp)
   15e28:	df000017 	ldw	fp,0(sp)
   15e2c:	dec00204 	addi	sp,sp,8
   15e30:	f800283a 	ret

00015e34 <alt_check_primary_table>:
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
   15e34:	defffa04 	addi	sp,sp,-24
   15e38:	dfc00515 	stw	ra,20(sp)
   15e3c:	df000415 	stw	fp,16(sp)
   15e40:	df000404 	addi	fp,sp,16
   15e44:	e13fff15 	stw	r4,-4(fp)
  int i;
  int ret_code = 0;
   15e48:	e03ffd15 	stw	zero,-12(fp)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
   15e4c:	01400544 	movi	r5,21
   15e50:	e13fff17 	ldw	r4,-4(fp)
   15e54:	001507c0 	call	1507c <alt_read_16bit_query_entry>
   15e58:	10ffffcc 	andi	r3,r2,65535
   15e5c:	e0bfff17 	ldw	r2,-4(fp)
   15e60:	10c03315 	stw	r3,204(r2)
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   15e64:	e03ffc15 	stw	zero,-16(fp)
   15e68:	00001106 	br	15eb0 <alt_check_primary_table+0x7c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
   15e6c:	e0bfff17 	ldw	r2,-4(fp)
   15e70:	10803517 	ldw	r2,212(r2)
   15e74:	e0ffff17 	ldw	r3,-4(fp)
   15e78:	19003317 	ldw	r4,204(r3)
   15e7c:	e0fffc17 	ldw	r3,-16(fp)
   15e80:	20c7883a 	add	r3,r4,r3
   15e84:	180b883a 	mov	r5,r3
   15e88:	e13fff17 	ldw	r4,-4(fp)
   15e8c:	103ee83a 	callr	r2
   15e90:	1009883a 	mov	r4,r2
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
  {
    primary_query_string[i] = 
   15e94:	e0fffe04 	addi	r3,fp,-8
   15e98:	e0bffc17 	ldw	r2,-16(fp)
   15e9c:	1885883a 	add	r2,r3,r2
   15ea0:	11000005 	stb	r4,0(r2)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   15ea4:	e0bffc17 	ldw	r2,-16(fp)
   15ea8:	10800044 	addi	r2,r2,1
   15eac:	e0bffc15 	stw	r2,-16(fp)
   15eb0:	e0bffc17 	ldw	r2,-16(fp)
   15eb4:	108000d0 	cmplti	r2,r2,3
   15eb8:	103fec1e 	bne	r2,zero,15e6c <__alt_data_end+0xf0015e6c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   15ebc:	e0bffe03 	ldbu	r2,-8(fp)
   15ec0:	10803fcc 	andi	r2,r2,255
   15ec4:	10801418 	cmpnei	r2,r2,80
   15ec8:	1000081e 	bne	r2,zero,15eec <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
   15ecc:	e0bffe43 	ldbu	r2,-7(fp)
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   15ed0:	10803fcc 	andi	r2,r2,255
   15ed4:	10801498 	cmpnei	r2,r2,82
   15ed8:	1000041e 	bne	r2,zero,15eec <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
      (primary_query_string[2] != 'I'))
   15edc:	e0bffe83 	ldbu	r2,-6(fp)
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
      (primary_query_string[1] != 'R') ||
   15ee0:	10803fcc 	andi	r2,r2,255
   15ee4:	10801260 	cmpeqi	r2,r2,73
   15ee8:	1000021e 	bne	r2,zero,15ef4 <alt_check_primary_table+0xc0>
      (primary_query_string[2] != 'I'))
  {
    ret_code = -ENODEV;
   15eec:	00bffb44 	movi	r2,-19
   15ef0:	e0bffd15 	stw	r2,-12(fp)
  }
  
  return ret_code;
   15ef4:	e0bffd17 	ldw	r2,-12(fp)
}
   15ef8:	e037883a 	mov	sp,fp
   15efc:	dfc00117 	ldw	ra,4(sp)
   15f00:	df000017 	ldw	fp,0(sp)
   15f04:	dec00204 	addi	sp,sp,8
   15f08:	f800283a 	ret

00015f0c <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   15f0c:	defffa04 	addi	sp,sp,-24
   15f10:	dfc00515 	stw	ra,20(sp)
   15f14:	df000415 	stw	fp,16(sp)
   15f18:	df000404 	addi	fp,sp,16
   15f1c:	e13ffd15 	stw	r4,-12(fp)
   15f20:	e17ffe15 	stw	r5,-8(fp)
   15f24:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   15f28:	e0bffd17 	ldw	r2,-12(fp)
   15f2c:	10800017 	ldw	r2,0(r2)
   15f30:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   15f34:	e0bffc17 	ldw	r2,-16(fp)
   15f38:	10c00a04 	addi	r3,r2,40
   15f3c:	e0bffd17 	ldw	r2,-12(fp)
   15f40:	10800217 	ldw	r2,8(r2)
   15f44:	100f883a 	mov	r7,r2
   15f48:	e1bfff17 	ldw	r6,-4(fp)
   15f4c:	e17ffe17 	ldw	r5,-8(fp)
   15f50:	1809883a 	mov	r4,r3
   15f54:	001652c0 	call	1652c <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   15f58:	e037883a 	mov	sp,fp
   15f5c:	dfc00117 	ldw	ra,4(sp)
   15f60:	df000017 	ldw	fp,0(sp)
   15f64:	dec00204 	addi	sp,sp,8
   15f68:	f800283a 	ret

00015f6c <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   15f6c:	defffa04 	addi	sp,sp,-24
   15f70:	dfc00515 	stw	ra,20(sp)
   15f74:	df000415 	stw	fp,16(sp)
   15f78:	df000404 	addi	fp,sp,16
   15f7c:	e13ffd15 	stw	r4,-12(fp)
   15f80:	e17ffe15 	stw	r5,-8(fp)
   15f84:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   15f88:	e0bffd17 	ldw	r2,-12(fp)
   15f8c:	10800017 	ldw	r2,0(r2)
   15f90:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   15f94:	e0bffc17 	ldw	r2,-16(fp)
   15f98:	10c00a04 	addi	r3,r2,40
   15f9c:	e0bffd17 	ldw	r2,-12(fp)
   15fa0:	10800217 	ldw	r2,8(r2)
   15fa4:	100f883a 	mov	r7,r2
   15fa8:	e1bfff17 	ldw	r6,-4(fp)
   15fac:	e17ffe17 	ldw	r5,-8(fp)
   15fb0:	1809883a 	mov	r4,r3
   15fb4:	00167480 	call	16748 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   15fb8:	e037883a 	mov	sp,fp
   15fbc:	dfc00117 	ldw	ra,4(sp)
   15fc0:	df000017 	ldw	fp,0(sp)
   15fc4:	dec00204 	addi	sp,sp,8
   15fc8:	f800283a 	ret

00015fcc <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
   15fcc:	defffc04 	addi	sp,sp,-16
   15fd0:	dfc00315 	stw	ra,12(sp)
   15fd4:	df000215 	stw	fp,8(sp)
   15fd8:	df000204 	addi	fp,sp,8
   15fdc:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   15fe0:	e0bfff17 	ldw	r2,-4(fp)
   15fe4:	10800017 	ldw	r2,0(r2)
   15fe8:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
   15fec:	e0bffe17 	ldw	r2,-8(fp)
   15ff0:	10c00a04 	addi	r3,r2,40
   15ff4:	e0bfff17 	ldw	r2,-4(fp)
   15ff8:	10800217 	ldw	r2,8(r2)
   15ffc:	100b883a 	mov	r5,r2
   16000:	1809883a 	mov	r4,r3
   16004:	00163d40 	call	163d4 <altera_avalon_jtag_uart_close>
}
   16008:	e037883a 	mov	sp,fp
   1600c:	dfc00117 	ldw	ra,4(sp)
   16010:	df000017 	ldw	fp,0(sp)
   16014:	dec00204 	addi	sp,sp,8
   16018:	f800283a 	ret

0001601c <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
   1601c:	defffa04 	addi	sp,sp,-24
   16020:	dfc00515 	stw	ra,20(sp)
   16024:	df000415 	stw	fp,16(sp)
   16028:	df000404 	addi	fp,sp,16
   1602c:	e13ffd15 	stw	r4,-12(fp)
   16030:	e17ffe15 	stw	r5,-8(fp)
   16034:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
   16038:	e0bffd17 	ldw	r2,-12(fp)
   1603c:	10800017 	ldw	r2,0(r2)
   16040:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
   16044:	e0bffc17 	ldw	r2,-16(fp)
   16048:	10800a04 	addi	r2,r2,40
   1604c:	e1bfff17 	ldw	r6,-4(fp)
   16050:	e17ffe17 	ldw	r5,-8(fp)
   16054:	1009883a 	mov	r4,r2
   16058:	001643c0 	call	1643c <altera_avalon_jtag_uart_ioctl>
}
   1605c:	e037883a 	mov	sp,fp
   16060:	dfc00117 	ldw	ra,4(sp)
   16064:	df000017 	ldw	fp,0(sp)
   16068:	dec00204 	addi	sp,sp,8
   1606c:	f800283a 	ret

00016070 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
   16070:	defffb04 	addi	sp,sp,-20
   16074:	dfc00415 	stw	ra,16(sp)
   16078:	df000315 	stw	fp,12(sp)
   1607c:	df000304 	addi	fp,sp,12
   16080:	e13ffd15 	stw	r4,-12(fp)
   16084:	e17ffe15 	stw	r5,-8(fp)
   16088:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   1608c:	e0bffd17 	ldw	r2,-12(fp)
   16090:	00c00044 	movi	r3,1
   16094:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
   16098:	e0bffd17 	ldw	r2,-12(fp)
   1609c:	10800017 	ldw	r2,0(r2)
   160a0:	10800104 	addi	r2,r2,4
   160a4:	1007883a 	mov	r3,r2
   160a8:	e0bffd17 	ldw	r2,-12(fp)
   160ac:	10800817 	ldw	r2,32(r2)
   160b0:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
   160b4:	e0bfff17 	ldw	r2,-4(fp)
   160b8:	01800074 	movhi	r6,1
   160bc:	31984904 	addi	r6,r6,24868
   160c0:	e17ffd17 	ldw	r5,-12(fp)
   160c4:	1009883a 	mov	r4,r2
   160c8:	00019200 	call	1920 <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
   160cc:	e0bffd17 	ldw	r2,-12(fp)
   160d0:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
   160d4:	e0bffd17 	ldw	r2,-12(fp)
   160d8:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   160dc:	d0e04d17 	ldw	r3,-32460(gp)
   160e0:	e1fffd17 	ldw	r7,-12(fp)
   160e4:	01800074 	movhi	r6,1
   160e8:	3198cd04 	addi	r6,r6,25396
   160ec:	180b883a 	mov	r5,r3
   160f0:	1009883a 	mov	r4,r2
   160f4:	0019a4c0 	call	19a4c <alt_alarm_start>
   160f8:	1000040e 	bge	r2,zero,1610c <altera_avalon_jtag_uart_init+0x9c>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
   160fc:	e0fffd17 	ldw	r3,-12(fp)
   16100:	00a00034 	movhi	r2,32768
   16104:	10bfffc4 	addi	r2,r2,-1
   16108:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
   1610c:	0001883a 	nop
   16110:	e037883a 	mov	sp,fp
   16114:	dfc00117 	ldw	ra,4(sp)
   16118:	df000017 	ldw	fp,0(sp)
   1611c:	dec00204 	addi	sp,sp,8
   16120:	f800283a 	ret

00016124 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
   16124:	defff704 	addi	sp,sp,-36
   16128:	df000815 	stw	fp,32(sp)
   1612c:	df000804 	addi	fp,sp,32
   16130:	e13ffe15 	stw	r4,-8(fp)
   16134:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
   16138:	e0bffe17 	ldw	r2,-8(fp)
   1613c:	e0bffa15 	stw	r2,-24(fp)
  unsigned int base = sp->base;
   16140:	e0bffa17 	ldw	r2,-24(fp)
   16144:	10800017 	ldw	r2,0(r2)
   16148:	e0bffb15 	stw	r2,-20(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   1614c:	e0bffb17 	ldw	r2,-20(fp)
   16150:	10800104 	addi	r2,r2,4
   16154:	10800037 	ldwio	r2,0(r2)
   16158:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
   1615c:	e0bffc17 	ldw	r2,-16(fp)
   16160:	1080c00c 	andi	r2,r2,768
   16164:	10006d26 	beq	r2,zero,1631c <altera_avalon_jtag_uart_irq+0x1f8>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
   16168:	e0bffc17 	ldw	r2,-16(fp)
   1616c:	1080400c 	andi	r2,r2,256
   16170:	10003526 	beq	r2,zero,16248 <altera_avalon_jtag_uart_irq+0x124>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
   16174:	00800074 	movhi	r2,1
   16178:	e0bff815 	stw	r2,-32(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   1617c:	e0bffa17 	ldw	r2,-24(fp)
   16180:	10800a17 	ldw	r2,40(r2)
   16184:	10800044 	addi	r2,r2,1
   16188:	1081ffcc 	andi	r2,r2,2047
   1618c:	e0bffd15 	stw	r2,-12(fp)
        if (next == sp->rx_out)
   16190:	e0bffa17 	ldw	r2,-24(fp)
   16194:	10c00b17 	ldw	r3,44(r2)
   16198:	e0bffd17 	ldw	r2,-12(fp)
   1619c:	18801526 	beq	r3,r2,161f4 <altera_avalon_jtag_uart_irq+0xd0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   161a0:	e0bffb17 	ldw	r2,-20(fp)
   161a4:	10800037 	ldwio	r2,0(r2)
   161a8:	e0bff815 	stw	r2,-32(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
   161ac:	e0bff817 	ldw	r2,-32(fp)
   161b0:	10a0000c 	andi	r2,r2,32768
   161b4:	10001126 	beq	r2,zero,161fc <altera_avalon_jtag_uart_irq+0xd8>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   161b8:	e0bffa17 	ldw	r2,-24(fp)
   161bc:	10800a17 	ldw	r2,40(r2)
   161c0:	e0fff817 	ldw	r3,-32(fp)
   161c4:	1809883a 	mov	r4,r3
   161c8:	e0fffa17 	ldw	r3,-24(fp)
   161cc:	1885883a 	add	r2,r3,r2
   161d0:	10800e04 	addi	r2,r2,56
   161d4:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   161d8:	e0bffa17 	ldw	r2,-24(fp)
   161dc:	10800a17 	ldw	r2,40(r2)
   161e0:	10800044 	addi	r2,r2,1
   161e4:	10c1ffcc 	andi	r3,r2,2047
   161e8:	e0bffa17 	ldw	r2,-24(fp)
   161ec:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
   161f0:	003fe206 	br	1617c <__alt_data_end+0xf001617c>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
   161f4:	0001883a 	nop
   161f8:	00000106 	br	16200 <altera_avalon_jtag_uart_irq+0xdc>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
   161fc:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
   16200:	e0bff817 	ldw	r2,-32(fp)
   16204:	10bfffec 	andhi	r2,r2,65535
   16208:	10000f26 	beq	r2,zero,16248 <altera_avalon_jtag_uart_irq+0x124>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   1620c:	e0bffa17 	ldw	r2,-24(fp)
   16210:	10c00817 	ldw	r3,32(r2)
   16214:	00bfff84 	movi	r2,-2
   16218:	1886703a 	and	r3,r3,r2
   1621c:	e0bffa17 	ldw	r2,-24(fp)
   16220:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
   16224:	e0bffb17 	ldw	r2,-20(fp)
   16228:	10800104 	addi	r2,r2,4
   1622c:	1007883a 	mov	r3,r2
   16230:	e0bffa17 	ldw	r2,-24(fp)
   16234:	10800817 	ldw	r2,32(r2)
   16238:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   1623c:	e0bffb17 	ldw	r2,-20(fp)
   16240:	10800104 	addi	r2,r2,4
   16244:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
   16248:	e0bffc17 	ldw	r2,-16(fp)
   1624c:	1080800c 	andi	r2,r2,512
   16250:	103fbe26 	beq	r2,zero,1614c <__alt_data_end+0xf001614c>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
   16254:	e0bffc17 	ldw	r2,-16(fp)
   16258:	1004d43a 	srli	r2,r2,16
   1625c:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
   16260:	00001406 	br	162b4 <altera_avalon_jtag_uart_irq+0x190>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
   16264:	e0bffb17 	ldw	r2,-20(fp)
   16268:	e0fffa17 	ldw	r3,-24(fp)
   1626c:	18c00d17 	ldw	r3,52(r3)
   16270:	e13ffa17 	ldw	r4,-24(fp)
   16274:	20c7883a 	add	r3,r4,r3
   16278:	18c20e04 	addi	r3,r3,2104
   1627c:	18c00003 	ldbu	r3,0(r3)
   16280:	18c03fcc 	andi	r3,r3,255
   16284:	18c0201c 	xori	r3,r3,128
   16288:	18ffe004 	addi	r3,r3,-128
   1628c:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   16290:	e0bffa17 	ldw	r2,-24(fp)
   16294:	10800d17 	ldw	r2,52(r2)
   16298:	10800044 	addi	r2,r2,1
   1629c:	10c1ffcc 	andi	r3,r2,2047
   162a0:	e0bffa17 	ldw	r2,-24(fp)
   162a4:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
   162a8:	e0bff917 	ldw	r2,-28(fp)
   162ac:	10bfffc4 	addi	r2,r2,-1
   162b0:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
   162b4:	e0bff917 	ldw	r2,-28(fp)
   162b8:	10000526 	beq	r2,zero,162d0 <altera_avalon_jtag_uart_irq+0x1ac>
   162bc:	e0bffa17 	ldw	r2,-24(fp)
   162c0:	10c00d17 	ldw	r3,52(r2)
   162c4:	e0bffa17 	ldw	r2,-24(fp)
   162c8:	10800c17 	ldw	r2,48(r2)
   162cc:	18bfe51e 	bne	r3,r2,16264 <__alt_data_end+0xf0016264>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
   162d0:	e0bff917 	ldw	r2,-28(fp)
   162d4:	103f9d26 	beq	r2,zero,1614c <__alt_data_end+0xf001614c>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   162d8:	e0bffa17 	ldw	r2,-24(fp)
   162dc:	10c00817 	ldw	r3,32(r2)
   162e0:	00bfff44 	movi	r2,-3
   162e4:	1886703a 	and	r3,r3,r2
   162e8:	e0bffa17 	ldw	r2,-24(fp)
   162ec:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   162f0:	e0bffa17 	ldw	r2,-24(fp)
   162f4:	10800017 	ldw	r2,0(r2)
   162f8:	10800104 	addi	r2,r2,4
   162fc:	1007883a 	mov	r3,r2
   16300:	e0bffa17 	ldw	r2,-24(fp)
   16304:	10800817 	ldw	r2,32(r2)
   16308:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   1630c:	e0bffb17 	ldw	r2,-20(fp)
   16310:	10800104 	addi	r2,r2,4
   16314:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
   16318:	003f8c06 	br	1614c <__alt_data_end+0xf001614c>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
   1631c:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
   16320:	0001883a 	nop
   16324:	e037883a 	mov	sp,fp
   16328:	df000017 	ldw	fp,0(sp)
   1632c:	dec00104 	addi	sp,sp,4
   16330:	f800283a 	ret

00016334 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
   16334:	defff804 	addi	sp,sp,-32
   16338:	df000715 	stw	fp,28(sp)
   1633c:	df000704 	addi	fp,sp,28
   16340:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
   16344:	e0bffb17 	ldw	r2,-20(fp)
   16348:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
   1634c:	e0bff917 	ldw	r2,-28(fp)
   16350:	10800017 	ldw	r2,0(r2)
   16354:	10800104 	addi	r2,r2,4
   16358:	10800037 	ldwio	r2,0(r2)
   1635c:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
   16360:	e0bffa17 	ldw	r2,-24(fp)
   16364:	1081000c 	andi	r2,r2,1024
   16368:	10000b26 	beq	r2,zero,16398 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
   1636c:	e0bff917 	ldw	r2,-28(fp)
   16370:	10800017 	ldw	r2,0(r2)
   16374:	10800104 	addi	r2,r2,4
   16378:	1007883a 	mov	r3,r2
   1637c:	e0bff917 	ldw	r2,-28(fp)
   16380:	10800817 	ldw	r2,32(r2)
   16384:	10810014 	ori	r2,r2,1024
   16388:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
   1638c:	e0bff917 	ldw	r2,-28(fp)
   16390:	10000915 	stw	zero,36(r2)
   16394:	00000a06 	br	163c0 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
   16398:	e0bff917 	ldw	r2,-28(fp)
   1639c:	10c00917 	ldw	r3,36(r2)
   163a0:	00a00034 	movhi	r2,32768
   163a4:	10bfff04 	addi	r2,r2,-4
   163a8:	10c00536 	bltu	r2,r3,163c0 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
   163ac:	e0bff917 	ldw	r2,-28(fp)
   163b0:	10800917 	ldw	r2,36(r2)
   163b4:	10c00044 	addi	r3,r2,1
   163b8:	e0bff917 	ldw	r2,-28(fp)
   163bc:	10c00915 	stw	r3,36(r2)
   163c0:	d0a04d17 	ldw	r2,-32460(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
   163c4:	e037883a 	mov	sp,fp
   163c8:	df000017 	ldw	fp,0(sp)
   163cc:	dec00104 	addi	sp,sp,4
   163d0:	f800283a 	ret

000163d4 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
   163d4:	defffd04 	addi	sp,sp,-12
   163d8:	df000215 	stw	fp,8(sp)
   163dc:	df000204 	addi	fp,sp,8
   163e0:	e13ffe15 	stw	r4,-8(fp)
   163e4:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   163e8:	00000506 	br	16400 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   163ec:	e0bfff17 	ldw	r2,-4(fp)
   163f0:	1090000c 	andi	r2,r2,16384
   163f4:	10000226 	beq	r2,zero,16400 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
   163f8:	00bffd44 	movi	r2,-11
   163fc:	00000b06 	br	1642c <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   16400:	e0bffe17 	ldw	r2,-8(fp)
   16404:	10c00d17 	ldw	r3,52(r2)
   16408:	e0bffe17 	ldw	r2,-8(fp)
   1640c:	10800c17 	ldw	r2,48(r2)
   16410:	18800526 	beq	r3,r2,16428 <altera_avalon_jtag_uart_close+0x54>
   16414:	e0bffe17 	ldw	r2,-8(fp)
   16418:	10c00917 	ldw	r3,36(r2)
   1641c:	e0bffe17 	ldw	r2,-8(fp)
   16420:	10800117 	ldw	r2,4(r2)
   16424:	18bff136 	bltu	r3,r2,163ec <__alt_data_end+0xf00163ec>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   16428:	0005883a 	mov	r2,zero
}
   1642c:	e037883a 	mov	sp,fp
   16430:	df000017 	ldw	fp,0(sp)
   16434:	dec00104 	addi	sp,sp,4
   16438:	f800283a 	ret

0001643c <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
   1643c:	defffa04 	addi	sp,sp,-24
   16440:	df000515 	stw	fp,20(sp)
   16444:	df000504 	addi	fp,sp,20
   16448:	e13ffd15 	stw	r4,-12(fp)
   1644c:	e17ffe15 	stw	r5,-8(fp)
   16450:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
   16454:	00bff9c4 	movi	r2,-25
   16458:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
   1645c:	e0bffe17 	ldw	r2,-8(fp)
   16460:	10da8060 	cmpeqi	r3,r2,27137
   16464:	1800031e 	bne	r3,zero,16474 <altera_avalon_jtag_uart_ioctl+0x38>
   16468:	109a80a0 	cmpeqi	r2,r2,27138
   1646c:	1000181e 	bne	r2,zero,164d0 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
   16470:	00002906 	br	16518 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
   16474:	e0bffd17 	ldw	r2,-12(fp)
   16478:	10c00117 	ldw	r3,4(r2)
   1647c:	00a00034 	movhi	r2,32768
   16480:	10bfffc4 	addi	r2,r2,-1
   16484:	18802126 	beq	r3,r2,1650c <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
   16488:	e0bfff17 	ldw	r2,-4(fp)
   1648c:	10800017 	ldw	r2,0(r2)
   16490:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
   16494:	e0bffc17 	ldw	r2,-16(fp)
   16498:	10800090 	cmplti	r2,r2,2
   1649c:	1000061e 	bne	r2,zero,164b8 <altera_avalon_jtag_uart_ioctl+0x7c>
   164a0:	e0fffc17 	ldw	r3,-16(fp)
   164a4:	00a00034 	movhi	r2,32768
   164a8:	10bfffc4 	addi	r2,r2,-1
   164ac:	18800226 	beq	r3,r2,164b8 <altera_avalon_jtag_uart_ioctl+0x7c>
   164b0:	e0bffc17 	ldw	r2,-16(fp)
   164b4:	00000206 	br	164c0 <altera_avalon_jtag_uart_ioctl+0x84>
   164b8:	00a00034 	movhi	r2,32768
   164bc:	10bfff84 	addi	r2,r2,-2
   164c0:	e0fffd17 	ldw	r3,-12(fp)
   164c4:	18800115 	stw	r2,4(r3)
      rc = 0;
   164c8:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   164cc:	00000f06 	br	1650c <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
   164d0:	e0bffd17 	ldw	r2,-12(fp)
   164d4:	10c00117 	ldw	r3,4(r2)
   164d8:	00a00034 	movhi	r2,32768
   164dc:	10bfffc4 	addi	r2,r2,-1
   164e0:	18800c26 	beq	r3,r2,16514 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
   164e4:	e0bffd17 	ldw	r2,-12(fp)
   164e8:	10c00917 	ldw	r3,36(r2)
   164ec:	e0bffd17 	ldw	r2,-12(fp)
   164f0:	10800117 	ldw	r2,4(r2)
   164f4:	1885803a 	cmpltu	r2,r3,r2
   164f8:	10c03fcc 	andi	r3,r2,255
   164fc:	e0bfff17 	ldw	r2,-4(fp)
   16500:	10c00015 	stw	r3,0(r2)
      rc = 0;
   16504:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   16508:	00000206 	br	16514 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
   1650c:	0001883a 	nop
   16510:	00000106 	br	16518 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
   16514:	0001883a 	nop

  default:
    break;
  }

  return rc;
   16518:	e0bffb17 	ldw	r2,-20(fp)
}
   1651c:	e037883a 	mov	sp,fp
   16520:	df000017 	ldw	fp,0(sp)
   16524:	dec00104 	addi	sp,sp,4
   16528:	f800283a 	ret

0001652c <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
   1652c:	defff304 	addi	sp,sp,-52
   16530:	dfc00c15 	stw	ra,48(sp)
   16534:	df000b15 	stw	fp,44(sp)
   16538:	df000b04 	addi	fp,sp,44
   1653c:	e13ffc15 	stw	r4,-16(fp)
   16540:	e17ffd15 	stw	r5,-12(fp)
   16544:	e1bffe15 	stw	r6,-8(fp)
   16548:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
   1654c:	e0bffd17 	ldw	r2,-12(fp)
   16550:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   16554:	00004706 	br	16674 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
   16558:	e0bffc17 	ldw	r2,-16(fp)
   1655c:	10800a17 	ldw	r2,40(r2)
   16560:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
   16564:	e0bffc17 	ldw	r2,-16(fp)
   16568:	10800b17 	ldw	r2,44(r2)
   1656c:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
   16570:	e0fff717 	ldw	r3,-36(fp)
   16574:	e0bff817 	ldw	r2,-32(fp)
   16578:	18800536 	bltu	r3,r2,16590 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
   1657c:	e0fff717 	ldw	r3,-36(fp)
   16580:	e0bff817 	ldw	r2,-32(fp)
   16584:	1885c83a 	sub	r2,r3,r2
   16588:	e0bff615 	stw	r2,-40(fp)
   1658c:	00000406 	br	165a0 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
   16590:	00c20004 	movi	r3,2048
   16594:	e0bff817 	ldw	r2,-32(fp)
   16598:	1885c83a 	sub	r2,r3,r2
   1659c:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   165a0:	e0bff617 	ldw	r2,-40(fp)
   165a4:	10001e26 	beq	r2,zero,16620 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
   165a8:	e0fffe17 	ldw	r3,-8(fp)
   165ac:	e0bff617 	ldw	r2,-40(fp)
   165b0:	1880022e 	bgeu	r3,r2,165bc <altera_avalon_jtag_uart_read+0x90>
        n = space;
   165b4:	e0bffe17 	ldw	r2,-8(fp)
   165b8:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
   165bc:	e0bffc17 	ldw	r2,-16(fp)
   165c0:	10c00e04 	addi	r3,r2,56
   165c4:	e0bff817 	ldw	r2,-32(fp)
   165c8:	1885883a 	add	r2,r3,r2
   165cc:	e1bff617 	ldw	r6,-40(fp)
   165d0:	100b883a 	mov	r5,r2
   165d4:	e13ff517 	ldw	r4,-44(fp)
   165d8:	00092ec0 	call	92ec <memcpy>
      ptr   += n;
   165dc:	e0fff517 	ldw	r3,-44(fp)
   165e0:	e0bff617 	ldw	r2,-40(fp)
   165e4:	1885883a 	add	r2,r3,r2
   165e8:	e0bff515 	stw	r2,-44(fp)
      space -= n;
   165ec:	e0fffe17 	ldw	r3,-8(fp)
   165f0:	e0bff617 	ldw	r2,-40(fp)
   165f4:	1885c83a 	sub	r2,r3,r2
   165f8:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   165fc:	e0fff817 	ldw	r3,-32(fp)
   16600:	e0bff617 	ldw	r2,-40(fp)
   16604:	1885883a 	add	r2,r3,r2
   16608:	10c1ffcc 	andi	r3,r2,2047
   1660c:	e0bffc17 	ldw	r2,-16(fp)
   16610:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
   16614:	e0bffe17 	ldw	r2,-8(fp)
   16618:	00bfcf16 	blt	zero,r2,16558 <__alt_data_end+0xf0016558>
   1661c:	00000106 	br	16624 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
   16620:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
   16624:	e0fff517 	ldw	r3,-44(fp)
   16628:	e0bffd17 	ldw	r2,-12(fp)
   1662c:	1880141e 	bne	r3,r2,16680 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
   16630:	e0bfff17 	ldw	r2,-4(fp)
   16634:	1090000c 	andi	r2,r2,16384
   16638:	1000131e 	bne	r2,zero,16688 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
   1663c:	0001883a 	nop
   16640:	e0bffc17 	ldw	r2,-16(fp)
   16644:	10c00a17 	ldw	r3,40(r2)
   16648:	e0bff717 	ldw	r2,-36(fp)
   1664c:	1880051e 	bne	r3,r2,16664 <altera_avalon_jtag_uart_read+0x138>
   16650:	e0bffc17 	ldw	r2,-16(fp)
   16654:	10c00917 	ldw	r3,36(r2)
   16658:	e0bffc17 	ldw	r2,-16(fp)
   1665c:	10800117 	ldw	r2,4(r2)
   16660:	18bff736 	bltu	r3,r2,16640 <__alt_data_end+0xf0016640>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
   16664:	e0bffc17 	ldw	r2,-16(fp)
   16668:	10c00a17 	ldw	r3,40(r2)
   1666c:	e0bff717 	ldw	r2,-36(fp)
   16670:	18800726 	beq	r3,r2,16690 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   16674:	e0bffe17 	ldw	r2,-8(fp)
   16678:	00bfb716 	blt	zero,r2,16558 <__alt_data_end+0xf0016558>
   1667c:	00000506 	br	16694 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
   16680:	0001883a 	nop
   16684:	00000306 	br	16694 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
   16688:	0001883a 	nop
   1668c:	00000106 	br	16694 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
   16690:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
   16694:	e0fff517 	ldw	r3,-44(fp)
   16698:	e0bffd17 	ldw	r2,-12(fp)
   1669c:	18801826 	beq	r3,r2,16700 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   166a0:	0005303a 	rdctl	r2,status
   166a4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   166a8:	e0fffb17 	ldw	r3,-20(fp)
   166ac:	00bfff84 	movi	r2,-2
   166b0:	1884703a 	and	r2,r3,r2
   166b4:	1001703a 	wrctl	status,r2
  
  return context;
   166b8:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
   166bc:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   166c0:	e0bffc17 	ldw	r2,-16(fp)
   166c4:	10800817 	ldw	r2,32(r2)
   166c8:	10c00054 	ori	r3,r2,1
   166cc:	e0bffc17 	ldw	r2,-16(fp)
   166d0:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   166d4:	e0bffc17 	ldw	r2,-16(fp)
   166d8:	10800017 	ldw	r2,0(r2)
   166dc:	10800104 	addi	r2,r2,4
   166e0:	1007883a 	mov	r3,r2
   166e4:	e0bffc17 	ldw	r2,-16(fp)
   166e8:	10800817 	ldw	r2,32(r2)
   166ec:	18800035 	stwio	r2,0(r3)
   166f0:	e0bffa17 	ldw	r2,-24(fp)
   166f4:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   166f8:	e0bff917 	ldw	r2,-28(fp)
   166fc:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
   16700:	e0fff517 	ldw	r3,-44(fp)
   16704:	e0bffd17 	ldw	r2,-12(fp)
   16708:	18800426 	beq	r3,r2,1671c <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
   1670c:	e0fff517 	ldw	r3,-44(fp)
   16710:	e0bffd17 	ldw	r2,-12(fp)
   16714:	1885c83a 	sub	r2,r3,r2
   16718:	00000606 	br	16734 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
   1671c:	e0bfff17 	ldw	r2,-4(fp)
   16720:	1090000c 	andi	r2,r2,16384
   16724:	10000226 	beq	r2,zero,16730 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
   16728:	00bffd44 	movi	r2,-11
   1672c:	00000106 	br	16734 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
   16730:	00bffec4 	movi	r2,-5
}
   16734:	e037883a 	mov	sp,fp
   16738:	dfc00117 	ldw	ra,4(sp)
   1673c:	df000017 	ldw	fp,0(sp)
   16740:	dec00204 	addi	sp,sp,8
   16744:	f800283a 	ret

00016748 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   16748:	defff304 	addi	sp,sp,-52
   1674c:	dfc00c15 	stw	ra,48(sp)
   16750:	df000b15 	stw	fp,44(sp)
   16754:	df000b04 	addi	fp,sp,44
   16758:	e13ffc15 	stw	r4,-16(fp)
   1675c:	e17ffd15 	stw	r5,-12(fp)
   16760:	e1bffe15 	stw	r6,-8(fp)
   16764:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
   16768:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
   1676c:	e0bffd17 	ldw	r2,-12(fp)
   16770:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   16774:	00003706 	br	16854 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
   16778:	e0bffc17 	ldw	r2,-16(fp)
   1677c:	10800c17 	ldw	r2,48(r2)
   16780:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
   16784:	e0bffc17 	ldw	r2,-16(fp)
   16788:	10800d17 	ldw	r2,52(r2)
   1678c:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
   16790:	e0fff917 	ldw	r3,-28(fp)
   16794:	e0bff517 	ldw	r2,-44(fp)
   16798:	1880062e 	bgeu	r3,r2,167b4 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
   1679c:	e0fff517 	ldw	r3,-44(fp)
   167a0:	e0bff917 	ldw	r2,-28(fp)
   167a4:	1885c83a 	sub	r2,r3,r2
   167a8:	10bfffc4 	addi	r2,r2,-1
   167ac:	e0bff615 	stw	r2,-40(fp)
   167b0:	00000b06 	br	167e0 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
   167b4:	e0bff517 	ldw	r2,-44(fp)
   167b8:	10000526 	beq	r2,zero,167d0 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
   167bc:	00c20004 	movi	r3,2048
   167c0:	e0bff917 	ldw	r2,-28(fp)
   167c4:	1885c83a 	sub	r2,r3,r2
   167c8:	e0bff615 	stw	r2,-40(fp)
   167cc:	00000406 	br	167e0 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
   167d0:	00c1ffc4 	movi	r3,2047
   167d4:	e0bff917 	ldw	r2,-28(fp)
   167d8:	1885c83a 	sub	r2,r3,r2
   167dc:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   167e0:	e0bff617 	ldw	r2,-40(fp)
   167e4:	10001e26 	beq	r2,zero,16860 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
   167e8:	e0fffe17 	ldw	r3,-8(fp)
   167ec:	e0bff617 	ldw	r2,-40(fp)
   167f0:	1880022e 	bgeu	r3,r2,167fc <altera_avalon_jtag_uart_write+0xb4>
        n = count;
   167f4:	e0bffe17 	ldw	r2,-8(fp)
   167f8:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
   167fc:	e0bffc17 	ldw	r2,-16(fp)
   16800:	10c20e04 	addi	r3,r2,2104
   16804:	e0bff917 	ldw	r2,-28(fp)
   16808:	1885883a 	add	r2,r3,r2
   1680c:	e1bff617 	ldw	r6,-40(fp)
   16810:	e17ffd17 	ldw	r5,-12(fp)
   16814:	1009883a 	mov	r4,r2
   16818:	00092ec0 	call	92ec <memcpy>
      ptr   += n;
   1681c:	e0fffd17 	ldw	r3,-12(fp)
   16820:	e0bff617 	ldw	r2,-40(fp)
   16824:	1885883a 	add	r2,r3,r2
   16828:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
   1682c:	e0fffe17 	ldw	r3,-8(fp)
   16830:	e0bff617 	ldw	r2,-40(fp)
   16834:	1885c83a 	sub	r2,r3,r2
   16838:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   1683c:	e0fff917 	ldw	r3,-28(fp)
   16840:	e0bff617 	ldw	r2,-40(fp)
   16844:	1885883a 	add	r2,r3,r2
   16848:	10c1ffcc 	andi	r3,r2,2047
   1684c:	e0bffc17 	ldw	r2,-16(fp)
   16850:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   16854:	e0bffe17 	ldw	r2,-8(fp)
   16858:	00bfc716 	blt	zero,r2,16778 <__alt_data_end+0xf0016778>
   1685c:	00000106 	br	16864 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
   16860:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   16864:	0005303a 	rdctl	r2,status
   16868:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1686c:	e0fffb17 	ldw	r3,-20(fp)
   16870:	00bfff84 	movi	r2,-2
   16874:	1884703a 	and	r2,r3,r2
   16878:	1001703a 	wrctl	status,r2
  
  return context;
   1687c:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
   16880:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   16884:	e0bffc17 	ldw	r2,-16(fp)
   16888:	10800817 	ldw	r2,32(r2)
   1688c:	10c00094 	ori	r3,r2,2
   16890:	e0bffc17 	ldw	r2,-16(fp)
   16894:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   16898:	e0bffc17 	ldw	r2,-16(fp)
   1689c:	10800017 	ldw	r2,0(r2)
   168a0:	10800104 	addi	r2,r2,4
   168a4:	1007883a 	mov	r3,r2
   168a8:	e0bffc17 	ldw	r2,-16(fp)
   168ac:	10800817 	ldw	r2,32(r2)
   168b0:	18800035 	stwio	r2,0(r3)
   168b4:	e0bffa17 	ldw	r2,-24(fp)
   168b8:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   168bc:	e0bff817 	ldw	r2,-32(fp)
   168c0:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
   168c4:	e0bffe17 	ldw	r2,-8(fp)
   168c8:	0080100e 	bge	zero,r2,1690c <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
   168cc:	e0bfff17 	ldw	r2,-4(fp)
   168d0:	1090000c 	andi	r2,r2,16384
   168d4:	1000101e 	bne	r2,zero,16918 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
   168d8:	0001883a 	nop
   168dc:	e0bffc17 	ldw	r2,-16(fp)
   168e0:	10c00d17 	ldw	r3,52(r2)
   168e4:	e0bff517 	ldw	r2,-44(fp)
   168e8:	1880051e 	bne	r3,r2,16900 <altera_avalon_jtag_uart_write+0x1b8>
   168ec:	e0bffc17 	ldw	r2,-16(fp)
   168f0:	10c00917 	ldw	r3,36(r2)
   168f4:	e0bffc17 	ldw	r2,-16(fp)
   168f8:	10800117 	ldw	r2,4(r2)
   168fc:	18bff736 	bltu	r3,r2,168dc <__alt_data_end+0xf00168dc>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
   16900:	e0bffc17 	ldw	r2,-16(fp)
   16904:	10800917 	ldw	r2,36(r2)
   16908:	1000051e 	bne	r2,zero,16920 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
   1690c:	e0bffe17 	ldw	r2,-8(fp)
   16910:	00bfd016 	blt	zero,r2,16854 <__alt_data_end+0xf0016854>
   16914:	00000306 	br	16924 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
   16918:	0001883a 	nop
   1691c:	00000106 	br	16924 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
   16920:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
   16924:	e0fffd17 	ldw	r3,-12(fp)
   16928:	e0bff717 	ldw	r2,-36(fp)
   1692c:	18800426 	beq	r3,r2,16940 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
   16930:	e0fffd17 	ldw	r3,-12(fp)
   16934:	e0bff717 	ldw	r2,-36(fp)
   16938:	1885c83a 	sub	r2,r3,r2
   1693c:	00000606 	br	16958 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
   16940:	e0bfff17 	ldw	r2,-4(fp)
   16944:	1090000c 	andi	r2,r2,16384
   16948:	10000226 	beq	r2,zero,16954 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
   1694c:	00bffd44 	movi	r2,-11
   16950:	00000106 	br	16958 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
   16954:	00bffec4 	movi	r2,-5
}
   16958:	e037883a 	mov	sp,fp
   1695c:	dfc00117 	ldw	ra,4(sp)
   16960:	df000017 	ldw	fp,0(sp)
   16964:	dec00204 	addi	sp,sp,8
   16968:	f800283a 	ret

0001696c <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
   1696c:	defffa04 	addi	sp,sp,-24
   16970:	dfc00515 	stw	ra,20(sp)
   16974:	df000415 	stw	fp,16(sp)
   16978:	df000404 	addi	fp,sp,16
   1697c:	e13ffe15 	stw	r4,-8(fp)
   16980:	2805883a 	mov	r2,r5
   16984:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   16988:	e0bffe17 	ldw	r2,-8(fp)
   1698c:	10800017 	ldw	r2,0(r2)
   16990:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   16994:	008003f4 	movhi	r2,15
   16998:	10909004 	addi	r2,r2,16960
   1699c:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   169a0:	e0bffe17 	ldw	r2,-8(fp)
   169a4:	10800803 	ldbu	r2,32(r2)
   169a8:	10803fcc 	andi	r2,r2,255
   169ac:	1080201c 	xori	r2,r2,128
   169b0:	10bfe004 	addi	r2,r2,-128
   169b4:	1000151e 	bne	r2,zero,16a0c <lcd_write_command+0xa0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   169b8:	00000906 	br	169e0 <lcd_write_command+0x74>
    if (--i == 0)
   169bc:	e0bffc17 	ldw	r2,-16(fp)
   169c0:	10bfffc4 	addi	r2,r2,-1
   169c4:	e0bffc15 	stw	r2,-16(fp)
   169c8:	e0bffc17 	ldw	r2,-16(fp)
   169cc:	1000041e 	bne	r2,zero,169e0 <lcd_write_command+0x74>
    {
      sp->broken = 1;
   169d0:	e0bffe17 	ldw	r2,-8(fp)
   169d4:	00c00044 	movi	r3,1
   169d8:	10c00805 	stb	r3,32(r2)
      return;
   169dc:	00000c06 	br	16a10 <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   169e0:	e0bffd17 	ldw	r2,-12(fp)
   169e4:	10800104 	addi	r2,r2,4
   169e8:	10800037 	ldwio	r2,0(r2)
   169ec:	1080200c 	andi	r2,r2,128
   169f0:	103ff21e 	bne	r2,zero,169bc <__alt_data_end+0xf00169bc>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   169f4:	01001904 	movi	r4,100
   169f8:	001a4140 	call	1a414 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
   169fc:	e0bffd17 	ldw	r2,-12(fp)
   16a00:	e0ffff03 	ldbu	r3,-4(fp)
   16a04:	10c00035 	stwio	r3,0(r2)
   16a08:	00000106 	br	16a10 <lcd_write_command+0xa4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   16a0c:	0001883a 	nop
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
}
   16a10:	e037883a 	mov	sp,fp
   16a14:	dfc00117 	ldw	ra,4(sp)
   16a18:	df000017 	ldw	fp,0(sp)
   16a1c:	dec00204 	addi	sp,sp,8
   16a20:	f800283a 	ret

00016a24 <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
   16a24:	defffa04 	addi	sp,sp,-24
   16a28:	dfc00515 	stw	ra,20(sp)
   16a2c:	df000415 	stw	fp,16(sp)
   16a30:	df000404 	addi	fp,sp,16
   16a34:	e13ffe15 	stw	r4,-8(fp)
   16a38:	2805883a 	mov	r2,r5
   16a3c:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   16a40:	e0bffe17 	ldw	r2,-8(fp)
   16a44:	10800017 	ldw	r2,0(r2)
   16a48:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   16a4c:	008003f4 	movhi	r2,15
   16a50:	10909004 	addi	r2,r2,16960
   16a54:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   16a58:	e0bffe17 	ldw	r2,-8(fp)
   16a5c:	10800803 	ldbu	r2,32(r2)
   16a60:	10803fcc 	andi	r2,r2,255
   16a64:	1080201c 	xori	r2,r2,128
   16a68:	10bfe004 	addi	r2,r2,-128
   16a6c:	10001d1e 	bne	r2,zero,16ae4 <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   16a70:	00000906 	br	16a98 <lcd_write_data+0x74>
    if (--i == 0)
   16a74:	e0bffc17 	ldw	r2,-16(fp)
   16a78:	10bfffc4 	addi	r2,r2,-1
   16a7c:	e0bffc15 	stw	r2,-16(fp)
   16a80:	e0bffc17 	ldw	r2,-16(fp)
   16a84:	1000041e 	bne	r2,zero,16a98 <lcd_write_data+0x74>
    {
      sp->broken = 1;
   16a88:	e0bffe17 	ldw	r2,-8(fp)
   16a8c:	00c00044 	movi	r3,1
   16a90:	10c00805 	stb	r3,32(r2)
      return;
   16a94:	00001406 	br	16ae8 <lcd_write_data+0xc4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   16a98:	e0bffd17 	ldw	r2,-12(fp)
   16a9c:	10800104 	addi	r2,r2,4
   16aa0:	10800037 	ldwio	r2,0(r2)
   16aa4:	1080200c 	andi	r2,r2,128
   16aa8:	103ff21e 	bne	r2,zero,16a74 <__alt_data_end+0xf0016a74>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   16aac:	01001904 	movi	r4,100
   16ab0:	001a4140 	call	1a414 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
   16ab4:	e0bffd17 	ldw	r2,-12(fp)
   16ab8:	10800204 	addi	r2,r2,8
   16abc:	1007883a 	mov	r3,r2
   16ac0:	e0bfff03 	ldbu	r2,-4(fp)
   16ac4:	18800035 	stwio	r2,0(r3)

  sp->address++;
   16ac8:	e0bffe17 	ldw	r2,-8(fp)
   16acc:	108008c3 	ldbu	r2,35(r2)
   16ad0:	10800044 	addi	r2,r2,1
   16ad4:	1007883a 	mov	r3,r2
   16ad8:	e0bffe17 	ldw	r2,-8(fp)
   16adc:	10c008c5 	stb	r3,35(r2)
   16ae0:	00000106 	br	16ae8 <lcd_write_data+0xc4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   16ae4:	0001883a 	nop
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);

  sp->address++;
}
   16ae8:	e037883a 	mov	sp,fp
   16aec:	dfc00117 	ldw	ra,4(sp)
   16af0:	df000017 	ldw	fp,0(sp)
   16af4:	dec00204 	addi	sp,sp,8
   16af8:	f800283a 	ret

00016afc <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
   16afc:	defffc04 	addi	sp,sp,-16
   16b00:	dfc00315 	stw	ra,12(sp)
   16b04:	df000215 	stw	fp,8(sp)
   16b08:	df000204 	addi	fp,sp,8
   16b0c:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
   16b10:	01400044 	movi	r5,1
   16b14:	e13fff17 	ldw	r4,-4(fp)
   16b18:	001696c0 	call	1696c <lcd_write_command>

  sp->x = 0;
   16b1c:	e0bfff17 	ldw	r2,-4(fp)
   16b20:	10000845 	stb	zero,33(r2)
  sp->y = 0;
   16b24:	e0bfff17 	ldw	r2,-4(fp)
   16b28:	10000885 	stb	zero,34(r2)
  sp->address = 0;
   16b2c:	e0bfff17 	ldw	r2,-4(fp)
   16b30:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16b34:	e03ffe15 	stw	zero,-8(fp)
   16b38:	00001b06 	br	16ba8 <lcd_clear_screen+0xac>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
   16b3c:	e0bffe17 	ldw	r2,-8(fp)
   16b40:	108018e4 	muli	r2,r2,99
   16b44:	10801004 	addi	r2,r2,64
   16b48:	e0ffff17 	ldw	r3,-4(fp)
   16b4c:	1885883a 	add	r2,r3,r2
   16b50:	01801444 	movi	r6,81
   16b54:	01400804 	movi	r5,32
   16b58:	1009883a 	mov	r4,r2
   16b5c:	00094340 	call	9434 <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
   16b60:	e0bffe17 	ldw	r2,-8(fp)
   16b64:	108018e4 	muli	r2,r2,99
   16b68:	10800c04 	addi	r2,r2,48
   16b6c:	e0ffff17 	ldw	r3,-4(fp)
   16b70:	1885883a 	add	r2,r3,r2
   16b74:	01800404 	movi	r6,16
   16b78:	01400804 	movi	r5,32
   16b7c:	1009883a 	mov	r4,r2
   16b80:	00094340 	call	9434 <memset>
    sp->line[y].width = 0;
   16b84:	e0ffff17 	ldw	r3,-4(fp)
   16b88:	e0bffe17 	ldw	r2,-8(fp)
   16b8c:	108018e4 	muli	r2,r2,99
   16b90:	1885883a 	add	r2,r3,r2
   16b94:	10802444 	addi	r2,r2,145
   16b98:	10000005 	stb	zero,0(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16b9c:	e0bffe17 	ldw	r2,-8(fp)
   16ba0:	10800044 	addi	r2,r2,1
   16ba4:	e0bffe15 	stw	r2,-8(fp)
   16ba8:	e0bffe17 	ldw	r2,-8(fp)
   16bac:	10800090 	cmplti	r2,r2,2
   16bb0:	103fe21e 	bne	r2,zero,16b3c <__alt_data_end+0xf0016b3c>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
   16bb4:	0001883a 	nop
   16bb8:	e037883a 	mov	sp,fp
   16bbc:	dfc00117 	ldw	ra,4(sp)
   16bc0:	df000017 	ldw	fp,0(sp)
   16bc4:	dec00204 	addi	sp,sp,8
   16bc8:	f800283a 	ret

00016bcc <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
   16bcc:	defff704 	addi	sp,sp,-36
   16bd0:	dfc00815 	stw	ra,32(sp)
   16bd4:	df000715 	stw	fp,28(sp)
   16bd8:	df000704 	addi	fp,sp,28
   16bdc:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
   16be0:	e0bfff17 	ldw	r2,-4(fp)
   16be4:	10800943 	ldbu	r2,37(r2)
   16be8:	10803fcc 	andi	r2,r2,255
   16bec:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16bf0:	e03ff915 	stw	zero,-28(fp)
   16bf4:	00006806 	br	16d98 <lcd_repaint_screen+0x1cc>
  {
    int width  = sp->line[y].width;
   16bf8:	e0ffff17 	ldw	r3,-4(fp)
   16bfc:	e0bff917 	ldw	r2,-28(fp)
   16c00:	108018e4 	muli	r2,r2,99
   16c04:	1885883a 	add	r2,r3,r2
   16c08:	10802444 	addi	r2,r2,145
   16c0c:	10800003 	ldbu	r2,0(r2)
   16c10:	10803fcc 	andi	r2,r2,255
   16c14:	1080201c 	xori	r2,r2,128
   16c18:	10bfe004 	addi	r2,r2,-128
   16c1c:	e0bffd15 	stw	r2,-12(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
   16c20:	e0ffff17 	ldw	r3,-4(fp)
   16c24:	e0bff917 	ldw	r2,-28(fp)
   16c28:	108018e4 	muli	r2,r2,99
   16c2c:	1885883a 	add	r2,r3,r2
   16c30:	10802484 	addi	r2,r2,146
   16c34:	10800003 	ldbu	r2,0(r2)
   16c38:	10c03fcc 	andi	r3,r2,255
   16c3c:	e0bffc17 	ldw	r2,-16(fp)
   16c40:	1885383a 	mul	r2,r3,r2
   16c44:	1005d23a 	srai	r2,r2,8
   16c48:	e0bffb15 	stw	r2,-20(fp)
    if (offset >= width)
   16c4c:	e0fffb17 	ldw	r3,-20(fp)
   16c50:	e0bffd17 	ldw	r2,-12(fp)
   16c54:	18800116 	blt	r3,r2,16c5c <lcd_repaint_screen+0x90>
      offset = 0;
   16c58:	e03ffb15 	stw	zero,-20(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   16c5c:	e03ffa15 	stw	zero,-24(fp)
   16c60:	00004706 	br	16d80 <lcd_repaint_screen+0x1b4>
    {
      char c = sp->line[y].data[(x + offset) % width];
   16c64:	e0fffa17 	ldw	r3,-24(fp)
   16c68:	e0bffb17 	ldw	r2,-20(fp)
   16c6c:	1885883a 	add	r2,r3,r2
   16c70:	e0fffd17 	ldw	r3,-12(fp)
   16c74:	10c9283a 	div	r4,r2,r3
   16c78:	e0fffd17 	ldw	r3,-12(fp)
   16c7c:	20c7383a 	mul	r3,r4,r3
   16c80:	10c5c83a 	sub	r2,r2,r3
   16c84:	e13fff17 	ldw	r4,-4(fp)
   16c88:	e0fff917 	ldw	r3,-28(fp)
   16c8c:	18c018e4 	muli	r3,r3,99
   16c90:	20c7883a 	add	r3,r4,r3
   16c94:	1885883a 	add	r2,r3,r2
   16c98:	10801004 	addi	r2,r2,64
   16c9c:	10800003 	ldbu	r2,0(r2)
   16ca0:	e0bffe05 	stb	r2,-8(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
   16ca4:	e0ffff17 	ldw	r3,-4(fp)
   16ca8:	e0bff917 	ldw	r2,-28(fp)
   16cac:	108018e4 	muli	r2,r2,99
   16cb0:	1887883a 	add	r3,r3,r2
   16cb4:	e0bffa17 	ldw	r2,-24(fp)
   16cb8:	1885883a 	add	r2,r3,r2
   16cbc:	10800c04 	addi	r2,r2,48
   16cc0:	10800003 	ldbu	r2,0(r2)
   16cc4:	10c03fcc 	andi	r3,r2,255
   16cc8:	18c0201c 	xori	r3,r3,128
   16ccc:	18ffe004 	addi	r3,r3,-128
   16cd0:	e0bffe07 	ldb	r2,-8(fp)
   16cd4:	18802726 	beq	r3,r2,16d74 <lcd_repaint_screen+0x1a8>
      {
        unsigned char address = x + colstart[y];
   16cd8:	e0fff917 	ldw	r3,-28(fp)
   16cdc:	d0a01604 	addi	r2,gp,-32680
   16ce0:	1885883a 	add	r2,r3,r2
   16ce4:	10800003 	ldbu	r2,0(r2)
   16ce8:	1007883a 	mov	r3,r2
   16cec:	e0bffa17 	ldw	r2,-24(fp)
   16cf0:	1885883a 	add	r2,r3,r2
   16cf4:	e0bffe45 	stb	r2,-7(fp)

        if (address != sp->address)
   16cf8:	e0fffe43 	ldbu	r3,-7(fp)
   16cfc:	e0bfff17 	ldw	r2,-4(fp)
   16d00:	108008c3 	ldbu	r2,35(r2)
   16d04:	10803fcc 	andi	r2,r2,255
   16d08:	1080201c 	xori	r2,r2,128
   16d0c:	10bfe004 	addi	r2,r2,-128
   16d10:	18800a26 	beq	r3,r2,16d3c <lcd_repaint_screen+0x170>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
   16d14:	e0fffe43 	ldbu	r3,-7(fp)
   16d18:	00bfe004 	movi	r2,-128
   16d1c:	1884b03a 	or	r2,r3,r2
   16d20:	10803fcc 	andi	r2,r2,255
   16d24:	100b883a 	mov	r5,r2
   16d28:	e13fff17 	ldw	r4,-4(fp)
   16d2c:	001696c0 	call	1696c <lcd_write_command>
          sp->address = address;
   16d30:	e0fffe43 	ldbu	r3,-7(fp)
   16d34:	e0bfff17 	ldw	r2,-4(fp)
   16d38:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
   16d3c:	e0bffe03 	ldbu	r2,-8(fp)
   16d40:	10803fcc 	andi	r2,r2,255
   16d44:	100b883a 	mov	r5,r2
   16d48:	e13fff17 	ldw	r4,-4(fp)
   16d4c:	0016a240 	call	16a24 <lcd_write_data>
        sp->line[y].visible[x] = c;
   16d50:	e0ffff17 	ldw	r3,-4(fp)
   16d54:	e0bff917 	ldw	r2,-28(fp)
   16d58:	108018e4 	muli	r2,r2,99
   16d5c:	1887883a 	add	r3,r3,r2
   16d60:	e0bffa17 	ldw	r2,-24(fp)
   16d64:	1885883a 	add	r2,r3,r2
   16d68:	10800c04 	addi	r2,r2,48
   16d6c:	e0fffe03 	ldbu	r3,-8(fp)
   16d70:	10c00005 	stb	r3,0(r2)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   16d74:	e0bffa17 	ldw	r2,-24(fp)
   16d78:	10800044 	addi	r2,r2,1
   16d7c:	e0bffa15 	stw	r2,-24(fp)
   16d80:	e0bffa17 	ldw	r2,-24(fp)
   16d84:	10800410 	cmplti	r2,r2,16
   16d88:	103fb61e 	bne	r2,zero,16c64 <__alt_data_end+0xf0016c64>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16d8c:	e0bff917 	ldw	r2,-28(fp)
   16d90:	10800044 	addi	r2,r2,1
   16d94:	e0bff915 	stw	r2,-28(fp)
   16d98:	e0bff917 	ldw	r2,-28(fp)
   16d9c:	10800090 	cmplti	r2,r2,2
   16da0:	103f951e 	bne	r2,zero,16bf8 <__alt_data_end+0xf0016bf8>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
   16da4:	0001883a 	nop
   16da8:	e037883a 	mov	sp,fp
   16dac:	dfc00117 	ldw	ra,4(sp)
   16db0:	df000017 	ldw	fp,0(sp)
   16db4:	dec00204 	addi	sp,sp,8
   16db8:	f800283a 	ret

00016dbc <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
   16dbc:	defffc04 	addi	sp,sp,-16
   16dc0:	dfc00315 	stw	ra,12(sp)
   16dc4:	df000215 	stw	fp,8(sp)
   16dc8:	df000204 	addi	fp,sp,8
   16dcc:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16dd0:	e03ffe15 	stw	zero,-8(fp)
   16dd4:	00001d06 	br	16e4c <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
   16dd8:	e0bffe17 	ldw	r2,-8(fp)
   16ddc:	00800f16 	blt	zero,r2,16e1c <lcd_scroll_up+0x60>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
   16de0:	e0bffe17 	ldw	r2,-8(fp)
   16de4:	108018e4 	muli	r2,r2,99
   16de8:	10801004 	addi	r2,r2,64
   16dec:	e0ffff17 	ldw	r3,-4(fp)
   16df0:	1889883a 	add	r4,r3,r2
   16df4:	e0bffe17 	ldw	r2,-8(fp)
   16df8:	10800044 	addi	r2,r2,1
   16dfc:	108018e4 	muli	r2,r2,99
   16e00:	10801004 	addi	r2,r2,64
   16e04:	e0ffff17 	ldw	r3,-4(fp)
   16e08:	1885883a 	add	r2,r3,r2
   16e0c:	01801404 	movi	r6,80
   16e10:	100b883a 	mov	r5,r2
   16e14:	00092ec0 	call	92ec <memcpy>
   16e18:	00000906 	br	16e40 <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
   16e1c:	e0bffe17 	ldw	r2,-8(fp)
   16e20:	108018e4 	muli	r2,r2,99
   16e24:	10801004 	addi	r2,r2,64
   16e28:	e0ffff17 	ldw	r3,-4(fp)
   16e2c:	1885883a 	add	r2,r3,r2
   16e30:	01801404 	movi	r6,80
   16e34:	01400804 	movi	r5,32
   16e38:	1009883a 	mov	r4,r2
   16e3c:	00094340 	call	9434 <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16e40:	e0bffe17 	ldw	r2,-8(fp)
   16e44:	10800044 	addi	r2,r2,1
   16e48:	e0bffe15 	stw	r2,-8(fp)
   16e4c:	e0bffe17 	ldw	r2,-8(fp)
   16e50:	10800090 	cmplti	r2,r2,2
   16e54:	103fe01e 	bne	r2,zero,16dd8 <__alt_data_end+0xf0016dd8>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
   16e58:	e0bfff17 	ldw	r2,-4(fp)
   16e5c:	10800883 	ldbu	r2,34(r2)
   16e60:	10bfffc4 	addi	r2,r2,-1
   16e64:	1007883a 	mov	r3,r2
   16e68:	e0bfff17 	ldw	r2,-4(fp)
   16e6c:	10c00885 	stb	r3,34(r2)
}
   16e70:	0001883a 	nop
   16e74:	e037883a 	mov	sp,fp
   16e78:	dfc00117 	ldw	ra,4(sp)
   16e7c:	df000017 	ldw	fp,0(sp)
   16e80:	dec00204 	addi	sp,sp,8
   16e84:	f800283a 	ret

00016e88 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
   16e88:	defff904 	addi	sp,sp,-28
   16e8c:	dfc00615 	stw	ra,24(sp)
   16e90:	df000515 	stw	fp,20(sp)
   16e94:	df000504 	addi	fp,sp,20
   16e98:	e13ffe15 	stw	r4,-8(fp)
   16e9c:	2805883a 	mov	r2,r5
   16ea0:	e0bfff05 	stb	r2,-4(fp)
  int parm1 = 0, parm2 = 0;
   16ea4:	e03ffb15 	stw	zero,-20(fp)
   16ea8:	e03ffc15 	stw	zero,-16(fp)

  if (sp->escape[0] == '[')
   16eac:	e0bffe17 	ldw	r2,-8(fp)
   16eb0:	10800a03 	ldbu	r2,40(r2)
   16eb4:	10803fcc 	andi	r2,r2,255
   16eb8:	1080201c 	xori	r2,r2,128
   16ebc:	10bfe004 	addi	r2,r2,-128
   16ec0:	108016d8 	cmpnei	r2,r2,91
   16ec4:	1000411e 	bne	r2,zero,16fcc <lcd_handle_escape+0x144>
  {
    char * ptr = sp->escape+1;
   16ec8:	e0bffe17 	ldw	r2,-8(fp)
   16ecc:	10800a04 	addi	r2,r2,40
   16ed0:	10800044 	addi	r2,r2,1
   16ed4:	e0bffd15 	stw	r2,-12(fp)
    while (isdigit(*ptr))
   16ed8:	00000c06 	br	16f0c <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
   16edc:	e0bffb17 	ldw	r2,-20(fp)
   16ee0:	10c002a4 	muli	r3,r2,10
   16ee4:	e0bffd17 	ldw	r2,-12(fp)
   16ee8:	11000044 	addi	r4,r2,1
   16eec:	e13ffd15 	stw	r4,-12(fp)
   16ef0:	10800003 	ldbu	r2,0(r2)
   16ef4:	10803fcc 	andi	r2,r2,255
   16ef8:	1080201c 	xori	r2,r2,128
   16efc:	10bfe004 	addi	r2,r2,-128
   16f00:	10bff404 	addi	r2,r2,-48
   16f04:	1885883a 	add	r2,r3,r2
   16f08:	e0bffb15 	stw	r2,-20(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
   16f0c:	d0e01b17 	ldw	r3,-32660(gp)
   16f10:	e0bffd17 	ldw	r2,-12(fp)
   16f14:	10800003 	ldbu	r2,0(r2)
   16f18:	10803fcc 	andi	r2,r2,255
   16f1c:	1080201c 	xori	r2,r2,128
   16f20:	10bfe004 	addi	r2,r2,-128
   16f24:	10800044 	addi	r2,r2,1
   16f28:	1885883a 	add	r2,r3,r2
   16f2c:	10800003 	ldbu	r2,0(r2)
   16f30:	10803fcc 	andi	r2,r2,255
   16f34:	1080010c 	andi	r2,r2,4
   16f38:	103fe81e 	bne	r2,zero,16edc <__alt_data_end+0xf0016edc>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
   16f3c:	e0bffd17 	ldw	r2,-12(fp)
   16f40:	10800003 	ldbu	r2,0(r2)
   16f44:	10803fcc 	andi	r2,r2,255
   16f48:	1080201c 	xori	r2,r2,128
   16f4c:	10bfe004 	addi	r2,r2,-128
   16f50:	10800ed8 	cmpnei	r2,r2,59
   16f54:	10001f1e 	bne	r2,zero,16fd4 <lcd_handle_escape+0x14c>
    {
      ptr++;
   16f58:	e0bffd17 	ldw	r2,-12(fp)
   16f5c:	10800044 	addi	r2,r2,1
   16f60:	e0bffd15 	stw	r2,-12(fp)
      while (isdigit(*ptr))
   16f64:	00000c06 	br	16f98 <lcd_handle_escape+0x110>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
   16f68:	e0bffc17 	ldw	r2,-16(fp)
   16f6c:	10c002a4 	muli	r3,r2,10
   16f70:	e0bffd17 	ldw	r2,-12(fp)
   16f74:	11000044 	addi	r4,r2,1
   16f78:	e13ffd15 	stw	r4,-12(fp)
   16f7c:	10800003 	ldbu	r2,0(r2)
   16f80:	10803fcc 	andi	r2,r2,255
   16f84:	1080201c 	xori	r2,r2,128
   16f88:	10bfe004 	addi	r2,r2,-128
   16f8c:	10bff404 	addi	r2,r2,-48
   16f90:	1885883a 	add	r2,r3,r2
   16f94:	e0bffc15 	stw	r2,-16(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
   16f98:	d0e01b17 	ldw	r3,-32660(gp)
   16f9c:	e0bffd17 	ldw	r2,-12(fp)
   16fa0:	10800003 	ldbu	r2,0(r2)
   16fa4:	10803fcc 	andi	r2,r2,255
   16fa8:	1080201c 	xori	r2,r2,128
   16fac:	10bfe004 	addi	r2,r2,-128
   16fb0:	10800044 	addi	r2,r2,1
   16fb4:	1885883a 	add	r2,r3,r2
   16fb8:	10800003 	ldbu	r2,0(r2)
   16fbc:	10803fcc 	andi	r2,r2,255
   16fc0:	1080010c 	andi	r2,r2,4
   16fc4:	103fe81e 	bne	r2,zero,16f68 <__alt_data_end+0xf0016f68>
   16fc8:	00000206 	br	16fd4 <lcd_handle_escape+0x14c>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
   16fcc:	00bfffc4 	movi	r2,-1
   16fd0:	e0bffb15 	stw	r2,-20(fp)

  switch (c)
   16fd4:	e0bfff07 	ldb	r2,-4(fp)
   16fd8:	10c012a0 	cmpeqi	r3,r2,74
   16fdc:	1800291e 	bne	r3,zero,17084 <lcd_handle_escape+0x1fc>
   16fe0:	10c012c8 	cmpgei	r3,r2,75
   16fe4:	1800031e 	bne	r3,zero,16ff4 <lcd_handle_escape+0x16c>
   16fe8:	10801220 	cmpeqi	r2,r2,72
   16fec:	1000061e 	bne	r2,zero,17008 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   16ff0:	00004a06 	br	1711c <lcd_handle_escape+0x294>
    }
  }
  else
    parm1 = -1;

  switch (c)
   16ff4:	10c012e0 	cmpeqi	r3,r2,75
   16ff8:	1800281e 	bne	r3,zero,1709c <lcd_handle_escape+0x214>
   16ffc:	108019a0 	cmpeqi	r2,r2,102
   17000:	1000011e 	bne	r2,zero,17008 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   17004:	00004506 	br	1711c <lcd_handle_escape+0x294>

  switch (c)
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
   17008:	e0bffc17 	ldw	r2,-16(fp)
   1700c:	0080050e 	bge	zero,r2,17024 <lcd_handle_escape+0x19c>
      sp->x = parm2 - 1;
   17010:	e0bffc17 	ldw	r2,-16(fp)
   17014:	10bfffc4 	addi	r2,r2,-1
   17018:	1007883a 	mov	r3,r2
   1701c:	e0bffe17 	ldw	r2,-8(fp)
   17020:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
   17024:	e0bffb17 	ldw	r2,-20(fp)
   17028:	0080370e 	bge	zero,r2,17108 <lcd_handle_escape+0x280>
    {
      sp->y = parm1 - 1;
   1702c:	e0bffb17 	ldw	r2,-20(fp)
   17030:	10bfffc4 	addi	r2,r2,-1
   17034:	1007883a 	mov	r3,r2
   17038:	e0bffe17 	ldw	r2,-8(fp)
   1703c:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
   17040:	e0bffe17 	ldw	r2,-8(fp)
   17044:	10800883 	ldbu	r2,34(r2)
   17048:	10803fcc 	andi	r2,r2,255
   1704c:	10800170 	cmpltui	r2,r2,5
   17050:	1000061e 	bne	r2,zero,1706c <lcd_handle_escape+0x1e4>
        sp->y = ALT_LCD_HEIGHT * 2;
   17054:	e0bffe17 	ldw	r2,-8(fp)
   17058:	00c00104 	movi	r3,4
   1705c:	10c00885 	stb	r3,34(r2)
      while (sp->y > ALT_LCD_HEIGHT)
   17060:	00000206 	br	1706c <lcd_handle_escape+0x1e4>
        lcd_scroll_up(sp);
   17064:	e13ffe17 	ldw	r4,-8(fp)
   17068:	0016dbc0 	call	16dbc <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
   1706c:	e0bffe17 	ldw	r2,-8(fp)
   17070:	10800883 	ldbu	r2,34(r2)
   17074:	10803fcc 	andi	r2,r2,255
   17078:	108000e8 	cmpgeui	r2,r2,3
   1707c:	103ff91e 	bne	r2,zero,17064 <__alt_data_end+0xf0017064>
        lcd_scroll_up(sp);
    }
    break;
   17080:	00002106 	br	17108 <lcd_handle_escape+0x280>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
   17084:	e0bffb17 	ldw	r2,-20(fp)
   17088:	10800098 	cmpnei	r2,r2,2
   1708c:	1000201e 	bne	r2,zero,17110 <lcd_handle_escape+0x288>
      lcd_clear_screen(sp);
   17090:	e13ffe17 	ldw	r4,-8(fp)
   17094:	0016afc0 	call	16afc <lcd_clear_screen>
    break;
   17098:	00001d06 	br	17110 <lcd_handle_escape+0x288>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
   1709c:	e0bffb17 	ldw	r2,-20(fp)
   170a0:	00801d16 	blt	zero,r2,17118 <lcd_handle_escape+0x290>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   170a4:	e0bffe17 	ldw	r2,-8(fp)
   170a8:	10800843 	ldbu	r2,33(r2)
   170ac:	10803fcc 	andi	r2,r2,255
   170b0:	10801428 	cmpgeui	r2,r2,80
   170b4:	1000181e 	bne	r2,zero,17118 <lcd_handle_escape+0x290>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
   170b8:	e0bffe17 	ldw	r2,-8(fp)
   170bc:	10800883 	ldbu	r2,34(r2)
   170c0:	10803fcc 	andi	r2,r2,255
   170c4:	108018e4 	muli	r2,r2,99
   170c8:	10801004 	addi	r2,r2,64
   170cc:	e0fffe17 	ldw	r3,-8(fp)
   170d0:	1887883a 	add	r3,r3,r2
   170d4:	e0bffe17 	ldw	r2,-8(fp)
   170d8:	10800843 	ldbu	r2,33(r2)
   170dc:	10803fcc 	andi	r2,r2,255
   170e0:	1889883a 	add	r4,r3,r2
   170e4:	e0bffe17 	ldw	r2,-8(fp)
   170e8:	10800843 	ldbu	r2,33(r2)
   170ec:	10803fcc 	andi	r2,r2,255
   170f0:	00c01404 	movi	r3,80
   170f4:	1885c83a 	sub	r2,r3,r2
   170f8:	100d883a 	mov	r6,r2
   170fc:	01400804 	movi	r5,32
   17100:	00094340 	call	9434 <memset>
    }
    break;
   17104:	00000406 	br	17118 <lcd_handle_escape+0x290>
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
        lcd_scroll_up(sp);
    }
    break;
   17108:	0001883a 	nop
   1710c:	00000306 	br	1711c <lcd_handle_escape+0x294>
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
      lcd_clear_screen(sp);
    break;
   17110:	0001883a 	nop
   17114:	00000106 	br	1711c <lcd_handle_escape+0x294>
    if (parm1 < 1)
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
   17118:	0001883a 	nop
  }
}
   1711c:	0001883a 	nop
   17120:	e037883a 	mov	sp,fp
   17124:	dfc00117 	ldw	ra,4(sp)
   17128:	df000017 	ldw	fp,0(sp)
   1712c:	dec00204 	addi	sp,sp,8
   17130:	f800283a 	ret

00017134 <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
   17134:	defff304 	addi	sp,sp,-52
   17138:	dfc00c15 	stw	ra,48(sp)
   1713c:	df000b15 	stw	fp,44(sp)
   17140:	df000b04 	addi	fp,sp,44
   17144:	e13ffc15 	stw	r4,-16(fp)
   17148:	e17ffd15 	stw	r5,-12(fp)
   1714c:	e1bffe15 	stw	r6,-8(fp)
   17150:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
   17154:	e0bffe17 	ldw	r2,-8(fp)
   17158:	e0fffd17 	ldw	r3,-12(fp)
   1715c:	1885883a 	add	r2,r3,r2
   17160:	e0bff815 	stw	r2,-32(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
   17164:	e0bffc17 	ldw	r2,-16(fp)
   17168:	00c00044 	movi	r3,1
   1716c:	10c009c5 	stb	r3,39(r2)

  for ( ; ptr < end ; ptr++)
   17170:	00009906 	br	173d8 <altera_avalon_lcd_16207_write+0x2a4>
  {
    char c = *ptr;
   17174:	e0bffd17 	ldw	r2,-12(fp)
   17178:	10800003 	ldbu	r2,0(r2)
   1717c:	e0bff905 	stb	r2,-28(fp)

    if (sp->esccount >= 0)
   17180:	e0bffc17 	ldw	r2,-16(fp)
   17184:	10800903 	ldbu	r2,36(r2)
   17188:	10803fcc 	andi	r2,r2,255
   1718c:	1080201c 	xori	r2,r2,128
   17190:	10bfe004 	addi	r2,r2,-128
   17194:	10003716 	blt	r2,zero,17274 <altera_avalon_lcd_16207_write+0x140>
    {
      unsigned int esccount = sp->esccount;
   17198:	e0bffc17 	ldw	r2,-16(fp)
   1719c:	10800903 	ldbu	r2,36(r2)
   171a0:	10803fcc 	andi	r2,r2,255
   171a4:	1080201c 	xori	r2,r2,128
   171a8:	10bfe004 	addi	r2,r2,-128
   171ac:	e0bffa15 	stw	r2,-24(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
   171b0:	e0bffa17 	ldw	r2,-24(fp)
   171b4:	1000031e 	bne	r2,zero,171c4 <altera_avalon_lcd_16207_write+0x90>
   171b8:	e0bff907 	ldb	r2,-28(fp)
   171bc:	108016d8 	cmpnei	r2,r2,91
   171c0:	10000d1e 	bne	r2,zero,171f8 <altera_avalon_lcd_16207_write+0xc4>
   171c4:	e0bffa17 	ldw	r2,-24(fp)
   171c8:	10001826 	beq	r2,zero,1722c <altera_avalon_lcd_16207_write+0xf8>
          (esccount > 0 && !isdigit(c) && c != ';'))
   171cc:	d0e01b17 	ldw	r3,-32660(gp)
   171d0:	e0bff907 	ldb	r2,-28(fp)
   171d4:	10800044 	addi	r2,r2,1
   171d8:	1885883a 	add	r2,r3,r2
   171dc:	10800003 	ldbu	r2,0(r2)
   171e0:	10803fcc 	andi	r2,r2,255
   171e4:	1080010c 	andi	r2,r2,4
   171e8:	1000101e 	bne	r2,zero,1722c <altera_avalon_lcd_16207_write+0xf8>
   171ec:	e0bff907 	ldb	r2,-28(fp)
   171f0:	10800ee0 	cmpeqi	r2,r2,59
   171f4:	10000d1e 	bne	r2,zero,1722c <altera_avalon_lcd_16207_write+0xf8>
      {
        sp->escape[esccount] = 0;
   171f8:	e0fffc17 	ldw	r3,-16(fp)
   171fc:	e0bffa17 	ldw	r2,-24(fp)
   17200:	1885883a 	add	r2,r3,r2
   17204:	10800a04 	addi	r2,r2,40
   17208:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
   1720c:	e0bff907 	ldb	r2,-28(fp)
   17210:	100b883a 	mov	r5,r2
   17214:	e13ffc17 	ldw	r4,-16(fp)
   17218:	0016e880 	call	16e88 <lcd_handle_escape>

        sp->esccount = -1;
   1721c:	e0bffc17 	ldw	r2,-16(fp)
   17220:	00ffffc4 	movi	r3,-1
   17224:	10c00905 	stb	r3,36(r2)
   17228:	00006806 	br	173cc <altera_avalon_lcd_16207_write+0x298>
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
   1722c:	e0bffc17 	ldw	r2,-16(fp)
   17230:	10800903 	ldbu	r2,36(r2)
   17234:	10803fcc 	andi	r2,r2,255
   17238:	108001e8 	cmpgeui	r2,r2,7
   1723c:	1000631e 	bne	r2,zero,173cc <altera_avalon_lcd_16207_write+0x298>
      {
        sp->escape[esccount] = c;
   17240:	e0fffc17 	ldw	r3,-16(fp)
   17244:	e0bffa17 	ldw	r2,-24(fp)
   17248:	1885883a 	add	r2,r3,r2
   1724c:	10800a04 	addi	r2,r2,40
   17250:	e0fff903 	ldbu	r3,-28(fp)
   17254:	10c00005 	stb	r3,0(r2)
        sp->esccount++;
   17258:	e0bffc17 	ldw	r2,-16(fp)
   1725c:	10800903 	ldbu	r2,36(r2)
   17260:	10800044 	addi	r2,r2,1
   17264:	1007883a 	mov	r3,r2
   17268:	e0bffc17 	ldw	r2,-16(fp)
   1726c:	10c00905 	stb	r3,36(r2)
   17270:	00005606 	br	173cc <altera_avalon_lcd_16207_write+0x298>
      }
    }
    else if (c == 27) /* ESC */
   17274:	e0bff907 	ldb	r2,-28(fp)
   17278:	108006d8 	cmpnei	r2,r2,27
   1727c:	1000031e 	bne	r2,zero,1728c <altera_avalon_lcd_16207_write+0x158>
    {
      sp->esccount = 0;
   17280:	e0bffc17 	ldw	r2,-16(fp)
   17284:	10000905 	stb	zero,36(r2)
   17288:	00005006 	br	173cc <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\r')
   1728c:	e0bff907 	ldb	r2,-28(fp)
   17290:	10800358 	cmpnei	r2,r2,13
   17294:	1000031e 	bne	r2,zero,172a4 <altera_avalon_lcd_16207_write+0x170>
    {
      sp->x = 0;
   17298:	e0bffc17 	ldw	r2,-16(fp)
   1729c:	10000845 	stb	zero,33(r2)
   172a0:	00004a06 	br	173cc <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\n')
   172a4:	e0bff907 	ldb	r2,-28(fp)
   172a8:	10800298 	cmpnei	r2,r2,10
   172ac:	1000101e 	bne	r2,zero,172f0 <altera_avalon_lcd_16207_write+0x1bc>
    {
      sp->x = 0;
   172b0:	e0bffc17 	ldw	r2,-16(fp)
   172b4:	10000845 	stb	zero,33(r2)
      sp->y++;
   172b8:	e0bffc17 	ldw	r2,-16(fp)
   172bc:	10800883 	ldbu	r2,34(r2)
   172c0:	10800044 	addi	r2,r2,1
   172c4:	1007883a 	mov	r3,r2
   172c8:	e0bffc17 	ldw	r2,-16(fp)
   172cc:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
   172d0:	e0bffc17 	ldw	r2,-16(fp)
   172d4:	10800883 	ldbu	r2,34(r2)
   172d8:	10803fcc 	andi	r2,r2,255
   172dc:	108000f0 	cmpltui	r2,r2,3
   172e0:	10003a1e 	bne	r2,zero,173cc <altera_avalon_lcd_16207_write+0x298>
        lcd_scroll_up(sp);
   172e4:	e13ffc17 	ldw	r4,-16(fp)
   172e8:	0016dbc0 	call	16dbc <lcd_scroll_up>
   172ec:	00003706 	br	173cc <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\b')
   172f0:	e0bff907 	ldb	r2,-28(fp)
   172f4:	10800218 	cmpnei	r2,r2,8
   172f8:	10000b1e 	bne	r2,zero,17328 <altera_avalon_lcd_16207_write+0x1f4>
    {
      if (sp->x > 0)
   172fc:	e0bffc17 	ldw	r2,-16(fp)
   17300:	10800843 	ldbu	r2,33(r2)
   17304:	10803fcc 	andi	r2,r2,255
   17308:	10003026 	beq	r2,zero,173cc <altera_avalon_lcd_16207_write+0x298>
        sp->x--;
   1730c:	e0bffc17 	ldw	r2,-16(fp)
   17310:	10800843 	ldbu	r2,33(r2)
   17314:	10bfffc4 	addi	r2,r2,-1
   17318:	1007883a 	mov	r3,r2
   1731c:	e0bffc17 	ldw	r2,-16(fp)
   17320:	10c00845 	stb	r3,33(r2)
   17324:	00002906 	br	173cc <altera_avalon_lcd_16207_write+0x298>
    }
    else if (isprint(c))
   17328:	d0e01b17 	ldw	r3,-32660(gp)
   1732c:	e0bff907 	ldb	r2,-28(fp)
   17330:	10800044 	addi	r2,r2,1
   17334:	1885883a 	add	r2,r3,r2
   17338:	10800003 	ldbu	r2,0(r2)
   1733c:	10803fcc 	andi	r2,r2,255
   17340:	1080201c 	xori	r2,r2,128
   17344:	10bfe004 	addi	r2,r2,-128
   17348:	108025cc 	andi	r2,r2,151
   1734c:	10001f26 	beq	r2,zero,173cc <altera_avalon_lcd_16207_write+0x298>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
   17350:	e0bffc17 	ldw	r2,-16(fp)
   17354:	10800883 	ldbu	r2,34(r2)
   17358:	10803fcc 	andi	r2,r2,255
   1735c:	108000b0 	cmpltui	r2,r2,2
   17360:	1000021e 	bne	r2,zero,1736c <altera_avalon_lcd_16207_write+0x238>
        lcd_scroll_up(sp);
   17364:	e13ffc17 	ldw	r4,-16(fp)
   17368:	0016dbc0 	call	16dbc <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   1736c:	e0bffc17 	ldw	r2,-16(fp)
   17370:	10800843 	ldbu	r2,33(r2)
   17374:	10803fcc 	andi	r2,r2,255
   17378:	10801428 	cmpgeui	r2,r2,80
   1737c:	10000d1e 	bne	r2,zero,173b4 <altera_avalon_lcd_16207_write+0x280>
        sp->line[sp->y].data[sp->x] = c;
   17380:	e0bffc17 	ldw	r2,-16(fp)
   17384:	10800883 	ldbu	r2,34(r2)
   17388:	10c03fcc 	andi	r3,r2,255
   1738c:	e0bffc17 	ldw	r2,-16(fp)
   17390:	10800843 	ldbu	r2,33(r2)
   17394:	10803fcc 	andi	r2,r2,255
   17398:	e13ffc17 	ldw	r4,-16(fp)
   1739c:	18c018e4 	muli	r3,r3,99
   173a0:	20c7883a 	add	r3,r4,r3
   173a4:	1885883a 	add	r2,r3,r2
   173a8:	10801004 	addi	r2,r2,64
   173ac:	e0fff903 	ldbu	r3,-28(fp)
   173b0:	10c00005 	stb	r3,0(r2)

      sp->x++;
   173b4:	e0bffc17 	ldw	r2,-16(fp)
   173b8:	10800843 	ldbu	r2,33(r2)
   173bc:	10800044 	addi	r2,r2,1
   173c0:	1007883a 	mov	r3,r2
   173c4:	e0bffc17 	ldw	r2,-16(fp)
   173c8:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
   173cc:	e0bffd17 	ldw	r2,-12(fp)
   173d0:	10800044 	addi	r2,r2,1
   173d4:	e0bffd15 	stw	r2,-12(fp)
   173d8:	e0fffd17 	ldw	r3,-12(fp)
   173dc:	e0bff817 	ldw	r2,-32(fp)
   173e0:	18bf6436 	bltu	r3,r2,17174 <__alt_data_end+0xf0017174>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
   173e4:	00800404 	movi	r2,16
   173e8:	e0bff615 	stw	r2,-40(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   173ec:	e03ff515 	stw	zero,-44(fp)
   173f0:	00003706 	br	174d0 <altera_avalon_lcd_16207_write+0x39c>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   173f4:	00801404 	movi	r2,80
   173f8:	e0bff715 	stw	r2,-36(fp)
   173fc:	00001106 	br	17444 <altera_avalon_lcd_16207_write+0x310>
      if (sp->line[y].data[width-1] != ' ')
   17400:	e0bff717 	ldw	r2,-36(fp)
   17404:	10bfffc4 	addi	r2,r2,-1
   17408:	e13ffc17 	ldw	r4,-16(fp)
   1740c:	e0fff517 	ldw	r3,-44(fp)
   17410:	18c018e4 	muli	r3,r3,99
   17414:	20c7883a 	add	r3,r4,r3
   17418:	1885883a 	add	r2,r3,r2
   1741c:	10801004 	addi	r2,r2,64
   17420:	10800003 	ldbu	r2,0(r2)
   17424:	10803fcc 	andi	r2,r2,255
   17428:	1080201c 	xori	r2,r2,128
   1742c:	10bfe004 	addi	r2,r2,-128
   17430:	10800820 	cmpeqi	r2,r2,32
   17434:	10000626 	beq	r2,zero,17450 <altera_avalon_lcd_16207_write+0x31c>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   17438:	e0bff717 	ldw	r2,-36(fp)
   1743c:	10bfffc4 	addi	r2,r2,-1
   17440:	e0bff715 	stw	r2,-36(fp)
   17444:	e0bff717 	ldw	r2,-36(fp)
   17448:	00bfed16 	blt	zero,r2,17400 <__alt_data_end+0xf0017400>
   1744c:	00000106 	br	17454 <altera_avalon_lcd_16207_write+0x320>
      if (sp->line[y].data[width-1] != ' ')
        break;
   17450:	0001883a 	nop

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
   17454:	e0bff717 	ldw	r2,-36(fp)
   17458:	10800448 	cmpgei	r2,r2,17
   1745c:	1000031e 	bne	r2,zero,1746c <altera_avalon_lcd_16207_write+0x338>
      width = ALT_LCD_WIDTH;
   17460:	00800404 	movi	r2,16
   17464:	e0bff715 	stw	r2,-36(fp)
   17468:	00000306 	br	17478 <altera_avalon_lcd_16207_write+0x344>
    else
      width++;
   1746c:	e0bff717 	ldw	r2,-36(fp)
   17470:	10800044 	addi	r2,r2,1
   17474:	e0bff715 	stw	r2,-36(fp)

    sp->line[y].width = width;
   17478:	e0bff717 	ldw	r2,-36(fp)
   1747c:	1009883a 	mov	r4,r2
   17480:	e0fffc17 	ldw	r3,-16(fp)
   17484:	e0bff517 	ldw	r2,-44(fp)
   17488:	108018e4 	muli	r2,r2,99
   1748c:	1885883a 	add	r2,r3,r2
   17490:	10802444 	addi	r2,r2,145
   17494:	11000005 	stb	r4,0(r2)
    if (widthmax < width)
   17498:	e0fff617 	ldw	r3,-40(fp)
   1749c:	e0bff717 	ldw	r2,-36(fp)
   174a0:	1880020e 	bge	r3,r2,174ac <altera_avalon_lcd_16207_write+0x378>
      widthmax = width;
   174a4:	e0bff717 	ldw	r2,-36(fp)
   174a8:	e0bff615 	stw	r2,-40(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
   174ac:	e0fffc17 	ldw	r3,-16(fp)
   174b0:	e0bff517 	ldw	r2,-44(fp)
   174b4:	108018e4 	muli	r2,r2,99
   174b8:	1885883a 	add	r2,r3,r2
   174bc:	10802484 	addi	r2,r2,146
   174c0:	10000005 	stb	zero,0(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   174c4:	e0bff517 	ldw	r2,-44(fp)
   174c8:	10800044 	addi	r2,r2,1
   174cc:	e0bff515 	stw	r2,-44(fp)
   174d0:	e0bff517 	ldw	r2,-44(fp)
   174d4:	10800090 	cmplti	r2,r2,2
   174d8:	103fc61e 	bne	r2,zero,173f4 <__alt_data_end+0xf00173f4>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
   174dc:	e0bff617 	ldw	r2,-40(fp)
   174e0:	10800448 	cmpgei	r2,r2,17
   174e4:	1000031e 	bne	r2,zero,174f4 <altera_avalon_lcd_16207_write+0x3c0>
    sp->scrollmax = 0;
   174e8:	e0bffc17 	ldw	r2,-16(fp)
   174ec:	10000985 	stb	zero,38(r2)
   174f0:	00002d06 	br	175a8 <altera_avalon_lcd_16207_write+0x474>
  else
  {
    widthmax *= 2;
   174f4:	e0bff617 	ldw	r2,-40(fp)
   174f8:	1085883a 	add	r2,r2,r2
   174fc:	e0bff615 	stw	r2,-40(fp)
    sp->scrollmax = widthmax;
   17500:	e0bff617 	ldw	r2,-40(fp)
   17504:	1007883a 	mov	r3,r2
   17508:	e0bffc17 	ldw	r2,-16(fp)
   1750c:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17510:	e03ff515 	stw	zero,-44(fp)
   17514:	00002106 	br	1759c <altera_avalon_lcd_16207_write+0x468>
      if (sp->line[y].width > ALT_LCD_WIDTH)
   17518:	e0fffc17 	ldw	r3,-16(fp)
   1751c:	e0bff517 	ldw	r2,-44(fp)
   17520:	108018e4 	muli	r2,r2,99
   17524:	1885883a 	add	r2,r3,r2
   17528:	10802444 	addi	r2,r2,145
   1752c:	10800003 	ldbu	r2,0(r2)
   17530:	10803fcc 	andi	r2,r2,255
   17534:	1080201c 	xori	r2,r2,128
   17538:	10bfe004 	addi	r2,r2,-128
   1753c:	10800450 	cmplti	r2,r2,17
   17540:	1000131e 	bne	r2,zero,17590 <altera_avalon_lcd_16207_write+0x45c>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
   17544:	e0fffc17 	ldw	r3,-16(fp)
   17548:	e0bff517 	ldw	r2,-44(fp)
   1754c:	108018e4 	muli	r2,r2,99
   17550:	1885883a 	add	r2,r3,r2
   17554:	10802444 	addi	r2,r2,145
   17558:	10800003 	ldbu	r2,0(r2)
   1755c:	10803fcc 	andi	r2,r2,255
   17560:	1080201c 	xori	r2,r2,128
   17564:	10bfe004 	addi	r2,r2,-128
   17568:	1006923a 	slli	r3,r2,8
   1756c:	e0bff617 	ldw	r2,-40(fp)
   17570:	1885283a 	div	r2,r3,r2
   17574:	1009883a 	mov	r4,r2
   17578:	e0fffc17 	ldw	r3,-16(fp)
   1757c:	e0bff517 	ldw	r2,-44(fp)
   17580:	108018e4 	muli	r2,r2,99
   17584:	1885883a 	add	r2,r3,r2
   17588:	10802484 	addi	r2,r2,146
   1758c:	11000005 	stb	r4,0(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17590:	e0bff517 	ldw	r2,-44(fp)
   17594:	10800044 	addi	r2,r2,1
   17598:	e0bff515 	stw	r2,-44(fp)
   1759c:	e0bff517 	ldw	r2,-44(fp)
   175a0:	10800090 	cmplti	r2,r2,2
   175a4:	103fdc1e 	bne	r2,zero,17518 <__alt_data_end+0xf0017518>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
   175a8:	e0bffc17 	ldw	r2,-16(fp)
   175ac:	10800943 	ldbu	r2,37(r2)
   175b0:	10803fcc 	andi	r2,r2,255
   175b4:	e0bffb15 	stw	r2,-20(fp)

    lcd_repaint_screen(sp);
   175b8:	e13ffc17 	ldw	r4,-16(fp)
   175bc:	0016bcc0 	call	16bcc <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
   175c0:	e0bffc17 	ldw	r2,-16(fp)
   175c4:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
   175c8:	e0bffc17 	ldw	r2,-16(fp)
   175cc:	10800943 	ldbu	r2,37(r2)
   175d0:	10c03fcc 	andi	r3,r2,255
   175d4:	e0bffb17 	ldw	r2,-20(fp)
   175d8:	18800426 	beq	r3,r2,175ec <altera_avalon_lcd_16207_write+0x4b8>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
   175dc:	e0bffc17 	ldw	r2,-16(fp)
   175e0:	00c00044 	movi	r3,1
   175e4:	10c009c5 	stb	r3,39(r2)
  }
   175e8:	003fef06 	br	175a8 <__alt_data_end+0xf00175a8>
    sp->active = 0;

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
      break;
   175ec:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
   175f0:	e0bffe17 	ldw	r2,-8(fp)
}
   175f4:	e037883a 	mov	sp,fp
   175f8:	dfc00117 	ldw	ra,4(sp)
   175fc:	df000017 	ldw	fp,0(sp)
   17600:	dec00204 	addi	sp,sp,8
   17604:	f800283a 	ret

00017608 <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
   17608:	defffc04 	addi	sp,sp,-16
   1760c:	dfc00315 	stw	ra,12(sp)
   17610:	df000215 	stw	fp,8(sp)
   17614:	df000204 	addi	fp,sp,8
   17618:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
   1761c:	e0bfff17 	ldw	r2,-4(fp)
   17620:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
   17624:	e0bffe17 	ldw	r2,-8(fp)
   17628:	10800943 	ldbu	r2,37(r2)
   1762c:	10803fcc 	andi	r2,r2,255
   17630:	10c00044 	addi	r3,r2,1
   17634:	e0bffe17 	ldw	r2,-8(fp)
   17638:	10800983 	ldbu	r2,38(r2)
   1763c:	10803fcc 	andi	r2,r2,255
   17640:	18800316 	blt	r3,r2,17650 <alt_lcd_16207_timeout+0x48>
    sp->scrollpos = 0;
   17644:	e0bffe17 	ldw	r2,-8(fp)
   17648:	10000945 	stb	zero,37(r2)
   1764c:	00000606 	br	17668 <alt_lcd_16207_timeout+0x60>
  else
    sp->scrollpos = sp->scrollpos + 1;
   17650:	e0bffe17 	ldw	r2,-8(fp)
   17654:	10800943 	ldbu	r2,37(r2)
   17658:	10800044 	addi	r2,r2,1
   1765c:	1007883a 	mov	r3,r2
   17660:	e0bffe17 	ldw	r2,-8(fp)
   17664:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
   17668:	e0bffe17 	ldw	r2,-8(fp)
   1766c:	10800983 	ldbu	r2,38(r2)
   17670:	10803fcc 	andi	r2,r2,255
   17674:	10000826 	beq	r2,zero,17698 <alt_lcd_16207_timeout+0x90>
   17678:	e0bffe17 	ldw	r2,-8(fp)
   1767c:	108009c3 	ldbu	r2,39(r2)
   17680:	10803fcc 	andi	r2,r2,255
   17684:	1080201c 	xori	r2,r2,128
   17688:	10bfe004 	addi	r2,r2,-128
   1768c:	1000021e 	bne	r2,zero,17698 <alt_lcd_16207_timeout+0x90>
    lcd_repaint_screen(sp);
   17690:	e13ffe17 	ldw	r4,-8(fp)
   17694:	0016bcc0 	call	16bcc <lcd_repaint_screen>

  return sp->period;
   17698:	e0bffe17 	ldw	r2,-8(fp)
   1769c:	10800717 	ldw	r2,28(r2)
}
   176a0:	e037883a 	mov	sp,fp
   176a4:	dfc00117 	ldw	ra,4(sp)
   176a8:	df000017 	ldw	fp,0(sp)
   176ac:	dec00204 	addi	sp,sp,8
   176b0:	f800283a 	ret

000176b4 <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
   176b4:	defffc04 	addi	sp,sp,-16
   176b8:	dfc00315 	stw	ra,12(sp)
   176bc:	df000215 	stw	fp,8(sp)
   176c0:	df000204 	addi	fp,sp,8
   176c4:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
   176c8:	e0bfff17 	ldw	r2,-4(fp)
   176cc:	10800017 	ldw	r2,0(r2)
   176d0:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
   176d4:	e0bfff17 	ldw	r2,-4(fp)
   176d8:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
   176dc:	010ea604 	movi	r4,15000
   176e0:	001a4140 	call	1a414 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   176e4:	e0bffe17 	ldw	r2,-8(fp)
   176e8:	00c00c04 	movi	r3,48
   176ec:	10c00035 	stwio	r3,0(r2)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
   176f0:	01040104 	movi	r4,4100
   176f4:	001a4140 	call	1a414 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   176f8:	e0bffe17 	ldw	r2,-8(fp)
   176fc:	00c00c04 	movi	r3,48
   17700:	10c00035 	stwio	r3,0(r2)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
   17704:	0100fa04 	movi	r4,1000
   17708:	001a4140 	call	1a414 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   1770c:	e0bffe17 	ldw	r2,-8(fp)
   17710:	00c00c04 	movi	r3,48
   17714:	10c00035 	stwio	r3,0(r2)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
   17718:	01400e04 	movi	r5,56
   1771c:	e13fff17 	ldw	r4,-4(fp)
   17720:	001696c0 	call	1696c <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
   17724:	01400204 	movi	r5,8
   17728:	e13fff17 	ldw	r4,-4(fp)
   1772c:	001696c0 	call	1696c <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
   17730:	e13fff17 	ldw	r4,-4(fp)
   17734:	0016afc0 	call	16afc <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
   17738:	01400184 	movi	r5,6
   1773c:	e13fff17 	ldw	r4,-4(fp)
   17740:	001696c0 	call	1696c <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
   17744:	01400304 	movi	r5,12
   17748:	e13fff17 	ldw	r4,-4(fp)
   1774c:	001696c0 	call	1696c <lcd_write_command>

  sp->esccount = -1;
   17750:	e0bfff17 	ldw	r2,-4(fp)
   17754:	00ffffc4 	movi	r3,-1
   17758:	10c00905 	stb	r3,36(r2)
  memset(sp->escape, 0, sizeof(sp->escape));
   1775c:	e0bfff17 	ldw	r2,-4(fp)
   17760:	10800a04 	addi	r2,r2,40
   17764:	01800204 	movi	r6,8
   17768:	000b883a 	mov	r5,zero
   1776c:	1009883a 	mov	r4,r2
   17770:	00094340 	call	9434 <memset>

  sp->scrollpos = 0;
   17774:	e0bfff17 	ldw	r2,-4(fp)
   17778:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
   1777c:	e0bfff17 	ldw	r2,-4(fp)
   17780:	10000985 	stb	zero,38(r2)
  sp->active = 0;
   17784:	e0bfff17 	ldw	r2,-4(fp)
   17788:	100009c5 	stb	zero,39(r2)
   1778c:	d0e04d17 	ldw	r3,-32460(gp)

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
   17790:	00800284 	movi	r2,10
   17794:	1885203a 	divu	r2,r3,r2
   17798:	1007883a 	mov	r3,r2
   1779c:	e0bfff17 	ldw	r2,-4(fp)
   177a0:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
   177a4:	e0bfff17 	ldw	r2,-4(fp)
   177a8:	10c00104 	addi	r3,r2,4
   177ac:	e0bfff17 	ldw	r2,-4(fp)
   177b0:	10800717 	ldw	r2,28(r2)
   177b4:	e1ffff17 	ldw	r7,-4(fp)
   177b8:	01800074 	movhi	r6,1
   177bc:	319d8204 	addi	r6,r6,30216
   177c0:	100b883a 	mov	r5,r2
   177c4:	1809883a 	mov	r4,r3
   177c8:	0019a4c0 	call	19a4c <alt_alarm_start>
}
   177cc:	0001883a 	nop
   177d0:	e037883a 	mov	sp,fp
   177d4:	dfc00117 	ldw	ra,4(sp)
   177d8:	df000017 	ldw	fp,0(sp)
   177dc:	dec00204 	addi	sp,sp,8
   177e0:	f800283a 	ret

000177e4 <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
   177e4:	defffa04 	addi	sp,sp,-24
   177e8:	dfc00515 	stw	ra,20(sp)
   177ec:	df000415 	stw	fp,16(sp)
   177f0:	df000404 	addi	fp,sp,16
   177f4:	e13ffd15 	stw	r4,-12(fp)
   177f8:	e17ffe15 	stw	r5,-8(fp)
   177fc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
   17800:	e0bffd17 	ldw	r2,-12(fp)
   17804:	10800017 	ldw	r2,0(r2)
   17808:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
   1780c:	e0bffc17 	ldw	r2,-16(fp)
   17810:	10c00a04 	addi	r3,r2,40
   17814:	e0bffd17 	ldw	r2,-12(fp)
   17818:	10800217 	ldw	r2,8(r2)
   1781c:	100f883a 	mov	r7,r2
   17820:	e1bfff17 	ldw	r6,-4(fp)
   17824:	e17ffe17 	ldw	r5,-8(fp)
   17828:	1809883a 	mov	r4,r3
   1782c:	00171340 	call	17134 <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
   17830:	e037883a 	mov	sp,fp
   17834:	dfc00117 	ldw	ra,4(sp)
   17838:	df000017 	ldw	fp,0(sp)
   1783c:	dec00204 	addi	sp,sp,8
   17840:	f800283a 	ret

00017844 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   17844:	defff904 	addi	sp,sp,-28
   17848:	dfc00615 	stw	ra,24(sp)
   1784c:	df000515 	stw	fp,20(sp)
   17850:	df000504 	addi	fp,sp,20
   17854:	e13ffe15 	stw	r4,-8(fp)
   17858:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   1785c:	0007883a 	mov	r3,zero
   17860:	e0bffe17 	ldw	r2,-8(fp)
   17864:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   17868:	e0bffe17 	ldw	r2,-8(fp)
   1786c:	10800104 	addi	r2,r2,4
   17870:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   17874:	0005303a 	rdctl	r2,status
   17878:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1787c:	e0fffc17 	ldw	r3,-16(fp)
   17880:	00bfff84 	movi	r2,-2
   17884:	1884703a 	and	r2,r3,r2
   17888:	1001703a 	wrctl	status,r2
  
  return context;
   1788c:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
   17890:	e0bffb15 	stw	r2,-20(fp)
  alt_tick ();
   17894:	001a30c0 	call	1a30c <alt_tick>
   17898:	e0bffb17 	ldw	r2,-20(fp)
   1789c:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   178a0:	e0bffd17 	ldw	r2,-12(fp)
   178a4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
   178a8:	0001883a 	nop
   178ac:	e037883a 	mov	sp,fp
   178b0:	dfc00117 	ldw	ra,4(sp)
   178b4:	df000017 	ldw	fp,0(sp)
   178b8:	dec00204 	addi	sp,sp,8
   178bc:	f800283a 	ret

000178c0 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   178c0:	defff904 	addi	sp,sp,-28
   178c4:	dfc00615 	stw	ra,24(sp)
   178c8:	df000515 	stw	fp,20(sp)
   178cc:	df000504 	addi	fp,sp,20
   178d0:	e13ffc15 	stw	r4,-16(fp)
   178d4:	e17ffd15 	stw	r5,-12(fp)
   178d8:	e1bffe15 	stw	r6,-8(fp)
   178dc:	e1ffff15 	stw	r7,-4(fp)
   178e0:	e0bfff17 	ldw	r2,-4(fp)
   178e4:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   178e8:	d0a04d17 	ldw	r2,-32460(gp)
   178ec:	1000021e 	bne	r2,zero,178f8 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
   178f0:	e0bffb17 	ldw	r2,-20(fp)
   178f4:	d0a04d15 	stw	r2,-32460(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   178f8:	e0bffc17 	ldw	r2,-16(fp)
   178fc:	10800104 	addi	r2,r2,4
   17900:	00c001c4 	movi	r3,7
   17904:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
   17908:	01800074 	movhi	r6,1
   1790c:	319e1104 	addi	r6,r6,30788
   17910:	e17ffc17 	ldw	r5,-16(fp)
   17914:	e13ffe17 	ldw	r4,-8(fp)
   17918:	00019200 	call	1920 <alt_irq_register>
#endif  
}
   1791c:	0001883a 	nop
   17920:	e037883a 	mov	sp,fp
   17924:	dfc00117 	ldw	ra,4(sp)
   17928:	df000017 	ldw	fp,0(sp)
   1792c:	dec00204 	addi	sp,sp,8
   17930:	f800283a 	ret

00017934 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   17934:	defffa04 	addi	sp,sp,-24
   17938:	dfc00515 	stw	ra,20(sp)
   1793c:	df000415 	stw	fp,16(sp)
   17940:	df000404 	addi	fp,sp,16
   17944:	e13ffd15 	stw	r4,-12(fp)
   17948:	e17ffe15 	stw	r5,-8(fp)
   1794c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   17950:	e0bffd17 	ldw	r2,-12(fp)
   17954:	10800017 	ldw	r2,0(r2)
   17958:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
   1795c:	e0bffc17 	ldw	r2,-16(fp)
   17960:	10c00a04 	addi	r3,r2,40
   17964:	e0bffd17 	ldw	r2,-12(fp)
   17968:	10800217 	ldw	r2,8(r2)
   1796c:	100f883a 	mov	r7,r2
   17970:	e1bfff17 	ldw	r6,-4(fp)
   17974:	e17ffe17 	ldw	r5,-8(fp)
   17978:	1809883a 	mov	r4,r3
   1797c:	0017e440 	call	17e44 <altera_avalon_uart_read>
      fd->fd_flags);
}
   17980:	e037883a 	mov	sp,fp
   17984:	dfc00117 	ldw	ra,4(sp)
   17988:	df000017 	ldw	fp,0(sp)
   1798c:	dec00204 	addi	sp,sp,8
   17990:	f800283a 	ret

00017994 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   17994:	defffa04 	addi	sp,sp,-24
   17998:	dfc00515 	stw	ra,20(sp)
   1799c:	df000415 	stw	fp,16(sp)
   179a0:	df000404 	addi	fp,sp,16
   179a4:	e13ffd15 	stw	r4,-12(fp)
   179a8:	e17ffe15 	stw	r5,-8(fp)
   179ac:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   179b0:	e0bffd17 	ldw	r2,-12(fp)
   179b4:	10800017 	ldw	r2,0(r2)
   179b8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
   179bc:	e0bffc17 	ldw	r2,-16(fp)
   179c0:	10c00a04 	addi	r3,r2,40
   179c4:	e0bffd17 	ldw	r2,-12(fp)
   179c8:	10800217 	ldw	r2,8(r2)
   179cc:	100f883a 	mov	r7,r2
   179d0:	e1bfff17 	ldw	r6,-4(fp)
   179d4:	e17ffe17 	ldw	r5,-8(fp)
   179d8:	1809883a 	mov	r4,r3
   179dc:	001805c0 	call	1805c <altera_avalon_uart_write>
      fd->fd_flags);
}
   179e0:	e037883a 	mov	sp,fp
   179e4:	dfc00117 	ldw	ra,4(sp)
   179e8:	df000017 	ldw	fp,0(sp)
   179ec:	dec00204 	addi	sp,sp,8
   179f0:	f800283a 	ret

000179f4 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
   179f4:	defffc04 	addi	sp,sp,-16
   179f8:	dfc00315 	stw	ra,12(sp)
   179fc:	df000215 	stw	fp,8(sp)
   17a00:	df000204 	addi	fp,sp,8
   17a04:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   17a08:	e0bfff17 	ldw	r2,-4(fp)
   17a0c:	10800017 	ldw	r2,0(r2)
   17a10:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
   17a14:	e0bffe17 	ldw	r2,-8(fp)
   17a18:	10c00a04 	addi	r3,r2,40
   17a1c:	e0bfff17 	ldw	r2,-4(fp)
   17a20:	10800217 	ldw	r2,8(r2)
   17a24:	100b883a 	mov	r5,r2
   17a28:	1809883a 	mov	r4,r3
   17a2c:	0017db40 	call	17db4 <altera_avalon_uart_close>
}
   17a30:	e037883a 	mov	sp,fp
   17a34:	dfc00117 	ldw	ra,4(sp)
   17a38:	df000017 	ldw	fp,0(sp)
   17a3c:	dec00204 	addi	sp,sp,8
   17a40:	f800283a 	ret

00017a44 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
   17a44:	defff904 	addi	sp,sp,-28
   17a48:	dfc00615 	stw	ra,24(sp)
   17a4c:	df000515 	stw	fp,20(sp)
   17a50:	df000504 	addi	fp,sp,20
   17a54:	e13ffd15 	stw	r4,-12(fp)
   17a58:	e17ffe15 	stw	r5,-8(fp)
   17a5c:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
   17a60:	e0bffd17 	ldw	r2,-12(fp)
   17a64:	10800017 	ldw	r2,0(r2)
   17a68:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
   17a6c:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   17a70:	1000041e 	bne	r2,zero,17a84 <altera_avalon_uart_init+0x40>
   17a74:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   17a78:	1000021e 	bne	r2,zero,17a84 <altera_avalon_uart_init+0x40>
   17a7c:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   17a80:	10000226 	beq	r2,zero,17a8c <altera_avalon_uart_init+0x48>
   17a84:	00800044 	movi	r2,1
   17a88:	00000106 	br	17a90 <altera_avalon_uart_init+0x4c>
   17a8c:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   17a90:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
   17a94:	e0bffc17 	ldw	r2,-16(fp)
   17a98:	10000d1e 	bne	r2,zero,17ad0 <altera_avalon_uart_init+0x8c>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
   17a9c:	e0bffd17 	ldw	r2,-12(fp)
   17aa0:	00c32004 	movi	r3,3200
   17aa4:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
   17aa8:	e0bffb17 	ldw	r2,-20(fp)
   17aac:	10800304 	addi	r2,r2,12
   17ab0:	e0fffd17 	ldw	r3,-12(fp)
   17ab4:	18c00117 	ldw	r3,4(r3)
   17ab8:	10c00035 	stwio	r3,0(r2)
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
   17abc:	01800074 	movhi	r6,1
   17ac0:	319eba04 	addi	r6,r6,31464
   17ac4:	e17ffd17 	ldw	r5,-12(fp)
   17ac8:	e13fff17 	ldw	r4,-4(fp)
   17acc:	00019200 	call	1920 <alt_irq_register>
#endif  
  }
}
   17ad0:	0001883a 	nop
   17ad4:	e037883a 	mov	sp,fp
   17ad8:	dfc00117 	ldw	ra,4(sp)
   17adc:	df000017 	ldw	fp,0(sp)
   17ae0:	dec00204 	addi	sp,sp,8
   17ae4:	f800283a 	ret

00017ae8 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
   17ae8:	defff904 	addi	sp,sp,-28
   17aec:	dfc00615 	stw	ra,24(sp)
   17af0:	df000515 	stw	fp,20(sp)
   17af4:	df000504 	addi	fp,sp,20
   17af8:	e13ffe15 	stw	r4,-8(fp)
   17afc:	e17fff15 	stw	r5,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
   17b00:	e0bffe17 	ldw	r2,-8(fp)
   17b04:	e0bffb15 	stw	r2,-20(fp)
  void* base               = sp->base;
   17b08:	e0bffb17 	ldw	r2,-20(fp)
   17b0c:	10800017 	ldw	r2,0(r2)
   17b10:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
   17b14:	e0bffc17 	ldw	r2,-16(fp)
   17b18:	10800204 	addi	r2,r2,8
   17b1c:	10800037 	ldwio	r2,0(r2)
   17b20:	e0bffd15 	stw	r2,-12(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
   17b24:	e0bffc17 	ldw	r2,-16(fp)
   17b28:	10800204 	addi	r2,r2,8
   17b2c:	0007883a 	mov	r3,zero
   17b30:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
   17b34:	e0bffc17 	ldw	r2,-16(fp)
   17b38:	10800204 	addi	r2,r2,8
   17b3c:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
   17b40:	e0bffd17 	ldw	r2,-12(fp)
   17b44:	1080200c 	andi	r2,r2,128
   17b48:	10000326 	beq	r2,zero,17b58 <altera_avalon_uart_irq+0x70>
  {
    altera_avalon_uart_rxirq(sp, status);
   17b4c:	e17ffd17 	ldw	r5,-12(fp)
   17b50:	e13ffb17 	ldw	r4,-20(fp)
   17b54:	0017b880 	call	17b88 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
   17b58:	e0bffd17 	ldw	r2,-12(fp)
   17b5c:	1081100c 	andi	r2,r2,1088
   17b60:	10000326 	beq	r2,zero,17b70 <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
   17b64:	e17ffd17 	ldw	r5,-12(fp)
   17b68:	e13ffb17 	ldw	r4,-20(fp)
   17b6c:	0017c6c0 	call	17c6c <altera_avalon_uart_txirq>
  }
  

}
   17b70:	0001883a 	nop
   17b74:	e037883a 	mov	sp,fp
   17b78:	dfc00117 	ldw	ra,4(sp)
   17b7c:	df000017 	ldw	fp,0(sp)
   17b80:	dec00204 	addi	sp,sp,8
   17b84:	f800283a 	ret

00017b88 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   17b88:	defffc04 	addi	sp,sp,-16
   17b8c:	df000315 	stw	fp,12(sp)
   17b90:	df000304 	addi	fp,sp,12
   17b94:	e13ffe15 	stw	r4,-8(fp)
   17b98:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
   17b9c:	e0bfff17 	ldw	r2,-4(fp)
   17ba0:	108000cc 	andi	r2,r2,3
   17ba4:	10002c1e 	bne	r2,zero,17c58 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
   17ba8:	e0bffe17 	ldw	r2,-8(fp)
   17bac:	10800317 	ldw	r2,12(r2)
   17bb0:	e0bffe17 	ldw	r2,-8(fp)
   17bb4:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   17bb8:	e0bffe17 	ldw	r2,-8(fp)
   17bbc:	10800317 	ldw	r2,12(r2)
   17bc0:	10800044 	addi	r2,r2,1
   17bc4:	10800fcc 	andi	r2,r2,63
   17bc8:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
   17bcc:	e0bffe17 	ldw	r2,-8(fp)
   17bd0:	10800317 	ldw	r2,12(r2)
   17bd4:	e0fffe17 	ldw	r3,-8(fp)
   17bd8:	18c00017 	ldw	r3,0(r3)
   17bdc:	18c00037 	ldwio	r3,0(r3)
   17be0:	1809883a 	mov	r4,r3
   17be4:	e0fffe17 	ldw	r3,-8(fp)
   17be8:	1885883a 	add	r2,r3,r2
   17bec:	10800704 	addi	r2,r2,28
   17bf0:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
   17bf4:	e0bffe17 	ldw	r2,-8(fp)
   17bf8:	e0fffd17 	ldw	r3,-12(fp)
   17bfc:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   17c00:	e0bffe17 	ldw	r2,-8(fp)
   17c04:	10800317 	ldw	r2,12(r2)
   17c08:	10800044 	addi	r2,r2,1
   17c0c:	10800fcc 	andi	r2,r2,63
   17c10:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
   17c14:	e0bffe17 	ldw	r2,-8(fp)
   17c18:	10c00217 	ldw	r3,8(r2)
   17c1c:	e0bffd17 	ldw	r2,-12(fp)
   17c20:	18800e1e 	bne	r3,r2,17c5c <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   17c24:	e0bffe17 	ldw	r2,-8(fp)
   17c28:	10c00117 	ldw	r3,4(r2)
   17c2c:	00bfdfc4 	movi	r2,-129
   17c30:	1886703a 	and	r3,r3,r2
   17c34:	e0bffe17 	ldw	r2,-8(fp)
   17c38:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
   17c3c:	e0bffe17 	ldw	r2,-8(fp)
   17c40:	10800017 	ldw	r2,0(r2)
   17c44:	10800304 	addi	r2,r2,12
   17c48:	e0fffe17 	ldw	r3,-8(fp)
   17c4c:	18c00117 	ldw	r3,4(r3)
   17c50:	10c00035 	stwio	r3,0(r2)
   17c54:	00000106 	br	17c5c <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
   17c58:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
   17c5c:	e037883a 	mov	sp,fp
   17c60:	df000017 	ldw	fp,0(sp)
   17c64:	dec00104 	addi	sp,sp,4
   17c68:	f800283a 	ret

00017c6c <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   17c6c:	defffb04 	addi	sp,sp,-20
   17c70:	df000415 	stw	fp,16(sp)
   17c74:	df000404 	addi	fp,sp,16
   17c78:	e13ffc15 	stw	r4,-16(fp)
   17c7c:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
   17c80:	e0bffc17 	ldw	r2,-16(fp)
   17c84:	10c00417 	ldw	r3,16(r2)
   17c88:	e0bffc17 	ldw	r2,-16(fp)
   17c8c:	10800517 	ldw	r2,20(r2)
   17c90:	18803226 	beq	r3,r2,17d5c <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   17c94:	e0bffc17 	ldw	r2,-16(fp)
   17c98:	10800617 	ldw	r2,24(r2)
   17c9c:	1080008c 	andi	r2,r2,2
   17ca0:	10000326 	beq	r2,zero,17cb0 <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   17ca4:	e0bffd17 	ldw	r2,-12(fp)
   17ca8:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   17cac:	10001d26 	beq	r2,zero,17d24 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
   17cb0:	e0bffc17 	ldw	r2,-16(fp)
   17cb4:	10800417 	ldw	r2,16(r2)
   17cb8:	e0bffc17 	ldw	r2,-16(fp)
   17cbc:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
   17cc0:	e0bffc17 	ldw	r2,-16(fp)
   17cc4:	10800017 	ldw	r2,0(r2)
   17cc8:	10800104 	addi	r2,r2,4
   17ccc:	e0fffc17 	ldw	r3,-16(fp)
   17cd0:	18c00417 	ldw	r3,16(r3)
   17cd4:	e13ffc17 	ldw	r4,-16(fp)
   17cd8:	20c7883a 	add	r3,r4,r3
   17cdc:	18c01704 	addi	r3,r3,92
   17ce0:	18c00003 	ldbu	r3,0(r3)
   17ce4:	18c03fcc 	andi	r3,r3,255
   17ce8:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
   17cec:	e0bffc17 	ldw	r2,-16(fp)
   17cf0:	10800417 	ldw	r2,16(r2)
   17cf4:	10800044 	addi	r2,r2,1
   17cf8:	e0fffc17 	ldw	r3,-16(fp)
   17cfc:	18800415 	stw	r2,16(r3)
   17d00:	10c00fcc 	andi	r3,r2,63
   17d04:	e0bffc17 	ldw	r2,-16(fp)
   17d08:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   17d0c:	e0bffc17 	ldw	r2,-16(fp)
   17d10:	10800117 	ldw	r2,4(r2)
   17d14:	10c01014 	ori	r3,r2,64
   17d18:	e0bffc17 	ldw	r2,-16(fp)
   17d1c:	10c00115 	stw	r3,4(r2)
   17d20:	00000e06 	br	17d5c <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
   17d24:	e0bffc17 	ldw	r2,-16(fp)
   17d28:	10800017 	ldw	r2,0(r2)
   17d2c:	10800204 	addi	r2,r2,8
   17d30:	10800037 	ldwio	r2,0(r2)
   17d34:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   17d38:	e0bffd17 	ldw	r2,-12(fp)
   17d3c:	1082000c 	andi	r2,r2,2048
   17d40:	1000061e 	bne	r2,zero,17d5c <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   17d44:	e0bffc17 	ldw	r2,-16(fp)
   17d48:	10c00117 	ldw	r3,4(r2)
   17d4c:	00bfefc4 	movi	r2,-65
   17d50:	1886703a 	and	r3,r3,r2
   17d54:	e0bffc17 	ldw	r2,-16(fp)
   17d58:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
   17d5c:	e0bffc17 	ldw	r2,-16(fp)
   17d60:	10c00417 	ldw	r3,16(r2)
   17d64:	e0bffc17 	ldw	r2,-16(fp)
   17d68:	10800517 	ldw	r2,20(r2)
   17d6c:	1880061e 	bne	r3,r2,17d88 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   17d70:	e0bffc17 	ldw	r2,-16(fp)
   17d74:	10c00117 	ldw	r3,4(r2)
   17d78:	00beefc4 	movi	r2,-1089
   17d7c:	1886703a 	and	r3,r3,r2
   17d80:	e0bffc17 	ldw	r2,-16(fp)
   17d84:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   17d88:	e0bffc17 	ldw	r2,-16(fp)
   17d8c:	10800017 	ldw	r2,0(r2)
   17d90:	10800304 	addi	r2,r2,12
   17d94:	e0fffc17 	ldw	r3,-16(fp)
   17d98:	18c00117 	ldw	r3,4(r3)
   17d9c:	10c00035 	stwio	r3,0(r2)
}
   17da0:	0001883a 	nop
   17da4:	e037883a 	mov	sp,fp
   17da8:	df000017 	ldw	fp,0(sp)
   17dac:	dec00104 	addi	sp,sp,4
   17db0:	f800283a 	ret

00017db4 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
   17db4:	defffd04 	addi	sp,sp,-12
   17db8:	df000215 	stw	fp,8(sp)
   17dbc:	df000204 	addi	fp,sp,8
   17dc0:	e13ffe15 	stw	r4,-8(fp)
   17dc4:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   17dc8:	00000506 	br	17de0 <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   17dcc:	e0bfff17 	ldw	r2,-4(fp)
   17dd0:	1090000c 	andi	r2,r2,16384
   17dd4:	10000226 	beq	r2,zero,17de0 <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
   17dd8:	00bffd44 	movi	r2,-11
   17ddc:	00000606 	br	17df8 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   17de0:	e0bffe17 	ldw	r2,-8(fp)
   17de4:	10c00417 	ldw	r3,16(r2)
   17de8:	e0bffe17 	ldw	r2,-8(fp)
   17dec:	10800517 	ldw	r2,20(r2)
   17df0:	18bff61e 	bne	r3,r2,17dcc <__alt_data_end+0xf0017dcc>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   17df4:	0005883a 	mov	r2,zero
}
   17df8:	e037883a 	mov	sp,fp
   17dfc:	df000017 	ldw	fp,0(sp)
   17e00:	dec00104 	addi	sp,sp,4
   17e04:	f800283a 	ret

00017e08 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   17e08:	defffe04 	addi	sp,sp,-8
   17e0c:	dfc00115 	stw	ra,4(sp)
   17e10:	df000015 	stw	fp,0(sp)
   17e14:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   17e18:	d0a01317 	ldw	r2,-32692(gp)
   17e1c:	10000326 	beq	r2,zero,17e2c <alt_get_errno+0x24>
   17e20:	d0a01317 	ldw	r2,-32692(gp)
   17e24:	103ee83a 	callr	r2
   17e28:	00000106 	br	17e30 <alt_get_errno+0x28>
   17e2c:	d0a04804 	addi	r2,gp,-32480
}
   17e30:	e037883a 	mov	sp,fp
   17e34:	dfc00117 	ldw	ra,4(sp)
   17e38:	df000017 	ldw	fp,0(sp)
   17e3c:	dec00204 	addi	sp,sp,8
   17e40:	f800283a 	ret

00017e44 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
   17e44:	defff204 	addi	sp,sp,-56
   17e48:	dfc00d15 	stw	ra,52(sp)
   17e4c:	df000c15 	stw	fp,48(sp)
   17e50:	df000c04 	addi	fp,sp,48
   17e54:	e13ffc15 	stw	r4,-16(fp)
   17e58:	e17ffd15 	stw	r5,-12(fp)
   17e5c:	e1bffe15 	stw	r6,-8(fp)
   17e60:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
   17e64:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
   17e68:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
   17e6c:	e0bfff17 	ldw	r2,-4(fp)
   17e70:	1090000c 	andi	r2,r2,16384
   17e74:	1005003a 	cmpeq	r2,r2,zero
   17e78:	10803fcc 	andi	r2,r2,255
   17e7c:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   17e80:	00001306 	br	17ed0 <altera_avalon_uart_read+0x8c>
    {
      count++;
   17e84:	e0bff517 	ldw	r2,-44(fp)
   17e88:	10800044 	addi	r2,r2,1
   17e8c:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
   17e90:	e0bffd17 	ldw	r2,-12(fp)
   17e94:	10c00044 	addi	r3,r2,1
   17e98:	e0fffd15 	stw	r3,-12(fp)
   17e9c:	e0fffc17 	ldw	r3,-16(fp)
   17ea0:	18c00217 	ldw	r3,8(r3)
   17ea4:	e13ffc17 	ldw	r4,-16(fp)
   17ea8:	20c7883a 	add	r3,r4,r3
   17eac:	18c00704 	addi	r3,r3,28
   17eb0:	18c00003 	ldbu	r3,0(r3)
   17eb4:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
   17eb8:	e0bffc17 	ldw	r2,-16(fp)
   17ebc:	10800217 	ldw	r2,8(r2)
   17ec0:	10800044 	addi	r2,r2,1
   17ec4:	10c00fcc 	andi	r3,r2,63
   17ec8:	e0bffc17 	ldw	r2,-16(fp)
   17ecc:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   17ed0:	e0fff517 	ldw	r3,-44(fp)
   17ed4:	e0bffe17 	ldw	r2,-8(fp)
   17ed8:	1880050e 	bge	r3,r2,17ef0 <altera_avalon_uart_read+0xac>
   17edc:	e0bffc17 	ldw	r2,-16(fp)
   17ee0:	10c00217 	ldw	r3,8(r2)
   17ee4:	e0bffc17 	ldw	r2,-16(fp)
   17ee8:	10800317 	ldw	r2,12(r2)
   17eec:	18bfe51e 	bne	r3,r2,17e84 <__alt_data_end+0xf0017e84>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
   17ef0:	e0bff517 	ldw	r2,-44(fp)
   17ef4:	1000251e 	bne	r2,zero,17f8c <altera_avalon_uart_read+0x148>
   17ef8:	e0bffc17 	ldw	r2,-16(fp)
   17efc:	10c00217 	ldw	r3,8(r2)
   17f00:	e0bffc17 	ldw	r2,-16(fp)
   17f04:	10800317 	ldw	r2,12(r2)
   17f08:	1880201e 	bne	r3,r2,17f8c <altera_avalon_uart_read+0x148>
    {
      if (!block)
   17f0c:	e0bff617 	ldw	r2,-40(fp)
   17f10:	1000071e 	bne	r2,zero,17f30 <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
   17f14:	0017e080 	call	17e08 <alt_get_errno>
   17f18:	1007883a 	mov	r3,r2
   17f1c:	008002c4 	movi	r2,11
   17f20:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
   17f24:	00800044 	movi	r2,1
   17f28:	e0bff405 	stb	r2,-48(fp)
        break;
   17f2c:	00001b06 	br	17f9c <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   17f30:	0005303a 	rdctl	r2,status
   17f34:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   17f38:	e0fff917 	ldw	r3,-28(fp)
   17f3c:	00bfff84 	movi	r2,-2
   17f40:	1884703a 	and	r2,r3,r2
   17f44:	1001703a 	wrctl	status,r2
  
  return context;
   17f48:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
   17f4c:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   17f50:	e0bffc17 	ldw	r2,-16(fp)
   17f54:	10800117 	ldw	r2,4(r2)
   17f58:	10c02014 	ori	r3,r2,128
   17f5c:	e0bffc17 	ldw	r2,-16(fp)
   17f60:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   17f64:	e0bffc17 	ldw	r2,-16(fp)
   17f68:	10800017 	ldw	r2,0(r2)
   17f6c:	10800304 	addi	r2,r2,12
   17f70:	e0fffc17 	ldw	r3,-16(fp)
   17f74:	18c00117 	ldw	r3,4(r3)
   17f78:	10c00035 	stwio	r3,0(r2)
   17f7c:	e0bff817 	ldw	r2,-32(fp)
   17f80:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   17f84:	e0bffa17 	ldw	r2,-24(fp)
   17f88:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
   17f8c:	e0bff517 	ldw	r2,-44(fp)
   17f90:	1000021e 	bne	r2,zero,17f9c <altera_avalon_uart_read+0x158>
   17f94:	e0bffe17 	ldw	r2,-8(fp)
   17f98:	103fcd1e 	bne	r2,zero,17ed0 <__alt_data_end+0xf0017ed0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   17f9c:	0005303a 	rdctl	r2,status
   17fa0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   17fa4:	e0fffb17 	ldw	r3,-20(fp)
   17fa8:	00bfff84 	movi	r2,-2
   17fac:	1884703a 	and	r2,r3,r2
   17fb0:	1001703a 	wrctl	status,r2
  
  return context;
   17fb4:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
   17fb8:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   17fbc:	e0bffc17 	ldw	r2,-16(fp)
   17fc0:	10800117 	ldw	r2,4(r2)
   17fc4:	10c02014 	ori	r3,r2,128
   17fc8:	e0bffc17 	ldw	r2,-16(fp)
   17fcc:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   17fd0:	e0bffc17 	ldw	r2,-16(fp)
   17fd4:	10800017 	ldw	r2,0(r2)
   17fd8:	10800304 	addi	r2,r2,12
   17fdc:	e0fffc17 	ldw	r3,-16(fp)
   17fe0:	18c00117 	ldw	r3,4(r3)
   17fe4:	10c00035 	stwio	r3,0(r2)
   17fe8:	e0bff817 	ldw	r2,-32(fp)
   17fec:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   17ff0:	e0bff717 	ldw	r2,-36(fp)
   17ff4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
   17ff8:	e0bff403 	ldbu	r2,-48(fp)
   17ffc:	10000226 	beq	r2,zero,18008 <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
   18000:	00bffd44 	movi	r2,-11
   18004:	00000106 	br	1800c <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
   18008:	e0bff517 	ldw	r2,-44(fp)
  }
}
   1800c:	e037883a 	mov	sp,fp
   18010:	dfc00117 	ldw	ra,4(sp)
   18014:	df000017 	ldw	fp,0(sp)
   18018:	dec00204 	addi	sp,sp,8
   1801c:	f800283a 	ret

00018020 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   18020:	defffe04 	addi	sp,sp,-8
   18024:	dfc00115 	stw	ra,4(sp)
   18028:	df000015 	stw	fp,0(sp)
   1802c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   18030:	d0a01317 	ldw	r2,-32692(gp)
   18034:	10000326 	beq	r2,zero,18044 <alt_get_errno+0x24>
   18038:	d0a01317 	ldw	r2,-32692(gp)
   1803c:	103ee83a 	callr	r2
   18040:	00000106 	br	18048 <alt_get_errno+0x28>
   18044:	d0a04804 	addi	r2,gp,-32480
}
   18048:	e037883a 	mov	sp,fp
   1804c:	dfc00117 	ldw	ra,4(sp)
   18050:	df000017 	ldw	fp,0(sp)
   18054:	dec00204 	addi	sp,sp,8
   18058:	f800283a 	ret

0001805c <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
   1805c:	defff204 	addi	sp,sp,-56
   18060:	dfc00d15 	stw	ra,52(sp)
   18064:	df000c15 	stw	fp,48(sp)
   18068:	df000c04 	addi	fp,sp,48
   1806c:	e13ffc15 	stw	r4,-16(fp)
   18070:	e17ffd15 	stw	r5,-12(fp)
   18074:	e1bffe15 	stw	r6,-8(fp)
   18078:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
   1807c:	e0bffe17 	ldw	r2,-8(fp)
   18080:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
   18084:	e0bfff17 	ldw	r2,-4(fp)
   18088:	1090000c 	andi	r2,r2,16384
   1808c:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   18090:	00003c06 	br	18184 <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   18094:	e0bffc17 	ldw	r2,-16(fp)
   18098:	10800517 	ldw	r2,20(r2)
   1809c:	10800044 	addi	r2,r2,1
   180a0:	10800fcc 	andi	r2,r2,63
   180a4:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
   180a8:	e0bffc17 	ldw	r2,-16(fp)
   180ac:	10c00417 	ldw	r3,16(r2)
   180b0:	e0bff717 	ldw	r2,-36(fp)
   180b4:	1880221e 	bne	r3,r2,18140 <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
   180b8:	e0bff517 	ldw	r2,-44(fp)
   180bc:	10000526 	beq	r2,zero,180d4 <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
   180c0:	00180200 	call	18020 <alt_get_errno>
   180c4:	1007883a 	mov	r3,r2
   180c8:	008002c4 	movi	r2,11
   180cc:	18800015 	stw	r2,0(r3)
        break;
   180d0:	00002e06 	br	1818c <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   180d4:	0005303a 	rdctl	r2,status
   180d8:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   180dc:	e0fff917 	ldw	r3,-28(fp)
   180e0:	00bfff84 	movi	r2,-2
   180e4:	1884703a 	and	r2,r3,r2
   180e8:	1001703a 	wrctl	status,r2
  
  return context;
   180ec:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
   180f0:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   180f4:	e0bffc17 	ldw	r2,-16(fp)
   180f8:	10800117 	ldw	r2,4(r2)
   180fc:	10c11014 	ori	r3,r2,1088
   18100:	e0bffc17 	ldw	r2,-16(fp)
   18104:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   18108:	e0bffc17 	ldw	r2,-16(fp)
   1810c:	10800017 	ldw	r2,0(r2)
   18110:	10800304 	addi	r2,r2,12
   18114:	e0fffc17 	ldw	r3,-16(fp)
   18118:	18c00117 	ldw	r3,4(r3)
   1811c:	10c00035 	stwio	r3,0(r2)
   18120:	e0bff817 	ldw	r2,-32(fp)
   18124:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   18128:	e0bff617 	ldw	r2,-40(fp)
   1812c:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
   18130:	e0bffc17 	ldw	r2,-16(fp)
   18134:	10c00417 	ldw	r3,16(r2)
   18138:	e0bff717 	ldw	r2,-36(fp)
   1813c:	18bffc26 	beq	r3,r2,18130 <__alt_data_end+0xf0018130>
      }
    }

    count--;
   18140:	e0bff417 	ldw	r2,-48(fp)
   18144:	10bfffc4 	addi	r2,r2,-1
   18148:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
   1814c:	e0bffc17 	ldw	r2,-16(fp)
   18150:	10c00517 	ldw	r3,20(r2)
   18154:	e0bffd17 	ldw	r2,-12(fp)
   18158:	11000044 	addi	r4,r2,1
   1815c:	e13ffd15 	stw	r4,-12(fp)
   18160:	10800003 	ldbu	r2,0(r2)
   18164:	1009883a 	mov	r4,r2
   18168:	e0bffc17 	ldw	r2,-16(fp)
   1816c:	10c5883a 	add	r2,r2,r3
   18170:	10801704 	addi	r2,r2,92
   18174:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
   18178:	e0bffc17 	ldw	r2,-16(fp)
   1817c:	e0fff717 	ldw	r3,-36(fp)
   18180:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   18184:	e0bff417 	ldw	r2,-48(fp)
   18188:	103fc21e 	bne	r2,zero,18094 <__alt_data_end+0xf0018094>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1818c:	0005303a 	rdctl	r2,status
   18190:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   18194:	e0fffb17 	ldw	r3,-20(fp)
   18198:	00bfff84 	movi	r2,-2
   1819c:	1884703a 	and	r2,r3,r2
   181a0:	1001703a 	wrctl	status,r2
  
  return context;
   181a4:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
   181a8:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   181ac:	e0bffc17 	ldw	r2,-16(fp)
   181b0:	10800117 	ldw	r2,4(r2)
   181b4:	10c11014 	ori	r3,r2,1088
   181b8:	e0bffc17 	ldw	r2,-16(fp)
   181bc:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   181c0:	e0bffc17 	ldw	r2,-16(fp)
   181c4:	10800017 	ldw	r2,0(r2)
   181c8:	10800304 	addi	r2,r2,12
   181cc:	e0fffc17 	ldw	r3,-16(fp)
   181d0:	18c00117 	ldw	r3,4(r3)
   181d4:	10c00035 	stwio	r3,0(r2)
   181d8:	e0bff817 	ldw	r2,-32(fp)
   181dc:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   181e0:	e0bffa17 	ldw	r2,-24(fp)
   181e4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
   181e8:	e0fffe17 	ldw	r3,-8(fp)
   181ec:	e0bff417 	ldw	r2,-48(fp)
   181f0:	1885c83a 	sub	r2,r3,r2
}
   181f4:	e037883a 	mov	sp,fp
   181f8:	dfc00117 	ldw	ra,4(sp)
   181fc:	df000017 	ldw	fp,0(sp)
   18200:	dec00204 	addi	sp,sp,8
   18204:	f800283a 	ret

00018208 <read_RI_bit>:


//////////////////////////////////////////////////////////////////////////////////////////////
// Internal Functions
alt_u8 read_RI_bit(alt_u32 ctrl_reg)
{
   18208:	defffd04 	addi	sp,sp,-12
   1820c:	df000215 	stw	fp,8(sp)
   18210:	df000204 	addi	fp,sp,8
   18214:	e13fff15 	stw	r4,-4(fp)
	alt_u8 ri = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RI_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RI_OFST);
   18218:	e0bfff17 	ldw	r2,-4(fp)
   1821c:	1080400c 	andi	r2,r2,256
   18220:	1004d23a 	srli	r2,r2,8
   18224:	e0bffe05 	stb	r2,-8(fp)
	return ri;
   18228:	e0bffe03 	ldbu	r2,-8(fp)
}
   1822c:	e037883a 	mov	sp,fp
   18230:	df000017 	ldw	fp,0(sp)
   18234:	dec00104 	addi	sp,sp,4
   18238:	f800283a 	ret

0001823c <read_RE_bit>:

alt_u8 read_RE_bit(alt_u32 ctrl_reg)
{
   1823c:	defffd04 	addi	sp,sp,-12
   18240:	df000215 	stw	fp,8(sp)
   18244:	df000204 	addi	fp,sp,8
   18248:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RE_OFST);
   1824c:	e0bfff17 	ldw	r2,-4(fp)
   18250:	1080004c 	andi	r2,r2,1
   18254:	e0bffe05 	stb	r2,-8(fp)
	return re;
   18258:	e0bffe03 	ldbu	r2,-8(fp)
}
   1825c:	e037883a 	mov	sp,fp
   18260:	df000017 	ldw	fp,0(sp)
   18264:	dec00104 	addi	sp,sp,4
   18268:	f800283a 	ret

0001826c <read_CE_bit>:

alt_u8 read_CE_bit(alt_u32 ctrl_reg)
{
   1826c:	defffd04 	addi	sp,sp,-12
   18270:	df000215 	stw	fp,8(sp)
   18274:	df000204 	addi	fp,sp,8
   18278:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_CE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_CE_OFST);
   1827c:	e0bfff17 	ldw	r2,-4(fp)
   18280:	1081000c 	andi	r2,r2,1024
   18284:	1004d2ba 	srli	r2,r2,10
   18288:	e0bffe05 	stb	r2,-8(fp)
	return re;
   1828c:	e0bffe03 	ldbu	r2,-8(fp)
}
   18290:	e037883a 	mov	sp,fp
   18294:	df000017 	ldw	fp,0(sp)
   18298:	dec00104 	addi	sp,sp,4
   1829c:	f800283a 	ret

000182a0 <read_num_bytes_available>:

alt_u16 read_num_bytes_available(alt_u32 data_reg)
{
   182a0:	defffd04 	addi	sp,sp,-12
   182a4:	df000215 	stw	fp,8(sp)
   182a8:	df000204 	addi	fp,sp,8
   182ac:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = (alt_u16)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RAVAIL_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RAVAIL_OFST);
   182b0:	e0bfff17 	ldw	r2,-4(fp)
   182b4:	1004d43a 	srli	r2,r2,16
   182b8:	e0bffe0d 	sth	r2,-8(fp)
	return ravail;
   182bc:	e0bffe0b 	ldhu	r2,-8(fp)
}
   182c0:	e037883a 	mov	sp,fp
   182c4:	df000017 	ldw	fp,0(sp)
   182c8:	dec00104 	addi	sp,sp,4
   182cc:	f800283a 	ret

000182d0 <read_data_valid>:

alt_u8 read_data_valid(alt_u32 data_reg)
{
   182d0:	defffd04 	addi	sp,sp,-12
   182d4:	df000215 	stw	fp,8(sp)
   182d8:	df000204 	addi	fp,sp,8
   182dc:	e13fff15 	stw	r4,-4(fp)
	alt_u8 rvalid = (alt_u8)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RVALID_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RVALID_OFST);
   182e0:	e0bfff17 	ldw	r2,-4(fp)
   182e4:	10a0000c 	andi	r2,r2,32768
   182e8:	1004d3fa 	srli	r2,r2,15
   182ec:	e0bffe05 	stb	r2,-8(fp)
	return rvalid;
   182f0:	e0bffe03 	ldbu	r2,-8(fp)
}
   182f4:	e037883a 	mov	sp,fp
   182f8:	df000017 	ldw	fp,0(sp)
   182fc:	dec00104 	addi	sp,sp,4
   18300:	f800283a 	ret

00018304 <read_data_byte>:

alt_u8 read_data_byte(alt_u32 data_reg)
{
   18304:	defffd04 	addi	sp,sp,-12
   18308:	df000215 	stw	fp,8(sp)
   1830c:	df000204 	addi	fp,sp,8
   18310:	e13fff15 	stw	r4,-4(fp)
	alt_u8 data = (alt_u8) ( (data_reg & ALT_UP_PS2_PORT_DATA_REG_DATA_MSK) >> ALT_UP_PS2_PORT_DATA_REG_DATA_OFST) ;
   18314:	e0bfff17 	ldw	r2,-4(fp)
   18318:	e0bffe05 	stb	r2,-8(fp)
	return data;
   1831c:	e0bffe03 	ldbu	r2,-8(fp)
}
   18320:	e037883a 	mov	sp,fp
   18324:	df000017 	ldw	fp,0(sp)
   18328:	dec00104 	addi	sp,sp,4
   1832c:	f800283a 	ret

00018330 <alt_up_ps2_init>:

//////////////////////////////////////////////////////////////////////////////////////////////
// HAL Functions
void alt_up_ps2_init(alt_up_ps2_dev *ps2)
{
   18330:	defffb04 	addi	sp,sp,-20
   18334:	dfc00415 	stw	ra,16(sp)
   18338:	df000315 	stw	fp,12(sp)
   1833c:	df000304 	addi	fp,sp,12
   18340:	e13fff15 	stw	r4,-4(fp)
	// initialize the device
	unsigned char byte;
	//send the reset request, wait for ACK
	int status = alt_up_ps2_write_data_byte_with_ack(ps2, 0xff);
   18344:	01403fc4 	movi	r5,255
   18348:	e13fff17 	ldw	r4,-4(fp)
   1834c:	00185900 	call	18590 <alt_up_ps2_write_data_byte_with_ack>
   18350:	e0bffd15 	stw	r2,-12(fp)
	if (status == 0)
   18354:	e0bffd17 	ldw	r2,-12(fp)
   18358:	1000211e 	bne	r2,zero,183e0 <alt_up_ps2_init+0xb0>
	{
		// reset succeed, now try to get the BAT result, AA means passed
		status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   1835c:	e0bffe04 	addi	r2,fp,-8
   18360:	100b883a 	mov	r5,r2
   18364:	e13fff17 	ldw	r4,-4(fp)
   18368:	00185f40 	call	185f4 <alt_up_ps2_read_data_byte_timeout>
   1836c:	e0bffd15 	stw	r2,-12(fp)
		if (status == 0 && byte == 0xAA)
   18370:	e0bffd17 	ldw	r2,-12(fp)
   18374:	10001a1e 	bne	r2,zero,183e0 <alt_up_ps2_init+0xb0>
   18378:	e0bffe03 	ldbu	r2,-8(fp)
   1837c:	10803fcc 	andi	r2,r2,255
   18380:	10802a98 	cmpnei	r2,r2,170
   18384:	1000161e 	bne	r2,zero,183e0 <alt_up_ps2_init+0xb0>
		{
			//get the 2nd byte
			status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   18388:	e0bffe04 	addi	r2,fp,-8
   1838c:	100b883a 	mov	r5,r2
   18390:	e13fff17 	ldw	r4,-4(fp)
   18394:	00185f40 	call	185f4 <alt_up_ps2_read_data_byte_timeout>
   18398:	e0bffd15 	stw	r2,-12(fp)
			if (status == -ETIMEDOUT)
   1839c:	e0bffd17 	ldw	r2,-12(fp)
   183a0:	10bfe318 	cmpnei	r2,r2,-116
   183a4:	1000041e 	bne	r2,zero,183b8 <alt_up_ps2_init+0x88>
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
   183a8:	e0bfff17 	ldw	r2,-4(fp)
   183ac:	00c00044 	movi	r3,1
   183b0:	10c00d15 	stw	r3,52(r2)
				ps2->device_type = PS2_MOUSE;
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
			}
		}
	}
}
   183b4:	00000a06 	br	183e0 <alt_up_ps2_init+0xb0>
			if (status == -ETIMEDOUT)
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
			}
			else if (status == 0 && byte == 0x00)
   183b8:	e0bffd17 	ldw	r2,-12(fp)
   183bc:	1000081e 	bne	r2,zero,183e0 <alt_up_ps2_init+0xb0>
   183c0:	e0bffe03 	ldbu	r2,-8(fp)
   183c4:	10803fcc 	andi	r2,r2,255
   183c8:	1000051e 	bne	r2,zero,183e0 <alt_up_ps2_init+0xb0>
			{
				//for mouse, it will sent out 0x00 after sending out ACK and PASS/FAIL.
				ps2->device_type = PS2_MOUSE;
   183cc:	e0bfff17 	ldw	r2,-4(fp)
   183d0:	10000d15 	stw	zero,52(r2)
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
   183d4:	01403d04 	movi	r5,244
   183d8:	e13fff17 	ldw	r4,-4(fp)
   183dc:	00184b40 	call	184b4 <alt_up_ps2_write_data_byte>
			}
		}
	}
}
   183e0:	0001883a 	nop
   183e4:	e037883a 	mov	sp,fp
   183e8:	dfc00117 	ldw	ra,4(sp)
   183ec:	df000017 	ldw	fp,0(sp)
   183f0:	dec00204 	addi	sp,sp,8
   183f4:	f800283a 	ret

000183f8 <alt_up_ps2_enable_read_interrupt>:

void alt_up_ps2_enable_read_interrupt(alt_up_ps2_dev *ps2)
{
   183f8:	defffd04 	addi	sp,sp,-12
   183fc:	df000215 	stw	fp,8(sp)
   18400:	df000204 	addi	fp,sp,8
   18404:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   18408:	e0bfff17 	ldw	r2,-4(fp)
   1840c:	10800a17 	ldw	r2,40(r2)
   18410:	10800104 	addi	r2,r2,4
   18414:	10800037 	ldwio	r2,0(r2)
   18418:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   1841c:	e0bffe17 	ldw	r2,-8(fp)
   18420:	10800054 	ori	r2,r2,1
   18424:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   18428:	e0bfff17 	ldw	r2,-4(fp)
   1842c:	10800a17 	ldw	r2,40(r2)
   18430:	10800104 	addi	r2,r2,4
   18434:	1007883a 	mov	r3,r2
   18438:	e0bffe17 	ldw	r2,-8(fp)
   1843c:	18800035 	stwio	r2,0(r3)
}
   18440:	0001883a 	nop
   18444:	e037883a 	mov	sp,fp
   18448:	df000017 	ldw	fp,0(sp)
   1844c:	dec00104 	addi	sp,sp,4
   18450:	f800283a 	ret

00018454 <alt_up_ps2_disable_read_interrupt>:

void alt_up_ps2_disable_read_interrupt(alt_up_ps2_dev *ps2)
{
   18454:	defffd04 	addi	sp,sp,-12
   18458:	df000215 	stw	fp,8(sp)
   1845c:	df000204 	addi	fp,sp,8
   18460:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   18464:	e0bfff17 	ldw	r2,-4(fp)
   18468:	10800a17 	ldw	r2,40(r2)
   1846c:	10800104 	addi	r2,r2,4
   18470:	10800037 	ldwio	r2,0(r2)
   18474:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   18478:	e0fffe17 	ldw	r3,-8(fp)
   1847c:	00bfff84 	movi	r2,-2
   18480:	1884703a 	and	r2,r3,r2
   18484:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   18488:	e0bfff17 	ldw	r2,-4(fp)
   1848c:	10800a17 	ldw	r2,40(r2)
   18490:	10800104 	addi	r2,r2,4
   18494:	1007883a 	mov	r3,r2
   18498:	e0bffe17 	ldw	r2,-8(fp)
   1849c:	18800035 	stwio	r2,0(r3)
}
   184a0:	0001883a 	nop
   184a4:	e037883a 	mov	sp,fp
   184a8:	df000017 	ldw	fp,0(sp)
   184ac:	dec00104 	addi	sp,sp,4
   184b0:	f800283a 	ret

000184b4 <alt_up_ps2_write_data_byte>:

int alt_up_ps2_write_data_byte(alt_up_ps2_dev *ps2, unsigned char byte)
{
   184b4:	defffb04 	addi	sp,sp,-20
   184b8:	dfc00415 	stw	ra,16(sp)
   184bc:	df000315 	stw	fp,12(sp)
   184c0:	df000304 	addi	fp,sp,12
   184c4:	e13ffe15 	stw	r4,-8(fp)
   184c8:	2805883a 	mov	r2,r5
   184cc:	e0bfff05 	stb	r2,-4(fp)
	//note: data are only located at the lower 8 bits
	//note: the software send command to the PS2 peripheral through the data
	//		register rather than the control register
	IOWR_ALT_UP_PS2_PORT_DATA(ps2->base, byte);
   184d0:	e0bffe17 	ldw	r2,-8(fp)
   184d4:	10800a17 	ldw	r2,40(r2)
   184d8:	1007883a 	mov	r3,r2
   184dc:	e0bfff03 	ldbu	r2,-4(fp)
   184e0:	18800025 	stbio	r2,0(r3)
	alt_u32 ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base);
   184e4:	e0bffe17 	ldw	r2,-8(fp)
   184e8:	10800a17 	ldw	r2,40(r2)
   184ec:	10800104 	addi	r2,r2,4
   184f0:	10800037 	ldwio	r2,0(r2)
   184f4:	e0bffd15 	stw	r2,-12(fp)
	if (read_CE_bit(ctrl_reg))
   184f8:	e13ffd17 	ldw	r4,-12(fp)
   184fc:	001826c0 	call	1826c <read_CE_bit>
   18500:	10803fcc 	andi	r2,r2,255
   18504:	10000226 	beq	r2,zero,18510 <alt_up_ps2_write_data_byte+0x5c>
	{
		//CE bit is set --> error occurs on sending commands
		return -EIO;
   18508:	00bffec4 	movi	r2,-5
   1850c:	00000106 	br	18514 <alt_up_ps2_write_data_byte+0x60>
	}
	return 0;
   18510:	0005883a 	mov	r2,zero
}
   18514:	e037883a 	mov	sp,fp
   18518:	dfc00117 	ldw	ra,4(sp)
   1851c:	df000017 	ldw	fp,0(sp)
   18520:	dec00204 	addi	sp,sp,8
   18524:	f800283a 	ret

00018528 <alt_up_ps2_wait_for_ack>:

int alt_up_ps2_wait_for_ack(alt_up_ps2_dev *ps2)
{
   18528:	defffc04 	addi	sp,sp,-16
   1852c:	dfc00315 	stw	ra,12(sp)
   18530:	df000215 	stw	fp,8(sp)
   18534:	df000204 	addi	fp,sp,8
   18538:	e13fff15 	stw	r4,-4(fp)
	unsigned char data = 0;
   1853c:	e03ffe45 	stb	zero,-7(fp)
	unsigned char status = 0;
   18540:	e03ffe05 	stb	zero,-8(fp)
	do
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, &data); 
   18544:	e0bffe44 	addi	r2,fp,-7
   18548:	100b883a 	mov	r5,r2
   1854c:	e13fff17 	ldw	r4,-4(fp)
   18550:	00185f40 	call	185f4 <alt_up_ps2_read_data_byte_timeout>
   18554:	e0bffe05 	stb	r2,-8(fp)
		if ( status == 0)
   18558:	e0bffe03 	ldbu	r2,-8(fp)
   1855c:	1000061e 	bne	r2,zero,18578 <alt_up_ps2_wait_for_ack+0x50>
		{
			if (data == PS2_ACK)
   18560:	e0bffe43 	ldbu	r2,-7(fp)
   18564:	10803fcc 	andi	r2,r2,255
   18568:	10803e98 	cmpnei	r2,r2,250
   1856c:	103ff51e 	bne	r2,zero,18544 <__alt_data_end+0xf0018544>
				return 0;
   18570:	0005883a 	mov	r2,zero
   18574:	00000106 	br	1857c <alt_up_ps2_wait_for_ack+0x54>
		}
		else 
		{
			return status;
   18578:	e0bffe03 	ldbu	r2,-8(fp)
		}
	} while(1);
	return -ETIMEDOUT;
}
   1857c:	e037883a 	mov	sp,fp
   18580:	dfc00117 	ldw	ra,4(sp)
   18584:	df000017 	ldw	fp,0(sp)
   18588:	dec00204 	addi	sp,sp,8
   1858c:	f800283a 	ret

00018590 <alt_up_ps2_write_data_byte_with_ack>:

int alt_up_ps2_write_data_byte_with_ack(alt_up_ps2_dev *ps2, unsigned char byte)
{
   18590:	defffa04 	addi	sp,sp,-24
   18594:	dfc00515 	stw	ra,20(sp)
   18598:	df000415 	stw	fp,16(sp)
   1859c:	df000404 	addi	fp,sp,16
   185a0:	e13ffe15 	stw	r4,-8(fp)
   185a4:	2805883a 	mov	r2,r5
   185a8:	e0bfff05 	stb	r2,-4(fp)
	int send_status = alt_up_ps2_write_data_byte(ps2, byte);
   185ac:	e0bfff03 	ldbu	r2,-4(fp)
   185b0:	100b883a 	mov	r5,r2
   185b4:	e13ffe17 	ldw	r4,-8(fp)
   185b8:	00184b40 	call	184b4 <alt_up_ps2_write_data_byte>
   185bc:	e0bffc15 	stw	r2,-16(fp)
	if ( send_status != 0)
   185c0:	e0bffc17 	ldw	r2,-16(fp)
   185c4:	10000226 	beq	r2,zero,185d0 <alt_up_ps2_write_data_byte_with_ack+0x40>
		// return on sending error
		return send_status;
   185c8:	e0bffc17 	ldw	r2,-16(fp)
   185cc:	00000406 	br	185e0 <alt_up_ps2_write_data_byte_with_ack+0x50>

	int ack_status = alt_up_ps2_wait_for_ack(ps2);
   185d0:	e13ffe17 	ldw	r4,-8(fp)
   185d4:	00185280 	call	18528 <alt_up_ps2_wait_for_ack>
   185d8:	e0bffd15 	stw	r2,-12(fp)
	return ack_status;
   185dc:	e0bffd17 	ldw	r2,-12(fp)
}
   185e0:	e037883a 	mov	sp,fp
   185e4:	dfc00117 	ldw	ra,4(sp)
   185e8:	df000017 	ldw	fp,0(sp)
   185ec:	dec00204 	addi	sp,sp,8
   185f0:	f800283a 	ret

000185f4 <alt_up_ps2_read_data_byte_timeout>:

int alt_up_ps2_read_data_byte_timeout(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   185f4:	defffa04 	addi	sp,sp,-24
   185f8:	dfc00515 	stw	ra,20(sp)
   185fc:	df000415 	stw	fp,16(sp)
   18600:	df000404 	addi	fp,sp,16
   18604:	e13ffe15 	stw	r4,-8(fp)
   18608:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   1860c:	e03ffd15 	stw	zero,-12(fp)
	unsigned int count = 0;
   18610:	e03ffc15 	stw	zero,-16(fp)
	do {
		count++;
   18614:	e0bffc17 	ldw	r2,-16(fp)
   18618:	10800044 	addi	r2,r2,1
   1861c:	e0bffc15 	stw	r2,-16(fp)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   18620:	e0bffe17 	ldw	r2,-8(fp)
   18624:	10800a17 	ldw	r2,40(r2)
   18628:	10800037 	ldwio	r2,0(r2)
   1862c:	e0bffd15 	stw	r2,-12(fp)
		if (read_data_valid(data_reg))
   18630:	e13ffd17 	ldw	r4,-12(fp)
   18634:	00182d00 	call	182d0 <read_data_valid>
   18638:	10803fcc 	andi	r2,r2,255
   1863c:	10000726 	beq	r2,zero,1865c <alt_up_ps2_read_data_byte_timeout+0x68>
		{
			*byte = read_data_byte(data_reg);
   18640:	e13ffd17 	ldw	r4,-12(fp)
   18644:	00183040 	call	18304 <read_data_byte>
   18648:	1007883a 	mov	r3,r2
   1864c:	e0bfff17 	ldw	r2,-4(fp)
   18650:	10c00005 	stb	r3,0(r2)
			return 0;
   18654:	0005883a 	mov	r2,zero
   18658:	00000806 	br	1867c <alt_up_ps2_read_data_byte_timeout+0x88>
		}
		//timeout = 0 means to disable the timeout
		if ( ps2->timeout != 0 && count > ps2->timeout)
   1865c:	e0bffe17 	ldw	r2,-8(fp)
   18660:	10800c17 	ldw	r2,48(r2)
   18664:	103feb26 	beq	r2,zero,18614 <__alt_data_end+0xf0018614>
   18668:	e0bffe17 	ldw	r2,-8(fp)
   1866c:	10c00c17 	ldw	r3,48(r2)
   18670:	e0bffc17 	ldw	r2,-16(fp)
   18674:	18bfe72e 	bgeu	r3,r2,18614 <__alt_data_end+0xf0018614>
		{
			return -ETIMEDOUT;
   18678:	00bfe304 	movi	r2,-116
		}
	} while (1);
}
   1867c:	e037883a 	mov	sp,fp
   18680:	dfc00117 	ldw	ra,4(sp)
   18684:	df000017 	ldw	fp,0(sp)
   18688:	dec00204 	addi	sp,sp,8
   1868c:	f800283a 	ret

00018690 <alt_up_ps2_read_data_byte>:

int alt_up_ps2_read_data_byte(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   18690:	defffb04 	addi	sp,sp,-20
   18694:	dfc00415 	stw	ra,16(sp)
   18698:	df000315 	stw	fp,12(sp)
   1869c:	df000304 	addi	fp,sp,12
   186a0:	e13ffe15 	stw	r4,-8(fp)
   186a4:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   186a8:	e03ffd15 	stw	zero,-12(fp)
	data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   186ac:	e0bffe17 	ldw	r2,-8(fp)
   186b0:	10800a17 	ldw	r2,40(r2)
   186b4:	10800037 	ldwio	r2,0(r2)
   186b8:	e0bffd15 	stw	r2,-12(fp)
	if (read_data_valid(data_reg))
   186bc:	e13ffd17 	ldw	r4,-12(fp)
   186c0:	00182d00 	call	182d0 <read_data_valid>
   186c4:	10803fcc 	andi	r2,r2,255
   186c8:	10000726 	beq	r2,zero,186e8 <alt_up_ps2_read_data_byte+0x58>
	{
		*byte = read_data_byte(data_reg);
   186cc:	e13ffd17 	ldw	r4,-12(fp)
   186d0:	00183040 	call	18304 <read_data_byte>
   186d4:	1007883a 	mov	r3,r2
   186d8:	e0bfff17 	ldw	r2,-4(fp)
   186dc:	10c00005 	stb	r3,0(r2)
		return 0;
   186e0:	0005883a 	mov	r2,zero
   186e4:	00000106 	br	186ec <alt_up_ps2_read_data_byte+0x5c>
	}
	return -1;
   186e8:	00bfffc4 	movi	r2,-1
}
   186ec:	e037883a 	mov	sp,fp
   186f0:	dfc00117 	ldw	ra,4(sp)
   186f4:	df000017 	ldw	fp,0(sp)
   186f8:	dec00204 	addi	sp,sp,8
   186fc:	f800283a 	ret

00018700 <alt_up_ps2_clear_fifo>:

void alt_up_ps2_clear_fifo(alt_up_ps2_dev *ps2)
{
   18700:	defffb04 	addi	sp,sp,-20
   18704:	dfc00415 	stw	ra,16(sp)
   18708:	df000315 	stw	fp,12(sp)
   1870c:	df000304 	addi	fp,sp,12
   18710:	e13fff15 	stw	r4,-4(fp)
	// The DATA byte of the data register will be automatically cleared after a read
	// So we simply keep reading it until there are no available bytes
	alt_u16 num = 0;
   18714:	e03ffd0d 	sth	zero,-12(fp)
	unsigned int data_reg = 0;
   18718:	e03ffe15 	stw	zero,-8(fp)
	do
	{
		// read the data register (the DATA byte is cleared)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   1871c:	e0bfff17 	ldw	r2,-4(fp)
   18720:	10800a17 	ldw	r2,40(r2)
   18724:	10800037 	ldwio	r2,0(r2)
   18728:	e0bffe15 	stw	r2,-8(fp)
		// get the number of available bytes from the RAVAIL part of data register
		num = read_num_bytes_available(data_reg);
   1872c:	e13ffe17 	ldw	r4,-8(fp)
   18730:	00182a00 	call	182a0 <read_num_bytes_available>
   18734:	e0bffd0d 	sth	r2,-12(fp)
	} while (num > 0);
   18738:	e0bffd0b 	ldhu	r2,-12(fp)
   1873c:	103ff71e 	bne	r2,zero,1871c <__alt_data_end+0xf001871c>
}
   18740:	0001883a 	nop
   18744:	e037883a 	mov	sp,fp
   18748:	dfc00117 	ldw	ra,4(sp)
   1874c:	df000017 	ldw	fp,0(sp)
   18750:	dec00204 	addi	sp,sp,8
   18754:	f800283a 	ret

00018758 <alt_up_ps2_read_fd>:

//////////////////////////////////////////////////////////////
// FD Functions
int alt_up_ps2_read_fd (alt_fd* fd, char* ptr, int len)
{
   18758:	defff804 	addi	sp,sp,-32
   1875c:	dfc00715 	stw	ra,28(sp)
   18760:	df000615 	stw	fp,24(sp)
   18764:	df000604 	addi	fp,sp,24
   18768:	e13ffd15 	stw	r4,-12(fp)
   1876c:	e17ffe15 	stw	r5,-8(fp)
   18770:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   18774:	e0bffd17 	ldw	r2,-12(fp)
   18778:	10800017 	ldw	r2,0(r2)
   1877c:	e0bffa15 	stw	r2,-24(fp)
	int status = 0;
   18780:	e03ffb15 	stw	zero,-20(fp)
	int count = 0;
   18784:	e03ffc15 	stw	zero,-16(fp)
	while (count < len);
   18788:	e0fffc17 	ldw	r3,-16(fp)
   1878c:	e0bfff17 	ldw	r2,-4(fp)
   18790:	18bffd16 	blt	r3,r2,18788 <__alt_data_end+0xf0018788>
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, (unsigned char *)ptr++);
   18794:	e0bffe17 	ldw	r2,-8(fp)
   18798:	10c00044 	addi	r3,r2,1
   1879c:	e0fffe15 	stw	r3,-8(fp)
   187a0:	100b883a 	mov	r5,r2
   187a4:	e13ffa17 	ldw	r4,-24(fp)
   187a8:	00185f40 	call	185f4 <alt_up_ps2_read_data_byte_timeout>
   187ac:	e0bffb15 	stw	r2,-20(fp)
		if (status!=0)
   187b0:	e0bffb17 	ldw	r2,-20(fp)
   187b4:	10000226 	beq	r2,zero,187c0 <alt_up_ps2_read_fd+0x68>
			return count;
   187b8:	e0bffc17 	ldw	r2,-16(fp)
   187bc:	00000406 	br	187d0 <alt_up_ps2_read_fd+0x78>
		count++;
   187c0:	e0bffc17 	ldw	r2,-16(fp)
   187c4:	10800044 	addi	r2,r2,1
   187c8:	e0bffc15 	stw	r2,-16(fp)
	} 
	return count;
   187cc:	e0bffc17 	ldw	r2,-16(fp)
}
   187d0:	e037883a 	mov	sp,fp
   187d4:	dfc00117 	ldw	ra,4(sp)
   187d8:	df000017 	ldw	fp,0(sp)
   187dc:	dec00204 	addi	sp,sp,8
   187e0:	f800283a 	ret

000187e4 <alt_up_ps2_write_fd>:

int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
   187e4:	defff804 	addi	sp,sp,-32
   187e8:	dfc00715 	stw	ra,28(sp)
   187ec:	df000615 	stw	fp,24(sp)
   187f0:	df000604 	addi	fp,sp,24
   187f4:	e13ffd15 	stw	r4,-12(fp)
   187f8:	e17ffe15 	stw	r5,-8(fp)
   187fc:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   18800:	e0bffd17 	ldw	r2,-12(fp)
   18804:	10800017 	ldw	r2,0(r2)
   18808:	e0bffb15 	stw	r2,-20(fp)
	int status = 0;
   1880c:	e03ffc15 	stw	zero,-16(fp)
	int count = 0;
   18810:	e03ffa15 	stw	zero,-24(fp)
	while (count < len)
   18814:	00001006 	br	18858 <alt_up_ps2_write_fd+0x74>
	{
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
   18818:	e0bffe17 	ldw	r2,-8(fp)
   1881c:	10c00044 	addi	r3,r2,1
   18820:	e0fffe15 	stw	r3,-8(fp)
   18824:	10800003 	ldbu	r2,0(r2)
   18828:	10803fcc 	andi	r2,r2,255
   1882c:	100b883a 	mov	r5,r2
   18830:	e13ffb17 	ldw	r4,-20(fp)
   18834:	00184b40 	call	184b4 <alt_up_ps2_write_data_byte>
   18838:	e0bffc15 	stw	r2,-16(fp)
		if (status!=0)
   1883c:	e0bffc17 	ldw	r2,-16(fp)
   18840:	10000226 	beq	r2,zero,1884c <alt_up_ps2_write_fd+0x68>
			return count;
   18844:	e0bffa17 	ldw	r2,-24(fp)
   18848:	00000706 	br	18868 <alt_up_ps2_write_fd+0x84>
		count++;
   1884c:	e0bffa17 	ldw	r2,-24(fp)
   18850:	10800044 	addi	r2,r2,1
   18854:	e0bffa15 	stw	r2,-24(fp)
int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
	int status = 0;
	int count = 0;
	while (count < len)
   18858:	e0fffa17 	ldw	r3,-24(fp)
   1885c:	e0bfff17 	ldw	r2,-4(fp)
   18860:	18bfed16 	blt	r3,r2,18818 <__alt_data_end+0xf0018818>
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
		if (status!=0)
			return count;
		count++;
	}
	return count;
   18864:	e0bffa17 	ldw	r2,-24(fp)
}
   18868:	e037883a 	mov	sp,fp
   1886c:	dfc00117 	ldw	ra,4(sp)
   18870:	df000017 	ldw	fp,0(sp)
   18874:	dec00204 	addi	sp,sp,8
   18878:	f800283a 	ret

0001887c <alt_up_ps2_open_dev>:

alt_up_ps2_dev* alt_up_ps2_open_dev(const char* name)
{
   1887c:	defffc04 	addi	sp,sp,-16
   18880:	dfc00315 	stw	ra,12(sp)
   18884:	df000215 	stw	fp,8(sp)
   18888:	df000204 	addi	fp,sp,8
   1888c:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_ps2_dev *dev = (alt_up_ps2_dev*)alt_find_dev(name, &alt_dev_list);
   18890:	d1601004 	addi	r5,gp,-32704
   18894:	e13fff17 	ldw	r4,-4(fp)
   18898:	0019d900 	call	19d90 <alt_find_dev>
   1889c:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   188a0:	e0bffe17 	ldw	r2,-8(fp)
}
   188a4:	e037883a 	mov	sp,fp
   188a8:	dfc00117 	ldw	ra,4(sp)
   188ac:	df000017 	ldw	fp,0(sp)
   188b0:	dec00204 	addi	sp,sp,8
   188b4:	f800283a 	ret

000188b8 <alt_up_char_buffer_init>:
#include <priv/alt_file.h>

#include "altera_up_avalon_video_character_buffer_with_dma.h"
#include "altera_up_avalon_video_character_buffer_with_dma_regs.h"

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
   188b8:	defffc04 	addi	sp,sp,-16
   188bc:	dfc00315 	stw	ra,12(sp)
   188c0:	df000215 	stw	fp,8(sp)
   188c4:	df000204 	addi	fp,sp,8
   188c8:	e13fff15 	stw	r4,-4(fp)
	char * name;
	name = (char *) char_buffer->dev.name;
   188cc:	e0bfff17 	ldw	r2,-4(fp)
   188d0:	10800217 	ldw	r2,8(r2)
   188d4:	e0bffe15 	stw	r2,-8(fp)

	for ( ; (*name) != '\0'; name++) {
   188d8:	00000b06 	br	18908 <alt_up_char_buffer_init+0x50>
		if (strcmp(name, "_avalon_char_buffer_slave") == 0) {
   188dc:	01420034 	movhi	r5,2048
   188e0:	29417504 	addi	r5,r5,1492
   188e4:	e13ffe17 	ldw	r4,-8(fp)
   188e8:	00108e80 	call	108e8 <strcmp>
   188ec:	1000031e 	bne	r2,zero,188fc <alt_up_char_buffer_init+0x44>
			(*name) = '\0';
   188f0:	e0bffe17 	ldw	r2,-8(fp)
   188f4:	10000005 	stb	zero,0(r2)
			break;
   188f8:	00000906 	br	18920 <alt_up_char_buffer_init+0x68>

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
	char * name;
	name = (char *) char_buffer->dev.name;

	for ( ; (*name) != '\0'; name++) {
   188fc:	e0bffe17 	ldw	r2,-8(fp)
   18900:	10800044 	addi	r2,r2,1
   18904:	e0bffe15 	stw	r2,-8(fp)
   18908:	e0bffe17 	ldw	r2,-8(fp)
   1890c:	10800003 	ldbu	r2,0(r2)
   18910:	10803fcc 	andi	r2,r2,255
   18914:	1080201c 	xori	r2,r2,128
   18918:	10bfe004 	addi	r2,r2,-128
   1891c:	103fef1e 	bne	r2,zero,188dc <__alt_data_end+0xf00188dc>
			(*name) = '\0';
			break;
		}
	}
	
	return;
   18920:	0001883a 	nop
}
   18924:	e037883a 	mov	sp,fp
   18928:	dfc00117 	ldw	ra,4(sp)
   1892c:	df000017 	ldw	fp,0(sp)
   18930:	dec00204 	addi	sp,sp,8
   18934:	f800283a 	ret

00018938 <alt_up_char_buffer_open_dev>:

alt_up_char_buffer_dev* alt_up_char_buffer_open_dev(const char* name) {
   18938:	defffc04 	addi	sp,sp,-16
   1893c:	dfc00315 	stw	ra,12(sp)
   18940:	df000215 	stw	fp,8(sp)
   18944:	df000204 	addi	fp,sp,8
   18948:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_char_buffer_dev *dev = (alt_up_char_buffer_dev *)alt_find_dev(name, &alt_dev_list);
   1894c:	d1601004 	addi	r5,gp,-32704
   18950:	e13fff17 	ldw	r4,-4(fp)
   18954:	0019d900 	call	19d90 <alt_find_dev>
   18958:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   1895c:	e0bffe17 	ldw	r2,-8(fp)
}
   18960:	e037883a 	mov	sp,fp
   18964:	dfc00117 	ldw	ra,4(sp)
   18968:	df000017 	ldw	fp,0(sp)
   1896c:	dec00204 	addi	sp,sp,8
   18970:	f800283a 	ret

00018974 <alt_up_char_buffer_draw>:

int alt_up_char_buffer_draw(alt_up_char_buffer_dev *char_buffer, unsigned char ch, 
	unsigned int x, unsigned int y) {
   18974:	defffa04 	addi	sp,sp,-24
   18978:	df000515 	stw	fp,20(sp)
   1897c:	df000504 	addi	fp,sp,20
   18980:	e13ffc15 	stw	r4,-16(fp)
   18984:	2805883a 	mov	r2,r5
   18988:	e1bffe15 	stw	r6,-8(fp)
   1898c:	e1ffff15 	stw	r7,-4(fp)
   18990:	e0bffd05 	stb	r2,-12(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   18994:	e0bffc17 	ldw	r2,-16(fp)
   18998:	10800c17 	ldw	r2,48(r2)
   1899c:	e0fffe17 	ldw	r3,-8(fp)
   189a0:	1880042e 	bgeu	r3,r2,189b4 <alt_up_char_buffer_draw+0x40>
   189a4:	e0bffc17 	ldw	r2,-16(fp)
   189a8:	10800d17 	ldw	r2,52(r2)
   189ac:	e0ffff17 	ldw	r3,-4(fp)
   189b0:	18800236 	bltu	r3,r2,189bc <alt_up_char_buffer_draw+0x48>
		return -1;
   189b4:	00bfffc4 	movi	r2,-1
   189b8:	00001d06 	br	18a30 <alt_up_char_buffer_draw+0xbc>
	
	unsigned int addr = 0;
   189bc:	e03ffb15 	stw	zero,-20(fp)
	addr |= ((x & char_buffer->x_coord_mask) << char_buffer->x_coord_offset);
   189c0:	e0bffc17 	ldw	r2,-16(fp)
   189c4:	10c00f17 	ldw	r3,60(r2)
   189c8:	e0bffe17 	ldw	r2,-8(fp)
   189cc:	1886703a 	and	r3,r3,r2
   189d0:	e0bffc17 	ldw	r2,-16(fp)
   189d4:	10800e17 	ldw	r2,56(r2)
   189d8:	1884983a 	sll	r2,r3,r2
   189dc:	e0fffb17 	ldw	r3,-20(fp)
   189e0:	1884b03a 	or	r2,r3,r2
   189e4:	e0bffb15 	stw	r2,-20(fp)
	addr |= ((y & char_buffer->y_coord_mask) << char_buffer->y_coord_offset);
   189e8:	e0bffc17 	ldw	r2,-16(fp)
   189ec:	10c01117 	ldw	r3,68(r2)
   189f0:	e0bfff17 	ldw	r2,-4(fp)
   189f4:	1886703a 	and	r3,r3,r2
   189f8:	e0bffc17 	ldw	r2,-16(fp)
   189fc:	10801017 	ldw	r2,64(r2)
   18a00:	1884983a 	sll	r2,r3,r2
   18a04:	e0fffb17 	ldw	r3,-20(fp)
   18a08:	1884b03a 	or	r2,r3,r2
   18a0c:	e0bffb15 	stw	r2,-20(fp)
	IOWR_8DIRECT(char_buffer->buffer_base, addr, ch);
   18a10:	e0bffc17 	ldw	r2,-16(fp)
   18a14:	10c00b17 	ldw	r3,44(r2)
   18a18:	e0bffb17 	ldw	r2,-20(fp)
   18a1c:	1885883a 	add	r2,r3,r2
   18a20:	1007883a 	mov	r3,r2
   18a24:	e0bffd03 	ldbu	r2,-12(fp)
   18a28:	18800025 	stbio	r2,0(r3)

	return 0;
   18a2c:	0005883a 	mov	r2,zero
}
   18a30:	e037883a 	mov	sp,fp
   18a34:	df000017 	ldw	fp,0(sp)
   18a38:	dec00104 	addi	sp,sp,4
   18a3c:	f800283a 	ret

00018a40 <alt_up_char_buffer_string>:

int alt_up_char_buffer_string(alt_up_char_buffer_dev *char_buffer, const char *ptr, 
	unsigned int x, unsigned int y) {
   18a40:	defffa04 	addi	sp,sp,-24
   18a44:	df000515 	stw	fp,20(sp)
   18a48:	df000504 	addi	fp,sp,20
   18a4c:	e13ffc15 	stw	r4,-16(fp)
   18a50:	e17ffd15 	stw	r5,-12(fp)
   18a54:	e1bffe15 	stw	r6,-8(fp)
   18a58:	e1ffff15 	stw	r7,-4(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   18a5c:	e0bffc17 	ldw	r2,-16(fp)
   18a60:	10800c17 	ldw	r2,48(r2)
   18a64:	e0fffe17 	ldw	r3,-8(fp)
   18a68:	1880042e 	bgeu	r3,r2,18a7c <alt_up_char_buffer_string+0x3c>
   18a6c:	e0bffc17 	ldw	r2,-16(fp)
   18a70:	10800d17 	ldw	r2,52(r2)
   18a74:	e0ffff17 	ldw	r3,-4(fp)
   18a78:	18800236 	bltu	r3,r2,18a84 <alt_up_char_buffer_string+0x44>
		return -1;
   18a7c:	00bfffc4 	movi	r2,-1
   18a80:	00002a06 	br	18b2c <alt_up_char_buffer_string+0xec>
	
	unsigned int offset = 0;
   18a84:	e03ffb15 	stw	zero,-20(fp)
	offset = (y << char_buffer->y_coord_offset) + x;
   18a88:	e0bffc17 	ldw	r2,-16(fp)
   18a8c:	10801017 	ldw	r2,64(r2)
   18a90:	e0ffff17 	ldw	r3,-4(fp)
   18a94:	1886983a 	sll	r3,r3,r2
   18a98:	e0bffe17 	ldw	r2,-8(fp)
   18a9c:	1885883a 	add	r2,r3,r2
   18aa0:	e0bffb15 	stw	r2,-20(fp)

	while ( *ptr )
   18aa4:	00001a06 	br	18b10 <alt_up_char_buffer_string+0xd0>
	{
		IOWR_8DIRECT(char_buffer->buffer_base, offset, *ptr);
   18aa8:	e0bffc17 	ldw	r2,-16(fp)
   18aac:	10c00b17 	ldw	r3,44(r2)
   18ab0:	e0bffb17 	ldw	r2,-20(fp)
   18ab4:	1885883a 	add	r2,r3,r2
   18ab8:	1007883a 	mov	r3,r2
   18abc:	e0bffd17 	ldw	r2,-12(fp)
   18ac0:	10800003 	ldbu	r2,0(r2)
   18ac4:	10803fcc 	andi	r2,r2,255
   18ac8:	1080201c 	xori	r2,r2,128
   18acc:	10bfe004 	addi	r2,r2,-128
   18ad0:	18800025 	stbio	r2,0(r3)
		++ptr;
   18ad4:	e0bffd17 	ldw	r2,-12(fp)
   18ad8:	10800044 	addi	r2,r2,1
   18adc:	e0bffd15 	stw	r2,-12(fp)
		if (++x >= char_buffer->x_resolution)
   18ae0:	e0bffe17 	ldw	r2,-8(fp)
   18ae4:	10800044 	addi	r2,r2,1
   18ae8:	e0bffe15 	stw	r2,-8(fp)
   18aec:	e0bffc17 	ldw	r2,-16(fp)
   18af0:	10800c17 	ldw	r2,48(r2)
   18af4:	e0fffe17 	ldw	r3,-8(fp)
   18af8:	18800236 	bltu	r3,r2,18b04 <alt_up_char_buffer_string+0xc4>
			return -1;
   18afc:	00bfffc4 	movi	r2,-1
   18b00:	00000a06 	br	18b2c <alt_up_char_buffer_string+0xec>
		++offset;
   18b04:	e0bffb17 	ldw	r2,-20(fp)
   18b08:	10800044 	addi	r2,r2,1
   18b0c:	e0bffb15 	stw	r2,-20(fp)
		return -1;
	
	unsigned int offset = 0;
	offset = (y << char_buffer->y_coord_offset) + x;

	while ( *ptr )
   18b10:	e0bffd17 	ldw	r2,-12(fp)
   18b14:	10800003 	ldbu	r2,0(r2)
   18b18:	10803fcc 	andi	r2,r2,255
   18b1c:	1080201c 	xori	r2,r2,128
   18b20:	10bfe004 	addi	r2,r2,-128
   18b24:	103fe01e 	bne	r2,zero,18aa8 <__alt_data_end+0xf0018aa8>
		++ptr;
		if (++x >= char_buffer->x_resolution)
			return -1;
		++offset;
	}
	return 0;
   18b28:	0005883a 	mov	r2,zero
}
   18b2c:	e037883a 	mov	sp,fp
   18b30:	df000017 	ldw	fp,0(sp)
   18b34:	dec00104 	addi	sp,sp,4
   18b38:	f800283a 	ret

00018b3c <alt_up_char_buffer_clear>:

int alt_up_char_buffer_clear(alt_up_char_buffer_dev *char_buffer) {
   18b3c:	defffe04 	addi	sp,sp,-8
   18b40:	df000115 	stw	fp,4(sp)
   18b44:	df000104 	addi	fp,sp,4
   18b48:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base, 1);
   18b4c:	e0bfff17 	ldw	r2,-4(fp)
   18b50:	10800a17 	ldw	r2,40(r2)
   18b54:	10800084 	addi	r2,r2,2
   18b58:	1007883a 	mov	r3,r2
   18b5c:	00800044 	movi	r2,1
   18b60:	18800025 	stbio	r2,0(r3)
	while ((IORD_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base) & ALT_UP_CHAR_BUFFER_CLR_SCRN_MSK) >> ALT_UP_CHAR_BUFFER_CLR_SCRN_OFST);
   18b64:	0001883a 	nop
   18b68:	e0bfff17 	ldw	r2,-4(fp)
   18b6c:	10800a17 	ldw	r2,40(r2)
   18b70:	10800084 	addi	r2,r2,2
   18b74:	10800023 	ldbuio	r2,0(r2)
   18b78:	10803fcc 	andi	r2,r2,255
   18b7c:	1080004c 	andi	r2,r2,1
   18b80:	103ff91e 	bne	r2,zero,18b68 <__alt_data_end+0xf0018b68>
	return 0;
   18b84:	0005883a 	mov	r2,zero
}
   18b88:	e037883a 	mov	sp,fp
   18b8c:	df000017 	ldw	fp,0(sp)
   18b90:	dec00104 	addi	sp,sp,4
   18b94:	f800283a 	ret

00018b98 <alt_up_pixel_buffer_dma_open_dev>:

#include "altera_up_avalon_video_pixel_buffer_dma.h"

#define ABS(x)	((x >= 0) ? (x) : (-(x)))

alt_up_pixel_buffer_dma_dev* alt_up_pixel_buffer_dma_open_dev(const char* name) {
   18b98:	defffc04 	addi	sp,sp,-16
   18b9c:	dfc00315 	stw	ra,12(sp)
   18ba0:	df000215 	stw	fp,8(sp)
   18ba4:	df000204 	addi	fp,sp,8
   18ba8:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_pixel_buffer_dma_dev *dev = (alt_up_pixel_buffer_dma_dev*)alt_find_dev(name, &alt_dev_list);
   18bac:	d1601004 	addi	r5,gp,-32704
   18bb0:	e13fff17 	ldw	r4,-4(fp)
   18bb4:	0019d900 	call	19d90 <alt_find_dev>
   18bb8:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   18bbc:	e0bffe17 	ldw	r2,-8(fp)
}
   18bc0:	e037883a 	mov	sp,fp
   18bc4:	dfc00117 	ldw	ra,4(sp)
   18bc8:	df000017 	ldw	fp,0(sp)
   18bcc:	dec00204 	addi	sp,sp,8
   18bd0:	f800283a 	ret

00018bd4 <alt_up_pixel_buffer_dma_draw>:

int alt_up_pixel_buffer_dma_draw(alt_up_pixel_buffer_dma_dev *pixel_buffer, unsigned int color, unsigned int x, unsigned int y)
/* This function draws a pixel to the back buffer.
 */
{
   18bd4:	defffa04 	addi	sp,sp,-24
   18bd8:	df000515 	stw	fp,20(sp)
   18bdc:	df000504 	addi	fp,sp,20
   18be0:	e13ffc15 	stw	r4,-16(fp)
   18be4:	e17ffd15 	stw	r5,-12(fp)
   18be8:	e1bffe15 	stw	r6,-8(fp)
   18bec:	e1ffff15 	stw	r7,-4(fp)
	// boundary check
	if (x >= pixel_buffer->x_resolution || y >= pixel_buffer->y_resolution )
   18bf0:	e0bffc17 	ldw	r2,-16(fp)
   18bf4:	10800f17 	ldw	r2,60(r2)
   18bf8:	e0fffe17 	ldw	r3,-8(fp)
   18bfc:	1880042e 	bgeu	r3,r2,18c10 <alt_up_pixel_buffer_dma_draw+0x3c>
   18c00:	e0bffc17 	ldw	r2,-16(fp)
   18c04:	10801017 	ldw	r2,64(r2)
   18c08:	e0ffff17 	ldw	r3,-4(fp)
   18c0c:	18800236 	bltu	r3,r2,18c18 <alt_up_pixel_buffer_dma_draw+0x44>
		return -1;
   18c10:	00bfffc4 	movi	r2,-1
   18c14:	00005006 	br	18d58 <alt_up_pixel_buffer_dma_draw+0x184>

	unsigned int addr = 0;
   18c18:	e03ffb15 	stw	zero,-20(fp)
	/* Check the mode VGA Pixel Buffer is using. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   18c1c:	e0bffc17 	ldw	r2,-16(fp)
   18c20:	10800d17 	ldw	r2,52(r2)
   18c24:	1000151e 	bne	r2,zero,18c7c <alt_up_pixel_buffer_dma_draw+0xa8>
		/* For X-Y addressing mode, the address format is | unused | Y | X |. So shift bits for coordinates X and Y into their respective locations. */
		addr += ((x & pixel_buffer->x_coord_mask) << pixel_buffer->x_coord_offset);
   18c28:	e0bffc17 	ldw	r2,-16(fp)
   18c2c:	10c01217 	ldw	r3,72(r2)
   18c30:	e0bffe17 	ldw	r2,-8(fp)
   18c34:	1886703a 	and	r3,r3,r2
   18c38:	e0bffc17 	ldw	r2,-16(fp)
   18c3c:	10801117 	ldw	r2,68(r2)
   18c40:	1884983a 	sll	r2,r3,r2
   18c44:	e0fffb17 	ldw	r3,-20(fp)
   18c48:	1885883a 	add	r2,r3,r2
   18c4c:	e0bffb15 	stw	r2,-20(fp)
		addr += ((y & pixel_buffer->y_coord_mask) << pixel_buffer->y_coord_offset);
   18c50:	e0bffc17 	ldw	r2,-16(fp)
   18c54:	10c01417 	ldw	r3,80(r2)
   18c58:	e0bfff17 	ldw	r2,-4(fp)
   18c5c:	1886703a 	and	r3,r3,r2
   18c60:	e0bffc17 	ldw	r2,-16(fp)
   18c64:	10801317 	ldw	r2,76(r2)
   18c68:	1884983a 	sll	r2,r3,r2
   18c6c:	e0fffb17 	ldw	r3,-20(fp)
   18c70:	1885883a 	add	r2,r3,r2
   18c74:	e0bffb15 	stw	r2,-20(fp)
   18c78:	00001706 	br	18cd8 <alt_up_pixel_buffer_dma_draw+0x104>
	} else {
		/* In a consecutive addressing mode, the pixels are stored in consecutive memory locations. So the address of a pixel at (x,y) can be computed as
		 * (y*x_resolution + x).*/
		addr += ((x & pixel_buffer->x_coord_mask) << pixel_buffer->x_coord_offset);
   18c7c:	e0bffc17 	ldw	r2,-16(fp)
   18c80:	10c01217 	ldw	r3,72(r2)
   18c84:	e0bffe17 	ldw	r2,-8(fp)
   18c88:	1886703a 	and	r3,r3,r2
   18c8c:	e0bffc17 	ldw	r2,-16(fp)
   18c90:	10801117 	ldw	r2,68(r2)
   18c94:	1884983a 	sll	r2,r3,r2
   18c98:	e0fffb17 	ldw	r3,-20(fp)
   18c9c:	1885883a 	add	r2,r3,r2
   18ca0:	e0bffb15 	stw	r2,-20(fp)
		addr += (((y & pixel_buffer->y_coord_mask) * pixel_buffer->x_resolution) << pixel_buffer->x_coord_offset);
   18ca4:	e0bffc17 	ldw	r2,-16(fp)
   18ca8:	10c01417 	ldw	r3,80(r2)
   18cac:	e0bfff17 	ldw	r2,-4(fp)
   18cb0:	1886703a 	and	r3,r3,r2
   18cb4:	e0bffc17 	ldw	r2,-16(fp)
   18cb8:	10800f17 	ldw	r2,60(r2)
   18cbc:	1887383a 	mul	r3,r3,r2
   18cc0:	e0bffc17 	ldw	r2,-16(fp)
   18cc4:	10801117 	ldw	r2,68(r2)
   18cc8:	1884983a 	sll	r2,r3,r2
   18ccc:	e0fffb17 	ldw	r3,-20(fp)
   18cd0:	1885883a 	add	r2,r3,r2
   18cd4:	e0bffb15 	stw	r2,-20(fp)
	}
	/* Now, depending on the color depth, write the pixel color to the specified memory location. */
	if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   18cd8:	e0bffc17 	ldw	r2,-16(fp)
   18cdc:	10800e17 	ldw	r2,56(r2)
   18ce0:	10800058 	cmpnei	r2,r2,1
   18ce4:	1000081e 	bne	r2,zero,18d08 <alt_up_pixel_buffer_dma_draw+0x134>
		IOWR_8DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
   18ce8:	e0bffc17 	ldw	r2,-16(fp)
   18cec:	10c00c17 	ldw	r3,48(r2)
   18cf0:	e0bffb17 	ldw	r2,-20(fp)
   18cf4:	1885883a 	add	r2,r3,r2
   18cf8:	1007883a 	mov	r3,r2
   18cfc:	e0bffd17 	ldw	r2,-12(fp)
   18d00:	18800025 	stbio	r2,0(r3)
   18d04:	00001306 	br	18d54 <alt_up_pixel_buffer_dma_draw+0x180>
	} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   18d08:	e0bffc17 	ldw	r2,-16(fp)
   18d0c:	10800e17 	ldw	r2,56(r2)
   18d10:	10800098 	cmpnei	r2,r2,2
   18d14:	1000081e 	bne	r2,zero,18d38 <alt_up_pixel_buffer_dma_draw+0x164>
		IOWR_16DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
   18d18:	e0bffc17 	ldw	r2,-16(fp)
   18d1c:	10c00c17 	ldw	r3,48(r2)
   18d20:	e0bffb17 	ldw	r2,-20(fp)
   18d24:	1885883a 	add	r2,r3,r2
   18d28:	1007883a 	mov	r3,r2
   18d2c:	e0bffd17 	ldw	r2,-12(fp)
   18d30:	1880002d 	sthio	r2,0(r3)
   18d34:	00000706 	br	18d54 <alt_up_pixel_buffer_dma_draw+0x180>
	} else {
		IOWR_32DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
   18d38:	e0bffc17 	ldw	r2,-16(fp)
   18d3c:	10c00c17 	ldw	r3,48(r2)
   18d40:	e0bffb17 	ldw	r2,-20(fp)
   18d44:	1885883a 	add	r2,r3,r2
   18d48:	1007883a 	mov	r3,r2
   18d4c:	e0bffd17 	ldw	r2,-12(fp)
   18d50:	18800035 	stwio	r2,0(r3)
	}

	return 0;
   18d54:	0005883a 	mov	r2,zero
}
   18d58:	e037883a 	mov	sp,fp
   18d5c:	df000017 	ldw	fp,0(sp)
   18d60:	dec00104 	addi	sp,sp,4
   18d64:	f800283a 	ret

00018d68 <alt_up_pixel_buffer_dma_change_back_buffer_address>:

int alt_up_pixel_buffer_dma_change_back_buffer_address(alt_up_pixel_buffer_dma_dev *pixel_buffer, unsigned int new_address)
/* This function changes the memory address for the back buffer. */
{
   18d68:	defffd04 	addi	sp,sp,-12
   18d6c:	df000215 	stw	fp,8(sp)
   18d70:	df000204 	addi	fp,sp,8
   18d74:	e13ffe15 	stw	r4,-8(fp)
   18d78:	e17fff15 	stw	r5,-4(fp)
	IOWR_32DIRECT(pixel_buffer->base, 4, new_address);
   18d7c:	e0bffe17 	ldw	r2,-8(fp)
   18d80:	10800a17 	ldw	r2,40(r2)
   18d84:	10800104 	addi	r2,r2,4
   18d88:	1007883a 	mov	r3,r2
   18d8c:	e0bfff17 	ldw	r2,-4(fp)
   18d90:	18800035 	stwio	r2,0(r3)
	pixel_buffer->back_buffer_start_address = IORD_32DIRECT(pixel_buffer->base, 4);
   18d94:	e0bffe17 	ldw	r2,-8(fp)
   18d98:	10800a17 	ldw	r2,40(r2)
   18d9c:	10800104 	addi	r2,r2,4
   18da0:	10800037 	ldwio	r2,0(r2)
   18da4:	1007883a 	mov	r3,r2
   18da8:	e0bffe17 	ldw	r2,-8(fp)
   18dac:	10c00c15 	stw	r3,48(r2)
	return 0;
   18db0:	0005883a 	mov	r2,zero
}
   18db4:	e037883a 	mov	sp,fp
   18db8:	df000017 	ldw	fp,0(sp)
   18dbc:	dec00104 	addi	sp,sp,4
   18dc0:	f800283a 	ret

00018dc4 <alt_up_pixel_buffer_dma_swap_buffers>:

int alt_up_pixel_buffer_dma_swap_buffers(alt_up_pixel_buffer_dma_dev *pixel_buffer)
/* This function swaps the front and back buffers. At the next refresh cycle the back buffer will be drawn on the screen
 * and will become the front buffer. */
{
   18dc4:	defffd04 	addi	sp,sp,-12
   18dc8:	df000215 	stw	fp,8(sp)
   18dcc:	dc000115 	stw	r16,4(sp)
   18dd0:	df000204 	addi	fp,sp,8
   18dd4:	e13ffe15 	stw	r4,-8(fp)
	register unsigned int temp = pixel_buffer->back_buffer_start_address;
   18dd8:	e0bffe17 	ldw	r2,-8(fp)
   18ddc:	14000c17 	ldw	r16,48(r2)
	IOWR_32DIRECT(pixel_buffer->base, 0, 1);
   18de0:	e0bffe17 	ldw	r2,-8(fp)
   18de4:	10800a17 	ldw	r2,40(r2)
   18de8:	1007883a 	mov	r3,r2
   18dec:	00800044 	movi	r2,1
   18df0:	18800035 	stwio	r2,0(r3)
	pixel_buffer->back_buffer_start_address = pixel_buffer->buffer_start_address;
   18df4:	e0bffe17 	ldw	r2,-8(fp)
   18df8:	10c00b17 	ldw	r3,44(r2)
   18dfc:	e0bffe17 	ldw	r2,-8(fp)
   18e00:	10c00c15 	stw	r3,48(r2)
	pixel_buffer->buffer_start_address = temp;
   18e04:	e0bffe17 	ldw	r2,-8(fp)
   18e08:	14000b15 	stw	r16,44(r2)
	return 0;
   18e0c:	0005883a 	mov	r2,zero
}
   18e10:	e6ffff04 	addi	sp,fp,-4
   18e14:	df000117 	ldw	fp,4(sp)
   18e18:	dc000017 	ldw	r16,0(sp)
   18e1c:	dec00204 	addi	sp,sp,8
   18e20:	f800283a 	ret

00018e24 <alt_up_pixel_buffer_dma_check_swap_buffers_status>:
int alt_up_pixel_buffer_dma_check_swap_buffers_status(alt_up_pixel_buffer_dma_dev *pixel_buffer)
/* This function checks if the buffer swap has occured. Since the buffer swap only happens after an entire screen is drawn,
 * it is important to wait for this function to return 0 before proceeding to draw on either buffer. When both front and the back buffers
 * have the same address calling the alt_up_pixel_buffer_dma_swap_buffers(...) function and then waiting for this function to return 0, causes your program to
 * wait for the screen to refresh. */
{
   18e24:	defffe04 	addi	sp,sp,-8
   18e28:	df000115 	stw	fp,4(sp)
   18e2c:	df000104 	addi	fp,sp,4
   18e30:	e13fff15 	stw	r4,-4(fp)
	return (IORD_32DIRECT(pixel_buffer->base, 12) & 0x1);
   18e34:	e0bfff17 	ldw	r2,-4(fp)
   18e38:	10800a17 	ldw	r2,40(r2)
   18e3c:	10800304 	addi	r2,r2,12
   18e40:	10800037 	ldwio	r2,0(r2)
   18e44:	1080004c 	andi	r2,r2,1
}
   18e48:	e037883a 	mov	sp,fp
   18e4c:	df000017 	ldw	fp,0(sp)
   18e50:	dec00104 	addi	sp,sp,4
   18e54:	f800283a 	ret

00018e58 <alt_up_pixel_buffer_dma_clear_screen>:

void alt_up_pixel_buffer_dma_clear_screen(alt_up_pixel_buffer_dma_dev *pixel_buffer, int backbuffer)
/* This function clears the screen by setting each pixel to a black color. */
{
   18e58:	defff704 	addi	sp,sp,-36
   18e5c:	df000815 	stw	fp,32(sp)
   18e60:	dd400715 	stw	r21,28(sp)
   18e64:	dd000615 	stw	r20,24(sp)
   18e68:	dcc00515 	stw	r19,20(sp)
   18e6c:	dc800415 	stw	r18,16(sp)
   18e70:	dc400315 	stw	r17,12(sp)
   18e74:	dc000215 	stw	r16,8(sp)
   18e78:	df000804 	addi	fp,sp,32
   18e7c:	e13ff815 	stw	r4,-32(fp)
   18e80:	e17ff915 	stw	r5,-28(fp)
	register unsigned int addr;
	register unsigned int limit_x, limit_y;
	
	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   18e84:	e0bff917 	ldw	r2,-28(fp)
   18e88:	10800058 	cmpnei	r2,r2,1
   18e8c:	1000031e 	bne	r2,zero,18e9c <alt_up_pixel_buffer_dma_clear_screen+0x44>
		addr = pixel_buffer->back_buffer_start_address;
   18e90:	e0bff817 	ldw	r2,-32(fp)
   18e94:	14400c17 	ldw	r17,48(r2)
   18e98:	00000206 	br	18ea4 <alt_up_pixel_buffer_dma_clear_screen+0x4c>
	else
		addr = pixel_buffer->buffer_start_address;
   18e9c:	e0bff817 	ldw	r2,-32(fp)
   18ea0:	14400b17 	ldw	r17,44(r2)
	limit_x = pixel_buffer->x_resolution;
   18ea4:	e0bff817 	ldw	r2,-32(fp)
   18ea8:	14000f17 	ldw	r16,60(r2)
	/* In 16 and 32-bit color modes we use twice or four times more memory for the display buffer.*/
	if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   18eac:	e0bff817 	ldw	r2,-32(fp)
   18eb0:	10800e17 	ldw	r2,56(r2)
   18eb4:	10800098 	cmpnei	r2,r2,2
   18eb8:	1000031e 	bne	r2,zero,18ec8 <alt_up_pixel_buffer_dma_clear_screen+0x70>
		limit_x = limit_x << 1;
   18ebc:	8405883a 	add	r2,r16,r16
   18ec0:	1021883a 	mov	r16,r2
   18ec4:	00000306 	br	18ed4 <alt_up_pixel_buffer_dma_clear_screen+0x7c>
	} else {
		limit_x = limit_x << 2;
   18ec8:	8405883a 	add	r2,r16,r16
   18ecc:	1085883a 	add	r2,r2,r2
   18ed0:	1021883a 	mov	r16,r2
	}	
	limit_y = pixel_buffer->y_resolution;
   18ed4:	e0bff817 	ldw	r2,-32(fp)
   18ed8:	14801017 	ldw	r18,64(r2)

	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   18edc:	e0bff817 	ldw	r2,-32(fp)
   18ee0:	10800d17 	ldw	r2,52(r2)
   18ee4:	1000111e 	bne	r2,zero,18f2c <alt_up_pixel_buffer_dma_clear_screen+0xd4>
		/* Clear the screen when the VGA is set up in an XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   18ee8:	e0bff817 	ldw	r2,-32(fp)
   18eec:	15401317 	ldw	r21,76(r2)

		for (y = 0; y < limit_y; y++)
   18ef0:	0029883a 	mov	r20,zero
   18ef4:	00000b06 	br	18f24 <alt_up_pixel_buffer_dma_clear_screen+0xcc>
		{
			for (x = 0; x < limit_x; x = x + 4)
   18ef8:	0027883a 	mov	r19,zero
   18efc:	00000406 	br	18f10 <alt_up_pixel_buffer_dma_clear_screen+0xb8>
			{
				IOWR_32DIRECT(addr, x, 0);
   18f00:	9c45883a 	add	r2,r19,r17
   18f04:	0007883a 	mov	r3,zero
   18f08:	10c00035 	stwio	r3,0(r2)
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;

		for (y = 0; y < limit_y; y++)
		{
			for (x = 0; x < limit_x; x = x + 4)
   18f0c:	9cc00104 	addi	r19,r19,4
   18f10:	9c3ffb36 	bltu	r19,r16,18f00 <__alt_data_end+0xf0018f00>
			{
				IOWR_32DIRECT(addr, x, 0);
			}
			addr = addr + (1 << offset_y);
   18f14:	00800044 	movi	r2,1
   18f18:	1544983a 	sll	r2,r2,r21
   18f1c:	88a3883a 	add	r17,r17,r2
		/* Clear the screen when the VGA is set up in an XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;

		for (y = 0; y < limit_y; y++)
   18f20:	a5000044 	addi	r20,r20,1
   18f24:	a4bff436 	bltu	r20,r18,18ef8 <__alt_data_end+0xf0018ef8>
		for (x = 0; x < limit_y; x = x + 4)
		{
			IOWR_32DIRECT(addr, x, 0);
		}
	}
}
   18f28:	00000a06 	br	18f54 <alt_up_pixel_buffer_dma_clear_screen+0xfc>
			addr = addr + (1 << offset_y);
		}
	} else {
		/* Clear the screen when the VGA is set up in a linear addressing mode. */
		register int x;
		limit_y = limit_x*limit_y;	
   18f2c:	9425383a 	mul	r18,r18,r16

		for (x = 0; x < limit_y; x = x + 4)
   18f30:	0021883a 	mov	r16,zero
   18f34:	00000506 	br	18f4c <alt_up_pixel_buffer_dma_clear_screen+0xf4>
		{
			IOWR_32DIRECT(addr, x, 0);
   18f38:	8005883a 	mov	r2,r16
   18f3c:	1445883a 	add	r2,r2,r17
   18f40:	0007883a 	mov	r3,zero
   18f44:	10c00035 	stwio	r3,0(r2)
	} else {
		/* Clear the screen when the VGA is set up in a linear addressing mode. */
		register int x;
		limit_y = limit_x*limit_y;	

		for (x = 0; x < limit_y; x = x + 4)
   18f48:	84000104 	addi	r16,r16,4
   18f4c:	8005883a 	mov	r2,r16
   18f50:	14bff936 	bltu	r2,r18,18f38 <__alt_data_end+0xf0018f38>
		{
			IOWR_32DIRECT(addr, x, 0);
		}
	}
}
   18f54:	0001883a 	nop
   18f58:	e6fffa04 	addi	sp,fp,-24
   18f5c:	df000617 	ldw	fp,24(sp)
   18f60:	dd400517 	ldw	r21,20(sp)
   18f64:	dd000417 	ldw	r20,16(sp)
   18f68:	dcc00317 	ldw	r19,12(sp)
   18f6c:	dc800217 	ldw	r18,8(sp)
   18f70:	dc400117 	ldw	r17,4(sp)
   18f74:	dc000017 	ldw	r16,0(sp)
   18f78:	dec00704 	addi	sp,sp,28
   18f7c:	f800283a 	ret

00018f80 <alt_up_pixel_buffer_dma_draw_box>:

void alt_up_pixel_buffer_dma_draw_box(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
/* This function draws a filled box. */
{
   18f80:	defff304 	addi	sp,sp,-52
   18f84:	df000c15 	stw	fp,48(sp)
   18f88:	ddc00b15 	stw	r23,44(sp)
   18f8c:	dd800a15 	stw	r22,40(sp)
   18f90:	dd400915 	stw	r21,36(sp)
   18f94:	dd000815 	stw	r20,32(sp)
   18f98:	dcc00715 	stw	r19,28(sp)
   18f9c:	dc800615 	stw	r18,24(sp)
   18fa0:	dc400515 	stw	r17,20(sp)
   18fa4:	dc000415 	stw	r16,16(sp)
   18fa8:	df000c04 	addi	fp,sp,48
   18fac:	e13ff415 	stw	r4,-48(fp)
   18fb0:	e17ff515 	stw	r5,-44(fp)
   18fb4:	e1bff615 	stw	r6,-40(fp)
   18fb8:	e1fff715 	stw	r7,-36(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
   18fbc:	e0bff417 	ldw	r2,-48(fp)
   18fc0:	14800f17 	ldw	r18,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
   18fc4:	e0bff417 	ldw	r2,-48(fp)
   18fc8:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int l_x = x0;
   18fcc:	e5bff517 	ldw	r22,-44(fp)
	register unsigned int r_x = x1;
   18fd0:	e53ff717 	ldw	r20,-36(fp)
	register unsigned int t_y = y0;
   18fd4:	e47ff617 	ldw	r17,-40(fp)
	register unsigned int b_y = y1;
   18fd8:	e4c00117 	ldw	r19,4(fp)
	register unsigned int local_color = color;
   18fdc:	e5c00217 	ldw	r23,8(fp)
	
	/* Check coordinates */
	if (l_x > r_x)
   18fe0:	a580032e 	bgeu	r20,r22,18ff0 <alt_up_pixel_buffer_dma_draw_box+0x70>
	{
		temp = l_x;
   18fe4:	b02b883a 	mov	r21,r22
		l_x = r_x;
   18fe8:	a02d883a 	mov	r22,r20
		r_x = temp;
   18fec:	a829883a 	mov	r20,r21
	}
	if (t_y > b_y)
   18ff0:	9c40032e 	bgeu	r19,r17,19000 <alt_up_pixel_buffer_dma_draw_box+0x80>
	{
		temp = t_y;
   18ff4:	882b883a 	mov	r21,r17
		t_y = b_y;
   18ff8:	9823883a 	mov	r17,r19
		b_y = temp;
   18ffc:	a827883a 	mov	r19,r21
	}
	if ((l_x >= limit_x) || (t_y >= limit_y) || (r_x < 0) || (b_y < 0))
   19000:	b480892e 	bgeu	r22,r18,19228 <alt_up_pixel_buffer_dma_draw_box+0x2a8>
   19004:	8c00882e 	bgeu	r17,r16,19228 <alt_up_pixel_buffer_dma_draw_box+0x2a8>
	/* Clip the box and draw only within the confines of the screen. */
	if (l_x < 0)
	{
		l_x = 0;
	}
	if (r_x >= limit_x)
   19008:	a4800136 	bltu	r20,r18,19010 <alt_up_pixel_buffer_dma_draw_box+0x90>
	{
		r_x = limit_x - 1;
   1900c:	953fffc4 	addi	r20,r18,-1
	}
	if (t_y < 0)
	{
		t_y = 0;
	}
	if (b_y >= limit_y)
   19010:	9c000136 	bltu	r19,r16,19018 <alt_up_pixel_buffer_dma_draw_box+0x98>
	{
		b_y = limit_y - 1;
   19014:	84ffffc4 	addi	r19,r16,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   19018:	e0800317 	ldw	r2,12(fp)
   1901c:	10800058 	cmpnei	r2,r2,1
   19020:	1000031e 	bne	r2,zero,19030 <alt_up_pixel_buffer_dma_draw_box+0xb0>
		addr = pixel_buffer->back_buffer_start_address;
   19024:	e0bff417 	ldw	r2,-48(fp)
   19028:	14000c17 	ldw	r16,48(r2)
   1902c:	00000206 	br	19038 <alt_up_pixel_buffer_dma_draw_box+0xb8>
	else
		addr = pixel_buffer->buffer_start_address;
   19030:	e0bff417 	ldw	r2,-48(fp)
   19034:	14000b17 	ldw	r16,44(r2)

	/* Draw the box using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   19038:	e0bff417 	ldw	r2,-48(fp)
   1903c:	10800d17 	ldw	r2,52(r2)
   19040:	10003c1e 	bne	r2,zero,19134 <alt_up_pixel_buffer_dma_draw_box+0x1b4>
		/* Draw a box of a given color on the screen using the XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   19044:	e0bff417 	ldw	r2,-48(fp)
   19048:	15401317 	ldw	r21,76(r2)
		addr = addr + (t_y << offset_y);
   1904c:	8d44983a 	sll	r2,r17,r21
   19050:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   19054:	e0bff417 	ldw	r2,-48(fp)
   19058:	10800e17 	ldw	r2,56(r2)
   1905c:	10800058 	cmpnei	r2,r2,1
   19060:	10000f1e 	bne	r2,zero,190a0 <alt_up_pixel_buffer_dma_draw_box+0x120>
			for (y = t_y; y <= b_y; y++)
   19064:	8825883a 	mov	r18,r17
   19068:	00000b06 	br	19098 <alt_up_pixel_buffer_dma_draw_box+0x118>
			{
				for (x = l_x; x <= r_x; x++)
   1906c:	b023883a 	mov	r17,r22
   19070:	00000406 	br	19084 <alt_up_pixel_buffer_dma_draw_box+0x104>
				{
					IOWR_8DIRECT(addr, x, local_color);
   19074:	8c05883a 	add	r2,r17,r16
   19078:	b807883a 	mov	r3,r23
   1907c:	10c00025 	stbio	r3,0(r2)
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   19080:	8c400044 	addi	r17,r17,1
   19084:	a47ffb2e 	bgeu	r20,r17,19074 <__alt_data_end+0xf0019074>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
   19088:	00800044 	movi	r2,1
   1908c:	1544983a 	sll	r2,r2,r21
   19090:	80a1883a 	add	r16,r16,r2
		addr = addr + (t_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   19094:	94800044 	addi	r18,r18,1
   19098:	9cbff42e 	bgeu	r19,r18,1906c <__alt_data_end+0xf001906c>
   1909c:	00006306 	br	1922c <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   190a0:	e0bff417 	ldw	r2,-48(fp)
   190a4:	10800e17 	ldw	r2,56(r2)
   190a8:	10800098 	cmpnei	r2,r2,2
   190ac:	1000101e 	bne	r2,zero,190f0 <alt_up_pixel_buffer_dma_draw_box+0x170>
			for (y = t_y; y <= b_y; y++)
   190b0:	8825883a 	mov	r18,r17
   190b4:	00000c06 	br	190e8 <alt_up_pixel_buffer_dma_draw_box+0x168>
			{
				for (x = l_x; x <= r_x; x++)
   190b8:	b023883a 	mov	r17,r22
   190bc:	00000506 	br	190d4 <alt_up_pixel_buffer_dma_draw_box+0x154>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
   190c0:	8c45883a 	add	r2,r17,r17
   190c4:	1405883a 	add	r2,r2,r16
   190c8:	b807883a 	mov	r3,r23
   190cc:	10c0002d 	sthio	r3,0(r2)
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   190d0:	8c400044 	addi	r17,r17,1
   190d4:	a47ffa2e 	bgeu	r20,r17,190c0 <__alt_data_end+0xf00190c0>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
				}
				addr = addr + (1 << offset_y);
   190d8:	00800044 	movi	r2,1
   190dc:	1544983a 	sll	r2,r2,r21
   190e0:	80a1883a 	add	r16,r16,r2
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   190e4:	94800044 	addi	r18,r18,1
   190e8:	9cbff32e 	bgeu	r19,r18,190b8 <__alt_data_end+0xf00190b8>
   190ec:	00004f06 	br	1922c <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   190f0:	8825883a 	mov	r18,r17
   190f4:	00000d06 	br	1912c <alt_up_pixel_buffer_dma_draw_box+0x1ac>
			{
				for (x = l_x; x <= r_x; x++)
   190f8:	b023883a 	mov	r17,r22
   190fc:	00000606 	br	19118 <alt_up_pixel_buffer_dma_draw_box+0x198>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
   19100:	8c45883a 	add	r2,r17,r17
   19104:	1085883a 	add	r2,r2,r2
   19108:	1405883a 	add	r2,r2,r16
   1910c:	b807883a 	mov	r3,r23
   19110:	10c00035 	stwio	r3,0(r2)
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   19114:	8c400044 	addi	r17,r17,1
   19118:	a47ff92e 	bgeu	r20,r17,19100 <__alt_data_end+0xf0019100>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
				}
				addr = addr + (1 << offset_y);
   1911c:	00800044 	movi	r2,1
   19120:	1544983a 	sll	r2,r2,r21
   19124:	80a1883a 	add	r16,r16,r2
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   19128:	94800044 	addi	r18,r18,1
   1912c:	9cbff22e 	bgeu	r19,r18,190f8 <__alt_data_end+0xf00190f8>
   19130:	00003e06 	br	1922c <alt_up_pixel_buffer_dma_draw_box+0x2ac>
	} else {
		/* Draw a box of a given color on the screen using the linear addressing mode. */
		register unsigned int x,y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   19134:	e0bff417 	ldw	r2,-48(fp)
   19138:	10800e17 	ldw	r2,56(r2)
   1913c:	10800058 	cmpnei	r2,r2,1
   19140:	10000f1e 	bne	r2,zero,19180 <alt_up_pixel_buffer_dma_draw_box+0x200>
			addr = addr + t_y * limit_x;
   19144:	8c85383a 	mul	r2,r17,r18
   19148:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   1914c:	882b883a 	mov	r21,r17
   19150:	00000906 	br	19178 <alt_up_pixel_buffer_dma_draw_box+0x1f8>
			{
				for (x = l_x; x <= r_x; x++)
   19154:	b023883a 	mov	r17,r22
   19158:	00000406 	br	1916c <alt_up_pixel_buffer_dma_draw_box+0x1ec>
				{
					IOWR_8DIRECT(addr, x, local_color);
   1915c:	8c05883a 	add	r2,r17,r16
   19160:	b807883a 	mov	r3,r23
   19164:	10c00025 	stbio	r3,0(r2)
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   19168:	8c400044 	addi	r17,r17,1
   1916c:	a47ffb2e 	bgeu	r20,r17,1915c <__alt_data_end+0xf001915c>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + limit_x;
   19170:	84a1883a 	add	r16,r16,r18
		register unsigned int x,y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   19174:	ad400044 	addi	r21,r21,1
   19178:	9d7ff62e 	bgeu	r19,r21,19154 <__alt_data_end+0xf0019154>
   1917c:	00002b06 	br	1922c <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   19180:	e0bff417 	ldw	r2,-48(fp)
   19184:	10800e17 	ldw	r2,56(r2)
   19188:	10800098 	cmpnei	r2,r2,2
   1918c:	1000121e 	bne	r2,zero,191d8 <alt_up_pixel_buffer_dma_draw_box+0x258>
			limit_x = limit_x << 1;
   19190:	9485883a 	add	r2,r18,r18
   19194:	1025883a 	mov	r18,r2
			addr = addr + t_y * limit_x;
   19198:	8c85383a 	mul	r2,r17,r18
   1919c:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   191a0:	882b883a 	mov	r21,r17
   191a4:	00000a06 	br	191d0 <alt_up_pixel_buffer_dma_draw_box+0x250>
			{
				for (x = l_x; x <= r_x; x++)
   191a8:	b023883a 	mov	r17,r22
   191ac:	00000506 	br	191c4 <alt_up_pixel_buffer_dma_draw_box+0x244>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
   191b0:	8c45883a 	add	r2,r17,r17
   191b4:	1405883a 	add	r2,r2,r16
   191b8:	b807883a 	mov	r3,r23
   191bc:	10c0002d 	sthio	r3,0(r2)
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   191c0:	8c400044 	addi	r17,r17,1
   191c4:	a47ffa2e 	bgeu	r20,r17,191b0 <__alt_data_end+0xf00191b0>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
				}
				addr = addr + limit_x;
   191c8:	84a1883a 	add	r16,r16,r18
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   191cc:	ad400044 	addi	r21,r21,1
   191d0:	9d7ff52e 	bgeu	r19,r21,191a8 <__alt_data_end+0xf00191a8>
   191d4:	00001506 	br	1922c <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				addr = addr + limit_x;
			}
		}
		else
		{
			limit_x = limit_x << 2;
   191d8:	9485883a 	add	r2,r18,r18
   191dc:	1085883a 	add	r2,r2,r2
   191e0:	1025883a 	mov	r18,r2
			addr = addr + t_y * limit_x;
   191e4:	8c85383a 	mul	r2,r17,r18
   191e8:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   191ec:	882b883a 	mov	r21,r17
   191f0:	00000b06 	br	19220 <alt_up_pixel_buffer_dma_draw_box+0x2a0>
			{
				for (x = l_x; x <= r_x; x++)
   191f4:	b023883a 	mov	r17,r22
   191f8:	00000606 	br	19214 <alt_up_pixel_buffer_dma_draw_box+0x294>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
   191fc:	8c45883a 	add	r2,r17,r17
   19200:	1085883a 	add	r2,r2,r2
   19204:	1405883a 	add	r2,r2,r16
   19208:	b807883a 	mov	r3,r23
   1920c:	10c00035 	stwio	r3,0(r2)
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   19210:	8c400044 	addi	r17,r17,1
   19214:	a47ff92e 	bgeu	r20,r17,191fc <__alt_data_end+0xf00191fc>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
				}
				addr = addr + limit_x;
   19218:	84a1883a 	add	r16,r16,r18
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   1921c:	ad400044 	addi	r21,r21,1
   19220:	9d7ff42e 	bgeu	r19,r21,191f4 <__alt_data_end+0xf00191f4>
   19224:	00000106 	br	1922c <alt_up_pixel_buffer_dma_draw_box+0x2ac>
		b_y = temp;
	}
	if ((l_x >= limit_x) || (t_y >= limit_y) || (r_x < 0) || (b_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
   19228:	0001883a 	nop
				}
				addr = addr + limit_x;
			}
		}
	}
}
   1922c:	e6fff804 	addi	sp,fp,-32
   19230:	df000817 	ldw	fp,32(sp)
   19234:	ddc00717 	ldw	r23,28(sp)
   19238:	dd800617 	ldw	r22,24(sp)
   1923c:	dd400517 	ldw	r21,20(sp)
   19240:	dd000417 	ldw	r20,16(sp)
   19244:	dcc00317 	ldw	r19,12(sp)
   19248:	dc800217 	ldw	r18,8(sp)
   1924c:	dc400117 	ldw	r17,4(sp)
   19250:	dc000017 	ldw	r16,0(sp)
   19254:	dec00904 	addi	sp,sp,36
   19258:	f800283a 	ret

0001925c <alt_up_pixel_buffer_dma_draw_hline>:

void alt_up_pixel_buffer_dma_draw_hline(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int x1, int y, int color, int backbuffer)
/* This method draws a horizontal line. This method is faster than using the line method because we know the direction of the line. */
{
   1925c:	defff404 	addi	sp,sp,-48
   19260:	df000b15 	stw	fp,44(sp)
   19264:	dd800a15 	stw	r22,40(sp)
   19268:	dd400915 	stw	r21,36(sp)
   1926c:	dd000815 	stw	r20,32(sp)
   19270:	dcc00715 	stw	r19,28(sp)
   19274:	dc800615 	stw	r18,24(sp)
   19278:	dc400515 	stw	r17,20(sp)
   1927c:	dc000415 	stw	r16,16(sp)
   19280:	df000b04 	addi	fp,sp,44
   19284:	e13ff515 	stw	r4,-44(fp)
   19288:	e17ff615 	stw	r5,-40(fp)
   1928c:	e1bff715 	stw	r6,-36(fp)
   19290:	e1fff815 	stw	r7,-32(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
   19294:	e0bff517 	ldw	r2,-44(fp)
   19298:	14800f17 	ldw	r18,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
   1929c:	e0bff517 	ldw	r2,-44(fp)
   192a0:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int l_x = x0;
   192a4:	e47ff617 	ldw	r17,-40(fp)
	register unsigned int r_x = x1;
   192a8:	e4fff717 	ldw	r19,-36(fp)
	register unsigned int line_y = y;
   192ac:	e53ff817 	ldw	r20,-32(fp)
	register unsigned int local_color = color;
   192b0:	e5400117 	ldw	r21,4(fp)
	
	/* Check coordinates */
	if (l_x > r_x)
   192b4:	9c40032e 	bgeu	r19,r17,192c4 <alt_up_pixel_buffer_dma_draw_hline+0x68>
	{
		temp = l_x;
   192b8:	882d883a 	mov	r22,r17
		l_x = r_x;
   192bc:	9823883a 	mov	r17,r19
		r_x = temp;
   192c0:	b027883a 	mov	r19,r22
	}
	if ((l_x >= limit_x) || (line_y >= limit_y) || (r_x < 0) || (line_y < 0))
   192c4:	8c805d2e 	bgeu	r17,r18,1943c <alt_up_pixel_buffer_dma_draw_hline+0x1e0>
   192c8:	a4005c2e 	bgeu	r20,r16,1943c <alt_up_pixel_buffer_dma_draw_hline+0x1e0>
	/* Clip the box and draw only within the confines of the screen. */
	if (l_x < 0)
	{
		l_x = 0;
	}
	if (r_x >= limit_x)
   192cc:	9c800136 	bltu	r19,r18,192d4 <alt_up_pixel_buffer_dma_draw_hline+0x78>
	{
		r_x = limit_x - 1;
   192d0:	94ffffc4 	addi	r19,r18,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   192d4:	e0800217 	ldw	r2,8(fp)
   192d8:	10800058 	cmpnei	r2,r2,1
   192dc:	1000031e 	bne	r2,zero,192ec <alt_up_pixel_buffer_dma_draw_hline+0x90>
		addr = pixel_buffer->back_buffer_start_address;
   192e0:	e0bff517 	ldw	r2,-44(fp)
   192e4:	14000c17 	ldw	r16,48(r2)
   192e8:	00000206 	br	192f4 <alt_up_pixel_buffer_dma_draw_hline+0x98>
	else
		addr = pixel_buffer->buffer_start_address;
   192ec:	e0bff517 	ldw	r2,-44(fp)
   192f0:	14000b17 	ldw	r16,44(r2)

	/* Draw a horizontal line using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   192f4:	e0bff517 	ldw	r2,-44(fp)
   192f8:	10800d17 	ldw	r2,52(r2)
   192fc:	1000231e 	bne	r2,zero,1938c <alt_up_pixel_buffer_dma_draw_hline+0x130>
		/* Draw a horizontal line of a given color on the screen using the XY addressing mode. */
		register unsigned int x;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   19300:	e0bff517 	ldw	r2,-44(fp)
   19304:	14801317 	ldw	r18,76(r2)
		addr = addr + (line_y << offset_y);
   19308:	a484983a 	sll	r2,r20,r18
   1930c:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a horizontal line. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   19310:	e0bff517 	ldw	r2,-44(fp)
   19314:	10800e17 	ldw	r2,56(r2)
   19318:	10800058 	cmpnei	r2,r2,1
   1931c:	1000071e 	bne	r2,zero,1933c <alt_up_pixel_buffer_dma_draw_hline+0xe0>
			for (x = l_x; x <= r_x; x++)
   19320:	00000406 	br	19334 <alt_up_pixel_buffer_dma_draw_hline+0xd8>
			{
				IOWR_8DIRECT(addr, x, local_color);
   19324:	8c05883a 	add	r2,r17,r16
   19328:	a807883a 	mov	r3,r21
   1932c:	10c00025 	stbio	r3,0(r2)
		addr = addr + (line_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a horizontal line. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (x = l_x; x <= r_x; x++)
   19330:	8c400044 	addi	r17,r17,1
   19334:	9c7ffb2e 	bgeu	r19,r17,19324 <__alt_data_end+0xf0019324>
   19338:	00004106 	br	19440 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   1933c:	e0bff517 	ldw	r2,-44(fp)
   19340:	10800e17 	ldw	r2,56(r2)
   19344:	10800098 	cmpnei	r2,r2,2
   19348:	10000e1e 	bne	r2,zero,19384 <alt_up_pixel_buffer_dma_draw_hline+0x128>
			for (x = l_x; x <= r_x; x++)
   1934c:	00000506 	br	19364 <alt_up_pixel_buffer_dma_draw_hline+0x108>
			{
				IOWR_16DIRECT(addr, x << 1, local_color);
   19350:	8c45883a 	add	r2,r17,r17
   19354:	1405883a 	add	r2,r2,r16
   19358:	a807883a 	mov	r3,r21
   1935c:	10c0002d 	sthio	r3,0(r2)
			for (x = l_x; x <= r_x; x++)
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (x = l_x; x <= r_x; x++)
   19360:	8c400044 	addi	r17,r17,1
   19364:	9c7ffa2e 	bgeu	r19,r17,19350 <__alt_data_end+0xf0019350>
   19368:	00003506 	br	19440 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
		}
		else
		{
			for (x = l_x; x <= r_x; x++)
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
   1936c:	8c45883a 	add	r2,r17,r17
   19370:	1085883a 	add	r2,r2,r2
   19374:	1405883a 	add	r2,r2,r16
   19378:	a807883a 	mov	r3,r21
   1937c:	10c00035 	stwio	r3,0(r2)
				IOWR_16DIRECT(addr, x << 1, local_color);
			}
		}
		else
		{
			for (x = l_x; x <= r_x; x++)
   19380:	8c400044 	addi	r17,r17,1
   19384:	9c7ff92e 	bgeu	r19,r17,1936c <__alt_data_end+0xf001936c>
   19388:	00002d06 	br	19440 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
	} else {
		/* Draw a horizontal line of a given color on the screen using the linear addressing mode. */
		register unsigned int x;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   1938c:	e0bff517 	ldw	r2,-44(fp)
   19390:	10800e17 	ldw	r2,56(r2)
   19394:	10800058 	cmpnei	r2,r2,1
   19398:	1000091e 	bne	r2,zero,193c0 <alt_up_pixel_buffer_dma_draw_hline+0x164>
			addr = addr + line_y * limit_x;
   1939c:	a485383a 	mul	r2,r20,r18
   193a0:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
   193a4:	00000406 	br	193b8 <alt_up_pixel_buffer_dma_draw_hline+0x15c>
			{
				IOWR_8DIRECT(addr, x, local_color);
   193a8:	8c05883a 	add	r2,r17,r16
   193ac:	a807883a 	mov	r3,r21
   193b0:	10c00025 	stbio	r3,0(r2)
		register unsigned int x;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
   193b4:	8c400044 	addi	r17,r17,1
   193b8:	9c7ffb2e 	bgeu	r19,r17,193a8 <__alt_data_end+0xf00193a8>
   193bc:	00002006 	br	19440 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   193c0:	e0bff517 	ldw	r2,-44(fp)
   193c4:	10800e17 	ldw	r2,56(r2)
   193c8:	10800098 	cmpnei	r2,r2,2
   193cc:	10000c1e 	bne	r2,zero,19400 <alt_up_pixel_buffer_dma_draw_hline+0x1a4>
			limit_x = limit_x << 1;
   193d0:	9485883a 	add	r2,r18,r18
   193d4:	1025883a 	mov	r18,r2
			addr = addr + line_y * limit_x;
   193d8:	a485383a 	mul	r2,r20,r18
   193dc:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
   193e0:	00000506 	br	193f8 <alt_up_pixel_buffer_dma_draw_hline+0x19c>
			{
				IOWR_16DIRECT(addr, x << 1, local_color);
   193e4:	8c45883a 	add	r2,r17,r17
   193e8:	1405883a 	add	r2,r2,r16
   193ec:	a807883a 	mov	r3,r21
   193f0:	10c0002d 	sthio	r3,0(r2)
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
   193f4:	8c400044 	addi	r17,r17,1
   193f8:	9c7ffa2e 	bgeu	r19,r17,193e4 <__alt_data_end+0xf00193e4>
   193fc:	00001006 	br	19440 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
				IOWR_16DIRECT(addr, x << 1, local_color);
			}
		}
		else
		{
			limit_x = limit_x << 2;
   19400:	9485883a 	add	r2,r18,r18
   19404:	1085883a 	add	r2,r2,r2
   19408:	1025883a 	mov	r18,r2
			addr = addr + line_y * limit_x;
   1940c:	a485383a 	mul	r2,r20,r18
   19410:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
   19414:	00000606 	br	19430 <alt_up_pixel_buffer_dma_draw_hline+0x1d4>
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
   19418:	8c45883a 	add	r2,r17,r17
   1941c:	1085883a 	add	r2,r2,r2
   19420:	1405883a 	add	r2,r2,r16
   19424:	a807883a 	mov	r3,r21
   19428:	10c00035 	stwio	r3,0(r2)
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
   1942c:	8c400044 	addi	r17,r17,1
   19430:	9c7ff92e 	bgeu	r19,r17,19418 <__alt_data_end+0xf0019418>
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
			}
			addr = addr + limit_x;
   19434:	84a1883a 	add	r16,r16,r18
   19438:	00000106 	br	19440 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
		r_x = temp;
	}
	if ((l_x >= limit_x) || (line_y >= limit_y) || (r_x < 0) || (line_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
   1943c:	0001883a 	nop
				IOWR_32DIRECT(addr, x << 2, local_color);
			}
			addr = addr + limit_x;
		}
	}
}
   19440:	e6fff904 	addi	sp,fp,-28
   19444:	df000717 	ldw	fp,28(sp)
   19448:	dd800617 	ldw	r22,24(sp)
   1944c:	dd400517 	ldw	r21,20(sp)
   19450:	dd000417 	ldw	r20,16(sp)
   19454:	dcc00317 	ldw	r19,12(sp)
   19458:	dc800217 	ldw	r18,8(sp)
   1945c:	dc400117 	ldw	r17,4(sp)
   19460:	dc000017 	ldw	r16,0(sp)
   19464:	dec00804 	addi	sp,sp,32
   19468:	f800283a 	ret

0001946c <alt_up_pixel_buffer_dma_draw_vline>:


void alt_up_pixel_buffer_dma_draw_vline(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x, int y0, int y1, int color, int backbuffer)
/* This method draws a vertical line. This method is faster than using the line method because we know the direction of the line. */

{
   1946c:	defff404 	addi	sp,sp,-48
   19470:	df000b15 	stw	fp,44(sp)
   19474:	dd800a15 	stw	r22,40(sp)
   19478:	dd400915 	stw	r21,36(sp)
   1947c:	dd000815 	stw	r20,32(sp)
   19480:	dcc00715 	stw	r19,28(sp)
   19484:	dc800615 	stw	r18,24(sp)
   19488:	dc400515 	stw	r17,20(sp)
   1948c:	dc000415 	stw	r16,16(sp)
   19490:	df000b04 	addi	fp,sp,44
   19494:	e13ff515 	stw	r4,-44(fp)
   19498:	e17ff615 	stw	r5,-40(fp)
   1949c:	e1bff715 	stw	r6,-36(fp)
   194a0:	e1fff815 	stw	r7,-32(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
   194a4:	e0bff517 	ldw	r2,-44(fp)
   194a8:	14400f17 	ldw	r17,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
   194ac:	e0bff517 	ldw	r2,-44(fp)
   194b0:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int line_x = x;
   194b4:	e4bff617 	ldw	r18,-40(fp)
	register unsigned int t_y = y0;
   194b8:	e53ff717 	ldw	r20,-36(fp)
	register unsigned int b_y = y1;
   194bc:	e4fff817 	ldw	r19,-32(fp)
	register unsigned int local_color = color;
   194c0:	e5800117 	ldw	r22,4(fp)
	
	/* Check coordinates */
	if (t_y > b_y)
   194c4:	9d00032e 	bgeu	r19,r20,194d4 <alt_up_pixel_buffer_dma_draw_vline+0x68>
	{
		temp = t_y;
   194c8:	a02b883a 	mov	r21,r20
		t_y = b_y;
   194cc:	9829883a 	mov	r20,r19
		b_y = temp;
   194d0:	a827883a 	mov	r19,r21
	}
	if ((line_x >= limit_x) || (t_y >= limit_y) || (line_x < 0) || (b_y < 0))
   194d4:	94406c2e 	bgeu	r18,r17,19688 <alt_up_pixel_buffer_dma_draw_vline+0x21c>
   194d8:	a4006b2e 	bgeu	r20,r16,19688 <alt_up_pixel_buffer_dma_draw_vline+0x21c>
	/* Clip the box and draw only within the confines of the screen. */
	if (t_y < 0)
	{
		t_y = 0;
	}
	if (b_y >= limit_y)
   194dc:	9c000136 	bltu	r19,r16,194e4 <alt_up_pixel_buffer_dma_draw_vline+0x78>
	{
		b_y = limit_y - 1;
   194e0:	84ffffc4 	addi	r19,r16,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   194e4:	e0800217 	ldw	r2,8(fp)
   194e8:	10800058 	cmpnei	r2,r2,1
   194ec:	1000031e 	bne	r2,zero,194fc <alt_up_pixel_buffer_dma_draw_vline+0x90>
		addr = pixel_buffer->back_buffer_start_address;
   194f0:	e0bff517 	ldw	r2,-44(fp)
   194f4:	14000c17 	ldw	r16,48(r2)
   194f8:	00000206 	br	19504 <alt_up_pixel_buffer_dma_draw_vline+0x98>
	else
		addr = pixel_buffer->buffer_start_address;
   194fc:	e0bff517 	ldw	r2,-44(fp)
   19500:	14000b17 	ldw	r16,44(r2)

	/* Draw the vertical line using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   19504:	e0bff517 	ldw	r2,-44(fp)
   19508:	10800d17 	ldw	r2,52(r2)
   1950c:	1000301e 	bne	r2,zero,195d0 <alt_up_pixel_buffer_dma_draw_vline+0x164>
		/* Draw a vertical line of a given color on the screen using the XY addressing mode. */
		register unsigned int y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   19510:	e0bff517 	ldw	r2,-44(fp)
   19514:	15401317 	ldw	r21,76(r2)
		addr = addr + (t_y << offset_y);
   19518:	a544983a 	sll	r2,r20,r21
   1951c:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   19520:	e0bff517 	ldw	r2,-44(fp)
   19524:	10800e17 	ldw	r2,56(r2)
   19528:	10800058 	cmpnei	r2,r2,1
   1952c:	10000b1e 	bne	r2,zero,1955c <alt_up_pixel_buffer_dma_draw_vline+0xf0>
			for (y = t_y; y <= b_y; y++)
   19530:	a023883a 	mov	r17,r20
   19534:	00000706 	br	19554 <alt_up_pixel_buffer_dma_draw_vline+0xe8>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
   19538:	9405883a 	add	r2,r18,r16
   1953c:	b007883a 	mov	r3,r22
   19540:	10c00025 	stbio	r3,0(r2)
				addr = addr + (1 << offset_y);
   19544:	00800044 	movi	r2,1
   19548:	1544983a 	sll	r2,r2,r21
   1954c:	80a1883a 	add	r16,r16,r2
		addr = addr + (t_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   19550:	8c400044 	addi	r17,r17,1
   19554:	9c7ff82e 	bgeu	r19,r17,19538 <__alt_data_end+0xf0019538>
   19558:	00004c06 	br	1968c <alt_up_pixel_buffer_dma_draw_vline+0x220>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   1955c:	e0bff517 	ldw	r2,-44(fp)
   19560:	10800e17 	ldw	r2,56(r2)
   19564:	10800098 	cmpnei	r2,r2,2
   19568:	10000c1e 	bne	r2,zero,1959c <alt_up_pixel_buffer_dma_draw_vline+0x130>
			for (y = t_y; y <= b_y; y++)
   1956c:	a023883a 	mov	r17,r20
   19570:	00000806 	br	19594 <alt_up_pixel_buffer_dma_draw_vline+0x128>
			{
				IOWR_16DIRECT(addr, line_x << 1, local_color);
   19574:	9485883a 	add	r2,r18,r18
   19578:	1405883a 	add	r2,r2,r16
   1957c:	b007883a 	mov	r3,r22
   19580:	10c0002d 	sthio	r3,0(r2)
				addr = addr + (1 << offset_y);
   19584:	00800044 	movi	r2,1
   19588:	1544983a 	sll	r2,r2,r21
   1958c:	80a1883a 	add	r16,r16,r2
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   19590:	8c400044 	addi	r17,r17,1
   19594:	9c7ff72e 	bgeu	r19,r17,19574 <__alt_data_end+0xf0019574>
   19598:	00003c06 	br	1968c <alt_up_pixel_buffer_dma_draw_vline+0x220>
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   1959c:	a023883a 	mov	r17,r20
   195a0:	00000906 	br	195c8 <alt_up_pixel_buffer_dma_draw_vline+0x15c>
			{
				IOWR_32DIRECT(addr, line_x << 2, local_color);
   195a4:	9485883a 	add	r2,r18,r18
   195a8:	1085883a 	add	r2,r2,r2
   195ac:	1405883a 	add	r2,r2,r16
   195b0:	b007883a 	mov	r3,r22
   195b4:	10c00035 	stwio	r3,0(r2)
				addr = addr + (1 << offset_y);
   195b8:	00800044 	movi	r2,1
   195bc:	1544983a 	sll	r2,r2,r21
   195c0:	80a1883a 	add	r16,r16,r2
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   195c4:	8c400044 	addi	r17,r17,1
   195c8:	9c7ff62e 	bgeu	r19,r17,195a4 <__alt_data_end+0xf00195a4>
   195cc:	00002f06 	br	1968c <alt_up_pixel_buffer_dma_draw_vline+0x220>
	} else {
		/* Draw a vertical line of a given color on the screen using the linear addressing mode. */
		register unsigned int y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   195d0:	e0bff517 	ldw	r2,-44(fp)
   195d4:	10800e17 	ldw	r2,56(r2)
   195d8:	10800058 	cmpnei	r2,r2,1
   195dc:	10000a1e 	bne	r2,zero,19608 <alt_up_pixel_buffer_dma_draw_vline+0x19c>
			addr = addr + t_y * limit_x;
   195e0:	a445383a 	mul	r2,r20,r17
   195e4:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   195e8:	00000506 	br	19600 <alt_up_pixel_buffer_dma_draw_vline+0x194>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
   195ec:	9405883a 	add	r2,r18,r16
   195f0:	b007883a 	mov	r3,r22
   195f4:	10c00025 	stbio	r3,0(r2)
				addr = addr + limit_x;
   195f8:	8461883a 	add	r16,r16,r17
		register unsigned int y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   195fc:	a5000044 	addi	r20,r20,1
   19600:	9d3ffa2e 	bgeu	r19,r20,195ec <__alt_data_end+0xf00195ec>
   19604:	00002106 	br	1968c <alt_up_pixel_buffer_dma_draw_vline+0x220>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   19608:	e0bff517 	ldw	r2,-44(fp)
   1960c:	10800e17 	ldw	r2,56(r2)
   19610:	10800098 	cmpnei	r2,r2,2
   19614:	10000d1e 	bne	r2,zero,1964c <alt_up_pixel_buffer_dma_draw_vline+0x1e0>
			limit_x = limit_x << 1;
   19618:	8c45883a 	add	r2,r17,r17
   1961c:	1023883a 	mov	r17,r2
			addr = addr + t_y * limit_x;
   19620:	a445383a 	mul	r2,r20,r17
   19624:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   19628:	00000606 	br	19644 <alt_up_pixel_buffer_dma_draw_vline+0x1d8>
			{
				IOWR_16DIRECT(addr, line_x << 1, local_color);
   1962c:	9485883a 	add	r2,r18,r18
   19630:	1405883a 	add	r2,r2,r16
   19634:	b007883a 	mov	r3,r22
   19638:	10c0002d 	sthio	r3,0(r2)
				addr = addr + limit_x;
   1963c:	8461883a 	add	r16,r16,r17
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   19640:	a5000044 	addi	r20,r20,1
   19644:	9d3ff92e 	bgeu	r19,r20,1962c <__alt_data_end+0xf001962c>
   19648:	00001006 	br	1968c <alt_up_pixel_buffer_dma_draw_vline+0x220>
				addr = addr + limit_x;
			}
		}
		else
		{
			limit_x = limit_x << 2;
   1964c:	8c45883a 	add	r2,r17,r17
   19650:	1085883a 	add	r2,r2,r2
   19654:	1023883a 	mov	r17,r2
			addr = addr + t_y * limit_x;
   19658:	a445383a 	mul	r2,r20,r17
   1965c:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   19660:	00000706 	br	19680 <alt_up_pixel_buffer_dma_draw_vline+0x214>
			{
				IOWR_32DIRECT(addr, line_x << 2, local_color);
   19664:	9485883a 	add	r2,r18,r18
   19668:	1085883a 	add	r2,r2,r2
   1966c:	1405883a 	add	r2,r2,r16
   19670:	b007883a 	mov	r3,r22
   19674:	10c00035 	stwio	r3,0(r2)
				addr = addr + limit_x;
   19678:	8461883a 	add	r16,r16,r17
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   1967c:	a5000044 	addi	r20,r20,1
   19680:	9d3ff82e 	bgeu	r19,r20,19664 <__alt_data_end+0xf0019664>
   19684:	00000106 	br	1968c <alt_up_pixel_buffer_dma_draw_vline+0x220>
		b_y = temp;
	}
	if ((line_x >= limit_x) || (t_y >= limit_y) || (line_x < 0) || (b_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
   19688:	0001883a 	nop
				IOWR_32DIRECT(addr, line_x << 2, local_color);
				addr = addr + limit_x;
			}
		}
	}
}
   1968c:	e6fff904 	addi	sp,fp,-28
   19690:	df000717 	ldw	fp,28(sp)
   19694:	dd800617 	ldw	r22,24(sp)
   19698:	dd400517 	ldw	r21,20(sp)
   1969c:	dd000417 	ldw	r20,16(sp)
   196a0:	dcc00317 	ldw	r19,12(sp)
   196a4:	dc800217 	ldw	r18,8(sp)
   196a8:	dc400117 	ldw	r17,4(sp)
   196ac:	dc000017 	ldw	r16,0(sp)
   196b0:	dec00804 	addi	sp,sp,32
   196b4:	f800283a 	ret

000196b8 <alt_up_pixel_buffer_dma_draw_rectangle>:

void alt_up_pixel_buffer_dma_draw_rectangle(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
{
   196b8:	defff804 	addi	sp,sp,-32
   196bc:	dfc00715 	stw	ra,28(sp)
   196c0:	df000615 	stw	fp,24(sp)
   196c4:	df000604 	addi	fp,sp,24
   196c8:	e13ffc15 	stw	r4,-16(fp)
   196cc:	e17ffd15 	stw	r5,-12(fp)
   196d0:	e1bffe15 	stw	r6,-8(fp)
   196d4:	e1ffff15 	stw	r7,-4(fp)
	alt_up_pixel_buffer_dma_draw_hline(pixel_buffer, x0, x1, y0, color, backbuffer);
   196d8:	e0800417 	ldw	r2,16(fp)
   196dc:	d8800115 	stw	r2,4(sp)
   196e0:	e0800317 	ldw	r2,12(fp)
   196e4:	d8800015 	stw	r2,0(sp)
   196e8:	e1fffe17 	ldw	r7,-8(fp)
   196ec:	e1bfff17 	ldw	r6,-4(fp)
   196f0:	e17ffd17 	ldw	r5,-12(fp)
   196f4:	e13ffc17 	ldw	r4,-16(fp)
   196f8:	001925c0 	call	1925c <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_hline(pixel_buffer, x0, x1, y1, color, backbuffer);
   196fc:	e0800417 	ldw	r2,16(fp)
   19700:	d8800115 	stw	r2,4(sp)
   19704:	e0800317 	ldw	r2,12(fp)
   19708:	d8800015 	stw	r2,0(sp)
   1970c:	e1c00217 	ldw	r7,8(fp)
   19710:	e1bfff17 	ldw	r6,-4(fp)
   19714:	e17ffd17 	ldw	r5,-12(fp)
   19718:	e13ffc17 	ldw	r4,-16(fp)
   1971c:	001925c0 	call	1925c <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buffer, x0, y0, y1, color, backbuffer);
   19720:	e0800417 	ldw	r2,16(fp)
   19724:	d8800115 	stw	r2,4(sp)
   19728:	e0800317 	ldw	r2,12(fp)
   1972c:	d8800015 	stw	r2,0(sp)
   19730:	e1c00217 	ldw	r7,8(fp)
   19734:	e1bffe17 	ldw	r6,-8(fp)
   19738:	e17ffd17 	ldw	r5,-12(fp)
   1973c:	e13ffc17 	ldw	r4,-16(fp)
   19740:	001946c0 	call	1946c <alt_up_pixel_buffer_dma_draw_vline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buffer, x1, y0, y1, color, backbuffer);
   19744:	e0800417 	ldw	r2,16(fp)
   19748:	d8800115 	stw	r2,4(sp)
   1974c:	e0800317 	ldw	r2,12(fp)
   19750:	d8800015 	stw	r2,0(sp)
   19754:	e1c00217 	ldw	r7,8(fp)
   19758:	e1bffe17 	ldw	r6,-8(fp)
   1975c:	e17fff17 	ldw	r5,-4(fp)
   19760:	e13ffc17 	ldw	r4,-16(fp)
   19764:	001946c0 	call	1946c <alt_up_pixel_buffer_dma_draw_vline>
}
   19768:	0001883a 	nop
   1976c:	e037883a 	mov	sp,fp
   19770:	dfc00117 	ldw	ra,4(sp)
   19774:	df000017 	ldw	fp,0(sp)
   19778:	dec00204 	addi	sp,sp,8
   1977c:	f800283a 	ret

00019780 <helper_plot_pixel>:

void helper_plot_pixel(register unsigned int buffer_start, register int line_size, register int x, register int y, register int color, register int mode)
/* This is a helper function that draws a pixel at a given location. Note that no boundary checks are made,
 * so drawing off-screen may cause unpredictable side effects. */
{
   19780:	deffff04 	addi	sp,sp,-4
   19784:	df000015 	stw	fp,0(sp)
   19788:	d839883a 	mov	fp,sp
   1978c:	2005883a 	mov	r2,r4
   19790:	3007883a 	mov	r3,r6
   19794:	3809883a 	mov	r4,r7
   19798:	e1800117 	ldw	r6,4(fp)
   1979c:	e1c00217 	ldw	r7,8(fp)
	if (mode == 0)
   197a0:	3800051e 	bne	r7,zero,197b8 <helper_plot_pixel+0x38>
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
   197a4:	2909383a 	mul	r4,r5,r4
   197a8:	20c7883a 	add	r3,r4,r3
   197ac:	1885883a 	add	r2,r3,r2
   197b0:	11800025 	stbio	r6,0(r2)
	else if (mode == 1)
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
}
   197b4:	00000e06 	br	197f0 <helper_plot_pixel+0x70>
/* This is a helper function that draws a pixel at a given location. Note that no boundary checks are made,
 * so drawing off-screen may cause unpredictable side effects. */
{
	if (mode == 0)
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
	else if (mode == 1)
   197b8:	39c00058 	cmpnei	r7,r7,1
   197bc:	3800061e 	bne	r7,zero,197d8 <helper_plot_pixel+0x58>
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
   197c0:	2909383a 	mul	r4,r5,r4
   197c4:	20c7883a 	add	r3,r4,r3
   197c8:	18c7883a 	add	r3,r3,r3
   197cc:	1885883a 	add	r2,r3,r2
   197d0:	1180002d 	sthio	r6,0(r2)
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
}
   197d4:	00000606 	br	197f0 <helper_plot_pixel+0x70>
	if (mode == 0)
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
	else if (mode == 1)
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
   197d8:	2909383a 	mul	r4,r5,r4
   197dc:	20c7883a 	add	r3,r4,r3
   197e0:	18c7883a 	add	r3,r3,r3
   197e4:	18c7883a 	add	r3,r3,r3
   197e8:	1885883a 	add	r2,r3,r2
   197ec:	11800035 	stwio	r6,0(r2)
}
   197f0:	0001883a 	nop
   197f4:	e037883a 	mov	sp,fp
   197f8:	df000017 	ldw	fp,0(sp)
   197fc:	dec00104 	addi	sp,sp,4
   19800:	f800283a 	ret

00019804 <alt_up_pixel_buffer_dma_draw_line>:

void alt_up_pixel_buffer_dma_draw_line(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
/* This function draws a line between points (x0, y0) and (x1, y1). The function does not check if it draws a pixel within screen boundaries.
 * users should ensure that the line is drawn within the screen boundaries. */
{
   19804:	deffeb04 	addi	sp,sp,-84
   19808:	dfc01415 	stw	ra,80(sp)
   1980c:	df001315 	stw	fp,76(sp)
   19810:	ddc01215 	stw	r23,72(sp)
   19814:	dd801115 	stw	r22,68(sp)
   19818:	dd401015 	stw	r21,64(sp)
   1981c:	dd000f15 	stw	r20,60(sp)
   19820:	dcc00e15 	stw	r19,56(sp)
   19824:	dc800d15 	stw	r18,52(sp)
   19828:	dc400c15 	stw	r17,48(sp)
   1982c:	dc000b15 	stw	r16,44(sp)
   19830:	df001304 	addi	fp,sp,76
   19834:	e13fef15 	stw	r4,-68(fp)
   19838:	e17ff015 	stw	r5,-64(fp)
   1983c:	e1bff115 	stw	r6,-60(fp)
   19840:	e1fff215 	stw	r7,-56(fp)
	register int x_0 = x0;
   19844:	e47ff017 	ldw	r17,-64(fp)
	register int y_0 = y0;
   19848:	e4fff117 	ldw	r19,-60(fp)
	register int x_1 = x1;
   1984c:	e4bff217 	ldw	r18,-56(fp)
	register int y_1 = y1;
   19850:	e5000217 	ldw	r20,8(fp)
	register char steep = (ABS(y_1 - y_0) > ABS(x_1 - x_0)) ? 1 : 0;
   19854:	a4c5c83a 	sub	r2,r20,r19
   19858:	1000010e 	bge	r2,zero,19860 <alt_up_pixel_buffer_dma_draw_line+0x5c>
   1985c:	0085c83a 	sub	r2,zero,r2
   19860:	1007883a 	mov	r3,r2
   19864:	9445c83a 	sub	r2,r18,r17
   19868:	1000010e 	bge	r2,zero,19870 <alt_up_pixel_buffer_dma_draw_line+0x6c>
   1986c:	0085c83a 	sub	r2,zero,r2
   19870:	10c4803a 	cmplt	r2,r2,r3
   19874:	e0bff305 	stb	r2,-52(fp)
	register int deltax, deltay, error, ystep, x, y;
	register int color_mode =	(pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) ? 0 :
   19878:	e0bfef17 	ldw	r2,-68(fp)
   1987c:	10800e17 	ldw	r2,56(r2)
   19880:	10800060 	cmpeqi	r2,r2,1
   19884:	1000081e 	bne	r2,zero,198a8 <alt_up_pixel_buffer_dma_draw_line+0xa4>
								(pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) ? 1 : 2;
   19888:	e0bfef17 	ldw	r2,-68(fp)
   1988c:	10800e17 	ldw	r2,56(r2)
   19890:	10800098 	cmpnei	r2,r2,2
   19894:	1000021e 	bne	r2,zero,198a0 <alt_up_pixel_buffer_dma_draw_line+0x9c>
   19898:	00800044 	movi	r2,1
   1989c:	00000306 	br	198ac <alt_up_pixel_buffer_dma_draw_line+0xa8>
   198a0:	00800084 	movi	r2,2
   198a4:	00000106 	br	198ac <alt_up_pixel_buffer_dma_draw_line+0xa8>
	register int y_0 = y0;
	register int x_1 = x1;
	register int y_1 = y1;
	register char steep = (ABS(y_1 - y_0) > ABS(x_1 - x_0)) ? 1 : 0;
	register int deltax, deltay, error, ystep, x, y;
	register int color_mode =	(pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) ? 0 :
   198a8:	0005883a 	mov	r2,zero
   198ac:	e0bff415 	stw	r2,-48(fp)
								(pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) ? 1 : 2;
	register int line_color = color;
   198b0:	e0800317 	ldw	r2,12(fp)
   198b4:	e0bff515 	stw	r2,-44(fp)
	register unsigned int buffer_start;
	register int line_size = (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) ? (1 << (pixel_buffer->y_coord_offset-color_mode)) : pixel_buffer->x_resolution;
   198b8:	e0bfef17 	ldw	r2,-68(fp)
   198bc:	10800d17 	ldw	r2,52(r2)
   198c0:	1000071e 	bne	r2,zero,198e0 <alt_up_pixel_buffer_dma_draw_line+0xdc>
   198c4:	e0bfef17 	ldw	r2,-68(fp)
   198c8:	10801317 	ldw	r2,76(r2)
   198cc:	e0fff417 	ldw	r3,-48(fp)
   198d0:	10c5c83a 	sub	r2,r2,r3
   198d4:	00c00044 	movi	r3,1
   198d8:	1884983a 	sll	r2,r3,r2
   198dc:	00000206 	br	198e8 <alt_up_pixel_buffer_dma_draw_line+0xe4>
   198e0:	e0bfef17 	ldw	r2,-68(fp)
   198e4:	10800f17 	ldw	r2,60(r2)
   198e8:	e0bff615 	stw	r2,-40(fp)

	if (backbuffer == 1)
   198ec:	e0800417 	ldw	r2,16(fp)
   198f0:	10800058 	cmpnei	r2,r2,1
   198f4:	1000031e 	bne	r2,zero,19904 <alt_up_pixel_buffer_dma_draw_line+0x100>
		buffer_start = pixel_buffer->back_buffer_start_address;
   198f8:	e0bfef17 	ldw	r2,-68(fp)
   198fc:	15c00c17 	ldw	r23,48(r2)
   19900:	00000206 	br	1990c <alt_up_pixel_buffer_dma_draw_line+0x108>
	else
		buffer_start = pixel_buffer->buffer_start_address;
   19904:	e0bfef17 	ldw	r2,-68(fp)
   19908:	15c00b17 	ldw	r23,44(r2)

	/* Preprocessing inputs */
	if (steep > 0) {
   1990c:	e0bff307 	ldb	r2,-52(fp)
   19910:	0080060e 	bge	zero,r2,1992c <alt_up_pixel_buffer_dma_draw_line+0x128>
		// Swap x_0 and y_0
		error = x_0;
   19914:	8821883a 	mov	r16,r17
		x_0 = y_0;
   19918:	9823883a 	mov	r17,r19
		y_0 = error;
   1991c:	8027883a 	mov	r19,r16
		// Swap x_1 and y_1
		error = x_1;
   19920:	9021883a 	mov	r16,r18
		x_1 = y_1;
   19924:	a025883a 	mov	r18,r20
		y_1 = error;
   19928:	8029883a 	mov	r20,r16
	}
	if (x_0 > x_1) {
   1992c:	9440060e 	bge	r18,r17,19948 <alt_up_pixel_buffer_dma_draw_line+0x144>
		// Swap x_0 and x_1
		error = x_0;
   19930:	8821883a 	mov	r16,r17
		x_0 = x_1;
   19934:	9023883a 	mov	r17,r18
		x_1 = error;
   19938:	8025883a 	mov	r18,r16
		// Swap y_0 and y_1
		error = y_0;
   1993c:	9821883a 	mov	r16,r19
		y_0 = y_1;
   19940:	a027883a 	mov	r19,r20
		y_1 = error;
   19944:	8029883a 	mov	r20,r16
	}

	/* Setup local variables */
	deltax = x_1 - x_0;
   19948:	946bc83a 	sub	r21,r18,r17
	deltay = ABS(y_1 - y_0);
   1994c:	a4c5c83a 	sub	r2,r20,r19
   19950:	1000010e 	bge	r2,zero,19958 <alt_up_pixel_buffer_dma_draw_line+0x154>
   19954:	0085c83a 	sub	r2,zero,r2
   19958:	e0bff715 	stw	r2,-36(fp)
	error = -(deltax / 2); 
   1995c:	a804d7fa 	srli	r2,r21,31
   19960:	1545883a 	add	r2,r2,r21
   19964:	1005d07a 	srai	r2,r2,1
   19968:	00a1c83a 	sub	r16,zero,r2
	y = y_0;
   1996c:	982d883a 	mov	r22,r19
	if (y_0 < y_1)
   19970:	9d00020e 	bge	r19,r20,1997c <alt_up_pixel_buffer_dma_draw_line+0x178>
		ystep = 1;
   19974:	04c00044 	movi	r19,1
   19978:	00000106 	br	19980 <alt_up_pixel_buffer_dma_draw_line+0x17c>
	else
		ystep = -1;
   1997c:	04ffffc4 	movi	r19,-1

	/* Draw a line - either go along the x axis (steep = 0) or along the y axis (steep = 1). The code is replicated to
	 * compile well on low optimization levels. */
	if (steep == 1)
   19980:	e0bff307 	ldb	r2,-52(fp)
   19984:	10800058 	cmpnei	r2,r2,1
   19988:	1000211e 	bne	r2,zero,19a10 <alt_up_pixel_buffer_dma_draw_line+0x20c>
	{
		for (x=x_0; x <= x_1; x++) {
   1998c:	00000f06 	br	199cc <alt_up_pixel_buffer_dma_draw_line+0x1c8>
			helper_plot_pixel(buffer_start, line_size, y, x, line_color, color_mode);
   19990:	e0bff417 	ldw	r2,-48(fp)
   19994:	d8800115 	stw	r2,4(sp)
   19998:	e0bff517 	ldw	r2,-44(fp)
   1999c:	d8800015 	stw	r2,0(sp)
   199a0:	880f883a 	mov	r7,r17
   199a4:	b00d883a 	mov	r6,r22
   199a8:	e17ff617 	ldw	r5,-40(fp)
   199ac:	b809883a 	mov	r4,r23
   199b0:	00197800 	call	19780 <helper_plot_pixel>
			error = error + deltay;
   199b4:	e0bff717 	ldw	r2,-36(fp)
   199b8:	80a1883a 	add	r16,r16,r2
			if (error > 0) {
   199bc:	0400020e 	bge	zero,r16,199c8 <alt_up_pixel_buffer_dma_draw_line+0x1c4>
				y = y + ystep;
   199c0:	b4ed883a 	add	r22,r22,r19
				error = error - deltax;
   199c4:	8561c83a 	sub	r16,r16,r21

	/* Draw a line - either go along the x axis (steep = 0) or along the y axis (steep = 1). The code is replicated to
	 * compile well on low optimization levels. */
	if (steep == 1)
	{
		for (x=x_0; x <= x_1; x++) {
   199c8:	8c400044 	addi	r17,r17,1
   199cc:	947ff00e 	bge	r18,r17,19990 <__alt_data_end+0xf0019990>
				y = y + ystep;
				error = error - deltax;
			}
		}
	}
}
   199d0:	00001006 	br	19a14 <alt_up_pixel_buffer_dma_draw_line+0x210>
		}
	}
	else
	{
		for (x=x_0; x <= x_1; x++) {
			helper_plot_pixel(buffer_start, line_size, x, y, line_color, color_mode);
   199d4:	e0bff417 	ldw	r2,-48(fp)
   199d8:	d8800115 	stw	r2,4(sp)
   199dc:	e0bff517 	ldw	r2,-44(fp)
   199e0:	d8800015 	stw	r2,0(sp)
   199e4:	b00f883a 	mov	r7,r22
   199e8:	880d883a 	mov	r6,r17
   199ec:	e17ff617 	ldw	r5,-40(fp)
   199f0:	b809883a 	mov	r4,r23
   199f4:	00197800 	call	19780 <helper_plot_pixel>
			error = error + deltay;
   199f8:	e0bff717 	ldw	r2,-36(fp)
   199fc:	80a1883a 	add	r16,r16,r2
			if (error > 0) {
   19a00:	0400020e 	bge	zero,r16,19a0c <alt_up_pixel_buffer_dma_draw_line+0x208>
				y = y + ystep;
   19a04:	b4ed883a 	add	r22,r22,r19
				error = error - deltax;
   19a08:	8561c83a 	sub	r16,r16,r21
			}
		}
	}
	else
	{
		for (x=x_0; x <= x_1; x++) {
   19a0c:	8c400044 	addi	r17,r17,1
   19a10:	947ff00e 	bge	r18,r17,199d4 <__alt_data_end+0xf00199d4>
				y = y + ystep;
				error = error - deltax;
			}
		}
	}
}
   19a14:	0001883a 	nop
   19a18:	e6fff804 	addi	sp,fp,-32
   19a1c:	dfc00917 	ldw	ra,36(sp)
   19a20:	df000817 	ldw	fp,32(sp)
   19a24:	ddc00717 	ldw	r23,28(sp)
   19a28:	dd800617 	ldw	r22,24(sp)
   19a2c:	dd400517 	ldw	r21,20(sp)
   19a30:	dd000417 	ldw	r20,16(sp)
   19a34:	dcc00317 	ldw	r19,12(sp)
   19a38:	dc800217 	ldw	r18,8(sp)
   19a3c:	dc400117 	ldw	r17,4(sp)
   19a40:	dc000017 	ldw	r16,0(sp)
   19a44:	dec00a04 	addi	sp,sp,40
   19a48:	f800283a 	ret

00019a4c <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
   19a4c:	defff504 	addi	sp,sp,-44
   19a50:	df000a15 	stw	fp,40(sp)
   19a54:	df000a04 	addi	fp,sp,40
   19a58:	e13ffc15 	stw	r4,-16(fp)
   19a5c:	e17ffd15 	stw	r5,-12(fp)
   19a60:	e1bffe15 	stw	r6,-8(fp)
   19a64:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
   19a68:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   19a6c:	d0a04d17 	ldw	r2,-32460(gp)
  
  if (alt_ticks_per_second ())
   19a70:	10003c26 	beq	r2,zero,19b64 <alt_alarm_start+0x118>
  {
    if (alarm)
   19a74:	e0bffc17 	ldw	r2,-16(fp)
   19a78:	10003826 	beq	r2,zero,19b5c <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
   19a7c:	e0bffc17 	ldw	r2,-16(fp)
   19a80:	e0fffe17 	ldw	r3,-8(fp)
   19a84:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
   19a88:	e0bffc17 	ldw	r2,-16(fp)
   19a8c:	e0ffff17 	ldw	r3,-4(fp)
   19a90:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   19a94:	0005303a 	rdctl	r2,status
   19a98:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   19a9c:	e0fff917 	ldw	r3,-28(fp)
   19aa0:	00bfff84 	movi	r2,-2
   19aa4:	1884703a 	and	r2,r3,r2
   19aa8:	1001703a 	wrctl	status,r2
  
  return context;
   19aac:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
   19ab0:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
   19ab4:	d0a04e17 	ldw	r2,-32456(gp)
      
      current_nticks = alt_nticks();
   19ab8:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
   19abc:	e0fffd17 	ldw	r3,-12(fp)
   19ac0:	e0bff617 	ldw	r2,-40(fp)
   19ac4:	1885883a 	add	r2,r3,r2
   19ac8:	10c00044 	addi	r3,r2,1
   19acc:	e0bffc17 	ldw	r2,-16(fp)
   19ad0:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
   19ad4:	e0bffc17 	ldw	r2,-16(fp)
   19ad8:	10c00217 	ldw	r3,8(r2)
   19adc:	e0bff617 	ldw	r2,-40(fp)
   19ae0:	1880042e 	bgeu	r3,r2,19af4 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
   19ae4:	e0bffc17 	ldw	r2,-16(fp)
   19ae8:	00c00044 	movi	r3,1
   19aec:	10c00405 	stb	r3,16(r2)
   19af0:	00000206 	br	19afc <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
   19af4:	e0bffc17 	ldw	r2,-16(fp)
   19af8:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
   19afc:	e0bffc17 	ldw	r2,-16(fp)
   19b00:	d0e01904 	addi	r3,gp,-32668
   19b04:	e0fffa15 	stw	r3,-24(fp)
   19b08:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   19b0c:	e0bffb17 	ldw	r2,-20(fp)
   19b10:	e0fffa17 	ldw	r3,-24(fp)
   19b14:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   19b18:	e0bffa17 	ldw	r2,-24(fp)
   19b1c:	10c00017 	ldw	r3,0(r2)
   19b20:	e0bffb17 	ldw	r2,-20(fp)
   19b24:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   19b28:	e0bffa17 	ldw	r2,-24(fp)
   19b2c:	10800017 	ldw	r2,0(r2)
   19b30:	e0fffb17 	ldw	r3,-20(fp)
   19b34:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   19b38:	e0bffa17 	ldw	r2,-24(fp)
   19b3c:	e0fffb17 	ldw	r3,-20(fp)
   19b40:	10c00015 	stw	r3,0(r2)
   19b44:	e0bff817 	ldw	r2,-32(fp)
   19b48:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   19b4c:	e0bff717 	ldw	r2,-36(fp)
   19b50:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
   19b54:	0005883a 	mov	r2,zero
   19b58:	00000306 	br	19b68 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
   19b5c:	00bffa84 	movi	r2,-22
   19b60:	00000106 	br	19b68 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
   19b64:	00bfde84 	movi	r2,-134
  }
}
   19b68:	e037883a 	mov	sp,fp
   19b6c:	df000017 	ldw	fp,0(sp)
   19b70:	dec00104 	addi	sp,sp,4
   19b74:	f800283a 	ret

00019b78 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
   19b78:	defffb04 	addi	sp,sp,-20
   19b7c:	df000415 	stw	fp,16(sp)
   19b80:	df000404 	addi	fp,sp,16
   19b84:	e13ffe15 	stw	r4,-8(fp)
   19b88:	e17fff15 	stw	r5,-4(fp)
  {
    len = NIOS2_DCACHE_SIZE;
  }
  #endif

  end = ((char*) start) + len; 
   19b8c:	e0fffe17 	ldw	r3,-8(fp)
   19b90:	e0bfff17 	ldw	r2,-4(fp)
   19b94:	1885883a 	add	r2,r3,r2
   19b98:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   19b9c:	e0bffe17 	ldw	r2,-8(fp)
   19ba0:	e0bffc15 	stw	r2,-16(fp)
   19ba4:	00000506 	br	19bbc <alt_dcache_flush+0x44>
  { 
    ALT_FLUSH_DATA(i); 
   19ba8:	e0bffc17 	ldw	r2,-16(fp)
   19bac:	1000001b 	flushda	0(r2)
  }
  #endif

  end = ((char*) start) + len; 

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   19bb0:	e0bffc17 	ldw	r2,-16(fp)
   19bb4:	10800804 	addi	r2,r2,32
   19bb8:	e0bffc15 	stw	r2,-16(fp)
   19bbc:	e0fffc17 	ldw	r3,-16(fp)
   19bc0:	e0bffd17 	ldw	r2,-12(fp)
   19bc4:	18bff836 	bltu	r3,r2,19ba8 <__alt_data_end+0xf0019ba8>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_DCACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_DCACHE_LINE_SIZE - 1))
   19bc8:	e0bffe17 	ldw	r2,-8(fp)
   19bcc:	108007cc 	andi	r2,r2,31
   19bd0:	10000226 	beq	r2,zero,19bdc <alt_dcache_flush+0x64>
  {
    ALT_FLUSH_DATA(i);
   19bd4:	e0bffc17 	ldw	r2,-16(fp)
   19bd8:	1000001b 	flushda	0(r2)
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   19bdc:	0001883a 	nop
   19be0:	e037883a 	mov	sp,fp
   19be4:	df000017 	ldw	fp,0(sp)
   19be8:	dec00104 	addi	sp,sp,4
   19bec:	f800283a 	ret

00019bf0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   19bf0:	defffe04 	addi	sp,sp,-8
   19bf4:	dfc00115 	stw	ra,4(sp)
   19bf8:	df000015 	stw	fp,0(sp)
   19bfc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   19c00:	d0a01317 	ldw	r2,-32692(gp)
   19c04:	10000326 	beq	r2,zero,19c14 <alt_get_errno+0x24>
   19c08:	d0a01317 	ldw	r2,-32692(gp)
   19c0c:	103ee83a 	callr	r2
   19c10:	00000106 	br	19c18 <alt_get_errno+0x28>
   19c14:	d0a04804 	addi	r2,gp,-32480
}
   19c18:	e037883a 	mov	sp,fp
   19c1c:	dfc00117 	ldw	ra,4(sp)
   19c20:	df000017 	ldw	fp,0(sp)
   19c24:	dec00204 	addi	sp,sp,8
   19c28:	f800283a 	ret

00019c2c <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   19c2c:	defffa04 	addi	sp,sp,-24
   19c30:	dfc00515 	stw	ra,20(sp)
   19c34:	df000415 	stw	fp,16(sp)
   19c38:	df000404 	addi	fp,sp,16
   19c3c:	e13ffe15 	stw	r4,-8(fp)
   19c40:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   19c44:	e0bffe17 	ldw	r2,-8(fp)
   19c48:	10000326 	beq	r2,zero,19c58 <alt_dev_llist_insert+0x2c>
   19c4c:	e0bffe17 	ldw	r2,-8(fp)
   19c50:	10800217 	ldw	r2,8(r2)
   19c54:	1000061e 	bne	r2,zero,19c70 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
   19c58:	0019bf00 	call	19bf0 <alt_get_errno>
   19c5c:	1007883a 	mov	r3,r2
   19c60:	00800584 	movi	r2,22
   19c64:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   19c68:	00bffa84 	movi	r2,-22
   19c6c:	00001306 	br	19cbc <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   19c70:	e0bffe17 	ldw	r2,-8(fp)
   19c74:	e0ffff17 	ldw	r3,-4(fp)
   19c78:	e0fffc15 	stw	r3,-16(fp)
   19c7c:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   19c80:	e0bffd17 	ldw	r2,-12(fp)
   19c84:	e0fffc17 	ldw	r3,-16(fp)
   19c88:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   19c8c:	e0bffc17 	ldw	r2,-16(fp)
   19c90:	10c00017 	ldw	r3,0(r2)
   19c94:	e0bffd17 	ldw	r2,-12(fp)
   19c98:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   19c9c:	e0bffc17 	ldw	r2,-16(fp)
   19ca0:	10800017 	ldw	r2,0(r2)
   19ca4:	e0fffd17 	ldw	r3,-12(fp)
   19ca8:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   19cac:	e0bffc17 	ldw	r2,-16(fp)
   19cb0:	e0fffd17 	ldw	r3,-12(fp)
   19cb4:	10c00015 	stw	r3,0(r2)

  return 0;  
   19cb8:	0005883a 	mov	r2,zero
}
   19cbc:	e037883a 	mov	sp,fp
   19cc0:	dfc00117 	ldw	ra,4(sp)
   19cc4:	df000017 	ldw	fp,0(sp)
   19cc8:	dec00204 	addi	sp,sp,8
   19ccc:	f800283a 	ret

00019cd0 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
   19cd0:	defffd04 	addi	sp,sp,-12
   19cd4:	dfc00215 	stw	ra,8(sp)
   19cd8:	df000115 	stw	fp,4(sp)
   19cdc:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   19ce0:	008000b4 	movhi	r2,2
   19ce4:	10acc304 	addi	r2,r2,-19700
   19ce8:	e0bfff15 	stw	r2,-4(fp)
   19cec:	00000606 	br	19d08 <_do_ctors+0x38>
        (*ctor) (); 
   19cf0:	e0bfff17 	ldw	r2,-4(fp)
   19cf4:	10800017 	ldw	r2,0(r2)
   19cf8:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   19cfc:	e0bfff17 	ldw	r2,-4(fp)
   19d00:	10bfff04 	addi	r2,r2,-4
   19d04:	e0bfff15 	stw	r2,-4(fp)
   19d08:	e0ffff17 	ldw	r3,-4(fp)
   19d0c:	008000b4 	movhi	r2,2
   19d10:	10acc404 	addi	r2,r2,-19696
   19d14:	18bff62e 	bgeu	r3,r2,19cf0 <__alt_data_end+0xf0019cf0>
        (*ctor) (); 
}
   19d18:	0001883a 	nop
   19d1c:	e037883a 	mov	sp,fp
   19d20:	dfc00117 	ldw	ra,4(sp)
   19d24:	df000017 	ldw	fp,0(sp)
   19d28:	dec00204 	addi	sp,sp,8
   19d2c:	f800283a 	ret

00019d30 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
   19d30:	defffd04 	addi	sp,sp,-12
   19d34:	dfc00215 	stw	ra,8(sp)
   19d38:	df000115 	stw	fp,4(sp)
   19d3c:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   19d40:	008000b4 	movhi	r2,2
   19d44:	10acc304 	addi	r2,r2,-19700
   19d48:	e0bfff15 	stw	r2,-4(fp)
   19d4c:	00000606 	br	19d68 <_do_dtors+0x38>
        (*dtor) (); 
   19d50:	e0bfff17 	ldw	r2,-4(fp)
   19d54:	10800017 	ldw	r2,0(r2)
   19d58:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   19d5c:	e0bfff17 	ldw	r2,-4(fp)
   19d60:	10bfff04 	addi	r2,r2,-4
   19d64:	e0bfff15 	stw	r2,-4(fp)
   19d68:	e0ffff17 	ldw	r3,-4(fp)
   19d6c:	008000b4 	movhi	r2,2
   19d70:	10acc404 	addi	r2,r2,-19696
   19d74:	18bff62e 	bgeu	r3,r2,19d50 <__alt_data_end+0xf0019d50>
        (*dtor) (); 
}
   19d78:	0001883a 	nop
   19d7c:	e037883a 	mov	sp,fp
   19d80:	dfc00117 	ldw	ra,4(sp)
   19d84:	df000017 	ldw	fp,0(sp)
   19d88:	dec00204 	addi	sp,sp,8
   19d8c:	f800283a 	ret

00019d90 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   19d90:	defffa04 	addi	sp,sp,-24
   19d94:	dfc00515 	stw	ra,20(sp)
   19d98:	df000415 	stw	fp,16(sp)
   19d9c:	df000404 	addi	fp,sp,16
   19da0:	e13ffe15 	stw	r4,-8(fp)
   19da4:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
   19da8:	e0bfff17 	ldw	r2,-4(fp)
   19dac:	10800017 	ldw	r2,0(r2)
   19db0:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   19db4:	e13ffe17 	ldw	r4,-8(fp)
   19db8:	000969c0 	call	969c <strlen>
   19dbc:	10800044 	addi	r2,r2,1
   19dc0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   19dc4:	00000d06 	br	19dfc <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   19dc8:	e0bffc17 	ldw	r2,-16(fp)
   19dcc:	10800217 	ldw	r2,8(r2)
   19dd0:	e0fffd17 	ldw	r3,-12(fp)
   19dd4:	180d883a 	mov	r6,r3
   19dd8:	e17ffe17 	ldw	r5,-8(fp)
   19ddc:	1009883a 	mov	r4,r2
   19de0:	00092700 	call	9270 <memcmp>
   19de4:	1000021e 	bne	r2,zero,19df0 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   19de8:	e0bffc17 	ldw	r2,-16(fp)
   19dec:	00000706 	br	19e0c <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   19df0:	e0bffc17 	ldw	r2,-16(fp)
   19df4:	10800017 	ldw	r2,0(r2)
   19df8:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   19dfc:	e0fffc17 	ldw	r3,-16(fp)
   19e00:	e0bfff17 	ldw	r2,-4(fp)
   19e04:	18bff01e 	bne	r3,r2,19dc8 <__alt_data_end+0xf0019dc8>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   19e08:	0005883a 	mov	r2,zero
}
   19e0c:	e037883a 	mov	sp,fp
   19e10:	dfc00117 	ldw	ra,4(sp)
   19e14:	df000017 	ldw	fp,0(sp)
   19e18:	dec00204 	addi	sp,sp,8
   19e1c:	f800283a 	ret

00019e20 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
   19e20:	defffc04 	addi	sp,sp,-16
   19e24:	dfc00315 	stw	ra,12(sp)
   19e28:	df000215 	stw	fp,8(sp)
   19e2c:	df000204 	addi	fp,sp,8
   19e30:	e13fff15 	stw	r4,-4(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
   19e34:	d1601704 	addi	r5,gp,-32676
   19e38:	e13fff17 	ldw	r4,-4(fp)
   19e3c:	0019d900 	call	19d90 <alt_find_dev>
   19e40:	e0bffe15 	stw	r2,-8(fp)

  if ((dev) && dev->open)
   19e44:	e0bffe17 	ldw	r2,-8(fp)
   19e48:	10000926 	beq	r2,zero,19e70 <alt_flash_open_dev+0x50>
   19e4c:	e0bffe17 	ldw	r2,-8(fp)
   19e50:	10800317 	ldw	r2,12(r2)
   19e54:	10000626 	beq	r2,zero,19e70 <alt_flash_open_dev+0x50>
  {
    return dev->open(dev, name);
   19e58:	e0bffe17 	ldw	r2,-8(fp)
   19e5c:	10800317 	ldw	r2,12(r2)
   19e60:	e17fff17 	ldw	r5,-4(fp)
   19e64:	e13ffe17 	ldw	r4,-8(fp)
   19e68:	103ee83a 	callr	r2
   19e6c:	00000106 	br	19e74 <alt_flash_open_dev+0x54>
  }

  return dev;
   19e70:	e0bffe17 	ldw	r2,-8(fp)
}
   19e74:	e037883a 	mov	sp,fp
   19e78:	dfc00117 	ldw	ra,4(sp)
   19e7c:	df000017 	ldw	fp,0(sp)
   19e80:	dec00204 	addi	sp,sp,8
   19e84:	f800283a 	ret

00019e88 <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
   19e88:	defffd04 	addi	sp,sp,-12
   19e8c:	dfc00215 	stw	ra,8(sp)
   19e90:	df000115 	stw	fp,4(sp)
   19e94:	df000104 	addi	fp,sp,4
   19e98:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
   19e9c:	e0bfff17 	ldw	r2,-4(fp)
   19ea0:	10000826 	beq	r2,zero,19ec4 <alt_flash_close_dev+0x3c>
   19ea4:	e0bfff17 	ldw	r2,-4(fp)
   19ea8:	10800417 	ldw	r2,16(r2)
   19eac:	10000526 	beq	r2,zero,19ec4 <alt_flash_close_dev+0x3c>
  {
    fd->close(fd);
   19eb0:	e0bfff17 	ldw	r2,-4(fp)
   19eb4:	10800417 	ldw	r2,16(r2)
   19eb8:	e13fff17 	ldw	r4,-4(fp)
   19ebc:	103ee83a 	callr	r2
  }
  return;
   19ec0:	0001883a 	nop
   19ec4:	0001883a 	nop
}
   19ec8:	e037883a 	mov	sp,fp
   19ecc:	dfc00117 	ldw	ra,4(sp)
   19ed0:	df000017 	ldw	fp,0(sp)
   19ed4:	dec00204 	addi	sp,sp,8
   19ed8:	f800283a 	ret

00019edc <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   19edc:	defff904 	addi	sp,sp,-28
   19ee0:	dfc00615 	stw	ra,24(sp)
   19ee4:	df000515 	stw	fp,20(sp)
   19ee8:	df000504 	addi	fp,sp,20
   19eec:	e13ffc15 	stw	r4,-16(fp)
   19ef0:	e17ffd15 	stw	r5,-12(fp)
   19ef4:	e1bffe15 	stw	r6,-8(fp)
   19ef8:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
   19efc:	e1bfff17 	ldw	r6,-4(fp)
   19f00:	e17ffe17 	ldw	r5,-8(fp)
   19f04:	e13ffd17 	ldw	r4,-12(fp)
   19f08:	001a11c0 	call	1a11c <open>
   19f0c:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
   19f10:	e0bffb17 	ldw	r2,-20(fp)
   19f14:	10001c16 	blt	r2,zero,19f88 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
   19f18:	00820034 	movhi	r2,2048
   19f1c:	10844f04 	addi	r2,r2,4412
   19f20:	e0fffb17 	ldw	r3,-20(fp)
   19f24:	18c00324 	muli	r3,r3,12
   19f28:	10c5883a 	add	r2,r2,r3
   19f2c:	10c00017 	ldw	r3,0(r2)
   19f30:	e0bffc17 	ldw	r2,-16(fp)
   19f34:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   19f38:	00820034 	movhi	r2,2048
   19f3c:	10844f04 	addi	r2,r2,4412
   19f40:	e0fffb17 	ldw	r3,-20(fp)
   19f44:	18c00324 	muli	r3,r3,12
   19f48:	10c5883a 	add	r2,r2,r3
   19f4c:	10800104 	addi	r2,r2,4
   19f50:	10c00017 	ldw	r3,0(r2)
   19f54:	e0bffc17 	ldw	r2,-16(fp)
   19f58:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   19f5c:	00820034 	movhi	r2,2048
   19f60:	10844f04 	addi	r2,r2,4412
   19f64:	e0fffb17 	ldw	r3,-20(fp)
   19f68:	18c00324 	muli	r3,r3,12
   19f6c:	10c5883a 	add	r2,r2,r3
   19f70:	10800204 	addi	r2,r2,8
   19f74:	10c00017 	ldw	r3,0(r2)
   19f78:	e0bffc17 	ldw	r2,-16(fp)
   19f7c:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   19f80:	e13ffb17 	ldw	r4,-20(fp)
   19f84:	0013c240 	call	13c24 <alt_release_fd>
  }
} 
   19f88:	0001883a 	nop
   19f8c:	e037883a 	mov	sp,fp
   19f90:	dfc00117 	ldw	ra,4(sp)
   19f94:	df000017 	ldw	fp,0(sp)
   19f98:	dec00204 	addi	sp,sp,8
   19f9c:	f800283a 	ret

00019fa0 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   19fa0:	defffb04 	addi	sp,sp,-20
   19fa4:	dfc00415 	stw	ra,16(sp)
   19fa8:	df000315 	stw	fp,12(sp)
   19fac:	df000304 	addi	fp,sp,12
   19fb0:	e13ffd15 	stw	r4,-12(fp)
   19fb4:	e17ffe15 	stw	r5,-8(fp)
   19fb8:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   19fbc:	01c07fc4 	movi	r7,511
   19fc0:	01800044 	movi	r6,1
   19fc4:	e17ffd17 	ldw	r5,-12(fp)
   19fc8:	01020034 	movhi	r4,2048
   19fcc:	21045204 	addi	r4,r4,4424
   19fd0:	0019edc0 	call	19edc <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   19fd4:	01c07fc4 	movi	r7,511
   19fd8:	000d883a 	mov	r6,zero
   19fdc:	e17ffe17 	ldw	r5,-8(fp)
   19fe0:	01020034 	movhi	r4,2048
   19fe4:	21044f04 	addi	r4,r4,4412
   19fe8:	0019edc0 	call	19edc <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   19fec:	01c07fc4 	movi	r7,511
   19ff0:	01800044 	movi	r6,1
   19ff4:	e17fff17 	ldw	r5,-4(fp)
   19ff8:	01020034 	movhi	r4,2048
   19ffc:	21045504 	addi	r4,r4,4436
   1a000:	0019edc0 	call	19edc <alt_open_fd>
}  
   1a004:	0001883a 	nop
   1a008:	e037883a 	mov	sp,fp
   1a00c:	dfc00117 	ldw	ra,4(sp)
   1a010:	df000017 	ldw	fp,0(sp)
   1a014:	dec00204 	addi	sp,sp,8
   1a018:	f800283a 	ret

0001a01c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   1a01c:	defffe04 	addi	sp,sp,-8
   1a020:	dfc00115 	stw	ra,4(sp)
   1a024:	df000015 	stw	fp,0(sp)
   1a028:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   1a02c:	d0a01317 	ldw	r2,-32692(gp)
   1a030:	10000326 	beq	r2,zero,1a040 <alt_get_errno+0x24>
   1a034:	d0a01317 	ldw	r2,-32692(gp)
   1a038:	103ee83a 	callr	r2
   1a03c:	00000106 	br	1a044 <alt_get_errno+0x28>
   1a040:	d0a04804 	addi	r2,gp,-32480
}
   1a044:	e037883a 	mov	sp,fp
   1a048:	dfc00117 	ldw	ra,4(sp)
   1a04c:	df000017 	ldw	fp,0(sp)
   1a050:	dec00204 	addi	sp,sp,8
   1a054:	f800283a 	ret

0001a058 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   1a058:	defffd04 	addi	sp,sp,-12
   1a05c:	df000215 	stw	fp,8(sp)
   1a060:	df000204 	addi	fp,sp,8
   1a064:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   1a068:	e0bfff17 	ldw	r2,-4(fp)
   1a06c:	10800217 	ldw	r2,8(r2)
   1a070:	10d00034 	orhi	r3,r2,16384
   1a074:	e0bfff17 	ldw	r2,-4(fp)
   1a078:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   1a07c:	e03ffe15 	stw	zero,-8(fp)
   1a080:	00001d06 	br	1a0f8 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   1a084:	00820034 	movhi	r2,2048
   1a088:	10844f04 	addi	r2,r2,4412
   1a08c:	e0fffe17 	ldw	r3,-8(fp)
   1a090:	18c00324 	muli	r3,r3,12
   1a094:	10c5883a 	add	r2,r2,r3
   1a098:	10c00017 	ldw	r3,0(r2)
   1a09c:	e0bfff17 	ldw	r2,-4(fp)
   1a0a0:	10800017 	ldw	r2,0(r2)
   1a0a4:	1880111e 	bne	r3,r2,1a0ec <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   1a0a8:	00820034 	movhi	r2,2048
   1a0ac:	10844f04 	addi	r2,r2,4412
   1a0b0:	e0fffe17 	ldw	r3,-8(fp)
   1a0b4:	18c00324 	muli	r3,r3,12
   1a0b8:	10c5883a 	add	r2,r2,r3
   1a0bc:	10800204 	addi	r2,r2,8
   1a0c0:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   1a0c4:	1000090e 	bge	r2,zero,1a0ec <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
   1a0c8:	e0bffe17 	ldw	r2,-8(fp)
   1a0cc:	10c00324 	muli	r3,r2,12
   1a0d0:	00820034 	movhi	r2,2048
   1a0d4:	10844f04 	addi	r2,r2,4412
   1a0d8:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   1a0dc:	e0bfff17 	ldw	r2,-4(fp)
   1a0e0:	18800226 	beq	r3,r2,1a0ec <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   1a0e4:	00bffcc4 	movi	r2,-13
   1a0e8:	00000806 	br	1a10c <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   1a0ec:	e0bffe17 	ldw	r2,-8(fp)
   1a0f0:	10800044 	addi	r2,r2,1
   1a0f4:	e0bffe15 	stw	r2,-8(fp)
   1a0f8:	d0a01217 	ldw	r2,-32696(gp)
   1a0fc:	1007883a 	mov	r3,r2
   1a100:	e0bffe17 	ldw	r2,-8(fp)
   1a104:	18bfdf2e 	bgeu	r3,r2,1a084 <__alt_data_end+0xf001a084>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   1a108:	0005883a 	mov	r2,zero
}
   1a10c:	e037883a 	mov	sp,fp
   1a110:	df000017 	ldw	fp,0(sp)
   1a114:	dec00104 	addi	sp,sp,4
   1a118:	f800283a 	ret

0001a11c <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   1a11c:	defff604 	addi	sp,sp,-40
   1a120:	dfc00915 	stw	ra,36(sp)
   1a124:	df000815 	stw	fp,32(sp)
   1a128:	df000804 	addi	fp,sp,32
   1a12c:	e13ffd15 	stw	r4,-12(fp)
   1a130:	e17ffe15 	stw	r5,-8(fp)
   1a134:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   1a138:	00bfffc4 	movi	r2,-1
   1a13c:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
   1a140:	00bffb44 	movi	r2,-19
   1a144:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
   1a148:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   1a14c:	d1601004 	addi	r5,gp,-32704
   1a150:	e13ffd17 	ldw	r4,-12(fp)
   1a154:	0019d900 	call	19d90 <alt_find_dev>
   1a158:	e0bff815 	stw	r2,-32(fp)
   1a15c:	e0bff817 	ldw	r2,-32(fp)
   1a160:	1000051e 	bne	r2,zero,1a178 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   1a164:	e13ffd17 	ldw	r4,-12(fp)
   1a168:	001ae4c0 	call	1ae4c <alt_find_file>
   1a16c:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
   1a170:	00800044 	movi	r2,1
   1a174:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   1a178:	e0bff817 	ldw	r2,-32(fp)
   1a17c:	10002926 	beq	r2,zero,1a224 <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
   1a180:	e13ff817 	ldw	r4,-32(fp)
   1a184:	001af540 	call	1af54 <alt_get_fd>
   1a188:	e0bff915 	stw	r2,-28(fp)
   1a18c:	e0bff917 	ldw	r2,-28(fp)
   1a190:	1000030e 	bge	r2,zero,1a1a0 <open+0x84>
    {
      status = index;
   1a194:	e0bff917 	ldw	r2,-28(fp)
   1a198:	e0bffa15 	stw	r2,-24(fp)
   1a19c:	00002306 	br	1a22c <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
   1a1a0:	e0bff917 	ldw	r2,-28(fp)
   1a1a4:	10c00324 	muli	r3,r2,12
   1a1a8:	00820034 	movhi	r2,2048
   1a1ac:	10844f04 	addi	r2,r2,4412
   1a1b0:	1885883a 	add	r2,r3,r2
   1a1b4:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   1a1b8:	e0fffe17 	ldw	r3,-8(fp)
   1a1bc:	00900034 	movhi	r2,16384
   1a1c0:	10bfffc4 	addi	r2,r2,-1
   1a1c4:	1886703a 	and	r3,r3,r2
   1a1c8:	e0bffc17 	ldw	r2,-16(fp)
   1a1cc:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   1a1d0:	e0bffb17 	ldw	r2,-20(fp)
   1a1d4:	1000051e 	bne	r2,zero,1a1ec <open+0xd0>
   1a1d8:	e13ffc17 	ldw	r4,-16(fp)
   1a1dc:	001a0580 	call	1a058 <alt_file_locked>
   1a1e0:	e0bffa15 	stw	r2,-24(fp)
   1a1e4:	e0bffa17 	ldw	r2,-24(fp)
   1a1e8:	10001016 	blt	r2,zero,1a22c <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   1a1ec:	e0bff817 	ldw	r2,-32(fp)
   1a1f0:	10800317 	ldw	r2,12(r2)
   1a1f4:	10000826 	beq	r2,zero,1a218 <open+0xfc>
   1a1f8:	e0bff817 	ldw	r2,-32(fp)
   1a1fc:	10800317 	ldw	r2,12(r2)
   1a200:	e1ffff17 	ldw	r7,-4(fp)
   1a204:	e1bffe17 	ldw	r6,-8(fp)
   1a208:	e17ffd17 	ldw	r5,-12(fp)
   1a20c:	e13ffc17 	ldw	r4,-16(fp)
   1a210:	103ee83a 	callr	r2
   1a214:	00000106 	br	1a21c <open+0x100>
   1a218:	0005883a 	mov	r2,zero
   1a21c:	e0bffa15 	stw	r2,-24(fp)
   1a220:	00000206 	br	1a22c <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
   1a224:	00bffb44 	movi	r2,-19
   1a228:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   1a22c:	e0bffa17 	ldw	r2,-24(fp)
   1a230:	1000090e 	bge	r2,zero,1a258 <open+0x13c>
  {
    alt_release_fd (index);  
   1a234:	e13ff917 	ldw	r4,-28(fp)
   1a238:	0013c240 	call	13c24 <alt_release_fd>
    ALT_ERRNO = -status;
   1a23c:	001a01c0 	call	1a01c <alt_get_errno>
   1a240:	1007883a 	mov	r3,r2
   1a244:	e0bffa17 	ldw	r2,-24(fp)
   1a248:	0085c83a 	sub	r2,zero,r2
   1a24c:	18800015 	stw	r2,0(r3)
    return -1;
   1a250:	00bfffc4 	movi	r2,-1
   1a254:	00000106 	br	1a25c <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
   1a258:	e0bff917 	ldw	r2,-28(fp)
}
   1a25c:	e037883a 	mov	sp,fp
   1a260:	dfc00117 	ldw	ra,4(sp)
   1a264:	df000017 	ldw	fp,0(sp)
   1a268:	dec00204 	addi	sp,sp,8
   1a26c:	f800283a 	ret

0001a270 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   1a270:	defffa04 	addi	sp,sp,-24
   1a274:	df000515 	stw	fp,20(sp)
   1a278:	df000504 	addi	fp,sp,20
   1a27c:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1a280:	0005303a 	rdctl	r2,status
   1a284:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1a288:	e0fffc17 	ldw	r3,-16(fp)
   1a28c:	00bfff84 	movi	r2,-2
   1a290:	1884703a 	and	r2,r3,r2
   1a294:	1001703a 	wrctl	status,r2
  
  return context;
   1a298:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   1a29c:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
   1a2a0:	e0bfff17 	ldw	r2,-4(fp)
   1a2a4:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   1a2a8:	e0bffd17 	ldw	r2,-12(fp)
   1a2ac:	10800017 	ldw	r2,0(r2)
   1a2b0:	e0fffd17 	ldw	r3,-12(fp)
   1a2b4:	18c00117 	ldw	r3,4(r3)
   1a2b8:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
   1a2bc:	e0bffd17 	ldw	r2,-12(fp)
   1a2c0:	10800117 	ldw	r2,4(r2)
   1a2c4:	e0fffd17 	ldw	r3,-12(fp)
   1a2c8:	18c00017 	ldw	r3,0(r3)
   1a2cc:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   1a2d0:	e0bffd17 	ldw	r2,-12(fp)
   1a2d4:	e0fffd17 	ldw	r3,-12(fp)
   1a2d8:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
   1a2dc:	e0bffd17 	ldw	r2,-12(fp)
   1a2e0:	e0fffd17 	ldw	r3,-12(fp)
   1a2e4:	10c00015 	stw	r3,0(r2)
   1a2e8:	e0bffb17 	ldw	r2,-20(fp)
   1a2ec:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1a2f0:	e0bffe17 	ldw	r2,-8(fp)
   1a2f4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   1a2f8:	0001883a 	nop
   1a2fc:	e037883a 	mov	sp,fp
   1a300:	df000017 	ldw	fp,0(sp)
   1a304:	dec00104 	addi	sp,sp,4
   1a308:	f800283a 	ret

0001a30c <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   1a30c:	defffb04 	addi	sp,sp,-20
   1a310:	dfc00415 	stw	ra,16(sp)
   1a314:	df000315 	stw	fp,12(sp)
   1a318:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   1a31c:	d0a01917 	ldw	r2,-32668(gp)
   1a320:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   1a324:	d0a04e17 	ldw	r2,-32456(gp)
   1a328:	10800044 	addi	r2,r2,1
   1a32c:	d0a04e15 	stw	r2,-32456(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   1a330:	00002e06 	br	1a3ec <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
   1a334:	e0bffd17 	ldw	r2,-12(fp)
   1a338:	10800017 	ldw	r2,0(r2)
   1a33c:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   1a340:	e0bffd17 	ldw	r2,-12(fp)
   1a344:	10800403 	ldbu	r2,16(r2)
   1a348:	10803fcc 	andi	r2,r2,255
   1a34c:	10000426 	beq	r2,zero,1a360 <alt_tick+0x54>
   1a350:	d0a04e17 	ldw	r2,-32456(gp)
   1a354:	1000021e 	bne	r2,zero,1a360 <alt_tick+0x54>
    {
      alarm->rollover = 0;
   1a358:	e0bffd17 	ldw	r2,-12(fp)
   1a35c:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   1a360:	e0bffd17 	ldw	r2,-12(fp)
   1a364:	10800217 	ldw	r2,8(r2)
   1a368:	d0e04e17 	ldw	r3,-32456(gp)
   1a36c:	18801d36 	bltu	r3,r2,1a3e4 <alt_tick+0xd8>
   1a370:	e0bffd17 	ldw	r2,-12(fp)
   1a374:	10800403 	ldbu	r2,16(r2)
   1a378:	10803fcc 	andi	r2,r2,255
   1a37c:	1000191e 	bne	r2,zero,1a3e4 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
   1a380:	e0bffd17 	ldw	r2,-12(fp)
   1a384:	10800317 	ldw	r2,12(r2)
   1a388:	e0fffd17 	ldw	r3,-12(fp)
   1a38c:	18c00517 	ldw	r3,20(r3)
   1a390:	1809883a 	mov	r4,r3
   1a394:	103ee83a 	callr	r2
   1a398:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   1a39c:	e0bfff17 	ldw	r2,-4(fp)
   1a3a0:	1000031e 	bne	r2,zero,1a3b0 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
   1a3a4:	e13ffd17 	ldw	r4,-12(fp)
   1a3a8:	001a2700 	call	1a270 <alt_alarm_stop>
   1a3ac:	00000d06 	br	1a3e4 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
   1a3b0:	e0bffd17 	ldw	r2,-12(fp)
   1a3b4:	10c00217 	ldw	r3,8(r2)
   1a3b8:	e0bfff17 	ldw	r2,-4(fp)
   1a3bc:	1887883a 	add	r3,r3,r2
   1a3c0:	e0bffd17 	ldw	r2,-12(fp)
   1a3c4:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   1a3c8:	e0bffd17 	ldw	r2,-12(fp)
   1a3cc:	10c00217 	ldw	r3,8(r2)
   1a3d0:	d0a04e17 	ldw	r2,-32456(gp)
   1a3d4:	1880032e 	bgeu	r3,r2,1a3e4 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
   1a3d8:	e0bffd17 	ldw	r2,-12(fp)
   1a3dc:	00c00044 	movi	r3,1
   1a3e0:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
   1a3e4:	e0bffe17 	ldw	r2,-8(fp)
   1a3e8:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   1a3ec:	e0fffd17 	ldw	r3,-12(fp)
   1a3f0:	d0a01904 	addi	r2,gp,-32668
   1a3f4:	18bfcf1e 	bne	r3,r2,1a334 <__alt_data_end+0xf001a334>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
   1a3f8:	0001883a 	nop
}
   1a3fc:	0001883a 	nop
   1a400:	e037883a 	mov	sp,fp
   1a404:	dfc00117 	ldw	ra,4(sp)
   1a408:	df000017 	ldw	fp,0(sp)
   1a40c:	dec00204 	addi	sp,sp,8
   1a410:	f800283a 	ret

0001a414 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
   1a414:	defffd04 	addi	sp,sp,-12
   1a418:	dfc00215 	stw	ra,8(sp)
   1a41c:	df000115 	stw	fp,4(sp)
   1a420:	df000104 	addi	fp,sp,4
   1a424:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
   1a428:	e13fff17 	ldw	r4,-4(fp)
   1a42c:	001ad240 	call	1ad24 <alt_busy_sleep>
}
   1a430:	e037883a 	mov	sp,fp
   1a434:	dfc00117 	ldw	ra,4(sp)
   1a438:	df000017 	ldw	fp,0(sp)
   1a43c:	dec00204 	addi	sp,sp,8
   1a440:	f800283a 	ret

0001a444 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
   1a444:	deffff04 	addi	sp,sp,-4
   1a448:	df000015 	stw	fp,0(sp)
   1a44c:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   1a450:	000170fa 	wrctl	ienable,zero
}
   1a454:	0001883a 	nop
   1a458:	e037883a 	mov	sp,fp
   1a45c:	df000017 	ldw	fp,0(sp)
   1a460:	dec00104 	addi	sp,sp,4
   1a464:	f800283a 	ret

0001a468 <alt_program_amd>:
 * then writes Addr, Data Addr, Data etc.
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   1a468:	defff704 	addi	sp,sp,-36
   1a46c:	dfc00815 	stw	ra,32(sp)
   1a470:	df000715 	stw	fp,28(sp)
   1a474:	df000704 	addi	fp,sp,28
   1a478:	e13ffc15 	stw	r4,-16(fp)
   1a47c:	e17ffd15 	stw	r5,-12(fp)
   1a480:	e1bffe15 	stw	r6,-8(fp)
   1a484:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   1a488:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1a48c:	e0bffc17 	ldw	r2,-16(fp)
   1a490:	e0bffb15 	stw	r2,-20(fp)
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   1a494:	008000b4 	movhi	r2,2
   1a498:	10a9ff04 	addi	r2,r2,-22532
   1a49c:	d8800015 	stw	r2,0(sp)
   1a4a0:	e1c00217 	ldw	r7,8(fp)
   1a4a4:	e1bfff17 	ldw	r6,-4(fp)
   1a4a8:	e17ffe17 	ldw	r5,-8(fp)
   1a4ac:	e13ffb17 	ldw	r4,-20(fp)
   1a4b0:	00147e40 	call	147e4 <alt_flash_program_block>
   1a4b4:	e0bffa15 	stw	r2,-24(fp)
                                    alt_write_word_amd);
  return ret_code;
   1a4b8:	e0bffa17 	ldw	r2,-24(fp)
}
   1a4bc:	e037883a 	mov	sp,fp
   1a4c0:	dfc00117 	ldw	ra,4(sp)
   1a4c4:	df000017 	ldw	fp,0(sp)
   1a4c8:	dec00204 	addi	sp,sp,8
   1a4cc:	f800283a 	ret

0001a4d0 <alt_erase_block_amd>:
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
   1a4d0:	defff804 	addi	sp,sp,-32
   1a4d4:	dfc00715 	stw	ra,28(sp)
   1a4d8:	df000615 	stw	fp,24(sp)
   1a4dc:	df000604 	addi	fp,sp,24
   1a4e0:	e13ffe15 	stw	r4,-8(fp)
   1a4e4:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   1a4e8:	e03ffa15 	stw	zero,-24(fp)
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1a4ec:	e0bffe17 	ldw	r2,-8(fp)
   1a4f0:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   1a4f4:	e0bffc17 	ldw	r2,-16(fp)
   1a4f8:	10803417 	ldw	r2,208(r2)
   1a4fc:	e0fffc17 	ldw	r3,-16(fp)
   1a500:	18c00a17 	ldw	r3,40(r3)
   1a504:	01802a84 	movi	r6,170
   1a508:	01415544 	movi	r5,1365
   1a50c:	1809883a 	mov	r4,r3
   1a510:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   1a514:	e0bffc17 	ldw	r2,-16(fp)
   1a518:	10803417 	ldw	r2,208(r2)
   1a51c:	e0fffc17 	ldw	r3,-16(fp)
   1a520:	18c00a17 	ldw	r3,40(r3)
   1a524:	01801544 	movi	r6,85
   1a528:	0140aa84 	movi	r5,682
   1a52c:	1809883a 	mov	r4,r3
   1a530:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
   1a534:	e0bffc17 	ldw	r2,-16(fp)
   1a538:	10803417 	ldw	r2,208(r2)
   1a53c:	e0fffc17 	ldw	r3,-16(fp)
   1a540:	18c00a17 	ldw	r3,40(r3)
   1a544:	01802004 	movi	r6,128
   1a548:	01415544 	movi	r5,1365
   1a54c:	1809883a 	mov	r4,r3
   1a550:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   1a554:	e0bffc17 	ldw	r2,-16(fp)
   1a558:	10803417 	ldw	r2,208(r2)
   1a55c:	e0fffc17 	ldw	r3,-16(fp)
   1a560:	18c00a17 	ldw	r3,40(r3)
   1a564:	01802a84 	movi	r6,170
   1a568:	01415544 	movi	r5,1365
   1a56c:	1809883a 	mov	r4,r3
   1a570:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   1a574:	e0bffc17 	ldw	r2,-16(fp)
   1a578:	10803417 	ldw	r2,208(r2)
   1a57c:	e0fffc17 	ldw	r3,-16(fp)
   1a580:	18c00a17 	ldw	r3,40(r3)
   1a584:	01801544 	movi	r6,85
   1a588:	0140aa84 	movi	r5,682
   1a58c:	1809883a 	mov	r4,r3
   1a590:	103ee83a 	callr	r2

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
   1a594:	e0bffc17 	ldw	r2,-16(fp)
   1a598:	10803617 	ldw	r2,216(r2)
   1a59c:	e0fffc17 	ldw	r3,-16(fp)
   1a5a0:	19000a17 	ldw	r4,40(r3)
   1a5a4:	e0ffff17 	ldw	r3,-4(fp)
   1a5a8:	20c7883a 	add	r3,r4,r3
   1a5ac:	01400c04 	movi	r5,48
   1a5b0:	1809883a 	mov	r4,r3
   1a5b4:	103ee83a 	callr	r2

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
   1a5b8:	0109c404 	movi	r4,10000
   1a5bc:	001a4140 	call	1a414 <usleep>
  
  /*
   * Bit 3 indicates that the erase command has been accepted
   * this last 50S
   */
  timeout = 50;   
   1a5c0:	00800c84 	movi	r2,50
   1a5c4:	e0bffb15 	stw	r2,-20(fp)
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   1a5c8:	e0bffc17 	ldw	r2,-16(fp)
   1a5cc:	10c00a17 	ldw	r3,40(r2)
   1a5d0:	e0bfff17 	ldw	r2,-4(fp)
   1a5d4:	1885883a 	add	r2,r3,r2
   1a5d8:	10800023 	ldbuio	r2,0(r2)
   1a5dc:	10803fcc 	andi	r2,r2,255
   1a5e0:	e0bffd05 	stb	r2,-12(fp)
    usleep(1000);
   1a5e4:	0100fa04 	movi	r4,1000
   1a5e8:	001a4140 	call	1a414 <usleep>
    timeout--;
   1a5ec:	e0bffb17 	ldw	r2,-20(fp)
   1a5f0:	10bfffc4 	addi	r2,r2,-1
   1a5f4:	e0bffb15 	stw	r2,-20(fp)
  }while(!(value & 0x8) && (timeout > 0));
   1a5f8:	e0bffd03 	ldbu	r2,-12(fp)
   1a5fc:	10803fcc 	andi	r2,r2,255
   1a600:	1080020c 	andi	r2,r2,8
   1a604:	1000021e 	bne	r2,zero,1a610 <alt_erase_block_amd+0x140>
   1a608:	e0bffb17 	ldw	r2,-20(fp)
   1a60c:	00bfee16 	blt	zero,r2,1a5c8 <__alt_data_end+0xf001a5c8>


  timeout = flash->erase_timeout;
   1a610:	e0bffc17 	ldw	r2,-16(fp)
   1a614:	10803217 	ldw	r2,200(r2)
   1a618:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   1a61c:	00001506 	br	1a674 <alt_erase_block_amd+0x1a4>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   1a620:	e0bffc17 	ldw	r2,-16(fp)
   1a624:	10c00a17 	ldw	r3,40(r2)
   1a628:	e0bfff17 	ldw	r2,-4(fp)
   1a62c:	1885883a 	add	r2,r3,r2
   1a630:	10800023 	ldbuio	r2,0(r2)
   1a634:	10803fcc 	andi	r2,r2,255
   1a638:	e0bffd05 	stb	r2,-12(fp)
    if ((value & 0x80) || (value &0x20))
   1a63c:	e0bffd03 	ldbu	r2,-12(fp)
   1a640:	10803fcc 	andi	r2,r2,255
   1a644:	1080201c 	xori	r2,r2,128
   1a648:	10bfe004 	addi	r2,r2,-128
   1a64c:	10000b16 	blt	r2,zero,1a67c <alt_erase_block_amd+0x1ac>
   1a650:	e0bffd03 	ldbu	r2,-12(fp)
   1a654:	10803fcc 	andi	r2,r2,255
   1a658:	1080080c 	andi	r2,r2,32
   1a65c:	1000071e 	bne	r2,zero,1a67c <alt_erase_block_amd+0x1ac>
    {
      break;
    }
    usleep(1000);
   1a660:	0100fa04 	movi	r4,1000
   1a664:	001a4140 	call	1a414 <usleep>
    timeout -= 1000;
   1a668:	e0bffb17 	ldw	r2,-20(fp)
   1a66c:	10bf0604 	addi	r2,r2,-1000
   1a670:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   1a674:	e0bffb17 	ldw	r2,-20(fp)
   1a678:	00bfe916 	blt	zero,r2,1a620 <__alt_data_end+0xf001a620>
    }
    usleep(1000);
    timeout -= 1000;
  }
  
  if (timeout <= 0)
   1a67c:	e0bffb17 	ldw	r2,-20(fp)
   1a680:	00800316 	blt	zero,r2,1a690 <alt_erase_block_amd+0x1c0>
  {
    ret_code = -ETIMEDOUT;
   1a684:	00bfe304 	movi	r2,-116
   1a688:	e0bffa15 	stw	r2,-24(fp)
   1a68c:	00000e06 	br	1a6c8 <alt_erase_block_amd+0x1f8>
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   1a690:	e0bffc17 	ldw	r2,-16(fp)
   1a694:	10c00a17 	ldw	r3,40(r2)
   1a698:	e0bfff17 	ldw	r2,-4(fp)
   1a69c:	1885883a 	add	r2,r3,r2
   1a6a0:	10800023 	ldbuio	r2,0(r2)
   1a6a4:	10803fcc 	andi	r2,r2,255
   1a6a8:	e0bffd05 	stb	r2,-12(fp)
    if (!(value & 0x80))
   1a6ac:	e0bffd03 	ldbu	r2,-12(fp)
   1a6b0:	10803fcc 	andi	r2,r2,255
   1a6b4:	1080201c 	xori	r2,r2,128
   1a6b8:	10bfe004 	addi	r2,r2,-128
   1a6bc:	10000216 	blt	r2,zero,1a6c8 <alt_erase_block_amd+0x1f8>
    {
      ret_code = -EIO;
   1a6c0:	00bffec4 	movi	r2,-5
   1a6c4:	e0bffa15 	stw	r2,-24(fp)
    }
  }    
  
  return ret_code;
   1a6c8:	e0bffa17 	ldw	r2,-24(fp)
}
   1a6cc:	e037883a 	mov	sp,fp
   1a6d0:	dfc00117 	ldw	ra,4(sp)
   1a6d4:	df000017 	ldw	fp,0(sp)
   1a6d8:	dec00204 	addi	sp,sp,8
   1a6dc:	f800283a 	ret

0001a6e0 <alt_wait_for_command_to_complete_amd>:
 */
 
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
   1a6e0:	defff804 	addi	sp,sp,-32
   1a6e4:	dfc00715 	stw	ra,28(sp)
   1a6e8:	df000615 	stw	fp,24(sp)
   1a6ec:	df000604 	addi	fp,sp,24
   1a6f0:	e13ffd15 	stw	r4,-12(fp)
   1a6f4:	e17ffe15 	stw	r5,-8(fp)
   1a6f8:	3005883a 	mov	r2,r6
   1a6fc:	e0bfff05 	stb	r2,-4(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
   1a700:	e0bffd17 	ldw	r2,-12(fp)
   1a704:	10803117 	ldw	r2,196(r2)
   1a708:	10801924 	muli	r2,r2,100
   1a70c:	e0bffa15 	stw	r2,-24(fp)
  int ret_code = 0;
   1a710:	e03ffb15 	stw	zero,-20(fp)
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
   1a714:	e0bffd17 	ldw	r2,-12(fp)
   1a718:	10c00a17 	ldw	r3,40(r2)
   1a71c:	e0bffe17 	ldw	r2,-8(fp)
   1a720:	1885883a 	add	r2,r3,r2
   1a724:	10800023 	ldbuio	r2,0(r2)
   1a728:	10803fcc 	andi	r2,r2,255
   1a72c:	e0bffc05 	stb	r2,-16(fp)
  while (timeout > 0)
   1a730:	00001606 	br	1a78c <alt_wait_for_command_to_complete_amd+0xac>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   1a734:	e0bffc03 	ldbu	r2,-16(fp)
   1a738:	10c03fcc 	andi	r3,r2,255
   1a73c:	e0bfff03 	ldbu	r2,-4(fp)
   1a740:	1884f03a 	xor	r2,r3,r2
   1a744:	1080200c 	andi	r2,r2,128
   1a748:	10001226 	beq	r2,zero,1a794 <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
   1a74c:	e0bffc03 	ldbu	r2,-16(fp)
   1a750:	10803fcc 	andi	r2,r2,255
   1a754:	1080080c 	andi	r2,r2,32
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   1a758:	10000e1e 	bne	r2,zero,1a794 <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
    {
      break;
    }
    usleep (1);
   1a75c:	01000044 	movi	r4,1
   1a760:	001a4140 	call	1a414 <usleep>
    timeout--;
   1a764:	e0bffa17 	ldw	r2,-24(fp)
   1a768:	10bfffc4 	addi	r2,r2,-1
   1a76c:	e0bffa15 	stw	r2,-24(fp)
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   1a770:	e0bffd17 	ldw	r2,-12(fp)
   1a774:	10c00a17 	ldw	r3,40(r2)
   1a778:	e0bffe17 	ldw	r2,-8(fp)
   1a77c:	1885883a 	add	r2,r3,r2
   1a780:	10800023 	ldbuio	r2,0(r2)
   1a784:	10803fcc 	andi	r2,r2,255
   1a788:	e0bffc05 	stb	r2,-16(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
   1a78c:	e0bffa17 	ldw	r2,-24(fp)
   1a790:	00bfe816 	blt	zero,r2,1a734 <__alt_data_end+0xf001a734>
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  }
  
  if (timeout == 0)
   1a794:	e0bffa17 	ldw	r2,-24(fp)
   1a798:	1000031e 	bne	r2,zero,1a7a8 <alt_wait_for_command_to_complete_amd+0xc8>
  {
    ret_code = -ETIMEDOUT;
   1a79c:	00bfe304 	movi	r2,-116
   1a7a0:	e0bffb15 	stw	r2,-20(fp)
   1a7a4:	00000f06 	br	1a7e4 <alt_wait_for_command_to_complete_amd+0x104>
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   1a7a8:	e0bffd17 	ldw	r2,-12(fp)
   1a7ac:	10c00a17 	ldw	r3,40(r2)
   1a7b0:	e0bffe17 	ldw	r2,-8(fp)
   1a7b4:	1885883a 	add	r2,r3,r2
   1a7b8:	10800023 	ldbuio	r2,0(r2)
   1a7bc:	10803fcc 	andi	r2,r2,255
   1a7c0:	e0bffc05 	stb	r2,-16(fp)
    if ((value & 0x80) != (data&0x80))
   1a7c4:	e0bffc03 	ldbu	r2,-16(fp)
   1a7c8:	10c03fcc 	andi	r3,r2,255
   1a7cc:	e0bfff03 	ldbu	r2,-4(fp)
   1a7d0:	1884f03a 	xor	r2,r3,r2
   1a7d4:	1080200c 	andi	r2,r2,128
   1a7d8:	10000226 	beq	r2,zero,1a7e4 <alt_wait_for_command_to_complete_amd+0x104>
    {
      ret_code = -EIO;
   1a7dc:	00bffec4 	movi	r2,-5
   1a7e0:	e0bffb15 	stw	r2,-20(fp)
    }
  }    
  return ret_code;
   1a7e4:	e0bffb17 	ldw	r2,-20(fp)
}
   1a7e8:	e037883a 	mov	sp,fp
   1a7ec:	dfc00117 	ldw	ra,4(sp)
   1a7f0:	df000017 	ldw	fp,0(sp)
   1a7f4:	dec00204 	addi	sp,sp,8
   1a7f8:	f800283a 	ret

0001a7fc <alt_write_word_amd>:

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
   1a7fc:	defff904 	addi	sp,sp,-28
   1a800:	dfc00615 	stw	ra,24(sp)
   1a804:	df000515 	stw	fp,20(sp)
   1a808:	df000504 	addi	fp,sp,20
   1a80c:	e13ffd15 	stw	r4,-12(fp)
   1a810:	e17ffe15 	stw	r5,-8(fp)
   1a814:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   1a818:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   1a81c:	e0bffd17 	ldw	r2,-12(fp)
   1a820:	10803417 	ldw	r2,208(r2)
   1a824:	e0fffd17 	ldw	r3,-12(fp)
   1a828:	18c00a17 	ldw	r3,40(r3)
   1a82c:	01802a84 	movi	r6,170
   1a830:	01415544 	movi	r5,1365
   1a834:	1809883a 	mov	r4,r3
   1a838:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   1a83c:	e0bffd17 	ldw	r2,-12(fp)
   1a840:	10803417 	ldw	r2,208(r2)
   1a844:	e0fffd17 	ldw	r3,-12(fp)
   1a848:	18c00a17 	ldw	r3,40(r3)
   1a84c:	01801544 	movi	r6,85
   1a850:	0140aa84 	movi	r5,682
   1a854:	1809883a 	mov	r4,r3
   1a858:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
   1a85c:	e0bffd17 	ldw	r2,-12(fp)
   1a860:	10803417 	ldw	r2,208(r2)
   1a864:	e0fffd17 	ldw	r3,-12(fp)
   1a868:	18c00a17 	ldw	r3,40(r3)
   1a86c:	01802804 	movi	r6,160
   1a870:	01415544 	movi	r5,1365
   1a874:	1809883a 	mov	r4,r3
   1a878:	103ee83a 	callr	r2
  
  value = *src_addr;
   1a87c:	e0bfff17 	ldw	r2,-4(fp)
   1a880:	10800003 	ldbu	r2,0(r2)
   1a884:	e0bffc05 	stb	r2,-16(fp)

  alt_write_value_to_flash(flash, offset, src_addr);
   1a888:	e1bfff17 	ldw	r6,-4(fp)
   1a88c:	e17ffe17 	ldw	r5,-8(fp)
   1a890:	e13ffd17 	ldw	r4,-12(fp)
   1a894:	00146880 	call	14688 <alt_write_value_to_flash>
  
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
   1a898:	e0bffc03 	ldbu	r2,-16(fp)
   1a89c:	100d883a 	mov	r6,r2
   1a8a0:	e17ffe17 	ldw	r5,-8(fp)
   1a8a4:	e13ffd17 	ldw	r4,-12(fp)
   1a8a8:	001a6e00 	call	1a6e0 <alt_wait_for_command_to_complete_amd>
   1a8ac:	e0bffb15 	stw	r2,-20(fp)
                                                  offset,
                                                  value);
  return ret_code;
   1a8b0:	e0bffb17 	ldw	r2,-20(fp)
  
}
   1a8b4:	e037883a 	mov	sp,fp
   1a8b8:	dfc00117 	ldw	ra,4(sp)
   1a8bc:	df000017 	ldw	fp,0(sp)
   1a8c0:	dec00204 	addi	sp,sp,8
   1a8c4:	f800283a 	ret

0001a8c8 <alt_program_intel>:
 * Program a block (or part of one)
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   1a8c8:	defff704 	addi	sp,sp,-36
   1a8cc:	dfc00815 	stw	ra,32(sp)
   1a8d0:	df000715 	stw	fp,28(sp)
   1a8d4:	df000704 	addi	fp,sp,28
   1a8d8:	e13ffc15 	stw	r4,-16(fp)
   1a8dc:	e17ffd15 	stw	r5,-12(fp)
   1a8e0:	e1bffe15 	stw	r6,-8(fp)
   1a8e4:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   1a8e8:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1a8ec:	e0bffc17 	ldw	r2,-16(fp)
   1a8f0:	e0bffb15 	stw	r2,-20(fp)
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   1a8f4:	e17ffd17 	ldw	r5,-12(fp)
   1a8f8:	e13ffb17 	ldw	r4,-20(fp)
   1a8fc:	001aad40 	call	1aad4 <alt_unlock_block_intel>
   1a900:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   1a904:	e0bffa17 	ldw	r2,-24(fp)
   1a908:	1000091e 	bne	r2,zero,1a930 <alt_program_intel+0x68>
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   1a90c:	008000b4 	movhi	r2,2
   1a910:	10ab1404 	addi	r2,r2,-21424
   1a914:	d8800015 	stw	r2,0(sp)
   1a918:	e1c00217 	ldw	r7,8(fp)
   1a91c:	e1bfff17 	ldw	r6,-4(fp)
   1a920:	e17ffe17 	ldw	r5,-8(fp)
   1a924:	e13ffb17 	ldw	r4,-20(fp)
   1a928:	00147e40 	call	147e4 <alt_flash_program_block>
   1a92c:	e0bffa15 	stw	r2,-24(fp)
                                        alt_write_word_intel);
  }
  
  return ret_code;
   1a930:	e0bffa17 	ldw	r2,-24(fp)
}
   1a934:	e037883a 	mov	sp,fp
   1a938:	dfc00117 	ldw	ra,4(sp)
   1a93c:	df000017 	ldw	fp,0(sp)
   1a940:	dec00204 	addi	sp,sp,8
   1a944:	f800283a 	ret

0001a948 <alt_erase_block_intel>:
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
   1a948:	defff804 	addi	sp,sp,-32
   1a94c:	dfc00715 	stw	ra,28(sp)
   1a950:	df000615 	stw	fp,24(sp)
   1a954:	df000604 	addi	fp,sp,24
   1a958:	e13ffe15 	stw	r4,-8(fp)
   1a95c:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   1a960:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1a964:	e0bffe17 	ldw	r2,-8(fp)
   1a968:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
   1a96c:	e0bffc17 	ldw	r2,-16(fp)
   1a970:	10803217 	ldw	r2,200(r2)
   1a974:	e0bffb15 	stw	r2,-20(fp)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   1a978:	e17fff17 	ldw	r5,-4(fp)
   1a97c:	e13ffc17 	ldw	r4,-16(fp)
   1a980:	001aad40 	call	1aad4 <alt_unlock_block_intel>
   1a984:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   1a988:	e0bffa17 	ldw	r2,-24(fp)
   1a98c:	10004b1e 	bne	r2,zero,1aabc <alt_erase_block_intel+0x174>
  {

    /* Clear status priort to erase operation */   
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x50);
   1a990:	e0bffc17 	ldw	r2,-16(fp)
   1a994:	10803617 	ldw	r2,216(r2)
   1a998:	e0fffc17 	ldw	r3,-16(fp)
   1a99c:	19000a17 	ldw	r4,40(r3)
   1a9a0:	e0ffff17 	ldw	r3,-4(fp)
   1a9a4:	20c7883a 	add	r3,r4,r3
   1a9a8:	01401404 	movi	r5,80
   1a9ac:	1809883a 	mov	r4,r3
   1a9b0:	103ee83a 	callr	r2
    
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
   1a9b4:	e0bffc17 	ldw	r2,-16(fp)
   1a9b8:	10803617 	ldw	r2,216(r2)
   1a9bc:	e0fffc17 	ldw	r3,-16(fp)
   1a9c0:	19000a17 	ldw	r4,40(r3)
   1a9c4:	e0ffff17 	ldw	r3,-4(fp)
   1a9c8:	20c7883a 	add	r3,r4,r3
   1a9cc:	01400804 	movi	r5,32
   1a9d0:	1809883a 	mov	r4,r3
   1a9d4:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   1a9d8:	e0bffc17 	ldw	r2,-16(fp)
   1a9dc:	10803617 	ldw	r2,216(r2)
   1a9e0:	e0fffc17 	ldw	r3,-16(fp)
   1a9e4:	19000a17 	ldw	r4,40(r3)
   1a9e8:	e0ffff17 	ldw	r3,-4(fp)
   1a9ec:	20c7883a 	add	r3,r4,r3
   1a9f0:	01403404 	movi	r5,208
   1a9f4:	1809883a 	mov	r4,r3
   1a9f8:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1a9fc:	e0bffc17 	ldw	r2,-16(fp)
   1aa00:	10c00a17 	ldw	r3,40(r2)
   1aa04:	e0bfff17 	ldw	r2,-4(fp)
   1aa08:	1885883a 	add	r2,r3,r2
   1aa0c:	10800023 	ldbuio	r2,0(r2)
   1aa10:	10803fcc 	andi	r2,r2,255
   1aa14:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
   1aa18:	e0bffd03 	ldbu	r2,-12(fp)
   1aa1c:	10803fcc 	andi	r2,r2,255
   1aa20:	1080201c 	xori	r2,r2,128
   1aa24:	10bfe004 	addi	r2,r2,-128
   1aa28:	10000816 	blt	r2,zero,1aa4c <alt_erase_block_intel+0x104>
      {
        break;
      }
      usleep(1000);
   1aa2c:	0100fa04 	movi	r4,1000
   1aa30:	001a4140 	call	1a414 <usleep>
      timeout -= 1000;
   1aa34:	e0bffb17 	ldw	r2,-20(fp)
   1aa38:	10bf0604 	addi	r2,r2,-1000
   1aa3c:	e0bffb15 	stw	r2,-20(fp)
    }while(timeout > 0);
   1aa40:	e0bffb17 	ldw	r2,-20(fp)
   1aa44:	00bfed16 	blt	zero,r2,1a9fc <__alt_data_end+0xf001a9fc>
   1aa48:	00000106 	br	1aa50 <alt_erase_block_intel+0x108>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   1aa4c:	0001883a 	nop
      }
      usleep(1000);
      timeout -= 1000;
    }while(timeout > 0);
    
    if (timeout <= 0)
   1aa50:	e0bffb17 	ldw	r2,-20(fp)
   1aa54:	00800316 	blt	zero,r2,1aa64 <alt_erase_block_intel+0x11c>
    {
      ret_code = -ETIMEDOUT;
   1aa58:	00bfe304 	movi	r2,-116
   1aa5c:	e0bffa15 	stw	r2,-24(fp)
   1aa60:	00000d06 	br	1aa98 <alt_erase_block_intel+0x150>
    }
    else if (status & 0x7f)
   1aa64:	e0bffd03 	ldbu	r2,-12(fp)
   1aa68:	10803fcc 	andi	r2,r2,255
   1aa6c:	10801fcc 	andi	r2,r2,127
   1aa70:	10000926 	beq	r2,zero,1aa98 <alt_erase_block_intel+0x150>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   1aa74:	00bffec4 	movi	r2,-5
   1aa78:	e0bffa15 	stw	r2,-24(fp)
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1aa7c:	e0bffc17 	ldw	r2,-16(fp)
   1aa80:	10c00a17 	ldw	r3,40(r2)
   1aa84:	e0bfff17 	ldw	r2,-4(fp)
   1aa88:	1885883a 	add	r2,r3,r2
   1aa8c:	10800023 	ldbuio	r2,0(r2)
   1aa90:	10803fcc 	andi	r2,r2,255
   1aa94:	e0bffd05 	stb	r2,-12(fp)
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   1aa98:	e0bffc17 	ldw	r2,-16(fp)
   1aa9c:	10803617 	ldw	r2,216(r2)
   1aaa0:	e0fffc17 	ldw	r3,-16(fp)
   1aaa4:	19000a17 	ldw	r4,40(r3)
   1aaa8:	e0ffff17 	ldw	r3,-4(fp)
   1aaac:	20c7883a 	add	r3,r4,r3
   1aab0:	01403fc4 	movi	r5,255
   1aab4:	1809883a 	mov	r4,r3
   1aab8:	103ee83a 	callr	r2
  }
  
  return ret_code;
   1aabc:	e0bffa17 	ldw	r2,-24(fp)
}
   1aac0:	e037883a 	mov	sp,fp
   1aac4:	dfc00117 	ldw	ra,4(sp)
   1aac8:	df000017 	ldw	fp,0(sp)
   1aacc:	dec00204 	addi	sp,sp,8
   1aad0:	f800283a 	ret

0001aad4 <alt_unlock_block_intel>:
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
   1aad4:	defff904 	addi	sp,sp,-28
   1aad8:	dfc00615 	stw	ra,24(sp)
   1aadc:	df000515 	stw	fp,20(sp)
   1aae0:	df000504 	addi	fp,sp,20
   1aae4:	e13ffe15 	stw	r4,-8(fp)
   1aae8:	e17fff15 	stw	r5,-4(fp)
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
   1aaec:	e03ffb15 	stw	zero,-20(fp)
  int timeout = flash->write_timeout * 100;
   1aaf0:	e0bffe17 	ldw	r2,-8(fp)
   1aaf4:	10803117 	ldw	r2,196(r2)
   1aaf8:	10801924 	muli	r2,r2,100
   1aafc:	e0bffc15 	stw	r2,-16(fp)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
   1ab00:	e0bffe17 	ldw	r2,-8(fp)
   1ab04:	10803617 	ldw	r2,216(r2)
   1ab08:	e0fffe17 	ldw	r3,-8(fp)
   1ab0c:	19000a17 	ldw	r4,40(r3)
   1ab10:	e0ffff17 	ldw	r3,-4(fp)
   1ab14:	20c7883a 	add	r3,r4,r3
   1ab18:	01402404 	movi	r5,144
   1ab1c:	1809883a 	mov	r4,r3
   1ab20:	103ee83a 	callr	r2
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
   1ab24:	e0bffe17 	ldw	r2,-8(fp)
   1ab28:	10c00a17 	ldw	r3,40(r2)
   1ab2c:	e0bfff17 	ldw	r2,-4(fp)
   1ab30:	10800104 	addi	r2,r2,4
   1ab34:	1885883a 	add	r2,r3,r2
   1ab38:	10800023 	ldbuio	r2,0(r2)
   1ab3c:	10803fcc 	andi	r2,r2,255
   1ab40:	e0bffd05 	stb	r2,-12(fp)
  if (locked & 0x1)
   1ab44:	e0bffd03 	ldbu	r2,-12(fp)
   1ab48:	1080004c 	andi	r2,r2,1
   1ab4c:	10003126 	beq	r2,zero,1ac14 <alt_unlock_block_intel+0x140>
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
   1ab50:	e0bffe17 	ldw	r2,-8(fp)
   1ab54:	10803617 	ldw	r2,216(r2)
   1ab58:	e0fffe17 	ldw	r3,-8(fp)
   1ab5c:	19000a17 	ldw	r4,40(r3)
   1ab60:	e0ffff17 	ldw	r3,-4(fp)
   1ab64:	20c7883a 	add	r3,r4,r3
   1ab68:	01401804 	movi	r5,96
   1ab6c:	1809883a 	mov	r4,r3
   1ab70:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   1ab74:	e0bffe17 	ldw	r2,-8(fp)
   1ab78:	10803617 	ldw	r2,216(r2)
   1ab7c:	e0fffe17 	ldw	r3,-8(fp)
   1ab80:	19000a17 	ldw	r4,40(r3)
   1ab84:	e0ffff17 	ldw	r3,-4(fp)
   1ab88:	20c7883a 	add	r3,r4,r3
   1ab8c:	01403404 	movi	r5,208
   1ab90:	1809883a 	mov	r4,r3
   1ab94:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1ab98:	e0bffe17 	ldw	r2,-8(fp)
   1ab9c:	10c00a17 	ldw	r3,40(r2)
   1aba0:	e0bfff17 	ldw	r2,-4(fp)
   1aba4:	1885883a 	add	r2,r3,r2
   1aba8:	10800023 	ldbuio	r2,0(r2)
   1abac:	10803fcc 	andi	r2,r2,255
   1abb0:	e0bffd45 	stb	r2,-11(fp)
      if (status & 0x80)
   1abb4:	e0bffd43 	ldbu	r2,-11(fp)
   1abb8:	10803fcc 	andi	r2,r2,255
   1abbc:	1080201c 	xori	r2,r2,128
   1abc0:	10bfe004 	addi	r2,r2,-128
   1abc4:	10000816 	blt	r2,zero,1abe8 <alt_unlock_block_intel+0x114>
      {
        break;
      }
      timeout--;
   1abc8:	e0bffc17 	ldw	r2,-16(fp)
   1abcc:	10bfffc4 	addi	r2,r2,-1
   1abd0:	e0bffc15 	stw	r2,-16(fp)
      usleep(1);
   1abd4:	01000044 	movi	r4,1
   1abd8:	001a4140 	call	1a414 <usleep>
    }while(timeout > 0);
   1abdc:	e0bffc17 	ldw	r2,-16(fp)
   1abe0:	00bfed16 	blt	zero,r2,1ab98 <__alt_data_end+0xf001ab98>
   1abe4:	00000106 	br	1abec <alt_unlock_block_intel+0x118>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   1abe8:	0001883a 	nop
      }
      timeout--;
      usleep(1);
    }while(timeout > 0);

    if (timeout == 0)
   1abec:	e0bffc17 	ldw	r2,-16(fp)
   1abf0:	1000031e 	bne	r2,zero,1ac00 <alt_unlock_block_intel+0x12c>
    {
      ret_code = -ETIMEDOUT;
   1abf4:	00bfe304 	movi	r2,-116
   1abf8:	e0bffb15 	stw	r2,-20(fp)
   1abfc:	00000506 	br	1ac14 <alt_unlock_block_intel+0x140>
    }
    else if (status & 0x7f)
   1ac00:	e0bffd43 	ldbu	r2,-11(fp)
   1ac04:	10801fcc 	andi	r2,r2,127
   1ac08:	10000226 	beq	r2,zero,1ac14 <alt_unlock_block_intel+0x140>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   1ac0c:	00bffec4 	movi	r2,-5
   1ac10:	e0bffb15 	stw	r2,-20(fp)
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   1ac14:	e0bffe17 	ldw	r2,-8(fp)
   1ac18:	10803617 	ldw	r2,216(r2)
   1ac1c:	e0fffe17 	ldw	r3,-8(fp)
   1ac20:	19000a17 	ldw	r4,40(r3)
   1ac24:	e0ffff17 	ldw	r3,-4(fp)
   1ac28:	20c7883a 	add	r3,r4,r3
   1ac2c:	01403fc4 	movi	r5,255
   1ac30:	1809883a 	mov	r4,r3
   1ac34:	103ee83a 	callr	r2

  return ret_code;
   1ac38:	e0bffb17 	ldw	r2,-20(fp)
}
   1ac3c:	e037883a 	mov	sp,fp
   1ac40:	dfc00117 	ldw	ra,4(sp)
   1ac44:	df000017 	ldw	fp,0(sp)
   1ac48:	dec00204 	addi	sp,sp,8
   1ac4c:	f800283a 	ret

0001ac50 <alt_write_word_intel>:
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
   1ac50:	defff904 	addi	sp,sp,-28
   1ac54:	dfc00615 	stw	ra,24(sp)
   1ac58:	df000515 	stw	fp,20(sp)
   1ac5c:	df000504 	addi	fp,sp,20
   1ac60:	e13ffd15 	stw	r4,-12(fp)
   1ac64:	e17ffe15 	stw	r5,-8(fp)
   1ac68:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   1ac6c:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
   1ac70:	e0bffd17 	ldw	r2,-12(fp)
   1ac74:	10803617 	ldw	r2,216(r2)
   1ac78:	e0fffd17 	ldw	r3,-12(fp)
   1ac7c:	19000a17 	ldw	r4,40(r3)
   1ac80:	e0fffe17 	ldw	r3,-8(fp)
   1ac84:	20c7883a 	add	r3,r4,r3
   1ac88:	01401004 	movi	r5,64
   1ac8c:	1809883a 	mov	r4,r3
   1ac90:	103ee83a 	callr	r2
  alt_write_value_to_flash(flash, offset, src_addr);
   1ac94:	e1bfff17 	ldw	r6,-4(fp)
   1ac98:	e17ffe17 	ldw	r5,-8(fp)
   1ac9c:	e13ffd17 	ldw	r4,-12(fp)
   1aca0:	00146880 	call	14688 <alt_write_value_to_flash>

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
   1aca4:	e0bffd17 	ldw	r2,-12(fp)
   1aca8:	10c00a17 	ldw	r3,40(r2)
   1acac:	e0bffe17 	ldw	r2,-8(fp)
   1acb0:	1885883a 	add	r2,r3,r2
   1acb4:	10800023 	ldbuio	r2,0(r2)
   1acb8:	10803fcc 	andi	r2,r2,255
   1acbc:	e0bffc05 	stb	r2,-16(fp)
  }while(!(status & 0x80));
   1acc0:	e0bffc03 	ldbu	r2,-16(fp)
   1acc4:	10803fcc 	andi	r2,r2,255
   1acc8:	1080201c 	xori	r2,r2,128
   1accc:	10bfe004 	addi	r2,r2,-128
   1acd0:	103ff40e 	bge	r2,zero,1aca4 <__alt_data_end+0xf001aca4>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
   1acd4:	e0bffc03 	ldbu	r2,-16(fp)
   1acd8:	10801fcc 	andi	r2,r2,127
   1acdc:	10000226 	beq	r2,zero,1ace8 <alt_write_word_intel+0x98>
  {
    ret_code = -EIO;
   1ace0:	00bffec4 	movi	r2,-5
   1ace4:	e0bffb15 	stw	r2,-20(fp)
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
   1ace8:	e0bffd17 	ldw	r2,-12(fp)
   1acec:	10803617 	ldw	r2,216(r2)
   1acf0:	e0fffd17 	ldw	r3,-12(fp)
   1acf4:	19000a17 	ldw	r4,40(r3)
   1acf8:	e0fffe17 	ldw	r3,-8(fp)
   1acfc:	20c7883a 	add	r3,r4,r3
   1ad00:	01403fc4 	movi	r5,255
   1ad04:	1809883a 	mov	r4,r3
   1ad08:	103ee83a 	callr	r2
  
  return ret_code;
   1ad0c:	e0bffb17 	ldw	r2,-20(fp)
}
   1ad10:	e037883a 	mov	sp,fp
   1ad14:	dfc00117 	ldw	ra,4(sp)
   1ad18:	df000017 	ldw	fp,0(sp)
   1ad1c:	dec00204 	addi	sp,sp,8
   1ad20:	f800283a 	ret

0001ad24 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
   1ad24:	defffb04 	addi	sp,sp,-20
   1ad28:	df000415 	stw	fp,16(sp)
   1ad2c:	df000404 	addi	fp,sp,16
   1ad30:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
   1ad34:	008000c4 	movi	r2,3
   1ad38:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
   1ad3c:	e0fffd17 	ldw	r3,-12(fp)
   1ad40:	008003f4 	movhi	r2,15
   1ad44:	10909004 	addi	r2,r2,16960
   1ad48:	1887383a 	mul	r3,r3,r2
   1ad4c:	00817db4 	movhi	r2,1526
   1ad50:	10b84004 	addi	r2,r2,-7936
   1ad54:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
   1ad58:	00a00034 	movhi	r2,32768
   1ad5c:	10bfffc4 	addi	r2,r2,-1
   1ad60:	10c5203a 	divu	r2,r2,r3
   1ad64:	e0ffff17 	ldw	r3,-4(fp)
   1ad68:	1885203a 	divu	r2,r3,r2
   1ad6c:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
   1ad70:	e0bffe17 	ldw	r2,-8(fp)
   1ad74:	10002526 	beq	r2,zero,1ae0c <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
   1ad78:	e03ffc15 	stw	zero,-16(fp)
   1ad7c:	00001406 	br	1add0 <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
   1ad80:	00a00034 	movhi	r2,32768
   1ad84:	10bfffc4 	addi	r2,r2,-1
   1ad88:	10bfffc4 	addi	r2,r2,-1
   1ad8c:	103ffe1e 	bne	r2,zero,1ad88 <__alt_data_end+0xf001ad88>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
   1ad90:	e0fffd17 	ldw	r3,-12(fp)
   1ad94:	008003f4 	movhi	r2,15
   1ad98:	10909004 	addi	r2,r2,16960
   1ad9c:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
   1ada0:	00817db4 	movhi	r2,1526
   1ada4:	10b84004 	addi	r2,r2,-7936
   1ada8:	10c7203a 	divu	r3,r2,r3
   1adac:	00a00034 	movhi	r2,32768
   1adb0:	10bfffc4 	addi	r2,r2,-1
   1adb4:	10c5203a 	divu	r2,r2,r3
   1adb8:	e0ffff17 	ldw	r3,-4(fp)
   1adbc:	1885c83a 	sub	r2,r3,r2
   1adc0:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
   1adc4:	e0bffc17 	ldw	r2,-16(fp)
   1adc8:	10800044 	addi	r2,r2,1
   1adcc:	e0bffc15 	stw	r2,-16(fp)
   1add0:	e0fffc17 	ldw	r3,-16(fp)
   1add4:	e0bffe17 	ldw	r2,-8(fp)
   1add8:	18bfe916 	blt	r3,r2,1ad80 <__alt_data_end+0xf001ad80>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   1addc:	e0fffd17 	ldw	r3,-12(fp)
   1ade0:	008003f4 	movhi	r2,15
   1ade4:	10909004 	addi	r2,r2,16960
   1ade8:	1887383a 	mul	r3,r3,r2
   1adec:	00817db4 	movhi	r2,1526
   1adf0:	10b84004 	addi	r2,r2,-7936
   1adf4:	10c7203a 	divu	r3,r2,r3
   1adf8:	e0bfff17 	ldw	r2,-4(fp)
   1adfc:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   1ae00:	10bfffc4 	addi	r2,r2,-1
   1ae04:	103ffe1e 	bne	r2,zero,1ae00 <__alt_data_end+0xf001ae00>
   1ae08:	00000b06 	br	1ae38 <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   1ae0c:	e0fffd17 	ldw	r3,-12(fp)
   1ae10:	008003f4 	movhi	r2,15
   1ae14:	10909004 	addi	r2,r2,16960
   1ae18:	1887383a 	mul	r3,r3,r2
   1ae1c:	00817db4 	movhi	r2,1526
   1ae20:	10b84004 	addi	r2,r2,-7936
   1ae24:	10c7203a 	divu	r3,r2,r3
   1ae28:	e0bfff17 	ldw	r2,-4(fp)
   1ae2c:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   1ae30:	10bfffc4 	addi	r2,r2,-1
   1ae34:	00bffe16 	blt	zero,r2,1ae30 <__alt_data_end+0xf001ae30>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
   1ae38:	0005883a 	mov	r2,zero
}
   1ae3c:	e037883a 	mov	sp,fp
   1ae40:	df000017 	ldw	fp,0(sp)
   1ae44:	dec00104 	addi	sp,sp,4
   1ae48:	f800283a 	ret

0001ae4c <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   1ae4c:	defffb04 	addi	sp,sp,-20
   1ae50:	dfc00415 	stw	ra,16(sp)
   1ae54:	df000315 	stw	fp,12(sp)
   1ae58:	df000304 	addi	fp,sp,12
   1ae5c:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   1ae60:	d0a00e17 	ldw	r2,-32712(gp)
   1ae64:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   1ae68:	00003106 	br	1af30 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
   1ae6c:	e0bffd17 	ldw	r2,-12(fp)
   1ae70:	10800217 	ldw	r2,8(r2)
   1ae74:	1009883a 	mov	r4,r2
   1ae78:	000969c0 	call	969c <strlen>
   1ae7c:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
   1ae80:	e0bffd17 	ldw	r2,-12(fp)
   1ae84:	10c00217 	ldw	r3,8(r2)
   1ae88:	e0bffe17 	ldw	r2,-8(fp)
   1ae8c:	10bfffc4 	addi	r2,r2,-1
   1ae90:	1885883a 	add	r2,r3,r2
   1ae94:	10800003 	ldbu	r2,0(r2)
   1ae98:	10803fcc 	andi	r2,r2,255
   1ae9c:	1080201c 	xori	r2,r2,128
   1aea0:	10bfe004 	addi	r2,r2,-128
   1aea4:	10800bd8 	cmpnei	r2,r2,47
   1aea8:	1000031e 	bne	r2,zero,1aeb8 <alt_find_file+0x6c>
    {
      len -= 1;
   1aeac:	e0bffe17 	ldw	r2,-8(fp)
   1aeb0:	10bfffc4 	addi	r2,r2,-1
   1aeb4:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   1aeb8:	e0bffe17 	ldw	r2,-8(fp)
   1aebc:	e0ffff17 	ldw	r3,-4(fp)
   1aec0:	1885883a 	add	r2,r3,r2
   1aec4:	10800003 	ldbu	r2,0(r2)
   1aec8:	10803fcc 	andi	r2,r2,255
   1aecc:	1080201c 	xori	r2,r2,128
   1aed0:	10bfe004 	addi	r2,r2,-128
   1aed4:	10800be0 	cmpeqi	r2,r2,47
   1aed8:	1000081e 	bne	r2,zero,1aefc <alt_find_file+0xb0>
   1aedc:	e0bffe17 	ldw	r2,-8(fp)
   1aee0:	e0ffff17 	ldw	r3,-4(fp)
   1aee4:	1885883a 	add	r2,r3,r2
   1aee8:	10800003 	ldbu	r2,0(r2)
   1aeec:	10803fcc 	andi	r2,r2,255
   1aef0:	1080201c 	xori	r2,r2,128
   1aef4:	10bfe004 	addi	r2,r2,-128
   1aef8:	10000a1e 	bne	r2,zero,1af24 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
   1aefc:	e0bffd17 	ldw	r2,-12(fp)
   1af00:	10800217 	ldw	r2,8(r2)
   1af04:	e0fffe17 	ldw	r3,-8(fp)
   1af08:	180d883a 	mov	r6,r3
   1af0c:	e17fff17 	ldw	r5,-4(fp)
   1af10:	1009883a 	mov	r4,r2
   1af14:	00092700 	call	9270 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   1af18:	1000021e 	bne	r2,zero,1af24 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   1af1c:	e0bffd17 	ldw	r2,-12(fp)
   1af20:	00000706 	br	1af40 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
   1af24:	e0bffd17 	ldw	r2,-12(fp)
   1af28:	10800017 	ldw	r2,0(r2)
   1af2c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   1af30:	e0fffd17 	ldw	r3,-12(fp)
   1af34:	d0a00e04 	addi	r2,gp,-32712
   1af38:	18bfcc1e 	bne	r3,r2,1ae6c <__alt_data_end+0xf001ae6c>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   1af3c:	0005883a 	mov	r2,zero
}
   1af40:	e037883a 	mov	sp,fp
   1af44:	dfc00117 	ldw	ra,4(sp)
   1af48:	df000017 	ldw	fp,0(sp)
   1af4c:	dec00204 	addi	sp,sp,8
   1af50:	f800283a 	ret

0001af54 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   1af54:	defffc04 	addi	sp,sp,-16
   1af58:	df000315 	stw	fp,12(sp)
   1af5c:	df000304 	addi	fp,sp,12
   1af60:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
   1af64:	00bffa04 	movi	r2,-24
   1af68:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   1af6c:	e03ffd15 	stw	zero,-12(fp)
   1af70:	00001906 	br	1afd8 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
   1af74:	00820034 	movhi	r2,2048
   1af78:	10844f04 	addi	r2,r2,4412
   1af7c:	e0fffd17 	ldw	r3,-12(fp)
   1af80:	18c00324 	muli	r3,r3,12
   1af84:	10c5883a 	add	r2,r2,r3
   1af88:	10800017 	ldw	r2,0(r2)
   1af8c:	10000f1e 	bne	r2,zero,1afcc <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
   1af90:	00820034 	movhi	r2,2048
   1af94:	10844f04 	addi	r2,r2,4412
   1af98:	e0fffd17 	ldw	r3,-12(fp)
   1af9c:	18c00324 	muli	r3,r3,12
   1afa0:	10c5883a 	add	r2,r2,r3
   1afa4:	e0ffff17 	ldw	r3,-4(fp)
   1afa8:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
   1afac:	d0e01217 	ldw	r3,-32696(gp)
   1afb0:	e0bffd17 	ldw	r2,-12(fp)
   1afb4:	1880020e 	bge	r3,r2,1afc0 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
   1afb8:	e0bffd17 	ldw	r2,-12(fp)
   1afbc:	d0a01215 	stw	r2,-32696(gp)
      }
      rc = i;
   1afc0:	e0bffd17 	ldw	r2,-12(fp)
   1afc4:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
   1afc8:	00000606 	br	1afe4 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   1afcc:	e0bffd17 	ldw	r2,-12(fp)
   1afd0:	10800044 	addi	r2,r2,1
   1afd4:	e0bffd15 	stw	r2,-12(fp)
   1afd8:	e0bffd17 	ldw	r2,-12(fp)
   1afdc:	10800810 	cmplti	r2,r2,32
   1afe0:	103fe41e 	bne	r2,zero,1af74 <__alt_data_end+0xf001af74>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   1afe4:	e0bffe17 	ldw	r2,-8(fp)
}
   1afe8:	e037883a 	mov	sp,fp
   1afec:	df000017 	ldw	fp,0(sp)
   1aff0:	dec00104 	addi	sp,sp,4
   1aff4:	f800283a 	ret

0001aff8 <atexit>:
   1aff8:	200b883a 	mov	r5,r4
   1affc:	000f883a 	mov	r7,zero
   1b000:	000d883a 	mov	r6,zero
   1b004:	0009883a 	mov	r4,zero
   1b008:	001b0441 	jmpi	1b044 <__register_exitproc>

0001b00c <exit>:
   1b00c:	defffe04 	addi	sp,sp,-8
   1b010:	000b883a 	mov	r5,zero
   1b014:	dc000015 	stw	r16,0(sp)
   1b018:	dfc00115 	stw	ra,4(sp)
   1b01c:	2021883a 	mov	r16,r4
   1b020:	001b15c0 	call	1b15c <__call_exitprocs>
   1b024:	00820034 	movhi	r2,2048
   1b028:	1089b404 	addi	r2,r2,9936
   1b02c:	11000017 	ldw	r4,0(r2)
   1b030:	20800f17 	ldw	r2,60(r4)
   1b034:	10000126 	beq	r2,zero,1b03c <exit+0x30>
   1b038:	103ee83a 	callr	r2
   1b03c:	8009883a 	mov	r4,r16
   1b040:	001b2dc0 	call	1b2dc <_exit>

0001b044 <__register_exitproc>:
   1b044:	defffa04 	addi	sp,sp,-24
   1b048:	dc000315 	stw	r16,12(sp)
   1b04c:	04020034 	movhi	r16,2048
   1b050:	8409b404 	addi	r16,r16,9936
   1b054:	80c00017 	ldw	r3,0(r16)
   1b058:	dc400415 	stw	r17,16(sp)
   1b05c:	dfc00515 	stw	ra,20(sp)
   1b060:	18805217 	ldw	r2,328(r3)
   1b064:	2023883a 	mov	r17,r4
   1b068:	10003726 	beq	r2,zero,1b148 <__register_exitproc+0x104>
   1b06c:	10c00117 	ldw	r3,4(r2)
   1b070:	010007c4 	movi	r4,31
   1b074:	20c00e16 	blt	r4,r3,1b0b0 <__register_exitproc+0x6c>
   1b078:	1a000044 	addi	r8,r3,1
   1b07c:	8800221e 	bne	r17,zero,1b108 <__register_exitproc+0xc4>
   1b080:	18c00084 	addi	r3,r3,2
   1b084:	18c7883a 	add	r3,r3,r3
   1b088:	18c7883a 	add	r3,r3,r3
   1b08c:	12000115 	stw	r8,4(r2)
   1b090:	10c7883a 	add	r3,r2,r3
   1b094:	19400015 	stw	r5,0(r3)
   1b098:	0005883a 	mov	r2,zero
   1b09c:	dfc00517 	ldw	ra,20(sp)
   1b0a0:	dc400417 	ldw	r17,16(sp)
   1b0a4:	dc000317 	ldw	r16,12(sp)
   1b0a8:	dec00604 	addi	sp,sp,24
   1b0ac:	f800283a 	ret
   1b0b0:	00800034 	movhi	r2,0
   1b0b4:	10800004 	addi	r2,r2,0
   1b0b8:	10002626 	beq	r2,zero,1b154 <__register_exitproc+0x110>
   1b0bc:	01006404 	movi	r4,400
   1b0c0:	d9400015 	stw	r5,0(sp)
   1b0c4:	d9800115 	stw	r6,4(sp)
   1b0c8:	d9c00215 	stw	r7,8(sp)
   1b0cc:	00000000 	call	0 <__alt_mem_onchip_memory>
   1b0d0:	d9400017 	ldw	r5,0(sp)
   1b0d4:	d9800117 	ldw	r6,4(sp)
   1b0d8:	d9c00217 	ldw	r7,8(sp)
   1b0dc:	10001d26 	beq	r2,zero,1b154 <__register_exitproc+0x110>
   1b0e0:	81000017 	ldw	r4,0(r16)
   1b0e4:	10000115 	stw	zero,4(r2)
   1b0e8:	02000044 	movi	r8,1
   1b0ec:	22405217 	ldw	r9,328(r4)
   1b0f0:	0007883a 	mov	r3,zero
   1b0f4:	12400015 	stw	r9,0(r2)
   1b0f8:	20805215 	stw	r2,328(r4)
   1b0fc:	10006215 	stw	zero,392(r2)
   1b100:	10006315 	stw	zero,396(r2)
   1b104:	883fde26 	beq	r17,zero,1b080 <__alt_data_end+0xf001b080>
   1b108:	18c9883a 	add	r4,r3,r3
   1b10c:	2109883a 	add	r4,r4,r4
   1b110:	1109883a 	add	r4,r2,r4
   1b114:	21802215 	stw	r6,136(r4)
   1b118:	01800044 	movi	r6,1
   1b11c:	12406217 	ldw	r9,392(r2)
   1b120:	30cc983a 	sll	r6,r6,r3
   1b124:	4992b03a 	or	r9,r9,r6
   1b128:	12406215 	stw	r9,392(r2)
   1b12c:	21c04215 	stw	r7,264(r4)
   1b130:	01000084 	movi	r4,2
   1b134:	893fd21e 	bne	r17,r4,1b080 <__alt_data_end+0xf001b080>
   1b138:	11006317 	ldw	r4,396(r2)
   1b13c:	218cb03a 	or	r6,r4,r6
   1b140:	11806315 	stw	r6,396(r2)
   1b144:	003fce06 	br	1b080 <__alt_data_end+0xf001b080>
   1b148:	18805304 	addi	r2,r3,332
   1b14c:	18805215 	stw	r2,328(r3)
   1b150:	003fc606 	br	1b06c <__alt_data_end+0xf001b06c>
   1b154:	00bfffc4 	movi	r2,-1
   1b158:	003fd006 	br	1b09c <__alt_data_end+0xf001b09c>

0001b15c <__call_exitprocs>:
   1b15c:	defff504 	addi	sp,sp,-44
   1b160:	df000915 	stw	fp,36(sp)
   1b164:	dd400615 	stw	r21,24(sp)
   1b168:	dc800315 	stw	r18,12(sp)
   1b16c:	dfc00a15 	stw	ra,40(sp)
   1b170:	ddc00815 	stw	r23,32(sp)
   1b174:	dd800715 	stw	r22,28(sp)
   1b178:	dd000515 	stw	r20,20(sp)
   1b17c:	dcc00415 	stw	r19,16(sp)
   1b180:	dc400215 	stw	r17,8(sp)
   1b184:	dc000115 	stw	r16,4(sp)
   1b188:	d9000015 	stw	r4,0(sp)
   1b18c:	2839883a 	mov	fp,r5
   1b190:	04800044 	movi	r18,1
   1b194:	057fffc4 	movi	r21,-1
   1b198:	00820034 	movhi	r2,2048
   1b19c:	1089b404 	addi	r2,r2,9936
   1b1a0:	12000017 	ldw	r8,0(r2)
   1b1a4:	45005217 	ldw	r20,328(r8)
   1b1a8:	44c05204 	addi	r19,r8,328
   1b1ac:	a0001c26 	beq	r20,zero,1b220 <__call_exitprocs+0xc4>
   1b1b0:	a0800117 	ldw	r2,4(r20)
   1b1b4:	15ffffc4 	addi	r23,r2,-1
   1b1b8:	b8000d16 	blt	r23,zero,1b1f0 <__call_exitprocs+0x94>
   1b1bc:	14000044 	addi	r16,r2,1
   1b1c0:	8421883a 	add	r16,r16,r16
   1b1c4:	8421883a 	add	r16,r16,r16
   1b1c8:	84402004 	addi	r17,r16,128
   1b1cc:	a463883a 	add	r17,r20,r17
   1b1d0:	a421883a 	add	r16,r20,r16
   1b1d4:	e0001e26 	beq	fp,zero,1b250 <__call_exitprocs+0xf4>
   1b1d8:	80804017 	ldw	r2,256(r16)
   1b1dc:	e0801c26 	beq	fp,r2,1b250 <__call_exitprocs+0xf4>
   1b1e0:	bdffffc4 	addi	r23,r23,-1
   1b1e4:	843fff04 	addi	r16,r16,-4
   1b1e8:	8c7fff04 	addi	r17,r17,-4
   1b1ec:	bd7ff91e 	bne	r23,r21,1b1d4 <__alt_data_end+0xf001b1d4>
   1b1f0:	00800034 	movhi	r2,0
   1b1f4:	10800004 	addi	r2,r2,0
   1b1f8:	10000926 	beq	r2,zero,1b220 <__call_exitprocs+0xc4>
   1b1fc:	a0800117 	ldw	r2,4(r20)
   1b200:	1000301e 	bne	r2,zero,1b2c4 <__call_exitprocs+0x168>
   1b204:	a0800017 	ldw	r2,0(r20)
   1b208:	10003226 	beq	r2,zero,1b2d4 <__call_exitprocs+0x178>
   1b20c:	a009883a 	mov	r4,r20
   1b210:	98800015 	stw	r2,0(r19)
   1b214:	00000000 	call	0 <__alt_mem_onchip_memory>
   1b218:	9d000017 	ldw	r20,0(r19)
   1b21c:	a03fe41e 	bne	r20,zero,1b1b0 <__alt_data_end+0xf001b1b0>
   1b220:	dfc00a17 	ldw	ra,40(sp)
   1b224:	df000917 	ldw	fp,36(sp)
   1b228:	ddc00817 	ldw	r23,32(sp)
   1b22c:	dd800717 	ldw	r22,28(sp)
   1b230:	dd400617 	ldw	r21,24(sp)
   1b234:	dd000517 	ldw	r20,20(sp)
   1b238:	dcc00417 	ldw	r19,16(sp)
   1b23c:	dc800317 	ldw	r18,12(sp)
   1b240:	dc400217 	ldw	r17,8(sp)
   1b244:	dc000117 	ldw	r16,4(sp)
   1b248:	dec00b04 	addi	sp,sp,44
   1b24c:	f800283a 	ret
   1b250:	a0800117 	ldw	r2,4(r20)
   1b254:	80c00017 	ldw	r3,0(r16)
   1b258:	10bfffc4 	addi	r2,r2,-1
   1b25c:	15c01426 	beq	r2,r23,1b2b0 <__call_exitprocs+0x154>
   1b260:	80000015 	stw	zero,0(r16)
   1b264:	183fde26 	beq	r3,zero,1b1e0 <__alt_data_end+0xf001b1e0>
   1b268:	95c8983a 	sll	r4,r18,r23
   1b26c:	a0806217 	ldw	r2,392(r20)
   1b270:	a5800117 	ldw	r22,4(r20)
   1b274:	2084703a 	and	r2,r4,r2
   1b278:	10000b26 	beq	r2,zero,1b2a8 <__call_exitprocs+0x14c>
   1b27c:	a0806317 	ldw	r2,396(r20)
   1b280:	2088703a 	and	r4,r4,r2
   1b284:	20000c1e 	bne	r4,zero,1b2b8 <__call_exitprocs+0x15c>
   1b288:	89400017 	ldw	r5,0(r17)
   1b28c:	d9000017 	ldw	r4,0(sp)
   1b290:	183ee83a 	callr	r3
   1b294:	a0800117 	ldw	r2,4(r20)
   1b298:	15bfbf1e 	bne	r2,r22,1b198 <__alt_data_end+0xf001b198>
   1b29c:	98800017 	ldw	r2,0(r19)
   1b2a0:	153fcf26 	beq	r2,r20,1b1e0 <__alt_data_end+0xf001b1e0>
   1b2a4:	003fbc06 	br	1b198 <__alt_data_end+0xf001b198>
   1b2a8:	183ee83a 	callr	r3
   1b2ac:	003ff906 	br	1b294 <__alt_data_end+0xf001b294>
   1b2b0:	a5c00115 	stw	r23,4(r20)
   1b2b4:	003feb06 	br	1b264 <__alt_data_end+0xf001b264>
   1b2b8:	89000017 	ldw	r4,0(r17)
   1b2bc:	183ee83a 	callr	r3
   1b2c0:	003ff406 	br	1b294 <__alt_data_end+0xf001b294>
   1b2c4:	a0800017 	ldw	r2,0(r20)
   1b2c8:	a027883a 	mov	r19,r20
   1b2cc:	1029883a 	mov	r20,r2
   1b2d0:	003fb606 	br	1b1ac <__alt_data_end+0xf001b1ac>
   1b2d4:	0005883a 	mov	r2,zero
   1b2d8:	003ffb06 	br	1b2c8 <__alt_data_end+0xf001b2c8>

0001b2dc <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   1b2dc:	defffd04 	addi	sp,sp,-12
   1b2e0:	df000215 	stw	fp,8(sp)
   1b2e4:	df000204 	addi	fp,sp,8
   1b2e8:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
   1b2ec:	0001883a 	nop
   1b2f0:	e0bfff17 	ldw	r2,-4(fp)
   1b2f4:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
   1b2f8:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   1b2fc:	10000226 	beq	r2,zero,1b308 <_exit+0x2c>
    ALT_SIM_FAIL();
   1b300:	002af070 	cmpltui	zero,zero,43969
   1b304:	00000106 	br	1b30c <_exit+0x30>
  } else {
    ALT_SIM_PASS();
   1b308:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   1b30c:	003fff06 	br	1b30c <__alt_data_end+0xf001b30c>
