# Repo Contents
This repo contains 4 folders, as follows:
- Lab 1: One Bit Full Adder (for getting familiar with ModelSim and VHDL)
- Lab 2: ALU (arithmetic-logic unit, for use in the full AUBIE CPU)
- Lab 3: Register File & DLX Register (also for use in the full AUBIE CPU)
- Lab 4: Full AUBIE CPU with all components
