library verilog;
use verilog.vl_types.all;
entity nbit_pc_vtf is
end nbit_pc_vtf;
