{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1569611845249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1569611845249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 27 16:17:25 2019 " "Processing started: Fri Sep 27 16:17:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1569611845249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1569611845249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1569611845249 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1569611845796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.v 1 1 " "Found 1 design units, including 1 entities, in source file proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569611845905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569611845905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569611845921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569611845921 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus II megafunction library" {  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1569611845921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569611845921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569611845921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "addsub.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/addsub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569611845921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569611845921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcount.v 1 1 " "Found 1 design units, including 1 entities, in source file upcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcount " "Found entity 1: upcount" {  } { { "upcount.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/upcount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569611845921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569611845921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/dec3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569611845936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569611845936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.v 1 1 " "Found 1 design units, including 1 entities, in source file regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/regn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569611845936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569611845936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irn.v 1 1 " "Found 1 design units, including 1 entities, in source file irn.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRn " "Found entity 1: IRn" {  } { { "IRn.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/IRn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569611845936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569611845936 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Gin proc.v(31) " "Verilog HDL Implicit Net warning at proc.v(31): created implicit net for \"Gin\"" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569611845936 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Ain proc.v(32) " "Verilog HDL Implicit Net warning at proc.v(32): created implicit net for \"Ain\"" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569611845936 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1569611845983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:i9_9900k " "Elaborating entity \"proc\" for hierarchy \"proc:i9_9900k\"" {  } { { "processor.v" "i9_9900k" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/processor.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569611845983 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Run proc.v(46) " "Verilog HDL Always Construct warning at proc.v(46): variable \"Run\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1569611845983 "|processor|proc:i9_9900k"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IR proc.v(63) " "Verilog HDL Always Construct warning at proc.v(63): variable \"IR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1569611845983 "|processor|proc:i9_9900k"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "proc.v(59) " "Verilog HDL Case Statement warning at proc.v(59): incomplete case statement has no default case item" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 59 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1569611845983 "|processor|proc:i9_9900k"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IR proc.v(81) " "Verilog HDL Always Construct warning at proc.v(81): variable \"IR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1569611845983 "|processor|proc:i9_9900k"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "proc.v(74) " "Verilog HDL Case Statement warning at proc.v(74): incomplete case statement has no default case item" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 74 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1569611845983 "|processor|proc:i9_9900k"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "proc.v(86) " "Verilog HDL Case Statement warning at proc.v(86): incomplete case statement has no default case item" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 86 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1569611845983 "|processor|proc:i9_9900k"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Done proc.v(44) " "Verilog HDL Always Construct warning at proc.v(44): inferring latch(es) for variable \"Done\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1569611845983 "|processor|proc:i9_9900k"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Control proc.v(44) " "Verilog HDL Always Construct warning at proc.v(44): inferring latch(es) for variable \"Control\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1569611845983 "|processor|proc:i9_9900k"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rin proc.v(44) " "Verilog HDL Always Construct warning at proc.v(44): inferring latch(es) for variable \"Rin\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1569611845983 "|processor|proc:i9_9900k"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRin proc.v(44) " "Verilog HDL Always Construct warning at proc.v(44): inferring latch(es) for variable \"IRin\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1569611845999 "|processor|proc:i9_9900k"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRin proc.v(46) " "Inferred latch for \"IRin\" at proc.v(46)" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611845999 "|processor|proc:i9_9900k"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[0\] proc.v(46) " "Inferred latch for \"Rin\[0\]\" at proc.v(46)" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611845999 "|processor|proc:i9_9900k"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[1\] proc.v(46) " "Inferred latch for \"Rin\[1\]\" at proc.v(46)" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611845999 "|processor|proc:i9_9900k"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[2\] proc.v(46) " "Inferred latch for \"Rin\[2\]\" at proc.v(46)" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611845999 "|processor|proc:i9_9900k"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[3\] proc.v(46) " "Inferred latch for \"Rin\[3\]\" at proc.v(46)" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611845999 "|processor|proc:i9_9900k"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[4\] proc.v(46) " "Inferred latch for \"Rin\[4\]\" at proc.v(46)" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611845999 "|processor|proc:i9_9900k"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[5\] proc.v(46) " "Inferred latch for \"Rin\[5\]\" at proc.v(46)" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611845999 "|processor|proc:i9_9900k"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[6\] proc.v(46) " "Inferred latch for \"Rin\[6\]\" at proc.v(46)" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611845999 "|processor|proc:i9_9900k"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[7\] proc.v(46) " "Inferred latch for \"Rin\[7\]\" at proc.v(46)" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611845999 "|processor|proc:i9_9900k"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Control\[0\] proc.v(46) " "Inferred latch for \"Control\[0\]\" at proc.v(46)" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611845999 "|processor|proc:i9_9900k"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Control\[1\] proc.v(46) " "Inferred latch for \"Control\[1\]\" at proc.v(46)" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611845999 "|processor|proc:i9_9900k"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Control\[2\] proc.v(46) " "Inferred latch for \"Control\[2\]\" at proc.v(46)" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611845999 "|processor|proc:i9_9900k"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Control\[3\] proc.v(46) " "Inferred latch for \"Control\[3\]\" at proc.v(46)" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611845999 "|processor|proc:i9_9900k"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Control\[4\] proc.v(46) " "Inferred latch for \"Control\[4\]\" at proc.v(46)" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611845999 "|processor|proc:i9_9900k"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Control\[5\] proc.v(46) " "Inferred latch for \"Control\[5\]\" at proc.v(46)" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611845999 "|processor|proc:i9_9900k"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Control\[6\] proc.v(46) " "Inferred latch for \"Control\[6\]\" at proc.v(46)" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611845999 "|processor|proc:i9_9900k"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Control\[7\] proc.v(46) " "Inferred latch for \"Control\[7\]\" at proc.v(46)" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611845999 "|processor|proc:i9_9900k"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Control\[8\] proc.v(46) " "Inferred latch for \"Control\[8\]\" at proc.v(46)" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611845999 "|processor|proc:i9_9900k"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Control\[9\] proc.v(46) " "Inferred latch for \"Control\[9\]\" at proc.v(46)" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611845999 "|processor|proc:i9_9900k"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Done proc.v(46) " "Inferred latch for \"Done\" at proc.v(46)" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611845999 "|processor|proc:i9_9900k"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub proc:i9_9900k\|addsub:ula " "Elaborating entity \"addsub\" for hierarchy \"proc:i9_9900k\|addsub:ula\"" {  } { { "proc.v" "ula" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569611846014 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A addsub.v(9) " "Verilog HDL Always Construct warning at addsub.v(9): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "addsub.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/addsub.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1569611846014 "|processor|addsub:ula"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Bus addsub.v(9) " "Verilog HDL Always Construct warning at addsub.v(9): variable \"Bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "addsub.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/addsub.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1569611846014 "|processor|addsub:ula"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A addsub.v(10) " "Verilog HDL Always Construct warning at addsub.v(10): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "addsub.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/addsub.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1569611846014 "|processor|addsub:ula"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Bus addsub.v(10) " "Verilog HDL Always Construct warning at addsub.v(10): variable \"Bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "addsub.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/addsub.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1569611846014 "|processor|addsub:ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn proc:i9_9900k\|regn:mR0 " "Elaborating entity \"regn\" for hierarchy \"proc:i9_9900k\|regn:mR0\"" {  } { { "proc.v" "mR0" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569611846014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRn proc:i9_9900k\|IRn:mIR " "Elaborating entity \"IRn\" for hierarchy \"proc:i9_9900k\|IRn:mIR\"" {  } { { "proc.v" "mIR" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569611846030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux proc:i9_9900k\|mux:Multiplexers " "Elaborating entity \"mux\" for hierarchy \"proc:i9_9900k\|mux:Multiplexers\"" {  } { { "proc.v" "Multiplexers" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569611846030 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN mux.v(12) " "Verilog HDL Always Construct warning at mux.v(12): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1569611846030 "|processor|proc:i9_9900k|mux:Multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G mux.v(13) " "Verilog HDL Always Construct warning at mux.v(13): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1569611846030 "|processor|proc:i9_9900k|mux:Multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R7 mux.v(14) " "Verilog HDL Always Construct warning at mux.v(14): variable \"R7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1569611846030 "|processor|proc:i9_9900k|mux:Multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R6 mux.v(15) " "Verilog HDL Always Construct warning at mux.v(15): variable \"R6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1569611846030 "|processor|proc:i9_9900k|mux:Multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R5 mux.v(16) " "Verilog HDL Always Construct warning at mux.v(16): variable \"R5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1569611846030 "|processor|proc:i9_9900k|mux:Multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R4 mux.v(17) " "Verilog HDL Always Construct warning at mux.v(17): variable \"R4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1569611846030 "|processor|proc:i9_9900k|mux:Multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R3 mux.v(18) " "Verilog HDL Always Construct warning at mux.v(18): variable \"R3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1569611846030 "|processor|proc:i9_9900k|mux:Multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R2 mux.v(19) " "Verilog HDL Always Construct warning at mux.v(19): variable \"R2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1569611846030 "|processor|proc:i9_9900k|mux:Multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 mux.v(20) " "Verilog HDL Always Construct warning at mux.v(20): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1569611846030 "|processor|proc:i9_9900k|mux:Multiplexers"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 mux.v(21) " "Verilog HDL Always Construct warning at mux.v(21): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1569611846030 "|processor|proc:i9_9900k|mux:Multiplexers"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux.v(11) " "Verilog HDL Case Statement warning at mux.v(11): incomplete case statement has no default case item" {  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1569611846030 "|processor|proc:i9_9900k|mux:Multiplexers"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mux.v(11) " "Verilog HDL Case Statement information at mux.v(11): all case item expressions in this case statement are onehot" {  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 11 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1569611846030 "|processor|proc:i9_9900k|mux:Multiplexers"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BusWires mux.v(10) " "Verilog HDL Always Construct warning at mux.v(10): inferring latch(es) for variable \"BusWires\", which holds its previous value in one or more paths through the always construct" {  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1569611846030 "|processor|proc:i9_9900k|mux:Multiplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[0\] mux.v(10) " "Inferred latch for \"BusWires\[0\]\" at mux.v(10)" {  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611846030 "|processor|proc:i9_9900k|mux:Multiplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[1\] mux.v(10) " "Inferred latch for \"BusWires\[1\]\" at mux.v(10)" {  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611846030 "|processor|proc:i9_9900k|mux:Multiplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[2\] mux.v(10) " "Inferred latch for \"BusWires\[2\]\" at mux.v(10)" {  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611846030 "|processor|proc:i9_9900k|mux:Multiplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[3\] mux.v(10) " "Inferred latch for \"BusWires\[3\]\" at mux.v(10)" {  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611846030 "|processor|proc:i9_9900k|mux:Multiplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[4\] mux.v(10) " "Inferred latch for \"BusWires\[4\]\" at mux.v(10)" {  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611846030 "|processor|proc:i9_9900k|mux:Multiplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[5\] mux.v(10) " "Inferred latch for \"BusWires\[5\]\" at mux.v(10)" {  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611846030 "|processor|proc:i9_9900k|mux:Multiplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[6\] mux.v(10) " "Inferred latch for \"BusWires\[6\]\" at mux.v(10)" {  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611846030 "|processor|proc:i9_9900k|mux:Multiplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[7\] mux.v(10) " "Inferred latch for \"BusWires\[7\]\" at mux.v(10)" {  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611846030 "|processor|proc:i9_9900k|mux:Multiplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[8\] mux.v(10) " "Inferred latch for \"BusWires\[8\]\" at mux.v(10)" {  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611846030 "|processor|proc:i9_9900k|mux:Multiplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[9\] mux.v(10) " "Inferred latch for \"BusWires\[9\]\" at mux.v(10)" {  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611846030 "|processor|proc:i9_9900k|mux:Multiplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[10\] mux.v(10) " "Inferred latch for \"BusWires\[10\]\" at mux.v(10)" {  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611846030 "|processor|proc:i9_9900k|mux:Multiplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[11\] mux.v(10) " "Inferred latch for \"BusWires\[11\]\" at mux.v(10)" {  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611846030 "|processor|proc:i9_9900k|mux:Multiplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[12\] mux.v(10) " "Inferred latch for \"BusWires\[12\]\" at mux.v(10)" {  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611846030 "|processor|proc:i9_9900k|mux:Multiplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[13\] mux.v(10) " "Inferred latch for \"BusWires\[13\]\" at mux.v(10)" {  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611846030 "|processor|proc:i9_9900k|mux:Multiplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[14\] mux.v(10) " "Inferred latch for \"BusWires\[14\]\" at mux.v(10)" {  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611846030 "|processor|proc:i9_9900k|mux:Multiplexers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[15\] mux.v(10) " "Inferred latch for \"BusWires\[15\]\" at mux.v(10)" {  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569611846030 "|processor|proc:i9_9900k|mux:Multiplexers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount proc:i9_9900k\|upcount:Tstep " "Elaborating entity \"upcount\" for hierarchy \"proc:i9_9900k\|upcount:Tstep\"" {  } { { "proc.v" "Tstep" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569611846046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 proc:i9_9900k\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"proc:i9_9900k\|dec3to8:decX\"" {  } { { "proc.v" "decX" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569611846046 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1569611846514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:i9_9900k\|mux:Multiplexers\|BusWires\[0\] " "Latch proc:i9_9900k\|mux:Multiplexers\|BusWires\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:i9_9900k\|Control\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:i9_9900k\|Control\[0\]" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1569611846530 ""}  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1569611846530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:i9_9900k\|mux:Multiplexers\|BusWires\[1\] " "Latch proc:i9_9900k\|mux:Multiplexers\|BusWires\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:i9_9900k\|Control\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:i9_9900k\|Control\[0\]" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1569611846530 ""}  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1569611846530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:i9_9900k\|mux:Multiplexers\|BusWires\[2\] " "Latch proc:i9_9900k\|mux:Multiplexers\|BusWires\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:i9_9900k\|Control\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:i9_9900k\|Control\[0\]" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1569611846530 ""}  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1569611846530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:i9_9900k\|mux:Multiplexers\|BusWires\[3\] " "Latch proc:i9_9900k\|mux:Multiplexers\|BusWires\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:i9_9900k\|Control\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:i9_9900k\|Control\[0\]" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1569611846530 ""}  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1569611846530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:i9_9900k\|mux:Multiplexers\|BusWires\[4\] " "Latch proc:i9_9900k\|mux:Multiplexers\|BusWires\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:i9_9900k\|Control\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:i9_9900k\|Control\[0\]" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1569611846530 ""}  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1569611846530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:i9_9900k\|mux:Multiplexers\|BusWires\[5\] " "Latch proc:i9_9900k\|mux:Multiplexers\|BusWires\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:i9_9900k\|Control\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:i9_9900k\|Control\[0\]" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1569611846530 ""}  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1569611846530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:i9_9900k\|mux:Multiplexers\|BusWires\[6\] " "Latch proc:i9_9900k\|mux:Multiplexers\|BusWires\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:i9_9900k\|Control\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:i9_9900k\|Control\[0\]" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1569611846530 ""}  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1569611846530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:i9_9900k\|mux:Multiplexers\|BusWires\[7\] " "Latch proc:i9_9900k\|mux:Multiplexers\|BusWires\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:i9_9900k\|Control\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:i9_9900k\|Control\[0\]" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1569611846530 ""}  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1569611846530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:i9_9900k\|mux:Multiplexers\|BusWires\[8\] " "Latch proc:i9_9900k\|mux:Multiplexers\|BusWires\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:i9_9900k\|Control\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:i9_9900k\|Control\[0\]" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1569611846530 ""}  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1569611846530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:i9_9900k\|mux:Multiplexers\|BusWires\[9\] " "Latch proc:i9_9900k\|mux:Multiplexers\|BusWires\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:i9_9900k\|Control\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:i9_9900k\|Control\[0\]" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1569611846530 ""}  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1569611846530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:i9_9900k\|mux:Multiplexers\|BusWires\[10\] " "Latch proc:i9_9900k\|mux:Multiplexers\|BusWires\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:i9_9900k\|Control\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:i9_9900k\|Control\[0\]" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1569611846530 ""}  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1569611846530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:i9_9900k\|mux:Multiplexers\|BusWires\[11\] " "Latch proc:i9_9900k\|mux:Multiplexers\|BusWires\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:i9_9900k\|Control\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:i9_9900k\|Control\[0\]" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1569611846530 ""}  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1569611846530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:i9_9900k\|mux:Multiplexers\|BusWires\[12\] " "Latch proc:i9_9900k\|mux:Multiplexers\|BusWires\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:i9_9900k\|Control\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:i9_9900k\|Control\[0\]" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1569611846530 ""}  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1569611846530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:i9_9900k\|mux:Multiplexers\|BusWires\[13\] " "Latch proc:i9_9900k\|mux:Multiplexers\|BusWires\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:i9_9900k\|Control\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:i9_9900k\|Control\[0\]" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1569611846530 ""}  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1569611846530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:i9_9900k\|mux:Multiplexers\|BusWires\[14\] " "Latch proc:i9_9900k\|mux:Multiplexers\|BusWires\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:i9_9900k\|Control\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:i9_9900k\|Control\[0\]" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1569611846530 ""}  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1569611846530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:i9_9900k\|mux:Multiplexers\|BusWires\[15\] " "Latch proc:i9_9900k\|mux:Multiplexers\|BusWires\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:i9_9900k\|Control\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:i9_9900k\|Control\[0\]" {  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1569611846530 ""}  } { { "mux.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/mux.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1569611846530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:i9_9900k\|IRin " "Latch proc:i9_9900k\|IRin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:i9_9900k\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:i9_9900k\|upcount:Tstep\|Q\[0\]" {  } { { "upcount.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/upcount.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1569611846530 ""}  } { { "proc.v" "" { Text "C:/Users/Aluno/Desktop/VerilogProcessor-master/proc.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1569611846530 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1569611846780 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1569611846952 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569611846952 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "368 " "Implemented 368 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1569611847014 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1569611847014 ""} { "Info" "ICUT_CUT_TM_LCELLS" "332 " "Implemented 332 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1569611847014 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1569611847014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1569611847045 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 27 16:17:27 2019 " "Processing ended: Fri Sep 27 16:17:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1569611847045 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1569611847045 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1569611847045 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1569611847045 ""}
