Return-Path: <qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
Received: from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.lore.kernel.org (Postfix) with ESMTPS id 1F28FCC6B30
	for <qemu-riscv@archiver.kernel.org>; Thu, 15 Oct 2026 03:20:33 +0000 (UTC)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists1p.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-riscv-bounces@nongnu.org>)
	id 1xHBzo-0006op-Ds; Wed, 14 Oct 2026 23:19:08 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <portias@tenstorrent.com>)
 id 1xHBzn-0006o4-6R
 for qemu-riscv@nongnu.org; Wed, 14 Oct 2026 23:19:07 -0400
Received: from mail-pf1-x431.google.com ([2607:f8b0:4864:20::431])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <portias@tenstorrent.com>)
 id 1xHBzl-0006ns-Ei
 for qemu-riscv@nongnu.org; Wed, 14 Oct 2026 23:19:06 -0400
Received: by mail-pf1-x431.google.com with SMTP id
 d2e1a72fcca58-89a837bf00eso394515b3a.2
 for <qemu-riscv@nongnu.org>; Wed, 14 Oct 2026 20:19:05 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=tenstorrent.com; s=google; t=1792034344; x=1792639144; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:from:to:cc:subject:date
 :message-id:reply-to:content-type;
 bh=9f2qwDesQVGTqAvTPeviHK7poyR3BmaQPfmYG/9x+2Y=;
 b=ZChdw1EtVCxztMTGLdBjFkKB9yYrnb1k30SMM4755P4jLskcDpfaeaDyQF0GdJoUCb
 bTCnDPapTe5jHEHTZ/C3MdPJnOIctC6B+61UwP9bRWU0cVM0BfYHhWGl8RJOGs+9Oyb4
 rzllNL9FfnvkOzH3+ZNvpw7B+2YOvZdRYNX655MC7IuiVm6xZHyn2sMG5ElPGtaHGOxA
 dokZ9jDgA2RIl/dr7MYQ2jVxkHdgkfhyCmenMktR5Z39p0xBQED1xHoxvjBnA/W0GkDx
 U4rLqg9jFu5T1DbCkjBFsu6ueQvkdlR+93aMngcVhWd2kujPFZ/v92yjcJOwcKDWAoyP
 dQMQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20260707; t=1792034344; x=1792639144;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from
 :to:cc:subject:date:message-id:reply-to:content-type;
 bh=9f2qwDesQVGTqAvTPeviHK7poyR3BmaQPfmYG/9x+2Y=;
 b=xgaVRzCeOEqglLSAmsv67i4nktd0ae/TsScfG7bakaSF3krjDOy0cfJw3eTZ9LtVF6
 2K+mpafXElRI+qzv70xvpqSOV+WQ1P8gBcwaXZZaYbN5hL1AAVV9sG2iWCkQ2XCLCPOE
 BxJvBNNLSvpa/lI4YF6D+Jor4PwoGsefgh7T6+eVemfOhX2wVqp72Owd2v6T2pJwc5Ak
 GFFFNb4ruZ7EN/XYm81bOf2Te8uTPnzBdJxIGOk9t6xX83gxSfR/yxCiyNw6Dx3Wwaqm
 zaUTis5E2q6/W//KVBf4Eo80RYTMlL8FKmOLrncQ/N2HQK7I8WGjiKZJc+j29fpEnXlI
 olqg==
X-Forwarded-Encrypted: i=1;
 AKwUvBwPoMEMkMKUSrTRtXn9rAsLxAaSXAEmLvZ9IsjRweKWEyrvqogJ8WcSaiZh+NPAA/WNDRp7M6EtKzp4@nongnu.org
X-Gm-Message-State: AFq9FYLdioAMi1G3VWv3RZv6/l0daeeHObJDKq5GOmSEOlsXwbq2WMDK
 uNryoqD5qCCjLa1oROpcbB3gjvplNY0l0sd5j5/AuMGLbK1D/geKz5Sf544hTSpyj7U=
X-Gm-Gg: AYBFou08QepOeLXcuWutMyGfa6/PzeIe5aZVZM2DbQhZeqq8dipPLZIUCzP2Gppyi3m
 8k9DZ/u21CFSLu/vjVPs8wt/h5EdjnB3Z3443zRX807YHsgrxhIltcaV3AbXi3H3cZ1tcveVJmL
 +Z6FbPjF7aRJrS7EP0ST/tHtClc+2YFzymlzzJtgxOml9T03dir/Cu8XuVpI+XsVBsew7pTLxAh
 bz3Hf66UqFKG/zfMuPGM5qeMnxgxCy5STu/wQ1di2bT1tI5U2z2zlzHW9oDDDozAmbga7JfL2w2
 BOCUNpCols9TXTNcc48ZNC03k5N0PYaulYLsfwd4sSL5gLSDS3uNN9Cv0/vB7MfS+ZZEvELW6GE
 oPoz/XlNYPozvZTUxeExoQtrTliE+J+ZukX6b5McnMxcHpeMxE81KXGQCV/n2kM4yioLpVV3bAW
 ryqC8xkg/9c8gvKu80c/nSxX2S4geB8pFtNxEfIOcS9iwN6kYsVBW4W1Qjz5spAyRtfBujF03Kj
 P2FghCEmaASfyxKsCqZBNWh/jyW6ymjwDQD2wn4dCdtuEw=
X-Received: by 2002:a17:90b:1d4f:b0:3a8:736e:c19b with SMTP id
 98e67ed59e1d1-3ab3ab31007mr24696440a91.4.1792034344035; 
 Wed, 14 Oct 2026 20:19:04 -0700 (PDT)
Received: from lima-default.tail89d63.ts.net ([159.196.41.205])
 by smtp.gmail.com with ESMTPSA id
 98e67ed59e1d1-3ac93049ec2sm1321725a91.1.2026.10.14.20.18.57
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Wed, 14 Oct 2026 20:19:03 -0700 (PDT)
From: Portia Stephens <portias@oss.tenstorrent.com>
To: qemu-devel@nongnu.org
Cc: Nicholas Piggin <npiggin@gmail.com>, Palmer Dabbelt <palmer@dabbelt.com>,
 Chao Liu <chao.liu@processmission.com>,
 Alistair Francis <alistair.francis@wdc.com>, qemu-riscv@nongnu.org,
 =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= <philmd@oss.qualcomm.com>,
 Paolo Bonzini <pbonzini@redhat.com>, Joel Stanley <joel@jms.id.au>,
 Liu Zhiwei <zhiwei_liu@linux.alibaba.com>,
 =?UTF-8?q?Alex=20Benn=C3=A9e?= <alex.bennee@linaro.org>,
 Pierrick Bouvier <pierrick.bouvier@oss.qualcomm.com>,
 Weiwei Li <liwei1518@gmail.com>,
 Anirudh Srinivasan <asrinivasan@oss.tenstorrent.com>,
 Richard Henderson <richard.henderson@linaro.org>,
 Zhao Liu <zhao1.liu@intel.com>,
 Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>,
 Portia Stephens <portias@oss.tenstorrent.com>,
 Michael Ellerman <mpe@kernel.org>
Subject: [PATCH 07/12] machine: Support extra board CPUs outside -smp
Date: Thu, 15 Oct 2026 13:17:59 +1000
Message-ID: <20261015031804.2406055-8-portias@oss.tenstorrent.com>
X-Mailer: git-send-email 2.43.0
In-Reply-To: <20261015031804.2406055-1-portias@oss.tenstorrent.com>
References: <20261015031804.2406055-1-portias@oss.tenstorrent.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::431;
 envelope-from=portias@tenstorrent.com; helo=mail-pf1-x431.google.com
X-Spam_score_int: -19
X-Spam_score: -2.0
X-Spam_bar: --
X-Spam_report: (-2.0 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001,
 SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-riscv@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-riscv.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-riscv>
List-Post: <mailto:qemu-riscv@nongnu.org>
List-Help: <mailto:qemu-riscv-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=subscribe>
Errors-To: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org
Sender: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org

From: Joel Stanley <joel@jms.id.au>

Boards may instantiate one or more CPUs that are not part of the
user's -smp layout, for example an a management or boot core of a
different CPU model. As TCG sizes its vCPU context from smp.max_cpus
during init, creating more CPUState objects than smp.max_cpus trips the
assert in tcg_register_thread().

smp.max_cpus is finalized before the accelerator is initialised and the
board's init() runs later still, so a board's initialise cannot influence
the count TCG uses.

Add a MachineClass::extra_cpus that boards set at class init time to
declare these additional CPUs. TCG can then add it to max_threads. The
field defaults to 0, so existing machines are unaffected.

Signed-off-by: Joel Stanley <joel@jms.id.au>
Signed-off-by: Portia Stephens <portias@oss.tenstorrent.com>
---
 accel/tcg/tcg-all.c      | 2 +-
 include/hw/core/boards.h | 4 ++++
 2 files changed, 5 insertions(+), 1 deletion(-)

diff --git a/accel/tcg/tcg-all.c b/accel/tcg/tcg-all.c
index 767e880555..655609ebbb 100644
--- a/accel/tcg/tcg-all.c
+++ b/accel/tcg/tcg-all.c
@@ -126,7 +126,7 @@ static int tcg_init_machine(AccelState *as, MachineState *ms)
          */
         if (mttcg_supported && !icount_enabled()) {
             s->mttcg_enabled = ON_OFF_AUTO_ON;
-            max_threads = ms->smp.max_cpus;
+            max_threads = ms->smp.max_cpus + MACHINE_GET_CLASS(ms)->extra_cpus;
         } else {
             s->mttcg_enabled = ON_OFF_AUTO_OFF;
         }
diff --git a/include/hw/core/boards.h b/include/hw/core/boards.h
index d0e4ad9820..575c6bcb31 100644
--- a/include/hw/core/boards.h
+++ b/include/hw/core/boards.h
@@ -189,6 +189,9 @@ typedef struct {
  * @max_cpus: maximum number of CPUs supported. Default: 1
  * @min_cpus: minimum number of CPUs supported. Default: 1
  * @default_cpus: number of CPUs instantiated if none are specified. Default: 1
+ * @extra_cpus: number of additional CPUs the board always instantiates beyond
+ *    the -smp topology (e.g. an always-present management core). Accelerators
+ *    add this to the per-vCPU state they allocate. Default: 0
  * @is_default:
  *    If true QEMU will use this machine by default if no '-M' option is given.
  * @get_hotplug_handler: this function is called during bus-less
@@ -287,6 +290,7 @@ struct MachineClass {
     int max_cpus;
     int min_cpus;
     int default_cpus;
+    int extra_cpus;
     unsigned int no_serial:1,
         no_parallel:1,
         no_floppy:1,
-- 
2.43.0


