Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed May 25 10:27:42 2022
| Host         : Sky running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   136 |
|    Minimum number of control sets                        |   136 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   649 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   136 |
| >= 0 to < 4        |    90 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    44 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              65 |           32 |
| No           | No                    | Yes                    |             121 |           52 |
| No           | Yes                   | No                     |             471 |          205 |
| Yes          | No                    | No                     |              32 |           17 |
| Yes          | No                    | Yes                    |            1134 |          729 |
| Yes          | Yes                   | No                     |              64 |           39 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+-------------------------------+---------------------------------+------------------+----------------+
|           Clock Signal           |         Enable Signal         |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------------------------+-------------------------------+---------------------------------+------------------+----------------+
|  pdu/btn_db_r_reg[4]_LDC_i_1_n_1 |                               | pdu/btn_db_r_reg[4]_LDC_i_2_n_1 |                1 |              1 |
|  pdu/btn_db_r_reg[1]_LDC_i_1_n_1 |                               | pdu/btn_db_r_reg[1]_LDC_i_2_n_1 |                1 |              1 |
|  pdu/btn_db_r_reg[2]_LDC_i_1_n_1 |                               | pdu/btn_db_r_reg[2]_LDC_i_2_n_1 |                1 |              1 |
|  pdu/btn_db_r_reg[3]_LDC_i_1_n_1 |                               | pdu/btn_db_r_reg[3]_LDC_i_2_n_1 |                1 |              1 |
|  pdu/btn_db_r_reg[0]_LDC_i_1_n_1 |                               | pdu/btn_db_r_reg[0]_LDC_i_2_n_1 |                1 |              1 |
|  pdu/x_db_r_reg[6]_LDC_i_1_n_1   |                               | pdu/x_db_r_reg[6]_LDC_i_2_n_1   |                1 |              1 |
|  pdu/x_db_r_reg[13]_LDC_i_1_n_1  |                               | pdu/x_db_r_reg[13]_LDC_i_2_n_1  |                1 |              1 |
|  pdu/x_db_r_reg[12]_LDC_i_1_n_1  |                               | pdu/x_db_r_reg[12]_LDC_i_2_n_1  |                1 |              1 |
|  pdu/x_db_r_reg[11]_LDC_i_1_n_1  |                               | pdu/x_db_r_reg[11]_LDC_i_2_n_1  |                1 |              1 |
|  pdu/x_db_r_reg[1]_LDC_i_1_n_1   |                               | pdu/x_db_r_reg[1]_LDC_i_2_n_1   |                1 |              1 |
|  pdu/x_db_r_reg[0]_LDC_i_1_n_1   |                               | pdu/x_db_r_reg[0]_LDC_i_2_n_1   |                1 |              1 |
|  pdu/x_db_r_reg[10]_LDC_i_1_n_1  |                               | pdu/x_db_r_reg[10]_LDC_i_2_n_1  |                1 |              1 |
|  pdu/x_db_r_reg[14]_LDC_i_1_n_1  |                               | pdu/x_db_r_reg[14]_LDC_i_2_n_1  |                1 |              1 |
|  pdu/x_db_r_reg[2]_LDC_i_1_n_1   |                               | pdu/x_db_r_reg[2]_LDC_i_2_n_1   |                1 |              1 |
|  pdu/x_db_r_reg[3]_LDC_i_1_n_1   |                               | pdu/x_db_r_reg[3]_LDC_i_2_n_1   |                1 |              1 |
|  pdu/x_db_r_reg[5]_LDC_i_1_n_1   |                               | pdu/x_db_r_reg[5]_LDC_i_2_n_1   |                1 |              1 |
|  pdu/x_db_r_reg[4]_LDC_i_1_n_1   |                               | pdu/x_db_r_reg[4]_LDC_i_2_n_1   |                1 |              1 |
|  pdu/x_db_r_reg[15]_LDC_i_1_n_1  |                               | pdu/x_db_r_reg[15]_LDC_i_2_n_1  |                1 |              1 |
|  pdu/x_db_r_reg[9]_LDC_i_1_n_1   |                               | pdu/x_db_r_reg[9]_LDC_i_2_n_1   |                1 |              1 |
|  pdu/x_db_r_reg[7]_LDC_i_1_n_1   |                               | pdu/x_db_r_reg[7]_LDC_i_2_n_1   |                1 |              1 |
|  pdu/x_db_r_reg[8]_LDC_i_1_n_1   |                               | pdu/x_db_r_reg[8]_LDC_i_2_n_1   |                1 |              1 |
|  clk_pdu                         |                               | pdu/btn_db_r_reg[2]_LDC_i_1_n_1 |                1 |              1 |
|  clk_pdu                         |                               | pdu/btn_db_r_reg[1]_LDC_i_1_n_1 |                1 |              1 |
|  clk_pdu                         |                               | pdu/btn_db_r_reg[2]_LDC_i_2_n_1 |                1 |              1 |
|  clk_pdu                         |                               | pdu/btn_db_r_reg[0]_LDC_i_2_n_1 |                1 |              1 |
|  clk_db_BUFG                     | pdu/p_0_in_2                  | pdu/x_db_r_reg[9]_LDC_i_2_n_1   |                1 |              1 |
|  clk_db_BUFG                     | pdu/p_0_in_2                  | pdu/x_db_r_reg[8]_LDC_i_2_n_1   |                1 |              1 |
|  clk_db_BUFG                     | pdu/p_0_in_2                  | pdu/x_db_r_reg[7]_LDC_i_2_n_1   |                1 |              1 |
|  clk_db_BUFG                     | pdu/p_0_in_2                  | pdu/x_db_r_reg[5]_LDC_i_2_n_1   |                1 |              1 |
|  clk_db_BUFG                     | pdu/p_0_in_2                  | pdu/x_db_r_reg[14]_LDC_i_2_n_1  |                1 |              1 |
|  clk_db_BUFG                     | pdu/p_0_in_2                  | pdu/x_db_r_reg[13]_LDC_i_2_n_1  |                1 |              1 |
|  clk_pdu                         |                               | pdu/btn_db_r_reg[4]_LDC_i_1_n_1 |                1 |              1 |
|  clk_db_BUFG                     | pdu/p_0_in_2                  | pdu/x_db_r_reg[2]_LDC_i_2_n_1   |                1 |              1 |
|  clk_db_BUFG                     | pdu/p_0_in_2                  | pdu/x_db_r_reg[10]_LDC_i_2_n_1  |                1 |              1 |
|  clk_db_BUFG                     | pdu/p_0_in_2                  | pdu/x_db_r_reg[4]_LDC_i_2_n_1   |                1 |              1 |
|  clk_db_BUFG                     | pdu/p_0_in_2                  | pdu/x_db_r_reg[12]_LDC_i_2_n_1  |                1 |              1 |
|  clk_db_BUFG                     | pdu/p_0_in_2                  | pdu/x_db_r_reg[0]_LDC_i_2_n_1   |                1 |              1 |
|  clk_db_BUFG                     | pdu/p_0_in_2                  | pdu/x_db_r_reg[1]_LDC_i_2_n_1   |                1 |              1 |
|  clk_db_BUFG                     | pdu/p_0_in_2                  | pdu/x_db_r_reg[15]_LDC_i_2_n_1  |                1 |              1 |
|  clk_db_BUFG                     | pdu/p_0_in_2                  | pdu/x_db_r_reg[11]_LDC_i_2_n_1  |                1 |              1 |
|  clk_db_BUFG                     | pdu/p_0_in_2                  | pdu/x_db_r_reg[3]_LDC_i_2_n_1   |                1 |              1 |
|  clk_db_BUFG                     | pdu/p_0_in_2                  | pdu/x_db_r_reg[6]_LDC_i_2_n_1   |                1 |              1 |
|  clk_db_BUFG                     | pdu/cnt_btn_db_r_reg[4]       | pdu/btn_db_r_reg[1]_LDC_i_2_n_1 |                1 |              1 |
|  clk_db_BUFG                     | pdu/cnt_btn_db_r_reg[4]       | pdu/btn_db_r_reg[4]_LDC_i_2_n_1 |                1 |              1 |
|  clk_db_BUFG                     | pdu/cnt_btn_db_r_reg[4]       | pdu/btn_db_r_reg[0]_LDC_i_1_n_1 |                1 |              1 |
|  clk_db_BUFG                     | pdu/cnt_btn_db_r_reg[4]       | pdu/btn_db_r_reg[3]_LDC_i_1_n_1 |                1 |              1 |
|  clk_db_BUFG                     | pdu/cnt_btn_db_r_reg[4]       | pdu/btn_db_r_reg[3]_LDC_i_2_n_1 |                1 |              1 |
|  clk_db_BUFG                     | pdu/cnt_btn_db_r_reg[4]       | pdu/btn_db_r_reg[2]_LDC_i_1_n_1 |                1 |              1 |
|  clk_db_BUFG                     | pdu/cnt_btn_db_r_reg[4]       | pdu/btn_db_r_reg[1]_LDC_i_1_n_1 |                1 |              1 |
|  clk_db_BUFG                     | pdu/cnt_btn_db_r_reg[4]       | pdu/btn_db_r_reg[2]_LDC_i_2_n_1 |                1 |              1 |
|  clk_db_BUFG                     | pdu/cnt_btn_db_r_reg[4]       | pdu/btn_db_r_reg[4]_LDC_i_1_n_1 |                1 |              1 |
|  clk_db_BUFG                     |                               | pdu/x_db_r_reg[13]_LDC_i_2_n_1  |                1 |              1 |
|  clk_db_BUFG                     | pdu/cnt_btn_db_r_reg[4]       | pdu/btn_db_r_reg[0]_LDC_i_2_n_1 |                1 |              1 |
|  clk_db_BUFG                     |                               | pdu/x_db_r_reg[9]_LDC_i_2_n_1   |                1 |              1 |
|  clk_db_BUFG                     |                               | pdu/x_db_r_reg[8]_LDC_i_2_n_1   |                1 |              1 |
|  clk_db_BUFG                     |                               | pdu/x_db_r_reg[7]_LDC_i_2_n_1   |                1 |              1 |
|  clk_db_BUFG                     |                               | pdu/x_db_r_reg[5]_LDC_i_2_n_1   |                1 |              1 |
|  clk_db_BUFG                     |                               | pdu/x_db_r_reg[14]_LDC_i_2_n_1  |                1 |              1 |
|  clk_db_BUFG                     |                               | pdu/x_db_r_reg[6]_LDC_i_2_n_1   |                1 |              1 |
|  clk_db_BUFG                     |                               | pdu/x_db_r_reg[3]_LDC_i_2_n_1   |                1 |              1 |
|  clk_db_BUFG                     |                               | pdu/x_db_r_reg[11]_LDC_i_2_n_1  |                1 |              1 |
|  clk_db_BUFG                     |                               | pdu/x_db_r_reg[15]_LDC_i_2_n_1  |                1 |              1 |
|  clk_db_BUFG                     |                               | pdu/x_db_r_reg[1]_LDC_i_2_n_1   |                1 |              1 |
|  clk_db_BUFG                     |                               | pdu/x_db_r_reg[0]_LDC_i_2_n_1   |                1 |              1 |
|  clk_db_BUFG                     |                               | pdu/x_db_r_reg[12]_LDC_i_2_n_1  |                1 |              1 |
|  clk_db_BUFG                     |                               | pdu/x_db_r_reg[4]_LDC_i_2_n_1   |                1 |              1 |
|  clk_db_BUFG                     |                               | pdu/x_db_r_reg[10]_LDC_i_2_n_1  |                1 |              1 |
|  clk_db_BUFG                     |                               | pdu/x_db_r_reg[2]_LDC_i_2_n_1   |                1 |              1 |
|  clk_pdu                         |                               | pdu/btn_db_r_reg[3]_LDC_i_2_n_1 |                1 |              1 |
|  clk_pdu                         |                               | pdu/btn_db_r_reg[3]_LDC_i_1_n_1 |                1 |              1 |
|  clk_pdu                         |                               | pdu/btn_db_r_reg[0]_LDC_i_1_n_1 |                1 |              1 |
|  clk_pdu                         |                               | pdu/btn_db_r_reg[4]_LDC_i_2_n_1 |                1 |              1 |
|  clk_pdu                         |                               | pdu/btn_db_r_reg[1]_LDC_i_2_n_1 |                1 |              1 |
| ~clk_pdu                         |                               | pdu/Q[0]                        |                1 |              1 |
|  clk_db_BUFG                     | pdu/p_0_in_2                  | pdu/x_db_r_reg[14]_LDC_i_1_n_1  |                1 |              2 |
|  clk_db_BUFG                     | pdu/p_0_in_2                  | pdu/x_db_r_reg[2]_LDC_i_1_n_1   |                1 |              2 |
|  clk_db_BUFG                     | pdu/p_0_in_2                  | pdu/x_db_r_reg[3]_LDC_i_1_n_1   |                1 |              2 |
|  clk_db_BUFG                     | pdu/p_0_in_2                  | pdu/x_db_r_reg[5]_LDC_i_1_n_1   |                1 |              2 |
|  clk_db_BUFG                     | pdu/p_0_in_2                  | pdu/x_db_r_reg[4]_LDC_i_1_n_1   |                1 |              2 |
|  clk_db_BUFG                     | pdu/p_0_in_2                  | pdu/x_db_r_reg[15]_LDC_i_1_n_1  |                1 |              2 |
|  clk_db_BUFG                     | pdu/p_0_in_2                  | pdu/x_db_r_reg[9]_LDC_i_1_n_1   |                1 |              2 |
|  clk_db_BUFG                     | pdu/p_0_in_2                  | pdu/x_db_r_reg[7]_LDC_i_1_n_1   |                1 |              2 |
|  clk_db_BUFG                     | pdu/p_0_in_2                  | pdu/x_db_r_reg[8]_LDC_i_1_n_1   |                1 |              2 |
|  clk_db_BUFG                     | pdu/p_0_in_2                  | pdu/x_db_r_reg[10]_LDC_i_1_n_1  |                1 |              2 |
|  clk_db_BUFG                     | pdu/p_0_in_2                  | pdu/x_db_r_reg[6]_LDC_i_1_n_1   |                1 |              2 |
|  clk_db_BUFG                     | pdu/p_0_in_2                  | pdu/x_db_r_reg[13]_LDC_i_1_n_1  |                1 |              2 |
|  clk_db_BUFG                     | pdu/p_0_in_2                  | pdu/x_db_r_reg[12]_LDC_i_1_n_1  |                1 |              2 |
|  clk_db_BUFG                     | pdu/p_0_in_2                  | pdu/x_db_r_reg[11]_LDC_i_1_n_1  |                1 |              2 |
|  clk_db_BUFG                     | pdu/p_0_in_2                  | pdu/x_db_r_reg[1]_LDC_i_1_n_1   |                1 |              2 |
|  clk_db_BUFG                     | pdu/p_0_in_2                  | pdu/x_db_r_reg[0]_LDC_i_1_n_1   |                1 |              2 |
|  clk_db_BUFG                     |                               | pdu/Q[0]                        |                3 |             11 |
|  clk_pdu                         |                               | pdu/Q[0]                        |                5 |             11 |
|  clk_IBUF_BUFG                   |                               | pdu/rstn_r[15]_i_1_n_1          |                2 |             16 |
|  clk_pdu                         | pdu/chk_addr_r                | pdu/Q[0]                        |                9 |             20 |
|  clk_IBUF_BUFG                   |                               | pdu/Q[0]                        |                5 |             20 |
|  clk_cpu_BUFG                    | cpu/WB_reg/rd_WB_reg[2]_14[0] | pdu/Q[0]                        |               17 |             32 |
|  clk_cpu_BUFG                    | cpu/WB_reg/rd_WB_reg[2]_23[0] | pdu/Q[0]                        |               23 |             32 |
|  clk_cpu_BUFG                    | cpu/WB_reg/rd_WB_reg[2]_7[0]  | pdu/Q[0]                        |               24 |             32 |
|  clk_cpu_BUFG                    | cpu/WB_reg/rd_WB_reg[2]_8[0]  | pdu/Q[0]                        |               31 |             32 |
|  clk_cpu_BUFG                    | cpu/WB_reg/rd_WB_reg[2]_12[0] | pdu/Q[0]                        |               20 |             32 |
|  clk_cpu_BUFG                    | cpu/WB_reg/rd_WB_reg[2]_19[0] | pdu/Q[0]                        |               15 |             32 |
|  clk_cpu_BUFG                    | cpu/WB_reg/rd_WB_reg[2]_25[0] | pdu/Q[0]                        |               20 |             32 |
|  clk_cpu_BUFG                    | cpu/WB_reg/rd_WB_reg[2]_11[0] | pdu/Q[0]                        |               18 |             32 |
|  clk_cpu_BUFG                    | cpu/WB_reg/rd_WB_reg[2]_20[0] | pdu/Q[0]                        |               23 |             32 |
|  clk_cpu_BUFG                    | cpu/WB_reg/rd_WB_reg[2]_21[0] | pdu/Q[0]                        |               11 |             32 |
|  clk_cpu_BUFG                    | cpu/WB_reg/rd_WB_reg[2]_5[0]  | pdu/Q[0]                        |               25 |             32 |
|  clk_cpu_BUFG                    | cpu/WB_reg/rd_WB_reg[2]_4[0]  | pdu/Q[0]                        |               22 |             32 |
|  clk_cpu_BUFG                    | cpu/WB_reg/rd_WB_reg[2]_6[0]  | pdu/Q[0]                        |               25 |             32 |
|  clk_cpu_BUFG                    | cpu/WB_reg/rd_WB_reg[2]_29[0] | pdu/Q[0]                        |               31 |             32 |
|  clk_cpu_BUFG                    | cpu/WB_reg/rd_WB_reg[2]_17[0] | pdu/Q[0]                        |               24 |             32 |
|  clk_cpu_BUFG                    | cpu/WB_reg/rd_WB_reg[2]_16[0] | pdu/Q[0]                        |               14 |             32 |
|  clk_cpu_BUFG                    | cpu/WB_reg/E[0]               | pdu/Q[0]                        |               22 |             32 |
|  clk_cpu_BUFG                    | cpu/WB_reg/rd_WB_reg[2]_15[0] | pdu/Q[0]                        |               14 |             32 |
|  clk_cpu_BUFG                    | cpu/EX_reg/E[0]               | pdu/Q[0]                        |               24 |             32 |
|  clk_cpu_BUFG                    | cpu/WB_reg/rd_WB_reg[2]_27[0] | pdu/Q[0]                        |               26 |             32 |
|  clk_cpu_BUFG                    | cpu/WB_reg/rd_WB_reg[2]_2[0]  | pdu/Q[0]                        |               15 |             32 |
|  clk_cpu_BUFG                    | cpu/EX_reg/E[0]               | cpu/EX_reg/SR[0]                |               15 |             32 |
|  clk_cpu_BUFG                    | cpu/WB_reg/rd_WB_reg[2]_18[0] | pdu/Q[0]                        |               22 |             32 |
|  clk_cpu_BUFG                    |                               | cpu/EX_reg/SR[0]                |               15 |             32 |
|  clk_cpu_BUFG                    | cpu/WB_reg/rd_WB_reg[2]_26[0] | pdu/Q[0]                        |               24 |             32 |
|  clk_cpu_BUFG                    | cpu/WB_reg/rd_WB_reg[2]_3[0]  | pdu/Q[0]                        |               19 |             32 |
|  clk_cpu_BUFG                    | cpu/WB_reg/rd_WB_reg[2]_22[0] | pdu/Q[0]                        |               20 |             32 |
|  clk_cpu_BUFG                    | cpu/WB_reg/rd_WB_reg[2]_1[0]  | pdu/Q[0]                        |               23 |             32 |
|  clk_cpu_BUFG                    | cpu/WB_reg/rd_WB_reg[2]_28[0] | pdu/Q[0]                        |               26 |             32 |
|  clk_cpu_BUFG                    | cpu/WB_reg/rd_WB_reg[2]_30[0] | pdu/Q[0]                        |               28 |             32 |
|  clk_pdu                         | pdu/brk_addr_r_0              | pdu/Q[0]                        |               11 |             32 |
|  clk_cpu_BUFG                    | cpu/WB_reg/rd_WB_reg[2]_13[0] | pdu/Q[0]                        |               18 |             32 |
|  clk_pdu                         | pdu/swx_data_r_1              |                                 |               17 |             32 |
|  clk_pdu                         | pdu/tmp_r[31]_i_1_n_1         | pdu/Q[0]                        |               12 |             32 |
|  clk_cpu_BUFG                    | cpu/WB_reg/rd_WB_reg[2]_24[0] | pdu/Q[0]                        |               21 |             32 |
|  clk_cpu_BUFG                    | cpu/WB_reg/rd_WB_reg[2]_9[0]  | pdu/Q[0]                        |               15 |             32 |
|  clk_cpu_BUFG                    | cpu/WB_reg/rd_WB_reg[2]_10[0] | pdu/Q[0]                        |               19 |             32 |
|  n_0_2982_BUFG                   |                               |                                 |               17 |             32 |
|  clk_cpu_BUFG                    |                               |                                 |               15 |             33 |
|  clk_cpu_BUFG                    |                               | cpu/EX_reg/flush_EX             |               90 |            212 |
|  clk_cpu_BUFG                    |                               | pdu/Q[0]                        |               89 |            242 |
+----------------------------------+-------------------------------+---------------------------------+------------------+----------------+


