Release 14.3 - xst P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: adau1761_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "adau1761_test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "adau1761_test"
Output Format                      : NGC
Target Device                      : xc7z020-3-clg484

---- Source Options
Top Module Name                    : adau1761_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Xilinx\FPGA Audio Test\i3c2.vhd" into library work
Parsing entity <i3c2>.
Parsing architecture <Behavioral> of entity <i3c2>.
Parsing VHDL file "C:\Xilinx\FPGA Audio Test\adau1761_configuraiton_data.vhd" into library work
Parsing entity <adau1761_configuraiton_data>.
Parsing architecture <Behavioral> of entity <adau1761_configuraiton_data>.
Parsing VHDL file "C:\Xilinx\FPGA Audio Test\i2s_data_interface.vhd" into library work
Parsing entity <i2s_data_interface>.
Parsing architecture <Behavioral> of entity <i2s_data_interface>.
Parsing VHDL file "C:\Xilinx\FPGA Audio Test\i2c.vhd" into library work
Parsing entity <i2c>.
Parsing architecture <Behavioral> of entity <i2c>.
Parsing VHDL file "C:\Xilinx\FPGA Audio Test\ADAU1761_interface.vhd" into library work
Parsing entity <ADAU1761_interface>.
Parsing architecture <Behavioral> of entity <adau1761_interface>.
Parsing VHDL file "C:\Xilinx\FPGA Audio Test\low_pass_moving_sum.vhd" into library work
Parsing entity <low_pass_moving_sum>.
Parsing architecture <Behavioral> of entity <low_pass_moving_sum>.
Parsing VHDL file "C:\Xilinx\FPGA Audio Test\dsp_block.vhd" into library work
Parsing entity <dsp_block>.
Parsing architecture <Behavioral> of entity <dsp_block>.
Parsing VHDL file "C:\Xilinx\FPGA Audio Test\clocking.vhd" into library work
Parsing entity <clocking>.
Parsing architecture <xilinx> of entity <clocking>.
Parsing VHDL file "C:\Xilinx\FPGA Audio Test\adau1761_izedboard.vhd" into library work
Parsing entity <adau1761_izedboard>.
Parsing architecture <Behavioral> of entity <adau1761_izedboard>.
Parsing VHDL file "C:\Xilinx\FPGA Audio Test\adau1761_test.vhd" into library work
Parsing entity <adau1761_test>.
Parsing architecture <Behavioral> of entity <adau1761_test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <adau1761_test> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Xilinx\FPGA Audio Test\adau1761_test.vhd" Line 113: Assignment to sw_synced ignored, since the identifier is never used

Elaborating entity <low_pass_moving_sum> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <low_pass_moving_sum> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <low_pass_moving_sum> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <clocking> (architecture <xilinx>) from library <work>.

Elaborating entity <adau1761_izedboard> (architecture <Behavioral>) from library <work>.

Elaborating entity <i2c> (architecture <Behavioral>) from library <work>.

Elaborating entity <adau1761_configuraiton_data> (architecture <Behavioral>) from library <work>.

Elaborating entity <i3c2> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:634 - "C:\Xilinx\FPGA Audio Test\i2c.vhd" Line 51: Net <sw_full[15]> does not have a driver.

Elaborating entity <ADAU1761_interface> (architecture <Behavioral>) from library <work>.

Elaborating entity <i2s_data_interface> (architecture <Behavioral>) from library <work>.

Elaborating entity <dsp_block> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <adau1761_test>.
    Related source file is "C:\Xilinx\FPGA Audio Test\adau1761_test.vhd".
WARNING:Xst:647 - Input <sw<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Xilinx\FPGA Audio Test\adau1761_test.vhd" line 143: Output port <LOCKED> of the instance <i_clocking> is unconnected or connected to loadless signal.
    Found 24-bit 4-to-1 multiplexer for signal <hphone_l> created at line 133.
    Found 24-bit 4-to-1 multiplexer for signal <hphone_r> created at line 138.
    Summary:
	inferred   2 Multiplexer(s).
Unit <adau1761_test> synthesized.

Synthesizing Unit <low_pass_moving_sum_1>.
    Related source file is "C:\Xilinx\FPGA Audio Test\low_pass_moving_sum.vhd".
        data_width = 29
        window_width = 8
    Found 232-bit register for signal <delay_line>.
    Found 29-bit register for signal <total>.
    Found 29-bit adder for signal <total[28]_sample_in[28]_add_2_OUT> created at line 40.
    Found 29-bit subtractor for signal <GND_6_o_GND_6_o_sub_4_OUT<28:0>> created at line 40.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 261 D-type flip-flop(s).
Unit <low_pass_moving_sum_1> synthesized.

Synthesizing Unit <low_pass_moving_sum_2>.
    Related source file is "C:\Xilinx\FPGA Audio Test\low_pass_moving_sum.vhd".
        data_width = 29
        window_width = 16
    Found 464-bit register for signal <delay_line>.
    Found 29-bit register for signal <total>.
    Found 29-bit adder for signal <total[28]_sample_in[28]_add_2_OUT> created at line 40.
    Found 29-bit subtractor for signal <GND_7_o_GND_7_o_sub_4_OUT<28:0>> created at line 40.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 493 D-type flip-flop(s).
Unit <low_pass_moving_sum_2> synthesized.

Synthesizing Unit <low_pass_moving_sum_3>.
    Related source file is "C:\Xilinx\FPGA Audio Test\low_pass_moving_sum.vhd".
        data_width = 29
        window_width = 32
    Found 928-bit register for signal <delay_line>.
    Found 29-bit register for signal <total>.
    Found 29-bit adder for signal <total[28]_sample_in[28]_add_2_OUT> created at line 40.
    Found 29-bit subtractor for signal <GND_8_o_GND_8_o_sub_4_OUT<28:0>> created at line 40.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 957 D-type flip-flop(s).
Unit <low_pass_moving_sum_3> synthesized.

Synthesizing Unit <clocking>.
    Related source file is "C:\Xilinx\FPGA Audio Test\clocking.vhd".
    Summary:
	no macro.
Unit <clocking> synthesized.

Synthesizing Unit <adau1761_izedboard>.
    Related source file is "C:\Xilinx\FPGA Audio Test\adau1761_izedboard.vhd".
    Summary:
	no macro.
Unit <adau1761_izedboard> synthesized.

Synthesizing Unit <i2c>.
    Related source file is "C:\Xilinx\FPGA Audio Test\i2c.vhd".
INFO:Xst:3210 - "C:\Xilinx\FPGA Audio Test\i2c.vhd" line 62: Output port <reg_addr> of the instance <Inst_i3c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\FPGA Audio Test\i2c.vhd" line 62: Output port <reg_data> of the instance <Inst_i3c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\FPGA Audio Test\i2c.vhd" line 62: Output port <reg_write> of the instance <Inst_i3c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\FPGA Audio Test\i2c.vhd" line 62: Output port <debug_scl> of the instance <Inst_i3c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\FPGA Audio Test\i2c.vhd" line 62: Output port <debug_sda> of the instance <Inst_i3c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Xilinx\FPGA Audio Test\i2c.vhd" line 62: Output port <error> of the instance <Inst_i3c2> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'sw_full<15:2>', unconnected in block 'i2c', is tied to its initial value (00000000000000).
    Summary:
	no macro.
Unit <i2c> synthesized.

Synthesizing Unit <adau1761_configuraiton_data>.
    Related source file is "C:\Xilinx\FPGA Audio Test\adau1761_configuraiton_data.vhd".
    Found 9-bit register for signal <data>.
    Found 1024x9-bit Read Only RAM for signal <address[9]_GND_46_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   9 D-type flip-flop(s).
Unit <adau1761_configuraiton_data> synthesized.

Synthesizing Unit <i3c2>.
    Related source file is "C:\Xilinx\FPGA Audio Test\i3c2.vhd".
        clk_divide = "01111000"
    Found 1-bit register for signal <i2c_scl>.
    Found 1-bit register for signal <debug_scl>.
    Found 1-bit register for signal <i2c_sda_t>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <bitcount>.
    Found 9-bit register for signal <i2c_data>.
    Found 8-bit register for signal <reg_data>.
    Found 1-bit register for signal <ack_flag>.
    Found 10-bit register for signal <pcnext>.
    Found 4-bit register for signal <i2c_bits_left>.
    Found 16-bit register for signal <delay>.
    Found 1-bit register for signal <skip>.
    Found 1-bit register for signal <i2c_doing_read>.
    Found 5-bit register for signal <reg_addr>.
    Found 16-bit register for signal <outputs>.
    Found 1-bit register for signal <i2c_started>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 22                                             |
    | Inputs             | 9                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <pcnext[9]_GND_47_o_add_56_OUT> created at line 1241.
    Found 4-bit subtractor for signal <GND_47_o_GND_47_o_sub_42_OUT<3:0>> created at line 1308.
    Found 8-bit subtractor for signal <GND_47_o_GND_47_o_sub_58_OUT<7:0>> created at line 1308.
    Found 16-bit subtractor for signal <GND_47_o_GND_47_o_sub_66_OUT<15:0>> created at line 1308.
    Found 1-bit 16-to-1 multiplexer for signal <inst_data[3]_inputs[15]_Mux_77_o> created at line 259.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  83 D-type flip-flop(s).
	inferred 128 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <i3c2> synthesized.

Synthesizing Unit <ADAU1761_interface>.
    Related source file is "C:\Xilinx\FPGA Audio Test\ADAU1761_interface.vhd".
    Found 1-bit register for signal <master_clk>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ADAU1761_interface> synthesized.

Synthesizing Unit <i2s_data_interface>.
    Related source file is "C:\Xilinx\FPGA Audio Test\i2s_data_interface.vhd".
    Found 127-bit register for signal <sr_in>.
    Found 1-bit register for signal <i2s_d_out>.
    Found 24-bit register for signal <audio_l_out>.
    Found 24-bit register for signal <audio_r_out>.
    Found 64-bit register for signal <sr_out>.
    Found 1-bit register for signal <i2s_lr_last>.
    Found 10-bit register for signal <bclk_delay>.
    Found 1-bit register for signal <i2s_d_in_last>.
    Found 1-bit register for signal <new_sample>.
    Summary:
	inferred 253 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <i2s_data_interface> synthesized.

Synthesizing Unit <dsp_block>.
    Related source file is "C:\Xilinx\FPGA Audio Test\dsp_block.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <new_sample> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <dsp_block> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 1024x9-bit single-port Read Only RAM                  : 1
# Adders/Subtractors                                   : 16
 10-bit adder                                          : 1
 16-bit subtractor                                     : 1
 29-bit adder                                          : 6
 29-bit subtractor                                     : 6
 4-bit subtractor                                      : 1
 8-bit subtractor                                      : 1
# Registers                                            : 38
 1-bit register                                        : 12
 10-bit register                                       : 2
 127-bit register                                      : 1
 16-bit register                                       : 2
 232-bit register                                      : 2
 24-bit register                                       : 2
 29-bit register                                       : 6
 4-bit register                                        : 1
 464-bit register                                      : 2
 5-bit register                                        : 1
 64-bit register                                       : 1
 8-bit register                                        : 2
 9-bit register                                        : 2
 928-bit register                                      : 2
# Multiplexers                                         : 131
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 73
 10-bit 2-to-1 multiplexer                             : 14
 16-bit 2-to-1 multiplexer                             : 6
 24-bit 4-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 13
 64-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 15
 9-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <i2c>.
INFO:Xst:3226 - The RAM <Inst_adau1761_configuraiton_data/Mram_address[9]_GND_46_o_wide_mux_0_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <Inst_adau1761_configuraiton_data/data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 9-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <inst_address>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <inst_data>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <i2c> synthesized (advanced).
WARNING:Xst:2677 - Node <Inst_i3c2/outputs_2> of sequential type is unconnected in block <i2c>.
WARNING:Xst:2677 - Node <Inst_i3c2/outputs_3> of sequential type is unconnected in block <i2c>.
WARNING:Xst:2677 - Node <Inst_i3c2/outputs_4> of sequential type is unconnected in block <i2c>.
WARNING:Xst:2677 - Node <Inst_i3c2/outputs_5> of sequential type is unconnected in block <i2c>.
WARNING:Xst:2677 - Node <Inst_i3c2/outputs_6> of sequential type is unconnected in block <i2c>.
WARNING:Xst:2677 - Node <Inst_i3c2/outputs_7> of sequential type is unconnected in block <i2c>.
WARNING:Xst:2677 - Node <Inst_i3c2/outputs_8> of sequential type is unconnected in block <i2c>.
WARNING:Xst:2677 - Node <Inst_i3c2/outputs_9> of sequential type is unconnected in block <i2c>.
WARNING:Xst:2677 - Node <Inst_i3c2/outputs_10> of sequential type is unconnected in block <i2c>.
WARNING:Xst:2677 - Node <Inst_i3c2/outputs_11> of sequential type is unconnected in block <i2c>.
WARNING:Xst:2677 - Node <Inst_i3c2/outputs_12> of sequential type is unconnected in block <i2c>.
WARNING:Xst:2677 - Node <Inst_i3c2/outputs_13> of sequential type is unconnected in block <i2c>.
WARNING:Xst:2677 - Node <Inst_i3c2/outputs_14> of sequential type is unconnected in block <i2c>.
WARNING:Xst:2677 - Node <Inst_i3c2/outputs_15> of sequential type is unconnected in block <i2c>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 1024x9-bit single-port block Read Only RAM            : 1
# Adders/Subtractors                                   : 16
 10-bit adder                                          : 1
 16-bit subtractor                                     : 1
 29-bit adder                                          : 6
 29-bit subtractor                                     : 6
 4-bit subtractor                                      : 1
 8-bit subtractor                                      : 1
# Registers                                            : 3730
 Flip-Flops                                            : 3730
# Multiplexers                                         : 106
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 52
 10-bit 2-to-1 multiplexer                             : 14
 16-bit 2-to-1 multiplexer                             : 6
 24-bit 4-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 13
 64-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 11
 9-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_10> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_10> <lpms3_l/delay_line_10> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_0> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_0> <lpms3_r/delay_line_0> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_11> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_11> <lpms3_l/delay_line_11> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_1> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_1> <lpms3_r/delay_line_1> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_12> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_12> <lpms3_l/delay_line_12> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_2> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_2> <lpms3_r/delay_line_2> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_13> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_13> <lpms3_l/delay_line_13> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_3> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_3> <lpms3_r/delay_line_3> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_14> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_14> <lpms3_l/delay_line_14> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_4> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_4> <lpms3_r/delay_line_4> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_0> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_0> <lpms3_l/delay_line_0> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_20> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_20> <lpms3_l/delay_line_20> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_15> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_15> <lpms3_l/delay_line_15> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_5> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_5> <lpms3_r/delay_line_5> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_1> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_1> <lpms3_l/delay_line_1> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_21> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_21> <lpms3_l/delay_line_21> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_16> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_16> <lpms3_l/delay_line_16> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_6> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_6> <lpms3_r/delay_line_6> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_2> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_2> <lpms3_l/delay_line_2> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_22> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_22> <lpms3_l/delay_line_22> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_17> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_17> <lpms3_l/delay_line_17> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_7> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_7> <lpms3_r/delay_line_7> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_3> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_3> <lpms3_l/delay_line_3> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_28> in Unit <adau1761_test> is equivalent to the following 17 FFs/Latches, which will be removed : <lpms1_l/delay_line_27> <lpms1_l/delay_line_26> <lpms1_l/delay_line_25> <lpms1_l/delay_line_24> <lpms1_l/delay_line_23> <lpms2_l/delay_line_28> <lpms2_l/delay_line_27> <lpms2_l/delay_line_26> <lpms2_l/delay_line_25> <lpms2_l/delay_line_24> <lpms2_l/delay_line_23> <lpms3_l/delay_line_28> <lpms3_l/delay_line_27> <lpms3_l/delay_line_26> <lpms3_l/delay_line_25> <lpms3_l/delay_line_24> <lpms3_l/delay_line_23> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_18> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_18> <lpms3_l/delay_line_18> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_8> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_8> <lpms3_r/delay_line_8> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_4> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_4> <lpms3_l/delay_line_4> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_19> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_19> <lpms3_l/delay_line_19> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_9> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_9> <lpms3_r/delay_line_9> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_5> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_5> <lpms3_l/delay_line_5> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_6> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_6> <lpms3_l/delay_line_6> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_7> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_7> <lpms3_l/delay_line_7> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_8> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_8> <lpms3_l/delay_line_8> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_9> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_9> <lpms3_l/delay_line_9> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_10> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_10> <lpms3_r/delay_line_10> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_11> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_11> <lpms3_r/delay_line_11> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_12> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_12> <lpms3_r/delay_line_12> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_13> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_13> <lpms3_r/delay_line_13> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_14> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_14> <lpms3_r/delay_line_14> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_20> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_20> <lpms3_r/delay_line_20> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_15> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_15> <lpms3_r/delay_line_15> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_21> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_21> <lpms3_r/delay_line_21> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_16> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_16> <lpms3_r/delay_line_16> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_22> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_22> <lpms3_r/delay_line_22> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_17> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_17> <lpms3_r/delay_line_17> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_28> in Unit <adau1761_test> is equivalent to the following 17 FFs/Latches, which will be removed : <lpms1_r/delay_line_27> <lpms1_r/delay_line_26> <lpms1_r/delay_line_25> <lpms1_r/delay_line_24> <lpms1_r/delay_line_23> <lpms2_r/delay_line_28> <lpms2_r/delay_line_27> <lpms2_r/delay_line_26> <lpms2_r/delay_line_25> <lpms2_r/delay_line_24> <lpms2_r/delay_line_23> <lpms3_r/delay_line_28> <lpms3_r/delay_line_27> <lpms3_r/delay_line_26> <lpms3_r/delay_line_25> <lpms3_r/delay_line_24> <lpms3_r/delay_line_23> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_18> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_18> <lpms3_r/delay_line_18> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_19> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_19> <lpms3_r/delay_line_19> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_33> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_33> <lpms3_r/delay_line_33> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_34> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_34> <lpms3_r/delay_line_34> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_35> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_35> <lpms3_r/delay_line_35> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_36> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_36> <lpms3_r/delay_line_36> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_37> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_37> <lpms3_r/delay_line_37> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_38> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_38> <lpms3_r/delay_line_38> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_39> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_39> <lpms3_r/delay_line_39> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_40> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_40> <lpms3_r/delay_line_40> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_41> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_41> <lpms3_r/delay_line_41> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_42> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_42> <lpms3_r/delay_line_42> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_43> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_43> <lpms3_r/delay_line_43> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_49> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_49> <lpms3_r/delay_line_49> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_44> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_44> <lpms3_r/delay_line_44> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_50> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_50> <lpms3_r/delay_line_50> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_45> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_45> <lpms3_r/delay_line_45> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_51> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_51> <lpms3_r/delay_line_51> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_46> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_46> <lpms3_r/delay_line_46> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_57> in Unit <adau1761_test> is equivalent to the following 17 FFs/Latches, which will be removed : <lpms1_r/delay_line_56> <lpms1_r/delay_line_55> <lpms1_r/delay_line_54> <lpms1_r/delay_line_53> <lpms1_r/delay_line_52> <lpms2_r/delay_line_57> <lpms2_r/delay_line_56> <lpms2_r/delay_line_55> <lpms2_r/delay_line_54> <lpms2_r/delay_line_53> <lpms2_r/delay_line_52> <lpms3_r/delay_line_57> <lpms3_r/delay_line_56> <lpms3_r/delay_line_55> <lpms3_r/delay_line_54> <lpms3_r/delay_line_53> <lpms3_r/delay_line_52> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_47> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_47> <lpms3_r/delay_line_47> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_48> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_48> <lpms3_r/delay_line_48> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_29> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_29> <lpms3_l/delay_line_29> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_30> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_30> <lpms3_l/delay_line_30> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_31> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_31> <lpms3_l/delay_line_31> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_39> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_39> <lpms3_l/delay_line_39> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_32> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_32> <lpms3_l/delay_line_32> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_40> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_40> <lpms3_l/delay_line_40> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_33> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_33> <lpms3_l/delay_line_33> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_41> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_41> <lpms3_l/delay_line_41> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_34> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_34> <lpms3_l/delay_line_34> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_42> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_42> <lpms3_l/delay_line_42> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_35> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_35> <lpms3_l/delay_line_35> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_43> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_43> <lpms3_l/delay_line_43> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_36> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_36> <lpms3_l/delay_line_36> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_49> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_49> <lpms3_l/delay_line_49> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_37> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_37> <lpms3_l/delay_line_37> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_44> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_44> <lpms3_l/delay_line_44> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_50> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_50> <lpms3_l/delay_line_50> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_38> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_38> <lpms3_l/delay_line_38> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_45> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_45> <lpms3_l/delay_line_45> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_51> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_51> <lpms3_l/delay_line_51> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_46> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_46> <lpms3_l/delay_line_46> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_29> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_29> <lpms3_r/delay_line_29> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_57> in Unit <adau1761_test> is equivalent to the following 17 FFs/Latches, which will be removed : <lpms1_l/delay_line_56> <lpms1_l/delay_line_55> <lpms1_l/delay_line_54> <lpms1_l/delay_line_53> <lpms1_l/delay_line_52> <lpms2_l/delay_line_57> <lpms2_l/delay_line_56> <lpms2_l/delay_line_55> <lpms2_l/delay_line_54> <lpms2_l/delay_line_53> <lpms2_l/delay_line_52> <lpms3_l/delay_line_57> <lpms3_l/delay_line_56> <lpms3_l/delay_line_55> <lpms3_l/delay_line_54> <lpms3_l/delay_line_53> <lpms3_l/delay_line_52> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_47> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_47> <lpms3_l/delay_line_47> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_30> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_30> <lpms3_r/delay_line_30> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_48> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_48> <lpms3_l/delay_line_48> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_31> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_31> <lpms3_r/delay_line_31> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_32> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_32> <lpms3_r/delay_line_32> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_60> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_60> <lpms3_l/delay_line_60> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_61> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_61> <lpms3_l/delay_line_61> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_62> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_62> <lpms3_l/delay_line_62> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_63> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_63> <lpms3_l/delay_line_63> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_58> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_58> <lpms3_l/delay_line_58> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_69> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_69> <lpms3_l/delay_line_69> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_64> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_64> <lpms3_l/delay_line_64> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_70> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_70> <lpms3_l/delay_line_70> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_65> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_65> <lpms3_l/delay_line_65> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_71> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_71> <lpms3_l/delay_line_71> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_66> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_66> <lpms3_l/delay_line_66> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_72> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_72> <lpms3_l/delay_line_72> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_67> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_67> <lpms3_l/delay_line_67> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_73> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_73> <lpms3_l/delay_line_73> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_68> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_68> <lpms3_l/delay_line_68> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_79> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_79> <lpms3_l/delay_line_79> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_74> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_74> <lpms3_l/delay_line_74> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_80> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_80> <lpms3_l/delay_line_80> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_75> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_75> <lpms3_l/delay_line_75> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_86> in Unit <adau1761_test> is equivalent to the following 17 FFs/Latches, which will be removed : <lpms1_l/delay_line_85> <lpms1_l/delay_line_84> <lpms1_l/delay_line_83> <lpms1_l/delay_line_82> <lpms1_l/delay_line_81> <lpms2_l/delay_line_86> <lpms2_l/delay_line_85> <lpms2_l/delay_line_84> <lpms2_l/delay_line_83> <lpms2_l/delay_line_82> <lpms2_l/delay_line_81> <lpms3_l/delay_line_86> <lpms3_l/delay_line_85> <lpms3_l/delay_line_84> <lpms3_l/delay_line_83> <lpms3_l/delay_line_82> <lpms3_l/delay_line_81> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_76> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_76> <lpms3_l/delay_line_76> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_77> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_77> <lpms3_l/delay_line_77> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_78> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_78> <lpms3_l/delay_line_78> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_59> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_59> <lpms3_r/delay_line_59> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_60> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_60> <lpms3_r/delay_line_60> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_61> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_61> <lpms3_r/delay_line_61> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_62> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_62> <lpms3_r/delay_line_62> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_63> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_63> <lpms3_r/delay_line_63> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_58> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_58> <lpms3_r/delay_line_58> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_69> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_69> <lpms3_r/delay_line_69> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_64> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_64> <lpms3_r/delay_line_64> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_70> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_70> <lpms3_r/delay_line_70> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_65> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_65> <lpms3_r/delay_line_65> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_71> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_71> <lpms3_r/delay_line_71> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_66> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_66> <lpms3_r/delay_line_66> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_72> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_72> <lpms3_r/delay_line_72> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_67> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_67> <lpms3_r/delay_line_67> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_73> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_73> <lpms3_r/delay_line_73> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_68> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_68> <lpms3_r/delay_line_68> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_79> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_79> <lpms3_r/delay_line_79> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_74> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_74> <lpms3_r/delay_line_74> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_80> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_80> <lpms3_r/delay_line_80> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_75> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_75> <lpms3_r/delay_line_75> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_86> in Unit <adau1761_test> is equivalent to the following 17 FFs/Latches, which will be removed : <lpms1_r/delay_line_85> <lpms1_r/delay_line_84> <lpms1_r/delay_line_83> <lpms1_r/delay_line_82> <lpms1_r/delay_line_81> <lpms2_r/delay_line_86> <lpms2_r/delay_line_85> <lpms2_r/delay_line_84> <lpms2_r/delay_line_83> <lpms2_r/delay_line_82> <lpms2_r/delay_line_81> <lpms3_r/delay_line_86> <lpms3_r/delay_line_85> <lpms3_r/delay_line_84> <lpms3_r/delay_line_83> <lpms3_r/delay_line_82> <lpms3_r/delay_line_81> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_76> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_76> <lpms3_r/delay_line_76> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_77> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_77> <lpms3_r/delay_line_77> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_59> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_59> <lpms3_l/delay_line_59> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_78> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_78> <lpms3_r/delay_line_78> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_89> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_89> <lpms3_r/delay_line_89> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_90> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_90> <lpms3_r/delay_line_90> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_91> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_91> <lpms3_r/delay_line_91> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_92> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_92> <lpms3_r/delay_line_92> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_87> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_87> <lpms3_r/delay_line_87> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_93> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_93> <lpms3_r/delay_line_93> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_88> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_88> <lpms3_r/delay_line_88> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_99> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_99> <lpms3_r/delay_line_99> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_94> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_94> <lpms3_r/delay_line_94> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_100> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_100> <lpms3_r/delay_line_100> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_95> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_95> <lpms3_r/delay_line_95> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_101> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_101> <lpms3_r/delay_line_101> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_96> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_96> <lpms3_r/delay_line_96> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_102> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_102> <lpms3_r/delay_line_102> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_97> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_97> <lpms3_r/delay_line_97> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_103> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_103> <lpms3_r/delay_line_103> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_98> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_98> <lpms3_r/delay_line_98> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_109> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_109> <lpms3_r/delay_line_109> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_104> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_104> <lpms3_r/delay_line_104> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_115> in Unit <adau1761_test> is equivalent to the following 17 FFs/Latches, which will be removed : <lpms1_r/delay_line_114> <lpms1_r/delay_line_113> <lpms1_r/delay_line_112> <lpms1_r/delay_line_111> <lpms1_r/delay_line_110> <lpms2_r/delay_line_115> <lpms2_r/delay_line_114> <lpms2_r/delay_line_113> <lpms2_r/delay_line_112> <lpms2_r/delay_line_111> <lpms2_r/delay_line_110> <lpms3_r/delay_line_115> <lpms3_r/delay_line_114> <lpms3_r/delay_line_113> <lpms3_r/delay_line_112> <lpms3_r/delay_line_111> <lpms3_r/delay_line_110> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_105> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_105> <lpms3_r/delay_line_105> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_106> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_106> <lpms3_r/delay_line_106> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_107> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_107> <lpms3_r/delay_line_107> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_89> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_89> <lpms3_l/delay_line_89> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_108> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_108> <lpms3_r/delay_line_108> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_90> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_90> <lpms3_l/delay_line_90> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_91> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_91> <lpms3_l/delay_line_91> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_92> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_92> <lpms3_l/delay_line_92> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_87> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_87> <lpms3_l/delay_line_87> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_93> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_93> <lpms3_l/delay_line_93> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_88> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_88> <lpms3_l/delay_line_88> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_99> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_99> <lpms3_l/delay_line_99> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_94> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_94> <lpms3_l/delay_line_94> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_100> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_100> <lpms3_l/delay_line_100> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_95> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_95> <lpms3_l/delay_line_95> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_101> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_101> <lpms3_l/delay_line_101> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_96> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_96> <lpms3_l/delay_line_96> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_102> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_102> <lpms3_l/delay_line_102> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_97> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_97> <lpms3_l/delay_line_97> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_103> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_103> <lpms3_l/delay_line_103> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_98> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_98> <lpms3_l/delay_line_98> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_109> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_109> <lpms3_l/delay_line_109> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_104> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_104> <lpms3_l/delay_line_104> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_115> in Unit <adau1761_test> is equivalent to the following 17 FFs/Latches, which will be removed : <lpms1_l/delay_line_114> <lpms1_l/delay_line_113> <lpms1_l/delay_line_112> <lpms1_l/delay_line_111> <lpms1_l/delay_line_110> <lpms2_l/delay_line_115> <lpms2_l/delay_line_114> <lpms2_l/delay_line_113> <lpms2_l/delay_line_112> <lpms2_l/delay_line_111> <lpms2_l/delay_line_110> <lpms3_l/delay_line_115> <lpms3_l/delay_line_114> <lpms3_l/delay_line_113> <lpms3_l/delay_line_112> <lpms3_l/delay_line_111> <lpms3_l/delay_line_110> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_105> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_105> <lpms3_l/delay_line_105> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_106> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_106> <lpms3_l/delay_line_106> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_107> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_107> <lpms3_l/delay_line_107> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_108> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_108> <lpms3_l/delay_line_108> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_119> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_119> <lpms3_r/delay_line_119> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_129> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_129> <lpms3_l/delay_line_129> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_120> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_120> <lpms3_r/delay_line_120> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_130> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_130> <lpms3_l/delay_line_130> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_121> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_121> <lpms3_r/delay_line_121> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_116> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_116> <lpms3_r/delay_line_116> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_131> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_131> <lpms3_l/delay_line_131> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_122> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_122> <lpms3_r/delay_line_122> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_117> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_117> <lpms3_r/delay_line_117> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_132> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_132> <lpms3_l/delay_line_132> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_123> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_123> <lpms3_r/delay_line_123> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_118> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_118> <lpms3_r/delay_line_118> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_133> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_133> <lpms3_l/delay_line_133> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_124> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_124> <lpms3_r/delay_line_124> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_144> in Unit <adau1761_test> is equivalent to the following 17 FFs/Latches, which will be removed : <lpms1_l/delay_line_143> <lpms1_l/delay_line_142> <lpms1_l/delay_line_141> <lpms1_l/delay_line_140> <lpms1_l/delay_line_139> <lpms2_l/delay_line_144> <lpms2_l/delay_line_143> <lpms2_l/delay_line_142> <lpms2_l/delay_line_141> <lpms2_l/delay_line_140> <lpms2_l/delay_line_139> <lpms3_l/delay_line_144> <lpms3_l/delay_line_143> <lpms3_l/delay_line_142> <lpms3_l/delay_line_141> <lpms3_l/delay_line_140> <lpms3_l/delay_line_139> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_134> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_134> <lpms3_l/delay_line_134> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_125> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_125> <lpms3_r/delay_line_125> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_135> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_135> <lpms3_l/delay_line_135> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_126> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_126> <lpms3_r/delay_line_126> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_136> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_136> <lpms3_l/delay_line_136> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_127> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_127> <lpms3_r/delay_line_127> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_137> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_137> <lpms3_l/delay_line_137> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_128> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_128> <lpms3_r/delay_line_128> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_138> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_138> <lpms3_l/delay_line_138> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_129> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_129> <lpms3_r/delay_line_129> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_119> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_119> <lpms3_l/delay_line_119> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_130> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_130> <lpms3_r/delay_line_130> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_120> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_120> <lpms3_l/delay_line_120> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_131> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_131> <lpms3_r/delay_line_131> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_121> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_121> <lpms3_l/delay_line_121> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_116> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_116> <lpms3_l/delay_line_116> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_132> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_132> <lpms3_r/delay_line_132> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_122> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_122> <lpms3_l/delay_line_122> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_117> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_117> <lpms3_l/delay_line_117> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_133> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_133> <lpms3_r/delay_line_133> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_123> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_123> <lpms3_l/delay_line_123> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_118> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_118> <lpms3_l/delay_line_118> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_144> in Unit <adau1761_test> is equivalent to the following 17 FFs/Latches, which will be removed : <lpms1_r/delay_line_143> <lpms1_r/delay_line_142> <lpms1_r/delay_line_141> <lpms1_r/delay_line_140> <lpms1_r/delay_line_139> <lpms2_r/delay_line_144> <lpms2_r/delay_line_143> <lpms2_r/delay_line_142> <lpms2_r/delay_line_141> <lpms2_r/delay_line_140> <lpms2_r/delay_line_139> <lpms3_r/delay_line_144> <lpms3_r/delay_line_143> <lpms3_r/delay_line_142> <lpms3_r/delay_line_141> <lpms3_r/delay_line_140> <lpms3_r/delay_line_139> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_134> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_134> <lpms3_r/delay_line_134> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_124> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_124> <lpms3_l/delay_line_124> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_135> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_135> <lpms3_r/delay_line_135> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_125> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_125> <lpms3_l/delay_line_125> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_136> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_136> <lpms3_r/delay_line_136> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_126> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_126> <lpms3_l/delay_line_126> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_137> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_137> <lpms3_r/delay_line_137> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_127> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_127> <lpms3_l/delay_line_127> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_138> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_138> <lpms3_r/delay_line_138> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_128> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_128> <lpms3_l/delay_line_128> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_149> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_149> <lpms3_r/delay_line_149> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_167> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_167> <lpms3_l/delay_line_167> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_150> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_150> <lpms3_r/delay_line_150> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_145> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_145> <lpms3_r/delay_line_145> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_173> in Unit <adau1761_test> is equivalent to the following 17 FFs/Latches, which will be removed : <lpms1_l/delay_line_172> <lpms1_l/delay_line_171> <lpms1_l/delay_line_170> <lpms1_l/delay_line_169> <lpms1_l/delay_line_168> <lpms2_l/delay_line_173> <lpms2_l/delay_line_172> <lpms2_l/delay_line_171> <lpms2_l/delay_line_170> <lpms2_l/delay_line_169> <lpms2_l/delay_line_168> <lpms3_l/delay_line_173> <lpms3_l/delay_line_172> <lpms3_l/delay_line_171> <lpms3_l/delay_line_170> <lpms3_l/delay_line_169> <lpms3_l/delay_line_168> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_151> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_151> <lpms3_r/delay_line_151> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_146> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_146> <lpms3_r/delay_line_146> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_152> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_152> <lpms3_r/delay_line_152> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_147> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_147> <lpms3_r/delay_line_147> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_153> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_153> <lpms3_r/delay_line_153> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_148> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_148> <lpms3_r/delay_line_148> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_159> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_159> <lpms3_r/delay_line_159> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_154> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_154> <lpms3_r/delay_line_154> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_160> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_160> <lpms3_r/delay_line_160> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_155> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_155> <lpms3_r/delay_line_155> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_161> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_161> <lpms3_r/delay_line_161> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_156> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_156> <lpms3_r/delay_line_156> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_162> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_162> <lpms3_r/delay_line_162> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_157> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_157> <lpms3_r/delay_line_157> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_163> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_163> <lpms3_r/delay_line_163> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_158> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_158> <lpms3_r/delay_line_158> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_164> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_164> <lpms3_r/delay_line_164> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_165> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_165> <lpms3_r/delay_line_165> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_166> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_166> <lpms3_r/delay_line_166> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_167> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_167> <lpms3_r/delay_line_167> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_173> in Unit <adau1761_test> is equivalent to the following 17 FFs/Latches, which will be removed : <lpms1_r/delay_line_172> <lpms1_r/delay_line_171> <lpms1_r/delay_line_170> <lpms1_r/delay_line_169> <lpms1_r/delay_line_168> <lpms2_r/delay_line_173> <lpms2_r/delay_line_172> <lpms2_r/delay_line_171> <lpms2_r/delay_line_170> <lpms2_r/delay_line_169> <lpms2_r/delay_line_168> <lpms3_r/delay_line_173> <lpms3_r/delay_line_172> <lpms3_r/delay_line_171> <lpms3_r/delay_line_170> <lpms3_r/delay_line_169> <lpms3_r/delay_line_168> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_149> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_149> <lpms3_l/delay_line_149> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_150> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_150> <lpms3_l/delay_line_150> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_145> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_145> <lpms3_l/delay_line_145> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_151> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_151> <lpms3_l/delay_line_151> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_146> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_146> <lpms3_l/delay_line_146> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_152> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_152> <lpms3_l/delay_line_152> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_147> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_147> <lpms3_l/delay_line_147> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_153> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_153> <lpms3_l/delay_line_153> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_148> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_148> <lpms3_l/delay_line_148> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_159> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_159> <lpms3_l/delay_line_159> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_154> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_154> <lpms3_l/delay_line_154> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_160> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_160> <lpms3_l/delay_line_160> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_155> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_155> <lpms3_l/delay_line_155> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_161> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_161> <lpms3_l/delay_line_161> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_156> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_156> <lpms3_l/delay_line_156> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_162> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_162> <lpms3_l/delay_line_162> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_157> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_157> <lpms3_l/delay_line_157> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_163> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_163> <lpms3_l/delay_line_163> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_158> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_158> <lpms3_l/delay_line_158> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_164> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_164> <lpms3_l/delay_line_164> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_165> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_165> <lpms3_l/delay_line_165> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_166> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_166> <lpms3_l/delay_line_166> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_179> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_179> <lpms3_l/delay_line_179> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_174> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_174> <lpms3_l/delay_line_174> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_180> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_180> <lpms3_l/delay_line_180> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_175> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_175> <lpms3_l/delay_line_175> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_181> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_181> <lpms3_l/delay_line_181> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_176> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_176> <lpms3_l/delay_line_176> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_182> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_182> <lpms3_l/delay_line_182> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_177> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_177> <lpms3_l/delay_line_177> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_183> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_183> <lpms3_l/delay_line_183> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_178> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_178> <lpms3_l/delay_line_178> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_189> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_189> <lpms3_l/delay_line_189> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_184> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_184> <lpms3_l/delay_line_184> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_190> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_190> <lpms3_l/delay_line_190> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_185> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_185> <lpms3_l/delay_line_185> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_191> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_191> <lpms3_l/delay_line_191> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_186> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_186> <lpms3_l/delay_line_186> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_192> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_192> <lpms3_l/delay_line_192> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_187> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_187> <lpms3_l/delay_line_187> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_193> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_193> <lpms3_l/delay_line_193> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_188> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_188> <lpms3_l/delay_line_188> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_194> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_194> <lpms3_l/delay_line_194> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_195> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_195> <lpms3_l/delay_line_195> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_196> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_196> <lpms3_l/delay_line_196> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_179> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_179> <lpms3_r/delay_line_179> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_174> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_174> <lpms3_r/delay_line_174> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_202> in Unit <adau1761_test> is equivalent to the following 17 FFs/Latches, which will be removed : <lpms1_l/delay_line_201> <lpms1_l/delay_line_200> <lpms1_l/delay_line_199> <lpms1_l/delay_line_198> <lpms1_l/delay_line_197> <lpms2_l/delay_line_202> <lpms2_l/delay_line_201> <lpms2_l/delay_line_200> <lpms2_l/delay_line_199> <lpms2_l/delay_line_198> <lpms2_l/delay_line_197> <lpms3_l/delay_line_202> <lpms3_l/delay_line_201> <lpms3_l/delay_line_200> <lpms3_l/delay_line_199> <lpms3_l/delay_line_198> <lpms3_l/delay_line_197> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_180> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_180> <lpms3_r/delay_line_180> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_175> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_175> <lpms3_r/delay_line_175> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_181> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_181> <lpms3_r/delay_line_181> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_176> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_176> <lpms3_r/delay_line_176> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_182> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_182> <lpms3_r/delay_line_182> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_177> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_177> <lpms3_r/delay_line_177> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_183> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_183> <lpms3_r/delay_line_183> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_178> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_178> <lpms3_r/delay_line_178> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_189> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_189> <lpms3_r/delay_line_189> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_184> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_184> <lpms3_r/delay_line_184> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_190> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_190> <lpms3_r/delay_line_190> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_185> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_185> <lpms3_r/delay_line_185> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_191> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_191> <lpms3_r/delay_line_191> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_186> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_186> <lpms3_r/delay_line_186> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_192> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_192> <lpms3_r/delay_line_192> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_187> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_187> <lpms3_r/delay_line_187> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_193> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_193> <lpms3_r/delay_line_193> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_188> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_188> <lpms3_r/delay_line_188> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_194> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_194> <lpms3_r/delay_line_194> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_195> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_195> <lpms3_r/delay_line_195> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_196> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_196> <lpms3_r/delay_line_196> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_202> in Unit <adau1761_test> is equivalent to the following 17 FFs/Latches, which will be removed : <lpms1_r/delay_line_201> <lpms1_r/delay_line_200> <lpms1_r/delay_line_199> <lpms1_r/delay_line_198> <lpms1_r/delay_line_197> <lpms2_r/delay_line_202> <lpms2_r/delay_line_201> <lpms2_r/delay_line_200> <lpms2_r/delay_line_199> <lpms2_r/delay_line_198> <lpms2_r/delay_line_197> <lpms3_r/delay_line_202> <lpms3_r/delay_line_201> <lpms3_r/delay_line_200> <lpms3_r/delay_line_199> <lpms3_r/delay_line_198> <lpms3_r/delay_line_197> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_223> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_223> <lpms3_r/delay_line_223> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_218> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_218> <lpms3_r/delay_line_218> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_224> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_224> <lpms3_r/delay_line_224> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_225> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_225> <lpms3_r/delay_line_225> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_231> in Unit <adau1761_test> is equivalent to the following 17 FFs/Latches, which will be removed : <lpms1_r/delay_line_230> <lpms1_r/delay_line_229> <lpms1_r/delay_line_228> <lpms1_r/delay_line_227> <lpms1_r/delay_line_226> <lpms2_r/delay_line_231> <lpms2_r/delay_line_230> <lpms2_r/delay_line_229> <lpms2_r/delay_line_228> <lpms2_r/delay_line_227> <lpms2_r/delay_line_226> <lpms3_r/delay_line_231> <lpms3_r/delay_line_230> <lpms3_r/delay_line_229> <lpms3_r/delay_line_228> <lpms3_r/delay_line_227> <lpms3_r/delay_line_226> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_203> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_203> <lpms3_l/delay_line_203> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_209> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_209> <lpms3_l/delay_line_209> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_204> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_204> <lpms3_l/delay_line_204> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_210> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_210> <lpms3_l/delay_line_210> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_205> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_205> <lpms3_l/delay_line_205> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_211> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_211> <lpms3_l/delay_line_211> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_206> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_206> <lpms3_l/delay_line_206> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_212> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_212> <lpms3_l/delay_line_212> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_207> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_207> <lpms3_l/delay_line_207> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_213> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_213> <lpms3_l/delay_line_213> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_208> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_208> <lpms3_l/delay_line_208> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_219> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_219> <lpms3_l/delay_line_219> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_214> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_214> <lpms3_l/delay_line_214> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_220> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_220> <lpms3_l/delay_line_220> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_215> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_215> <lpms3_l/delay_line_215> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_221> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_221> <lpms3_l/delay_line_221> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_216> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_216> <lpms3_l/delay_line_216> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_222> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_222> <lpms3_l/delay_line_222> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_217> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_217> <lpms3_l/delay_line_217> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_223> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_223> <lpms3_l/delay_line_223> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_218> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_218> <lpms3_l/delay_line_218> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_224> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_224> <lpms3_l/delay_line_224> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_225> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_l/delay_line_225> <lpms3_l/delay_line_225> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_203> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_203> <lpms3_r/delay_line_203> 
INFO:Xst:2261 - The FF/Latch <lpms1_l/delay_line_231> in Unit <adau1761_test> is equivalent to the following 17 FFs/Latches, which will be removed : <lpms1_l/delay_line_230> <lpms1_l/delay_line_229> <lpms1_l/delay_line_228> <lpms1_l/delay_line_227> <lpms1_l/delay_line_226> <lpms2_l/delay_line_231> <lpms2_l/delay_line_230> <lpms2_l/delay_line_229> <lpms2_l/delay_line_228> <lpms2_l/delay_line_227> <lpms2_l/delay_line_226> <lpms3_l/delay_line_231> <lpms3_l/delay_line_230> <lpms3_l/delay_line_229> <lpms3_l/delay_line_228> <lpms3_l/delay_line_227> <lpms3_l/delay_line_226> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_209> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_209> <lpms3_r/delay_line_209> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_204> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_204> <lpms3_r/delay_line_204> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_210> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_210> <lpms3_r/delay_line_210> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_205> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_205> <lpms3_r/delay_line_205> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_211> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_211> <lpms3_r/delay_line_211> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_206> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_206> <lpms3_r/delay_line_206> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_212> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_212> <lpms3_r/delay_line_212> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_207> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_207> <lpms3_r/delay_line_207> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_213> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_213> <lpms3_r/delay_line_213> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_208> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_208> <lpms3_r/delay_line_208> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_219> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_219> <lpms3_r/delay_line_219> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_214> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_214> <lpms3_r/delay_line_214> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_220> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_220> <lpms3_r/delay_line_220> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_215> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_215> <lpms3_r/delay_line_215> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_221> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_221> <lpms3_r/delay_line_221> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_216> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_216> <lpms3_r/delay_line_216> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_222> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_222> <lpms3_r/delay_line_222> 
INFO:Xst:2261 - The FF/Latch <lpms1_r/delay_line_217> in Unit <adau1761_test> is equivalent to the following 2 FFs/Latches, which will be removed : <lpms2_r/delay_line_217> <lpms3_r/delay_line_217> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_232> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_232> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_233> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_233> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_239> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_239> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_234> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_234> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_240> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_240> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_235> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_235> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_241> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_241> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_236> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_236> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_242> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_242> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_237> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_237> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_243> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_243> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_238> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_238> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_249> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_249> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_244> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_244> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_250> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_250> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_245> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_245> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_251> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_251> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_246> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_246> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_252> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_252> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_247> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_247> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_253> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_253> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_248> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_248> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_254> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_254> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_232> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_232> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_260> in Unit <adau1761_test> is equivalent to the following 11 FFs/Latches, which will be removed : <lpms2_l/delay_line_259> <lpms2_l/delay_line_258> <lpms2_l/delay_line_257> <lpms2_l/delay_line_256> <lpms2_l/delay_line_255> <lpms3_l/delay_line_260> <lpms3_l/delay_line_259> <lpms3_l/delay_line_258> <lpms3_l/delay_line_257> <lpms3_l/delay_line_256> <lpms3_l/delay_line_255> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_233> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_233> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_239> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_239> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_234> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_234> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_240> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_240> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_235> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_235> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_241> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_241> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_236> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_236> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_242> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_242> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_237> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_237> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_243> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_243> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_238> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_238> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_249> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_249> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_244> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_244> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_250> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_250> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_245> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_245> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_251> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_251> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_246> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_246> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_252> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_252> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_247> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_247> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_253> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_253> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_248> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_248> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_254> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_254> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_260> in Unit <adau1761_test> is equivalent to the following 11 FFs/Latches, which will be removed : <lpms2_r/delay_line_259> <lpms2_r/delay_line_258> <lpms2_r/delay_line_257> <lpms2_r/delay_line_256> <lpms2_r/delay_line_255> <lpms3_r/delay_line_260> <lpms3_r/delay_line_259> <lpms3_r/delay_line_258> <lpms3_r/delay_line_257> <lpms3_r/delay_line_256> <lpms3_r/delay_line_255> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_269> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_269> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_264> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_264> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_270> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_270> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_265> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_265> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_271> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_271> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_266> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_266> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_272> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_272> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_267> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_267> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_273> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_273> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_268> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_268> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_279> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_279> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_274> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_274> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_280> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_280> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_275> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_275> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_281> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_281> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_276> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_276> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_282> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_282> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_277> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_277> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_283> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_283> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_278> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_278> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_261> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_261> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_289> in Unit <adau1761_test> is equivalent to the following 11 FFs/Latches, which will be removed : <lpms2_l/delay_line_288> <lpms2_l/delay_line_287> <lpms2_l/delay_line_286> <lpms2_l/delay_line_285> <lpms2_l/delay_line_284> <lpms3_l/delay_line_289> <lpms3_l/delay_line_288> <lpms3_l/delay_line_287> <lpms3_l/delay_line_286> <lpms3_l/delay_line_285> <lpms3_l/delay_line_284> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_262> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_262> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_263> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_263> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_269> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_269> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_264> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_264> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_270> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_270> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_265> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_265> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_271> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_271> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_266> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_266> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_272> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_272> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_267> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_267> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_273> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_273> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_268> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_268> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_279> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_279> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_274> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_274> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_280> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_280> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_275> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_275> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_281> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_281> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_276> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_276> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_282> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_282> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_277> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_277> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_283> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_283> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_278> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_278> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_289> in Unit <adau1761_test> is equivalent to the following 11 FFs/Latches, which will be removed : <lpms2_r/delay_line_288> <lpms2_r/delay_line_287> <lpms2_r/delay_line_286> <lpms2_r/delay_line_285> <lpms2_r/delay_line_284> <lpms3_r/delay_line_289> <lpms3_r/delay_line_288> <lpms3_r/delay_line_287> <lpms3_r/delay_line_286> <lpms3_r/delay_line_285> <lpms3_r/delay_line_284> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_261> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_261> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_262> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_262> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_263> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_263> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_290> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_290> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_291> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_291> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_292> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_292> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_293> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_293> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_299> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_299> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_294> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_294> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_300> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_300> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_295> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_295> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_301> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_301> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_296> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_296> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_302> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_302> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_297> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_297> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_303> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_303> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_298> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_298> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_309> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_309> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_304> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_304> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_310> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_310> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_305> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_305> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_311> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_311> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_306> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_306> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_312> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_312> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_307> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_307> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_290> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_290> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_318> in Unit <adau1761_test> is equivalent to the following 11 FFs/Latches, which will be removed : <lpms2_l/delay_line_317> <lpms2_l/delay_line_316> <lpms2_l/delay_line_315> <lpms2_l/delay_line_314> <lpms2_l/delay_line_313> <lpms3_l/delay_line_318> <lpms3_l/delay_line_317> <lpms3_l/delay_line_316> <lpms3_l/delay_line_315> <lpms3_l/delay_line_314> <lpms3_l/delay_line_313> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_308> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_308> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_291> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_291> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_292> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_292> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_293> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_293> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_299> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_299> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_294> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_294> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_300> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_300> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_295> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_295> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_301> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_301> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_296> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_296> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_302> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_302> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_297> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_297> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_303> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_303> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_298> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_298> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_309> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_309> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_304> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_304> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_310> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_310> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_305> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_305> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_311> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_311> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_306> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_306> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_312> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_312> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_307> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_307> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_318> in Unit <adau1761_test> is equivalent to the following 11 FFs/Latches, which will be removed : <lpms2_r/delay_line_317> <lpms2_r/delay_line_316> <lpms2_r/delay_line_315> <lpms2_r/delay_line_314> <lpms2_r/delay_line_313> <lpms3_r/delay_line_318> <lpms3_r/delay_line_317> <lpms3_r/delay_line_316> <lpms3_r/delay_line_315> <lpms3_r/delay_line_314> <lpms3_r/delay_line_313> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_308> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_308> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_320> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_320> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_321> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_321> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_322> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_322> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_323> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_323> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_324> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_324> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_329> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_329> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_325> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_325> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_330> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_330> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_326> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_326> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_331> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_331> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_327> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_327> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_332> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_332> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_328> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_328> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_333> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_333> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_339> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_339> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_334> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_334> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_340> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_340> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_335> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_335> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_341> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_341> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_336> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_336> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_347> in Unit <adau1761_test> is equivalent to the following 11 FFs/Latches, which will be removed : <lpms2_l/delay_line_346> <lpms2_l/delay_line_345> <lpms2_l/delay_line_344> <lpms2_l/delay_line_343> <lpms2_l/delay_line_342> <lpms3_l/delay_line_347> <lpms3_l/delay_line_346> <lpms3_l/delay_line_345> <lpms3_l/delay_line_344> <lpms3_l/delay_line_343> <lpms3_l/delay_line_342> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_337> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_337> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_338> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_338> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_329> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_329> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_330> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_330> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_331> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_331> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_332> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_332> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_333> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_333> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_339> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_339> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_334> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_334> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_340> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_340> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_335> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_335> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_341> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_341> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_336> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_336> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_319> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_319> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_347> in Unit <adau1761_test> is equivalent to the following 11 FFs/Latches, which will be removed : <lpms2_r/delay_line_346> <lpms2_r/delay_line_345> <lpms2_r/delay_line_344> <lpms2_r/delay_line_343> <lpms2_r/delay_line_342> <lpms3_r/delay_line_347> <lpms3_r/delay_line_346> <lpms3_r/delay_line_345> <lpms3_r/delay_line_344> <lpms3_r/delay_line_343> <lpms3_r/delay_line_342> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_337> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_337> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_320> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_320> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_338> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_338> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_321> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_321> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_322> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_322> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_323> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_323> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_324> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_324> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_325> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_325> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_326> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_326> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_327> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_327> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_328> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_328> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_319> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_319> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_370> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_370> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_365> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_365> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_376> in Unit <adau1761_test> is equivalent to the following 11 FFs/Latches, which will be removed : <lpms2_r/delay_line_375> <lpms2_r/delay_line_374> <lpms2_r/delay_line_373> <lpms2_r/delay_line_372> <lpms2_r/delay_line_371> <lpms3_r/delay_line_376> <lpms3_r/delay_line_375> <lpms3_r/delay_line_374> <lpms3_r/delay_line_373> <lpms3_r/delay_line_372> <lpms3_r/delay_line_371> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_366> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_366> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_367> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_367> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_368> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_368> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_349> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_349> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_350> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_350> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_351> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_351> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_352> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_352> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_353> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_353> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_348> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_348> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_359> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_359> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_354> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_354> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_360> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_360> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_355> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_355> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_361> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_361> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_356> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_356> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_362> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_362> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_357> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_357> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_363> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_363> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_358> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_358> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_369> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_369> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_364> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_364> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_370> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_370> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_365> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_365> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_376> in Unit <adau1761_test> is equivalent to the following 11 FFs/Latches, which will be removed : <lpms2_l/delay_line_375> <lpms2_l/delay_line_374> <lpms2_l/delay_line_373> <lpms2_l/delay_line_372> <lpms2_l/delay_line_371> <lpms3_l/delay_line_376> <lpms3_l/delay_line_375> <lpms3_l/delay_line_374> <lpms3_l/delay_line_373> <lpms3_l/delay_line_372> <lpms3_l/delay_line_371> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_366> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_366> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_349> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_349> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_367> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_367> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_350> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_350> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_368> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_368> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_351> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_351> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_352> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_352> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_353> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_353> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_348> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_348> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_359> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_359> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_354> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_354> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_360> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_360> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_355> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_355> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_361> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_361> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_356> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_356> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_362> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_362> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_357> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_357> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_363> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_363> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_358> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_358> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_369> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_369> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_364> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_364> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_392> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_392> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_387> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_387> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_393> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_393> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_388> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_388> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_399> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_399> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_394> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_394> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_405> in Unit <adau1761_test> is equivalent to the following 11 FFs/Latches, which will be removed : <lpms2_l/delay_line_404> <lpms2_l/delay_line_403> <lpms2_l/delay_line_402> <lpms2_l/delay_line_401> <lpms2_l/delay_line_400> <lpms3_l/delay_line_405> <lpms3_l/delay_line_404> <lpms3_l/delay_line_403> <lpms3_l/delay_line_402> <lpms3_l/delay_line_401> <lpms3_l/delay_line_400> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_395> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_395> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_396> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_396> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_379> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_379> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_397> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_397> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_380> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_380> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_398> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_398> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_381> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_381> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_382> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_382> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_377> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_377> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_383> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_383> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_378> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_378> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_389> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_389> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_384> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_384> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_390> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_390> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_385> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_385> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_391> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_391> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_386> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_386> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_392> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_392> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_387> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_387> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_393> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_393> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_388> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_388> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_399> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_399> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_394> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_394> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_405> in Unit <adau1761_test> is equivalent to the following 11 FFs/Latches, which will be removed : <lpms2_r/delay_line_404> <lpms2_r/delay_line_403> <lpms2_r/delay_line_402> <lpms2_r/delay_line_401> <lpms2_r/delay_line_400> <lpms3_r/delay_line_405> <lpms3_r/delay_line_404> <lpms3_r/delay_line_403> <lpms3_r/delay_line_402> <lpms3_r/delay_line_401> <lpms3_r/delay_line_400> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_395> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_395> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_396> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_396> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_397> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_397> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_398> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_398> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_379> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_379> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_380> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_380> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_381> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_381> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_382> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_382> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_377> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_377> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_383> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_383> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_378> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_378> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_389> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_389> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_384> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_384> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_390> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_390> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_385> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_385> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_391> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_391> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_386> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_386> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_434> in Unit <adau1761_test> is equivalent to the following 11 FFs/Latches, which will be removed : <lpms2_r/delay_line_433> <lpms2_r/delay_line_432> <lpms2_r/delay_line_431> <lpms2_r/delay_line_430> <lpms2_r/delay_line_429> <lpms3_r/delay_line_434> <lpms3_r/delay_line_433> <lpms3_r/delay_line_432> <lpms3_r/delay_line_431> <lpms3_r/delay_line_430> <lpms3_r/delay_line_429> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_409> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_409> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_410> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_410> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_411> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_411> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_406> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_406> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_412> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_412> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_407> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_407> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_413> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_413> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_408> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_408> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_419> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_419> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_414> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_414> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_420> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_420> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_415> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_415> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_421> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_421> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_416> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_416> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_422> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_422> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_417> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_417> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_423> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_423> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_418> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_418> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_424> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_424> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_425> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_425> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_426> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_426> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_409> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_409> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_427> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_427> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_410> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_410> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_428> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_428> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_411> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_411> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_406> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_406> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_412> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_412> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_407> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_407> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_413> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_413> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_408> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_408> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_419> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_419> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_414> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_414> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_420> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_420> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_415> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_415> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_421> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_421> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_416> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_416> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_422> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_422> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_417> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_417> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_423> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_423> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_418> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_418> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_424> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_424> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_434> in Unit <adau1761_test> is equivalent to the following 11 FFs/Latches, which will be removed : <lpms2_l/delay_line_433> <lpms2_l/delay_line_432> <lpms2_l/delay_line_431> <lpms2_l/delay_line_430> <lpms2_l/delay_line_429> <lpms3_l/delay_line_434> <lpms3_l/delay_line_433> <lpms3_l/delay_line_432> <lpms3_l/delay_line_431> <lpms3_l/delay_line_430> <lpms3_l/delay_line_429> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_425> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_425> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_426> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_426> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_427> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_427> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_428> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_428> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_442> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_442> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_437> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_437> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_443> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_443> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_438> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_438> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_449> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_449> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_444> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_444> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_450> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_450> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_445> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_445> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_451> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_451> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_446> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_446> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_452> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_452> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_447> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_447> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_453> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_453> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_448> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_448> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_454> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_454> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_455> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_455> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_456> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_456> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_439> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_439> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_457> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_457> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_440> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_440> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_435> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_435> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_463> in Unit <adau1761_test> is equivalent to the following 11 FFs/Latches, which will be removed : <lpms2_l/delay_line_462> <lpms2_l/delay_line_461> <lpms2_l/delay_line_460> <lpms2_l/delay_line_459> <lpms2_l/delay_line_458> <lpms3_l/delay_line_463> <lpms3_l/delay_line_462> <lpms3_l/delay_line_461> <lpms3_l/delay_line_460> <lpms3_l/delay_line_459> <lpms3_l/delay_line_458> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_441> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_441> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_436> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_436> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_442> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_442> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_437> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_437> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_443> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_443> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_438> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_438> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_449> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_449> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_444> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_444> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_450> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_450> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_445> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_445> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_451> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_451> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_446> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_446> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_452> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_452> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_447> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_447> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_453> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_453> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_448> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_448> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_454> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_454> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_455> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_455> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_456> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_456> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_457> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_r/delay_line_457> 
INFO:Xst:2261 - The FF/Latch <lpms2_r/delay_line_463> in Unit <adau1761_test> is equivalent to the following 11 FFs/Latches, which will be removed : <lpms2_r/delay_line_462> <lpms2_r/delay_line_461> <lpms2_r/delay_line_460> <lpms2_r/delay_line_459> <lpms2_r/delay_line_458> <lpms3_r/delay_line_463> <lpms3_r/delay_line_462> <lpms3_r/delay_line_461> <lpms3_r/delay_line_460> <lpms3_r/delay_line_459> <lpms3_r/delay_line_458> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_439> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_439> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_440> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_440> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_435> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_435> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_441> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_441> 
INFO:Xst:2261 - The FF/Latch <lpms2_l/delay_line_436> in Unit <adau1761_test> is equivalent to the following FF/Latch, which will be removed : <lpms3_l/delay_line_436> 
INFO:Xst:2261 - The FF/Latch <lpms3_l/delay_line_492> in Unit <adau1761_test> is equivalent to the following 5 FFs/Latches, which will be removed : <lpms3_l/delay_line_491> <lpms3_l/delay_line_490> <lpms3_l/delay_line_489> <lpms3_l/delay_line_488> <lpms3_l/delay_line_487> 
INFO:Xst:2261 - The FF/Latch <lpms3_r/delay_line_492> in Unit <adau1761_test> is equivalent to the following 5 FFs/Latches, which will be removed : <lpms3_r/delay_line_491> <lpms3_r/delay_line_490> <lpms3_r/delay_line_489> <lpms3_r/delay_line_488> <lpms3_r/delay_line_487> 
INFO:Xst:2261 - The FF/Latch <lpms3_l/delay_line_521> in Unit <adau1761_test> is equivalent to the following 5 FFs/Latches, which will be removed : <lpms3_l/delay_line_520> <lpms3_l/delay_line_519> <lpms3_l/delay_line_518> <lpms3_l/delay_line_517> <lpms3_l/delay_line_516> 
INFO:Xst:2261 - The FF/Latch <lpms3_r/delay_line_521> in Unit <adau1761_test> is equivalent to the following 5 FFs/Latches, which will be removed : <lpms3_r/delay_line_520> <lpms3_r/delay_line_519> <lpms3_r/delay_line_518> <lpms3_r/delay_line_517> <lpms3_r/delay_line_516> 
INFO:Xst:2261 - The FF/Latch <lpms3_l/delay_line_550> in Unit <adau1761_test> is equivalent to the following 5 FFs/Latches, which will be removed : <lpms3_l/delay_line_549> <lpms3_l/delay_line_548> <lpms3_l/delay_line_547> <lpms3_l/delay_line_546> <lpms3_l/delay_line_545> 
INFO:Xst:2261 - The FF/Latch <lpms3_r/delay_line_550> in Unit <adau1761_test> is equivalent to the following 5 FFs/Latches, which will be removed : <lpms3_r/delay_line_549> <lpms3_r/delay_line_548> <lpms3_r/delay_line_547> <lpms3_r/delay_line_546> <lpms3_r/delay_line_545> 
INFO:Xst:2261 - The FF/Latch <lpms3_l/delay_line_579> in Unit <adau1761_test> is equivalent to the following 5 FFs/Latches, which will be removed : <lpms3_l/delay_line_578> <lpms3_l/delay_line_577> <lpms3_l/delay_line_576> <lpms3_l/delay_line_575> <lpms3_l/delay_line_574> 
INFO:Xst:2261 - The FF/Latch <lpms3_r/delay_line_579> in Unit <adau1761_test> is equivalent to the following 5 FFs/Latches, which will be removed : <lpms3_r/delay_line_578> <lpms3_r/delay_line_577> <lpms3_r/delay_line_576> <lpms3_r/delay_line_575> <lpms3_r/delay_line_574> 
INFO:Xst:2261 - The FF/Latch <lpms3_r/delay_line_608> in Unit <adau1761_test> is equivalent to the following 5 FFs/Latches, which will be removed : <lpms3_r/delay_line_607> <lpms3_r/delay_line_606> <lpms3_r/delay_line_605> <lpms3_r/delay_line_604> <lpms3_r/delay_line_603> 
INFO:Xst:2261 - The FF/Latch <lpms3_l/delay_line_608> in Unit <adau1761_test> is equivalent to the following 5 FFs/Latches, which will be removed : <lpms3_l/delay_line_607> <lpms3_l/delay_line_606> <lpms3_l/delay_line_605> <lpms3_l/delay_line_604> <lpms3_l/delay_line_603> 
INFO:Xst:2261 - The FF/Latch <lpms3_l/delay_line_637> in Unit <adau1761_test> is equivalent to the following 5 FFs/Latches, which will be removed : <lpms3_l/delay_line_636> <lpms3_l/delay_line_635> <lpms3_l/delay_line_634> <lpms3_l/delay_line_633> <lpms3_l/delay_line_632> 
INFO:Xst:2261 - The FF/Latch <lpms3_r/delay_line_637> in Unit <adau1761_test> is equivalent to the following 5 FFs/Latches, which will be removed : <lpms3_r/delay_line_636> <lpms3_r/delay_line_635> <lpms3_r/delay_line_634> <lpms3_r/delay_line_633> <lpms3_r/delay_line_632> 
INFO:Xst:2261 - The FF/Latch <lpms3_r/delay_line_666> in Unit <adau1761_test> is equivalent to the following 5 FFs/Latches, which will be removed : <lpms3_r/delay_line_665> <lpms3_r/delay_line_664> <lpms3_r/delay_line_663> <lpms3_r/delay_line_662> <lpms3_r/delay_line_661> 
INFO:Xst:2261 - The FF/Latch <lpms3_l/delay_line_666> in Unit <adau1761_test> is equivalent to the following 5 FFs/Latches, which will be removed : <lpms3_l/delay_line_665> <lpms3_l/delay_line_664> <lpms3_l/delay_line_663> <lpms3_l/delay_line_662> <lpms3_l/delay_line_661> 
INFO:Xst:2261 - The FF/Latch <lpms3_l/delay_line_695> in Unit <adau1761_test> is equivalent to the following 5 FFs/Latches, which will be removed : <lpms3_l/delay_line_694> <lpms3_l/delay_line_693> <lpms3_l/delay_line_692> <lpms3_l/delay_line_691> <lpms3_l/delay_line_690> 
INFO:Xst:2261 - The FF/Latch <lpms3_r/delay_line_695> in Unit <adau1761_test> is equivalent to the following 5 FFs/Latches, which will be removed : <lpms3_r/delay_line_694> <lpms3_r/delay_line_693> <lpms3_r/delay_line_692> <lpms3_r/delay_line_691> <lpms3_r/delay_line_690> 
INFO:Xst:2261 - The FF/Latch <lpms3_r/delay_line_724> in Unit <adau1761_test> is equivalent to the following 5 FFs/Latches, which will be removed : <lpms3_r/delay_line_723> <lpms3_r/delay_line_722> <lpms3_r/delay_line_721> <lpms3_r/delay_line_720> <lpms3_r/delay_line_719> 
INFO:Xst:2261 - The FF/Latch <lpms3_l/delay_line_724> in Unit <adau1761_test> is equivalent to the following 5 FFs/Latches, which will be removed : <lpms3_l/delay_line_723> <lpms3_l/delay_line_722> <lpms3_l/delay_line_721> <lpms3_l/delay_line_720> <lpms3_l/delay_line_719> 
INFO:Xst:2261 - The FF/Latch <lpms3_l/delay_line_753> in Unit <adau1761_test> is equivalent to the following 5 FFs/Latches, which will be removed : <lpms3_l/delay_line_752> <lpms3_l/delay_line_751> <lpms3_l/delay_line_750> <lpms3_l/delay_line_749> <lpms3_l/delay_line_748> 
INFO:Xst:2261 - The FF/Latch <lpms3_r/delay_line_753> in Unit <adau1761_test> is equivalent to the following 5 FFs/Latches, which will be removed : <lpms3_r/delay_line_752> <lpms3_r/delay_line_751> <lpms3_r/delay_line_750> <lpms3_r/delay_line_749> <lpms3_r/delay_line_748> 
INFO:Xst:2261 - The FF/Latch <lpms3_r/delay_line_782> in Unit <adau1761_test> is equivalent to the following 5 FFs/Latches, which will be removed : <lpms3_r/delay_line_781> <lpms3_r/delay_line_780> <lpms3_r/delay_line_779> <lpms3_r/delay_line_778> <lpms3_r/delay_line_777> 
INFO:Xst:2261 - The FF/Latch <lpms3_l/delay_line_782> in Unit <adau1761_test> is equivalent to the following 5 FFs/Latches, which will be removed : <lpms3_l/delay_line_781> <lpms3_l/delay_line_780> <lpms3_l/delay_line_779> <lpms3_l/delay_line_778> <lpms3_l/delay_line_777> 
INFO:Xst:2261 - The FF/Latch <lpms3_l/delay_line_811> in Unit <adau1761_test> is equivalent to the following 5 FFs/Latches, which will be removed : <lpms3_l/delay_line_810> <lpms3_l/delay_line_809> <lpms3_l/delay_line_808> <lpms3_l/delay_line_807> <lpms3_l/delay_line_806> 
INFO:Xst:2261 - The FF/Latch <lpms3_r/delay_line_811> in Unit <adau1761_test> is equivalent to the following 5 FFs/Latches, which will be removed : <lpms3_r/delay_line_810> <lpms3_r/delay_line_809> <lpms3_r/delay_line_808> <lpms3_r/delay_line_807> <lpms3_r/delay_line_806> 
INFO:Xst:2261 - The FF/Latch <lpms3_r/delay_line_840> in Unit <adau1761_test> is equivalent to the following 5 FFs/Latches, which will be removed : <lpms3_r/delay_line_839> <lpms3_r/delay_line_838> <lpms3_r/delay_line_837> <lpms3_r/delay_line_836> <lpms3_r/delay_line_835> 
INFO:Xst:2261 - The FF/Latch <lpms3_l/delay_line_840> in Unit <adau1761_test> is equivalent to the following 5 FFs/Latches, which will be removed : <lpms3_l/delay_line_839> <lpms3_l/delay_line_838> <lpms3_l/delay_line_837> <lpms3_l/delay_line_836> <lpms3_l/delay_line_835> 
INFO:Xst:2261 - The FF/Latch <lpms3_l/delay_line_869> in Unit <adau1761_test> is equivalent to the following 5 FFs/Latches, which will be removed : <lpms3_l/delay_line_868> <lpms3_l/delay_line_867> <lpms3_l/delay_line_866> <lpms3_l/delay_line_865> <lpms3_l/delay_line_864> 
INFO:Xst:2261 - The FF/Latch <lpms3_r/delay_line_869> in Unit <adau1761_test> is equivalent to the following 5 FFs/Latches, which will be removed : <lpms3_r/delay_line_868> <lpms3_r/delay_line_867> <lpms3_r/delay_line_866> <lpms3_r/delay_line_865> <lpms3_r/delay_line_864> 
INFO:Xst:2261 - The FF/Latch <lpms3_r/delay_line_898> in Unit <adau1761_test> is equivalent to the following 5 FFs/Latches, which will be removed : <lpms3_r/delay_line_897> <lpms3_r/delay_line_896> <lpms3_r/delay_line_895> <lpms3_r/delay_line_894> <lpms3_r/delay_line_893> 
INFO:Xst:2261 - The FF/Latch <lpms3_l/delay_line_898> in Unit <adau1761_test> is equivalent to the following 5 FFs/Latches, which will be removed : <lpms3_l/delay_line_897> <lpms3_l/delay_line_896> <lpms3_l/delay_line_895> <lpms3_l/delay_line_894> <lpms3_l/delay_line_893> 
INFO:Xst:2261 - The FF/Latch <lpms3_l/delay_line_927> in Unit <adau1761_test> is equivalent to the following 5 FFs/Latches, which will be removed : <lpms3_l/delay_line_926> <lpms3_l/delay_line_925> <lpms3_l/delay_line_924> <lpms3_l/delay_line_923> <lpms3_l/delay_line_922> 
INFO:Xst:2261 - The FF/Latch <lpms3_r/delay_line_927> in Unit <adau1761_test> is equivalent to the following 5 FFs/Latches, which will be removed : <lpms3_r/delay_line_926> <lpms3_r/delay_line_925> <lpms3_r/delay_line_924> <lpms3_r/delay_line_923> <lpms3_r/delay_line_922> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_adau1761_izedboard/Inst_i2c/FSM_0> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0011  | 001
 0010  | 010
 0001  | 011
 0100  | 100
-------------------
WARNING:Xst:1293 - FF/Latch <sr_out_0> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_1> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_2> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_3> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_4> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_5> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_6> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_7> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <adau1761_test> ...

Optimizing unit <i2s_data_interface> ...

Optimizing unit <i2c> ...
WARNING:Xst:1710 - FF/Latch <Inst_i3c2/bitcount_7> (without init value) has a constant value of 0 in block <i2c>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block adau1761_test, actual ratio is 5.

Final Macro Processing ...

Processing Unit <adau1761_test> :
	Found 8-bit shift register for signal <lpms1_r/delay_line_231>.
	Found 8-bit shift register for signal <lpms1_r/delay_line_225>.
	Found 8-bit shift register for signal <lpms1_r/delay_line_224>.
	Found 8-bit shift register for signal <lpms1_r/delay_line_223>.
	Found 8-bit shift register for signal <lpms1_r/delay_line_222>.
	Found 8-bit shift register for signal <lpms1_r/delay_line_221>.
	Found 8-bit shift register for signal <lpms1_r/delay_line_220>.
	Found 8-bit shift register for signal <lpms1_r/delay_line_219>.
	Found 8-bit shift register for signal <lpms1_r/delay_line_218>.
	Found 8-bit shift register for signal <lpms1_r/delay_line_217>.
	Found 8-bit shift register for signal <lpms1_r/delay_line_216>.
	Found 8-bit shift register for signal <lpms1_r/delay_line_215>.
	Found 8-bit shift register for signal <lpms1_r/delay_line_214>.
	Found 8-bit shift register for signal <lpms1_r/delay_line_213>.
	Found 8-bit shift register for signal <lpms1_r/delay_line_212>.
	Found 8-bit shift register for signal <lpms1_r/delay_line_211>.
	Found 8-bit shift register for signal <lpms1_r/delay_line_210>.
	Found 8-bit shift register for signal <lpms1_r/delay_line_209>.
	Found 8-bit shift register for signal <lpms1_r/delay_line_208>.
	Found 8-bit shift register for signal <lpms1_r/delay_line_207>.
	Found 8-bit shift register for signal <lpms1_r/delay_line_206>.
	Found 8-bit shift register for signal <lpms1_r/delay_line_205>.
	Found 8-bit shift register for signal <lpms1_r/delay_line_204>.
	Found 8-bit shift register for signal <lpms1_r/delay_line_203>.
	Found 8-bit shift register for signal <lpms1_l/delay_line_231>.
	Found 8-bit shift register for signal <lpms1_l/delay_line_225>.
	Found 8-bit shift register for signal <lpms1_l/delay_line_224>.
	Found 8-bit shift register for signal <lpms1_l/delay_line_223>.
	Found 8-bit shift register for signal <lpms1_l/delay_line_222>.
	Found 8-bit shift register for signal <lpms1_l/delay_line_221>.
	Found 8-bit shift register for signal <lpms1_l/delay_line_220>.
	Found 8-bit shift register for signal <lpms1_l/delay_line_219>.
	Found 8-bit shift register for signal <lpms1_l/delay_line_218>.
	Found 8-bit shift register for signal <lpms1_l/delay_line_217>.
	Found 8-bit shift register for signal <lpms1_l/delay_line_216>.
	Found 8-bit shift register for signal <lpms1_l/delay_line_215>.
	Found 8-bit shift register for signal <lpms1_l/delay_line_214>.
	Found 8-bit shift register for signal <lpms1_l/delay_line_213>.
	Found 8-bit shift register for signal <lpms1_l/delay_line_212>.
	Found 8-bit shift register for signal <lpms1_l/delay_line_211>.
	Found 8-bit shift register for signal <lpms1_l/delay_line_210>.
	Found 8-bit shift register for signal <lpms1_l/delay_line_209>.
	Found 8-bit shift register for signal <lpms1_l/delay_line_208>.
	Found 8-bit shift register for signal <lpms1_l/delay_line_207>.
	Found 8-bit shift register for signal <lpms1_l/delay_line_206>.
	Found 8-bit shift register for signal <lpms1_l/delay_line_205>.
	Found 8-bit shift register for signal <lpms1_l/delay_line_204>.
	Found 8-bit shift register for signal <lpms1_l/delay_line_203>.
	Found 8-bit shift register for signal <lpms2_r/delay_line_463>.
	Found 8-bit shift register for signal <lpms2_r/delay_line_457>.
	Found 8-bit shift register for signal <lpms2_r/delay_line_456>.
	Found 8-bit shift register for signal <lpms2_r/delay_line_455>.
	Found 8-bit shift register for signal <lpms2_r/delay_line_454>.
	Found 8-bit shift register for signal <lpms2_r/delay_line_453>.
	Found 8-bit shift register for signal <lpms2_r/delay_line_452>.
	Found 8-bit shift register for signal <lpms2_r/delay_line_451>.
	Found 8-bit shift register for signal <lpms2_r/delay_line_450>.
	Found 8-bit shift register for signal <lpms2_r/delay_line_449>.
	Found 8-bit shift register for signal <lpms2_r/delay_line_448>.
	Found 8-bit shift register for signal <lpms2_r/delay_line_447>.
	Found 8-bit shift register for signal <lpms2_r/delay_line_446>.
	Found 8-bit shift register for signal <lpms2_r/delay_line_445>.
	Found 8-bit shift register for signal <lpms2_r/delay_line_444>.
	Found 8-bit shift register for signal <lpms2_r/delay_line_443>.
	Found 8-bit shift register for signal <lpms2_r/delay_line_442>.
	Found 8-bit shift register for signal <lpms2_r/delay_line_441>.
	Found 8-bit shift register for signal <lpms2_r/delay_line_440>.
	Found 8-bit shift register for signal <lpms2_r/delay_line_439>.
	Found 8-bit shift register for signal <lpms2_r/delay_line_438>.
	Found 8-bit shift register for signal <lpms2_r/delay_line_437>.
	Found 8-bit shift register for signal <lpms2_r/delay_line_436>.
	Found 8-bit shift register for signal <lpms2_r/delay_line_435>.
	Found 8-bit shift register for signal <lpms2_l/delay_line_463>.
	Found 8-bit shift register for signal <lpms2_l/delay_line_457>.
	Found 8-bit shift register for signal <lpms2_l/delay_line_456>.
	Found 8-bit shift register for signal <lpms2_l/delay_line_455>.
	Found 8-bit shift register for signal <lpms2_l/delay_line_454>.
	Found 8-bit shift register for signal <lpms2_l/delay_line_453>.
	Found 8-bit shift register for signal <lpms2_l/delay_line_452>.
	Found 8-bit shift register for signal <lpms2_l/delay_line_451>.
	Found 8-bit shift register for signal <lpms2_l/delay_line_450>.
	Found 8-bit shift register for signal <lpms2_l/delay_line_449>.
	Found 8-bit shift register for signal <lpms2_l/delay_line_448>.
	Found 8-bit shift register for signal <lpms2_l/delay_line_447>.
	Found 8-bit shift register for signal <lpms2_l/delay_line_446>.
	Found 8-bit shift register for signal <lpms2_l/delay_line_445>.
	Found 8-bit shift register for signal <lpms2_l/delay_line_444>.
	Found 8-bit shift register for signal <lpms2_l/delay_line_443>.
	Found 8-bit shift register for signal <lpms2_l/delay_line_442>.
	Found 8-bit shift register for signal <lpms2_l/delay_line_441>.
	Found 8-bit shift register for signal <lpms2_l/delay_line_440>.
	Found 8-bit shift register for signal <lpms2_l/delay_line_439>.
	Found 8-bit shift register for signal <lpms2_l/delay_line_438>.
	Found 8-bit shift register for signal <lpms2_l/delay_line_437>.
	Found 8-bit shift register for signal <lpms2_l/delay_line_436>.
	Found 8-bit shift register for signal <lpms2_l/delay_line_435>.
	Found 16-bit shift register for signal <lpms3_r/delay_line_927>.
	Found 16-bit shift register for signal <lpms3_r/delay_line_921>.
	Found 16-bit shift register for signal <lpms3_r/delay_line_920>.
	Found 16-bit shift register for signal <lpms3_r/delay_line_919>.
	Found 16-bit shift register for signal <lpms3_r/delay_line_918>.
	Found 16-bit shift register for signal <lpms3_r/delay_line_917>.
	Found 16-bit shift register for signal <lpms3_r/delay_line_916>.
	Found 16-bit shift register for signal <lpms3_r/delay_line_915>.
	Found 16-bit shift register for signal <lpms3_r/delay_line_914>.
	Found 16-bit shift register for signal <lpms3_r/delay_line_913>.
	Found 16-bit shift register for signal <lpms3_r/delay_line_912>.
	Found 16-bit shift register for signal <lpms3_r/delay_line_911>.
	Found 16-bit shift register for signal <lpms3_r/delay_line_910>.
	Found 16-bit shift register for signal <lpms3_r/delay_line_909>.
	Found 16-bit shift register for signal <lpms3_r/delay_line_908>.
	Found 16-bit shift register for signal <lpms3_r/delay_line_907>.
	Found 16-bit shift register for signal <lpms3_r/delay_line_906>.
	Found 16-bit shift register for signal <lpms3_r/delay_line_905>.
	Found 16-bit shift register for signal <lpms3_r/delay_line_904>.
	Found 16-bit shift register for signal <lpms3_r/delay_line_903>.
	Found 16-bit shift register for signal <lpms3_r/delay_line_902>.
	Found 16-bit shift register for signal <lpms3_r/delay_line_901>.
	Found 16-bit shift register for signal <lpms3_r/delay_line_900>.
	Found 16-bit shift register for signal <lpms3_r/delay_line_899>.
	Found 16-bit shift register for signal <lpms3_l/delay_line_927>.
	Found 16-bit shift register for signal <lpms3_l/delay_line_921>.
	Found 16-bit shift register for signal <lpms3_l/delay_line_920>.
	Found 16-bit shift register for signal <lpms3_l/delay_line_919>.
	Found 16-bit shift register for signal <lpms3_l/delay_line_918>.
	Found 16-bit shift register for signal <lpms3_l/delay_line_917>.
	Found 16-bit shift register for signal <lpms3_l/delay_line_916>.
	Found 16-bit shift register for signal <lpms3_l/delay_line_915>.
	Found 16-bit shift register for signal <lpms3_l/delay_line_914>.
	Found 16-bit shift register for signal <lpms3_l/delay_line_913>.
	Found 16-bit shift register for signal <lpms3_l/delay_line_912>.
	Found 16-bit shift register for signal <lpms3_l/delay_line_911>.
	Found 16-bit shift register for signal <lpms3_l/delay_line_910>.
	Found 16-bit shift register for signal <lpms3_l/delay_line_909>.
	Found 16-bit shift register for signal <lpms3_l/delay_line_908>.
	Found 16-bit shift register for signal <lpms3_l/delay_line_907>.
	Found 16-bit shift register for signal <lpms3_l/delay_line_906>.
	Found 16-bit shift register for signal <lpms3_l/delay_line_905>.
	Found 16-bit shift register for signal <lpms3_l/delay_line_904>.
	Found 16-bit shift register for signal <lpms3_l/delay_line_903>.
	Found 16-bit shift register for signal <lpms3_l/delay_line_902>.
	Found 16-bit shift register for signal <lpms3_l/delay_line_901>.
	Found 16-bit shift register for signal <lpms3_l/delay_line_900>.
	Found 16-bit shift register for signal <lpms3_l/delay_line_899>.
	Found 9-bit shift register for signal <Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_103>.
	Found 72-bit shift register for signal <Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_71>.
	Found 2-bit shift register for signal <Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_8>.
	Found 6-bit shift register for signal <Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_1>.
Unit <adau1761_test> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 387
 Flip-Flops                                            : 387
# Shift Registers                                      : 148
 16-bit shift register                                 : 48
 2-bit shift register                                  : 1
 6-bit shift register                                  : 1
 72-bit shift register                                 : 1
 8-bit shift register                                  : 96
 9-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : adau1761_test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1048
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 1
#      LUT2                        : 6
#      LUT3                        : 198
#      LUT4                        : 248
#      LUT5                        : 46
#      LUT6                        : 149
#      MUXCY                       : 183
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 190
# FlipFlops/Latches                : 535
#      FD                          : 59
#      FDE                         : 476
# RAMS                             : 1
#      RAMB18E1                    : 1
# Shift Registers                  : 150
#      SRLC16E                     : 147
#      SRLC32E                     : 3
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 12
#      IBUF                        : 5
#      IBUFG                       : 1
#      IOBUF                       : 1
#      OBUF                        : 5
# Others                           : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:             535  out of  106400     0%  
 Number of Slice LUTs:                  815  out of  53200     1%  
    Number used as Logic:               665  out of  53200     1%  
    Number used as Memory:              150  out of  17400     0%  
       Number used as SRL:              150

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    877
   Number with an unused Flip Flop:     342  out of    877    38%  
   Number with an unused LUT:            62  out of    877     7%  
   Number of fully used LUT-FF pairs:   473  out of    877    53%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  12  out of    200     6%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    140     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
i_clocking/clkout0                 | BUFG                   | 686   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                   | Buffer(FF name)                                                                                                | Load  |
-------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------+
Inst_adau1761_izedboard/i_i2s_sda_obuf(XST_GND:G)| NONE(Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram_address[9]_GND_46_o_wide_mux_0_OUT)| 2     |
-------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.613ns (Maximum Frequency: 276.748MHz)
   Minimum input arrival time before clock: 1.586ns
   Maximum output required time after clock: 0.515ns
   Maximum combinational path delay: 0.000ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clocking/clkout0'
  Clock period: 3.613ns (frequency: 276.748MHz)
  Total number of paths / destination ports: 28196 / 1314
-------------------------------------------------------------------------
Delay:               3.613ns (Levels of Logic = 4)
  Source:            Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram_address[9]_GND_46_o_wide_mux_0_OUT (RAM)
  Destination:       Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip (FF)
  Source Clock:      i_clocking/clkout0 rising
  Destination Clock: i_clocking/clkout0 rising

  Data Path: Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram_address[9]_GND_46_o_wide_mux_0_OUT to Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO4   20   1.846   0.638  Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram_address[9]_GND_46_o_wide_mux_0_OUT (Inst_adau1761_izedboard/Inst_i2c/inst_data<4>)
     LUT6:I0->O            1   0.043   0.000  Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o13_F (N226)
     MUXF7:I0->O           1   0.169   0.542  Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o13 (Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o12)
     LUT6:I1->O            1   0.043   0.289  Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o14 (Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o14)
     LUT5:I4->O            1   0.043   0.000  Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o15 (Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_PWR_17_o_Mux_121_o)
     FD:D                     -0.001          Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip
    ----------------------------------------
    Total                      3.613ns (2.144ns logic, 1.469ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clocking/clkout0'
  Total number of paths / destination ports: 113 / 110
-------------------------------------------------------------------------
Offset:              1.586ns (Levels of Logic = 5)
  Source:            sw<0> (PAD)
  Destination:       Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip (FF)
  Destination Clock: i_clocking/clkout0 rising

  Data Path: sw<0> to Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.456  sw_0_IBUF (sw_0_IBUF)
     LUT6:I2->O            1   0.043   0.000  Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o13_F (N226)
     MUXF7:I0->O           1   0.169   0.542  Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o13 (Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o12)
     LUT6:I1->O            1   0.043   0.289  Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o14 (Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o14)
     LUT5:I4->O            1   0.043   0.000  Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o15 (Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_PWR_17_o_Mux_121_o)
     FD:D                     -0.001          Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip
    ----------------------------------------
    Total                      1.586ns (0.298ns logic, 1.288ns route)
                                       (18.8% logic, 81.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clocking/clkout0'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.515ns (Levels of Logic = 1)
  Source:            Inst_adau1761_izedboard/i_ADAU1761_interface/master_clk (FF)
  Destination:       AC_MCLK (PAD)
  Source Clock:      i_clocking/clkout0 rising

  Data Path: Inst_adau1761_izedboard/i_ADAU1761_interface/master_clk to AC_MCLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.232   0.283  Inst_adau1761_izedboard/i_ADAU1761_interface/master_clk (Inst_adau1761_izedboard/i_ADAU1761_interface/master_clk)
     OBUF:I->O                 0.000          AC_MCLK_OBUF (AC_MCLK)
    ----------------------------------------
    Total                      0.515ns (0.232ns logic, 0.283ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.000ns (Levels of Logic = 1)
  Source:            clk_100 (PAD)
  Destination:       i_clocking/mmcm_adv_inst:CLKIN1 (PAD)

  Data Path: clk_100 to i_clocking/mmcm_adv_inst:CLKIN1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            0   0.000   0.000  i_clocking/clkin1_buf (i_clocking/clkin1)
    MMCME2_ADV:CLKIN1          0.000          i_clocking/mmcm_adv_inst
    ----------------------------------------
    Total                      0.000ns (0.000ns logic, 0.000ns route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock i_clocking/clkout0
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
i_clocking/clkout0|    3.613|         |         |         |
------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 19.53 secs
 
--> 

Total memory usage is 245880 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   29 (   0 filtered)
Number of infos    :  808 (   0 filtered)

