<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Portapack-Carnage: firmware/chibios/os/ports/GCC/ARM/chcore.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Portapack-Carnage
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d9edf6c004b4a7ff14fe9ae7a92214ee.html">firmware</a></li><li class="navelem"><a class="el" href="dir_21a48cc84fab37df13f3d66c9e3784e7.html">chibios</a></li><li class="navelem"><a class="el" href="dir_9cd46e37c9b5ff49bb4c3562e3d00204.html">os</a></li><li class="navelem"><a class="el" href="dir_925b5fd6875fa50d05e1fb5d79671f4d.html">ports</a></li><li class="navelem"><a class="el" href="dir_43f61dc45b98acf55e9ba864c6156130.html">GCC</a></li><li class="navelem"><a class="el" href="dir_b4691b291fa7ce5897f24f3324cbfee0.html">ARM</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">chcore.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>ARM7/9 architecture port macros and structures.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;armparams.h&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for chcore.h:</div>
<div class="dyncontent">
<div class="center"><img src="ports_2GCC_2ARM_2chcore_8h__incl.png" border="0" usemap="#firmware_2chibios_2os_2ports_2GCC_2ARM_2chcore_8h" alt=""/></div>
<map name="firmware_2chibios_2os_2ports_2GCC_2ARM_2chcore_8h" id="firmware_2chibios_2os_2ports_2GCC_2ARM_2chcore_8h">
<area shape="rect" title="ARM7/9 architecture port macros and structures." alt="" coords="5,5,189,47"/>
<area shape="rect" title=" " alt="" coords="43,95,152,121"/>
</map>
</div>
</div>
<p><a href="ports_2GCC_2ARM_2chcore_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structextctx.html">extctx</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt saved context.  <a href="structextctx.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structintctx.html">intctx</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">System saved context.  <a href="structintctx.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcontext.html">context</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform dependent part of the <code><a class="el" href="structThread.html" title="Structure representing a thread.">Thread</a></code> structure.  <a href="structcontext.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga91e6d852698de5c4bf64881e7d14f815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARM__CORE_ga91e6d852698de5c4bf64881e7d14f815.html#ga91e6d852698de5c4bf64881e7d14f815">ARM_CORE_ARM7TDMI</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga91e6d852698de5c4bf64881e7d14f815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa36c7e740d8c131ae06e6d37370dced3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARM__CORE_gaa36c7e740d8c131ae06e6d37370dced3.html#gaa36c7e740d8c131ae06e6d37370dced3">ARM_CORE_ARM9</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gaa36c7e740d8c131ae06e6d37370dced3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59d58292dbd1d8b49306d65c7d25dd7e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARM__CORE.html#ga59d58292dbd1d8b49306d65c7d25dd7e">ARM_ENABLE_WFI_IDLE</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:ga59d58292dbd1d8b49306d65c7d25dd7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">If enabled allows the idle thread to enter a low power mode. <br /></td></tr>
<tr class="separator:ga59d58292dbd1d8b49306d65c7d25dd7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2fab66956f41a7c7a55e9cf15d7c5fb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARM__CORE.html#gab2fab66956f41a7c7a55e9cf15d7c5fb">CH_ARCHITECTURE_ARM</a></td></tr>
<tr class="memdesc:gab2fab66956f41a7c7a55e9cf15d7c5fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defining a generic ARM architecture. <br /></td></tr>
<tr class="separator:gab2fab66956f41a7c7a55e9cf15d7c5fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd8d7947b1128288fbc8f699e3deb579"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CH_ARCHITECTURE_ARM9</b></td></tr>
<tr class="separator:gacd8d7947b1128288fbc8f699e3deb579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee128c531d64d5a635def6857fef3179"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CH_ARCHITECTURE_NAME</b>&#160;&#160;&#160;&quot;ARM9&quot;</td></tr>
<tr class="separator:gaee128c531d64d5a635def6857fef3179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad807bcd87b78f852f9cdf25022c0f11b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CH_CORE_VARIANT_NAME</b>&#160;&#160;&#160;&quot;ARM9&quot;</td></tr>
<tr class="separator:gad807bcd87b78f852f9cdf25022c0f11b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga386c6f8aa08916d3390bd0fb2780f077"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CH_PORT_INFO</b>&#160;&#160;&#160;&quot;Pure ARM mode&quot;</td></tr>
<tr class="separator:ga386c6f8aa08916d3390bd0fb2780f077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga477daebfafd837101372032276529787"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARM__CORE.html#ga477daebfafd837101372032276529787">CH_COMPILER_NAME</a>&#160;&#160;&#160;&quot;GCC &quot; __VERSION__</td></tr>
<tr class="memdesc:ga477daebfafd837101372032276529787"><td class="mdescLeft">&#160;</td><td class="mdescRight">Name of the compiler supported by this port. <br /></td></tr>
<tr class="separator:ga477daebfafd837101372032276529787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5777aa68e4c4786b577953c7237a95d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARM__CORE_gaf5777aa68e4c4786b577953c7237a95d.html#gaf5777aa68e4c4786b577953c7237a95d">SETUP_CONTEXT</a>(workspace,  wsize,  pf,  arg)</td></tr>
<tr class="memdesc:gaf5777aa68e4c4786b577953c7237a95d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform dependent part of the <code><a class="el" href="group__threads_gac6de13d4044b32d3ae9e2066b5d4c030.html#gac6de13d4044b32d3ae9e2066b5d4c030" title="Creates a new thread into a static memory area.">chThdCreateI()</a></code> API.  <a href="group__ARM__CORE_gaf5777aa68e4c4786b577953c7237a95d.html#gaf5777aa68e4c4786b577953c7237a95d">More...</a><br /></td></tr>
<tr class="separator:gaf5777aa68e4c4786b577953c7237a95d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eb4a4369c2d2fe0d2f0214ddc56d78a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARM__CORE_ga7eb4a4369c2d2fe0d2f0214ddc56d78a.html#ga7eb4a4369c2d2fe0d2f0214ddc56d78a">PORT_IDLE_THREAD_STACK_SIZE</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga7eb4a4369c2d2fe0d2f0214ddc56d78a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stack size for the system idle thread.  <a href="group__ARM__CORE_ga7eb4a4369c2d2fe0d2f0214ddc56d78a.html#ga7eb4a4369c2d2fe0d2f0214ddc56d78a">More...</a><br /></td></tr>
<tr class="separator:ga7eb4a4369c2d2fe0d2f0214ddc56d78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a9c892ced18dda34b086372a0c49ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARM__CORE_ga05a9c892ced18dda34b086372a0c49ea.html#ga05a9c892ced18dda34b086372a0c49ea">PORT_INT_REQUIRED_STACK</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:ga05a9c892ced18dda34b086372a0c49ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Per-thread stack overhead for interrupts servicing.  <a href="group__ARM__CORE_ga05a9c892ced18dda34b086372a0c49ea.html#ga05a9c892ced18dda34b086372a0c49ea">More...</a><br /></td></tr>
<tr class="separator:ga05a9c892ced18dda34b086372a0c49ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae5413761dbdc6dd267ba0d43a9098ac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARM__CORE.html#gaae5413761dbdc6dd267ba0d43a9098ac">STACK_ALIGN</a>(n)&#160;&#160;&#160;((((n) - 1) | (sizeof(<a class="el" href="structstkalign__t.html">stkalign_t</a>) - 1)) + 1)</td></tr>
<tr class="memdesc:gaae5413761dbdc6dd267ba0d43a9098ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enforces a correct alignment for a stack area size value. <br /></td></tr>
<tr class="separator:gaae5413761dbdc6dd267ba0d43a9098ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7a83c1c8bde96b77299c36dc598d33d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARM__CORE_gaf7a83c1c8bde96b77299c36dc598d33d.html#gaf7a83c1c8bde96b77299c36dc598d33d">THD_WA_SIZE</a>(n)</td></tr>
<tr class="memdesc:gaf7a83c1c8bde96b77299c36dc598d33d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Computes the thread working area global size.  <a href="group__ARM__CORE_gaf7a83c1c8bde96b77299c36dc598d33d.html#gaf7a83c1c8bde96b77299c36dc598d33d">More...</a><br /></td></tr>
<tr class="separator:gaf7a83c1c8bde96b77299c36dc598d33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8b681d521d3b6c25e7a0304674732c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARM__CORE_gac8b681d521d3b6c25e7a0304674732c9.html#gac8b681d521d3b6c25e7a0304674732c9">WORKING_AREA</a>(s,  n)&#160;&#160;&#160;<a class="el" href="structstkalign__t.html">stkalign_t</a> s[<a class="el" href="group__RVCT__ARMCMx__V7M__CORE_gaf7a83c1c8bde96b77299c36dc598d33d.html#gaf7a83c1c8bde96b77299c36dc598d33d">THD_WA_SIZE</a>(n) / sizeof(<a class="el" href="structstkalign__t.html">stkalign_t</a>)]</td></tr>
<tr class="memdesc:gac8b681d521d3b6c25e7a0304674732c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Static working area allocation.  <a href="group__ARM__CORE_gac8b681d521d3b6c25e7a0304674732c9.html#gac8b681d521d3b6c25e7a0304674732c9">More...</a><br /></td></tr>
<tr class="separator:gac8b681d521d3b6c25e7a0304674732c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1bf4fcf135197fa2b8faf1935a25186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARM__CORE_gaf1bf4fcf135197fa2b8faf1935a25186.html#gaf1bf4fcf135197fa2b8faf1935a25186">PORT_IRQ_PROLOGUE</a>()</td></tr>
<tr class="memdesc:gaf1bf4fcf135197fa2b8faf1935a25186"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ prologue code.  <a href="group__ARM__CORE_gaf1bf4fcf135197fa2b8faf1935a25186.html#gaf1bf4fcf135197fa2b8faf1935a25186">More...</a><br /></td></tr>
<tr class="separator:gaf1bf4fcf135197fa2b8faf1935a25186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65dc6ecfb3cd68961f7abde3a25c2260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARM__CORE_ga65dc6ecfb3cd68961f7abde3a25c2260.html#ga65dc6ecfb3cd68961f7abde3a25c2260">PORT_IRQ_EPILOGUE</a>()</td></tr>
<tr class="memdesc:ga65dc6ecfb3cd68961f7abde3a25c2260"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ epilogue code.  <a href="group__ARM__CORE_ga65dc6ecfb3cd68961f7abde3a25c2260.html#ga65dc6ecfb3cd68961f7abde3a25c2260">More...</a><br /></td></tr>
<tr class="separator:ga65dc6ecfb3cd68961f7abde3a25c2260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae312af21c95e70c459af69c298eb0f9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARM__CORE_gae312af21c95e70c459af69c298eb0f9a.html#gae312af21c95e70c459af69c298eb0f9a">PORT_IRQ_HANDLER</a>(id)&#160;&#160;&#160;<a class="el" href="group__ARMCMx__LPC43xx__M4__VECTORS_ga2804a023941a956288c32ad08b2cf59e.html#ga2804a023941a956288c32ad08b2cf59e">__attribute__</a>((naked)) void id(void)</td></tr>
<tr class="memdesc:gae312af21c95e70c459af69c298eb0f9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ handler function declaration.  <a href="group__ARM__CORE_gae312af21c95e70c459af69c298eb0f9a.html#gae312af21c95e70c459af69c298eb0f9a">More...</a><br /></td></tr>
<tr class="separator:gae312af21c95e70c459af69c298eb0f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14d1e819dc6e26882fce8ace5e8cfe5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARM__CORE_ga14d1e819dc6e26882fce8ace5e8cfe5c.html#ga14d1e819dc6e26882fce8ace5e8cfe5c">PORT_FAST_IRQ_HANDLER</a>(id)&#160;&#160;&#160;<a class="el" href="group__ARMCMx__LPC43xx__M4__VECTORS_ga2804a023941a956288c32ad08b2cf59e.html#ga2804a023941a956288c32ad08b2cf59e">__attribute__</a>((interrupt(&quot;FIQ&quot;))) void id(void)</td></tr>
<tr class="memdesc:ga14d1e819dc6e26882fce8ace5e8cfe5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast IRQ handler function declaration.  <a href="group__ARM__CORE_ga14d1e819dc6e26882fce8ace5e8cfe5c.html#ga14d1e819dc6e26882fce8ace5e8cfe5c">More...</a><br /></td></tr>
<tr class="separator:ga14d1e819dc6e26882fce8ace5e8cfe5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c2ba800834495bb295891490cb1c760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARM__CORE_ga5c2ba800834495bb295891490cb1c760.html#ga5c2ba800834495bb295891490cb1c760">port_init</a>()</td></tr>
<tr class="memdesc:ga5c2ba800834495bb295891490cb1c760"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port-related initialization code.  <a href="group__ARM__CORE_ga5c2ba800834495bb295891490cb1c760.html#ga5c2ba800834495bb295891490cb1c760">More...</a><br /></td></tr>
<tr class="separator:ga5c2ba800834495bb295891490cb1c760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93afe5003f89aed6823c53abde85008c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARM__CORE_ga93afe5003f89aed6823c53abde85008c.html#ga93afe5003f89aed6823c53abde85008c">port_lock</a>()&#160;&#160;&#160;asm volatile (&quot;msr     CPSR_c, #0x9F&quot; : : : &quot;memory&quot;)</td></tr>
<tr class="memdesc:ga93afe5003f89aed6823c53abde85008c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Kernel-lock action.  <a href="group__ARM__CORE_ga93afe5003f89aed6823c53abde85008c.html#ga93afe5003f89aed6823c53abde85008c">More...</a><br /></td></tr>
<tr class="separator:ga93afe5003f89aed6823c53abde85008c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f8aec032be1430c9aa2da540bbb3d02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARM__CORE_ga7f8aec032be1430c9aa2da540bbb3d02.html#ga7f8aec032be1430c9aa2da540bbb3d02">port_unlock</a>()&#160;&#160;&#160;asm volatile (&quot;msr     CPSR_c, #0x1F&quot; : : : &quot;memory&quot;)</td></tr>
<tr class="memdesc:ga7f8aec032be1430c9aa2da540bbb3d02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Kernel-unlock action.  <a href="group__ARM__CORE_ga7f8aec032be1430c9aa2da540bbb3d02.html#ga7f8aec032be1430c9aa2da540bbb3d02">More...</a><br /></td></tr>
<tr class="separator:ga7f8aec032be1430c9aa2da540bbb3d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad2c29ddbf3beaa7a56a92934c6ecc10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARM__CORE_gaad2c29ddbf3beaa7a56a92934c6ecc10.html#gaad2c29ddbf3beaa7a56a92934c6ecc10">port_lock_from_isr</a>()</td></tr>
<tr class="memdesc:gaad2c29ddbf3beaa7a56a92934c6ecc10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Kernel-lock action from an interrupt handler.  <a href="group__ARM__CORE_gaad2c29ddbf3beaa7a56a92934c6ecc10.html#gaad2c29ddbf3beaa7a56a92934c6ecc10">More...</a><br /></td></tr>
<tr class="separator:gaad2c29ddbf3beaa7a56a92934c6ecc10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga808180b335dab0cc87ccdae7abf1e7e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARM__CORE_ga808180b335dab0cc87ccdae7abf1e7e1.html#ga808180b335dab0cc87ccdae7abf1e7e1">port_unlock_from_isr</a>()</td></tr>
<tr class="memdesc:ga808180b335dab0cc87ccdae7abf1e7e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Kernel-unlock action from an interrupt handler.  <a href="group__ARM__CORE_ga808180b335dab0cc87ccdae7abf1e7e1.html#ga808180b335dab0cc87ccdae7abf1e7e1">More...</a><br /></td></tr>
<tr class="separator:ga808180b335dab0cc87ccdae7abf1e7e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6d31bd514eb29e7197ef1cd55282e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARM__CORE_gaf6d31bd514eb29e7197ef1cd55282e72.html#gaf6d31bd514eb29e7197ef1cd55282e72">port_disable</a>()</td></tr>
<tr class="memdesc:gaf6d31bd514eb29e7197ef1cd55282e72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables all the interrupt sources.  <a href="group__ARM__CORE_gaf6d31bd514eb29e7197ef1cd55282e72.html#gaf6d31bd514eb29e7197ef1cd55282e72">More...</a><br /></td></tr>
<tr class="separator:gaf6d31bd514eb29e7197ef1cd55282e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e90cd880fe5c41f84b2e2fe5e519343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARM__CORE_ga1e90cd880fe5c41f84b2e2fe5e519343.html#ga1e90cd880fe5c41f84b2e2fe5e519343">port_suspend</a>()&#160;&#160;&#160;asm volatile (&quot;msr     CPSR_c, #0x9F&quot; : : : &quot;memory&quot;)</td></tr>
<tr class="memdesc:ga1e90cd880fe5c41f84b2e2fe5e519343"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the interrupt sources below kernel-level priority.  <a href="group__ARM__CORE_ga1e90cd880fe5c41f84b2e2fe5e519343.html#ga1e90cd880fe5c41f84b2e2fe5e519343">More...</a><br /></td></tr>
<tr class="separator:ga1e90cd880fe5c41f84b2e2fe5e519343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41dd91365ec18f6fa7c2b2691357313d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARM__CORE_ga41dd91365ec18f6fa7c2b2691357313d.html#ga41dd91365ec18f6fa7c2b2691357313d">port_enable</a>()&#160;&#160;&#160;asm volatile (&quot;msr     CPSR_c, #0x1F&quot; : : : &quot;memory&quot;)</td></tr>
<tr class="memdesc:ga41dd91365ec18f6fa7c2b2691357313d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables all the interrupt sources.  <a href="group__ARM__CORE_ga41dd91365ec18f6fa7c2b2691357313d.html#ga41dd91365ec18f6fa7c2b2691357313d">More...</a><br /></td></tr>
<tr class="separator:ga41dd91365ec18f6fa7c2b2691357313d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc9d69f00e5be735f0cd4b5af2ec0641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARM__CORE_gacc9d69f00e5be735f0cd4b5af2ec0641.html#gacc9d69f00e5be735f0cd4b5af2ec0641">port_switch</a>(ntp,  otp)&#160;&#160;&#160;_port_switch_arm(ntp, otp)</td></tr>
<tr class="memdesc:gacc9d69f00e5be735f0cd4b5af2ec0641"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a context switch between two threads.  <a href="group__ARM__CORE_gacc9d69f00e5be735f0cd4b5af2ec0641.html#gacc9d69f00e5be735f0cd4b5af2ec0641">More...</a><br /></td></tr>
<tr class="separator:gacc9d69f00e5be735f0cd4b5af2ec0641"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaddbadbd04757fc134d1d5995055ee778"><td class="memItemLeft" align="right" valign="top">
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARM__CORE.html#gaddbadbd04757fc134d1d5995055ee778">stkalign_t</a></td></tr>
<tr class="memdesc:gaddbadbd04757fc134d1d5995055ee778"><td class="mdescLeft">&#160;</td><td class="mdescRight">32 bits stack and memory alignment enforcement. <br /></td></tr>
<tr class="separator:gaddbadbd04757fc134d1d5995055ee778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga735acef63faba808a517f820bc81caf5"><td class="memItemLeft" align="right" valign="top">
typedef void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARM__CORE.html#ga735acef63faba808a517f820bc81caf5">regarm_t</a></td></tr>
<tr class="memdesc:ga735acef63faba808a517f820bc81caf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic ARM register. <br /></td></tr>
<tr class="separator:ga735acef63faba808a517f820bc81caf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaffa627cc34d473a5c1b00810798c1592"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARM__CORE_gaffa627cc34d473a5c1b00810798c1592.html#gaffa627cc34d473a5c1b00810798c1592">port_halt</a> (void)</td></tr>
<tr class="memdesc:gaffa627cc34d473a5c1b00810798c1592"><td class="mdescLeft">&#160;</td><td class="mdescRight">Halts the system.  <a href="group__ARM__CORE_gaffa627cc34d473a5c1b00810798c1592.html#gaffa627cc34d473a5c1b00810798c1592">More...</a><br /></td></tr>
<tr class="separator:gaffa627cc34d473a5c1b00810798c1592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga095972a47003cf70c37f9efee7184530"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>_port_switch_arm</b> (<a class="el" href="structThread.html">Thread</a> *ntp, <a class="el" href="structThread.html">Thread</a> *otp)</td></tr>
<tr class="separator:ga095972a47003cf70c37f9efee7184530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ef5f090a97bb3e66c7d9da7c4af3c52"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ARM__CORE_ga0ef5f090a97bb3e66c7d9da7c4af3c52.html#ga0ef5f090a97bb3e66c7d9da7c4af3c52">_port_thread_start</a> (void)</td></tr>
<tr class="memdesc:ga0ef5f090a97bb3e66c7d9da7c4af3c52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start a thread by invoking its work function.  <a href="group__ARM__CORE_ga0ef5f090a97bb3e66c7d9da7c4af3c52.html#ga0ef5f090a97bb3e66c7d9da7c4af3c52">More...</a><br /></td></tr>
<tr class="separator:ga0ef5f090a97bb3e66c7d9da7c4af3c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>ARM7/9 architecture port macros and structures. </p>
</div></div><!-- contents -->
<div class="ttc" id="agroup__ARM__CORE_html_gaae5413761dbdc6dd267ba0d43a9098ac"><div class="ttname"><a href="group__ARM__CORE.html#gaae5413761dbdc6dd267ba0d43a9098ac">STACK_ALIGN</a></div><div class="ttdeci">#define STACK_ALIGN(n)</div><div class="ttdoc">Enforces a correct alignment for a stack area size value.</div><div class="ttdef"><b>Definition:</b> chcore.h:251</div></div>
<div class="ttc" id="agroup__ARM__CORE_ga05a9c892ced18dda34b086372a0c49ea_html_ga05a9c892ced18dda34b086372a0c49ea"><div class="ttname"><a href="group__ARM__CORE_ga05a9c892ced18dda34b086372a0c49ea.html#ga05a9c892ced18dda34b086372a0c49ea">PORT_INT_REQUIRED_STACK</a></div><div class="ttdeci">#define PORT_INT_REQUIRED_STACK</div><div class="ttdoc">Per-thread stack overhead for interrupts servicing.</div><div class="ttdef"><b>Definition:</b> chcore.h:245</div></div>
<div class="ttc" id="agroup__ARM__CORE_ga0ef5f090a97bb3e66c7d9da7c4af3c52_html_ga0ef5f090a97bb3e66c7d9da7c4af3c52"><div class="ttname"><a href="group__ARM__CORE_ga0ef5f090a97bb3e66c7d9da7c4af3c52.html#ga0ef5f090a97bb3e66c7d9da7c4af3c52">_port_thread_start</a></div><div class="ttdeci">void _port_thread_start(void)</div><div class="ttdoc">Start a thread by invoking its work function.</div><div class="ttdef"><b>Definition:</b> chcore_v6m.c:198</div></div>
<div class="ttc" id="astructThread_html"><div class="ttname"><a href="structThread.html">Thread</a></div><div class="ttdoc">Structure representing a thread.</div><div class="ttdef"><b>Definition:</b> chthreads.h:94</div></div>
<div class="ttc" id="astructintctx_html"><div class="ttname"><a href="structintctx.html">intctx</a></div><div class="ttdoc">System saved context.</div><div class="ttdef"><b>Definition:</b> chcore.h:130</div></div>
<div class="ttc" id="astructextctx_html"><div class="ttname"><a href="structextctx.html">extctx</a></div><div class="ttdoc">Interrupt saved context.</div><div class="ttdef"><b>Definition:</b> chcore.h:122</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
