v 20140308 2
P 4600 4300 4900 4300 1 0 0
{
T 4805 4345 5 8 1 1 0 6 1
pinnumber=4
T 4800 4350 5 8 0 1 180 2 1
pinseq=4
T 4955 4295 9 8 1 1 0 0 1
pinlabel=SWDIO/PIO0_2/TMS
T 4950 4300 5 8 0 1 180 8 1
pintype=io
}
P 8900 4300 8600 4300 1 0 0
{
T 8695 4345 5 8 1 1 0 0 1
pinnumber=5
T 8700 4350 5 8 0 1 180 8 1
pinseq=5
T 8545 4295 9 8 1 1 0 6 1
pinlabel=PIO0_1/ACMP_I2/CLKIN/TDI
T 8550 4300 5 8 0 1 180 2 1
pintype=io
}
P 8900 4700 8600 4700 1 0 0
{
T 8695 4745 5 8 1 1 0 0 1
pinnumber=6
T 8700 4750 5 8 0 1 180 8 1
pinseq=6
T 8545 4695 9 8 1 1 0 6 1
pinlabel=VDD
T 8550 4700 5 8 0 1 180 2 1
pintype=pwr
}
P 8900 5100 8600 5100 1 0 0
{
T 8695 5145 5 8 1 1 0 0 1
pinnumber=7
T 8700 5150 5 8 0 1 180 8 1
pinseq=7
T 8545 5095 9 8 1 1 0 6 1
pinlabel=VSS
T 8550 5100 5 8 0 1 180 2 1
pintype=pwr
}
P 4600 4700 4900 4700 1 0 0
{
T 4805 4745 5 8 1 1 0 6 1
pinnumber=3
T 4800 4750 5 8 0 1 180 2 1
pinseq=3
T 4955 4695 9 8 1 1 0 0 1
pinlabel=SWCLK/PIO0_3/TCK
T 4950 4700 5 8 0 1 180 8 1
pintype=io
}
P 4600 5100 4900 5100 1 0 0
{
T 4805 5145 5 8 1 1 0 6 1
pinnumber=2
T 4800 5150 5 8 0 1 180 2 1
pinseq=2
T 4955 5095 9 8 1 1 0 0 1
pinlabel=PIO0_4/WAKEUP/\_TRST
T 4950 5100 5 8 0 1 180 8 1
pintype=io
}
P 4600 5500 4900 5500 1 0 0
{
T 4805 5545 5 8 1 1 0 6 1
pinnumber=1
T 4800 5550 5 8 0 1 180 2 1
pinseq=1
T 4955 5495 9 8 1 1 0 0 1
pinlabel=\_RESET\_/PIO0_5
T 4950 5500 5 8 0 1 180 8 1
pintype=io
}
P 8900 5500 8600 5500 1 0 0
{
T 8695 5545 5 8 1 1 0 0 1
pinnumber=8
T 8700 5550 5 8 0 1 180 8 1
pinseq=8
T 8545 5495 9 8 1 1 0 6 1
pinlabel=PIO0_0/ACMP_I1/TDO
T 8550 5500 5 8 0 1 180 2 1
pintype=io
}
B 4900 4100 3700 1800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 8300 4000 8 10 1 1 180 0 1
refdes=U?
T 4900 4000 9 10 1 0 180 6 1
LPC810M021JN8
T 400 2400 5 10 0 0 0 0 1
device=LPC810M021JN8
T 400 2600 5 10 0 0 0 0 1
documentation=http://www.nxp.com/documents/data_sheet/LPC81XM.pdf
T 400 2800 5 10 0 0 0 0 1
description=Cortex-M0
T 400 3000 5 10 0 0 0 0 1
numslots=0
