Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jun  4 17:31:36 2024
| Host         : Aurora running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: fpga_rst (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[0][0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[0][10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[0][11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[0][12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[0][13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[0][14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[0][15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[0][16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[0][17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[0][18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[0][19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[0][1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[0][20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[0][21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[0][22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[0][23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[0][24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[0][25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[0][26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[0][27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[0][28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[0][29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[0][2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[0][30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[0][31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[0][3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[0][4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[0][5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[0][6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[0][7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[0][8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[0][9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[10][0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[10][10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[10][11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[10][12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[10][13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[10][14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[10][15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[10][16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[10][17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[10][18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[10][19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[10][1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[10][20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[10][21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[10][22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[10][23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[10][24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[10][25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[10][26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[10][27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[10][28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[10][29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[10][2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[10][30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[10][31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[10][3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[10][4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[10][5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[10][6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[10][7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[10][8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[10][9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[11][0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[11][10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[11][11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[11][12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[11][13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[11][14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[11][15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[11][16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[11][17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[11][18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[11][19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[11][1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[11][20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[11][21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[11][22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[11][23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[11][24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[11][25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[11][26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[11][27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[11][28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[11][29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[11][2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[11][30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[11][31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[11][3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[11][4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[11][5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[11][6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[11][7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[11][8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[11][9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[12][0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[12][10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[12][11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[12][12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[12][13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[12][14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[12][15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[12][16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[12][17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[12][18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[12][19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[12][1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[12][20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[12][21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[12][22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[12][23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[12][24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[12][25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[12][26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[12][27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[12][28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[12][29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[12][2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[12][30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[12][31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[12][3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[12][4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[12][5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[12][6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[12][7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[12][8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[12][9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[13][0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[13][10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[13][11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[13][12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[13][13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[13][14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[13][15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[13][16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[13][17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[13][18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[13][19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[13][1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[13][20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[13][21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[13][22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[13][23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[13][24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[13][25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[13][26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[13][27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[13][28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[13][29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[13][2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[13][30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[13][31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[13][3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[13][4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[13][5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[13][6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[13][7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[13][8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[13][9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[14][0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[14][10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[14][11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[14][12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[14][13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[14][14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[14][15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[14][16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[14][17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[14][18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[14][19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[14][1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[14][20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[14][21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[14][22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[14][23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[14][24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[14][25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[14][26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[14][27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[14][28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[14][29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[14][2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[14][30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[14][31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[14][3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[14][4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[14][5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[14][6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[14][7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[14][8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[14][9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[15][0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[15][10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[15][11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[15][12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[15][13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[15][14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[15][15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[15][16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[15][17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[15][18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[15][19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[15][1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[15][20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[15][21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[15][22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[15][23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[15][24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[15][25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[15][26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[15][27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[15][28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[15][29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[15][2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[15][30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[15][31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[15][3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[15][4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[15][5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[15][6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[15][7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[15][8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[15][9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[16][0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[16][10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[16][11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[16][12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[16][13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[16][14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[16][15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[16][16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[16][17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[16][18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[16][19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[16][1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[16][20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[16][21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[16][22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[16][23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[16][24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[16][25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[16][26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[16][27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[16][28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[16][29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[16][2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[16][30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[16][31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[16][3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[16][4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[16][5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[16][6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[16][7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[16][8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[16][9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[17][0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[17][10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[17][11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[17][12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[17][13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[17][14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[17][15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[17][16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[17][17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[17][18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[17][19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[17][1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[17][20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[17][21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[17][22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[17][23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[17][24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[17][25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[17][26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[17][27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[17][28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[17][29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[17][2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[17][30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[17][31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[17][3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[17][4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[17][5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[17][6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[17][7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[17][8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[17][9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[18][0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[18][10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[18][11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[18][12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[18][13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[18][14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[18][15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[18][16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[18][17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[18][18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[18][19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[18][1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[18][20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[18][21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[18][22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[18][23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[18][24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[18][25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[18][26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[18][27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[18][28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[18][29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[18][2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[18][30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[18][31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[18][3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[18][4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[18][5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[18][6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[18][7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[18][8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[18][9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[19][0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[19][10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[19][11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[19][12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[19][13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[19][14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[19][15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[19][16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[19][17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[19][18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[19][19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[19][1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[19][20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[19][21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[19][22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[19][23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[19][24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[19][25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[19][26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[19][27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[19][28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[19][29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[19][2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[19][30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[19][31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[19][3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[19][4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[19][5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[19][6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[19][7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[19][8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[19][9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[1][0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[1][10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[1][11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[1][12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[1][13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[1][14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[1][15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[1][16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[1][17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[1][18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[1][19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[1][1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[1][20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[1][21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[1][22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[1][23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[1][24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[1][25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[1][26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[1][27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[1][28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[1][29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[1][2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[1][30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[1][31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[1][3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[1][4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[1][5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[1][6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[1][7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[1][8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[1][9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[20][0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[20][10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[20][11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[20][12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[20][13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[20][14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[20][15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[20][16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[20][17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[20][18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[20][19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[20][1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[20][20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[20][21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[20][22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[20][23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[20][24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[20][25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[20][26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[20][27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[20][28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[20][29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[20][2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[20][30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[20][31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[20][3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[20][4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[20][5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[20][6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[20][7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[20][8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[20][9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[21][0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[21][10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[21][11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[21][12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[21][13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[21][14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[21][15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[21][16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[21][17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[21][18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[21][19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[21][1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[21][20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[21][21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[21][22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[21][23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[21][24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[21][25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[21][26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[21][27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[21][28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[21][29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[21][2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[21][30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[21][31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[21][3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[21][4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[21][5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[21][6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[21][7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[21][8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[21][9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[22][0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[22][10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[22][11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[22][12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[22][13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[22][14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[22][15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[22][16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[22][17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[22][18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[22][19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[22][1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[22][20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[22][21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[22][22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[22][23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[22][24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[22][25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[22][26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[22][27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[22][28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[22][29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[22][2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[22][30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[22][31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[22][3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[22][4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[22][5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[22][6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[22][7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[22][8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[22][9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[23][0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[23][10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[23][11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[23][12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[23][13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[23][14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[23][15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[23][16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[23][17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[23][18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[23][19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[23][1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[23][20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[23][21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[23][22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[23][23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[23][24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[23][25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[23][26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[23][27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[23][28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[23][29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[23][2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[23][30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[23][31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[23][3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[23][4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[23][5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[23][6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[23][7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[23][8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[23][9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[24][0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[24][10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[24][11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[24][12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[24][13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[24][14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[24][15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[24][16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[24][17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[24][18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[24][19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[24][1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[24][20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[24][21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[24][22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[24][23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[24][24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[24][25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[24][26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[24][27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[24][28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[24][29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[24][2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[24][30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[24][31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[24][3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[24][4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[24][5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[24][6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[24][7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[24][8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[24][9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[25][0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[25][10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[25][11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[25][12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[25][13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[25][14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[25][15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[25][16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[25][17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[25][18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[25][19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[25][1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[25][20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[25][21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[25][22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[25][23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[25][24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[25][25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[25][26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[25][27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[25][28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[25][29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[25][2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[25][30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[25][31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[25][3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[25][4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[25][5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[25][6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[25][7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[25][8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[25][9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[26][0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[26][10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[26][11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[26][12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[26][13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[26][14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[26][15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[26][16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[26][17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[26][18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[26][19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[26][1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[26][20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[26][21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[26][22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[26][23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[26][24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[26][25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[26][26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[26][27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[26][28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[26][29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[26][2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[26][30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[26][31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[26][3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[26][4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[26][5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[26][6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[26][7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[26][8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[26][9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[27][0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[27][10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[27][11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[27][12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[27][13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[27][14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[27][15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[27][16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[27][17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[27][18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[27][19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[27][1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[27][20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[27][21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[27][22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[27][23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[27][24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[27][25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[27][26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[27][27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[27][28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[27][29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[27][2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[27][30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[27][31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[27][3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[27][4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[27][5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[27][6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[27][7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[27][8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[27][9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[28][0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[28][10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[28][11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[28][12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[28][13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[28][14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[28][15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[28][16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[28][17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[28][18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[28][19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[28][1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[28][20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[28][21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[28][22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[28][23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[28][24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[28][25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[28][26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[28][27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[28][28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[28][29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[28][2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[28][30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[28][31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[28][3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[28][4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[28][5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[28][6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[28][7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[28][8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[28][9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[29][0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[29][10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[29][11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[29][12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[29][13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[29][14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[29][15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[29][16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[29][17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[29][18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[29][19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[29][1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[29][20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[29][21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[29][22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[29][23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[29][24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[29][25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[29][26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[29][27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[29][28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[29][29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[29][2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[29][30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[29][31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[29][3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[29][4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[29][5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[29][6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[29][7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[29][8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[29][9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[2][0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[2][10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[2][11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[2][12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[2][13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[2][14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[2][15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[2][16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[2][17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[2][18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[2][19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[2][1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[2][20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[2][21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[2][22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[2][23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[2][24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[2][25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[2][26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[2][27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[2][28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[2][29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[2][2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[2][30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[2][31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[2][3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[2][4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[2][5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[2][6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[2][7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[2][8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[2][9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[30][0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[30][10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[30][11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[30][12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[30][13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[30][14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[30][15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[30][16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[30][17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[30][18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[30][19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[30][1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[30][20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[30][21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[30][22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[30][23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[30][24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[30][25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[30][26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[30][27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[30][28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[30][29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[30][2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[30][30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[30][31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[30][3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[30][4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[30][5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[30][6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[30][7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[30][8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[30][9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[31][0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[31][10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[31][11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[31][12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[31][13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[31][14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[31][15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[31][16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[31][17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[31][18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[31][19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[31][1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[31][20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[31][21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[31][22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[31][23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[31][24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[31][25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[31][26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[31][27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[31][28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[31][29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[31][2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[31][30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[31][31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[31][3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[31][4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[31][5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[31][6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[31][7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[31][8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[31][9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[3][0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[3][10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[3][11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[3][12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[3][13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[3][14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[3][15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[3][16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[3][17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[3][18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[3][19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[3][1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[3][20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[3][21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[3][22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[3][23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[3][24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[3][25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[3][26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[3][27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[3][28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[3][29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[3][2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[3][30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[3][31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[3][3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[3][4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[3][5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[3][6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[3][7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[3][8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[3][9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[4][0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[4][10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[4][11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[4][12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[4][13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[4][14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[4][15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[4][16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[4][17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[4][18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[4][19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[4][1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[4][20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[4][21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[4][22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[4][23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[4][24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[4][25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[4][26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[4][27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[4][28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[4][29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[4][2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[4][30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[4][31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[4][3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[4][4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[4][5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[4][6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[4][7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[4][8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[4][9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[5][0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[5][10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[5][11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[5][12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[5][13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[5][14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[5][15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[5][16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[5][17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[5][18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[5][19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[5][1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[5][20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[5][21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[5][22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[5][23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[5][24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[5][25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[5][26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[5][27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[5][28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[5][29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[5][2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[5][30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[5][31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[5][3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[5][4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[5][5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[5][6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[5][7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[5][8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[5][9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[6][0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[6][10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[6][11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[6][12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[6][13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[6][14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[6][15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[6][16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[6][17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[6][18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[6][19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[6][1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[6][20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[6][21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[6][22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[6][23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[6][24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[6][25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[6][26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[6][27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[6][28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[6][29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[6][2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[6][30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[6][31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[6][3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[6][4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[6][5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[6][6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[6][7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[6][8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[6][9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[7][0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[7][10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[7][11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[7][12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[7][13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[7][14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[7][15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[7][16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[7][17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[7][18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[7][19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[7][1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[7][20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[7][21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[7][22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[7][23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[7][24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[7][25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[7][26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[7][27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[7][28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[7][29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[7][2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[7][30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[7][31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[7][3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[7][4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[7][5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[7][6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[7][7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[7][8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[7][9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[8][0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[8][10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[8][11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[8][12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[8][13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[8][14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[8][15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[8][16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[8][17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[8][18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[8][19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[8][1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[8][20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[8][21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[8][22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[8][23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[8][24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[8][25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[8][26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[8][27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[8][28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[8][29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[8][2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[8][30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[8][31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[8][3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[8][4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[8][5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[8][6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[8][7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[8][8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[8][9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[9][0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[9][10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[9][11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[9][12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[9][13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[9][14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[9][15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[9][16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[9][17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[9][18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[9][19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[9][1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[9][20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[9][21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[9][22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[9][23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[9][24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[9][25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[9][26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[9][27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[9][28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[9][29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[9][2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[9][30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[9][31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[9][3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[9][4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[9][5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[9][6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[9][7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[9][8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_decoder/regFile/registers_reg[9][9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_fetch/tempPC_reg[0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_fetch/tempPC_reg[10]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_fetch/tempPC_reg[11]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_fetch/tempPC_reg[12]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_fetch/tempPC_reg[13]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_fetch/tempPC_reg[14]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_fetch/tempPC_reg[15]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_fetch/tempPC_reg[16]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_fetch/tempPC_reg[17]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_fetch/tempPC_reg[18]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_fetch/tempPC_reg[19]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_fetch/tempPC_reg[1]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_fetch/tempPC_reg[20]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_fetch/tempPC_reg[21]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_fetch/tempPC_reg[22]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_fetch/tempPC_reg[23]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_fetch/tempPC_reg[24]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_fetch/tempPC_reg[25]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_fetch/tempPC_reg[26]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_fetch/tempPC_reg[27]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_fetch/tempPC_reg[28]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_fetch/tempPC_reg[29]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_fetch/tempPC_reg[2]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_fetch/tempPC_reg[30]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_fetch/tempPC_reg[31]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_fetch/tempPC_reg[3]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_fetch/tempPC_reg[4]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_fetch/tempPC_reg[5]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_fetch/tempPC_reg[6]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_fetch/tempPC_reg[7]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_fetch/tempPC_reg[8]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: inst_fetch/tempPC_reg[9]/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: segs_inst/divclk_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[7]/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/rdStat_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_inst/inst/upg_inst/upg_done_o_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: upg_rst_reg/Q (HIGH)

 There are 428 register/latch pins with no clock driven by root clock pin: vgas_inst/vga_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1371 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 32 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.094        0.000                      0                 3109        0.073        0.000                      0                 3109        2.633        0.000                       0                  1352  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
clk1/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clkfbout_cpuclk  {0.000 25.000}       50.000          20.000          
  cpu_clk_cpuclk   {0.000 50.000}       100.000         10.000          
  uart_clk_cpuclk  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_cpuclk                                                                                                                                                    2.633        0.000                       0                     3  
  cpu_clk_cpuclk        15.094        0.000                      0                 2680        0.237        0.000                      0                 2680       49.500        0.000                       0                  1176  
  uart_clk_cpuclk       91.905        0.000                      0                  629        0.073        0.000                      0                  629       49.020        0.000                       0                   204  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
uart_clk_cpuclk  cpu_clk_cpuclk        41.328        0.000                      0                 1680        0.392        0.000                      0                 1680  
cpu_clk_cpuclk   uart_clk_cpuclk       65.264        0.000                      0                  328        0.219        0.000                      0                  328  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk1/inst/clk_in1
  To Clock:  clk1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk1/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk1/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y5   clk1/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_cpuclk
  To Clock:  cpu_clk_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       15.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.094ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (cpu_clk_cpuclk fall@50.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        32.874ns  (logic 6.415ns (19.514%)  route 26.459ns (80.486%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -1.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.205ns = ( 48.795 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        2.395    -3.081    rom_inst/cpu_clk
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.152    -2.929 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          2.342    -0.587    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.656     2.069 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.364     3.432    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[1]
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.556 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=258, routed)         4.583     8.139    inst_decoder/regFile/Instruction_o[2]
    SLICE_X59Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.263 r  inst_decoder/regFile/ALUResult0_carry_i_57/O
                         net (fo=1, routed)           0.000     8.263    inst_decoder/regFile/ALUResult0_carry_i_57_n_1
    SLICE_X59Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     8.475 r  inst_decoder/regFile/ALUResult0_carry_i_23/O
                         net (fo=1, routed)           0.957     9.432    inst_decoder/regFile/ALUResult0_carry_i_23_n_1
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.299     9.731 r  inst_decoder/regFile/ALUResult0_carry_i_4/O
                         net (fo=26, routed)          2.058    11.790    rom_inst/rd1[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I3_O)        0.124    11.914 r  rom_inst/BranchOut_carry_i_24/O
                         net (fo=2, routed)           0.173    12.086    rom_inst/BranchOut_carry_i_24_n_1
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.210 r  rom_inst/BranchOut_carry_i_10/O
                         net (fo=2, routed)           1.138    13.348    rom_inst/BranchOut_carry_i_10_n_1
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.124    13.472 r  rom_inst/BranchOut_carry_i_14/O
                         net (fo=1, routed)           0.000    13.472    rom_inst/BranchOut_carry_i_14_n_1
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.985 r  rom_inst/BranchOut_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.985    rom_inst/BranchOut_carry_i_5_n_1
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.102 r  rom_inst/BranchOut_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.102    rom_inst/BranchOut_carry__0_i_5_n_1
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.219 r  rom_inst/BranchOut_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.219    rom_inst/BranchOut_carry__1_i_5_n_1
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.336 r  rom_inst/BranchOut_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.336    rom_inst/BranchOut_carry__2_i_5_n_1
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.651 f  rom_inst/BranchOut_carry__3_i_5/O[3]
                         net (fo=3, routed)           1.020    15.671    rom_inst/immOut[19]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.307    15.978 f  rom_inst/ALUResult2_carry__1_i_12/O
                         net (fo=8, routed)           1.346    17.324    rom_inst/registers_reg[0][31]_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124    17.448 f  rom_inst/registers[31][30]_i_23/O
                         net (fo=6, routed)           2.000    19.448    rom_inst/registers[31][30]_i_23_n_1
    SLICE_X59Y17         LUT6 (Prop_lut6_I2_O)        0.124    19.572 r  rom_inst/registers[31][30]_i_16/O
                         net (fo=42, routed)          1.446    21.019    rom_inst/registers[31][30]_i_16_n_1
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.124    21.143 r  rom_inst/registers[31][7]_i_25/O
                         net (fo=1, routed)           0.573    21.716    rom_inst/registers[31][7]_i_25_n_1
    SLICE_X63Y16         LUT6 (Prop_lut6_I4_O)        0.124    21.840 r  rom_inst/registers[31][7]_i_23/O
                         net (fo=2, routed)           0.415    22.255    rom_inst/registers[31][7]_i_23_n_1
    SLICE_X63Y14         LUT3 (Prop_lut3_I0_O)        0.124    22.379 r  rom_inst/registers[31][5]_i_13/O
                         net (fo=3, routed)           1.271    23.650    rom_inst/registers[31][5]_i_13_n_1
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.124    23.774 r  rom_inst/registers[31][3]_i_13/O
                         net (fo=2, routed)           1.258    25.032    rom_inst/registers[31][3]_i_13_n_1
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.124    25.156 r  rom_inst/registers[31][2]_i_8/O
                         net (fo=1, routed)           1.081    26.237    rom_inst/registers[31][2]_i_8_n_1
    SLICE_X46Y10         LUT6 (Prop_lut6_I5_O)        0.124    26.361 r  rom_inst/registers[31][2]_i_3/O
                         net (fo=2, routed)           1.579    27.941    rom_inst/ALUResult[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.150    28.091 r  rom_inst/dm_i_16/O
                         net (fo=15, routed)          4.197    32.287    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    51.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    43.427 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    45.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.100 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        1.637    46.738    dmem/cpu_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I0_O)        0.095    46.833 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.962    48.795    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    48.218    
                         clock uncertainty           -0.226    47.992    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.611    47.381    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.381    
                         arrival time                         -32.287    
  -------------------------------------------------------------------
                         slack                                 15.094    

Slack (MET) :             15.108ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (cpu_clk_cpuclk fall@50.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        32.299ns  (logic 6.415ns (19.861%)  route 25.884ns (80.139%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -1.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.766ns = ( 48.234 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        2.395    -3.081    rom_inst/cpu_clk
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.152    -2.929 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          2.342    -0.587    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.656     2.069 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.364     3.432    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[1]
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.556 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=258, routed)         4.583     8.139    inst_decoder/regFile/Instruction_o[2]
    SLICE_X59Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.263 r  inst_decoder/regFile/ALUResult0_carry_i_57/O
                         net (fo=1, routed)           0.000     8.263    inst_decoder/regFile/ALUResult0_carry_i_57_n_1
    SLICE_X59Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     8.475 r  inst_decoder/regFile/ALUResult0_carry_i_23/O
                         net (fo=1, routed)           0.957     9.432    inst_decoder/regFile/ALUResult0_carry_i_23_n_1
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.299     9.731 r  inst_decoder/regFile/ALUResult0_carry_i_4/O
                         net (fo=26, routed)          2.058    11.790    rom_inst/rd1[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I3_O)        0.124    11.914 r  rom_inst/BranchOut_carry_i_24/O
                         net (fo=2, routed)           0.173    12.086    rom_inst/BranchOut_carry_i_24_n_1
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.210 r  rom_inst/BranchOut_carry_i_10/O
                         net (fo=2, routed)           1.138    13.348    rom_inst/BranchOut_carry_i_10_n_1
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.124    13.472 r  rom_inst/BranchOut_carry_i_14/O
                         net (fo=1, routed)           0.000    13.472    rom_inst/BranchOut_carry_i_14_n_1
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.985 r  rom_inst/BranchOut_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.985    rom_inst/BranchOut_carry_i_5_n_1
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.102 r  rom_inst/BranchOut_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.102    rom_inst/BranchOut_carry__0_i_5_n_1
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.219 r  rom_inst/BranchOut_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.219    rom_inst/BranchOut_carry__1_i_5_n_1
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.336 r  rom_inst/BranchOut_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.336    rom_inst/BranchOut_carry__2_i_5_n_1
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.651 f  rom_inst/BranchOut_carry__3_i_5/O[3]
                         net (fo=3, routed)           1.020    15.671    rom_inst/immOut[19]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.307    15.978 f  rom_inst/ALUResult2_carry__1_i_12/O
                         net (fo=8, routed)           1.346    17.324    rom_inst/registers_reg[0][31]_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124    17.448 f  rom_inst/registers[31][30]_i_23/O
                         net (fo=6, routed)           2.000    19.448    rom_inst/registers[31][30]_i_23_n_1
    SLICE_X59Y17         LUT6 (Prop_lut6_I2_O)        0.124    19.572 r  rom_inst/registers[31][30]_i_16/O
                         net (fo=42, routed)          1.446    21.019    rom_inst/registers[31][30]_i_16_n_1
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.124    21.143 r  rom_inst/registers[31][7]_i_25/O
                         net (fo=1, routed)           0.573    21.716    rom_inst/registers[31][7]_i_25_n_1
    SLICE_X63Y16         LUT6 (Prop_lut6_I4_O)        0.124    21.840 r  rom_inst/registers[31][7]_i_23/O
                         net (fo=2, routed)           0.415    22.255    rom_inst/registers[31][7]_i_23_n_1
    SLICE_X63Y14         LUT3 (Prop_lut3_I0_O)        0.124    22.379 r  rom_inst/registers[31][5]_i_13/O
                         net (fo=3, routed)           1.271    23.650    rom_inst/registers[31][5]_i_13_n_1
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.124    23.774 r  rom_inst/registers[31][3]_i_13/O
                         net (fo=2, routed)           1.258    25.032    rom_inst/registers[31][3]_i_13_n_1
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.124    25.156 r  rom_inst/registers[31][2]_i_8/O
                         net (fo=1, routed)           1.081    26.237    rom_inst/registers[31][2]_i_8_n_1
    SLICE_X46Y10         LUT6 (Prop_lut6_I5_O)        0.124    26.361 r  rom_inst/registers[31][2]_i_3/O
                         net (fo=2, routed)           1.579    27.941    rom_inst/ALUResult[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.150    28.091 r  rom_inst/dm_i_16/O
                         net (fo=15, routed)          3.621    31.712    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y2          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    51.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    43.427 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    45.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.100 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        1.637    46.738    dmem/cpu_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I0_O)        0.095    46.833 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.402    48.234    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    47.658    
                         clock uncertainty           -0.226    47.431    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.611    46.820    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.820    
                         arrival time                         -31.712    
  -------------------------------------------------------------------
                         slack                                 15.108    

Slack (MET) :             15.477ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (cpu_clk_cpuclk fall@50.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        32.712ns  (logic 6.415ns (19.611%)  route 26.297ns (80.389%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.985ns = ( 49.015 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        2.395    -3.081    rom_inst/cpu_clk
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.152    -2.929 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          2.342    -0.587    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.656     2.069 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.364     3.432    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[1]
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.556 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=258, routed)         4.583     8.139    inst_decoder/regFile/Instruction_o[2]
    SLICE_X59Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.263 r  inst_decoder/regFile/ALUResult0_carry_i_57/O
                         net (fo=1, routed)           0.000     8.263    inst_decoder/regFile/ALUResult0_carry_i_57_n_1
    SLICE_X59Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     8.475 r  inst_decoder/regFile/ALUResult0_carry_i_23/O
                         net (fo=1, routed)           0.957     9.432    inst_decoder/regFile/ALUResult0_carry_i_23_n_1
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.299     9.731 r  inst_decoder/regFile/ALUResult0_carry_i_4/O
                         net (fo=26, routed)          2.058    11.790    rom_inst/rd1[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I3_O)        0.124    11.914 r  rom_inst/BranchOut_carry_i_24/O
                         net (fo=2, routed)           0.173    12.086    rom_inst/BranchOut_carry_i_24_n_1
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.210 r  rom_inst/BranchOut_carry_i_10/O
                         net (fo=2, routed)           1.138    13.348    rom_inst/BranchOut_carry_i_10_n_1
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.124    13.472 r  rom_inst/BranchOut_carry_i_14/O
                         net (fo=1, routed)           0.000    13.472    rom_inst/BranchOut_carry_i_14_n_1
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.985 r  rom_inst/BranchOut_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.985    rom_inst/BranchOut_carry_i_5_n_1
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.102 r  rom_inst/BranchOut_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.102    rom_inst/BranchOut_carry__0_i_5_n_1
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.219 r  rom_inst/BranchOut_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.219    rom_inst/BranchOut_carry__1_i_5_n_1
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.336 r  rom_inst/BranchOut_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.336    rom_inst/BranchOut_carry__2_i_5_n_1
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.651 f  rom_inst/BranchOut_carry__3_i_5/O[3]
                         net (fo=3, routed)           1.020    15.671    rom_inst/immOut[19]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.307    15.978 f  rom_inst/ALUResult2_carry__1_i_12/O
                         net (fo=8, routed)           1.346    17.324    rom_inst/registers_reg[0][31]_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124    17.448 f  rom_inst/registers[31][30]_i_23/O
                         net (fo=6, routed)           2.000    19.448    rom_inst/registers[31][30]_i_23_n_1
    SLICE_X59Y17         LUT6 (Prop_lut6_I2_O)        0.124    19.572 r  rom_inst/registers[31][30]_i_16/O
                         net (fo=42, routed)          1.446    21.019    rom_inst/registers[31][30]_i_16_n_1
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.124    21.143 r  rom_inst/registers[31][7]_i_25/O
                         net (fo=1, routed)           0.573    21.716    rom_inst/registers[31][7]_i_25_n_1
    SLICE_X63Y16         LUT6 (Prop_lut6_I4_O)        0.124    21.840 r  rom_inst/registers[31][7]_i_23/O
                         net (fo=2, routed)           0.415    22.255    rom_inst/registers[31][7]_i_23_n_1
    SLICE_X63Y14         LUT3 (Prop_lut3_I0_O)        0.124    22.379 r  rom_inst/registers[31][5]_i_13/O
                         net (fo=3, routed)           1.271    23.650    rom_inst/registers[31][5]_i_13_n_1
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.124    23.774 r  rom_inst/registers[31][3]_i_13/O
                         net (fo=2, routed)           1.258    25.032    rom_inst/registers[31][3]_i_13_n_1
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.124    25.156 r  rom_inst/registers[31][2]_i_8/O
                         net (fo=1, routed)           1.081    26.237    rom_inst/registers[31][2]_i_8_n_1
    SLICE_X46Y10         LUT6 (Prop_lut6_I5_O)        0.124    26.361 r  rom_inst/registers[31][2]_i_3/O
                         net (fo=2, routed)           1.579    27.941    rom_inst/ALUResult[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.150    28.091 r  rom_inst/dm_i_16/O
                         net (fo=15, routed)          4.034    32.125    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y9          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    51.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    43.427 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    45.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.100 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        1.637    46.738    dmem/cpu_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I0_O)        0.095    46.833 r  dmem/dm_i_1/O
                         net (fo=32, routed)          2.182    49.015    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    48.438    
                         clock uncertainty           -0.226    48.212    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.611    47.601    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.601    
                         arrival time                         -32.125    
  -------------------------------------------------------------------
                         slack                                 15.477    

Slack (MET) :             15.498ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (cpu_clk_cpuclk fall@50.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        32.536ns  (logic 6.415ns (19.716%)  route 26.121ns (80.284%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -1.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.139ns = ( 48.861 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        2.395    -3.081    rom_inst/cpu_clk
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.152    -2.929 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          2.342    -0.587    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.656     2.069 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.364     3.432    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[1]
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.556 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=258, routed)         4.583     8.139    inst_decoder/regFile/Instruction_o[2]
    SLICE_X59Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.263 r  inst_decoder/regFile/ALUResult0_carry_i_57/O
                         net (fo=1, routed)           0.000     8.263    inst_decoder/regFile/ALUResult0_carry_i_57_n_1
    SLICE_X59Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     8.475 r  inst_decoder/regFile/ALUResult0_carry_i_23/O
                         net (fo=1, routed)           0.957     9.432    inst_decoder/regFile/ALUResult0_carry_i_23_n_1
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.299     9.731 r  inst_decoder/regFile/ALUResult0_carry_i_4/O
                         net (fo=26, routed)          2.058    11.790    rom_inst/rd1[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I3_O)        0.124    11.914 r  rom_inst/BranchOut_carry_i_24/O
                         net (fo=2, routed)           0.173    12.086    rom_inst/BranchOut_carry_i_24_n_1
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.210 r  rom_inst/BranchOut_carry_i_10/O
                         net (fo=2, routed)           1.138    13.348    rom_inst/BranchOut_carry_i_10_n_1
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.124    13.472 r  rom_inst/BranchOut_carry_i_14/O
                         net (fo=1, routed)           0.000    13.472    rom_inst/BranchOut_carry_i_14_n_1
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.985 r  rom_inst/BranchOut_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.985    rom_inst/BranchOut_carry_i_5_n_1
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.102 r  rom_inst/BranchOut_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.102    rom_inst/BranchOut_carry__0_i_5_n_1
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.219 r  rom_inst/BranchOut_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.219    rom_inst/BranchOut_carry__1_i_5_n_1
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.336 r  rom_inst/BranchOut_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.336    rom_inst/BranchOut_carry__2_i_5_n_1
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.651 f  rom_inst/BranchOut_carry__3_i_5/O[3]
                         net (fo=3, routed)           1.020    15.671    rom_inst/immOut[19]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.307    15.978 f  rom_inst/ALUResult2_carry__1_i_12/O
                         net (fo=8, routed)           1.346    17.324    rom_inst/registers_reg[0][31]_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124    17.448 f  rom_inst/registers[31][30]_i_23/O
                         net (fo=6, routed)           2.000    19.448    rom_inst/registers[31][30]_i_23_n_1
    SLICE_X59Y17         LUT6 (Prop_lut6_I2_O)        0.124    19.572 r  rom_inst/registers[31][30]_i_16/O
                         net (fo=42, routed)          1.446    21.019    rom_inst/registers[31][30]_i_16_n_1
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.124    21.143 r  rom_inst/registers[31][7]_i_25/O
                         net (fo=1, routed)           0.573    21.716    rom_inst/registers[31][7]_i_25_n_1
    SLICE_X63Y16         LUT6 (Prop_lut6_I4_O)        0.124    21.840 r  rom_inst/registers[31][7]_i_23/O
                         net (fo=2, routed)           0.415    22.255    rom_inst/registers[31][7]_i_23_n_1
    SLICE_X63Y14         LUT3 (Prop_lut3_I0_O)        0.124    22.379 r  rom_inst/registers[31][5]_i_13/O
                         net (fo=3, routed)           1.271    23.650    rom_inst/registers[31][5]_i_13_n_1
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.124    23.774 r  rom_inst/registers[31][3]_i_13/O
                         net (fo=2, routed)           1.258    25.032    rom_inst/registers[31][3]_i_13_n_1
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.124    25.156 r  rom_inst/registers[31][2]_i_8/O
                         net (fo=1, routed)           1.081    26.237    rom_inst/registers[31][2]_i_8_n_1
    SLICE_X46Y10         LUT6 (Prop_lut6_I5_O)        0.124    26.361 r  rom_inst/registers[31][2]_i_3/O
                         net (fo=2, routed)           1.579    27.941    rom_inst/ALUResult[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.150    28.091 r  rom_inst/dm_i_16/O
                         net (fo=15, routed)          3.859    31.949    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y8          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    51.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    43.427 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    45.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.100 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        1.637    46.738    dmem/cpu_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I0_O)        0.095    46.833 r  dmem/dm_i_1/O
                         net (fo=32, routed)          2.029    48.861    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    48.284    
                         clock uncertainty           -0.226    48.058    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.611    47.447    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.447    
                         arrival time                         -31.949    
  -------------------------------------------------------------------
                         slack                                 15.498    

Slack (MET) :             15.599ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (cpu_clk_cpuclk fall@50.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        31.961ns  (logic 6.415ns (20.071%)  route 25.546ns (79.929%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.613ns = ( 48.387 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        2.395    -3.081    rom_inst/cpu_clk
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.152    -2.929 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          2.342    -0.587    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.656     2.069 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.364     3.432    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[1]
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.556 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=258, routed)         4.583     8.139    inst_decoder/regFile/Instruction_o[2]
    SLICE_X59Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.263 r  inst_decoder/regFile/ALUResult0_carry_i_57/O
                         net (fo=1, routed)           0.000     8.263    inst_decoder/regFile/ALUResult0_carry_i_57_n_1
    SLICE_X59Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     8.475 r  inst_decoder/regFile/ALUResult0_carry_i_23/O
                         net (fo=1, routed)           0.957     9.432    inst_decoder/regFile/ALUResult0_carry_i_23_n_1
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.299     9.731 r  inst_decoder/regFile/ALUResult0_carry_i_4/O
                         net (fo=26, routed)          2.058    11.790    rom_inst/rd1[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I3_O)        0.124    11.914 r  rom_inst/BranchOut_carry_i_24/O
                         net (fo=2, routed)           0.173    12.086    rom_inst/BranchOut_carry_i_24_n_1
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.210 r  rom_inst/BranchOut_carry_i_10/O
                         net (fo=2, routed)           1.138    13.348    rom_inst/BranchOut_carry_i_10_n_1
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.124    13.472 r  rom_inst/BranchOut_carry_i_14/O
                         net (fo=1, routed)           0.000    13.472    rom_inst/BranchOut_carry_i_14_n_1
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.985 r  rom_inst/BranchOut_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.985    rom_inst/BranchOut_carry_i_5_n_1
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.102 r  rom_inst/BranchOut_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.102    rom_inst/BranchOut_carry__0_i_5_n_1
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.219 r  rom_inst/BranchOut_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.219    rom_inst/BranchOut_carry__1_i_5_n_1
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.336 r  rom_inst/BranchOut_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.336    rom_inst/BranchOut_carry__2_i_5_n_1
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.651 f  rom_inst/BranchOut_carry__3_i_5/O[3]
                         net (fo=3, routed)           1.020    15.671    rom_inst/immOut[19]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.307    15.978 f  rom_inst/ALUResult2_carry__1_i_12/O
                         net (fo=8, routed)           1.346    17.324    rom_inst/registers_reg[0][31]_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124    17.448 f  rom_inst/registers[31][30]_i_23/O
                         net (fo=6, routed)           2.000    19.448    rom_inst/registers[31][30]_i_23_n_1
    SLICE_X59Y17         LUT6 (Prop_lut6_I2_O)        0.124    19.572 r  rom_inst/registers[31][30]_i_16/O
                         net (fo=42, routed)          1.446    21.019    rom_inst/registers[31][30]_i_16_n_1
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.124    21.143 r  rom_inst/registers[31][7]_i_25/O
                         net (fo=1, routed)           0.573    21.716    rom_inst/registers[31][7]_i_25_n_1
    SLICE_X63Y16         LUT6 (Prop_lut6_I4_O)        0.124    21.840 r  rom_inst/registers[31][7]_i_23/O
                         net (fo=2, routed)           0.415    22.255    rom_inst/registers[31][7]_i_23_n_1
    SLICE_X63Y14         LUT3 (Prop_lut3_I0_O)        0.124    22.379 r  rom_inst/registers[31][5]_i_13/O
                         net (fo=3, routed)           1.271    23.650    rom_inst/registers[31][5]_i_13_n_1
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.124    23.774 r  rom_inst/registers[31][3]_i_13/O
                         net (fo=2, routed)           1.258    25.032    rom_inst/registers[31][3]_i_13_n_1
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.124    25.156 r  rom_inst/registers[31][2]_i_8/O
                         net (fo=1, routed)           1.081    26.237    rom_inst/registers[31][2]_i_8_n_1
    SLICE_X46Y10         LUT6 (Prop_lut6_I5_O)        0.124    26.361 r  rom_inst/registers[31][2]_i_3/O
                         net (fo=2, routed)           1.579    27.941    rom_inst/ALUResult[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.150    28.091 r  rom_inst/dm_i_16/O
                         net (fo=15, routed)          3.283    31.374    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y1          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    51.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    43.427 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    45.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.100 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        1.637    46.738    dmem/cpu_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I0_O)        0.095    46.833 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.554    48.387    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    47.810    
                         clock uncertainty           -0.226    47.584    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.611    46.973    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.973    
                         arrival time                         -31.374    
  -------------------------------------------------------------------
                         slack                                 15.599    

Slack (MET) :             15.708ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (cpu_clk_cpuclk fall@50.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        32.501ns  (logic 6.415ns (19.738%)  route 26.086ns (80.262%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.970ns = ( 49.030 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        2.395    -3.081    rom_inst/cpu_clk
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.152    -2.929 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          2.342    -0.587    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.656     2.069 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.364     3.432    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[1]
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.556 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=258, routed)         4.583     8.139    inst_decoder/regFile/Instruction_o[2]
    SLICE_X59Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.263 r  inst_decoder/regFile/ALUResult0_carry_i_57/O
                         net (fo=1, routed)           0.000     8.263    inst_decoder/regFile/ALUResult0_carry_i_57_n_1
    SLICE_X59Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     8.475 r  inst_decoder/regFile/ALUResult0_carry_i_23/O
                         net (fo=1, routed)           0.957     9.432    inst_decoder/regFile/ALUResult0_carry_i_23_n_1
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.299     9.731 r  inst_decoder/regFile/ALUResult0_carry_i_4/O
                         net (fo=26, routed)          2.058    11.790    rom_inst/rd1[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I3_O)        0.124    11.914 r  rom_inst/BranchOut_carry_i_24/O
                         net (fo=2, routed)           0.173    12.086    rom_inst/BranchOut_carry_i_24_n_1
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.210 r  rom_inst/BranchOut_carry_i_10/O
                         net (fo=2, routed)           1.138    13.348    rom_inst/BranchOut_carry_i_10_n_1
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.124    13.472 r  rom_inst/BranchOut_carry_i_14/O
                         net (fo=1, routed)           0.000    13.472    rom_inst/BranchOut_carry_i_14_n_1
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.985 r  rom_inst/BranchOut_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.985    rom_inst/BranchOut_carry_i_5_n_1
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.102 r  rom_inst/BranchOut_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.102    rom_inst/BranchOut_carry__0_i_5_n_1
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.219 r  rom_inst/BranchOut_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.219    rom_inst/BranchOut_carry__1_i_5_n_1
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.336 r  rom_inst/BranchOut_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.336    rom_inst/BranchOut_carry__2_i_5_n_1
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.651 f  rom_inst/BranchOut_carry__3_i_5/O[3]
                         net (fo=3, routed)           1.020    15.671    rom_inst/immOut[19]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.307    15.978 f  rom_inst/ALUResult2_carry__1_i_12/O
                         net (fo=8, routed)           1.346    17.324    rom_inst/registers_reg[0][31]_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124    17.448 f  rom_inst/registers[31][30]_i_23/O
                         net (fo=6, routed)           2.000    19.448    rom_inst/registers[31][30]_i_23_n_1
    SLICE_X59Y17         LUT6 (Prop_lut6_I2_O)        0.124    19.572 r  rom_inst/registers[31][30]_i_16/O
                         net (fo=42, routed)          1.446    21.019    rom_inst/registers[31][30]_i_16_n_1
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.124    21.143 r  rom_inst/registers[31][7]_i_25/O
                         net (fo=1, routed)           0.573    21.716    rom_inst/registers[31][7]_i_25_n_1
    SLICE_X63Y16         LUT6 (Prop_lut6_I4_O)        0.124    21.840 r  rom_inst/registers[31][7]_i_23/O
                         net (fo=2, routed)           0.415    22.255    rom_inst/registers[31][7]_i_23_n_1
    SLICE_X63Y14         LUT3 (Prop_lut3_I0_O)        0.124    22.379 r  rom_inst/registers[31][5]_i_13/O
                         net (fo=3, routed)           1.271    23.650    rom_inst/registers[31][5]_i_13_n_1
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.124    23.774 r  rom_inst/registers[31][3]_i_13/O
                         net (fo=2, routed)           0.866    24.640    rom_inst/registers[31][3]_i_13_n_1
    SLICE_X47Y13         LUT5 (Prop_lut5_I3_O)        0.124    24.764 r  rom_inst/registers[31][3]_i_8/O
                         net (fo=1, routed)           0.973    25.737    rom_inst/registers[31][3]_i_8_n_1
    SLICE_X48Y8          LUT6 (Prop_lut6_I5_O)        0.124    25.861 r  rom_inst/registers[31][3]_i_3/O
                         net (fo=2, routed)           1.671    27.532    rom_inst/ALUResult[3]
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.150    27.682 r  rom_inst/dm_i_15/O
                         net (fo=15, routed)          4.232    31.914    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y10         RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    51.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    43.427 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    45.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.100 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        1.637    46.738    dmem/cpu_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I0_O)        0.095    46.833 r  dmem/dm_i_1/O
                         net (fo=32, routed)          2.197    49.030    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    48.453    
                         clock uncertainty           -0.226    48.227    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.605    47.622    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.622    
                         arrival time                         -31.914    
  -------------------------------------------------------------------
                         slack                                 15.708    

Slack (MET) :             15.742ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (cpu_clk_cpuclk fall@50.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        32.468ns  (logic 6.523ns (20.091%)  route 25.945ns (79.909%))
  Logic Levels:           21  (CARRY4=5 LUT2=1 LUT4=1 LUT5=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.970ns = ( 49.030 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        2.395    -3.081    rom_inst/cpu_clk
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.152    -2.929 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          2.342    -0.587    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.656     2.069 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.364     3.432    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[1]
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.556 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=258, routed)         4.583     8.139    inst_decoder/regFile/Instruction_o[2]
    SLICE_X59Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.263 r  inst_decoder/regFile/ALUResult0_carry_i_57/O
                         net (fo=1, routed)           0.000     8.263    inst_decoder/regFile/ALUResult0_carry_i_57_n_1
    SLICE_X59Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     8.475 r  inst_decoder/regFile/ALUResult0_carry_i_23/O
                         net (fo=1, routed)           0.957     9.432    inst_decoder/regFile/ALUResult0_carry_i_23_n_1
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.299     9.731 r  inst_decoder/regFile/ALUResult0_carry_i_4/O
                         net (fo=26, routed)          2.058    11.790    rom_inst/rd1[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I3_O)        0.124    11.914 r  rom_inst/BranchOut_carry_i_24/O
                         net (fo=2, routed)           0.173    12.086    rom_inst/BranchOut_carry_i_24_n_1
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.210 r  rom_inst/BranchOut_carry_i_10/O
                         net (fo=2, routed)           1.138    13.348    rom_inst/BranchOut_carry_i_10_n_1
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.124    13.472 r  rom_inst/BranchOut_carry_i_14/O
                         net (fo=1, routed)           0.000    13.472    rom_inst/BranchOut_carry_i_14_n_1
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.985 r  rom_inst/BranchOut_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.985    rom_inst/BranchOut_carry_i_5_n_1
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.102 r  rom_inst/BranchOut_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.102    rom_inst/BranchOut_carry__0_i_5_n_1
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.219 r  rom_inst/BranchOut_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.219    rom_inst/BranchOut_carry__1_i_5_n_1
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.336 r  rom_inst/BranchOut_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.336    rom_inst/BranchOut_carry__2_i_5_n_1
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.651 f  rom_inst/BranchOut_carry__3_i_5/O[3]
                         net (fo=3, routed)           1.020    15.671    rom_inst/immOut[19]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.307    15.978 f  rom_inst/ALUResult2_carry__1_i_12/O
                         net (fo=8, routed)           1.346    17.324    rom_inst/registers_reg[0][31]_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124    17.448 f  rom_inst/registers[31][30]_i_23/O
                         net (fo=6, routed)           2.000    19.448    rom_inst/registers[31][30]_i_23_n_1
    SLICE_X59Y17         LUT6 (Prop_lut6_I2_O)        0.124    19.572 r  rom_inst/registers[31][30]_i_16/O
                         net (fo=42, routed)          1.446    21.019    rom_inst/registers[31][30]_i_16_n_1
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.124    21.143 r  rom_inst/registers[31][7]_i_25/O
                         net (fo=1, routed)           0.573    21.716    rom_inst/registers[31][7]_i_25_n_1
    SLICE_X63Y16         LUT6 (Prop_lut6_I4_O)        0.124    21.840 r  rom_inst/registers[31][7]_i_23/O
                         net (fo=2, routed)           0.418    22.258    rom_inst/registers[31][7]_i_23_n_1
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.124    22.382 r  rom_inst/registers[31][7]_i_15/O
                         net (fo=3, routed)           1.357    23.739    rom_inst/registers[31][7]_i_15_n_1
    SLICE_X54Y14         LUT5 (Prop_lut5_I0_O)        0.150    23.889 f  rom_inst/registers[31][6]_i_7/O
                         net (fo=1, routed)           0.850    24.740    rom_inst/registers[31][6]_i_7_n_1
    SLICE_X47Y14         LUT6 (Prop_lut6_I2_O)        0.328    25.068 r  rom_inst/registers[31][6]_i_3/O
                         net (fo=25, routed)          1.975    27.043    rom_inst/ALUResult[6]
    SLICE_X45Y25         LUT4 (Prop_lut4_I0_O)        0.152    27.195 r  rom_inst/dm_i_12/O
                         net (fo=15, routed)          4.686    31.881    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y10         RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    51.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    43.427 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    45.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.100 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        1.637    46.738    dmem/cpu_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I0_O)        0.095    46.833 r  dmem/dm_i_1/O
                         net (fo=32, routed)          2.197    49.030    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    48.453    
                         clock uncertainty           -0.226    48.227    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.605    47.622    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.622    
                         arrival time                         -31.881    
  -------------------------------------------------------------------
                         slack                                 15.742    

Slack (MET) :             15.810ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (cpu_clk_cpuclk fall@50.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        31.750ns  (logic 6.415ns (20.205%)  route 25.335ns (79.795%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.613ns = ( 48.387 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        2.395    -3.081    rom_inst/cpu_clk
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.152    -2.929 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          2.342    -0.587    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.656     2.069 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.364     3.432    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[1]
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.556 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=258, routed)         4.583     8.139    inst_decoder/regFile/Instruction_o[2]
    SLICE_X59Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.263 r  inst_decoder/regFile/ALUResult0_carry_i_57/O
                         net (fo=1, routed)           0.000     8.263    inst_decoder/regFile/ALUResult0_carry_i_57_n_1
    SLICE_X59Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     8.475 r  inst_decoder/regFile/ALUResult0_carry_i_23/O
                         net (fo=1, routed)           0.957     9.432    inst_decoder/regFile/ALUResult0_carry_i_23_n_1
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.299     9.731 r  inst_decoder/regFile/ALUResult0_carry_i_4/O
                         net (fo=26, routed)          2.058    11.790    rom_inst/rd1[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I3_O)        0.124    11.914 r  rom_inst/BranchOut_carry_i_24/O
                         net (fo=2, routed)           0.173    12.086    rom_inst/BranchOut_carry_i_24_n_1
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.210 r  rom_inst/BranchOut_carry_i_10/O
                         net (fo=2, routed)           1.138    13.348    rom_inst/BranchOut_carry_i_10_n_1
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.124    13.472 r  rom_inst/BranchOut_carry_i_14/O
                         net (fo=1, routed)           0.000    13.472    rom_inst/BranchOut_carry_i_14_n_1
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.985 r  rom_inst/BranchOut_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.985    rom_inst/BranchOut_carry_i_5_n_1
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.102 r  rom_inst/BranchOut_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.102    rom_inst/BranchOut_carry__0_i_5_n_1
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.219 r  rom_inst/BranchOut_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.219    rom_inst/BranchOut_carry__1_i_5_n_1
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.336 r  rom_inst/BranchOut_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.336    rom_inst/BranchOut_carry__2_i_5_n_1
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.651 f  rom_inst/BranchOut_carry__3_i_5/O[3]
                         net (fo=3, routed)           1.020    15.671    rom_inst/immOut[19]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.307    15.978 f  rom_inst/ALUResult2_carry__1_i_12/O
                         net (fo=8, routed)           1.346    17.324    rom_inst/registers_reg[0][31]_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124    17.448 f  rom_inst/registers[31][30]_i_23/O
                         net (fo=6, routed)           2.000    19.448    rom_inst/registers[31][30]_i_23_n_1
    SLICE_X59Y17         LUT6 (Prop_lut6_I2_O)        0.124    19.572 r  rom_inst/registers[31][30]_i_16/O
                         net (fo=42, routed)          1.446    21.019    rom_inst/registers[31][30]_i_16_n_1
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.124    21.143 r  rom_inst/registers[31][7]_i_25/O
                         net (fo=1, routed)           0.573    21.716    rom_inst/registers[31][7]_i_25_n_1
    SLICE_X63Y16         LUT6 (Prop_lut6_I4_O)        0.124    21.840 r  rom_inst/registers[31][7]_i_23/O
                         net (fo=2, routed)           0.415    22.255    rom_inst/registers[31][7]_i_23_n_1
    SLICE_X63Y14         LUT3 (Prop_lut3_I0_O)        0.124    22.379 r  rom_inst/registers[31][5]_i_13/O
                         net (fo=3, routed)           1.271    23.650    rom_inst/registers[31][5]_i_13_n_1
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.124    23.774 r  rom_inst/registers[31][3]_i_13/O
                         net (fo=2, routed)           1.258    25.032    rom_inst/registers[31][3]_i_13_n_1
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.124    25.156 r  rom_inst/registers[31][2]_i_8/O
                         net (fo=1, routed)           1.081    26.237    rom_inst/registers[31][2]_i_8_n_1
    SLICE_X46Y10         LUT6 (Prop_lut6_I5_O)        0.124    26.361 r  rom_inst/registers[31][2]_i_3/O
                         net (fo=2, routed)           1.579    27.941    rom_inst/ALUResult[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.150    28.091 r  rom_inst/dm_i_16/O
                         net (fo=15, routed)          3.072    31.163    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y9          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    51.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    43.427 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    45.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.100 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        1.637    46.738    dmem/cpu_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I0_O)        0.095    46.833 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.554    48.387    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    47.810    
                         clock uncertainty           -0.226    47.584    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.611    46.973    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.973    
                         arrival time                         -31.163    
  -------------------------------------------------------------------
                         slack                                 15.810    

Slack (MET) :             15.824ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (cpu_clk_cpuclk fall@50.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        32.149ns  (logic 6.294ns (19.578%)  route 25.855ns (80.422%))
  Logic Levels:           21  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -1.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.205ns = ( 48.795 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        2.395    -3.081    rom_inst/cpu_clk
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.152    -2.929 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          2.342    -0.587    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.656     2.069 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.364     3.432    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[1]
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.556 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=258, routed)         4.583     8.139    inst_decoder/regFile/Instruction_o[2]
    SLICE_X59Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.263 r  inst_decoder/regFile/ALUResult0_carry_i_57/O
                         net (fo=1, routed)           0.000     8.263    inst_decoder/regFile/ALUResult0_carry_i_57_n_1
    SLICE_X59Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     8.475 r  inst_decoder/regFile/ALUResult0_carry_i_23/O
                         net (fo=1, routed)           0.957     9.432    inst_decoder/regFile/ALUResult0_carry_i_23_n_1
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.299     9.731 r  inst_decoder/regFile/ALUResult0_carry_i_4/O
                         net (fo=26, routed)          2.058    11.790    rom_inst/rd1[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I3_O)        0.124    11.914 r  rom_inst/BranchOut_carry_i_24/O
                         net (fo=2, routed)           0.173    12.086    rom_inst/BranchOut_carry_i_24_n_1
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.210 r  rom_inst/BranchOut_carry_i_10/O
                         net (fo=2, routed)           1.138    13.348    rom_inst/BranchOut_carry_i_10_n_1
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.124    13.472 r  rom_inst/BranchOut_carry_i_14/O
                         net (fo=1, routed)           0.000    13.472    rom_inst/BranchOut_carry_i_14_n_1
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.985 r  rom_inst/BranchOut_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.985    rom_inst/BranchOut_carry_i_5_n_1
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.102 r  rom_inst/BranchOut_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.102    rom_inst/BranchOut_carry__0_i_5_n_1
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.219 r  rom_inst/BranchOut_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.219    rom_inst/BranchOut_carry__1_i_5_n_1
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.336 r  rom_inst/BranchOut_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.336    rom_inst/BranchOut_carry__2_i_5_n_1
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.651 f  rom_inst/BranchOut_carry__3_i_5/O[3]
                         net (fo=3, routed)           1.020    15.671    rom_inst/immOut[19]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.307    15.978 f  rom_inst/ALUResult2_carry__1_i_12/O
                         net (fo=8, routed)           1.346    17.324    rom_inst/registers_reg[0][31]_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124    17.448 f  rom_inst/registers[31][30]_i_23/O
                         net (fo=6, routed)           2.000    19.448    rom_inst/registers[31][30]_i_23_n_1
    SLICE_X59Y17         LUT6 (Prop_lut6_I2_O)        0.124    19.572 r  rom_inst/registers[31][30]_i_16/O
                         net (fo=42, routed)          1.446    21.019    rom_inst/registers[31][30]_i_16_n_1
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.124    21.143 r  rom_inst/registers[31][7]_i_25/O
                         net (fo=1, routed)           0.573    21.716    rom_inst/registers[31][7]_i_25_n_1
    SLICE_X63Y16         LUT6 (Prop_lut6_I4_O)        0.124    21.840 r  rom_inst/registers[31][7]_i_23/O
                         net (fo=2, routed)           0.418    22.258    rom_inst/registers[31][7]_i_23_n_1
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.124    22.382 r  rom_inst/registers[31][7]_i_15/O
                         net (fo=3, routed)           1.357    23.739    rom_inst/registers[31][7]_i_15_n_1
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.124    23.863 r  rom_inst/registers[31][7]_i_7/O
                         net (fo=1, routed)           1.264    25.128    rom_inst/registers[31][7]_i_7_n_1
    SLICE_X46Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.252 r  rom_inst/registers[31][7]_i_3/O
                         net (fo=7, routed)           1.963    27.214    rom_inst/ALUResult[7]
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.153    27.367 r  rom_inst/dm_i_11/O
                         net (fo=15, routed)          4.194    31.562    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X0Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    51.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    43.427 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    45.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.100 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        1.637    46.738    dmem/cpu_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I0_O)        0.095    46.833 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.962    48.795    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    48.218    
                         clock uncertainty           -0.226    47.992    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.606    47.386    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.386    
                         arrival time                         -31.562    
  -------------------------------------------------------------------
                         slack                                 15.824    

Slack (MET) :             15.830ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (cpu_clk_cpuclk fall@50.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        32.374ns  (logic 6.415ns (19.815%)  route 25.959ns (80.185%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.970ns = ( 49.030 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        2.395    -3.081    rom_inst/cpu_clk
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.152    -2.929 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          2.342    -0.587    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.656     2.069 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.364     3.432    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[1]
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.556 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=258, routed)         4.583     8.139    inst_decoder/regFile/Instruction_o[2]
    SLICE_X59Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.263 r  inst_decoder/regFile/ALUResult0_carry_i_57/O
                         net (fo=1, routed)           0.000     8.263    inst_decoder/regFile/ALUResult0_carry_i_57_n_1
    SLICE_X59Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     8.475 r  inst_decoder/regFile/ALUResult0_carry_i_23/O
                         net (fo=1, routed)           0.957     9.432    inst_decoder/regFile/ALUResult0_carry_i_23_n_1
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.299     9.731 r  inst_decoder/regFile/ALUResult0_carry_i_4/O
                         net (fo=26, routed)          2.058    11.790    rom_inst/rd1[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I3_O)        0.124    11.914 r  rom_inst/BranchOut_carry_i_24/O
                         net (fo=2, routed)           0.173    12.086    rom_inst/BranchOut_carry_i_24_n_1
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.210 r  rom_inst/BranchOut_carry_i_10/O
                         net (fo=2, routed)           1.138    13.348    rom_inst/BranchOut_carry_i_10_n_1
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.124    13.472 r  rom_inst/BranchOut_carry_i_14/O
                         net (fo=1, routed)           0.000    13.472    rom_inst/BranchOut_carry_i_14_n_1
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.985 r  rom_inst/BranchOut_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.985    rom_inst/BranchOut_carry_i_5_n_1
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.102 r  rom_inst/BranchOut_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.102    rom_inst/BranchOut_carry__0_i_5_n_1
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.219 r  rom_inst/BranchOut_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.219    rom_inst/BranchOut_carry__1_i_5_n_1
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.336 r  rom_inst/BranchOut_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.336    rom_inst/BranchOut_carry__2_i_5_n_1
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.651 f  rom_inst/BranchOut_carry__3_i_5/O[3]
                         net (fo=3, routed)           1.020    15.671    rom_inst/immOut[19]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.307    15.978 f  rom_inst/ALUResult2_carry__1_i_12/O
                         net (fo=8, routed)           1.346    17.324    rom_inst/registers_reg[0][31]_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124    17.448 f  rom_inst/registers[31][30]_i_23/O
                         net (fo=6, routed)           2.000    19.448    rom_inst/registers[31][30]_i_23_n_1
    SLICE_X59Y17         LUT6 (Prop_lut6_I2_O)        0.124    19.572 r  rom_inst/registers[31][30]_i_16/O
                         net (fo=42, routed)          1.446    21.019    rom_inst/registers[31][30]_i_16_n_1
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.124    21.143 r  rom_inst/registers[31][7]_i_25/O
                         net (fo=1, routed)           0.573    21.716    rom_inst/registers[31][7]_i_25_n_1
    SLICE_X63Y16         LUT6 (Prop_lut6_I4_O)        0.124    21.840 r  rom_inst/registers[31][7]_i_23/O
                         net (fo=2, routed)           0.415    22.255    rom_inst/registers[31][7]_i_23_n_1
    SLICE_X63Y14         LUT3 (Prop_lut3_I0_O)        0.124    22.379 r  rom_inst/registers[31][5]_i_13/O
                         net (fo=3, routed)           1.271    23.650    rom_inst/registers[31][5]_i_13_n_1
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.124    23.774 r  rom_inst/registers[31][3]_i_13/O
                         net (fo=2, routed)           1.258    25.032    rom_inst/registers[31][3]_i_13_n_1
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.124    25.156 r  rom_inst/registers[31][2]_i_8/O
                         net (fo=1, routed)           1.081    26.237    rom_inst/registers[31][2]_i_8_n_1
    SLICE_X46Y10         LUT6 (Prop_lut6_I5_O)        0.124    26.361 r  rom_inst/registers[31][2]_i_3/O
                         net (fo=2, routed)           1.579    27.941    rom_inst/ALUResult[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.150    28.091 r  rom_inst/dm_i_16/O
                         net (fo=15, routed)          3.696    31.787    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y10         RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    51.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    43.427 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    45.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.100 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        1.637    46.738    dmem/cpu_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I0_O)        0.095    46.833 r  dmem/dm_i_1/O
                         net (fo=32, routed)          2.197    49.030    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    48.453    
                         clock uncertainty           -0.226    48.227    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.611    47.616    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.616    
                         arrival time                         -31.787    
  -------------------------------------------------------------------
                         slack                                 15.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 inst_fetch/IF_pc/nextPC_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_fetch/IF_pc/nextPC_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk fall@50.000ns - cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.349ns  (logic 0.270ns (77.334%)  route 0.079ns (22.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 49.246 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 49.203 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    48.115 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    48.619    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.645 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        0.559    49.203    inst_fetch/IF_pc/cpu_clk
    SLICE_X43Y14         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.146    49.349 r  inst_fetch/IF_pc/nextPC_reg[0]/Q
                         net (fo=3, routed)           0.079    49.428    inst_fetch/IF_pc/Q[0]
    SLICE_X43Y14         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    49.552 r  inst_fetch/IF_pc/BranchOut_carry/O[1]
                         net (fo=1, routed)           0.000    49.552    inst_fetch/IF_pc/BranchOut_carry_n_7
    SLICE_X43Y14         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    50.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    47.840 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    48.389    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.418 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        0.828    49.246    inst_fetch/IF_pc/cpu_clk
    SLICE_X43Y14         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.043    49.203    
    SLICE_X43Y14         FDRE (Hold_fdre_C_D)         0.112    49.315    inst_fetch/IF_pc/nextPC_reg[1]
  -------------------------------------------------------------------
                         required time                        -49.315    
                         arrival time                          49.552    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 inst_fetch/IF_pc/nextPC_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_fetch/IF_pc/nextPC_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk fall@50.000ns - cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.349ns  (logic 0.270ns (77.334%)  route 0.079ns (22.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 49.241 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.801ns = ( 49.199 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    48.115 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    48.619    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.645 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        0.555    49.199    inst_fetch/IF_pc/cpu_clk
    SLICE_X43Y19         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.146    49.345 r  inst_fetch/IF_pc/nextPC_reg[20]/Q
                         net (fo=3, routed)           0.079    49.424    inst_fetch/IF_pc/Q[20]
    SLICE_X43Y19         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    49.548 r  inst_fetch/IF_pc/BranchOut_carry__4/O[1]
                         net (fo=1, routed)           0.000    49.548    inst_fetch/IF_pc/BranchOut_carry__4_n_7
    SLICE_X43Y19         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    50.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    47.840 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    48.389    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.418 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        0.823    49.241    inst_fetch/IF_pc/cpu_clk
    SLICE_X43Y19         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.042    49.199    
    SLICE_X43Y19         FDRE (Hold_fdre_C_D)         0.112    49.311    inst_fetch/IF_pc/nextPC_reg[21]
  -------------------------------------------------------------------
                         required time                        -49.311    
                         arrival time                          49.548    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 inst_fetch/IF_pc/nextPC_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_fetch/IF_pc/nextPC_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk fall@50.000ns - cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.349ns  (logic 0.270ns (77.334%)  route 0.079ns (22.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 49.240 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 49.198 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    48.115 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    48.619    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.645 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        0.554    49.198    inst_fetch/IF_pc/cpu_clk
    SLICE_X43Y20         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.146    49.344 r  inst_fetch/IF_pc/nextPC_reg[24]/Q
                         net (fo=3, routed)           0.079    49.423    inst_fetch/IF_pc/Q[24]
    SLICE_X43Y20         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    49.547 r  inst_fetch/IF_pc/BranchOut_carry__5/O[1]
                         net (fo=1, routed)           0.000    49.547    inst_fetch/IF_pc/BranchOut_carry__5_n_7
    SLICE_X43Y20         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    50.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    47.840 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    48.389    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.418 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        0.822    49.240    inst_fetch/IF_pc/cpu_clk
    SLICE_X43Y20         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[25]/C  (IS_INVERTED)
                         clock pessimism             -0.042    49.198    
    SLICE_X43Y20         FDRE (Hold_fdre_C_D)         0.112    49.310    inst_fetch/IF_pc/nextPC_reg[25]
  -------------------------------------------------------------------
                         required time                        -49.310    
                         arrival time                          49.547    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 inst_fetch/IF_pc/nextPC_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_fetch/IF_pc/nextPC_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk fall@50.000ns - cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.349ns  (logic 0.270ns (77.320%)  route 0.079ns (22.680%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 49.242 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.800ns = ( 49.200 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    48.115 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    48.619    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.645 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        0.556    49.200    inst_fetch/IF_pc/cpu_clk
    SLICE_X43Y18         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.146    49.346 r  inst_fetch/IF_pc/nextPC_reg[16]/Q
                         net (fo=3, routed)           0.079    49.425    inst_fetch/IF_pc/Q[16]
    SLICE_X43Y18         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    49.549 r  inst_fetch/IF_pc/BranchOut_carry__3/O[1]
                         net (fo=1, routed)           0.000    49.549    inst_fetch/IF_pc/BranchOut_carry__3_n_7
    SLICE_X43Y18         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    50.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    47.840 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    48.389    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.418 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        0.824    49.242    inst_fetch/IF_pc/cpu_clk
    SLICE_X43Y18         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.042    49.200    
    SLICE_X43Y18         FDRE (Hold_fdre_C_D)         0.112    49.312    inst_fetch/IF_pc/nextPC_reg[17]
  -------------------------------------------------------------------
                         required time                        -49.312    
                         arrival time                          49.549    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 inst_fetch/IF_pc/nextPC_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_fetch/IF_pc/nextPC_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk fall@50.000ns - cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.349ns  (logic 0.270ns (77.320%)  route 0.079ns (22.680%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 49.239 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.803ns = ( 49.197 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    48.115 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    48.619    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.645 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        0.553    49.197    inst_fetch/IF_pc/cpu_clk
    SLICE_X43Y21         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.146    49.343 r  inst_fetch/IF_pc/nextPC_reg[28]/Q
                         net (fo=3, routed)           0.079    49.422    inst_fetch/IF_pc/Q[28]
    SLICE_X43Y21         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    49.546 r  inst_fetch/IF_pc/BranchOut_carry__6/O[1]
                         net (fo=1, routed)           0.000    49.546    inst_fetch/IF_pc/BranchOut_carry__6_n_7
    SLICE_X43Y21         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    50.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    47.840 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    48.389    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.418 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        0.821    49.239    inst_fetch/IF_pc/cpu_clk
    SLICE_X43Y21         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.042    49.197    
    SLICE_X43Y21         FDRE (Hold_fdre_C_D)         0.112    49.309    inst_fetch/IF_pc/nextPC_reg[29]
  -------------------------------------------------------------------
                         required time                        -49.309    
                         arrival time                          49.546    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 inst_fetch/IF_pc/nextPC_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_fetch/IF_pc/nextPC_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk fall@50.000ns - cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.352ns  (logic 0.273ns (77.527%)  route 0.079ns (22.473%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 49.240 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.802ns = ( 49.198 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    48.115 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    48.619    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.645 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        0.554    49.198    inst_fetch/IF_pc/cpu_clk
    SLICE_X43Y20         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.146    49.344 r  inst_fetch/IF_pc/nextPC_reg[26]/Q
                         net (fo=3, routed)           0.079    49.423    inst_fetch/IF_pc/Q[26]
    SLICE_X43Y20         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    49.550 r  inst_fetch/IF_pc/BranchOut_carry__5/O[3]
                         net (fo=1, routed)           0.000    49.550    inst_fetch/IF_pc/BranchOut_carry__5_n_5
    SLICE_X43Y20         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    50.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    47.840 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    48.389    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.418 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        0.822    49.240    inst_fetch/IF_pc/cpu_clk
    SLICE_X43Y20         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.042    49.198    
    SLICE_X43Y20         FDRE (Hold_fdre_C_D)         0.112    49.310    inst_fetch/IF_pc/nextPC_reg[27]
  -------------------------------------------------------------------
                         required time                        -49.310    
                         arrival time                          49.550    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 inst_fetch/IF_pc/nextPC_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_fetch/IF_pc/nextPC_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk fall@50.000ns - cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.352ns  (logic 0.273ns (77.513%)  route 0.079ns (22.487%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 49.242 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.800ns = ( 49.200 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    48.115 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    48.619    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.645 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        0.556    49.200    inst_fetch/IF_pc/cpu_clk
    SLICE_X43Y18         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.146    49.346 r  inst_fetch/IF_pc/nextPC_reg[18]/Q
                         net (fo=3, routed)           0.079    49.425    inst_fetch/IF_pc/Q[18]
    SLICE_X43Y18         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    49.552 r  inst_fetch/IF_pc/BranchOut_carry__3/O[3]
                         net (fo=1, routed)           0.000    49.552    inst_fetch/IF_pc/BranchOut_carry__3_n_5
    SLICE_X43Y18         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    50.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    47.840 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    48.389    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.418 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        0.824    49.242    inst_fetch/IF_pc/cpu_clk
    SLICE_X43Y18         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.042    49.200    
    SLICE_X43Y18         FDRE (Hold_fdre_C_D)         0.112    49.312    inst_fetch/IF_pc/nextPC_reg[19]
  -------------------------------------------------------------------
                         required time                        -49.312    
                         arrival time                          49.552    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 inst_fetch/IF_pc/nextPC_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_fetch/IF_pc/nextPC_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk fall@50.000ns - cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.352ns  (logic 0.273ns (77.513%)  route 0.079ns (22.487%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 49.241 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.801ns = ( 49.199 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    48.115 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    48.619    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.645 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        0.555    49.199    inst_fetch/IF_pc/cpu_clk
    SLICE_X43Y19         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.146    49.345 r  inst_fetch/IF_pc/nextPC_reg[22]/Q
                         net (fo=3, routed)           0.079    49.424    inst_fetch/IF_pc/Q[22]
    SLICE_X43Y19         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    49.551 r  inst_fetch/IF_pc/BranchOut_carry__4/O[3]
                         net (fo=1, routed)           0.000    49.551    inst_fetch/IF_pc/BranchOut_carry__4_n_5
    SLICE_X43Y19         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    50.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    47.840 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    48.389    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.418 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        0.823    49.241    inst_fetch/IF_pc/cpu_clk
    SLICE_X43Y19         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.042    49.199    
    SLICE_X43Y19         FDRE (Hold_fdre_C_D)         0.112    49.311    inst_fetch/IF_pc/nextPC_reg[23]
  -------------------------------------------------------------------
                         required time                        -49.311    
                         arrival time                          49.551    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 inst_fetch/IF_pc/nextPC_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_fetch/IF_pc/nextPC_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk fall@50.000ns - cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.352ns  (logic 0.273ns (77.513%)  route 0.079ns (22.487%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 49.239 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.803ns = ( 49.197 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    48.115 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    48.619    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.645 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        0.553    49.197    inst_fetch/IF_pc/cpu_clk
    SLICE_X43Y21         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.146    49.343 r  inst_fetch/IF_pc/nextPC_reg[30]/Q
                         net (fo=3, routed)           0.079    49.422    inst_fetch/IF_pc/Q[30]
    SLICE_X43Y21         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    49.549 r  inst_fetch/IF_pc/BranchOut_carry__6/O[3]
                         net (fo=1, routed)           0.000    49.549    inst_fetch/IF_pc/BranchOut_carry__6_n_5
    SLICE_X43Y21         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    50.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    47.840 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    48.389    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.418 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        0.821    49.239    inst_fetch/IF_pc/cpu_clk
    SLICE_X43Y21         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.042    49.197    
    SLICE_X43Y21         FDRE (Hold_fdre_C_D)         0.112    49.309    inst_fetch/IF_pc/nextPC_reg[31]
  -------------------------------------------------------------------
                         required time                        -49.309    
                         arrival time                          49.549    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 inst_fetch/IF_pc/nextPC_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst_fetch/IF_pc/nextPC_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk fall@50.000ns - cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.361ns  (logic 0.270ns (74.736%)  route 0.091ns (25.264%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 49.245 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.797ns = ( 49.203 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    48.115 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    48.619    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.645 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        0.559    49.203    inst_fetch/IF_pc/cpu_clk
    SLICE_X43Y15         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.146    49.349 r  inst_fetch/IF_pc/nextPC_reg[4]/Q
                         net (fo=4, routed)           0.091    49.440    inst_fetch/IF_pc/Q[4]
    SLICE_X43Y15         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    49.564 r  inst_fetch/IF_pc/BranchOut_carry__0/O[1]
                         net (fo=1, routed)           0.000    49.564    inst_fetch/IF_pc/BranchOut_carry__0_n_7
    SLICE_X43Y15         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    50.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    47.840 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    48.389    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.418 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        0.827    49.245    inst_fetch/IF_pc/cpu_clk
    SLICE_X43Y15         FDRE                                         r  inst_fetch/IF_pc/nextPC_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.042    49.203    
    SLICE_X43Y15         FDRE (Hold_fdre_C_D)         0.112    49.315    inst_fetch/IF_pc/nextPC_reg[5]
  -------------------------------------------------------------------
                         required time                        -49.315    
                         arrival time                          49.564    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk1/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y9     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y9     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y7     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y7     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y9     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y9     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y0     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y0     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y3     rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y3     rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y15    inst_decoder/regFile/registers_reg[24][17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y13    inst_fetch/tempPC_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y13    inst_fetch/tempPC_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y14    inst_fetch/tempPC_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y14    inst_fetch/tempPC_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y3     inst_decoder/regFile/registers_reg[24][30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y3     inst_decoder/regFile/registers_reg[24][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y4     inst_decoder/regFile/registers_reg[25][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y13    inst_decoder/regFile/registers_reg[25][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y14    inst_fetch/tempPC_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y14    inst_fetch/IF_pc/nextPC_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y14    inst_fetch/IF_pc/nextPC_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y14    inst_fetch/IF_pc/nextPC_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y14    inst_fetch/IF_pc/nextPC_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y14    inst_fetch/IF_pc/nextPC_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y16    inst_fetch/IF_pc/nextPC_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y16    inst_fetch/IF_pc/nextPC_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y17    inst_fetch/IF_pc/nextPC_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y17    inst_fetch/IF_pc/nextPC_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y17    inst_fetch/IF_pc/nextPC_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk_cpuclk
  To Clock:  uart_clk_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       91.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.905ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        10.009ns  (logic 0.602ns (6.014%)  route 9.407ns (93.986%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.597ns = ( 99.403 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X44Y30         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -3.465 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=116, routed)         4.500     1.035    rom_inst/upg_done_o
    SLICE_X46Y22         LUT4 (Prop_lut4_I2_O)        0.146     1.181 r  rom_inst/dm_i_6/O
                         net (fo=15, routed)          4.907     6.088    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y10         RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.984    97.085    dmem/uart_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.121    97.206 r  dmem/dm_i_1/O
                         net (fo=32, routed)          2.197    99.403    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    98.827    
                         clock uncertainty           -0.226    98.600    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.607    97.993    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         97.993    
                         arrival time                          -6.088    
  -------------------------------------------------------------------
                         slack                                 91.905    

Slack (MET) :             92.008ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        9.671ns  (logic 0.602ns (6.225%)  route 9.069ns (93.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 99.168 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X44Y30         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -3.465 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=116, routed)         4.500     1.035    rom_inst/upg_done_o
    SLICE_X46Y22         LUT4 (Prop_lut4_I2_O)        0.146     1.181 r  rom_inst/dm_i_6/O
                         net (fo=15, routed)          4.569     5.750    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.984    97.085    dmem/uart_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.121    97.206 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.962    99.168    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    98.591    
                         clock uncertainty           -0.226    98.365    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.607    97.758    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         97.758    
                         arrival time                          -5.750    
  -------------------------------------------------------------------
                         slack                                 92.008    

Slack (MET) :             92.228ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        9.671ns  (logic 0.602ns (6.225%)  route 9.069ns (93.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.612ns = ( 99.388 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X44Y30         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -3.465 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=116, routed)         4.500     1.035    rom_inst/upg_done_o
    SLICE_X46Y22         LUT4 (Prop_lut4_I2_O)        0.146     1.181 r  rom_inst/dm_i_6/O
                         net (fo=15, routed)          4.569     5.750    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y9          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.984    97.085    dmem/uart_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.121    97.206 r  dmem/dm_i_1/O
                         net (fo=32, routed)          2.182    99.388    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    98.812    
                         clock uncertainty           -0.226    98.585    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.607    97.978    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         97.978    
                         arrival time                          -5.750    
  -------------------------------------------------------------------
                         slack                                 92.228    

Slack (MET) :             92.294ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 0.606ns (6.457%)  route 8.780ns (93.543%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 99.168 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X44Y30         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -3.465 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=116, routed)         3.974     0.510    rom_inst/upg_done_o
    SLICE_X52Y23         LUT4 (Prop_lut4_I2_O)        0.150     0.660 r  rom_inst/dm_i_8/O
                         net (fo=15, routed)          4.805     5.465    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X0Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.984    97.085    dmem/uart_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.121    97.206 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.962    99.168    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    98.591    
                         clock uncertainty           -0.226    98.365    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.607    97.758    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         97.758    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                 92.294    

Slack (MET) :             92.412ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        9.333ns  (logic 0.602ns (6.450%)  route 8.731ns (93.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 99.235 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X44Y30         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -3.465 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=116, routed)         4.500     1.035    rom_inst/upg_done_o
    SLICE_X46Y22         LUT4 (Prop_lut4_I2_O)        0.146     1.181 r  rom_inst/dm_i_6/O
                         net (fo=15, routed)          4.231     5.412    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y8          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.984    97.085    dmem/uart_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.121    97.206 r  dmem/dm_i_1/O
                         net (fo=32, routed)          2.029    99.235    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    98.658    
                         clock uncertainty           -0.226    98.432    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.607    97.825    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         97.825    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                 92.412    

Slack (MET) :             92.552ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 0.608ns (6.493%)  route 8.756ns (93.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.597ns = ( 99.403 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X44Y30         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -3.465 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=116, routed)         4.385     0.920    rom_inst/upg_done_o
    SLICE_X44Y19         LUT4 (Prop_lut4_I2_O)        0.152     1.072 r  rom_inst/dm_i_5/O
                         net (fo=15, routed)          4.371     5.443    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y10         RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.984    97.085    dmem/uart_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.121    97.206 r  dmem/dm_i_1/O
                         net (fo=32, routed)          2.197    99.403    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    98.827    
                         clock uncertainty           -0.226    98.600    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.605    97.995    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         97.995    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                 92.552    

Slack (MET) :             92.559ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        8.847ns  (logic 0.602ns (6.805%)  route 8.245ns (93.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.105ns = ( 98.895 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X44Y30         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -3.465 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=116, routed)         4.500     1.035    rom_inst/upg_done_o
    SLICE_X46Y22         LUT4 (Prop_lut4_I2_O)        0.146     1.181 r  rom_inst/dm_i_6/O
                         net (fo=15, routed)          3.745     4.926    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y0          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.984    97.085    dmem/uart_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.121    97.206 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.689    98.895    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    98.318    
                         clock uncertainty           -0.226    98.092    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.607    97.485    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         97.485    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                 92.559    

Slack (MET) :             92.616ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        8.625ns  (logic 0.608ns (7.050%)  route 8.017ns (92.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 98.727 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X44Y30         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -3.465 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=116, routed)         4.385     0.920    rom_inst/upg_done_o
    SLICE_X44Y19         LUT4 (Prop_lut4_I2_O)        0.152     1.072 r  rom_inst/dm_i_5/O
                         net (fo=15, routed)          3.632     4.704    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y8          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.984    97.085    dmem/uart_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.121    97.206 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.521    98.727    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    98.151    
                         clock uncertainty           -0.226    97.924    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.605    97.319    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         97.319    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                 92.616    

Slack (MET) :             92.655ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        9.026ns  (logic 0.608ns (6.736%)  route 8.418ns (93.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 99.168 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X44Y30         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -3.465 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=116, routed)         4.385     0.920    rom_inst/upg_done_o
    SLICE_X44Y19         LUT4 (Prop_lut4_I2_O)        0.152     1.072 r  rom_inst/dm_i_5/O
                         net (fo=15, routed)          4.033     5.105    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.984    97.085    dmem/uart_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.121    97.206 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.962    99.168    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    98.591    
                         clock uncertainty           -0.226    98.365    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.605    97.760    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         97.760    
                         arrival time                          -5.105    
  -------------------------------------------------------------------
                         slack                                 92.655    

Slack (MET) :             92.689ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        9.463ns  (logic 0.704ns (7.439%)  route 8.759ns (92.561%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.597ns = ( 99.403 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X44Y30         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -3.465 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=116, routed)         3.399    -0.066    dmem/upg_done_o
    SLICE_X47Y24         LUT2 (Prop_lut2_I1_O)        0.124     0.058 r  dmem/dm_i_51/O
                         net (fo=1, routed)           1.166     1.223    rom_inst/kickOff
    SLICE_X47Y24         LUT6 (Prop_lut6_I3_O)        0.124     1.347 r  rom_inst/dm_i_2/O
                         net (fo=15, routed)          4.195     5.542    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y10         RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.984    97.085    dmem/uart_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.121    97.206 r  dmem/dm_i_1/O
                         net (fo=32, routed)          2.197    99.403    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.577    98.827    
                         clock uncertainty           -0.226    98.600    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.369    98.231    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         98.231    
                         arrival time                          -5.542    
  -------------------------------------------------------------------
                         slack                                 92.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.398%)  route 0.128ns (47.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.551    -0.805    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X36Y26         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.664 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.128    -0.536    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X38Y26         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.817    -0.765    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X38Y26         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.027    -0.792    
    SLICE_X38Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.609    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.553    -0.803    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X43Y28         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.662 r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/Q
                         net (fo=1, routed)           0.113    -0.549    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[2]
    SLICE_X42Y28         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.821    -0.761    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y28         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.029    -0.790    
    SLICE_X42Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.673    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.553    -0.803    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X43Y28         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.662 r  uart_inst/inst/upg_inst/s_axi_wdata_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.552    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[3]
    SLICE_X42Y28         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.821    -0.761    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y28         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.029    -0.790    
    SLICE_X42Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.682    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.338%)  route 0.078ns (29.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.550    -0.806    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X39Y25         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/Q
                         net (fo=4, routed)           0.078    -0.586    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/status_reg_reg[2]
    SLICE_X38Y25         LUT5 (Prop_lut5_I2_O)        0.045    -0.541 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/status_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.541    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I_n_4
    SLICE_X38Y25         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.816    -0.766    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X38Y25         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]/C
                         clock pessimism             -0.027    -0.793    
    SLICE_X38Y25         FDRE (Hold_fdre_C_D)         0.121    -0.672    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.541    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.550    -0.806    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y24         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.599    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X40Y24         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.817    -0.765    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y24         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.041    -0.806    
    SLICE_X40Y24         FDRE (Hold_fdre_C_D)         0.075    -0.731    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.731    
                         arrival time                          -0.599    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.842%)  route 0.126ns (47.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.551    -0.805    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X36Y26         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.664 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/Q
                         net (fo=3, routed)           0.126    -0.538    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[6]
    SLICE_X38Y26         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.817    -0.765    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X38Y26         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism             -0.027    -0.792    
    SLICE_X38Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.683    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.538    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.498%)  route 0.128ns (47.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.551    -0.805    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X36Y26         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.664 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/Q
                         net (fo=3, routed)           0.128    -0.536    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[1]
    SLICE_X38Y26         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.817    -0.765    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X38Y26         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism             -0.027    -0.792    
    SLICE_X38Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.683    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/uart_rdat_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.080%)  route 0.115ns (44.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.553    -0.803    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y27         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.662 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/Q
                         net (fo=1, routed)           0.115    -0.547    uart_inst/inst/upg_inst/s_axi_rdata[5]
    SLICE_X41Y27         FDRE                                         r  uart_inst/inst/upg_inst/uart_rdat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.820    -0.762    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X41Y27         FDRE                                         r  uart_inst/inst/upg_inst/uart_rdat_reg[5]/C
                         clock pessimism             -0.008    -0.770    
    SLICE_X41Y27         FDRE (Hold_fdre_C_D)         0.071    -0.699    uart_inst/inst/upg_inst/uart_rdat_reg[5]
  -------------------------------------------------------------------
                         required time                          0.699    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/uart_rdat_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.553    -0.803    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y27         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.662 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/Q
                         net (fo=1, routed)           0.119    -0.543    uart_inst/inst/upg_inst/s_axi_rdata[7]
    SLICE_X41Y27         FDRE                                         r  uart_inst/inst/upg_inst/uart_rdat_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.820    -0.762    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X41Y27         FDRE                                         r  uart_inst/inst/upg_inst/uart_rdat_reg[7]/C
                         clock pessimism             -0.028    -0.790    
    SLICE_X41Y27         FDRE (Hold_fdre_C_D)         0.078    -0.712    uart_inst/inst/upg_inst/uart_rdat_reg[7]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/uart_rdat_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.588%)  route 0.108ns (43.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.553    -0.803    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y27         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.662 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/Q
                         net (fo=1, routed)           0.108    -0.554    uart_inst/inst/upg_inst/s_axi_rdata[2]
    SLICE_X41Y27         FDRE                                         r  uart_inst/inst/upg_inst/uart_rdat_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.820    -0.762    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X41Y27         FDRE                                         r  uart_inst/inst/upg_inst/uart_rdat_reg[2]/C
                         clock pessimism             -0.008    -0.770    
    SLICE_X41Y27         FDRE (Hold_fdre_C_D)         0.047    -0.723    uart_inst/inst/upg_inst/uart_rdat_reg[2]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.554    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uart_clk_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk1/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y9     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y9     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y7     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y7     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y9     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y9     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y0     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y0     dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y10    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y10    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y26    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y26    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y26    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y26    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y26    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y26    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y26    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y26    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y26    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y26    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y24    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y26    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y26    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y26    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y26    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y26    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y26    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y26    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y26    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y26    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk_cpuclk
  To Clock:  cpu_clk_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       41.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.328ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        10.009ns  (logic 0.602ns (6.014%)  route 9.407ns (93.986%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.970ns = ( 49.030 - 50.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X44Y30         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -3.465 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=116, routed)         4.500     1.035    rom_inst/upg_done_o
    SLICE_X46Y22         LUT4 (Prop_lut4_I2_O)        0.146     1.181 r  rom_inst/dm_i_6/O
                         net (fo=15, routed)          4.907     6.088    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y10         RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    51.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    43.427 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    45.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.100 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        1.637    46.738    dmem/cpu_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I0_O)        0.095    46.833 r  dmem/dm_i_1/O
                         net (fo=32, routed)          2.197    49.030    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    48.370    
                         clock uncertainty           -0.346    48.024    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.607    47.417    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.417    
                         arrival time                          -6.088    
  -------------------------------------------------------------------
                         slack                                 41.328    

Slack (MET) :             41.431ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        9.671ns  (logic 0.602ns (6.225%)  route 9.069ns (93.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.205ns = ( 48.795 - 50.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X44Y30         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -3.465 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=116, routed)         4.500     1.035    rom_inst/upg_done_o
    SLICE_X46Y22         LUT4 (Prop_lut4_I2_O)        0.146     1.181 r  rom_inst/dm_i_6/O
                         net (fo=15, routed)          4.569     5.750    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    51.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    43.427 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    45.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.100 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        1.637    46.738    dmem/cpu_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I0_O)        0.095    46.833 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.962    48.795    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    48.135    
                         clock uncertainty           -0.346    47.789    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.607    47.182    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.182    
                         arrival time                          -5.750    
  -------------------------------------------------------------------
                         slack                                 41.431    

Slack (MET) :             41.652ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        9.671ns  (logic 0.602ns (6.225%)  route 9.069ns (93.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.985ns = ( 49.015 - 50.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X44Y30         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -3.465 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=116, routed)         4.500     1.035    rom_inst/upg_done_o
    SLICE_X46Y22         LUT4 (Prop_lut4_I2_O)        0.146     1.181 r  rom_inst/dm_i_6/O
                         net (fo=15, routed)          4.569     5.750    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y9          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    51.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    43.427 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    45.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.100 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        1.637    46.738    dmem/cpu_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I0_O)        0.095    46.833 r  dmem/dm_i_1/O
                         net (fo=32, routed)          2.182    49.015    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    48.355    
                         clock uncertainty           -0.346    48.009    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.607    47.402    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.402    
                         arrival time                          -5.750    
  -------------------------------------------------------------------
                         slack                                 41.652    

Slack (MET) :             41.717ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 0.606ns (6.457%)  route 8.780ns (93.543%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.205ns = ( 48.795 - 50.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X44Y30         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -3.465 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=116, routed)         3.974     0.510    rom_inst/upg_done_o
    SLICE_X52Y23         LUT4 (Prop_lut4_I2_O)        0.150     0.660 r  rom_inst/dm_i_8/O
                         net (fo=15, routed)          4.805     5.465    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X0Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    51.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    43.427 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    45.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.100 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        1.637    46.738    dmem/cpu_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I0_O)        0.095    46.833 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.962    48.795    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    48.135    
                         clock uncertainty           -0.346    47.789    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.607    47.182    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.182    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                 41.717    

Slack (MET) :             41.836ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        9.333ns  (logic 0.602ns (6.450%)  route 8.731ns (93.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.139ns = ( 48.861 - 50.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X44Y30         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -3.465 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=116, routed)         4.500     1.035    rom_inst/upg_done_o
    SLICE_X46Y22         LUT4 (Prop_lut4_I2_O)        0.146     1.181 r  rom_inst/dm_i_6/O
                         net (fo=15, routed)          4.231     5.412    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y8          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    51.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    43.427 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    45.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.100 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        1.637    46.738    dmem/cpu_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I0_O)        0.095    46.833 r  dmem/dm_i_1/O
                         net (fo=32, routed)          2.029    48.861    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    48.201    
                         clock uncertainty           -0.346    47.855    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.607    47.248    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.248    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                 41.836    

Slack (MET) :             41.976ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 0.608ns (6.493%)  route 8.756ns (93.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.970ns = ( 49.030 - 50.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X44Y30         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -3.465 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=116, routed)         4.385     0.920    rom_inst/upg_done_o
    SLICE_X44Y19         LUT4 (Prop_lut4_I2_O)        0.152     1.072 r  rom_inst/dm_i_5/O
                         net (fo=15, routed)          4.371     5.443    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y10         RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    51.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    43.427 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    45.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.100 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        1.637    46.738    dmem/cpu_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I0_O)        0.095    46.833 r  dmem/dm_i_1/O
                         net (fo=32, routed)          2.197    49.030    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    48.370    
                         clock uncertainty           -0.346    48.024    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.605    47.419    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.419    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                 41.976    

Slack (MET) :             41.983ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        8.847ns  (logic 0.602ns (6.805%)  route 8.245ns (93.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 48.522 - 50.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X44Y30         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -3.465 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=116, routed)         4.500     1.035    rom_inst/upg_done_o
    SLICE_X46Y22         LUT4 (Prop_lut4_I2_O)        0.146     1.181 r  rom_inst/dm_i_6/O
                         net (fo=15, routed)          3.745     4.926    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y0          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    51.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    43.427 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    45.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.100 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        1.637    46.738    dmem/cpu_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I0_O)        0.095    46.833 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.689    48.522    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    47.862    
                         clock uncertainty           -0.346    47.516    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.607    46.909    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.909    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                 41.983    

Slack (MET) :             42.039ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        8.625ns  (logic 0.608ns (7.050%)  route 8.017ns (92.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( 48.354 - 50.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X44Y30         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -3.465 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=116, routed)         4.385     0.920    rom_inst/upg_done_o
    SLICE_X44Y19         LUT4 (Prop_lut4_I2_O)        0.152     1.072 r  rom_inst/dm_i_5/O
                         net (fo=15, routed)          3.632     4.704    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y8          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    51.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    43.427 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    45.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.100 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        1.637    46.738    dmem/cpu_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I0_O)        0.095    46.833 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.521    48.354    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    47.694    
                         clock uncertainty           -0.346    47.348    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.605    46.743    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.743    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                 42.039    

Slack (MET) :             42.079ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        9.026ns  (logic 0.608ns (6.736%)  route 8.418ns (93.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.205ns = ( 48.795 - 50.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X44Y30         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -3.465 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=116, routed)         4.385     0.920    rom_inst/upg_done_o
    SLICE_X44Y19         LUT4 (Prop_lut4_I2_O)        0.152     1.072 r  rom_inst/dm_i_5/O
                         net (fo=15, routed)          4.033     5.105    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    51.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    43.427 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    45.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.100 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        1.637    46.738    dmem/cpu_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I0_O)        0.095    46.833 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.962    48.795    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    48.135    
                         clock uncertainty           -0.346    47.789    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.605    47.184    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.184    
                         arrival time                          -5.105    
  -------------------------------------------------------------------
                         slack                                 42.079    

Slack (MET) :             42.112ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        9.463ns  (logic 0.704ns (7.439%)  route 8.759ns (92.561%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.970ns = ( 49.030 - 50.000 ) 
    Source Clock Delay      (SCD):    -3.921ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.555    -3.921    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X44Y30         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -3.465 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=116, routed)         3.399    -0.066    dmem/upg_done_o
    SLICE_X47Y24         LUT2 (Prop_lut2_I1_O)        0.124     0.058 r  dmem/dm_i_51/O
                         net (fo=1, routed)           1.166     1.223    rom_inst/kickOff
    SLICE_X47Y24         LUT6 (Prop_lut6_I3_O)        0.124     1.347 r  rom_inst/dm_i_2/O
                         net (fo=15, routed)          4.195     5.542    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y10         RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    P17                  IBUF                         0.000    50.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    51.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    43.427 f  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    45.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.100 f  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        1.637    46.738    dmem/cpu_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I0_O)        0.095    46.833 r  dmem/dm_i_1/O
                         net (fo=32, routed)          2.197    49.030    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    48.370    
                         clock uncertainty           -0.346    48.024    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.369    47.655    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.655    
                         arrival time                          -5.542    
  -------------------------------------------------------------------
                         slack                                 42.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.185ns (7.848%)  route 2.172ns (92.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.556    -0.800    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X44Y30         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.659 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=116, routed)         1.101     0.442    rom_inst/upg_done_o
    SLICE_X43Y23         LUT3 (Prop_lut3_I1_O)        0.044     0.486 r  rom_inst/rom_inst_i_17/O
                         net (fo=4, routed)           1.071     1.558    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X1Y4          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        1.165    -0.417    rom_inst/cpu_clk
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.055    -0.362 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.595     0.233    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.507    
                         clock uncertainty            0.346     0.854    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.312     1.166    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.186ns (7.607%)  route 2.259ns (92.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.255ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.556    -0.800    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X44Y30         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.659 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=116, routed)         1.243     0.584    rom_inst/upg_done_o
    SLICE_X45Y24         LUT3 (Prop_lut3_I1_O)        0.045     0.629 r  rom_inst/rom_inst_i_38/O
                         net (fo=4, routed)           1.016     1.645    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y6          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        1.165    -0.417    rom_inst/cpu_clk
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.055    -0.362 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.617     0.255    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.530    
                         clock uncertainty            0.346     0.876    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.374     1.250    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.185ns (7.410%)  route 2.312ns (92.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.341ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.556    -0.800    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X44Y30         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.659 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=116, routed)         1.101     0.442    rom_inst/upg_done_o
    SLICE_X43Y23         LUT3 (Prop_lut3_I1_O)        0.044     0.486 r  rom_inst/rom_inst_i_17/O
                         net (fo=4, routed)           1.211     1.697    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X1Y3          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        1.165    -0.417    rom_inst/cpu_clk
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.055    -0.362 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.703     0.341    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.616    
                         clock uncertainty            0.346     0.962    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.312     1.274    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.186ns (7.493%)  route 2.296ns (92.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.556    -0.800    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X44Y30         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.659 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=116, routed)         1.101     0.442    rom_inst/upg_done_o
    SLICE_X43Y23         LUT3 (Prop_lut3_I1_O)        0.045     0.487 r  rom_inst/rom_inst_i_18/O
                         net (fo=4, routed)           1.195     1.683    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y4          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        1.165    -0.417    rom_inst/cpu_clk
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.055    -0.362 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.595     0.233    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.507    
                         clock uncertainty            0.346     0.854    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.374     1.228    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.186ns (6.932%)  route 2.497ns (93.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.396ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.556    -0.800    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X44Y30         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.659 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=116, routed)         1.243     0.584    rom_inst/upg_done_o
    SLICE_X45Y24         LUT3 (Prop_lut3_I1_O)        0.045     0.629 r  rom_inst/rom_inst_i_38/O
                         net (fo=4, routed)           1.254     1.884    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y7          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        1.165    -0.417    rom_inst/cpu_clk
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.055    -0.362 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.758     0.396    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.671    
                         clock uncertainty            0.346     1.017    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.374     1.391    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.186ns (7.054%)  route 2.451ns (92.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.341ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.556    -0.800    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X44Y30         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.659 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=116, routed)         1.101     0.442    rom_inst/upg_done_o
    SLICE_X43Y23         LUT3 (Prop_lut3_I1_O)        0.045     0.487 r  rom_inst/rom_inst_i_18/O
                         net (fo=4, routed)           1.350     1.837    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y3          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        1.165    -0.417    rom_inst/cpu_clk
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.055    -0.362 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.703     0.341    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.616    
                         clock uncertainty            0.346     0.962    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.374     1.336    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.186ns (7.213%)  route 2.393ns (92.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.255ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.556    -0.800    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X44Y30         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.659 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=116, routed)         1.242     0.583    rom_inst/upg_done_o
    SLICE_X45Y24         LUT3 (Prop_lut3_I1_O)        0.045     0.628 r  rom_inst/rom_inst_i_39/O
                         net (fo=4, routed)           1.151     1.779    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X1Y6          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        1.165    -0.417    rom_inst/cpu_clk
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.055    -0.362 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.617     0.255    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.530    
                         clock uncertainty            0.346     0.876    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.374     1.250    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 0.186ns (7.238%)  route 2.384ns (92.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.556    -0.800    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X44Y30         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.659 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=116, routed)         1.538     0.879    rom_inst/upg_done_o
    SLICE_X46Y23         LUT3 (Prop_lut3_I1_O)        0.045     0.924 r  rom_inst/rom_inst_i_20/O
                         net (fo=4, routed)           0.846     1.770    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y4          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        1.165    -0.417    rom_inst/cpu_clk
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.055    -0.362 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.595     0.233    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.507    
                         clock uncertainty            0.346     0.854    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.374     1.228    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.185ns (7.403%)  route 2.314ns (92.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.556    -0.800    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X44Y30         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.659 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=116, routed)         1.101     0.442    rom_inst/upg_done_o
    SLICE_X43Y23         LUT3 (Prop_lut3_I1_O)        0.044     0.486 r  rom_inst/rom_inst_i_17/O
                         net (fo=4, routed)           1.213     1.699    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X2Y4          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        1.165    -0.417    rom_inst/cpu_clk
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.055    -0.362 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.555     0.193    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.468    
                         clock uncertainty            0.346     0.814    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.312     1.126    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.186ns (7.381%)  route 2.334ns (92.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.233ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         0.556    -0.800    uart_inst/inst/upg_inst/upg_clk_i
    SLICE_X44Y30         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.659 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=116, routed)         1.605     0.947    inst_fetch/IF_pc/upg_done_o
    SLICE_X46Y22         LUT4 (Prop_lut4_I3_O)        0.045     0.992 r  inst_fetch/IF_pc/rom_inst_i_6/O
                         net (fo=15, routed)          0.728     1.720    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y4          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        1.165    -0.417    rom_inst/cpu_clk
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.055    -0.362 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          0.595     0.233    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.507    
                         clock uncertainty            0.346     0.854    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.261     1.115    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.605    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_cpuclk
  To Clock:  uart_clk_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       65.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.264ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        32.874ns  (logic 6.415ns (19.514%)  route 26.459ns (80.486%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 99.168 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        2.395    -3.081    rom_inst/cpu_clk
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.152    -2.929 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          2.342    -0.587    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.656     2.069 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.364     3.432    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[1]
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.556 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=258, routed)         4.583     8.139    inst_decoder/regFile/Instruction_o[2]
    SLICE_X59Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.263 r  inst_decoder/regFile/ALUResult0_carry_i_57/O
                         net (fo=1, routed)           0.000     8.263    inst_decoder/regFile/ALUResult0_carry_i_57_n_1
    SLICE_X59Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     8.475 r  inst_decoder/regFile/ALUResult0_carry_i_23/O
                         net (fo=1, routed)           0.957     9.432    inst_decoder/regFile/ALUResult0_carry_i_23_n_1
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.299     9.731 r  inst_decoder/regFile/ALUResult0_carry_i_4/O
                         net (fo=26, routed)          2.058    11.790    rom_inst/rd1[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I3_O)        0.124    11.914 r  rom_inst/BranchOut_carry_i_24/O
                         net (fo=2, routed)           0.173    12.086    rom_inst/BranchOut_carry_i_24_n_1
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.210 r  rom_inst/BranchOut_carry_i_10/O
                         net (fo=2, routed)           1.138    13.348    rom_inst/BranchOut_carry_i_10_n_1
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.124    13.472 r  rom_inst/BranchOut_carry_i_14/O
                         net (fo=1, routed)           0.000    13.472    rom_inst/BranchOut_carry_i_14_n_1
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.985 r  rom_inst/BranchOut_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.985    rom_inst/BranchOut_carry_i_5_n_1
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.102 r  rom_inst/BranchOut_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.102    rom_inst/BranchOut_carry__0_i_5_n_1
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.219 r  rom_inst/BranchOut_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.219    rom_inst/BranchOut_carry__1_i_5_n_1
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.336 r  rom_inst/BranchOut_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.336    rom_inst/BranchOut_carry__2_i_5_n_1
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.651 f  rom_inst/BranchOut_carry__3_i_5/O[3]
                         net (fo=3, routed)           1.020    15.671    rom_inst/immOut[19]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.307    15.978 f  rom_inst/ALUResult2_carry__1_i_12/O
                         net (fo=8, routed)           1.346    17.324    rom_inst/registers_reg[0][31]_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124    17.448 f  rom_inst/registers[31][30]_i_23/O
                         net (fo=6, routed)           2.000    19.448    rom_inst/registers[31][30]_i_23_n_1
    SLICE_X59Y17         LUT6 (Prop_lut6_I2_O)        0.124    19.572 r  rom_inst/registers[31][30]_i_16/O
                         net (fo=42, routed)          1.446    21.019    rom_inst/registers[31][30]_i_16_n_1
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.124    21.143 r  rom_inst/registers[31][7]_i_25/O
                         net (fo=1, routed)           0.573    21.716    rom_inst/registers[31][7]_i_25_n_1
    SLICE_X63Y16         LUT6 (Prop_lut6_I4_O)        0.124    21.840 r  rom_inst/registers[31][7]_i_23/O
                         net (fo=2, routed)           0.415    22.255    rom_inst/registers[31][7]_i_23_n_1
    SLICE_X63Y14         LUT3 (Prop_lut3_I0_O)        0.124    22.379 r  rom_inst/registers[31][5]_i_13/O
                         net (fo=3, routed)           1.271    23.650    rom_inst/registers[31][5]_i_13_n_1
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.124    23.774 r  rom_inst/registers[31][3]_i_13/O
                         net (fo=2, routed)           1.258    25.032    rom_inst/registers[31][3]_i_13_n_1
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.124    25.156 r  rom_inst/registers[31][2]_i_8/O
                         net (fo=1, routed)           1.081    26.237    rom_inst/registers[31][2]_i_8_n_1
    SLICE_X46Y10         LUT6 (Prop_lut6_I5_O)        0.124    26.361 r  rom_inst/registers[31][2]_i_3/O
                         net (fo=2, routed)           1.579    27.941    rom_inst/ALUResult[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.150    28.091 r  rom_inst/dm_i_16/O
                         net (fo=15, routed)          4.197    32.287    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.984    97.085    dmem/uart_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.121    97.206 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.962    99.168    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    98.508    
                         clock uncertainty           -0.346    98.162    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.611    97.551    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         97.551    
                         arrival time                         -32.287    
  -------------------------------------------------------------------
                         slack                                 65.264    

Slack (MET) :             65.278ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        32.299ns  (logic 6.415ns (19.861%)  route 25.884ns (80.139%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 98.608 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        2.395    -3.081    rom_inst/cpu_clk
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.152    -2.929 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          2.342    -0.587    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.656     2.069 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.364     3.432    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[1]
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.556 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=258, routed)         4.583     8.139    inst_decoder/regFile/Instruction_o[2]
    SLICE_X59Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.263 r  inst_decoder/regFile/ALUResult0_carry_i_57/O
                         net (fo=1, routed)           0.000     8.263    inst_decoder/regFile/ALUResult0_carry_i_57_n_1
    SLICE_X59Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     8.475 r  inst_decoder/regFile/ALUResult0_carry_i_23/O
                         net (fo=1, routed)           0.957     9.432    inst_decoder/regFile/ALUResult0_carry_i_23_n_1
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.299     9.731 r  inst_decoder/regFile/ALUResult0_carry_i_4/O
                         net (fo=26, routed)          2.058    11.790    rom_inst/rd1[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I3_O)        0.124    11.914 r  rom_inst/BranchOut_carry_i_24/O
                         net (fo=2, routed)           0.173    12.086    rom_inst/BranchOut_carry_i_24_n_1
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.210 r  rom_inst/BranchOut_carry_i_10/O
                         net (fo=2, routed)           1.138    13.348    rom_inst/BranchOut_carry_i_10_n_1
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.124    13.472 r  rom_inst/BranchOut_carry_i_14/O
                         net (fo=1, routed)           0.000    13.472    rom_inst/BranchOut_carry_i_14_n_1
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.985 r  rom_inst/BranchOut_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.985    rom_inst/BranchOut_carry_i_5_n_1
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.102 r  rom_inst/BranchOut_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.102    rom_inst/BranchOut_carry__0_i_5_n_1
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.219 r  rom_inst/BranchOut_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.219    rom_inst/BranchOut_carry__1_i_5_n_1
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.336 r  rom_inst/BranchOut_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.336    rom_inst/BranchOut_carry__2_i_5_n_1
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.651 f  rom_inst/BranchOut_carry__3_i_5/O[3]
                         net (fo=3, routed)           1.020    15.671    rom_inst/immOut[19]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.307    15.978 f  rom_inst/ALUResult2_carry__1_i_12/O
                         net (fo=8, routed)           1.346    17.324    rom_inst/registers_reg[0][31]_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124    17.448 f  rom_inst/registers[31][30]_i_23/O
                         net (fo=6, routed)           2.000    19.448    rom_inst/registers[31][30]_i_23_n_1
    SLICE_X59Y17         LUT6 (Prop_lut6_I2_O)        0.124    19.572 r  rom_inst/registers[31][30]_i_16/O
                         net (fo=42, routed)          1.446    21.019    rom_inst/registers[31][30]_i_16_n_1
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.124    21.143 r  rom_inst/registers[31][7]_i_25/O
                         net (fo=1, routed)           0.573    21.716    rom_inst/registers[31][7]_i_25_n_1
    SLICE_X63Y16         LUT6 (Prop_lut6_I4_O)        0.124    21.840 r  rom_inst/registers[31][7]_i_23/O
                         net (fo=2, routed)           0.415    22.255    rom_inst/registers[31][7]_i_23_n_1
    SLICE_X63Y14         LUT3 (Prop_lut3_I0_O)        0.124    22.379 r  rom_inst/registers[31][5]_i_13/O
                         net (fo=3, routed)           1.271    23.650    rom_inst/registers[31][5]_i_13_n_1
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.124    23.774 r  rom_inst/registers[31][3]_i_13/O
                         net (fo=2, routed)           1.258    25.032    rom_inst/registers[31][3]_i_13_n_1
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.124    25.156 r  rom_inst/registers[31][2]_i_8/O
                         net (fo=1, routed)           1.081    26.237    rom_inst/registers[31][2]_i_8_n_1
    SLICE_X46Y10         LUT6 (Prop_lut6_I5_O)        0.124    26.361 r  rom_inst/registers[31][2]_i_3/O
                         net (fo=2, routed)           1.579    27.941    rom_inst/ALUResult[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.150    28.091 r  rom_inst/dm_i_16/O
                         net (fo=15, routed)          3.621    31.712    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y2          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.984    97.085    dmem/uart_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.121    97.206 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.402    98.608    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    97.948    
                         clock uncertainty           -0.346    97.601    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.611    96.990    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         96.990    
                         arrival time                         -31.712    
  -------------------------------------------------------------------
                         slack                                 65.278    

Slack (MET) :             65.647ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        32.712ns  (logic 6.415ns (19.611%)  route 26.297ns (80.389%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.612ns = ( 99.388 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        2.395    -3.081    rom_inst/cpu_clk
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.152    -2.929 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          2.342    -0.587    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.656     2.069 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.364     3.432    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[1]
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.556 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=258, routed)         4.583     8.139    inst_decoder/regFile/Instruction_o[2]
    SLICE_X59Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.263 r  inst_decoder/regFile/ALUResult0_carry_i_57/O
                         net (fo=1, routed)           0.000     8.263    inst_decoder/regFile/ALUResult0_carry_i_57_n_1
    SLICE_X59Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     8.475 r  inst_decoder/regFile/ALUResult0_carry_i_23/O
                         net (fo=1, routed)           0.957     9.432    inst_decoder/regFile/ALUResult0_carry_i_23_n_1
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.299     9.731 r  inst_decoder/regFile/ALUResult0_carry_i_4/O
                         net (fo=26, routed)          2.058    11.790    rom_inst/rd1[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I3_O)        0.124    11.914 r  rom_inst/BranchOut_carry_i_24/O
                         net (fo=2, routed)           0.173    12.086    rom_inst/BranchOut_carry_i_24_n_1
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.210 r  rom_inst/BranchOut_carry_i_10/O
                         net (fo=2, routed)           1.138    13.348    rom_inst/BranchOut_carry_i_10_n_1
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.124    13.472 r  rom_inst/BranchOut_carry_i_14/O
                         net (fo=1, routed)           0.000    13.472    rom_inst/BranchOut_carry_i_14_n_1
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.985 r  rom_inst/BranchOut_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.985    rom_inst/BranchOut_carry_i_5_n_1
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.102 r  rom_inst/BranchOut_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.102    rom_inst/BranchOut_carry__0_i_5_n_1
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.219 r  rom_inst/BranchOut_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.219    rom_inst/BranchOut_carry__1_i_5_n_1
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.336 r  rom_inst/BranchOut_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.336    rom_inst/BranchOut_carry__2_i_5_n_1
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.651 f  rom_inst/BranchOut_carry__3_i_5/O[3]
                         net (fo=3, routed)           1.020    15.671    rom_inst/immOut[19]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.307    15.978 f  rom_inst/ALUResult2_carry__1_i_12/O
                         net (fo=8, routed)           1.346    17.324    rom_inst/registers_reg[0][31]_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124    17.448 f  rom_inst/registers[31][30]_i_23/O
                         net (fo=6, routed)           2.000    19.448    rom_inst/registers[31][30]_i_23_n_1
    SLICE_X59Y17         LUT6 (Prop_lut6_I2_O)        0.124    19.572 r  rom_inst/registers[31][30]_i_16/O
                         net (fo=42, routed)          1.446    21.019    rom_inst/registers[31][30]_i_16_n_1
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.124    21.143 r  rom_inst/registers[31][7]_i_25/O
                         net (fo=1, routed)           0.573    21.716    rom_inst/registers[31][7]_i_25_n_1
    SLICE_X63Y16         LUT6 (Prop_lut6_I4_O)        0.124    21.840 r  rom_inst/registers[31][7]_i_23/O
                         net (fo=2, routed)           0.415    22.255    rom_inst/registers[31][7]_i_23_n_1
    SLICE_X63Y14         LUT3 (Prop_lut3_I0_O)        0.124    22.379 r  rom_inst/registers[31][5]_i_13/O
                         net (fo=3, routed)           1.271    23.650    rom_inst/registers[31][5]_i_13_n_1
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.124    23.774 r  rom_inst/registers[31][3]_i_13/O
                         net (fo=2, routed)           1.258    25.032    rom_inst/registers[31][3]_i_13_n_1
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.124    25.156 r  rom_inst/registers[31][2]_i_8/O
                         net (fo=1, routed)           1.081    26.237    rom_inst/registers[31][2]_i_8_n_1
    SLICE_X46Y10         LUT6 (Prop_lut6_I5_O)        0.124    26.361 r  rom_inst/registers[31][2]_i_3/O
                         net (fo=2, routed)           1.579    27.941    rom_inst/ALUResult[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.150    28.091 r  rom_inst/dm_i_16/O
                         net (fo=15, routed)          4.034    32.125    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y9          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.984    97.085    dmem/uart_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.121    97.206 r  dmem/dm_i_1/O
                         net (fo=32, routed)          2.182    99.388    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    98.728    
                         clock uncertainty           -0.346    98.382    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.611    97.771    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         97.771    
                         arrival time                         -32.125    
  -------------------------------------------------------------------
                         slack                                 65.647    

Slack (MET) :             65.668ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        32.536ns  (logic 6.415ns (19.716%)  route 26.121ns (80.284%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 99.235 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        2.395    -3.081    rom_inst/cpu_clk
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.152    -2.929 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          2.342    -0.587    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.656     2.069 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.364     3.432    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[1]
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.556 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=258, routed)         4.583     8.139    inst_decoder/regFile/Instruction_o[2]
    SLICE_X59Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.263 r  inst_decoder/regFile/ALUResult0_carry_i_57/O
                         net (fo=1, routed)           0.000     8.263    inst_decoder/regFile/ALUResult0_carry_i_57_n_1
    SLICE_X59Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     8.475 r  inst_decoder/regFile/ALUResult0_carry_i_23/O
                         net (fo=1, routed)           0.957     9.432    inst_decoder/regFile/ALUResult0_carry_i_23_n_1
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.299     9.731 r  inst_decoder/regFile/ALUResult0_carry_i_4/O
                         net (fo=26, routed)          2.058    11.790    rom_inst/rd1[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I3_O)        0.124    11.914 r  rom_inst/BranchOut_carry_i_24/O
                         net (fo=2, routed)           0.173    12.086    rom_inst/BranchOut_carry_i_24_n_1
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.210 r  rom_inst/BranchOut_carry_i_10/O
                         net (fo=2, routed)           1.138    13.348    rom_inst/BranchOut_carry_i_10_n_1
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.124    13.472 r  rom_inst/BranchOut_carry_i_14/O
                         net (fo=1, routed)           0.000    13.472    rom_inst/BranchOut_carry_i_14_n_1
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.985 r  rom_inst/BranchOut_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.985    rom_inst/BranchOut_carry_i_5_n_1
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.102 r  rom_inst/BranchOut_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.102    rom_inst/BranchOut_carry__0_i_5_n_1
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.219 r  rom_inst/BranchOut_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.219    rom_inst/BranchOut_carry__1_i_5_n_1
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.336 r  rom_inst/BranchOut_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.336    rom_inst/BranchOut_carry__2_i_5_n_1
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.651 f  rom_inst/BranchOut_carry__3_i_5/O[3]
                         net (fo=3, routed)           1.020    15.671    rom_inst/immOut[19]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.307    15.978 f  rom_inst/ALUResult2_carry__1_i_12/O
                         net (fo=8, routed)           1.346    17.324    rom_inst/registers_reg[0][31]_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124    17.448 f  rom_inst/registers[31][30]_i_23/O
                         net (fo=6, routed)           2.000    19.448    rom_inst/registers[31][30]_i_23_n_1
    SLICE_X59Y17         LUT6 (Prop_lut6_I2_O)        0.124    19.572 r  rom_inst/registers[31][30]_i_16/O
                         net (fo=42, routed)          1.446    21.019    rom_inst/registers[31][30]_i_16_n_1
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.124    21.143 r  rom_inst/registers[31][7]_i_25/O
                         net (fo=1, routed)           0.573    21.716    rom_inst/registers[31][7]_i_25_n_1
    SLICE_X63Y16         LUT6 (Prop_lut6_I4_O)        0.124    21.840 r  rom_inst/registers[31][7]_i_23/O
                         net (fo=2, routed)           0.415    22.255    rom_inst/registers[31][7]_i_23_n_1
    SLICE_X63Y14         LUT3 (Prop_lut3_I0_O)        0.124    22.379 r  rom_inst/registers[31][5]_i_13/O
                         net (fo=3, routed)           1.271    23.650    rom_inst/registers[31][5]_i_13_n_1
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.124    23.774 r  rom_inst/registers[31][3]_i_13/O
                         net (fo=2, routed)           1.258    25.032    rom_inst/registers[31][3]_i_13_n_1
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.124    25.156 r  rom_inst/registers[31][2]_i_8/O
                         net (fo=1, routed)           1.081    26.237    rom_inst/registers[31][2]_i_8_n_1
    SLICE_X46Y10         LUT6 (Prop_lut6_I5_O)        0.124    26.361 r  rom_inst/registers[31][2]_i_3/O
                         net (fo=2, routed)           1.579    27.941    rom_inst/ALUResult[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.150    28.091 r  rom_inst/dm_i_16/O
                         net (fo=15, routed)          3.859    31.949    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y8          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.984    97.085    dmem/uart_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.121    97.206 r  dmem/dm_i_1/O
                         net (fo=32, routed)          2.029    99.235    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    98.574    
                         clock uncertainty           -0.346    98.228    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.611    97.617    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         97.617    
                         arrival time                         -31.949    
  -------------------------------------------------------------------
                         slack                                 65.668    

Slack (MET) :             65.769ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        31.961ns  (logic 6.415ns (20.071%)  route 25.546ns (79.929%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -1.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.240ns = ( 98.760 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        2.395    -3.081    rom_inst/cpu_clk
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.152    -2.929 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          2.342    -0.587    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.656     2.069 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.364     3.432    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[1]
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.556 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=258, routed)         4.583     8.139    inst_decoder/regFile/Instruction_o[2]
    SLICE_X59Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.263 r  inst_decoder/regFile/ALUResult0_carry_i_57/O
                         net (fo=1, routed)           0.000     8.263    inst_decoder/regFile/ALUResult0_carry_i_57_n_1
    SLICE_X59Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     8.475 r  inst_decoder/regFile/ALUResult0_carry_i_23/O
                         net (fo=1, routed)           0.957     9.432    inst_decoder/regFile/ALUResult0_carry_i_23_n_1
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.299     9.731 r  inst_decoder/regFile/ALUResult0_carry_i_4/O
                         net (fo=26, routed)          2.058    11.790    rom_inst/rd1[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I3_O)        0.124    11.914 r  rom_inst/BranchOut_carry_i_24/O
                         net (fo=2, routed)           0.173    12.086    rom_inst/BranchOut_carry_i_24_n_1
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.210 r  rom_inst/BranchOut_carry_i_10/O
                         net (fo=2, routed)           1.138    13.348    rom_inst/BranchOut_carry_i_10_n_1
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.124    13.472 r  rom_inst/BranchOut_carry_i_14/O
                         net (fo=1, routed)           0.000    13.472    rom_inst/BranchOut_carry_i_14_n_1
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.985 r  rom_inst/BranchOut_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.985    rom_inst/BranchOut_carry_i_5_n_1
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.102 r  rom_inst/BranchOut_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.102    rom_inst/BranchOut_carry__0_i_5_n_1
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.219 r  rom_inst/BranchOut_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.219    rom_inst/BranchOut_carry__1_i_5_n_1
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.336 r  rom_inst/BranchOut_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.336    rom_inst/BranchOut_carry__2_i_5_n_1
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.651 f  rom_inst/BranchOut_carry__3_i_5/O[3]
                         net (fo=3, routed)           1.020    15.671    rom_inst/immOut[19]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.307    15.978 f  rom_inst/ALUResult2_carry__1_i_12/O
                         net (fo=8, routed)           1.346    17.324    rom_inst/registers_reg[0][31]_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124    17.448 f  rom_inst/registers[31][30]_i_23/O
                         net (fo=6, routed)           2.000    19.448    rom_inst/registers[31][30]_i_23_n_1
    SLICE_X59Y17         LUT6 (Prop_lut6_I2_O)        0.124    19.572 r  rom_inst/registers[31][30]_i_16/O
                         net (fo=42, routed)          1.446    21.019    rom_inst/registers[31][30]_i_16_n_1
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.124    21.143 r  rom_inst/registers[31][7]_i_25/O
                         net (fo=1, routed)           0.573    21.716    rom_inst/registers[31][7]_i_25_n_1
    SLICE_X63Y16         LUT6 (Prop_lut6_I4_O)        0.124    21.840 r  rom_inst/registers[31][7]_i_23/O
                         net (fo=2, routed)           0.415    22.255    rom_inst/registers[31][7]_i_23_n_1
    SLICE_X63Y14         LUT3 (Prop_lut3_I0_O)        0.124    22.379 r  rom_inst/registers[31][5]_i_13/O
                         net (fo=3, routed)           1.271    23.650    rom_inst/registers[31][5]_i_13_n_1
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.124    23.774 r  rom_inst/registers[31][3]_i_13/O
                         net (fo=2, routed)           1.258    25.032    rom_inst/registers[31][3]_i_13_n_1
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.124    25.156 r  rom_inst/registers[31][2]_i_8/O
                         net (fo=1, routed)           1.081    26.237    rom_inst/registers[31][2]_i_8_n_1
    SLICE_X46Y10         LUT6 (Prop_lut6_I5_O)        0.124    26.361 r  rom_inst/registers[31][2]_i_3/O
                         net (fo=2, routed)           1.579    27.941    rom_inst/ALUResult[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.150    28.091 r  rom_inst/dm_i_16/O
                         net (fo=15, routed)          3.283    31.374    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y1          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.984    97.085    dmem/uart_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.121    97.206 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.554    98.760    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    98.100    
                         clock uncertainty           -0.346    97.754    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.611    97.143    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         97.143    
                         arrival time                         -31.374    
  -------------------------------------------------------------------
                         slack                                 65.769    

Slack (MET) :             65.878ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        32.501ns  (logic 6.415ns (19.738%)  route 26.086ns (80.262%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.597ns = ( 99.403 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        2.395    -3.081    rom_inst/cpu_clk
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.152    -2.929 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          2.342    -0.587    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.656     2.069 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.364     3.432    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[1]
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.556 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=258, routed)         4.583     8.139    inst_decoder/regFile/Instruction_o[2]
    SLICE_X59Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.263 r  inst_decoder/regFile/ALUResult0_carry_i_57/O
                         net (fo=1, routed)           0.000     8.263    inst_decoder/regFile/ALUResult0_carry_i_57_n_1
    SLICE_X59Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     8.475 r  inst_decoder/regFile/ALUResult0_carry_i_23/O
                         net (fo=1, routed)           0.957     9.432    inst_decoder/regFile/ALUResult0_carry_i_23_n_1
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.299     9.731 r  inst_decoder/regFile/ALUResult0_carry_i_4/O
                         net (fo=26, routed)          2.058    11.790    rom_inst/rd1[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I3_O)        0.124    11.914 r  rom_inst/BranchOut_carry_i_24/O
                         net (fo=2, routed)           0.173    12.086    rom_inst/BranchOut_carry_i_24_n_1
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.210 r  rom_inst/BranchOut_carry_i_10/O
                         net (fo=2, routed)           1.138    13.348    rom_inst/BranchOut_carry_i_10_n_1
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.124    13.472 r  rom_inst/BranchOut_carry_i_14/O
                         net (fo=1, routed)           0.000    13.472    rom_inst/BranchOut_carry_i_14_n_1
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.985 r  rom_inst/BranchOut_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.985    rom_inst/BranchOut_carry_i_5_n_1
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.102 r  rom_inst/BranchOut_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.102    rom_inst/BranchOut_carry__0_i_5_n_1
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.219 r  rom_inst/BranchOut_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.219    rom_inst/BranchOut_carry__1_i_5_n_1
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.336 r  rom_inst/BranchOut_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.336    rom_inst/BranchOut_carry__2_i_5_n_1
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.651 f  rom_inst/BranchOut_carry__3_i_5/O[3]
                         net (fo=3, routed)           1.020    15.671    rom_inst/immOut[19]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.307    15.978 f  rom_inst/ALUResult2_carry__1_i_12/O
                         net (fo=8, routed)           1.346    17.324    rom_inst/registers_reg[0][31]_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124    17.448 f  rom_inst/registers[31][30]_i_23/O
                         net (fo=6, routed)           2.000    19.448    rom_inst/registers[31][30]_i_23_n_1
    SLICE_X59Y17         LUT6 (Prop_lut6_I2_O)        0.124    19.572 r  rom_inst/registers[31][30]_i_16/O
                         net (fo=42, routed)          1.446    21.019    rom_inst/registers[31][30]_i_16_n_1
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.124    21.143 r  rom_inst/registers[31][7]_i_25/O
                         net (fo=1, routed)           0.573    21.716    rom_inst/registers[31][7]_i_25_n_1
    SLICE_X63Y16         LUT6 (Prop_lut6_I4_O)        0.124    21.840 r  rom_inst/registers[31][7]_i_23/O
                         net (fo=2, routed)           0.415    22.255    rom_inst/registers[31][7]_i_23_n_1
    SLICE_X63Y14         LUT3 (Prop_lut3_I0_O)        0.124    22.379 r  rom_inst/registers[31][5]_i_13/O
                         net (fo=3, routed)           1.271    23.650    rom_inst/registers[31][5]_i_13_n_1
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.124    23.774 r  rom_inst/registers[31][3]_i_13/O
                         net (fo=2, routed)           0.866    24.640    rom_inst/registers[31][3]_i_13_n_1
    SLICE_X47Y13         LUT5 (Prop_lut5_I3_O)        0.124    24.764 r  rom_inst/registers[31][3]_i_8/O
                         net (fo=1, routed)           0.973    25.737    rom_inst/registers[31][3]_i_8_n_1
    SLICE_X48Y8          LUT6 (Prop_lut6_I5_O)        0.124    25.861 r  rom_inst/registers[31][3]_i_3/O
                         net (fo=2, routed)           1.671    27.532    rom_inst/ALUResult[3]
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.150    27.682 r  rom_inst/dm_i_15/O
                         net (fo=15, routed)          4.232    31.914    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y10         RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.984    97.085    dmem/uart_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.121    97.206 r  dmem/dm_i_1/O
                         net (fo=32, routed)          2.197    99.403    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    98.743    
                         clock uncertainty           -0.346    98.397    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.605    97.792    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         97.792    
                         arrival time                         -31.914    
  -------------------------------------------------------------------
                         slack                                 65.878    

Slack (MET) :             65.911ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        32.468ns  (logic 6.523ns (20.091%)  route 25.945ns (79.909%))
  Logic Levels:           21  (CARRY4=5 LUT2=1 LUT4=1 LUT5=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.597ns = ( 99.403 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        2.395    -3.081    rom_inst/cpu_clk
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.152    -2.929 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          2.342    -0.587    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.656     2.069 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.364     3.432    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[1]
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.556 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=258, routed)         4.583     8.139    inst_decoder/regFile/Instruction_o[2]
    SLICE_X59Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.263 r  inst_decoder/regFile/ALUResult0_carry_i_57/O
                         net (fo=1, routed)           0.000     8.263    inst_decoder/regFile/ALUResult0_carry_i_57_n_1
    SLICE_X59Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     8.475 r  inst_decoder/regFile/ALUResult0_carry_i_23/O
                         net (fo=1, routed)           0.957     9.432    inst_decoder/regFile/ALUResult0_carry_i_23_n_1
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.299     9.731 r  inst_decoder/regFile/ALUResult0_carry_i_4/O
                         net (fo=26, routed)          2.058    11.790    rom_inst/rd1[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I3_O)        0.124    11.914 r  rom_inst/BranchOut_carry_i_24/O
                         net (fo=2, routed)           0.173    12.086    rom_inst/BranchOut_carry_i_24_n_1
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.210 r  rom_inst/BranchOut_carry_i_10/O
                         net (fo=2, routed)           1.138    13.348    rom_inst/BranchOut_carry_i_10_n_1
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.124    13.472 r  rom_inst/BranchOut_carry_i_14/O
                         net (fo=1, routed)           0.000    13.472    rom_inst/BranchOut_carry_i_14_n_1
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.985 r  rom_inst/BranchOut_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.985    rom_inst/BranchOut_carry_i_5_n_1
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.102 r  rom_inst/BranchOut_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.102    rom_inst/BranchOut_carry__0_i_5_n_1
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.219 r  rom_inst/BranchOut_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.219    rom_inst/BranchOut_carry__1_i_5_n_1
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.336 r  rom_inst/BranchOut_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.336    rom_inst/BranchOut_carry__2_i_5_n_1
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.651 f  rom_inst/BranchOut_carry__3_i_5/O[3]
                         net (fo=3, routed)           1.020    15.671    rom_inst/immOut[19]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.307    15.978 f  rom_inst/ALUResult2_carry__1_i_12/O
                         net (fo=8, routed)           1.346    17.324    rom_inst/registers_reg[0][31]_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124    17.448 f  rom_inst/registers[31][30]_i_23/O
                         net (fo=6, routed)           2.000    19.448    rom_inst/registers[31][30]_i_23_n_1
    SLICE_X59Y17         LUT6 (Prop_lut6_I2_O)        0.124    19.572 r  rom_inst/registers[31][30]_i_16/O
                         net (fo=42, routed)          1.446    21.019    rom_inst/registers[31][30]_i_16_n_1
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.124    21.143 r  rom_inst/registers[31][7]_i_25/O
                         net (fo=1, routed)           0.573    21.716    rom_inst/registers[31][7]_i_25_n_1
    SLICE_X63Y16         LUT6 (Prop_lut6_I4_O)        0.124    21.840 r  rom_inst/registers[31][7]_i_23/O
                         net (fo=2, routed)           0.418    22.258    rom_inst/registers[31][7]_i_23_n_1
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.124    22.382 r  rom_inst/registers[31][7]_i_15/O
                         net (fo=3, routed)           1.357    23.739    rom_inst/registers[31][7]_i_15_n_1
    SLICE_X54Y14         LUT5 (Prop_lut5_I0_O)        0.150    23.889 f  rom_inst/registers[31][6]_i_7/O
                         net (fo=1, routed)           0.850    24.740    rom_inst/registers[31][6]_i_7_n_1
    SLICE_X47Y14         LUT6 (Prop_lut6_I2_O)        0.328    25.068 r  rom_inst/registers[31][6]_i_3/O
                         net (fo=25, routed)          1.975    27.043    rom_inst/ALUResult[6]
    SLICE_X45Y25         LUT4 (Prop_lut4_I0_O)        0.152    27.195 r  rom_inst/dm_i_12/O
                         net (fo=15, routed)          4.686    31.881    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y10         RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.984    97.085    dmem/uart_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.121    97.206 r  dmem/dm_i_1/O
                         net (fo=32, routed)          2.197    99.403    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    98.743    
                         clock uncertainty           -0.346    98.397    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.605    97.792    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         97.792    
                         arrival time                         -31.881    
  -------------------------------------------------------------------
                         slack                                 65.911    

Slack (MET) :             65.980ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        31.750ns  (logic 6.415ns (20.205%)  route 25.335ns (79.795%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -1.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.240ns = ( 98.760 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        2.395    -3.081    rom_inst/cpu_clk
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.152    -2.929 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          2.342    -0.587    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.656     2.069 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.364     3.432    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[1]
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.556 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=258, routed)         4.583     8.139    inst_decoder/regFile/Instruction_o[2]
    SLICE_X59Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.263 r  inst_decoder/regFile/ALUResult0_carry_i_57/O
                         net (fo=1, routed)           0.000     8.263    inst_decoder/regFile/ALUResult0_carry_i_57_n_1
    SLICE_X59Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     8.475 r  inst_decoder/regFile/ALUResult0_carry_i_23/O
                         net (fo=1, routed)           0.957     9.432    inst_decoder/regFile/ALUResult0_carry_i_23_n_1
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.299     9.731 r  inst_decoder/regFile/ALUResult0_carry_i_4/O
                         net (fo=26, routed)          2.058    11.790    rom_inst/rd1[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I3_O)        0.124    11.914 r  rom_inst/BranchOut_carry_i_24/O
                         net (fo=2, routed)           0.173    12.086    rom_inst/BranchOut_carry_i_24_n_1
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.210 r  rom_inst/BranchOut_carry_i_10/O
                         net (fo=2, routed)           1.138    13.348    rom_inst/BranchOut_carry_i_10_n_1
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.124    13.472 r  rom_inst/BranchOut_carry_i_14/O
                         net (fo=1, routed)           0.000    13.472    rom_inst/BranchOut_carry_i_14_n_1
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.985 r  rom_inst/BranchOut_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.985    rom_inst/BranchOut_carry_i_5_n_1
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.102 r  rom_inst/BranchOut_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.102    rom_inst/BranchOut_carry__0_i_5_n_1
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.219 r  rom_inst/BranchOut_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.219    rom_inst/BranchOut_carry__1_i_5_n_1
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.336 r  rom_inst/BranchOut_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.336    rom_inst/BranchOut_carry__2_i_5_n_1
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.651 f  rom_inst/BranchOut_carry__3_i_5/O[3]
                         net (fo=3, routed)           1.020    15.671    rom_inst/immOut[19]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.307    15.978 f  rom_inst/ALUResult2_carry__1_i_12/O
                         net (fo=8, routed)           1.346    17.324    rom_inst/registers_reg[0][31]_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124    17.448 f  rom_inst/registers[31][30]_i_23/O
                         net (fo=6, routed)           2.000    19.448    rom_inst/registers[31][30]_i_23_n_1
    SLICE_X59Y17         LUT6 (Prop_lut6_I2_O)        0.124    19.572 r  rom_inst/registers[31][30]_i_16/O
                         net (fo=42, routed)          1.446    21.019    rom_inst/registers[31][30]_i_16_n_1
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.124    21.143 r  rom_inst/registers[31][7]_i_25/O
                         net (fo=1, routed)           0.573    21.716    rom_inst/registers[31][7]_i_25_n_1
    SLICE_X63Y16         LUT6 (Prop_lut6_I4_O)        0.124    21.840 r  rom_inst/registers[31][7]_i_23/O
                         net (fo=2, routed)           0.415    22.255    rom_inst/registers[31][7]_i_23_n_1
    SLICE_X63Y14         LUT3 (Prop_lut3_I0_O)        0.124    22.379 r  rom_inst/registers[31][5]_i_13/O
                         net (fo=3, routed)           1.271    23.650    rom_inst/registers[31][5]_i_13_n_1
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.124    23.774 r  rom_inst/registers[31][3]_i_13/O
                         net (fo=2, routed)           1.258    25.032    rom_inst/registers[31][3]_i_13_n_1
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.124    25.156 r  rom_inst/registers[31][2]_i_8/O
                         net (fo=1, routed)           1.081    26.237    rom_inst/registers[31][2]_i_8_n_1
    SLICE_X46Y10         LUT6 (Prop_lut6_I5_O)        0.124    26.361 r  rom_inst/registers[31][2]_i_3/O
                         net (fo=2, routed)           1.579    27.941    rom_inst/ALUResult[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.150    28.091 r  rom_inst/dm_i_16/O
                         net (fo=15, routed)          3.072    31.163    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y9          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.984    97.085    dmem/uart_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.121    97.206 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.554    98.760    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    98.100    
                         clock uncertainty           -0.346    97.754    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.611    97.143    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         97.143    
                         arrival time                         -31.163    
  -------------------------------------------------------------------
                         slack                                 65.980    

Slack (MET) :             65.994ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        32.149ns  (logic 6.294ns (19.578%)  route 25.855ns (80.422%))
  Logic Levels:           21  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.832ns = ( 99.168 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        2.395    -3.081    rom_inst/cpu_clk
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.152    -2.929 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          2.342    -0.587    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.656     2.069 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.364     3.432    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[1]
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.556 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=258, routed)         4.583     8.139    inst_decoder/regFile/Instruction_o[2]
    SLICE_X59Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.263 r  inst_decoder/regFile/ALUResult0_carry_i_57/O
                         net (fo=1, routed)           0.000     8.263    inst_decoder/regFile/ALUResult0_carry_i_57_n_1
    SLICE_X59Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     8.475 r  inst_decoder/regFile/ALUResult0_carry_i_23/O
                         net (fo=1, routed)           0.957     9.432    inst_decoder/regFile/ALUResult0_carry_i_23_n_1
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.299     9.731 r  inst_decoder/regFile/ALUResult0_carry_i_4/O
                         net (fo=26, routed)          2.058    11.790    rom_inst/rd1[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I3_O)        0.124    11.914 r  rom_inst/BranchOut_carry_i_24/O
                         net (fo=2, routed)           0.173    12.086    rom_inst/BranchOut_carry_i_24_n_1
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.210 r  rom_inst/BranchOut_carry_i_10/O
                         net (fo=2, routed)           1.138    13.348    rom_inst/BranchOut_carry_i_10_n_1
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.124    13.472 r  rom_inst/BranchOut_carry_i_14/O
                         net (fo=1, routed)           0.000    13.472    rom_inst/BranchOut_carry_i_14_n_1
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.985 r  rom_inst/BranchOut_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.985    rom_inst/BranchOut_carry_i_5_n_1
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.102 r  rom_inst/BranchOut_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.102    rom_inst/BranchOut_carry__0_i_5_n_1
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.219 r  rom_inst/BranchOut_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.219    rom_inst/BranchOut_carry__1_i_5_n_1
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.336 r  rom_inst/BranchOut_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.336    rom_inst/BranchOut_carry__2_i_5_n_1
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.651 f  rom_inst/BranchOut_carry__3_i_5/O[3]
                         net (fo=3, routed)           1.020    15.671    rom_inst/immOut[19]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.307    15.978 f  rom_inst/ALUResult2_carry__1_i_12/O
                         net (fo=8, routed)           1.346    17.324    rom_inst/registers_reg[0][31]_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124    17.448 f  rom_inst/registers[31][30]_i_23/O
                         net (fo=6, routed)           2.000    19.448    rom_inst/registers[31][30]_i_23_n_1
    SLICE_X59Y17         LUT6 (Prop_lut6_I2_O)        0.124    19.572 r  rom_inst/registers[31][30]_i_16/O
                         net (fo=42, routed)          1.446    21.019    rom_inst/registers[31][30]_i_16_n_1
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.124    21.143 r  rom_inst/registers[31][7]_i_25/O
                         net (fo=1, routed)           0.573    21.716    rom_inst/registers[31][7]_i_25_n_1
    SLICE_X63Y16         LUT6 (Prop_lut6_I4_O)        0.124    21.840 r  rom_inst/registers[31][7]_i_23/O
                         net (fo=2, routed)           0.418    22.258    rom_inst/registers[31][7]_i_23_n_1
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.124    22.382 r  rom_inst/registers[31][7]_i_15/O
                         net (fo=3, routed)           1.357    23.739    rom_inst/registers[31][7]_i_15_n_1
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.124    23.863 r  rom_inst/registers[31][7]_i_7/O
                         net (fo=1, routed)           1.264    25.128    rom_inst/registers[31][7]_i_7_n_1
    SLICE_X46Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.252 r  rom_inst/registers[31][7]_i_3/O
                         net (fo=7, routed)           1.963    27.214    rom_inst/ALUResult[7]
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.153    27.367 r  rom_inst/dm_i_11/O
                         net (fo=15, routed)          4.194    31.562    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X0Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.984    97.085    dmem/uart_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.121    97.206 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.962    99.168    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    98.508    
                         clock uncertainty           -0.346    98.162    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.606    97.556    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         97.556    
                         arrival time                         -31.562    
  -------------------------------------------------------------------
                         slack                                 65.994    

Slack (MET) :             65.999ns  (required time - arrival time)
  Source:                 rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        32.374ns  (logic 6.415ns (19.815%)  route 25.959ns (80.185%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.597ns = ( 99.403 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        2.395    -3.081    rom_inst/cpu_clk
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.152    -2.929 r  rom_inst/rom_inst_i_1/O
                         net (fo=32, routed)          2.342    -0.587    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.656     2.069 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.364     3.432    rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[1]
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.124     3.556 r  rom_inst/rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=258, routed)         4.583     8.139    inst_decoder/regFile/Instruction_o[2]
    SLICE_X59Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.263 r  inst_decoder/regFile/ALUResult0_carry_i_57/O
                         net (fo=1, routed)           0.000     8.263    inst_decoder/regFile/ALUResult0_carry_i_57_n_1
    SLICE_X59Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     8.475 r  inst_decoder/regFile/ALUResult0_carry_i_23/O
                         net (fo=1, routed)           0.957     9.432    inst_decoder/regFile/ALUResult0_carry_i_23_n_1
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.299     9.731 r  inst_decoder/regFile/ALUResult0_carry_i_4/O
                         net (fo=26, routed)          2.058    11.790    rom_inst/rd1[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I3_O)        0.124    11.914 r  rom_inst/BranchOut_carry_i_24/O
                         net (fo=2, routed)           0.173    12.086    rom_inst/BranchOut_carry_i_24_n_1
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.210 r  rom_inst/BranchOut_carry_i_10/O
                         net (fo=2, routed)           1.138    13.348    rom_inst/BranchOut_carry_i_10_n_1
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.124    13.472 r  rom_inst/BranchOut_carry_i_14/O
                         net (fo=1, routed)           0.000    13.472    rom_inst/BranchOut_carry_i_14_n_1
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.985 r  rom_inst/BranchOut_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.985    rom_inst/BranchOut_carry_i_5_n_1
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.102 r  rom_inst/BranchOut_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.102    rom_inst/BranchOut_carry__0_i_5_n_1
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.219 r  rom_inst/BranchOut_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.219    rom_inst/BranchOut_carry__1_i_5_n_1
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.336 r  rom_inst/BranchOut_carry__2_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.336    rom_inst/BranchOut_carry__2_i_5_n_1
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.651 f  rom_inst/BranchOut_carry__3_i_5/O[3]
                         net (fo=3, routed)           1.020    15.671    rom_inst/immOut[19]
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.307    15.978 f  rom_inst/ALUResult2_carry__1_i_12/O
                         net (fo=8, routed)           1.346    17.324    rom_inst/registers_reg[0][31]_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124    17.448 f  rom_inst/registers[31][30]_i_23/O
                         net (fo=6, routed)           2.000    19.448    rom_inst/registers[31][30]_i_23_n_1
    SLICE_X59Y17         LUT6 (Prop_lut6_I2_O)        0.124    19.572 r  rom_inst/registers[31][30]_i_16/O
                         net (fo=42, routed)          1.446    21.019    rom_inst/registers[31][30]_i_16_n_1
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.124    21.143 r  rom_inst/registers[31][7]_i_25/O
                         net (fo=1, routed)           0.573    21.716    rom_inst/registers[31][7]_i_25_n_1
    SLICE_X63Y16         LUT6 (Prop_lut6_I4_O)        0.124    21.840 r  rom_inst/registers[31][7]_i_23/O
                         net (fo=2, routed)           0.415    22.255    rom_inst/registers[31][7]_i_23_n_1
    SLICE_X63Y14         LUT3 (Prop_lut3_I0_O)        0.124    22.379 r  rom_inst/registers[31][5]_i_13/O
                         net (fo=3, routed)           1.271    23.650    rom_inst/registers[31][5]_i_13_n_1
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.124    23.774 r  rom_inst/registers[31][3]_i_13/O
                         net (fo=2, routed)           1.258    25.032    rom_inst/registers[31][3]_i_13_n_1
    SLICE_X46Y13         LUT5 (Prop_lut5_I0_O)        0.124    25.156 r  rom_inst/registers[31][2]_i_8/O
                         net (fo=1, routed)           1.081    26.237    rom_inst/registers[31][2]_i_8_n_1
    SLICE_X46Y10         LUT6 (Prop_lut6_I5_O)        0.124    26.361 r  rom_inst/registers[31][2]_i_3/O
                         net (fo=2, routed)           1.579    27.941    rom_inst/ALUResult[2]
    SLICE_X45Y24         LUT4 (Prop_lut4_I0_O)        0.150    28.091 r  rom_inst/dm_i_16/O
                         net (fo=15, routed)          3.696    31.787    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y10         RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    95.101 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.984    97.085    dmem/uart_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.121    97.206 r  dmem/dm_i_1/O
                         net (fo=32, routed)          2.197    99.403    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.660    98.743    
                         clock uncertainty           -0.346    98.397    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.611    97.786    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         97.786    
                         arrival time                         -31.787    
  -------------------------------------------------------------------
                         slack                                 65.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 inst_decoder/regFile/registers_reg[20][30]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.414ns (14.680%)  route 2.406ns (85.320%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        0.562    -0.794    inst_decoder/regFile/cpu_clk
    SLICE_X39Y7          FDRE                                         r  inst_decoder/regFile/registers_reg[20][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.653 r  inst_decoder/regFile/registers_reg[20][30]/Q
                         net (fo=2, routed)           0.154    -0.499    inst_decoder/regFile/registers_reg[20]_11[30]
    SLICE_X38Y7          LUT6 (Prop_lut6_I5_O)        0.045    -0.454 r  inst_decoder/regFile/write_data_seg_reg[30]_i_9/O
                         net (fo=1, routed)           0.000    -0.454    inst_decoder/regFile/write_data_seg_reg[30]_i_9_n_1
    SLICE_X38Y7          MUXF7 (Prop_muxf7_I1_O)      0.075    -0.379 r  inst_decoder/regFile/write_data_seg_reg[30]_i_3/O
                         net (fo=1, routed)           0.279    -0.100    inst_decoder/regFile/write_data_seg_reg[30]_i_3_n_1
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.108     0.008 r  inst_decoder/regFile/write_data_seg_reg[30]_i_1/O
                         net (fo=12, routed)          0.618     0.626    inst_decoder/regFile/registers_reg[0][31]_17
    SLICE_X43Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.671 r  inst_decoder/regFile/dm_i_18/O
                         net (fo=4, routed)           1.355     2.026    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.083    -0.499    dmem/uart_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.052    -0.447 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.259     0.812    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     1.087    
                         clock uncertainty            0.346     1.433    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.374     1.807    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 inst_decoder/regFile/registers_reg[20][30]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 0.414ns (13.532%)  route 2.645ns (86.468%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.929ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        0.562    -0.794    inst_decoder/regFile/cpu_clk
    SLICE_X39Y7          FDRE                                         r  inst_decoder/regFile/registers_reg[20][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.653 r  inst_decoder/regFile/registers_reg[20][30]/Q
                         net (fo=2, routed)           0.154    -0.499    inst_decoder/regFile/registers_reg[20]_11[30]
    SLICE_X38Y7          LUT6 (Prop_lut6_I5_O)        0.045    -0.454 r  inst_decoder/regFile/write_data_seg_reg[30]_i_9/O
                         net (fo=1, routed)           0.000    -0.454    inst_decoder/regFile/write_data_seg_reg[30]_i_9_n_1
    SLICE_X38Y7          MUXF7 (Prop_muxf7_I1_O)      0.075    -0.379 r  inst_decoder/regFile/write_data_seg_reg[30]_i_3/O
                         net (fo=1, routed)           0.279    -0.100    inst_decoder/regFile/write_data_seg_reg[30]_i_3_n_1
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.108     0.008 r  inst_decoder/regFile/write_data_seg_reg[30]_i_1/O
                         net (fo=12, routed)          0.618     0.626    inst_decoder/regFile/registers_reg[0][31]_17
    SLICE_X43Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.671 r  inst_decoder/regFile/dm_i_18/O
                         net (fo=4, routed)           1.594     2.266    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y8          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.083    -0.499    dmem/uart_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.052    -0.447 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.308     0.861    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     1.136    
                         clock uncertainty            0.346     1.482    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.374     1.856    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 inst_decoder/regFile/registers_reg[20][30]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.414ns (12.903%)  route 2.794ns (87.097%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        0.562    -0.794    inst_decoder/regFile/cpu_clk
    SLICE_X39Y7          FDRE                                         r  inst_decoder/regFile/registers_reg[20][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.653 r  inst_decoder/regFile/registers_reg[20][30]/Q
                         net (fo=2, routed)           0.154    -0.499    inst_decoder/regFile/registers_reg[20]_11[30]
    SLICE_X38Y7          LUT6 (Prop_lut6_I5_O)        0.045    -0.454 r  inst_decoder/regFile/write_data_seg_reg[30]_i_9/O
                         net (fo=1, routed)           0.000    -0.454    inst_decoder/regFile/write_data_seg_reg[30]_i_9_n_1
    SLICE_X38Y7          MUXF7 (Prop_muxf7_I1_O)      0.075    -0.379 r  inst_decoder/regFile/write_data_seg_reg[30]_i_3/O
                         net (fo=1, routed)           0.279    -0.100    inst_decoder/regFile/write_data_seg_reg[30]_i_3_n_1
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.108     0.008 r  inst_decoder/regFile/write_data_seg_reg[30]_i_1/O
                         net (fo=12, routed)          0.618     0.626    inst_decoder/regFile/registers_reg[0][31]_17
    SLICE_X43Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.671 r  inst_decoder/regFile/dm_i_18/O
                         net (fo=4, routed)           1.743     2.415    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y9          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.083    -0.499    dmem/uart_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.052    -0.447 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.403     0.957    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     1.231    
                         clock uncertainty            0.346     1.578    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.374     1.952    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 inst_decoder/regFile/registers_reg[16][28]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 0.433ns (13.843%)  route 2.695ns (86.157%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        0.569    -0.787    inst_decoder/regFile/cpu_clk
    SLICE_X56Y1          FDRE                                         r  inst_decoder/regFile/registers_reg[16][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.623 r  inst_decoder/regFile/registers_reg[16][28]/Q
                         net (fo=2, routed)           0.229    -0.393    inst_decoder/regFile/registers_reg[16]_15[28]
    SLICE_X55Y1          LUT6 (Prop_lut6_I5_O)        0.045    -0.348 r  inst_decoder/regFile/write_data_seg_reg[28]_i_8/O
                         net (fo=1, routed)           0.000    -0.348    inst_decoder/regFile/write_data_seg_reg[28]_i_8_n_1
    SLICE_X55Y1          MUXF7 (Prop_muxf7_I0_O)      0.071    -0.277 r  inst_decoder/regFile/write_data_seg_reg[28]_i_3/O
                         net (fo=1, routed)           0.143    -0.135    inst_decoder/regFile/write_data_seg_reg[28]_i_3_n_1
    SLICE_X55Y2          LUT6 (Prop_lut6_I1_O)        0.108    -0.027 r  inst_decoder/regFile/write_data_seg_reg[28]_i_1/O
                         net (fo=11, routed)          0.933     0.906    inst_decoder/regFile/registers_reg[0][31]_2
    SLICE_X46Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.951 r  inst_decoder/regFile/dm_i_20/O
                         net (fo=4, routed)           1.390     2.341    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.083    -0.499    dmem/uart_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.052    -0.447 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.259     0.812    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     1.087    
                         clock uncertainty            0.346     1.433    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.374     1.807    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 inst_decoder/regFile/registers_reg[20][30]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.414ns (12.637%)  route 2.862ns (87.363%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.947ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        0.562    -0.794    inst_decoder/regFile/cpu_clk
    SLICE_X39Y7          FDRE                                         r  inst_decoder/regFile/registers_reg[20][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.653 r  inst_decoder/regFile/registers_reg[20][30]/Q
                         net (fo=2, routed)           0.154    -0.499    inst_decoder/regFile/registers_reg[20]_11[30]
    SLICE_X38Y7          LUT6 (Prop_lut6_I5_O)        0.045    -0.454 r  inst_decoder/regFile/write_data_seg_reg[30]_i_9/O
                         net (fo=1, routed)           0.000    -0.454    inst_decoder/regFile/write_data_seg_reg[30]_i_9_n_1
    SLICE_X38Y7          MUXF7 (Prop_muxf7_I1_O)      0.075    -0.379 r  inst_decoder/regFile/write_data_seg_reg[30]_i_3/O
                         net (fo=1, routed)           0.279    -0.100    inst_decoder/regFile/write_data_seg_reg[30]_i_3_n_1
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.108     0.008 r  inst_decoder/regFile/write_data_seg_reg[30]_i_1/O
                         net (fo=12, routed)          0.618     0.626    inst_decoder/regFile/registers_reg[0][31]_17
    SLICE_X43Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.671 r  inst_decoder/regFile/dm_i_18/O
                         net (fo=4, routed)           1.811     2.482    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y10         RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.083    -0.499    dmem/uart_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.052    -0.447 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.393     0.947    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     1.221    
                         clock uncertainty            0.346     1.567    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.374     1.941    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 inst_decoder/regFile/registers_reg[30][0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.413ns (16.599%)  route 2.075ns (83.401%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.175ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        0.594    -0.762    inst_decoder/regFile/cpu_clk
    SLICE_X61Y4          FDRE                                         r  inst_decoder/regFile/registers_reg[30][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  inst_decoder/regFile/registers_reg[30][0]/Q
                         net (fo=2, routed)           0.211    -0.409    inst_decoder/regFile/registers_reg[30]_1[0]
    SLICE_X59Y4          LUT6 (Prop_lut6_I1_O)        0.045    -0.364 r  inst_decoder/regFile/write_data_led_reg[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.364    inst_decoder/regFile/write_data_led_reg[0]_i_7_n_1
    SLICE_X59Y4          MUXF7 (Prop_muxf7_I1_O)      0.074    -0.290 r  inst_decoder/regFile/write_data_led_reg[0]_i_2/O
                         net (fo=1, routed)           0.273    -0.017    inst_decoder/regFile/write_data_led_reg[0]_i_2_n_1
    SLICE_X60Y4          LUT6 (Prop_lut6_I0_O)        0.108     0.091 r  inst_decoder/regFile/write_data_led_reg[0]_i_1/O
                         net (fo=9, routed)           1.022     1.113    inst_decoder/regFile/wdata_reg[0]
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.045     1.158 r  inst_decoder/regFile/dm_i_48/O
                         net (fo=1, routed)           0.569     1.726    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X1Y10         RAMB18E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.083    -0.499    dmem/uart_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.052    -0.447 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.622     0.175    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y10         RAMB18E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275     0.450    
                         clock uncertainty            0.346     0.796    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.374     1.170    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 inst_decoder/regFile/registers_reg[17][2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.410ns (15.624%)  route 2.214ns (84.376%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.279ns
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        0.566    -0.790    inst_decoder/regFile/cpu_clk
    SLICE_X48Y3          FDRE                                         r  inst_decoder/regFile/registers_reg[17][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.649 r  inst_decoder/regFile/registers_reg[17][2]/Q
                         net (fo=2, routed)           0.212    -0.437    inst_decoder/regFile/registers_reg[17]_14[2]
    SLICE_X49Y3          LUT6 (Prop_lut6_I3_O)        0.045    -0.392 r  inst_decoder/regFile/write_data_led_reg[2]_i_8/O
                         net (fo=1, routed)           0.000    -0.392    inst_decoder/regFile/write_data_led_reg[2]_i_8_n_1
    SLICE_X49Y3          MUXF7 (Prop_muxf7_I0_O)      0.071    -0.321 r  inst_decoder/regFile/write_data_led_reg[2]_i_3/O
                         net (fo=1, routed)           0.368     0.047    inst_decoder/regFile/write_data_led_reg[2]_i_3_n_1
    SLICE_X49Y4          LUT6 (Prop_lut6_I1_O)        0.108     0.155 r  inst_decoder/regFile/write_data_led_reg[2]_i_1/O
                         net (fo=9, routed)           0.809     0.964    inst_decoder/regFile/wdata_reg[2]
    SLICE_X51Y23         LUT4 (Prop_lut4_I0_O)        0.045     1.009 r  inst_decoder/regFile/dm_i_46/O
                         net (fo=1, routed)           0.826     1.834    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y5          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.083    -0.499    dmem/uart_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.052    -0.447 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.726     0.279    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     0.554    
                         clock uncertainty            0.346     0.900    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.374     1.274    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 inst_decoder/regFile/registers_reg[27][29]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.410ns (13.076%)  route 2.726ns (86.924%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        0.591    -0.765    inst_decoder/regFile/cpu_clk
    SLICE_X63Y13         FDRE                                         r  inst_decoder/regFile/registers_reg[27][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  inst_decoder/regFile/registers_reg[27][29]/Q
                         net (fo=2, routed)           0.209    -0.415    inst_decoder/regFile/registers_reg[27]_4[29]
    SLICE_X63Y13         LUT6 (Prop_lut6_I0_O)        0.045    -0.370 r  inst_decoder/regFile/write_data_seg_reg[29]_i_6/O
                         net (fo=1, routed)           0.000    -0.370    inst_decoder/regFile/write_data_seg_reg[29]_i_6_n_1
    SLICE_X63Y13         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.299 r  inst_decoder/regFile/write_data_seg_reg[29]_i_2/O
                         net (fo=1, routed)           0.218    -0.081    inst_decoder/regFile/write_data_seg_reg[29]_i_2_n_1
    SLICE_X62Y13         LUT6 (Prop_lut6_I0_O)        0.108     0.027 r  inst_decoder/regFile/write_data_seg_reg[29]_i_1/O
                         net (fo=12, routed)          0.944     0.971    inst_decoder/regFile/registers_reg[0][31]_1
    SLICE_X46Y23         LUT4 (Prop_lut4_I0_O)        0.045     1.016 r  inst_decoder/regFile/dm_i_19/O
                         net (fo=4, routed)           1.354     2.371    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.083    -0.499    dmem/uart_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.052    -0.447 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.259     0.812    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     1.087    
                         clock uncertainty            0.346     1.433    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.374     1.807    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 inst_decoder/regFile/registers_reg[16][28]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 0.433ns (13.477%)  route 2.780ns (86.523%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        1.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        0.569    -0.787    inst_decoder/regFile/cpu_clk
    SLICE_X56Y1          FDRE                                         r  inst_decoder/regFile/registers_reg[16][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.623 r  inst_decoder/regFile/registers_reg[16][28]/Q
                         net (fo=2, routed)           0.229    -0.393    inst_decoder/regFile/registers_reg[16]_15[28]
    SLICE_X55Y1          LUT6 (Prop_lut6_I5_O)        0.045    -0.348 r  inst_decoder/regFile/write_data_seg_reg[28]_i_8/O
                         net (fo=1, routed)           0.000    -0.348    inst_decoder/regFile/write_data_seg_reg[28]_i_8_n_1
    SLICE_X55Y1          MUXF7 (Prop_muxf7_I0_O)      0.071    -0.277 r  inst_decoder/regFile/write_data_seg_reg[28]_i_3/O
                         net (fo=1, routed)           0.143    -0.135    inst_decoder/regFile/write_data_seg_reg[28]_i_3_n_1
    SLICE_X55Y2          LUT6 (Prop_lut6_I1_O)        0.108    -0.027 r  inst_decoder/regFile/write_data_seg_reg[28]_i_1/O
                         net (fo=11, routed)          0.933     0.906    inst_decoder/regFile/registers_reg[0][31]_2
    SLICE_X46Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.951 r  inst_decoder/regFile/dm_i_20/O
                         net (fo=4, routed)           1.475     2.426    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y8          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.083    -0.499    dmem/uart_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.052    -0.447 r  dmem/dm_i_1/O
                         net (fo=32, routed)          1.308     0.861    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275     1.136    
                         clock uncertainty            0.346     1.482    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.374     1.856    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 inst_fetch/tempPC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.299ns (12.608%)  route 2.072ns (87.392%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.175ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=1112, routed)        0.559    -0.797    inst_fetch/cpu_clk
    SLICE_X42Y14         FDRE                                         r  inst_fetch/tempPC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.633 r  inst_fetch/tempPC_reg[7]/Q
                         net (fo=4, routed)           0.406    -0.227    rom_inst/tempPC_reg[31][7]
    SLICE_X42Y14         LUT5 (Prop_lut5_I3_O)        0.045    -0.182 r  rom_inst/registers[31][7]_i_8/O
                         net (fo=1, routed)           0.297     0.115    rom_inst/registers[31][7]_i_8_n_1
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.045     0.160 r  rom_inst/registers[31][7]_i_3/O
                         net (fo=7, routed)           0.884     1.043    rom_inst/ALUResult[7]
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.045     1.088 r  rom_inst/dm_i_11/O
                         net (fo=15, routed)          0.486     1.575    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X1Y10         RAMB18E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout2_buf/O
                         net (fo=171, routed)         1.083    -0.499    dmem/uart_clk
    SLICE_X47Y24         LUT4 (Prop_lut4_I3_O)        0.052    -0.447 r  dmem/dm_i_1/O
                         net (fo=32, routed)          0.622     0.175    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y10         RAMB18E1                                     r  dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275     0.450    
                         clock uncertainty            0.346     0.796    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.196     0.992    dmem/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.582    





