Classic Timing Analyzer report for RS_FlipFlop
Fri Jun 08 14:12:45 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                     ;
+------------------------------+-------+---------------+------------------------------------------------+-------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From  ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------+------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.656 ns                                       ; Reset ; inst ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.463 ns                                       ; inst  ; Q    ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.820 ns                                      ; Set   ; inst ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; inst  ; inst ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;       ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                               ;
+-------+------------------------------------------------+------+------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From ; To   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------+------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; inst ; inst ; CLK        ; CLK      ; None                        ; None                      ; 1.952 ns                ;
+-------+------------------------------------------------+------+------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+-------+------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To   ; To Clock ;
+-------+--------------+------------+-------+------+----------+
; N/A   ; None         ; 1.656 ns   ; Reset ; inst ; CLK      ;
; N/A   ; None         ; 1.374 ns   ; Set   ; inst ; CLK      ;
+-------+--------------+------------+-------+------+----------+


+------------------------------------------------------------+
; tco                                                        ;
+-------+--------------+------------+------+----+------------+
; Slack ; Required tco ; Actual tco ; From ; To ; From Clock ;
+-------+--------------+------------+------+----+------------+
; N/A   ; None         ; 8.463 ns   ; inst ; Q  ; CLK        ;
+-------+--------------+------------+------+----+------------+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+-------+------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To   ; To Clock ;
+---------------+-------------+-----------+-------+------+----------+
; N/A           ; None        ; -0.820 ns ; Set   ; inst ; CLK      ;
; N/A           ; None        ; -1.102 ns ; Reset ; inst ; CLK      ;
+---------------+-------------+-----------+-------+------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Jun 08 14:12:44 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RS_FlipFlop -c RS_FlipFlop
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 304.04 MHz between source register "inst" and destination register "inst"
    Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.952 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y7_N2; Fanout = 2; REG Node = 'inst'
            Info: 2: + IC(0.891 ns) + CELL(1.061 ns) = 1.952 ns; Loc. = LC_X4_Y7_N2; Fanout = 2; REG Node = 'inst'
            Info: Total cell delay = 1.061 ns ( 54.35 % )
            Info: Total interconnect delay = 0.891 ns ( 45.65 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 3.789 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_13; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(1.739 ns) + CELL(0.918 ns) = 3.789 ns; Loc. = LC_X4_Y7_N2; Fanout = 2; REG Node = 'inst'
                Info: Total cell delay = 2.050 ns ( 54.10 % )
                Info: Total interconnect delay = 1.739 ns ( 45.90 % )
            Info: - Longest clock path from clock "CLK" to source register is 3.789 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_13; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(1.739 ns) + CELL(0.918 ns) = 3.789 ns; Loc. = LC_X4_Y7_N2; Fanout = 2; REG Node = 'inst'
                Info: Total cell delay = 2.050 ns ( 54.10 % )
                Info: Total interconnect delay = 1.739 ns ( 45.90 % )
        Info: + Micro clock to output delay of source is 0.376 ns
        Info: + Micro setup delay of destination is 0.333 ns
Info: tsu for register "inst" (data pin = "Reset", clock pin = "CLK") is 1.656 ns
    Info: + Longest pin to register delay is 5.112 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_114; Fanout = 1; PIN Node = 'Reset'
        Info: 2: + IC(3.389 ns) + CELL(0.591 ns) = 5.112 ns; Loc. = LC_X4_Y7_N2; Fanout = 2; REG Node = 'inst'
        Info: Total cell delay = 1.723 ns ( 33.71 % )
        Info: Total interconnect delay = 3.389 ns ( 66.29 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 3.789 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_13; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(1.739 ns) + CELL(0.918 ns) = 3.789 ns; Loc. = LC_X4_Y7_N2; Fanout = 2; REG Node = 'inst'
        Info: Total cell delay = 2.050 ns ( 54.10 % )
        Info: Total interconnect delay = 1.739 ns ( 45.90 % )
Info: tco from clock "CLK" to destination pin "Q" through register "inst" is 8.463 ns
    Info: + Longest clock path from clock "CLK" to source register is 3.789 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_13; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(1.739 ns) + CELL(0.918 ns) = 3.789 ns; Loc. = LC_X4_Y7_N2; Fanout = 2; REG Node = 'inst'
        Info: Total cell delay = 2.050 ns ( 54.10 % )
        Info: Total interconnect delay = 1.739 ns ( 45.90 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 4.298 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y7_N2; Fanout = 2; REG Node = 'inst'
        Info: 2: + IC(1.976 ns) + CELL(2.322 ns) = 4.298 ns; Loc. = PIN_16; Fanout = 0; PIN Node = 'Q'
        Info: Total cell delay = 2.322 ns ( 54.03 % )
        Info: Total interconnect delay = 1.976 ns ( 45.97 % )
Info: th for register "inst" (data pin = "Set", clock pin = "CLK") is -0.820 ns
    Info: + Longest clock path from clock "CLK" to destination register is 3.789 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_13; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(1.739 ns) + CELL(0.918 ns) = 3.789 ns; Loc. = LC_X4_Y7_N2; Fanout = 2; REG Node = 'inst'
        Info: Total cell delay = 2.050 ns ( 54.10 % )
        Info: Total interconnect delay = 1.739 ns ( 45.90 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 4.830 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_1; Fanout = 1; PIN Node = 'Set'
        Info: 2: + IC(2.515 ns) + CELL(1.183 ns) = 4.830 ns; Loc. = LC_X4_Y7_N2; Fanout = 2; REG Node = 'inst'
        Info: Total cell delay = 2.315 ns ( 47.93 % )
        Info: Total interconnect delay = 2.515 ns ( 52.07 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 155 megabytes
    Info: Processing ended: Fri Jun 08 14:12:45 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


