Lattice Timing Report -  Setup  and Hold, Version Radiant (64-bit) 1.0.0.350.6

Thu Apr 25 15:31:46 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt gamerender_impl_1.tw1 gamerender_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock pll_inst/lscc_pll_inst/clk
        2.2  Clock pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE
        2.3  Clock pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {pll_inst/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 
            4.1.3  Setup Path Details For Constraint: create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {pll_inst/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 
            4.2.3  Hold Path Details For Constraint: create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {pll_inst/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]
create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 
create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "pll_inst/lscc_pll_inst/clk"
=======================
create_clock -name {pll_inst/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
    Clock pll_inst/lscc_pll_inst/clk    |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll_inst/lscc_pll_inst/clk        |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
    Clock pll_inst/lscc_pll_inst/clk    |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE                                                              
                                        |                         ---- |                      No path 
 From pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL                                                              
                                        |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
=======================
create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-----------------------------------------------------------------------------------------------------------
Clock pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE|                    |       Period       |     Frequency      
-----------------------------------------------------------------------------------------------------------
 From pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE|             Target |          39.800 ns |         25.126 MHz 
                                            | Actual (all paths) |               ---- |               ---- 
-----------------------------------------------------------------------------------------------------------

Clock Domain Crossing
----------------------------------------------------------------------------------------------------------
Clock pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE|   Worst Time Between Edges   |           Comment            
----------------------------------------------------------------------------------------------------------
 From pll_inst/lscc_pll_inst/clk            |                         ---- |                      No path 
 From pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL                                                              
                                            |                         ---- |                      No path 
----------------------------------------------------------------------------------------------------------

2.3 Clock "pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
=======================
create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------------
Clock pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL|                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------------
 From pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL|             Target |          39.800 ns |         25.126 MHz 
                                              | Actual (all paths) |          11.596 ns |         86.237 MHz 
-------------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------------
Clock pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL|   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------------
 From pll_inst/lscc_pll_inst/clk              |                         ---- |                      No path 
 From pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE  |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 60%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {pll_inst/lscc_pll_i                                                                                                    
nst/clk} -period 20.8333333333333 [get_                                                                                                    
nets clk]                               |   20.833 ns |    0.003 ns |    0   |   20.830 ns |  48.008 MHz |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {pll_inst.                                                                                                    
lscc_pll_inst.u_PLL_B/OUTCORE} -source                                                                                                     
[get_pins {pll_inst/lscc_pll_inst/u_PLL                                                                                                    
_B/REFERENCECLK}] -multiply_by 67 -divi                                                                                                    
de_by 128 [get_pins {pll_inst/lscc_pll_                                                                                                    
inst/u_PLL_B/OUTCORE }]                 |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {pll_inst.                                                                                                    
lscc_pll_inst.u_PLL_B/OUTGLOBAL} -sourc                                                                                                    
e [get_pins {pll_inst/lscc_pll_inst/u_P                                                                                                    
LL_B/REFERENCECLK}] -multiply_by 67 -di                                                                                                    
vide_by 128 [get_pins {pll_inst/lscc_pl                                                                                                    
l_inst/u_PLL_B/OUTGLOBAL }]             |   39.800 ns |   28.204 ns |   11   |   11.596 ns |  86.237 MHz |       38       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_inst/row_num_27__i9/D                |   28.205 ns 
vga_inst/col_num_25__i9/D                |   28.286 ns 
vga_inst/row_num_27__i8/D                |   29.121 ns 
vga_inst/col_num_25__i8/D                |   29.202 ns 
vga_inst/row_num_27__i7/D                |   30.037 ns 
vga_inst/col_num_25__i7/D                |   30.118 ns 
vga_inst/row_num_27__i6/D                |   30.953 ns 
vga_inst/col_num_25__i6/D                |   31.034 ns 
vga_inst/row_num_27__i5/D                |   31.869 ns 
vga_inst/col_num_25__i5/D                |   31.950 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {pll_inst/lscc_pll_i                                                                                                    
nst/clk} -period 20.8333333333333 [get_                                                                                                    
nets clk]                               |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {pll_inst.                                                                                                    
lscc_pll_inst.u_PLL_B/OUTCORE} -source                                                                                                     
[get_pins {pll_inst/lscc_pll_inst/u_PLL                                                                                                    
_B/REFERENCECLK}] -multiply_by 67 -divi                                                                                                    
de_by 128 [get_pins {pll_inst/lscc_pll_                                                                                                    
inst/u_PLL_B/OUTCORE }]                 |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {pll_inst.                                                                                                    
lscc_pll_inst.u_PLL_B/OUTGLOBAL} -sourc                                                                                                    
e [get_pins {pll_inst/lscc_pll_inst/u_P                                                                                                    
LL_B/REFERENCECLK}] -multiply_by 67 -di                                                                                                    
vide_by 128 [get_pins {pll_inst/lscc_pl                                                                                                    
l_inst/u_PLL_B/OUTGLOBAL }]             |    0.000 ns |    2.979 ns |    2   |        ---- |        ---- |       38       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_inst/col_num_25__i1/D                |    2.979 ns 
vga_inst/col_num_25__i0/D                |    2.979 ns 
vga_inst/col_num_25__i2/D                |    3.060 ns 
vga_inst/col_num_25__i4/D                |    3.060 ns 
vga_inst/row_num_27__i8/D                |    3.060 ns 
vga_inst/col_num_25__i3/D                |    3.060 ns 
vga_inst/row_num_27__i0/D                |    3.060 ns 
vga_inst/col_num_25__i8/D                |    3.118 ns 
vga_inst/col_num_25__i7/D                |    3.118 ns 
vga_inst/col_num_25__i6/D                |    3.118 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
clappy                                  |                     input
RGB[5]                                  |                    output
RGB[4]                                  |                    output
RGB[3]                                  |                    output
VSYNC                                   |                    output
PLL_out                                 |                    output
RGB[2]                                  |                    output
RGB[1]                                  |                    output
RGB[0]                                  |                    output
HSYNC                                   |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        10
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {pll_inst/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 20.8333 ns
Period margin    : 0.00333333 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.3  Setup path details for constraint: create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
38 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/row_num_27__i0/Q
Path End         : vga_inst/row_num_27__i9/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 11
Delay Ratio      : 61.1% (route), 38.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 28.204 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                       0.000
- Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      1.646
- Setup Time                                                                        0.199
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    41.247

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                     1.646
+ Data Path Delay                                                            11.397
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               13.043

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_inst/row_num_27__i0/CK->vga_inst/row_num_27__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.037  3       
vga_inst/row_num[0]                                       NET DELAY            0.719         3.756  1       
vga_inst/row_num_27_add_4_1/C1->vga_inst/row_num_27_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         4.100  2       
vga_inst/n513                                             NET DELAY            0.638         4.738  1       
vga_inst/row_num_27_add_4_3/CI0->vga_inst/row_num_27_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.016  2       
vga_inst/n856                                             NET DELAY            0.638         5.654  1       
vga_inst/row_num_27_add_4_3/CI1->vga_inst/row_num_27_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         5.932  2       
vga_inst/n515                                             NET DELAY            0.638         6.570  1       
vga_inst/row_num_27_add_4_5/CI0->vga_inst/row_num_27_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         6.848  2       
vga_inst/n877                                             NET DELAY            0.638         7.486  1       
vga_inst/row_num_27_add_4_5/CI1->vga_inst/row_num_27_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         7.764  2       
vga_inst/n517                                             NET DELAY            0.638         8.402  1       
vga_inst/row_num_27_add_4_7/CI0->vga_inst/row_num_27_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.680  2       
vga_inst/n880                                             NET DELAY            0.638         9.318  1       
vga_inst/row_num_27_add_4_7/CI1->vga_inst/row_num_27_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.596  2       
vga_inst/n519                                             NET DELAY            0.638        10.234  1       
vga_inst/row_num_27_add_4_9/CI0->vga_inst/row_num_27_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.512  2       
vga_inst/n883                                             NET DELAY            0.638        11.150  1       
vga_inst/row_num_27_add_4_9/CI1->vga_inst/row_num_27_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.428  2       
vga_inst/n521                                             NET DELAY            0.638        12.066  1       
vga_inst/row_num_27_add_4_11/D0->vga_inst/row_num_27_add_4_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        12.543  1       
vga_inst/n45[9]                                           NET DELAY            0.500        13.043  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_25__i0/Q
Path End         : vga_inst/col_num_25__i9/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 11
Delay Ratio      : 60.8% (route), 39.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 28.285 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                       0.000
- Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      1.646
- Setup Time                                                                        0.199
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    41.247

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                     1.646
+ Data Path Delay                                                            11.316
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               12.962

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_inst/col_num_25__i0/CK->vga_inst/col_num_25__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.037  2       
vga_inst/col_num[0]                                       NET DELAY            0.638         3.675  1       
vga_inst/col_num_25_add_4_1/C1->vga_inst/col_num_25_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         4.019  2       
vga_inst/n502                                             NET DELAY            0.638         4.657  1       
vga_inst/col_num_25_add_4_3/CI0->vga_inst/col_num_25_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         4.935  2       
vga_inst/n865                                             NET DELAY            0.638         5.573  1       
vga_inst/col_num_25_add_4_3/CI1->vga_inst/col_num_25_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         5.851  2       
vga_inst/n504                                             NET DELAY            0.638         6.489  1       
vga_inst/col_num_25_add_4_5/CI0->vga_inst/col_num_25_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         6.767  2       
vga_inst/n868                                             NET DELAY            0.638         7.405  1       
vga_inst/col_num_25_add_4_5/CI1->vga_inst/col_num_25_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         7.683  2       
vga_inst/n506                                             NET DELAY            0.638         8.321  1       
vga_inst/col_num_25_add_4_7/CI0->vga_inst/col_num_25_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.599  2       
vga_inst/n871                                             NET DELAY            0.638         9.237  1       
vga_inst/col_num_25_add_4_7/CI1->vga_inst/col_num_25_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.515  2       
vga_inst/n508                                             NET DELAY            0.638        10.153  1       
vga_inst/col_num_25_add_4_9/CI0->vga_inst/col_num_25_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.431  2       
vga_inst/n874                                             NET DELAY            0.638        11.069  1       
vga_inst/col_num_25_add_4_9/CI1->vga_inst/col_num_25_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.347  2       
vga_inst/n510                                             NET DELAY            0.638        11.985  1       
vga_inst/col_num_25_add_4_11/D0->vga_inst/col_num_25_add_4_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        12.462  1       
vga_inst/n45_adj_71[9]                                    NET DELAY            0.500        12.962  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/row_num_27__i0/Q
Path End         : vga_inst/row_num_27__i8/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 10
Delay Ratio      : 60.3% (route), 39.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 29.120 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                       0.000
- Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      1.646
- Setup Time                                                                        0.199
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    41.247

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                     1.646
+ Data Path Delay                                                            10.481
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               12.127

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_inst/row_num_27__i0/CK->vga_inst/row_num_27__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.037  3       
vga_inst/row_num[0]                                       NET DELAY            0.719         3.756  1       
vga_inst/row_num_27_add_4_1/C1->vga_inst/row_num_27_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         4.100  2       
vga_inst/n513                                             NET DELAY            0.638         4.738  1       
vga_inst/row_num_27_add_4_3/CI0->vga_inst/row_num_27_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.016  2       
vga_inst/n856                                             NET DELAY            0.638         5.654  1       
vga_inst/row_num_27_add_4_3/CI1->vga_inst/row_num_27_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         5.932  2       
vga_inst/n515                                             NET DELAY            0.638         6.570  1       
vga_inst/row_num_27_add_4_5/CI0->vga_inst/row_num_27_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         6.848  2       
vga_inst/n877                                             NET DELAY            0.638         7.486  1       
vga_inst/row_num_27_add_4_5/CI1->vga_inst/row_num_27_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         7.764  2       
vga_inst/n517                                             NET DELAY            0.638         8.402  1       
vga_inst/row_num_27_add_4_7/CI0->vga_inst/row_num_27_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.680  2       
vga_inst/n880                                             NET DELAY            0.638         9.318  1       
vga_inst/row_num_27_add_4_7/CI1->vga_inst/row_num_27_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.596  2       
vga_inst/n519                                             NET DELAY            0.638        10.234  1       
vga_inst/row_num_27_add_4_9/CI0->vga_inst/row_num_27_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.512  2       
vga_inst/n883                                             NET DELAY            0.638        11.150  1       
vga_inst/row_num_27_add_4_9/D1->vga_inst/row_num_27_add_4_9/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        11.627  1       
vga_inst/n45[8]                                           NET DELAY            0.500        12.127  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_25__i0/Q
Path End         : vga_inst/col_num_25__i8/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 10
Delay Ratio      : 60.0% (route), 40.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 29.201 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                       0.000
- Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      1.646
- Setup Time                                                                        0.199
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    41.247

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                     1.646
+ Data Path Delay                                                            10.400
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               12.046

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_inst/col_num_25__i0/CK->vga_inst/col_num_25__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.037  2       
vga_inst/col_num[0]                                       NET DELAY            0.638         3.675  1       
vga_inst/col_num_25_add_4_1/C1->vga_inst/col_num_25_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         4.019  2       
vga_inst/n502                                             NET DELAY            0.638         4.657  1       
vga_inst/col_num_25_add_4_3/CI0->vga_inst/col_num_25_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         4.935  2       
vga_inst/n865                                             NET DELAY            0.638         5.573  1       
vga_inst/col_num_25_add_4_3/CI1->vga_inst/col_num_25_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         5.851  2       
vga_inst/n504                                             NET DELAY            0.638         6.489  1       
vga_inst/col_num_25_add_4_5/CI0->vga_inst/col_num_25_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         6.767  2       
vga_inst/n868                                             NET DELAY            0.638         7.405  1       
vga_inst/col_num_25_add_4_5/CI1->vga_inst/col_num_25_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         7.683  2       
vga_inst/n506                                             NET DELAY            0.638         8.321  1       
vga_inst/col_num_25_add_4_7/CI0->vga_inst/col_num_25_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.599  2       
vga_inst/n871                                             NET DELAY            0.638         9.237  1       
vga_inst/col_num_25_add_4_7/CI1->vga_inst/col_num_25_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.515  2       
vga_inst/n508                                             NET DELAY            0.638        10.153  1       
vga_inst/col_num_25_add_4_9/CI0->vga_inst/col_num_25_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.431  2       
vga_inst/n874                                             NET DELAY            0.638        11.069  1       
vga_inst/col_num_25_add_4_9/D1->vga_inst/col_num_25_add_4_9/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        11.546  1       
vga_inst/n45_adj_71[8]                                    NET DELAY            0.500        12.046  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/row_num_27__i0/Q
Path End         : vga_inst/row_num_27__i7/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 9
Delay Ratio      : 59.4% (route), 40.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 30.036 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                       0.000
- Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      1.646
- Setup Time                                                                        0.199
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    41.247

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                     1.646
+ Data Path Delay                                                             9.565
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               11.211

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_inst/row_num_27__i0/CK->vga_inst/row_num_27__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.037  3       
vga_inst/row_num[0]                                       NET DELAY            0.719         3.756  1       
vga_inst/row_num_27_add_4_1/C1->vga_inst/row_num_27_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         4.100  2       
vga_inst/n513                                             NET DELAY            0.638         4.738  1       
vga_inst/row_num_27_add_4_3/CI0->vga_inst/row_num_27_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.016  2       
vga_inst/n856                                             NET DELAY            0.638         5.654  1       
vga_inst/row_num_27_add_4_3/CI1->vga_inst/row_num_27_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         5.932  2       
vga_inst/n515                                             NET DELAY            0.638         6.570  1       
vga_inst/row_num_27_add_4_5/CI0->vga_inst/row_num_27_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         6.848  2       
vga_inst/n877                                             NET DELAY            0.638         7.486  1       
vga_inst/row_num_27_add_4_5/CI1->vga_inst/row_num_27_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         7.764  2       
vga_inst/n517                                             NET DELAY            0.638         8.402  1       
vga_inst/row_num_27_add_4_7/CI0->vga_inst/row_num_27_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.680  2       
vga_inst/n880                                             NET DELAY            0.638         9.318  1       
vga_inst/row_num_27_add_4_7/CI1->vga_inst/row_num_27_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.596  2       
vga_inst/n519                                             NET DELAY            0.638        10.234  1       
vga_inst/row_num_27_add_4_9/D0->vga_inst/row_num_27_add_4_9/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        10.711  1       
vga_inst/n45[7]                                           NET DELAY            0.500        11.211  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_25__i0/Q
Path End         : vga_inst/col_num_25__i7/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 9
Delay Ratio      : 59.1% (route), 40.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 30.117 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                       0.000
- Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      1.646
- Setup Time                                                                        0.199
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    41.247

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                     1.646
+ Data Path Delay                                                             9.484
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               11.130

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_inst/col_num_25__i0/CK->vga_inst/col_num_25__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.037  2       
vga_inst/col_num[0]                                       NET DELAY            0.638         3.675  1       
vga_inst/col_num_25_add_4_1/C1->vga_inst/col_num_25_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         4.019  2       
vga_inst/n502                                             NET DELAY            0.638         4.657  1       
vga_inst/col_num_25_add_4_3/CI0->vga_inst/col_num_25_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         4.935  2       
vga_inst/n865                                             NET DELAY            0.638         5.573  1       
vga_inst/col_num_25_add_4_3/CI1->vga_inst/col_num_25_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         5.851  2       
vga_inst/n504                                             NET DELAY            0.638         6.489  1       
vga_inst/col_num_25_add_4_5/CI0->vga_inst/col_num_25_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         6.767  2       
vga_inst/n868                                             NET DELAY            0.638         7.405  1       
vga_inst/col_num_25_add_4_5/CI1->vga_inst/col_num_25_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         7.683  2       
vga_inst/n506                                             NET DELAY            0.638         8.321  1       
vga_inst/col_num_25_add_4_7/CI0->vga_inst/col_num_25_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.599  2       
vga_inst/n871                                             NET DELAY            0.638         9.237  1       
vga_inst/col_num_25_add_4_7/CI1->vga_inst/col_num_25_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         9.515  2       
vga_inst/n508                                             NET DELAY            0.638        10.153  1       
vga_inst/col_num_25_add_4_9/D0->vga_inst/col_num_25_add_4_9/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        10.630  1       
vga_inst/n45_adj_71[7]                                    NET DELAY            0.500        11.130  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/row_num_27__i0/Q
Path End         : vga_inst/row_num_27__i6/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 8
Delay Ratio      : 58.4% (route), 41.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 30.952 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                       0.000
- Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      1.646
- Setup Time                                                                        0.199
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    41.247

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                     1.646
+ Data Path Delay                                                             8.649
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               10.295

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_inst/row_num_27__i0/CK->vga_inst/row_num_27__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.037  3       
vga_inst/row_num[0]                                       NET DELAY            0.719         3.756  1       
vga_inst/row_num_27_add_4_1/C1->vga_inst/row_num_27_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         4.100  2       
vga_inst/n513                                             NET DELAY            0.638         4.738  1       
vga_inst/row_num_27_add_4_3/CI0->vga_inst/row_num_27_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.016  2       
vga_inst/n856                                             NET DELAY            0.638         5.654  1       
vga_inst/row_num_27_add_4_3/CI1->vga_inst/row_num_27_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         5.932  2       
vga_inst/n515                                             NET DELAY            0.638         6.570  1       
vga_inst/row_num_27_add_4_5/CI0->vga_inst/row_num_27_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         6.848  2       
vga_inst/n877                                             NET DELAY            0.638         7.486  1       
vga_inst/row_num_27_add_4_5/CI1->vga_inst/row_num_27_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         7.764  2       
vga_inst/n517                                             NET DELAY            0.638         8.402  1       
vga_inst/row_num_27_add_4_7/CI0->vga_inst/row_num_27_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.680  2       
vga_inst/n880                                             NET DELAY            0.638         9.318  1       
vga_inst/row_num_27_add_4_7/D1->vga_inst/row_num_27_add_4_7/S1
                                          SLICE           D1_TO_F1_DELAY       0.477         9.795  1       
vga_inst/n45[6]                                           NET DELAY            0.500        10.295  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_25__i0/Q
Path End         : vga_inst/col_num_25__i6/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 8
Delay Ratio      : 58.0% (route), 42.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 31.033 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                       0.000
- Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      1.646
- Setup Time                                                                        0.199
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    41.247

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                     1.646
+ Data Path Delay                                                             8.568
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               10.214

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_inst/col_num_25__i0/CK->vga_inst/col_num_25__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.037  2       
vga_inst/col_num[0]                                       NET DELAY            0.638         3.675  1       
vga_inst/col_num_25_add_4_1/C1->vga_inst/col_num_25_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         4.019  2       
vga_inst/n502                                             NET DELAY            0.638         4.657  1       
vga_inst/col_num_25_add_4_3/CI0->vga_inst/col_num_25_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         4.935  2       
vga_inst/n865                                             NET DELAY            0.638         5.573  1       
vga_inst/col_num_25_add_4_3/CI1->vga_inst/col_num_25_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         5.851  2       
vga_inst/n504                                             NET DELAY            0.638         6.489  1       
vga_inst/col_num_25_add_4_5/CI0->vga_inst/col_num_25_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         6.767  2       
vga_inst/n868                                             NET DELAY            0.638         7.405  1       
vga_inst/col_num_25_add_4_5/CI1->vga_inst/col_num_25_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         7.683  2       
vga_inst/n506                                             NET DELAY            0.638         8.321  1       
vga_inst/col_num_25_add_4_7/CI0->vga_inst/col_num_25_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.599  2       
vga_inst/n871                                             NET DELAY            0.638         9.237  1       
vga_inst/col_num_25_add_4_7/D1->vga_inst/col_num_25_add_4_7/S1
                                          SLICE           D1_TO_F1_DELAY       0.477         9.714  1       
vga_inst/n45_adj_71[6]                                    NET DELAY            0.500        10.214  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/row_num_27__i0/Q
Path End         : vga_inst/row_num_27__i5/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 7
Delay Ratio      : 57.0% (route), 43.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 31.868 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                       0.000
- Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      1.646
- Setup Time                                                                        0.199
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    41.247

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                0.000
+ Source Clock Path Delay                                                    1.646
+ Data Path Delay                                                            7.733
--------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                               9.379

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_inst/row_num_27__i0/CK->vga_inst/row_num_27__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.037  3       
vga_inst/row_num[0]                                       NET DELAY            0.719         3.756  1       
vga_inst/row_num_27_add_4_1/C1->vga_inst/row_num_27_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         4.100  2       
vga_inst/n513                                             NET DELAY            0.638         4.738  1       
vga_inst/row_num_27_add_4_3/CI0->vga_inst/row_num_27_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.016  2       
vga_inst/n856                                             NET DELAY            0.638         5.654  1       
vga_inst/row_num_27_add_4_3/CI1->vga_inst/row_num_27_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         5.932  2       
vga_inst/n515                                             NET DELAY            0.638         6.570  1       
vga_inst/row_num_27_add_4_5/CI0->vga_inst/row_num_27_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         6.848  2       
vga_inst/n877                                             NET DELAY            0.638         7.486  1       
vga_inst/row_num_27_add_4_5/CI1->vga_inst/row_num_27_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         7.764  2       
vga_inst/n517                                             NET DELAY            0.638         8.402  1       
vga_inst/row_num_27_add_4_7/D0->vga_inst/row_num_27_add_4_7/S0
                                          SLICE           D0_TO_F0_DELAY       0.477         8.879  1       
vga_inst/n45[5]                                           NET DELAY            0.500         9.379  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_25__i0/Q
Path End         : vga_inst/col_num_25__i5/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 7
Delay Ratio      : 56.6% (route), 43.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 31.949 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                       0.000
- Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      1.646
- Setup Time                                                                        0.199
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    41.247

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                0.000
+ Source Clock Path Delay                                                    1.646
+ Data Path Delay                                                            7.652
--------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                               9.298

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_inst/col_num_25__i0/CK->vga_inst/col_num_25__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.037  2       
vga_inst/col_num[0]                                       NET DELAY            0.638         3.675  1       
vga_inst/col_num_25_add_4_1/C1->vga_inst/col_num_25_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         4.019  2       
vga_inst/n502                                             NET DELAY            0.638         4.657  1       
vga_inst/col_num_25_add_4_3/CI0->vga_inst/col_num_25_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         4.935  2       
vga_inst/n865                                             NET DELAY            0.638         5.573  1       
vga_inst/col_num_25_add_4_3/CI1->vga_inst/col_num_25_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         5.851  2       
vga_inst/n504                                             NET DELAY            0.638         6.489  1       
vga_inst/col_num_25_add_4_5/CI0->vga_inst/col_num_25_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         6.767  2       
vga_inst/n868                                             NET DELAY            0.638         7.405  1       
vga_inst/col_num_25_add_4_5/CI1->vga_inst/col_num_25_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         7.683  2       
vga_inst/n506                                             NET DELAY            0.638         8.321  1       
vga_inst/col_num_25_add_4_7/D0->vga_inst/col_num_25_add_4_7/S0
                                          SLICE           D0_TO_F0_DELAY       0.477         8.798  1       
vga_inst/n45_adj_71[5]                                    NET DELAY            0.500         9.298  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {pll_inst/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.3  Hold path details for constraint: create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
38 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_25__i1/Q
Path End         : vga_inst/col_num_25__i1/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 38.2% (route), 61.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.979 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                       0.000
+ Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      1.646
+ Hold Time                                                                        -0.000
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     1.646

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                0.000
+ Source Clock Path Delay                                                    1.646
+ Data Path Delay                                                            2.979
--------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                               4.625

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/col_num_25__i1/CK   vga_inst/col_num_25__i2/CK}->vga_inst/col_num_25__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.037  2       
vga_inst/col_num[1]                                       NET DELAY        0.638         3.675  1       
vga_inst/col_num_25_add_4_3/C0->vga_inst/col_num_25_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         4.125  1       
vga_inst/n45_adj_71[1]                                    NET DELAY        0.500         4.625  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_25__i0/Q
Path End         : vga_inst/col_num_25__i0/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 38.2% (route), 61.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.979 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                       0.000
+ Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      1.646
+ Hold Time                                                                        -0.000
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     1.646

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                0.000
+ Source Clock Path Delay                                                    1.646
+ Data Path Delay                                                            2.979
--------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                               4.625

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_inst/col_num_25__i0/CK->vga_inst/col_num_25__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.037  2       
vga_inst/col_num[0]                                       NET DELAY        0.638         3.675  1       
vga_inst/col_num_25_add_4_1/C1->vga_inst/col_num_25_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         4.125  1       
vga_inst/n45_adj_71[0]                                    NET DELAY        0.500         4.625  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/row_num_27__i8/Q
Path End         : vga_inst/row_num_27__i8/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 39.8% (route), 60.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.060 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                       0.000
+ Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      1.646
+ Hold Time                                                                        -0.000
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     1.646

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                0.000
+ Source Clock Path Delay                                                    1.646
+ Data Path Delay                                                            3.060
--------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                               4.706

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/row_num_27__i7/CK   vga_inst/row_num_27__i8/CK}->vga_inst/row_num_27__i8/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.037  3       
vga_inst/row_num[8]                                       NET DELAY        0.719         3.756  1       
vga_inst/row_num_27_add_4_9/C1->vga_inst/row_num_27_add_4_9/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         4.206  1       
vga_inst/n45[8]                                           NET DELAY        0.500         4.706  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_25__i4/Q
Path End         : vga_inst/col_num_25__i4/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 39.8% (route), 60.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.060 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                       0.000
+ Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      1.646
+ Hold Time                                                                        -0.000
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     1.646

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                0.000
+ Source Clock Path Delay                                                    1.646
+ Data Path Delay                                                            3.060
--------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                               4.706

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/col_num_25__i3/CK   vga_inst/col_num_25__i4/CK}->vga_inst/col_num_25__i4/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.037  3       
col_num[4]                                                NET DELAY        0.719         3.756  1       
vga_inst/col_num_25_add_4_5/C1->vga_inst/col_num_25_add_4_5/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         4.206  1       
vga_inst/n45_adj_71[4]                                    NET DELAY        0.500         4.706  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_25__i3/Q
Path End         : vga_inst/col_num_25__i3/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 39.8% (route), 60.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.060 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                       0.000
+ Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      1.646
+ Hold Time                                                                        -0.000
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     1.646

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                0.000
+ Source Clock Path Delay                                                    1.646
+ Data Path Delay                                                            3.060
--------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                               4.706

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/col_num_25__i3/CK   vga_inst/col_num_25__i4/CK}->vga_inst/col_num_25__i3/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.037  3       
col_num[3]                                                NET DELAY        0.719         3.756  1       
vga_inst/col_num_25_add_4_5/C0->vga_inst/col_num_25_add_4_5/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         4.206  1       
vga_inst/n45_adj_71[3]                                    NET DELAY        0.500         4.706  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_25__i2/Q
Path End         : vga_inst/col_num_25__i2/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 39.8% (route), 60.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.060 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                       0.000
+ Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      1.646
+ Hold Time                                                                        -0.000
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     1.646

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                0.000
+ Source Clock Path Delay                                                    1.646
+ Data Path Delay                                                            3.060
--------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                               4.706

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/col_num_25__i1/CK   vga_inst/col_num_25__i2/CK}->vga_inst/col_num_25__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.037  3       
col_num[2]                                                NET DELAY        0.719         3.756  1       
vga_inst/col_num_25_add_4_3/C1->vga_inst/col_num_25_add_4_3/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         4.206  1       
vga_inst/n45_adj_71[2]                                    NET DELAY        0.500         4.706  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/row_num_27__i0/Q
Path End         : vga_inst/row_num_27__i0/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 39.8% (route), 60.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.060 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                       0.000
+ Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      1.646
+ Hold Time                                                                        -0.000
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     1.646

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                0.000
+ Source Clock Path Delay                                                    1.646
+ Data Path Delay                                                            3.060
--------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                               4.706

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_inst/row_num_27__i0/CK->vga_inst/row_num_27__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.037  3       
vga_inst/row_num[0]                                       NET DELAY        0.719         3.756  1       
vga_inst/row_num_27_add_4_1/C1->vga_inst/row_num_27_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         4.206  1       
vga_inst/n45[0]                                           NET DELAY        0.500         4.706  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/row_num_27__i9/Q
Path End         : vga_inst/row_num_27__i9/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 41.0% (route), 59.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.118 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                       0.000
+ Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      1.646
+ Hold Time                                                                        -0.000
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     1.646

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                0.000
+ Source Clock Path Delay                                                    1.646
+ Data Path Delay                                                            3.118
--------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                               4.764

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_inst/row_num_27__i9/CK->vga_inst/row_num_27__i9/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.037  4       
vga_inst/row_num[9]                                       NET DELAY        0.777         3.814  1       
vga_inst/row_num_27_add_4_11/C0->vga_inst/row_num_27_add_4_11/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         4.264  1       
vga_inst/n45[9]                                           NET DELAY        0.500         4.764  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/row_num_27__i1/Q
Path End         : vga_inst/row_num_27__i1/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 41.0% (route), 59.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.118 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                       0.000
+ Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      1.646
+ Hold Time                                                                        -0.000
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     1.646

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                0.000
+ Source Clock Path Delay                                                    1.646
+ Data Path Delay                                                            3.118
--------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                               4.764

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/row_num_27__i1/CK   vga_inst/row_num_27__i2/CK}->vga_inst/row_num_27__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.037  4       
vga_inst/row_num[1]                                       NET DELAY        0.777         3.814  1       
vga_inst/row_num_27_add_4_3/C0->vga_inst/row_num_27_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         4.264  1       
vga_inst/n45[1]                                           NET DELAY        0.500         4.764  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/row_num_27__i6/Q
Path End         : vga_inst/row_num_27__i6/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 41.0% (route), 59.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.118 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                       0.000
+ Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                      1.646
+ Hold Time                                                                        -0.000
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     1.646

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                0.000
+ Source Clock Path Delay                                                    1.646
+ Data Path Delay                                                            3.118
--------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                               4.764

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/row_num_27__i5/CK   vga_inst/row_num_27__i6/CK}->vga_inst/row_num_27__i6/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.037  4       
vga_inst/row_num[6]                                       NET DELAY        0.777         3.814  1       
vga_inst/row_num_27_add_4_7/C1->vga_inst/row_num_27_add_4_7/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         4.264  1       
vga_inst/n45[6]                                           NET DELAY        0.500         4.764  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
clk                                                       NET DELAY      0.500         0.500  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         0.500  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         0.650  12      
clk2                                                      NET DELAY      0.996         1.646  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

