Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov 27 20:52:26 2025
| Host         : sh1201 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file safe_top_timing_summary_routed.rpt -pb safe_top_timing_summary_routed.pb -rpx safe_top_timing_summary_routed.rpx -warn_on_violation
| Design       : safe_top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       121         
HPDR-1     Warning           Port pin direction inconsistency  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (121)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (231)
5. checking no_input_delay (5)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (121)
--------------------------
 There are 119 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1_PmodKYPD/DSP/slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (231)
--------------------------------------------------
 There are 231 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  248          inf        0.000                      0                  248           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           248 Endpoints
Min Delay           248 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1_PmodKYPD/DSP/mux_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.658ns  (logic 4.907ns (50.811%)  route 4.751ns (49.189%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  U1_PmodKYPD/DSP/mux_index_reg[1]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U1_PmodKYPD/DSP/mux_index_reg[1]/Q
                         net (fo=13, routed)          1.152     1.670    U1_PmodKYPD/DSP/mux_index[1]
    SLICE_X63Y29         LUT6 (Prop_lut6_I4_O)        0.124     1.794 r  U1_PmodKYPD/DSP/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.653     2.447    U1_PmodKYPD/DSP/current_digit[2]
    SLICE_X64Y29         LUT5 (Prop_lut5_I0_O)        0.150     2.597 r  U1_PmodKYPD/DSP/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.633     3.230    U1_PmodKYPD/DSP/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y30         LUT4 (Prop_lut4_I3_O)        0.377     3.607 r  U1_PmodKYPD/DSP/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.313     5.920    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.738     9.658 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.658    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_PmodKYPD/DSP/mux_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.189ns  (logic 4.644ns (50.541%)  route 4.545ns (49.459%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  U1_PmodKYPD/DSP/mux_index_reg[1]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U1_PmodKYPD/DSP/mux_index_reg[1]/Q
                         net (fo=13, routed)          1.152     1.670    U1_PmodKYPD/DSP/mux_index[1]
    SLICE_X63Y29         LUT6 (Prop_lut6_I4_O)        0.124     1.794 r  U1_PmodKYPD/DSP/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.653     2.447    U1_PmodKYPD/DSP/current_digit[2]
    SLICE_X64Y29         LUT5 (Prop_lut5_I0_O)        0.150     2.597 r  U1_PmodKYPD/DSP/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.633     3.230    U1_PmodKYPD/DSP/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y30         LUT4 (Prop_lut4_I3_O)        0.348     3.578 r  U1_PmodKYPD/DSP/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.107     5.685    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.189 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.189    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_PmodKYPD/DSP/pass_temp_reg[1][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.116ns  (logic 4.578ns (50.218%)  route 4.538ns (49.782%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE                         0.000     0.000 r  U1_PmodKYPD/DSP/pass_temp_reg[1][1]/C
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U1_PmodKYPD/DSP/pass_temp_reg[1][1]/Q
                         net (fo=2, routed)           0.982     1.438    U1_PmodKYPD/DSP/pass_temp_reg_n_0_[1][1]
    SLICE_X63Y29         LUT6 (Prop_lut6_I0_O)        0.124     1.562 r  U1_PmodKYPD/DSP/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.585     2.147    U1_PmodKYPD/DSP/current_digit[1]
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.150     2.297 r  U1_PmodKYPD/DSP/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.851     3.149    U1_PmodKYPD/DSP/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y30         LUT4 (Prop_lut4_I1_O)        0.328     3.477 r  U1_PmodKYPD/DSP/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.120     5.596    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.116 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.116    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_PmodKYPD/DSP/mux_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.939ns  (logic 4.876ns (54.543%)  route 4.063ns (45.457%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  U1_PmodKYPD/DSP/mux_index_reg[1]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U1_PmodKYPD/DSP/mux_index_reg[1]/Q
                         net (fo=13, routed)          1.152     1.670    U1_PmodKYPD/DSP/mux_index[1]
    SLICE_X63Y29         LUT6 (Prop_lut6_I4_O)        0.124     1.794 r  U1_PmodKYPD/DSP/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.653     2.447    U1_PmodKYPD/DSP/current_digit[2]
    SLICE_X64Y29         LUT5 (Prop_lut5_I0_O)        0.150     2.597 r  U1_PmodKYPD/DSP/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.317     2.914    U1_PmodKYPD/DSP/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.341     3.255 r  U1_PmodKYPD/DSP/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.941     5.196    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.743     8.939 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.939    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_PmodKYPD/DSP/pass_temp_reg[2][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.935ns  (logic 4.823ns (53.978%)  route 4.112ns (46.022%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE                         0.000     0.000 r  U1_PmodKYPD/DSP/pass_temp_reg[2][0]/C
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U1_PmodKYPD/DSP/pass_temp_reg[2][0]/Q
                         net (fo=2, routed)           0.948     1.404    U1_PmodKYPD/DSP/pass_temp_reg_n_0_[2][0]
    SLICE_X63Y30         LUT6 (Prop_lut6_I5_O)        0.124     1.528 f  U1_PmodKYPD/DSP/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.409     1.937    U1_PmodKYPD/DSP/current_digit[0]
    SLICE_X64Y30         LUT5 (Prop_lut5_I4_O)        0.116     2.053 f  U1_PmodKYPD/DSP/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.851     2.904    U1_PmodKYPD/DSP/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.361     3.265 r  U1_PmodKYPD/DSP/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.904     5.169    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.766     8.935 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.935    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_PmodKYPD/DSP/mux_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.683ns  (logic 4.669ns (53.776%)  route 4.013ns (46.224%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  U1_PmodKYPD/DSP/mux_index_reg[1]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U1_PmodKYPD/DSP/mux_index_reg[1]/Q
                         net (fo=13, routed)          1.152     1.670    U1_PmodKYPD/DSP/mux_index[1]
    SLICE_X63Y29         LUT6 (Prop_lut6_I4_O)        0.124     1.794 r  U1_PmodKYPD/DSP/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.653     2.447    U1_PmodKYPD/DSP/current_digit[2]
    SLICE_X64Y29         LUT5 (Prop_lut5_I0_O)        0.150     2.597 r  U1_PmodKYPD/DSP/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.321     2.918    U1_PmodKYPD/DSP/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.348     3.266 r  U1_PmodKYPD/DSP/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.887     5.153    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.683 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.683    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_PmodKYPD/DSP/mux_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.662ns  (logic 4.651ns (53.693%)  route 4.011ns (46.307%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  U1_PmodKYPD/DSP/mux_index_reg[1]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U1_PmodKYPD/DSP/mux_index_reg[1]/Q
                         net (fo=13, routed)          1.152     1.670    U1_PmodKYPD/DSP/mux_index[1]
    SLICE_X63Y29         LUT6 (Prop_lut6_I4_O)        0.124     1.794 r  U1_PmodKYPD/DSP/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.653     2.447    U1_PmodKYPD/DSP/current_digit[2]
    SLICE_X64Y29         LUT5 (Prop_lut5_I0_O)        0.150     2.597 r  U1_PmodKYPD/DSP/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.317     2.914    U1_PmodKYPD/DSP/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.348     3.262 r  U1_PmodKYPD/DSP/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.889     5.151    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.662 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.662    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_PmodKYPD/DEC/sclk_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1_PmodKYPD/DEC/sclk_reg[16]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.029ns  (logic 1.306ns (18.581%)  route 5.723ns (81.419%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE                         0.000     0.000 r  U1_PmodKYPD/DEC/sclk_reg[8]/C
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U1_PmodKYPD/DEC/sclk_reg[8]/Q
                         net (fo=18, routed)          1.779     2.235    U1_PmodKYPD/DEC/sclk[8]
    SLICE_X65Y89         LUT2 (Prop_lut2_I0_O)        0.152     2.387 r  U1_PmodKYPD/DEC/Col[3]_i_10/O
                         net (fo=3, routed)           0.326     2.713    U1_PmodKYPD/DEC/Col[3]_i_10_n_0
    SLICE_X64Y90         LUT6 (Prop_lut6_I4_O)        0.326     3.039 f  U1_PmodKYPD/DEC/Col[3]_i_12/O
                         net (fo=2, routed)           0.811     3.850    U1_PmodKYPD/DEC/Col[3]_i_12_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I4_O)        0.124     3.974 f  U1_PmodKYPD/DEC/DecodeOut[1]_i_4/O
                         net (fo=8, routed)           0.708     4.681    U1_PmodKYPD/DEC/DecodeOut[1]_i_4_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I0_O)        0.124     4.805 r  U1_PmodKYPD/DEC/sclk[19]_i_3/O
                         net (fo=1, routed)           0.796     5.601    U1_PmodKYPD/DEC/sclk[19]_i_3_n_0
    SLICE_X64Y88         LUT5 (Prop_lut5_I0_O)        0.124     5.725 r  U1_PmodKYPD/DEC/sclk[19]_i_1/O
                         net (fo=20, routed)          1.303     7.029    U1_PmodKYPD/DEC/sclk[19]_i_1_n_0
    SLICE_X62Y91         FDRE                                         r  U1_PmodKYPD/DEC/sclk_reg[16]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_PmodKYPD/DEC/sclk_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1_PmodKYPD/DEC/sclk_reg[17]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.029ns  (logic 1.306ns (18.581%)  route 5.723ns (81.419%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE                         0.000     0.000 r  U1_PmodKYPD/DEC/sclk_reg[8]/C
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U1_PmodKYPD/DEC/sclk_reg[8]/Q
                         net (fo=18, routed)          1.779     2.235    U1_PmodKYPD/DEC/sclk[8]
    SLICE_X65Y89         LUT2 (Prop_lut2_I0_O)        0.152     2.387 r  U1_PmodKYPD/DEC/Col[3]_i_10/O
                         net (fo=3, routed)           0.326     2.713    U1_PmodKYPD/DEC/Col[3]_i_10_n_0
    SLICE_X64Y90         LUT6 (Prop_lut6_I4_O)        0.326     3.039 f  U1_PmodKYPD/DEC/Col[3]_i_12/O
                         net (fo=2, routed)           0.811     3.850    U1_PmodKYPD/DEC/Col[3]_i_12_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I4_O)        0.124     3.974 f  U1_PmodKYPD/DEC/DecodeOut[1]_i_4/O
                         net (fo=8, routed)           0.708     4.681    U1_PmodKYPD/DEC/DecodeOut[1]_i_4_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I0_O)        0.124     4.805 r  U1_PmodKYPD/DEC/sclk[19]_i_3/O
                         net (fo=1, routed)           0.796     5.601    U1_PmodKYPD/DEC/sclk[19]_i_3_n_0
    SLICE_X64Y88         LUT5 (Prop_lut5_I0_O)        0.124     5.725 r  U1_PmodKYPD/DEC/sclk[19]_i_1/O
                         net (fo=20, routed)          1.303     7.029    U1_PmodKYPD/DEC/sclk[19]_i_1_n_0
    SLICE_X62Y91         FDRE                                         r  U1_PmodKYPD/DEC/sclk_reg[17]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_PmodKYPD/DEC/sclk_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1_PmodKYPD/DEC/sclk_reg[18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.029ns  (logic 1.306ns (18.581%)  route 5.723ns (81.419%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE                         0.000     0.000 r  U1_PmodKYPD/DEC/sclk_reg[8]/C
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U1_PmodKYPD/DEC/sclk_reg[8]/Q
                         net (fo=18, routed)          1.779     2.235    U1_PmodKYPD/DEC/sclk[8]
    SLICE_X65Y89         LUT2 (Prop_lut2_I0_O)        0.152     2.387 r  U1_PmodKYPD/DEC/Col[3]_i_10/O
                         net (fo=3, routed)           0.326     2.713    U1_PmodKYPD/DEC/Col[3]_i_10_n_0
    SLICE_X64Y90         LUT6 (Prop_lut6_I4_O)        0.326     3.039 f  U1_PmodKYPD/DEC/Col[3]_i_12/O
                         net (fo=2, routed)           0.811     3.850    U1_PmodKYPD/DEC/Col[3]_i_12_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I4_O)        0.124     3.974 f  U1_PmodKYPD/DEC/DecodeOut[1]_i_4/O
                         net (fo=8, routed)           0.708     4.681    U1_PmodKYPD/DEC/DecodeOut[1]_i_4_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I0_O)        0.124     4.805 r  U1_PmodKYPD/DEC/sclk[19]_i_3/O
                         net (fo=1, routed)           0.796     5.601    U1_PmodKYPD/DEC/sclk[19]_i_3_n_0
    SLICE_X64Y88         LUT5 (Prop_lut5_I0_O)        0.124     5.725 r  U1_PmodKYPD/DEC/sclk[19]_i_1/O
                         net (fo=20, routed)          1.303     7.029    U1_PmodKYPD/DEC/sclk[19]_i_1_n_0
    SLICE_X62Y91         FDRE                                         r  U1_PmodKYPD/DEC/sclk_reg[18]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3_controller/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3_controller/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDCE                         0.000     0.000 r  U3_controller/FSM_onehot_state_reg[3]/C
    SLICE_X1Y132         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U3_controller/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.084     0.212    U3_controller/FSM_onehot_state_reg_n_0_[3]
    SLICE_X1Y132         LUT3 (Prop_lut3_I1_O)        0.099     0.311 r  U3_controller/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.311    U3_controller/FSM_onehot_state[1]_i_1_n_0
    SLICE_X1Y132         FDCE                                         r  U3_controller/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_controller/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3_controller/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.227ns (72.858%)  route 0.085ns (27.142%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDCE                         0.000     0.000 r  U3_controller/FSM_onehot_state_reg[3]/C
    SLICE_X1Y132         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U3_controller/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.085     0.213    U3_controller/FSM_onehot_state_reg_n_0_[3]
    SLICE_X1Y132         LUT3 (Prop_lut3_I0_O)        0.099     0.312 r  U3_controller/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.312    U3_controller/FSM_onehot_state[0]_i_1_n_0
    SLICE_X1Y132         FDPE                                         r  U3_controller/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_controller/alarmState_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U5_alarm/second_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDCE                         0.000     0.000 r  U3_controller/alarmState_reg/C
    SLICE_X2Y132         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U3_controller/alarmState_reg/Q
                         net (fo=28, routed)          0.105     0.269    U5_alarm/alarmState
    SLICE_X3Y132         LUT4 (Prop_lut4_I1_O)        0.045     0.314 r  U5_alarm/second_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.314    U5_alarm/second_counter[2]_i_1_n_0
    SLICE_X3Y132         FDCE                                         r  U5_alarm/second_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_controller/alarmState_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U5_alarm/second_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDCE                         0.000     0.000 r  U3_controller/alarmState_reg/C
    SLICE_X2Y132         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U3_controller/alarmState_reg/Q
                         net (fo=28, routed)          0.106     0.270    U5_alarm/alarmState
    SLICE_X3Y132         LUT4 (Prop_lut4_I1_O)        0.045     0.315 r  U5_alarm/second_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.315    U5_alarm/second_counter[4]_i_1_n_0
    SLICE_X3Y132         FDCE                                         r  U5_alarm/second_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_controller/alarmState_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U5_alarm/second_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.212ns (66.805%)  route 0.105ns (33.195%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDCE                         0.000     0.000 r  U3_controller/alarmState_reg/C
    SLICE_X2Y132         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U3_controller/alarmState_reg/Q
                         net (fo=28, routed)          0.105     0.269    U5_alarm/alarmState
    SLICE_X3Y132         LUT4 (Prop_lut4_I1_O)        0.048     0.317 r  U5_alarm/second_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.317    U5_alarm/second_counter[3]_i_1_n_0
    SLICE_X3Y132         FDCE                                         r  U5_alarm/second_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_PmodKYPD/DSP/div_counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1_PmodKYPD/DSP/slow_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.164ns (51.377%)  route 0.155ns (48.623%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  U1_PmodKYPD/DSP/div_counter_reg[15]/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U1_PmodKYPD/DSP/div_counter_reg[15]/Q
                         net (fo=2, routed)           0.155     0.319    U1_PmodKYPD/DSP/p_0_in
    SLICE_X65Y28         FDRE                                         r  U1_PmodKYPD/DSP/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_controller/alarmState_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U5_alarm/second_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.213ns (66.700%)  route 0.106ns (33.300%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDCE                         0.000     0.000 r  U3_controller/alarmState_reg/C
    SLICE_X2Y132         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U3_controller/alarmState_reg/Q
                         net (fo=28, routed)          0.106     0.270    U5_alarm/alarmState
    SLICE_X3Y132         LUT4 (Prop_lut4_I1_O)        0.049     0.319 r  U5_alarm/second_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.319    U5_alarm/second_counter[5]_i_1_n_0
    SLICE_X3Y132         FDCE                                         r  U5_alarm/second_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_controller/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3_controller/alarmState_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.128ns (37.037%)  route 0.218ns (62.963%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDCE                         0.000     0.000 r  U3_controller/FSM_onehot_state_reg[3]/C
    SLICE_X1Y132         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U3_controller/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.218     0.346    U3_controller/FSM_onehot_state_reg_n_0_[3]
    SLICE_X2Y132         FDCE                                         r  U3_controller/alarmState_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5_alarm/blinker_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            U5_alarm/blinker_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDPE                         0.000     0.000 r  U5_alarm/blinker_reg/C
    SLICE_X3Y137         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  U5_alarm/blinker_reg/Q
                         net (fo=2, routed)           0.168     0.309    U5_alarm/buzzer_out_OBUF
    SLICE_X3Y137         LUT4 (Prop_lut4_I3_O)        0.045     0.354 r  U5_alarm/blinker_i_1/O
                         net (fo=1, routed)           0.000     0.354    U5_alarm/blinker_i_1_n_0
    SLICE_X3Y137         FDPE                                         r  U5_alarm/blinker_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_PmodKYPD/DEC/sclk_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1_PmodKYPD/DEC/sclk_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.484%)  route 0.182ns (49.516%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE                         0.000     0.000 r  U1_PmodKYPD/DEC/sclk_reg[0]/C
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  U1_PmodKYPD/DEC/sclk_reg[0]/Q
                         net (fo=10, routed)          0.182     0.323    U1_PmodKYPD/DEC/sclk[0]
    SLICE_X61Y88         LUT5 (Prop_lut5_I3_O)        0.045     0.368 r  U1_PmodKYPD/DEC/sclk[0]_i_1/O
                         net (fo=1, routed)           0.000     0.368    U1_PmodKYPD/DEC/p_1_in[0]
    SLICE_X61Y88         FDRE                                         r  U1_PmodKYPD/DEC/sclk_reg[0]/D
  -------------------------------------------------------------------    -------------------





