 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : Ripple4bit
Version: U-2022.12-SP7
Date   : Tue Dec 12 19:55:49 2023
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: Cin (input port clocked by vsysclk)
  Endpoint: Cout (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Ripple4bit         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  Cin (in)                                 0.00       1.00 r
  U20/Q (XOR2X1)                           0.23       1.23 f
  U18/Q (AO22X1)                           0.18       1.41 f
  U17/Q (XOR2X1)                           0.23       1.63 f
  U15/Q (AO22X1)                           0.18       1.81 f
  U14/Q (XOR2X1)                           0.22       2.04 f
  U12/Q (AO22X1)                           0.18       2.22 f
  U11/Q (XOR2X1)                           0.22       2.45 f
  U9/Q (AO22X1)                            0.17       2.62 f
  U2/Q (AO22X1)                            0.20       2.82 f
  Cout (out)                               0.22       3.04 f
  data arrival time                                   3.04

  clock vsysclk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.50      19.50
  data required time                                 19.50
  -----------------------------------------------------------
  data required time                                 19.50
  data arrival time                                  -3.04
  -----------------------------------------------------------
  slack (MET)                                        16.46


  Startpoint: Cin (input port clocked by vsysclk)
  Endpoint: Sum[3] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Ripple4bit         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  Cin (in)                                 0.00       1.00 r
  U20/Q (XOR2X1)                           0.23       1.23 f
  U18/Q (AO22X1)                           0.18       1.41 f
  U17/Q (XOR2X1)                           0.23       1.63 f
  U15/Q (AO22X1)                           0.18       1.81 f
  U14/Q (XOR2X1)                           0.22       2.04 f
  U12/Q (AO22X1)                           0.18       2.22 f
  U11/Q (XOR2X1)                           0.22       2.45 f
  U10/Q (XOR2X1)                           0.24       2.69 f
  Sum[3] (out)                             0.22       2.91 f
  data arrival time                                   2.91

  clock vsysclk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.50      19.50
  data required time                                 19.50
  -----------------------------------------------------------
  data required time                                 19.50
  data arrival time                                  -2.91
  -----------------------------------------------------------
  slack (MET)                                        16.59


  Startpoint: Cin (input port clocked by vsysclk)
  Endpoint: Sum[2] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Ripple4bit         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  Cin (in)                                 0.00       1.00 r
  U20/Q (XOR2X1)                           0.23       1.23 f
  U18/Q (AO22X1)                           0.18       1.41 f
  U17/Q (XOR2X1)                           0.23       1.63 f
  U15/Q (AO22X1)                           0.18       1.81 f
  U14/Q (XOR2X1)                           0.22       2.04 f
  U13/Q (XOR2X1)                           0.24       2.28 f
  Sum[2] (out)                             0.22       2.50 f
  data arrival time                                   2.50

  clock vsysclk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.50      19.50
  data required time                                 19.50
  -----------------------------------------------------------
  data required time                                 19.50
  data arrival time                                  -2.50
  -----------------------------------------------------------
  slack (MET)                                        17.00


  Startpoint: Cin (input port clocked by vsysclk)
  Endpoint: Sum[1] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Ripple4bit         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  Cin (in)                                 0.00       1.00 r
  U20/Q (XOR2X1)                           0.23       1.23 f
  U18/Q (AO22X1)                           0.18       1.41 f
  U17/Q (XOR2X1)                           0.23       1.63 f
  U16/Q (XOR2X1)                           0.24       1.87 f
  Sum[1] (out)                             0.22       2.09 f
  data arrival time                                   2.09

  clock vsysclk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.50      19.50
  data required time                                 19.50
  -----------------------------------------------------------
  data required time                                 19.50
  data arrival time                                  -2.09
  -----------------------------------------------------------
  slack (MET)                                        17.41


  Startpoint: Cin (input port clocked by vsysclk)
  Endpoint: Sum[0] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Ripple4bit         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  Cin (in)                                 0.00       1.00 r
  U20/Q (XOR2X1)                           0.23       1.23 f
  U19/Q (XOR2X1)                           0.24       1.47 f
  Sum[0] (out)                             0.22       1.69 f
  data arrival time                                   1.69

  clock vsysclk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.50      19.50
  data required time                                 19.50
  -----------------------------------------------------------
  data required time                                 19.50
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (MET)                                        17.81


1
