//Copyright (C)2014-2024 Gowin Semiconductor Corporation.
//All rights reserved.

INTRODUCTION:
The document contains two main sections: Timing Report Directory and Core Timing Report.

============================================================
Note:Timing Report Directory

1. Timing Message
2. Timing Summaries
	2.1 STA Tool Run Summary
	2.2 Clock Summary
	2.3 Max Frequency Summary
	2.4 Total Negative Slack Summary
3. Timing Details
	3.1 Path Slacks Table
		3.1.1 Setup Paths Table
		3.1.2 Hold Paths Table
		3.1.3 Recovery Paths Table
		3.1.4 Removal Paths Table
	3.2 Minimum Pulse Width Table
	3.3 Timing Report By Analysis Type
		3.3.1 Setup Analysis Report
		3.3.2 Hold Analysis Report
		3.3.3 Recovery Analysis Report
		3.3.4 Removal Analysis Report
	3.4 Minimum Pulse Width Report
	3.5 High Fanout Nets Report
	3.6 Route Congestions Report
	3.7 Timing Exceptions Report
		3.7.1 Setup Analysis Report
		3.7.2 Hold Analysis Report
		3.7.3 Recovery Analysis Report
		3.7.4 Recovery Analysis Report
	3.8 Timing Constraints Report

============================================================

Note:Core Timing Report

1. Timing Messages
<Report Title>: Timing Analysis Report
<Design File>: C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\Data_acquisition_ADC\impl\gwsynthesis\Data_acquisition.vg
<Physical Constraints File>: C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\Data_acquisition_ADC\src\PSRAM_UART_pins.cst
<Timing Constraints File>: ---
<Tool Version>: V1.9.9.01 (64-bit)
<Part Number>: GW1NZ-LV1QN48C6/I5
<Device>: GW1NZ-1
<Created Time>: Fri Jan 31 22:56:43 2025


2. Timing Summaries
2.1 STA Tool Run Summary
<Setup Delay Model>:Slow 1.14V 85C C6/I5
<Hold Delay Model>:Fast 1.26V 0C C6/I5
<Numbers of Paths Analyzed>:2543
<Numbers of Endpoints Analyzed>:1241
<Numbers of Falling Endpoints>:96
<Numbers of Setup Violated Endpoints>:0
<Numbers of Hold Violated Endpoints>:0

2.2 Clock Summary
                Clock Name                    Type      Period   Frequency   Rise     Fall        Source       Master            Objects           
 ========================================= =========== ======== =========== ======= ======== ================ ========= ========================== 
  sys_clk                                   Base        37.037   27.000MHz   0.000   18.519                              sys_clk_ibuf/I            
  clk2/rpll_inst/CLKOUT.default_gen_clk     Generated   11.905   84.000MHz   0.000   5.952    sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUT     
  clk2/rpll_inst/CLKOUTP.default_gen_clk    Generated   11.905   84.000MHz   0.000   5.952    sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTP    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    Generated   23.810   42.000MHz   0.000   11.905   sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTD    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   Generated   35.714   28.000MHz   0.000   17.857   sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTD3   

2.3 Max Frequency Summary
  NO.                Clock Name                 Constraint    Actual Fmax   Level   Entity  
 ===== ======================================= ============= ============= ======= ======== 
  1     clk2/rpll_inst/CLKOUT.default_gen_clk   84.000(MHz)   84.142(MHz)   7       TOP     
No timing paths to get frequency of sys_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTP.default_gen_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTD.default_gen_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTD3.default_gen_clk!

2.4 Total Negative Slack Summary
                Clock Name                  Analysis Type   EndPoints TNS   Number of EndPoints  
 ========================================= =============== =============== ===================== 
  sys_clk                                   setup           0.000           0                    
  sys_clk                                   hold            0.000           0                    
  clk2/rpll_inst/CLKOUT.default_gen_clk     setup           0.000           0                    
  clk2/rpll_inst/CLKOUT.default_gen_clk     hold            0.000           0                    
  clk2/rpll_inst/CLKOUTP.default_gen_clk    setup           0.000           0                    
  clk2/rpll_inst/CLKOUTP.default_gen_clk    hold            0.000           0                    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    setup           0.000           0                    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    hold            0.000           0                    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   setup           0.000           0                    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   hold            0.000           0                    


3. Timing Details
3.1 Path Slacks Table
3.1.1 Setup Paths Table
<Report Command>:report_timing -setup -max_paths 25 -max_common_paths 1
  Path Number   Path Slack                     From Node                                     To Node                                 From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ================================================ ======================================= =========================================== =========================================== ========== ============ ============ 
  1             0.020        i_0_s0/Q                                         en_write_PP_s0/CE                       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        11.841      
  2             0.348        initialize/PSRAM_com/counter_3_s1/Q              initialize/PSRAM_com/data_out_0_s1/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   5.952      0.019        5.543       
  3             0.348        initialize/PSRAM_com/counter_3_s1/Q              initialize/PSRAM_com/data_out_1_s0/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   5.952      0.019        5.543       
  4             0.788        PP_post_process/write_pointer_6_s1/Q             PP_post_process/read_pointer_7_s10/D    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        10.717      
  5             0.398        initialize/PSRAM_com/counter_3_s1/Q              initialize/PSRAM_com/data_out_2_s0/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   5.952      0.019        5.492       
  6             0.432        initialize/PSRAM_com/counter_3_s1/Q              initialize/PSRAM_com/data_out_3_s0/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   5.952      0.019        5.459       
  7             1.059        i_0_s0/Q                                         i_21_s0/D                               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        10.446      
  8             1.235        i_0_s0/Q                                         i_20_s0/D                               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        10.270      
  9             1.272        address_PP_3_s0/Q                                address_PP_20_s0/D                      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        10.233      
  10            1.290        i_0_s0/Q                                         i_15_s0/D                               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        10.214      
  11            1.290        i_0_s0/Q                                         i_16_s0/D                               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        10.214      
  12            1.366        process_0_s0/Q                                   address_PP_22_s0/D                      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        10.139      
  13            1.502        i_0_s0/Q                                         i_18_s0/D                               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        10.002      
  14            1.502        i_0_s0/Q                                         i_19_s0/D                               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        10.002      
  15            1.661        initialize/PSRAM_com/counter_0_s3/Q              initialize/PSRAM_com/n428_s0/D          clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   11.905     0.000        9.843       
  16            1.913        PP_post_process/write_pointer_6_s1/Q             PP_post_process/read_pointer_0_s7/D     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.592       
  17            1.970        address_PP_3_s0/Q                                address_PP_21_s0/D                      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.535       
  18            2.106        PP_post_process/write_pointer_6_s1/Q             PP_post_process/write_pointer_7_s1/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.755       
  19            2.106        PP_post_process/write_pointer_6_s1/Q             PP_post_process/write_pointer_1_s1/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.755       
  20            2.106        PP_post_process/write_pointer_6_s1/Q             PP_post_process/write_pointer_4_s1/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.755       
  21            2.106        PP_post_process/write_pointer_6_s1/Q             PP_post_process/write_pointer_5_s1/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.755       
  22            2.106        PP_post_process/write_pointer_6_s1/Q             PP_post_process/write_pointer_6_s1/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.755       
  23            2.135        i_0_s0/Q                                         i_17_s0/D                               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.370       
  24            2.273        PP_post_process/buffer_a_buffer_a_0_0_s/DO[2]    read_2_s0/D                             clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.232       
  25            2.328        PP_post_process/buffer_a_buffer_a_0_0_s/DO[13]   read_13_s0/D                            clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.177       

3.1.2 Hold Paths Table
<Report Command>:report_timing -hold -max_paths 25 -max_common_paths 1
  Path Number   Path Slack                     From Node                                         To Node                                       From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ =============================================== ================================================== =========================================== =========================================== ========== ============ ============ 
  1             0.485        initialize/PSRAM_com/data_out_15_s0/Q           PP_post_process/buffer_b_buffer_b_0_0_s/DI[15]     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  2             0.570        debuttonA/sync_button_debounced/resync_3_s0/Q   debuttonA/sync_button_debounced/button_once_s0/D   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  3             0.570        debuttonA/sync_button_debounced/resync_0_s0/Q   debuttonA/sync_button_debounced/resync_1_s0/D      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  4             0.570        debuttonA/sync_button_debounced/resync_1_s0/Q   debuttonA/sync_button_debounced/resync_2_s0/D      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  5             0.570        UART1/buffer[6]_2_s0/Q                          UART1/samples_before_10_s0/D                       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  6             0.570        UART1/buffer[4]_0_s0/Q                          UART1/samples_after_0_s0/D                         clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  7             0.570        UART1/buffer[4]_1_s0/Q                          UART1/samples_after_1_s0/D                         clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  8             0.571        debuttonA/deb_button/shift_5_s0/Q               debuttonA/deb_button/shift_6_s0/D                  clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  9             0.572        initialize/PSRAM_com/data_out_9_s0/Q            initialize/PSRAM_com/data_out_13_s0/D              clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.572       
  10            0.577        UART1/dataIn_5_s0/Q                             UART1/dataIn_4_s0/D                                clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.577       
  11            0.582        debuttonA/deb_button/shift_3_s0/Q               debuttonA/deb_button/shift_4_s0/D                  clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.582       
  12            0.582        debuttonA/deb_button/shift_4_s0/Q               debuttonA/deb_button/shift_5_s0/D                  clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.582       
  13            0.708        ADC_submodule/delay_counter_1_s2/Q              ADC_submodule/delay_counter_1_s2/D                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  14            0.708        UART1/txCounter_2_s2/Q                          UART1/txCounter_2_s2/D                             clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  15            0.708        UART1/txCounter_10_s2/Q                         UART1/txCounter_10_s2/D                            clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  16            0.708        UART1/rxBitNumber_0_s1/Q                        UART1/rxBitNumber_0_s1/D                           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  17            0.708        UART1/rxCounter_9_s1/Q                          UART1/rxCounter_9_s1/D                             clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  18            0.708        UART1/rxCounter_11_s1/Q                         UART1/rxCounter_11_s1/D                            clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  19            0.708        initialize/command_5_s2/Q                       initialize/command_5_s2/D                          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  20            0.708        initialize/timer_0_s1/Q                         initialize/timer_0_s1/D                            clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  21            0.708        n1653_s1/Q                                      n1653_s1/D                                         clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  22            0.708        n1650_s1/Q                                      n1650_s1/D                                         clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  23            0.708        address_PP_22_s0/Q                              address_PP_22_s0/D                                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  24            0.708        buttons_pressed_0_s0/Q                          buttons_pressed_0_s0/D                             clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  25            0.709        UART1/txBitNumber_0_s2/Q                        UART1/txBitNumber_0_s2/D                           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       

3.1.3 Recovery Paths Table
<Report Command>:report_timing -recovery -max_paths 25 -max_common_paths 1
  Path Number   Path Slack    From Node                    To Node                                   From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ============= ========================================== =========================================== =========================================== ========== ============ ============ 
  1             9.247        rst_PP_s0/Q   PP_post_process/read_pointer_7_s10/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.615       
  2             9.247        rst_PP_s0/Q   PP_post_process/write_pointer_7_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.615       
  3             9.247        rst_PP_s0/Q   PP_post_process/read_pointer_1_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.615       
  4             9.247        rst_PP_s0/Q   PP_post_process/read_pointer_2_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.615       
  5             9.247        rst_PP_s0/Q   PP_post_process/read_pointer_3_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.615       
  6             9.247        rst_PP_s0/Q   PP_post_process/read_pointer_4_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.615       
  7             9.247        rst_PP_s0/Q   PP_post_process/read_pointer_5_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.615       
  8             9.247        rst_PP_s0/Q   PP_post_process/read_pointer_6_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.615       
  9             9.247        rst_PP_s0/Q   PP_post_process/write_pointer_1_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.615       
  10            9.247        rst_PP_s0/Q   PP_post_process/write_pointer_4_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.615       
  11            9.247        rst_PP_s0/Q   PP_post_process/write_pointer_5_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.615       
  12            9.247        rst_PP_s0/Q   PP_post_process/write_pointer_6_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.615       
  13            9.247        rst_PP_s0/Q   PP_post_process/read_cmp_s0/CLEAR          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.615       
  14            9.247        rst_PP_s0/Q   PP_post_process/last_switch_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.615       
  15            9.247        rst_PP_s0/Q   PP_post_process/stop_PP_s0/CLEAR           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.615       
  16            9.247        rst_PP_s0/Q   PP_post_process/d_flag_read_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.615       
  17            9.257        rst_PP_s0/Q   PP_post_process/write_pointer_0_s7/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.605       
  18            9.257        rst_PP_s0/Q   PP_post_process/write_pointer_2_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.605       
  19            9.257        rst_PP_s0/Q   PP_post_process/write_pointer_3_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.605       
  20            9.266        rst_PP_s0/Q   PP_post_process/buffer_select_s2/CLEAR     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.595       
  21            9.266        rst_PP_s0/Q   PP_post_process/read_pointer_0_s7/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.595       
  22            9.266        rst_PP_s0/Q   PP_post_process/d_flag_write_s0/CLEAR      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.595       

3.1.4 Removal Paths Table
<Report Command>:report_timing -removal -max_paths 25 -max_common_paths 1
  Path Number   Path Slack    From Node                    To Node                                   From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ============= ========================================== =========================================== =========================================== ========== ============ ============ 
  1             1.554        rst_PP_s0/Q   PP_post_process/buffer_select_s2/CLEAR     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.569       
  2             1.554        rst_PP_s0/Q   PP_post_process/read_pointer_0_s7/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.569       
  3             1.554        rst_PP_s0/Q   PP_post_process/d_flag_write_s0/CLEAR      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.569       
  4             1.560        rst_PP_s0/Q   PP_post_process/write_pointer_0_s7/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.575       
  5             1.560        rst_PP_s0/Q   PP_post_process/write_pointer_2_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.575       
  6             1.560        rst_PP_s0/Q   PP_post_process/write_pointer_3_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.575       
  7             1.567        rst_PP_s0/Q   PP_post_process/read_pointer_7_s10/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.582       
  8             1.567        rst_PP_s0/Q   PP_post_process/write_pointer_7_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.582       
  9             1.567        rst_PP_s0/Q   PP_post_process/read_pointer_1_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.582       
  10            1.567        rst_PP_s0/Q   PP_post_process/read_pointer_2_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.582       
  11            1.567        rst_PP_s0/Q   PP_post_process/read_pointer_3_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.582       
  12            1.567        rst_PP_s0/Q   PP_post_process/read_pointer_4_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.582       
  13            1.567        rst_PP_s0/Q   PP_post_process/read_pointer_5_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.582       
  14            1.567        rst_PP_s0/Q   PP_post_process/read_pointer_6_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.582       
  15            1.567        rst_PP_s0/Q   PP_post_process/write_pointer_1_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.582       
  16            1.567        rst_PP_s0/Q   PP_post_process/write_pointer_4_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.582       
  17            1.567        rst_PP_s0/Q   PP_post_process/write_pointer_5_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.582       
  18            1.567        rst_PP_s0/Q   PP_post_process/write_pointer_6_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.582       
  19            1.567        rst_PP_s0/Q   PP_post_process/read_cmp_s0/CLEAR          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.582       
  20            1.567        rst_PP_s0/Q   PP_post_process/last_switch_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.582       
  21            1.567        rst_PP_s0/Q   PP_post_process/stop_PP_s0/CLEAR           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.582       
  22            1.567        rst_PP_s0/Q   PP_post_process/d_flag_read_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.582       

3.2 Minimum Pulse Width Table
Report Command:report_min_pulse_width -nworst 10 -detail
  Number   Slack   Actual Width   Required Width        Type                         Clock                                  Objects                  
 ======== ======= ============== ================ ================= ======================================= ======================================== 
  1        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   d_com_start_s0                          
  2        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   d_flag_acq_s0                           
  3        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   n1656_s0                                
  4        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   n1664_s0                                
  5        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   read_6_s0                               
  6        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   address_acq_19_s0                       
  7        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   samples_after_adjusted_21_s0            
  8        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   initialize/PSRAM_com/data_out_9_s0      
  9        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   initialize/PSRAM_com/address_aux_19_s0  
  10       4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   initialize/PSRAM_com/address_aux_20_s0  

3.3 Timing Report By Analysis Type
3.3.1 Setup Analysis Report
Report Command:report_timing -setup -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.020
Data Arrival Time : 14.468
Data Required Time: 14.488
From              : i_0_s0
To                : en_write_PP_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R10C8[0][B]   i_0_s0/CLK                             
  3.085    0.458   tC2Q   RF   13       R10C8[0][B]   i_0_s0/Q                               
  5.062    1.977   tNET   FF   1        R3C11[3][A]   n805_s2/I3                             
  5.884    0.822   tINS   FF   11       R3C11[3][A]   n805_s2/F                              
  7.206    1.322   tNET   FF   1        R4C8[0][B]    n796_s2/I1                             
  7.832    0.626   tINS   FF   9        R4C8[0][B]    n796_s2/F                              
  9.143    1.311   tNET   FF   1        R7C7[3][B]    en_write_PP_s21/I0                     
  9.768    0.625   tINS   FR   1        R7C7[3][B]    en_write_PP_s21/F                      
  10.187   0.419   tNET   RR   1        R8C7[3][A]    en_write_PP_s10/I0                     
  10.989   0.802   tINS   RR   1        R8C7[3][A]    en_write_PP_s10/F                      
  11.408   0.419   tNET   RR   1        R8C8[3][A]    en_write_PP_s5/I3                      
  12.507   1.099   tINS   RF   1        R8C8[3][A]    en_write_PP_s5/F                       
  12.512   0.005   tNET   FF   1        R8C8[0][B]    en_write_PP_s4/I0                      
  13.314   0.802   tINS   FR   1        R8C8[0][B]    en_write_PP_s4/F                       
  14.468   1.154   tNET   RR   1        R5C9[1][B]    en_write_PP_s0/CE                      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R5C9[1][B]   en_write_PP_s0/CLK                     
  14.488   -0.043   tSu         1        R5C9[1][B]   en_write_PP_s0                         

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 7
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.776 40.333%, 
                    route: 6.607 55.796%, 
                    tC2Q: 0.458 3.871%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path2						
Path Summary:
Slack             : 0.348
Data Arrival Time : 14.141
Data Required Time: 14.488
From              : counter_3_s1
To                : data_out_0_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  5.952    5.952                                     active clock edge time                 
  5.952    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335    2.383   tCL    FF   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  8.598    0.262   tNET   FF   1        R2C4[2][A]   initialize/PSRAM_com/counter_3_s1/CLK  
  9.056    0.458   tC2Q   FF   13       R2C4[2][A]   initialize/PSRAM_com/counter_3_s1/Q    
  10.380   1.324   tNET   FF   1        R5C5[3][B]   initialize/PSRAM_com/n658_s1/I0        
  11.479   1.099   tINS   FF   1        R5C5[3][B]   initialize/PSRAM_com/n658_s1/F         
  11.485   0.005   tNET   FF   1        R5C5[3][A]   initialize/PSRAM_com/n658_s0/I3        
  12.511   1.026   tINS   FR   16       R5C5[3][A]   initialize/PSRAM_com/n658_s0/F         
  14.141   1.630   tNET   RR   1        IOT16[A]     initialize/PSRAM_com/data_out_0_s1/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                       NODE                   
 ======== ======== ====== ==== ======== ========== ======================================== 
  11.905   11.905                                   active clock edge time                  
  11.905   0.000                                    clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   567      PLL_R      clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        IOT16[A]   initialize/PSRAM_com/data_out_0_s1/CLK  
  14.488   -0.043   tSu         1        IOT16[A]   initialize/PSRAM_com/data_out_0_s1      

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 5.952
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 2.125 38.338%, 
                    route: 2.959 53.393%, 
                    tC2Q: 0.458 8.269%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path3						
Path Summary:
Slack             : 0.348
Data Arrival Time : 14.141
Data Required Time: 14.488
From              : counter_3_s1
To                : data_out_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  5.952    5.952                                     active clock edge time                 
  5.952    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335    2.383   tCL    FF   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  8.598    0.262   tNET   FF   1        R2C4[2][A]   initialize/PSRAM_com/counter_3_s1/CLK  
  9.056    0.458   tC2Q   FF   13       R2C4[2][A]   initialize/PSRAM_com/counter_3_s1/Q    
  10.380   1.324   tNET   FF   1        R5C5[3][B]   initialize/PSRAM_com/n658_s1/I0        
  11.479   1.099   tINS   FF   1        R5C5[3][B]   initialize/PSRAM_com/n658_s1/F         
  11.485   0.005   tNET   FF   1        R5C5[3][A]   initialize/PSRAM_com/n658_s0/I3        
  12.511   1.026   tINS   FR   16       R5C5[3][A]   initialize/PSRAM_com/n658_s0/F         
  14.141   1.630   tNET   RR   1        IOT16[B]     initialize/PSRAM_com/data_out_1_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                       NODE                   
 ======== ======== ====== ==== ======== ========== ======================================== 
  11.905   11.905                                   active clock edge time                  
  11.905   0.000                                    clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   567      PLL_R      clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        IOT16[B]   initialize/PSRAM_com/data_out_1_s0/CLK  
  14.488   -0.043   tSu         1        IOT16[B]   initialize/PSRAM_com/data_out_1_s0      

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 5.952
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 2.125 38.338%, 
                    route: 2.959 53.393%, 
                    tC2Q: 0.458 8.269%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path4						
Path Summary:
Slack             : 0.788
Data Arrival Time : 13.344
Data Required Time: 14.132
From              : write_pointer_6_s1
To                : read_pointer_7_s10
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======= ====== ==== ======== ============ ======================================== 
  0.000    0.000                                     active clock edge time                  
  0.000    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383    2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.627    0.244   tNET   RR   1        R2C2[1][A]   PP_post_process/write_pointer_6_s1/CLK  
  3.085    0.458   tC2Q   RR   6        R2C2[1][A]   PP_post_process/write_pointer_6_s1/Q    
  3.511    0.426   tNET   RR   1        R2C2[3][A]   PP_post_process/read_pointer_7_s8/I2    
  4.572    1.061   tINS   RR   1        R2C2[3][A]   PP_post_process/read_pointer_7_s8/F     
  4.991    0.419   tNET   RR   1        R3C2[3][A]   PP_post_process/read_pointer_7_s6/I3    
  6.023    1.032   tINS   RF   3        R3C2[3][A]   PP_post_process/read_pointer_7_s6/F     
  7.174    1.150   tNET   FF   1        R8C2[3][A]   PP_post_process/read_pointer_7_s9/I0    
  8.273    1.099   tINS   FF   5        R8C2[3][A]   PP_post_process/read_pointer_7_s9/F     
  9.913    1.640   tNET   FF   1        R5C3[3][A]   PP_post_process/read_pointer_7_s11/I1   
  11.012   1.099   tINS   FF   8        R5C3[3][A]   PP_post_process/read_pointer_7_s11/F    
  12.312   1.300   tNET   FF   1        R8C2[1][A]   PP_post_process/n214_s5/I0              
  13.344   1.032   tINS   FF   1        R8C2[1][A]   PP_post_process/n214_s5/F               
  13.344   0.000   tNET   FF   1        R8C2[1][A]   PP_post_process/read_pointer_7_s10/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R8C2[1][A]   PP_post_process/read_pointer_7_s10/CLK  
  14.132   -0.400   tSu         1        R8C2[1][A]   PP_post_process/read_pointer_7_s10      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 5.323 49.670%, 
                    route: 4.935 46.053%, 
                    tC2Q: 0.458 4.277%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path5						
Path Summary:
Slack             : 0.398
Data Arrival Time : 14.090
Data Required Time: 14.488
From              : counter_3_s1
To                : data_out_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  5.952    5.952                                     active clock edge time                 
  5.952    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335    2.383   tCL    FF   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  8.598    0.262   tNET   FF   1        R2C4[2][A]   initialize/PSRAM_com/counter_3_s1/CLK  
  9.056    0.458   tC2Q   FF   13       R2C4[2][A]   initialize/PSRAM_com/counter_3_s1/Q    
  10.380   1.324   tNET   FF   1        R5C5[3][B]   initialize/PSRAM_com/n658_s1/I0        
  11.479   1.099   tINS   FF   1        R5C5[3][B]   initialize/PSRAM_com/n658_s1/F         
  11.485   0.005   tNET   FF   1        R5C5[3][A]   initialize/PSRAM_com/n658_s0/I3        
  12.511   1.026   tINS   FR   16       R5C5[3][A]   initialize/PSRAM_com/n658_s0/F         
  14.090   1.579   tNET   RR   1        IOT17[A]     initialize/PSRAM_com/data_out_2_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                       NODE                   
 ======== ======== ====== ==== ======== ========== ======================================== 
  11.905   11.905                                   active clock edge time                  
  11.905   0.000                                    clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   567      PLL_R      clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        IOT17[A]   initialize/PSRAM_com/data_out_2_s0/CLK  
  14.488   -0.043   tSu         1        IOT17[A]   initialize/PSRAM_com/data_out_2_s0      

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 5.952
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 2.125 38.691%, 
                    route: 2.909 52.964%, 
                    tC2Q: 0.458 8.345%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path6						
Path Summary:
Slack             : 0.432
Data Arrival Time : 14.057
Data Required Time: 14.488
From              : counter_3_s1
To                : data_out_3_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  5.952    5.952                                     active clock edge time                 
  5.952    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335    2.383   tCL    FF   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  8.598    0.262   tNET   FF   1        R2C4[2][A]   initialize/PSRAM_com/counter_3_s1/CLK  
  9.056    0.458   tC2Q   FF   13       R2C4[2][A]   initialize/PSRAM_com/counter_3_s1/Q    
  10.380   1.324   tNET   FF   1        R5C5[3][B]   initialize/PSRAM_com/n658_s1/I0        
  11.479   1.099   tINS   FF   1        R5C5[3][B]   initialize/PSRAM_com/n658_s1/F         
  11.485   0.005   tNET   FF   1        R5C5[3][A]   initialize/PSRAM_com/n658_s0/I3        
  12.511   1.026   tINS   FR   16       R5C5[3][A]   initialize/PSRAM_com/n658_s0/F         
  14.057   1.546   tNET   RR   1        IOT15[B]     initialize/PSRAM_com/data_out_3_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                       NODE                   
 ======== ======== ====== ==== ======== ========== ======================================== 
  11.905   11.905                                   active clock edge time                  
  11.905   0.000                                    clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   567      PLL_R      clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        IOT15[B]   initialize/PSRAM_com/data_out_3_s0/CLK  
  14.488   -0.043   tSu         1        IOT15[B]   initialize/PSRAM_com/data_out_3_s0      

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 5.952
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 2.125 38.927%, 
                    route: 2.876 52.678%, 
                    tC2Q: 0.458 8.396%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path7						
Path Summary:
Slack             : 1.059
Data Arrival Time : 13.073
Data Required Time: 14.132
From              : i_0_s0
To                : i_21_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R10C8[0][B]   i_0_s0/CLK                             
  3.085    0.458   tC2Q   RF   13       R10C8[0][B]   i_0_s0/Q                               
  5.062    1.977   tNET   FF   1        R3C11[3][A]   n805_s2/I3                             
  5.884    0.822   tINS   FF   11       R3C11[3][A]   n805_s2/F                              
  6.880    0.997   tNET   FF   1        R4C12[3][A]   n780_s2/I3                             
  7.506    0.626   tINS   FF   4        R4C12[3][A]   n780_s2/F                              
  7.523    0.016   tNET   FF   1        R4C12[3][B]   n777_s2/I3                             
  8.345    0.822   tINS   FF   4        R4C12[3][B]   n777_s2/F                              
  9.328    0.984   tNET   FF   1        R8C12[3][A]   n774_s2/I3                             
  10.150   0.822   tINS   FF   6        R8C12[3][A]   n774_s2/F                              
  10.965   0.814   tNET   FF   1        R9C11[3][A]   n767_s2/I1                             
  12.026   1.061   tINS   FR   2        R9C11[3][A]   n767_s2/F                              
  12.447   0.421   tNET   RR   1        R8C11[2][A]   n766_s1/I1                             
  13.073   0.626   tINS   RF   1        R8C11[2][A]   n766_s1/F                              
  13.073   0.000   tNET   FF   1        R8C11[2][A]   i_21_s0/D                              

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R8C11[2][A]   i_21_s0/CLK                            
  14.132   -0.400   tSu         1        R8C11[2][A]   i_21_s0                                

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 7
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.779 45.750%, 
                    route: 5.209 49.862%, 
                    tC2Q: 0.458 4.388%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path8						
Path Summary:
Slack             : 1.235
Data Arrival Time : 12.897
Data Required Time: 14.132
From              : i_0_s0
To                : i_20_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R10C8[0][B]   i_0_s0/CLK                             
  3.085    0.458   tC2Q   RF   13       R10C8[0][B]   i_0_s0/Q                               
  5.062    1.977   tNET   FF   1        R3C11[3][A]   n805_s2/I3                             
  5.884    0.822   tINS   FF   11       R3C11[3][A]   n805_s2/F                              
  6.880    0.997   tNET   FF   1        R4C12[3][A]   n780_s2/I3                             
  7.506    0.626   tINS   FF   4        R4C12[3][A]   n780_s2/F                              
  7.523    0.016   tNET   FF   1        R4C12[3][B]   n777_s2/I3                             
  8.345    0.822   tINS   FF   4        R4C12[3][B]   n777_s2/F                              
  9.328    0.984   tNET   FF   1        R8C12[3][A]   n774_s2/I3                             
  10.150   0.822   tINS   FF   6        R8C12[3][A]   n774_s2/F                              
  10.965   0.814   tNET   FF   1        R9C11[3][A]   n767_s2/I1                             
  12.064   1.099   tINS   FF   2        R9C11[3][A]   n767_s2/F                              
  12.075   0.011   tNET   FF   1        R9C11[0][B]   n767_s1/I1                             
  12.897   0.822   tINS   FF   1        R9C11[0][B]   n767_s1/F                              
  12.897   0.000   tNET   FF   1        R9C11[0][B]   i_20_s0/D                              

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R9C11[0][B]   i_20_s0/CLK                            
  14.132   -0.400   tSu         1        R9C11[0][B]   i_20_s0                                

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 7
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 5.013 48.812%, 
                    route: 4.799 46.725%, 
                    tC2Q: 0.458 4.463%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path9						
Path Summary:
Slack             : 1.272
Data Arrival Time : 12.860
Data Required Time: 14.132
From              : address_PP_3_s0
To                : address_PP_20_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R8C10[0][B]   address_PP_3_s0/CLK                    
  3.085    0.458   tC2Q   RF   5        R8C10[0][B]   address_PP_3_s0/Q                      
  4.071    0.986   tNET   FF   1        R4C10[0][B]   n1384_s11/I1                           
  5.170    1.099   tINS   FF   4        R4C10[0][B]   n1384_s11/F                            
  5.192    0.022   tNET   FF   1        R4C10[0][A]   n1370_s13/I3                           
  6.253    1.061   tINS   FR   4        R4C10[0][A]   n1370_s13/F                            
  6.677    0.425   tNET   RR   1        R4C11[3][A]   n1370_s11/I3                           
  7.303    0.626   tINS   RF   6        R4C11[3][A]   n1370_s11/F                            
  8.292    0.989   tNET   FF   1        R8C11[3][A]   n1360_s11/I2                           
  8.918    0.626   tINS   FF   4        R8C11[3][A]   n1360_s11/F                            
  10.723   1.805   tNET   FF   1        R3C9[2][B]    n1358_s10/I1                           
  11.822   1.099   tINS   FF   1        R3C9[2][B]    n1358_s10/F                            
  11.828   0.005   tNET   FF   1        R3C9[2][A]    n1358_s9/I2                            
  12.860   1.032   tINS   FF   1        R3C9[2][A]    n1358_s9/F                             
  12.860   0.000   tNET   FF   1        R3C9[2][A]    address_PP_20_s0/D                     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C9[2][A]   address_PP_20_s0/CLK                   
  14.132   -0.400   tSu         1        R3C9[2][A]   address_PP_20_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 7
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 5.543 54.169%, 
                    route: 4.232 41.352%, 
                    tC2Q: 0.458 4.479%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path10						
Path Summary:
Slack             : 1.290
Data Arrival Time : 12.841
Data Required Time: 14.132
From              : i_0_s0
To                : i_15_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======= ====== ==== ======== ============== ======================================= 
  0.000    0.000                                       active clock edge time                 
  0.000    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   567      PLL_R          clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R10C8[0][B]    i_0_s0/CLK                             
  3.085    0.458   tC2Q   RF   13       R10C8[0][B]    i_0_s0/Q                               
  5.062    1.977   tNET   FF   1        R3C11[3][A]    n805_s2/I3                             
  5.884    0.822   tINS   FF   11       R3C11[3][A]    n805_s2/F                              
  6.880    0.997   tNET   FF   1        R4C12[3][A]    n780_s2/I3                             
  7.506    0.626   tINS   FF   4        R4C12[3][A]    n780_s2/F                              
  7.523    0.016   tNET   FF   1        R4C12[3][B]    n777_s2/I3                             
  8.345    0.822   tINS   FF   4        R4C12[3][B]    n777_s2/F                              
  9.328    0.984   tNET   FF   1        R8C12[3][A]    n774_s2/I3                             
  10.150   0.822   tINS   FF   6        R8C12[3][A]    n774_s2/F                              
  10.976   0.826   tNET   FF   1        R10C13[3][B]   n772_s2/I2                             
  11.798   0.822   tINS   FF   2        R10C13[3][B]   n772_s2/F                              
  11.809   0.011   tNET   FF   1        R10C13[0][A]   n772_s1/I1                             
  12.841   1.032   tINS   FF   1        R10C13[0][A]   n772_s1/F                              
  12.841   0.000   tNET   FF   1        R10C13[0][A]   i_15_s0/D                              

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  11.905   11.905                                       active clock edge time                 
  11.905   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   567      PLL_R          clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R10C13[0][A]   i_15_s0/CLK                            
  14.132   -0.400   tSu         1        R10C13[0][A]   i_15_s0                                

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 7
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.946 48.422%, 
                    route: 4.810 47.091%, 
                    tC2Q: 0.458 4.487%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path11						
Path Summary:
Slack             : 1.290
Data Arrival Time : 12.841
Data Required Time: 14.132
From              : i_0_s0
To                : i_16_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======= ====== ==== ======== ============== ======================================= 
  0.000    0.000                                       active clock edge time                 
  0.000    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   567      PLL_R          clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R10C8[0][B]    i_0_s0/CLK                             
  3.085    0.458   tC2Q   RF   13       R10C8[0][B]    i_0_s0/Q                               
  5.062    1.977   tNET   FF   1        R3C11[3][A]    n805_s2/I3                             
  5.884    0.822   tINS   FF   11       R3C11[3][A]    n805_s2/F                              
  6.880    0.997   tNET   FF   1        R4C12[3][A]    n780_s2/I3                             
  7.506    0.626   tINS   FF   4        R4C12[3][A]    n780_s2/F                              
  7.523    0.016   tNET   FF   1        R4C12[3][B]    n777_s2/I3                             
  8.345    0.822   tINS   FF   4        R4C12[3][B]    n777_s2/F                              
  9.328    0.984   tNET   FF   1        R8C12[3][A]    n774_s2/I3                             
  10.150   0.822   tINS   FF   6        R8C12[3][A]    n774_s2/F                              
  10.976   0.826   tNET   FF   1        R10C13[3][B]   n772_s2/I2                             
  11.798   0.822   tINS   FF   2        R10C13[3][B]   n772_s2/F                              
  11.809   0.011   tNET   FF   1        R10C13[0][B]   n771_s1/I1                             
  12.841   1.032   tINS   FF   1        R10C13[0][B]   n771_s1/F                              
  12.841   0.000   tNET   FF   1        R10C13[0][B]   i_16_s0/D                              

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  11.905   11.905                                       active clock edge time                 
  11.905   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   567      PLL_R          clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R10C13[0][B]   i_16_s0/CLK                            
  14.132   -0.400   tSu         1        R10C13[0][B]   i_16_s0                                

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 7
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.946 48.422%, 
                    route: 4.810 47.091%, 
                    tC2Q: 0.458 4.487%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path12						
Path Summary:
Slack             : 1.366
Data Arrival Time : 12.766
Data Required Time: 14.132
From              : process_0_s0
To                : address_PP_22_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R5C9[2][A]    process_0_s0/CLK                       
  3.085    0.458   tC2Q   RF   38       R5C9[2][A]    process_0_s0/Q                         
  4.248    1.162   tNET   FF   1        R10C9[1][B]   n1061_s6/I0                            
  5.347    1.099   tINS   FF   129      R10C9[1][B]   n1061_s6/F                             
  6.679    1.333   tNET   FF   1        R2C8[1][A]    n1356_s10/I0                           
  7.778    1.099   tINS   FF   22       R2C8[1][A]    n1356_s10/F                            
  9.623    1.845   tNET   FF   1        R5C11[3][A]   n1354_s14/I3                           
  10.655   1.032   tINS   FF   1        R5C11[3][A]   n1354_s14/F                            
  11.944   1.289   tNET   FF   1        R7C8[1][A]    n1354_s10/I0                           
  12.766   0.822   tINS   FF   1        R7C8[1][A]    n1354_s10/F                            
  12.766   0.000   tNET   FF   1        R7C8[1][A]    address_PP_22_s0/D                     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R7C8[1][A]   address_PP_22_s0/CLK                   
  14.132   -0.400   tSu         1        R7C8[1][A]   address_PP_22_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.052 39.964%, 
                    route: 5.629 55.515%, 
                    tC2Q: 0.458 4.520%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path13						
Path Summary:
Slack             : 1.502
Data Arrival Time : 12.629
Data Required Time: 14.132
From              : i_0_s0
To                : i_18_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R10C8[0][B]   i_0_s0/CLK                             
  3.085    0.458   tC2Q   RF   13       R10C8[0][B]   i_0_s0/Q                               
  5.062    1.977   tNET   FF   1        R3C11[3][A]   n805_s2/I3                             
  5.884    0.822   tINS   FF   11       R3C11[3][A]   n805_s2/F                              
  6.880    0.997   tNET   FF   1        R4C12[3][A]   n780_s2/I3                             
  7.506    0.626   tINS   FF   4        R4C12[3][A]   n780_s2/F                              
  7.523    0.016   tNET   FF   1        R4C12[3][B]   n777_s2/I3                             
  8.345    0.822   tINS   FF   4        R4C12[3][B]   n777_s2/F                              
  9.328    0.984   tNET   FF   1        R8C12[3][A]   n774_s2/I3                             
  10.150   0.822   tINS   FF   6        R8C12[3][A]   n774_s2/F                              
  10.960   0.810   tNET   FF   1        R9C11[3][B]   n770_s2/I0                             
  11.586   0.626   tINS   FF   2        R9C11[3][B]   n770_s2/F                              
  11.597   0.011   tNET   FF   1        R9C11[0][A]   n769_s1/I1                             
  12.629   1.032   tINS   FF   1        R9C11[0][A]   n769_s1/F                              
  12.629   0.000   tNET   FF   1        R9C11[0][A]   i_18_s0/D                              

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R9C11[0][A]   i_18_s0/CLK                            
  14.132   -0.400   tSu         1        R9C11[0][A]   i_18_s0                                

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 7
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.750 47.488%, 
                    route: 4.794 47.929%, 
                    tC2Q: 0.458 4.582%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path14						
Path Summary:
Slack             : 1.502
Data Arrival Time : 12.629
Data Required Time: 14.132
From              : i_0_s0
To                : i_19_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R10C8[0][B]   i_0_s0/CLK                             
  3.085    0.458   tC2Q   RF   13       R10C8[0][B]   i_0_s0/Q                               
  5.062    1.977   tNET   FF   1        R3C11[3][A]   n805_s2/I3                             
  5.884    0.822   tINS   FF   11       R3C11[3][A]   n805_s2/F                              
  6.880    0.997   tNET   FF   1        R4C12[3][A]   n780_s2/I3                             
  7.506    0.626   tINS   FF   4        R4C12[3][A]   n780_s2/F                              
  7.523    0.016   tNET   FF   1        R4C12[3][B]   n777_s2/I3                             
  8.345    0.822   tINS   FF   4        R4C12[3][B]   n777_s2/F                              
  9.328    0.984   tNET   FF   1        R8C12[3][A]   n774_s2/I3                             
  10.150   0.822   tINS   FF   6        R8C12[3][A]   n774_s2/F                              
  10.960   0.810   tNET   FF   1        R9C11[3][B]   n770_s2/I0                             
  11.586   0.626   tINS   FF   2        R9C11[3][B]   n770_s2/F                              
  11.597   0.011   tNET   FF   1        R9C11[1][B]   n768_s1/I0                             
  12.629   1.032   tINS   FF   1        R9C11[1][B]   n768_s1/F                              
  12.629   0.000   tNET   FF   1        R9C11[1][B]   i_19_s0/D                              

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R9C11[1][B]   i_19_s0/CLK                            
  14.132   -0.400   tSu         1        R9C11[1][B]   i_19_s0                                

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 7
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.750 47.488%, 
                    route: 4.794 47.929%, 
                    tC2Q: 0.458 4.582%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path15						
Path Summary:
Slack             : 1.661
Data Arrival Time : 18.441
Data Required Time: 20.103
From              : counter_0_s3
To                : n428_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  5.952    5.952                                     active clock edge time                 
  5.952    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335    2.383   tCL    FF   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  8.598    0.262   tNET   FF   1        R2C3[1][A]   initialize/PSRAM_com/counter_0_s3/CLK  
  9.056    0.458   tC2Q   FF   31       R2C3[1][A]   initialize/PSRAM_com/counter_0_s3/Q    
  10.608   1.551   tNET   FF   1        R5C4[3][B]   initialize/PSRAM_com/n236_s19/I2       
  11.234   0.626   tINS   FF   1        R5C4[3][B]   initialize/PSRAM_com/n236_s19/F        
  11.234   0.000   tNET   FF   1        R5C4[3][A]   initialize/PSRAM_com/n236_s14/I1       
  11.383   0.149   tINS   FF   1        R5C4[3][A]   initialize/PSRAM_com/n236_s14/O        
  11.383   0.000   tNET   FF   1        R5C4[2][B]   initialize/PSRAM_com/n236_s13/I0       
  11.546   0.163   tINS   FF   2        R5C4[2][B]   initialize/PSRAM_com/n236_s13/O        
  12.371   0.825   tNET   FF   1        R3C5[3][A]   initialize/PSRAM_com/n541_s7/I1        
  12.996   0.625   tINS   FR   1        R3C5[3][A]   initialize/PSRAM_com/n541_s7/F         
  13.415   0.419   tNET   RR   1        R3C6[2][B]   initialize/PSRAM_com/n541_s5/I0        
  14.447   1.032   tINS   RF   1        R3C6[2][B]   initialize/PSRAM_com/n541_s5/F         
  14.452   0.005   tNET   FF   1        R3C6[0][B]   initialize/PSRAM_com/n541_s3/I0        
  15.478   1.026   tINS   FR   1        R3C6[0][B]   initialize/PSRAM_com/n541_s3/F         
  15.897   0.419   tNET   RR   1        R3C5[0][B]   initialize/PSRAM_com/n541_s1/I2        
  16.923   1.026   tINS   RR   1        R3C5[0][B]   initialize/PSRAM_com/n541_s1/F         
  17.342   0.419   tNET   RR   1        R2C5[1][B]   initialize/PSRAM_com/n541_s0/I0        
  18.441   1.099   tINS   RF   1        R2C5[1][B]   initialize/PSRAM_com/n541_s0/F         
  18.441   0.000   tNET   FF   1        R2C5[1][B]   initialize/PSRAM_com/n428_s0/D         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  17.857   17.857                                     active clock edge time                 
  17.857   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  20.240   2.383    tCL    FF   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  20.503   0.262    tNET   FF   1        R2C5[1][B]   initialize/PSRAM_com/n428_s0/CLK       
  20.103   -0.400   tSu         1        R2C5[1][B]   initialize/PSRAM_com/n428_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 7
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 5.746 58.375%, 
                    route: 3.639 36.969%, 
                    tC2Q: 0.458 4.656%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path16						
Path Summary:
Slack             : 1.913
Data Arrival Time : 12.218
Data Required Time: 14.132
From              : write_pointer_6_s1
To                : read_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======= ====== ==== ======== ============ ======================================== 
  0.000    0.000                                     active clock edge time                  
  0.000    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383    2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.627    0.244   tNET   RR   1        R2C2[1][A]   PP_post_process/write_pointer_6_s1/CLK  
  3.085    0.458   tC2Q   RR   6        R2C2[1][A]   PP_post_process/write_pointer_6_s1/Q    
  3.511    0.426   tNET   RR   1        R2C2[3][A]   PP_post_process/read_pointer_7_s8/I2    
  4.572    1.061   tINS   RR   1        R2C2[3][A]   PP_post_process/read_pointer_7_s8/F     
  4.991    0.419   tNET   RR   1        R3C2[3][A]   PP_post_process/read_pointer_7_s6/I3    
  6.023    1.032   tINS   RF   3        R3C2[3][A]   PP_post_process/read_pointer_7_s6/F     
  7.174    1.150   tNET   FF   1        R8C2[3][A]   PP_post_process/read_pointer_7_s9/I0    
  8.273    1.099   tINS   FF   5        R8C2[3][A]   PP_post_process/read_pointer_7_s9/F     
  9.913    1.640   tNET   FF   1        R5C3[3][A]   PP_post_process/read_pointer_7_s11/I1   
  10.974   1.061   tINS   FR   8        R5C3[3][A]   PP_post_process/read_pointer_7_s11/F    
  11.396   0.423   tNET   RR   1        R5C2[0][A]   PP_post_process/n221_s6/I0              
  12.218   0.822   tINS   RF   1        R5C2[0][A]   PP_post_process/n221_s6/F               
  12.218   0.000   tNET   FF   1        R5C2[0][A]   PP_post_process/read_pointer_0_s7/D     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R5C2[0][A]   PP_post_process/read_pointer_0_s7/CLK  
  14.132   -0.400   tSu         1        R5C2[0][A]   PP_post_process/read_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 5.075 52.911%, 
                    route: 4.058 42.311%, 
                    tC2Q: 0.458 4.778%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path17						
Path Summary:
Slack             : 1.970
Data Arrival Time : 12.162
Data Required Time: 14.132
From              : address_PP_3_s0
To                : address_PP_21_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R8C10[0][B]   address_PP_3_s0/CLK                    
  3.085    0.458   tC2Q   RF   5        R8C10[0][B]   address_PP_3_s0/Q                      
  4.071    0.986   tNET   FF   1        R4C10[0][B]   n1384_s11/I1                           
  5.170    1.099   tINS   FF   4        R4C10[0][B]   n1384_s11/F                            
  5.192    0.022   tNET   FF   1        R4C10[0][A]   n1370_s13/I3                           
  6.253    1.061   tINS   FR   4        R4C10[0][A]   n1370_s13/F                            
  6.677    0.425   tNET   RR   1        R4C11[3][A]   n1370_s11/I3                           
  7.303    0.626   tINS   RF   6        R4C11[3][A]   n1370_s11/F                            
  8.292    0.989   tNET   FF   1        R8C11[3][A]   n1360_s11/I2                           
  8.918    0.626   tINS   FF   4        R8C11[3][A]   n1360_s11/F                            
  10.708   1.790   tNET   FF   1        R5C8[0][A]    n1356_s11/I2                           
  11.530   0.822   tINS   FF   1        R5C8[0][A]    n1356_s11/F                            
  11.536   0.005   tNET   FF   1        R5C8[0][B]    n1356_s9/I2                            
  12.162   0.626   tINS   FF   1        R5C8[0][B]    n1356_s9/F                             
  12.162   0.000   tNET   FF   1        R5C8[0][B]    address_PP_21_s0/D                     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R5C8[0][B]   address_PP_21_s0/CLK                   
  14.132   -0.400   tSu         1        R5C8[0][B]   address_PP_21_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 7
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.860 50.970%, 
                    route: 4.217 44.223%, 
                    tC2Q: 0.458 4.807%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path18						
Path Summary:
Slack             : 2.106
Data Arrival Time : 12.382
Data Required Time: 14.488
From              : write_pointer_6_s1
To                : write_pointer_7_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======= ====== ==== ======== ============ ======================================== 
  0.000    0.000                                     active clock edge time                  
  0.000    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383    2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.627    0.244   tNET   RR   1        R2C2[1][A]   PP_post_process/write_pointer_6_s1/CLK  
  3.085    0.458   tC2Q   RR   6        R2C2[1][A]   PP_post_process/write_pointer_6_s1/Q    
  3.511    0.426   tNET   RR   1        R2C2[3][A]   PP_post_process/read_pointer_7_s8/I2    
  4.572    1.061   tINS   RR   1        R2C2[3][A]   PP_post_process/read_pointer_7_s8/F     
  4.991    0.419   tNET   RR   1        R3C2[3][A]   PP_post_process/read_pointer_7_s6/I3    
  6.023    1.032   tINS   RF   3        R3C2[3][A]   PP_post_process/read_pointer_7_s6/F     
  7.174    1.150   tNET   FF   1        R8C2[3][A]   PP_post_process/read_pointer_7_s9/I0    
  8.273    1.099   tINS   FF   5        R8C2[3][A]   PP_post_process/read_pointer_7_s9/F     
  9.098    0.825   tNET   FF   1        R5C2[0][B]   PP_post_process/n259_s7/I1              
  9.724    0.626   tINS   FF   2        R5C2[0][B]   PP_post_process/n259_s7/F               
  10.218   0.495   tNET   FF   1        R3C2[2][B]   PP_post_process/write_pointer_6_s9/I0   
  11.244   1.026   tINS   FR   7        R3C2[2][B]   PP_post_process/write_pointer_6_s9/F    
  12.382   1.137   tNET   RR   1        R2C2[2][B]   PP_post_process/write_pointer_7_s1/CE   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C2[2][B]   PP_post_process/write_pointer_7_s1/CLK  
  14.488   -0.043   tSu         1        R2C2[2][B]   PP_post_process/write_pointer_7_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.844 49.656%, 
                    route: 4.453 45.646%, 
                    tC2Q: 0.458 4.698%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path19						
Path Summary:
Slack             : 2.106
Data Arrival Time : 12.382
Data Required Time: 14.488
From              : write_pointer_6_s1
To                : write_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======= ====== ==== ======== ============ ======================================== 
  0.000    0.000                                     active clock edge time                  
  0.000    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383    2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.627    0.244   tNET   RR   1        R2C2[1][A]   PP_post_process/write_pointer_6_s1/CLK  
  3.085    0.458   tC2Q   RR   6        R2C2[1][A]   PP_post_process/write_pointer_6_s1/Q    
  3.511    0.426   tNET   RR   1        R2C2[3][A]   PP_post_process/read_pointer_7_s8/I2    
  4.572    1.061   tINS   RR   1        R2C2[3][A]   PP_post_process/read_pointer_7_s8/F     
  4.991    0.419   tNET   RR   1        R3C2[3][A]   PP_post_process/read_pointer_7_s6/I3    
  6.023    1.032   tINS   RF   3        R3C2[3][A]   PP_post_process/read_pointer_7_s6/F     
  7.174    1.150   tNET   FF   1        R8C2[3][A]   PP_post_process/read_pointer_7_s9/I0    
  8.273    1.099   tINS   FF   5        R8C2[3][A]   PP_post_process/read_pointer_7_s9/F     
  9.098    0.825   tNET   FF   1        R5C2[0][B]   PP_post_process/n259_s7/I1              
  9.724    0.626   tINS   FF   2        R5C2[0][B]   PP_post_process/n259_s7/F               
  10.218   0.495   tNET   FF   1        R3C2[2][B]   PP_post_process/write_pointer_6_s9/I0   
  11.244   1.026   tINS   FR   7        R3C2[2][B]   PP_post_process/write_pointer_6_s9/F    
  12.382   1.137   tNET   RR   1        R2C2[2][A]   PP_post_process/write_pointer_1_s1/CE   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C2[2][A]   PP_post_process/write_pointer_1_s1/CLK  
  14.488   -0.043   tSu         1        R2C2[2][A]   PP_post_process/write_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.844 49.656%, 
                    route: 4.453 45.646%, 
                    tC2Q: 0.458 4.698%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path20						
Path Summary:
Slack             : 2.106
Data Arrival Time : 12.382
Data Required Time: 14.488
From              : write_pointer_6_s1
To                : write_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======= ====== ==== ======== ============ ======================================== 
  0.000    0.000                                     active clock edge time                  
  0.000    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383    2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.627    0.244   tNET   RR   1        R2C2[1][A]   PP_post_process/write_pointer_6_s1/CLK  
  3.085    0.458   tC2Q   RR   6        R2C2[1][A]   PP_post_process/write_pointer_6_s1/Q    
  3.511    0.426   tNET   RR   1        R2C2[3][A]   PP_post_process/read_pointer_7_s8/I2    
  4.572    1.061   tINS   RR   1        R2C2[3][A]   PP_post_process/read_pointer_7_s8/F     
  4.991    0.419   tNET   RR   1        R3C2[3][A]   PP_post_process/read_pointer_7_s6/I3    
  6.023    1.032   tINS   RF   3        R3C2[3][A]   PP_post_process/read_pointer_7_s6/F     
  7.174    1.150   tNET   FF   1        R8C2[3][A]   PP_post_process/read_pointer_7_s9/I0    
  8.273    1.099   tINS   FF   5        R8C2[3][A]   PP_post_process/read_pointer_7_s9/F     
  9.098    0.825   tNET   FF   1        R5C2[0][B]   PP_post_process/n259_s7/I1              
  9.724    0.626   tINS   FF   2        R5C2[0][B]   PP_post_process/n259_s7/F               
  10.218   0.495   tNET   FF   1        R3C2[2][B]   PP_post_process/write_pointer_6_s9/I0   
  11.244   1.026   tINS   FR   7        R3C2[2][B]   PP_post_process/write_pointer_6_s9/F    
  12.382   1.137   tNET   RR   1        R2C2[1][B]   PP_post_process/write_pointer_4_s1/CE   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C2[1][B]   PP_post_process/write_pointer_4_s1/CLK  
  14.488   -0.043   tSu         1        R2C2[1][B]   PP_post_process/write_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.844 49.656%, 
                    route: 4.453 45.646%, 
                    tC2Q: 0.458 4.698%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path21						
Path Summary:
Slack             : 2.106
Data Arrival Time : 12.382
Data Required Time: 14.488
From              : write_pointer_6_s1
To                : write_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======= ====== ==== ======== ============ ======================================== 
  0.000    0.000                                     active clock edge time                  
  0.000    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383    2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.627    0.244   tNET   RR   1        R2C2[1][A]   PP_post_process/write_pointer_6_s1/CLK  
  3.085    0.458   tC2Q   RR   6        R2C2[1][A]   PP_post_process/write_pointer_6_s1/Q    
  3.511    0.426   tNET   RR   1        R2C2[3][A]   PP_post_process/read_pointer_7_s8/I2    
  4.572    1.061   tINS   RR   1        R2C2[3][A]   PP_post_process/read_pointer_7_s8/F     
  4.991    0.419   tNET   RR   1        R3C2[3][A]   PP_post_process/read_pointer_7_s6/I3    
  6.023    1.032   tINS   RF   3        R3C2[3][A]   PP_post_process/read_pointer_7_s6/F     
  7.174    1.150   tNET   FF   1        R8C2[3][A]   PP_post_process/read_pointer_7_s9/I0    
  8.273    1.099   tINS   FF   5        R8C2[3][A]   PP_post_process/read_pointer_7_s9/F     
  9.098    0.825   tNET   FF   1        R5C2[0][B]   PP_post_process/n259_s7/I1              
  9.724    0.626   tINS   FF   2        R5C2[0][B]   PP_post_process/n259_s7/F               
  10.218   0.495   tNET   FF   1        R3C2[2][B]   PP_post_process/write_pointer_6_s9/I0   
  11.244   1.026   tINS   FR   7        R3C2[2][B]   PP_post_process/write_pointer_6_s9/F    
  12.382   1.137   tNET   RR   1        R2C2[0][A]   PP_post_process/write_pointer_5_s1/CE   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C2[0][A]   PP_post_process/write_pointer_5_s1/CLK  
  14.488   -0.043   tSu         1        R2C2[0][A]   PP_post_process/write_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.844 49.656%, 
                    route: 4.453 45.646%, 
                    tC2Q: 0.458 4.698%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path22						
Path Summary:
Slack             : 2.106
Data Arrival Time : 12.382
Data Required Time: 14.488
From              : write_pointer_6_s1
To                : write_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======= ====== ==== ======== ============ ======================================== 
  0.000    0.000                                     active clock edge time                  
  0.000    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383    2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.627    0.244   tNET   RR   1        R2C2[1][A]   PP_post_process/write_pointer_6_s1/CLK  
  3.085    0.458   tC2Q   RR   6        R2C2[1][A]   PP_post_process/write_pointer_6_s1/Q    
  3.511    0.426   tNET   RR   1        R2C2[3][A]   PP_post_process/read_pointer_7_s8/I2    
  4.572    1.061   tINS   RR   1        R2C2[3][A]   PP_post_process/read_pointer_7_s8/F     
  4.991    0.419   tNET   RR   1        R3C2[3][A]   PP_post_process/read_pointer_7_s6/I3    
  6.023    1.032   tINS   RF   3        R3C2[3][A]   PP_post_process/read_pointer_7_s6/F     
  7.174    1.150   tNET   FF   1        R8C2[3][A]   PP_post_process/read_pointer_7_s9/I0    
  8.273    1.099   tINS   FF   5        R8C2[3][A]   PP_post_process/read_pointer_7_s9/F     
  9.098    0.825   tNET   FF   1        R5C2[0][B]   PP_post_process/n259_s7/I1              
  9.724    0.626   tINS   FF   2        R5C2[0][B]   PP_post_process/n259_s7/F               
  10.218   0.495   tNET   FF   1        R3C2[2][B]   PP_post_process/write_pointer_6_s9/I0   
  11.244   1.026   tINS   FR   7        R3C2[2][B]   PP_post_process/write_pointer_6_s9/F    
  12.382   1.137   tNET   RR   1        R2C2[1][A]   PP_post_process/write_pointer_6_s1/CE   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C2[1][A]   PP_post_process/write_pointer_6_s1/CLK  
  14.488   -0.043   tSu         1        R2C2[1][A]   PP_post_process/write_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.844 49.656%, 
                    route: 4.453 45.646%, 
                    tC2Q: 0.458 4.698%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path23						
Path Summary:
Slack             : 2.135
Data Arrival Time : 11.997
Data Required Time: 14.132
From              : i_0_s0
To                : i_17_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R10C8[0][B]   i_0_s0/CLK                             
  3.085    0.458   tC2Q   RF   13       R10C8[0][B]   i_0_s0/Q                               
  5.062    1.977   tNET   FF   1        R3C11[3][A]   n805_s2/I3                             
  5.884    0.822   tINS   FF   11       R3C11[3][A]   n805_s2/F                              
  6.880    0.997   tNET   FF   1        R4C12[3][A]   n780_s2/I3                             
  7.506    0.626   tINS   FF   4        R4C12[3][A]   n780_s2/F                              
  7.523    0.016   tNET   FF   1        R4C12[3][B]   n777_s2/I3                             
  8.345    0.822   tINS   FF   4        R4C12[3][B]   n777_s2/F                              
  9.328    0.984   tNET   FF   1        R8C12[3][A]   n774_s2/I3                             
  10.150   0.822   tINS   FF   6        R8C12[3][A]   n774_s2/F                              
  10.965   0.814   tNET   FF   1        R9C11[1][A]   n770_s4/I1                             
  11.997   1.032   tINS   FF   1        R9C11[1][A]   n770_s4/F                              
  11.997   0.000   tNET   FF   1        R9C11[1][A]   i_17_s0/D                              

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R9C11[1][A]   i_17_s0/CLK                            
  14.132   -0.400   tSu         1        R9C11[1][A]   i_17_s0                                

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.124 44.013%, 
                    route: 4.788 51.096%, 
                    tC2Q: 0.458 4.891%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path24						
Path Summary:
Slack             : 2.273
Data Arrival Time : 11.859
Data Required Time: 14.132
From              : buffer_a_buffer_a_0_0_s
To                : read_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                       
 ======== ======= ====== ==== ======== ============= =============================================== 
  0.000    0.000                                      active clock edge time                         
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk          
  2.383    2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                          
  2.627    0.244   tNET   RR   16       BSRAM_R6[1]   PP_post_process/buffer_a_buffer_a_0_0_s/CLKB   
  6.087    3.460   tC2Q   RF   1        BSRAM_R6[1]   PP_post_process/buffer_a_buffer_a_0_0_s/DO[2]  
  6.890    0.803   tNET   FF   1        R5C4[0][B]    PP_post_process/n141_s0/I0                     
  7.989    1.099   tINS   FF   2        R5C4[0][B]    PP_post_process/n141_s0/F                      
  8.799    0.810   tNET   FF   1        R4C3[2][A]    n1102_s13/I1                                   
  9.898    1.099   tINS   FF   1        R4C3[2][A]    n1102_s13/F                                    
  11.037   1.139   tNET   FF   1        R4C7[0][A]    n1102_s12/I2                                   
  11.859   0.822   tINS   FF   1        R4C7[0][A]    n1102_s12/F                                    
  11.859   0.000   tNET   FF   1        R4C7[0][A]    read_2_s0/D                                    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R4C7[0][A]   read_2_s0/CLK                          
  14.132   -0.400   tSu         1        R4C7[0][A]   read_2_s0                              

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.020 32.712%, 
                    route: 2.752 29.809%, 
                    tC2Q: 3.460 37.479%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path25						
Path Summary:
Slack             : 2.328
Data Arrival Time : 11.803
Data Required Time: 14.132
From              : buffer_a_buffer_a_0_0_s
To                : read_13_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                       
 ======== ======= ====== ==== ======== ============= ================================================ 
  0.000    0.000                                      active clock edge time                          
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk           
  2.383    2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                           
  2.627    0.244   tNET   RR   16       BSRAM_R6[1]   PP_post_process/buffer_a_buffer_a_0_0_s/CLKB    
  6.087    3.460   tC2Q   RF   1        BSRAM_R6[1]   PP_post_process/buffer_a_buffer_a_0_0_s/DO[13]  
  7.539    1.452   tNET   FF   1        R7C2[2][B]    PP_post_process/n130_s0/I0                      
  8.361    0.822   tINS   FF   2        R7C2[2][B]    PP_post_process/n130_s0/F                       
  8.372    0.011   tNET   FF   1        R7C2[0][A]    n1080_s13/I1                                    
  9.404    1.032   tINS   FF   1        R7C2[0][A]    n1080_s13/F                                     
  11.177   1.773   tNET   FF   1        R7C5[0][A]    n1080_s12/I2                                    
  11.803   0.626   tINS   FF   1        R7C5[0][A]    n1080_s12/F                                     
  11.803   0.000   tNET   FF   1        R7C5[0][A]    read_13_s0/D                                    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R7C5[0][A]   read_13_s0/CLK                         
  14.132   -0.400   tSu         1        R7C5[0][A]   read_13_s0                             

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.480 27.026%, 
                    route: 3.237 35.269%, 
                    tC2Q: 3.460 37.705%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

3.3.2 Hold Analysis Report
Report Command:report_timing -hold -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.485
Data Arrival Time : 3.139
Data Required Time: 2.653
From              : data_out_15_s0
To                : buffer_b_buffer_b_0_0_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                       
 ======= ======= ====== ==== ======== ============= ================================================ 
  0.000   0.000                                      active clock edge time                          
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk           
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                           
  2.567   0.185   tNET   RR   1        R5C3[2][B]    initialize/PSRAM_com/data_out_15_s0/CLK         
  2.901   0.333   tC2Q   RF   3        R5C3[2][B]    initialize/PSRAM_com/data_out_15_s0/Q           
  3.139   0.238   tNET   FF   1        BSRAM_R6[0]   PP_post_process/buffer_b_buffer_b_0_0_s/DI[15]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======= ======= ====== ==== ======== ============= ============================================== 
  0.000   0.000                                      active clock edge time                        
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk         
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                         
  2.567   0.185   tNET   RR   1        BSRAM_R6[0]   PP_post_process/buffer_b_buffer_b_0_0_s/CLKA  
  2.653   0.086   tHld        1        BSRAM_R6[0]   PP_post_process/buffer_b_buffer_b_0_0_s       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.627%, 
                    tC2Q: 0.333 58.373%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path2						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : resync_3_s0
To                : button_once_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                        
 ======= ======= ====== ==== ======== ============= ================================================== 
  0.000   0.000                                      active clock edge time                            
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk             
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                             
  2.567   0.185   tNET   RR   1        R2C10[0][B]   debuttonA/sync_button_debounced/resync_3_s0/CLK   
  2.901   0.333   tC2Q   RR   1        R2C10[0][B]   debuttonA/sync_button_debounced/resync_3_s0/Q     
  3.137   0.236   tNET   RR   1        R2C10[1][A]   debuttonA/sync_button_debounced/button_once_s0/D  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============= ==================================================== 
  0.000   0.000                                      active clock edge time                              
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk               
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                               
  2.567   0.185   tNET   RR   1        R2C10[1][A]   debuttonA/sync_button_debounced/button_once_s0/CLK  
  2.567   0.000   tHld        1        R2C10[1][A]   debuttonA/sync_button_debounced/button_once_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path3						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : resync_0_s0
To                : resync_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                        
 ======= ======= ====== ==== ======== ============= ================================================= 
  0.000   0.000                                      active clock edge time                           
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk            
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                            
  2.567   0.185   tNET   RR   1        R2C11[1][A]   debuttonA/sync_button_debounced/resync_0_s0/CLK  
  2.901   0.333   tC2Q   RR   1        R2C11[1][A]   debuttonA/sync_button_debounced/resync_0_s0/Q    
  3.137   0.236   tNET   RR   1        R2C11[0][B]   debuttonA/sync_button_debounced/resync_1_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                        
 ======= ======= ====== ==== ======== ============= ================================================= 
  0.000   0.000                                      active clock edge time                           
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk            
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                            
  2.567   0.185   tNET   RR   1        R2C11[0][B]   debuttonA/sync_button_debounced/resync_1_s0/CLK  
  2.567   0.000   tHld        1        R2C11[0][B]   debuttonA/sync_button_debounced/resync_1_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path4						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : resync_1_s0
To                : resync_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                        
 ======= ======= ====== ==== ======== ============= ================================================= 
  0.000   0.000                                      active clock edge time                           
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk            
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                            
  2.567   0.185   tNET   RR   1        R2C11[0][B]   debuttonA/sync_button_debounced/resync_1_s0/CLK  
  2.901   0.333   tC2Q   RR   1        R2C11[0][B]   debuttonA/sync_button_debounced/resync_1_s0/Q    
  3.137   0.236   tNET   RR   1        R2C11[0][A]   debuttonA/sync_button_debounced/resync_2_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                        
 ======= ======= ====== ==== ======== ============= ================================================= 
  0.000   0.000                                      active clock edge time                           
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk            
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                            
  2.567   0.185   tNET   RR   1        R2C11[0][A]   debuttonA/sync_button_debounced/resync_2_s0/CLK  
  2.567   0.000   tHld        1        R2C11[0][A]   debuttonA/sync_button_debounced/resync_2_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path5						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : buffer[6]_2_s0
To                : samples_before_10_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C17[1][B]   UART1/buffer[6]_2_s0/CLK               
  2.901   0.333   tC2Q   RR   1        R5C17[1][B]   UART1/buffer[6]_2_s0/Q                 
  3.137   0.236   tNET   RR   1        R5C17[2][B]   UART1/samples_before_10_s0/D           

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C17[2][B]   UART1/samples_before_10_s0/CLK         
  2.567   0.000   tHld        1        R5C17[2][B]   UART1/samples_before_10_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path6						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : buffer[4]_0_s0
To                : samples_after_0_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C15[1][A]   UART1/buffer[4]_0_s0/CLK               
  2.901   0.333   tC2Q   RR   1        R4C15[1][A]   UART1/buffer[4]_0_s0/Q                 
  3.137   0.236   tNET   RR   1        R4C15[0][B]   UART1/samples_after_0_s0/D             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C15[0][B]   UART1/samples_after_0_s0/CLK           
  2.567   0.000   tHld        1        R4C15[0][B]   UART1/samples_after_0_s0               

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path7						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : buffer[4]_1_s0
To                : samples_after_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C15[1][B]   UART1/buffer[4]_1_s0/CLK               
  2.901   0.333   tC2Q   RR   1        R4C15[1][B]   UART1/buffer[4]_1_s0/Q                 
  3.137   0.236   tNET   RR   1        R4C15[2][A]   UART1/samples_after_1_s0/D             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C15[2][A]   UART1/samples_after_1_s0/CLK           
  2.567   0.000   tHld        1        R4C15[2][A]   UART1/samples_after_1_s0               

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path8						
Path Summary:
Slack             : 0.571
Data Arrival Time : 3.138
Data Required Time: 2.567
From              : shift_5_s0
To                : shift_6_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C12[1][A]   debuttonA/deb_button/shift_5_s0/CLK    
  2.901   0.333   tC2Q   RR   3        R2C12[1][A]   debuttonA/deb_button/shift_5_s0/Q      
  3.138   0.238   tNET   RR   1        R2C12[0][B]   debuttonA/deb_button/shift_6_s0/D      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C12[0][B]   debuttonA/deb_button/shift_6_s0/CLK    
  2.567   0.000   tHld        1        R2C12[0][B]   debuttonA/deb_button/shift_6_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path9						
Path Summary:
Slack             : 0.572
Data Arrival Time : 3.140
Data Required Time: 2.567
From              : data_out_9_s0
To                : data_out_13_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R5C5[0][B]   initialize/PSRAM_com/data_out_9_s0/CLK  
  2.901   0.333   tC2Q   RR   4        R5C5[0][B]   initialize/PSRAM_com/data_out_9_s0/Q    
  3.140   0.239   tNET   RR   1        R5C5[0][A]   initialize/PSRAM_com/data_out_13_s0/D   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R5C5[0][A]   initialize/PSRAM_com/data_out_13_s0/CLK  
  2.567   0.000   tHld        1        R5C5[0][A]   initialize/PSRAM_com/data_out_13_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.239 41.734%, 
                    tC2Q: 0.333 58.266%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path10						
Path Summary:
Slack             : 0.577
Data Arrival Time : 3.144
Data Required Time: 2.567
From              : dataIn_5_s0
To                : dataIn_4_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C16[1][B]   UART1/dataIn_5_s0/CLK                  
  2.901   0.333   tC2Q   RR   10       R2C16[1][B]   UART1/dataIn_5_s0/Q                    
  3.144   0.243   tNET   RR   1        R2C16[2][A]   UART1/dataIn_4_s0/D                    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C16[2][A]   UART1/dataIn_4_s0/CLK                  
  2.567   0.000   tHld        1        R2C16[2][A]   UART1/dataIn_4_s0                      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.243 42.211%, 
                    tC2Q: 0.333 57.789%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path11						
Path Summary:
Slack             : 0.582
Data Arrival Time : 3.150
Data Required Time: 2.567
From              : shift_3_s0
To                : shift_4_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C12[1][B]   debuttonA/deb_button/shift_3_s0/CLK    
  2.901   0.333   tC2Q   RR   3        R2C12[1][B]   debuttonA/deb_button/shift_3_s0/Q      
  3.150   0.249   tNET   RR   1        R2C12[2][A]   debuttonA/deb_button/shift_4_s0/D      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C12[2][A]   debuttonA/deb_button/shift_4_s0/CLK    
  2.567   0.000   tHld        1        R2C12[2][A]   debuttonA/deb_button/shift_4_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.249 42.741%, 
                    tC2Q: 0.333 57.259%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path12						
Path Summary:
Slack             : 0.582
Data Arrival Time : 3.150
Data Required Time: 2.567
From              : shift_4_s0
To                : shift_5_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C12[2][A]   debuttonA/deb_button/shift_4_s0/CLK    
  2.901   0.333   tC2Q   RR   3        R2C12[2][A]   debuttonA/deb_button/shift_4_s0/Q      
  3.150   0.249   tNET   RR   1        R2C12[1][A]   debuttonA/deb_button/shift_5_s0/D      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C12[1][A]   debuttonA/deb_button/shift_5_s0/CLK    
  2.567   0.000   tHld        1        R2C12[1][A]   debuttonA/deb_button/shift_5_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.249 42.741%, 
                    tC2Q: 0.333 57.259%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path13						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : delay_counter_1_s2
To                : delay_counter_1_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C16[0][A]   ADC_submodule/delay_counter_1_s2/CLK   
  2.901   0.333   tC2Q   RR   3        R5C16[0][A]   ADC_submodule/delay_counter_1_s2/Q     
  2.903   0.002   tNET   RR   1        R5C16[0][A]   ADC_submodule/n11_s2/I2                
  3.275   0.372   tINS   RF   1        R5C16[0][A]   ADC_submodule/n11_s2/F                 
  3.275   0.000   tNET   FF   1        R5C16[0][A]   ADC_submodule/delay_counter_1_s2/D     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C16[0][A]   ADC_submodule/delay_counter_1_s2/CLK   
  2.567   0.000   tHld        1        R5C16[0][A]   ADC_submodule/delay_counter_1_s2       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path14						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : txCounter_2_s2
To                : txCounter_2_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C19[1][A]   UART1/txCounter_2_s2/CLK               
  2.901   0.333   tC2Q   RR   3        R3C19[1][A]   UART1/txCounter_2_s2/Q                 
  2.903   0.002   tNET   RR   1        R3C19[1][A]   UART1/n965_s18/I3                      
  3.275   0.372   tINS   RF   1        R3C19[1][A]   UART1/n965_s18/F                       
  3.275   0.000   tNET   FF   1        R3C19[1][A]   UART1/txCounter_2_s2/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C19[1][A]   UART1/txCounter_2_s2/CLK               
  2.567   0.000   tHld        1        R3C19[1][A]   UART1/txCounter_2_s2                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path15						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : txCounter_10_s2
To                : txCounter_10_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C19[1][A]   UART1/txCounter_10_s2/CLK              
  2.901   0.333   tC2Q   RR   2        R2C19[1][A]   UART1/txCounter_10_s2/Q                
  2.903   0.002   tNET   RR   1        R2C19[1][A]   UART1/n957_s18/I3                      
  3.275   0.372   tINS   RF   1        R2C19[1][A]   UART1/n957_s18/F                       
  3.275   0.000   tNET   FF   1        R2C19[1][A]   UART1/txCounter_10_s2/D                

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C19[1][A]   UART1/txCounter_10_s2/CLK              
  2.567   0.000   tHld        1        R2C19[1][A]   UART1/txCounter_10_s2                  

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path16						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : rxBitNumber_0_s1
To                : rxBitNumber_0_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C19[0][A]   UART1/rxBitNumber_0_s1/CLK             
  2.901   0.333   tC2Q   RR   4        R8C19[0][A]   UART1/rxBitNumber_0_s1/Q               
  2.903   0.002   tNET   RR   1        R8C19[0][A]   UART1/n201_s8/I2                       
  3.275   0.372   tINS   RF   1        R8C19[0][A]   UART1/n201_s8/F                        
  3.275   0.000   tNET   FF   1        R8C19[0][A]   UART1/rxBitNumber_0_s1/D               

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C19[0][A]   UART1/rxBitNumber_0_s1/CLK             
  2.567   0.000   tHld        1        R8C19[0][A]   UART1/rxBitNumber_0_s1                 

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path17						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : rxCounter_9_s1
To                : rxCounter_9_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C18[0][A]   UART1/rxCounter_9_s1/CLK               
  2.901   0.333   tC2Q   RR   3        R9C18[0][A]   UART1/rxCounter_9_s1/Q                 
  2.903   0.002   tNET   RR   1        R9C18[0][A]   UART1/n186_s12/I3                      
  3.275   0.372   tINS   RF   1        R9C18[0][A]   UART1/n186_s12/F                       
  3.275   0.000   tNET   FF   1        R9C18[0][A]   UART1/rxCounter_9_s1/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C18[0][A]   UART1/rxCounter_9_s1/CLK               
  2.567   0.000   tHld        1        R9C18[0][A]   UART1/rxCounter_9_s1                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path18						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : rxCounter_11_s1
To                : rxCounter_11_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C19[1][A]   UART1/rxCounter_11_s1/CLK              
  2.901   0.333   tC2Q   RR   3        R9C19[1][A]   UART1/rxCounter_11_s1/Q                
  2.903   0.002   tNET   RR   1        R9C19[1][A]   UART1/n184_s12/I3                      
  3.275   0.372   tINS   RF   1        R9C19[1][A]   UART1/n184_s12/F                       
  3.275   0.000   tNET   FF   1        R9C19[1][A]   UART1/rxCounter_11_s1/D                

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C19[1][A]   UART1/rxCounter_11_s1/CLK              
  2.567   0.000   tHld        1        R9C19[1][A]   UART1/rxCounter_11_s1                  

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path19						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : command_5_s2
To                : command_5_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C4[1][A]   initialize/command_5_s2/CLK            
  2.901   0.333   tC2Q   RR   2        R10C4[1][A]   initialize/command_5_s2/Q              
  2.903   0.002   tNET   RR   1        R10C4[1][A]   initialize/n132_s4/I2                  
  3.275   0.372   tINS   RF   1        R10C4[1][A]   initialize/n132_s4/F                   
  3.275   0.000   tNET   FF   1        R10C4[1][A]   initialize/command_5_s2/D              

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C4[1][A]   initialize/command_5_s2/CLK            
  2.567   0.000   tHld        1        R10C4[1][A]   initialize/command_5_s2                

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path20						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : timer_0_s1
To                : timer_0_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C5[0][A]   initialize/timer_0_s1/CLK              
  2.901   0.333   tC2Q   RR   2        R10C5[0][A]   initialize/timer_0_s1/Q                
  2.903   0.002   tNET   RR   1        R10C5[0][A]   initialize/n41_s5/I3                   
  3.275   0.372   tINS   RF   1        R10C5[0][A]   initialize/n41_s5/F                    
  3.275   0.000   tNET   FF   1        R10C5[0][A]   initialize/timer_0_s1/D                

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C5[0][A]   initialize/timer_0_s1/CLK              
  2.567   0.000   tHld        1        R10C5[0][A]   initialize/timer_0_s1                  

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path21						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : n1653_s1
To                : n1653_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C6[1][A]   n1653_s1/CLK                           
  2.901   0.333   tC2Q   RR   2        R5C6[1][A]   n1653_s1/Q                             
  2.903   0.002   tNET   RR   1        R5C6[1][A]   n219_s7/I3                             
  3.275   0.372   tINS   RF   1        R5C6[1][A]   n219_s7/F                              
  3.275   0.000   tNET   FF   1        R5C6[1][A]   n1653_s1/D                             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C6[1][A]   n1653_s1/CLK                           
  2.567   0.000   tHld        1        R5C6[1][A]   n1653_s1                               

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path22						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : n1650_s1
To                : n1650_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C6[0][A]   n1650_s1/CLK                           
  2.901   0.333   tC2Q   RR   2        R2C6[0][A]   n1650_s1/Q                             
  2.903   0.002   tNET   RR   1        R2C6[0][A]   n1061_s4/I0                            
  3.275   0.372   tINS   RF   1        R2C6[0][A]   n1061_s4/F                             
  3.275   0.000   tNET   FF   1        R2C6[0][A]   n1650_s1/D                             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C6[0][A]   n1650_s1/CLK                           
  2.567   0.000   tHld        1        R2C6[0][A]   n1650_s1                               

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path23						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : address_PP_22_s0
To                : address_PP_22_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C8[1][A]   address_PP_22_s0/CLK                   
  2.901   0.333   tC2Q   RR   3        R7C8[1][A]   address_PP_22_s0/Q                     
  2.903   0.002   tNET   RR   1        R7C8[1][A]   n1354_s10/I1                           
  3.275   0.372   tINS   RF   1        R7C8[1][A]   n1354_s10/F                            
  3.275   0.000   tNET   FF   1        R7C8[1][A]   address_PP_22_s0/D                     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C8[1][A]   address_PP_22_s0/CLK                   
  2.567   0.000   tHld        1        R7C8[1][A]   address_PP_22_s0                       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path24						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : buttons_pressed_0_s0
To                : buttons_pressed_0_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C9[1][A]   buttons_pressed_0_s0/CLK               
  2.901   0.333   tC2Q   RR   3        R2C9[1][A]   buttons_pressed_0_s0/Q                 
  2.903   0.002   tNET   RR   1        R2C9[1][A]   n354_s2/I0                             
  3.275   0.372   tINS   RF   1        R2C9[1][A]   n354_s2/F                              
  3.275   0.000   tNET   FF   1        R2C9[1][A]   buttons_pressed_0_s0/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C9[1][A]   buttons_pressed_0_s0/CLK               
  2.567   0.000   tHld        1        R2C9[1][A]   buttons_pressed_0_s0                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path25						
Path Summary:
Slack             : 0.709
Data Arrival Time : 3.276
Data Required Time: 2.567
From              : txBitNumber_0_s2
To                : txBitNumber_0_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C18[1][A]   UART1/txBitNumber_0_s2/CLK             
  2.901   0.333   tC2Q   RR   8        R2C18[1][A]   UART1/txBitNumber_0_s2/Q               
  2.904   0.004   tNET   RR   1        R2C18[1][A]   UART1/n986_s10/I0                      
  3.276   0.372   tINS   RF   1        R2C18[1][A]   UART1/n986_s10/F                       
  3.276   0.000   tNET   FF   1        R2C18[1][A]   UART1/txBitNumber_0_s2/D               

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C18[1][A]   UART1/txBitNumber_0_s2/CLK             
  2.567   0.000   tHld        1        R2C18[1][A]   UART1/txBitNumber_0_s2                 

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

3.3.3 Recovery Analysis Report
Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 9.247
Data Arrival Time : 5.241
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_7_s10
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   34       R7C7[0][A]   rst_PP_s0/Q                               
  5.241   2.156   tNET   FF   1        R8C2[1][A]   PP_post_process/read_pointer_7_s10/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R8C2[1][A]   PP_post_process/read_pointer_7_s10/CLK  
  14.488   -0.043   tSu         1        R8C2[1][A]   PP_post_process/read_pointer_7_s10      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.156 82.470%, 
                    tC2Q: 0.458 17.530%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path2						
Path Summary:
Slack             : 9.247
Data Arrival Time : 5.241
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_7_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   34       R7C7[0][A]   rst_PP_s0/Q                               
  5.241   2.156   tNET   FF   1        R2C2[2][B]   PP_post_process/write_pointer_7_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C2[2][B]   PP_post_process/write_pointer_7_s1/CLK  
  14.488   -0.043   tSu         1        R2C2[2][B]   PP_post_process/write_pointer_7_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.156 82.470%, 
                    tC2Q: 0.458 17.530%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path3						
Path Summary:
Slack             : 9.247
Data Arrival Time : 5.241
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   34       R7C7[0][A]   rst_PP_s0/Q                              
  5.241   2.156   tNET   FF   1        R9C2[2][A]   PP_post_process/read_pointer_1_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R9C2[2][A]   PP_post_process/read_pointer_1_s1/CLK  
  14.488   -0.043   tSu         1        R9C2[2][A]   PP_post_process/read_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.156 82.470%, 
                    tC2Q: 0.458 17.530%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path4						
Path Summary:
Slack             : 9.247
Data Arrival Time : 5.241
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   34       R7C7[0][A]   rst_PP_s0/Q                              
  5.241   2.156   tNET   FF   1        R9C2[0][B]   PP_post_process/read_pointer_2_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R9C2[0][B]   PP_post_process/read_pointer_2_s1/CLK  
  14.488   -0.043   tSu         1        R9C2[0][B]   PP_post_process/read_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.156 82.470%, 
                    tC2Q: 0.458 17.530%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path5						
Path Summary:
Slack             : 9.247
Data Arrival Time : 5.241
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   34       R7C7[0][A]   rst_PP_s0/Q                              
  5.241   2.156   tNET   FF   1        R9C2[1][A]   PP_post_process/read_pointer_3_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R9C2[1][A]   PP_post_process/read_pointer_3_s1/CLK  
  14.488   -0.043   tSu         1        R9C2[1][A]   PP_post_process/read_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.156 82.470%, 
                    tC2Q: 0.458 17.530%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path6						
Path Summary:
Slack             : 9.247
Data Arrival Time : 5.241
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   34       R7C7[0][A]   rst_PP_s0/Q                              
  5.241   2.156   tNET   FF   1        R9C3[1][A]   PP_post_process/read_pointer_4_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R9C3[1][A]   PP_post_process/read_pointer_4_s1/CLK  
  14.488   -0.043   tSu         1        R9C3[1][A]   PP_post_process/read_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.156 82.470%, 
                    tC2Q: 0.458 17.530%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path7						
Path Summary:
Slack             : 9.247
Data Arrival Time : 5.241
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   34       R7C7[0][A]   rst_PP_s0/Q                              
  5.241   2.156   tNET   FF   1        R9C2[0][A]   PP_post_process/read_pointer_5_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R9C2[0][A]   PP_post_process/read_pointer_5_s1/CLK  
  14.488   -0.043   tSu         1        R9C2[0][A]   PP_post_process/read_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.156 82.470%, 
                    tC2Q: 0.458 17.530%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path8						
Path Summary:
Slack             : 9.247
Data Arrival Time : 5.241
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   34       R7C7[0][A]   rst_PP_s0/Q                              
  5.241   2.156   tNET   FF   1        R9C3[1][B]   PP_post_process/read_pointer_6_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R9C3[1][B]   PP_post_process/read_pointer_6_s1/CLK  
  14.488   -0.043   tSu         1        R9C3[1][B]   PP_post_process/read_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.156 82.470%, 
                    tC2Q: 0.458 17.530%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path9						
Path Summary:
Slack             : 9.247
Data Arrival Time : 5.241
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   34       R7C7[0][A]   rst_PP_s0/Q                               
  5.241   2.156   tNET   FF   1        R2C2[2][A]   PP_post_process/write_pointer_1_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C2[2][A]   PP_post_process/write_pointer_1_s1/CLK  
  14.488   -0.043   tSu         1        R2C2[2][A]   PP_post_process/write_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.156 82.470%, 
                    tC2Q: 0.458 17.530%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path10						
Path Summary:
Slack             : 9.247
Data Arrival Time : 5.241
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   34       R7C7[0][A]   rst_PP_s0/Q                               
  5.241   2.156   tNET   FF   1        R2C2[1][B]   PP_post_process/write_pointer_4_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C2[1][B]   PP_post_process/write_pointer_4_s1/CLK  
  14.488   -0.043   tSu         1        R2C2[1][B]   PP_post_process/write_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.156 82.470%, 
                    tC2Q: 0.458 17.530%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path11						
Path Summary:
Slack             : 9.247
Data Arrival Time : 5.241
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   34       R7C7[0][A]   rst_PP_s0/Q                               
  5.241   2.156   tNET   FF   1        R2C2[0][A]   PP_post_process/write_pointer_5_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C2[0][A]   PP_post_process/write_pointer_5_s1/CLK  
  14.488   -0.043   tSu         1        R2C2[0][A]   PP_post_process/write_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.156 82.470%, 
                    tC2Q: 0.458 17.530%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path12						
Path Summary:
Slack             : 9.247
Data Arrival Time : 5.241
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   34       R7C7[0][A]   rst_PP_s0/Q                               
  5.241   2.156   tNET   FF   1        R2C2[1][A]   PP_post_process/write_pointer_6_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C2[1][A]   PP_post_process/write_pointer_6_s1/CLK  
  14.488   -0.043   tSu         1        R2C2[1][A]   PP_post_process/write_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.156 82.470%, 
                    tC2Q: 0.458 17.530%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path13						
Path Summary:
Slack             : 9.247
Data Arrival Time : 5.241
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_cmp_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   34       R7C7[0][A]   rst_PP_s0/Q                            
  5.241   2.156   tNET   FF   1        R8C2[0][A]   PP_post_process/read_cmp_s0/CLEAR      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R8C2[0][A]   PP_post_process/read_cmp_s0/CLK        
  14.488   -0.043   tSu         1        R8C2[0][A]   PP_post_process/read_cmp_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.156 82.470%, 
                    tC2Q: 0.458 17.530%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path14						
Path Summary:
Slack             : 9.247
Data Arrival Time : 5.241
Data Required Time: 14.488
From              : rst_PP_s0
To                : last_switch_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   34       R7C7[0][A]   rst_PP_s0/Q                            
  5.241   2.156   tNET   FF   1        R9C3[2][A]   PP_post_process/last_switch_s0/CLEAR   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R9C3[2][A]   PP_post_process/last_switch_s0/CLK     
  14.488   -0.043   tSu         1        R9C3[2][A]   PP_post_process/last_switch_s0         

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.156 82.470%, 
                    tC2Q: 0.458 17.530%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path15						
Path Summary:
Slack             : 9.247
Data Arrival Time : 5.241
Data Required Time: 14.488
From              : rst_PP_s0
To                : stop_PP_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   34       R7C7[0][A]   rst_PP_s0/Q                            
  5.241   2.156   tNET   FF   1        R9C3[0][A]   PP_post_process/stop_PP_s0/CLEAR       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R9C3[0][A]   PP_post_process/stop_PP_s0/CLK         
  14.488   -0.043   tSu         1        R9C3[0][A]   PP_post_process/stop_PP_s0             

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.156 82.470%, 
                    tC2Q: 0.458 17.530%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path16						
Path Summary:
Slack             : 9.247
Data Arrival Time : 5.241
Data Required Time: 14.488
From              : rst_PP_s0
To                : d_flag_read_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   34       R7C7[0][A]   rst_PP_s0/Q                            
  5.241   2.156   tNET   FF   1        R8C2[2][A]   PP_post_process/d_flag_read_s0/CLEAR   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R8C2[2][A]   PP_post_process/d_flag_read_s0/CLK     
  14.488   -0.043   tSu         1        R8C2[2][A]   PP_post_process/d_flag_read_s0         

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.156 82.470%, 
                    tC2Q: 0.458 17.530%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path17						
Path Summary:
Slack             : 9.257
Data Arrival Time : 5.232
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   34       R7C7[0][A]   rst_PP_s0/Q                               
  5.232   2.146   tNET   FF   1        R3C2[0][A]   PP_post_process/write_pointer_0_s7/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R3C2[0][A]   PP_post_process/write_pointer_0_s7/CLK  
  14.488   -0.043   tSu         1        R3C2[0][A]   PP_post_process/write_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.146 82.404%, 
                    tC2Q: 0.458 17.596%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path18						
Path Summary:
Slack             : 9.257
Data Arrival Time : 5.232
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   34       R7C7[0][A]   rst_PP_s0/Q                               
  5.232   2.146   tNET   FF   1        R3C2[1][B]   PP_post_process/write_pointer_2_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R3C2[1][B]   PP_post_process/write_pointer_2_s1/CLK  
  14.488   -0.043   tSu         1        R3C2[1][B]   PP_post_process/write_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.146 82.404%, 
                    tC2Q: 0.458 17.596%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path19						
Path Summary:
Slack             : 9.257
Data Arrival Time : 5.232
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   34       R7C7[0][A]   rst_PP_s0/Q                               
  5.232   2.146   tNET   FF   1        R3C2[1][A]   PP_post_process/write_pointer_3_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R3C2[1][A]   PP_post_process/write_pointer_3_s1/CLK  
  14.488   -0.043   tSu         1        R3C2[1][A]   PP_post_process/write_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.146 82.404%, 
                    tC2Q: 0.458 17.596%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path20						
Path Summary:
Slack             : 9.266
Data Arrival Time : 5.222
Data Required Time: 14.488
From              : rst_PP_s0
To                : buffer_select_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.627   0.244   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                           
  3.085   0.458   tC2Q   RF   34       R7C7[0][A]   rst_PP_s0/Q                             
  5.222   2.137   tNET   FF   1        R7C3[0][A]   PP_post_process/buffer_select_s2/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R7C3[0][A]   PP_post_process/buffer_select_s2/CLK   
  14.488   -0.043   tSu         1        R7C3[0][A]   PP_post_process/buffer_select_s2       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.137 82.338%, 
                    tC2Q: 0.458 17.662%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path21						
Path Summary:
Slack             : 9.266
Data Arrival Time : 5.222
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   34       R7C7[0][A]   rst_PP_s0/Q                              
  5.222   2.137   tNET   FF   1        R5C2[0][A]   PP_post_process/read_pointer_0_s7/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R5C2[0][A]   PP_post_process/read_pointer_0_s7/CLK  
  14.488   -0.043   tSu         1        R5C2[0][A]   PP_post_process/read_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.137 82.338%, 
                    tC2Q: 0.458 17.662%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path22						
Path Summary:
Slack             : 9.266
Data Arrival Time : 5.222
Data Required Time: 14.488
From              : rst_PP_s0
To                : d_flag_write_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   34       R7C7[0][A]   rst_PP_s0/Q                            
  5.222   2.137   tNET   FF   1        R7C3[0][B]   PP_post_process/d_flag_write_s0/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R7C3[0][B]   PP_post_process/d_flag_write_s0/CLK    
  14.488   -0.043   tSu         1        R7C3[0][B]   PP_post_process/d_flag_write_s0        

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.137 82.338%, 
                    tC2Q: 0.458 17.662%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

3.3.4 Removal Analysis Report
Report Command:report_timing -removal -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 1.554
Data Arrival Time : 4.137
Data Required Time: 2.582
From              : rst_PP_s0
To                : buffer_select_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                           
  2.901   0.333   tC2Q   RR   34       R7C7[0][A]   rst_PP_s0/Q                             
  4.137   1.236   tNET   RR   1        R7C3[0][A]   PP_post_process/buffer_select_s2/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C3[0][A]   PP_post_process/buffer_select_s2/CLK   
  2.582   0.015   tHld        1        R7C3[0][A]   PP_post_process/buffer_select_s2       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.236 78.757%, 
                    tC2Q: 0.333 21.243%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path2						
Path Summary:
Slack             : 1.554
Data Arrival Time : 4.137
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   34       R7C7[0][A]   rst_PP_s0/Q                              
  4.137   1.236   tNET   RR   1        R5C2[0][A]   PP_post_process/read_pointer_0_s7/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C2[0][A]   PP_post_process/read_pointer_0_s7/CLK  
  2.582   0.015   tHld        1        R5C2[0][A]   PP_post_process/read_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.236 78.757%, 
                    tC2Q: 0.333 21.243%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path3						
Path Summary:
Slack             : 1.554
Data Arrival Time : 4.137
Data Required Time: 2.582
From              : rst_PP_s0
To                : d_flag_write_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   34       R7C7[0][A]   rst_PP_s0/Q                            
  4.137   1.236   tNET   RR   1        R7C3[0][B]   PP_post_process/d_flag_write_s0/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C3[0][B]   PP_post_process/d_flag_write_s0/CLK    
  2.582   0.015   tHld        1        R7C3[0][B]   PP_post_process/d_flag_write_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.236 78.757%, 
                    tC2Q: 0.333 21.243%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path4						
Path Summary:
Slack             : 1.560
Data Arrival Time : 4.143
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   34       R7C7[0][A]   rst_PP_s0/Q                               
  4.143   1.242   tNET   RR   1        R3C2[0][A]   PP_post_process/write_pointer_0_s7/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R3C2[0][A]   PP_post_process/write_pointer_0_s7/CLK  
  2.582   0.015   tHld        1        R3C2[0][A]   PP_post_process/write_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.242 78.841%, 
                    tC2Q: 0.333 21.159%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path5						
Path Summary:
Slack             : 1.560
Data Arrival Time : 4.143
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   34       R7C7[0][A]   rst_PP_s0/Q                               
  4.143   1.242   tNET   RR   1        R3C2[1][B]   PP_post_process/write_pointer_2_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R3C2[1][B]   PP_post_process/write_pointer_2_s1/CLK  
  2.582   0.015   tHld        1        R3C2[1][B]   PP_post_process/write_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.242 78.841%, 
                    tC2Q: 0.333 21.159%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path6						
Path Summary:
Slack             : 1.560
Data Arrival Time : 4.143
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   34       R7C7[0][A]   rst_PP_s0/Q                               
  4.143   1.242   tNET   RR   1        R3C2[1][A]   PP_post_process/write_pointer_3_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R3C2[1][A]   PP_post_process/write_pointer_3_s1/CLK  
  2.582   0.015   tHld        1        R3C2[1][A]   PP_post_process/write_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.242 78.841%, 
                    tC2Q: 0.333 21.159%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path7						
Path Summary:
Slack             : 1.567
Data Arrival Time : 4.149
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_7_s10
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   34       R7C7[0][A]   rst_PP_s0/Q                               
  4.149   1.248   tNET   RR   1        R8C2[1][A]   PP_post_process/read_pointer_7_s10/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R8C2[1][A]   PP_post_process/read_pointer_7_s10/CLK  
  2.582   0.015   tHld        1        R8C2[1][A]   PP_post_process/read_pointer_7_s10      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.248 78.924%, 
                    tC2Q: 0.333 21.076%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path8						
Path Summary:
Slack             : 1.567
Data Arrival Time : 4.149
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_7_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   34       R7C7[0][A]   rst_PP_s0/Q                               
  4.149   1.248   tNET   RR   1        R2C2[2][B]   PP_post_process/write_pointer_7_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C2[2][B]   PP_post_process/write_pointer_7_s1/CLK  
  2.582   0.015   tHld        1        R2C2[2][B]   PP_post_process/write_pointer_7_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.248 78.924%, 
                    tC2Q: 0.333 21.076%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path9						
Path Summary:
Slack             : 1.567
Data Arrival Time : 4.149
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   34       R7C7[0][A]   rst_PP_s0/Q                              
  4.149   1.248   tNET   RR   1        R9C2[2][A]   PP_post_process/read_pointer_1_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C2[2][A]   PP_post_process/read_pointer_1_s1/CLK  
  2.582   0.015   tHld        1        R9C2[2][A]   PP_post_process/read_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.248 78.924%, 
                    tC2Q: 0.333 21.076%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path10						
Path Summary:
Slack             : 1.567
Data Arrival Time : 4.149
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   34       R7C7[0][A]   rst_PP_s0/Q                              
  4.149   1.248   tNET   RR   1        R9C2[0][B]   PP_post_process/read_pointer_2_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C2[0][B]   PP_post_process/read_pointer_2_s1/CLK  
  2.582   0.015   tHld        1        R9C2[0][B]   PP_post_process/read_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.248 78.924%, 
                    tC2Q: 0.333 21.076%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path11						
Path Summary:
Slack             : 1.567
Data Arrival Time : 4.149
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   34       R7C7[0][A]   rst_PP_s0/Q                              
  4.149   1.248   tNET   RR   1        R9C2[1][A]   PP_post_process/read_pointer_3_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C2[1][A]   PP_post_process/read_pointer_3_s1/CLK  
  2.582   0.015   tHld        1        R9C2[1][A]   PP_post_process/read_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.248 78.924%, 
                    tC2Q: 0.333 21.076%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path12						
Path Summary:
Slack             : 1.567
Data Arrival Time : 4.149
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   34       R7C7[0][A]   rst_PP_s0/Q                              
  4.149   1.248   tNET   RR   1        R9C3[1][A]   PP_post_process/read_pointer_4_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C3[1][A]   PP_post_process/read_pointer_4_s1/CLK  
  2.582   0.015   tHld        1        R9C3[1][A]   PP_post_process/read_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.248 78.924%, 
                    tC2Q: 0.333 21.076%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path13						
Path Summary:
Slack             : 1.567
Data Arrival Time : 4.149
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   34       R7C7[0][A]   rst_PP_s0/Q                              
  4.149   1.248   tNET   RR   1        R9C2[0][A]   PP_post_process/read_pointer_5_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C2[0][A]   PP_post_process/read_pointer_5_s1/CLK  
  2.582   0.015   tHld        1        R9C2[0][A]   PP_post_process/read_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.248 78.924%, 
                    tC2Q: 0.333 21.076%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path14						
Path Summary:
Slack             : 1.567
Data Arrival Time : 4.149
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   34       R7C7[0][A]   rst_PP_s0/Q                              
  4.149   1.248   tNET   RR   1        R9C3[1][B]   PP_post_process/read_pointer_6_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C3[1][B]   PP_post_process/read_pointer_6_s1/CLK  
  2.582   0.015   tHld        1        R9C3[1][B]   PP_post_process/read_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.248 78.924%, 
                    tC2Q: 0.333 21.076%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path15						
Path Summary:
Slack             : 1.567
Data Arrival Time : 4.149
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   34       R7C7[0][A]   rst_PP_s0/Q                               
  4.149   1.248   tNET   RR   1        R2C2[2][A]   PP_post_process/write_pointer_1_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C2[2][A]   PP_post_process/write_pointer_1_s1/CLK  
  2.582   0.015   tHld        1        R2C2[2][A]   PP_post_process/write_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.248 78.924%, 
                    tC2Q: 0.333 21.076%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path16						
Path Summary:
Slack             : 1.567
Data Arrival Time : 4.149
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   34       R7C7[0][A]   rst_PP_s0/Q                               
  4.149   1.248   tNET   RR   1        R2C2[1][B]   PP_post_process/write_pointer_4_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C2[1][B]   PP_post_process/write_pointer_4_s1/CLK  
  2.582   0.015   tHld        1        R2C2[1][B]   PP_post_process/write_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.248 78.924%, 
                    tC2Q: 0.333 21.076%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path17						
Path Summary:
Slack             : 1.567
Data Arrival Time : 4.149
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   34       R7C7[0][A]   rst_PP_s0/Q                               
  4.149   1.248   tNET   RR   1        R2C2[0][A]   PP_post_process/write_pointer_5_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C2[0][A]   PP_post_process/write_pointer_5_s1/CLK  
  2.582   0.015   tHld        1        R2C2[0][A]   PP_post_process/write_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.248 78.924%, 
                    tC2Q: 0.333 21.076%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path18						
Path Summary:
Slack             : 1.567
Data Arrival Time : 4.149
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   34       R7C7[0][A]   rst_PP_s0/Q                               
  4.149   1.248   tNET   RR   1        R2C2[1][A]   PP_post_process/write_pointer_6_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C2[1][A]   PP_post_process/write_pointer_6_s1/CLK  
  2.582   0.015   tHld        1        R2C2[1][A]   PP_post_process/write_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.248 78.924%, 
                    tC2Q: 0.333 21.076%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path19						
Path Summary:
Slack             : 1.567
Data Arrival Time : 4.149
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_cmp_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   34       R7C7[0][A]   rst_PP_s0/Q                            
  4.149   1.248   tNET   RR   1        R8C2[0][A]   PP_post_process/read_cmp_s0/CLEAR      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C2[0][A]   PP_post_process/read_cmp_s0/CLK        
  2.582   0.015   tHld        1        R8C2[0][A]   PP_post_process/read_cmp_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.248 78.924%, 
                    tC2Q: 0.333 21.076%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path20						
Path Summary:
Slack             : 1.567
Data Arrival Time : 4.149
Data Required Time: 2.582
From              : rst_PP_s0
To                : last_switch_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   34       R7C7[0][A]   rst_PP_s0/Q                            
  4.149   1.248   tNET   RR   1        R9C3[2][A]   PP_post_process/last_switch_s0/CLEAR   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C3[2][A]   PP_post_process/last_switch_s0/CLK     
  2.582   0.015   tHld        1        R9C3[2][A]   PP_post_process/last_switch_s0         

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.248 78.924%, 
                    tC2Q: 0.333 21.076%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path21						
Path Summary:
Slack             : 1.567
Data Arrival Time : 4.149
Data Required Time: 2.582
From              : rst_PP_s0
To                : stop_PP_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   34       R7C7[0][A]   rst_PP_s0/Q                            
  4.149   1.248   tNET   RR   1        R9C3[0][A]   PP_post_process/stop_PP_s0/CLEAR       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R9C3[0][A]   PP_post_process/stop_PP_s0/CLK         
  2.582   0.015   tHld        1        R9C3[0][A]   PP_post_process/stop_PP_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.248 78.924%, 
                    tC2Q: 0.333 21.076%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path22						
Path Summary:
Slack             : 1.567
Data Arrival Time : 4.149
Data Required Time: 2.582
From              : rst_PP_s0
To                : d_flag_read_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C7[0][A]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   34       R7C7[0][A]   rst_PP_s0/Q                            
  4.149   1.248   tNET   RR   1        R8C2[2][A]   PP_post_process/d_flag_read_s0/CLEAR   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   567      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R8C2[2][A]   PP_post_process/d_flag_read_s0/CLK     
  2.582   0.015   tHld        1        R8C2[2][A]   PP_post_process/d_flag_read_s0         

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.248 78.924%, 
                    tC2Q: 0.333 21.076%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

3.4 Minimum Pulse Width Report
Report Command:report_min_pulse_width -nworst 10 -detail

								MPW1
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        d_com_start_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   d_com_start_s0/CLK                     

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   d_com_start_s0/CLK                     

								MPW2
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        d_flag_acq_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   d_flag_acq_s0/CLK                      

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   d_flag_acq_s0/CLK                      

								MPW3
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        n1656_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   n1656_s0/CLK                           

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   n1656_s0/CLK                           

								MPW4
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        n1664_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   n1664_s0/CLK                           

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   n1664_s0/CLK                           

								MPW5
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        read_6_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   read_6_s0/CLK                          

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   read_6_s0/CLK                          

								MPW6
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        address_acq_19_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   address_acq_19_s0/CLK                  

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   address_acq_19_s0/CLK                  

								MPW7
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        samples_after_adjusted_21_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   samples_after_adjusted_21_s0/CLK       

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   samples_after_adjusted_21_s0/CLK       

								MPW8
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        initialize/PSRAM_com/data_out_9_s0

Late clock Path:
   AT     DELAY   TYPE   RF                    NODE                   
 ======= ======= ====== ==== ======================================== 
  5.952   0.000               active clock edge time                  
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk   
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                   
  8.598   0.262   tNET   FF   initialize/PSRAM_com/data_out_9_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                    NODE                   
 ======== ======= ====== ==== ======================================== 
  11.905   0.000               active clock edge time                  
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                   
  14.472   0.185   tNET   RR   initialize/PSRAM_com/data_out_9_s0/CLK  

								MPW9
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        initialize/PSRAM_com/address_aux_19_s0

Late clock Path:
   AT     DELAY   TYPE   RF                      NODE                     
 ======= ======= ====== ==== ============================================ 
  5.952   0.000               active clock edge time                      
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk       
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                       
  8.598   0.262   tNET   FF   initialize/PSRAM_com/address_aux_19_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                      NODE                     
 ======== ======= ====== ==== ============================================ 
  11.905   0.000               active clock edge time                      
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk       
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                       
  14.472   0.185   tNET   RR   initialize/PSRAM_com/address_aux_19_s0/CLK  

								MPW10
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        initialize/PSRAM_com/address_aux_20_s0

Late clock Path:
   AT     DELAY   TYPE   RF                      NODE                     
 ======= ======= ====== ==== ============================================ 
  5.952   0.000               active clock edge time                      
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk       
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                       
  8.598   0.262   tNET   FF   initialize/PSRAM_com/address_aux_20_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                      NODE                     
 ======== ======= ====== ==== ============================================ 
  11.905   0.000               active clock edge time                      
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk       
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                       
  14.472   0.185   tNET   RR   initialize/PSRAM_com/address_aux_20_s0/CLK  

3.5 High Fanout Nets Report
Report Command:report_high_fanout_nets -max_nets 10
  FANOUT        NET NAME        WORST SLACK   MAX DELAY  
 ======== ==================== ============= =========== 
  567      clk_PSRAM            0.020         0.661      
  129      n1061_15             1.366         2.465      
  56       process[1]           1.635         2.351      
  48       stop_acquisition_8   2.423         2.486      
  44       n1655_6              4.185         2.003      
  38       i_21_8               3.977         2.152      
  38       process[0]           1.366         2.148      
  35       process[2]           1.414         2.001      
  34       rst_PP               4.838         2.156      
  32       read_PP_0_12         6.928         1.391      

3.6 Route Congestions Report
Report Command:report_route_congestion -max_grids 10
  GRID LOC   ROUTE CONGESTIONS  
 ========== =================== 
  R2C14      1.000              
  R10C15     1.000              
  R10C17     1.000              
  R2C19      1.000              
  R5C9       1.000              
  R5C11      1.000              
  R10C11     1.000              
  R5C12      1.000              
  R5C13      1.000              
  R10C6      1.000              

3.7 Timing Exceptions Report
3.7.1 Setup Analysis Report
Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.2 Hold Analysis Report
Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.3 Recovery Analysis Report
Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.4 Removal Analysis Report
Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.8 Timing Constraints Report
  SDC Command Type   State   Detail Command  
 ================== ======= ================ 

