/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta8x32m1fw (user specify : ts6n16ffcllsvta8x32m1fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 13:10:29*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta8x32m1fw_ssgnp0p675v125c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 13:10:29" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : 125.000000 ;
    nom_voltage         : 0.675000 ;

    voltage_map(VDD, 0.675000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p675v125c"){
        process     : 1 ;
        temperature : 125.000000 ;
        voltage     : 0.675000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p675v125c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.001300, 0.004317, 0.006850, 0.009405, 0.011749, 0.015113, 0.018411, 0.018856, 0.019210, 0.019483, 0.019686, 0.019909, 0.020000",\
              "0.000000, 0.005687, 0.018886, 0.029970, 0.041149, 0.051402, 0.066121, 0.080548, 0.082494, 0.084044, 0.085238, 0.086125, 0.087102, 0.087500",\
              "0.000000, 0.011619, 0.038581, 0.061224, 0.084061, 0.105006, 0.135076, 0.164548, 0.168523, 0.171690, 0.174129, 0.175941, 0.177936, 0.178750",\
              "0.000000, 0.023481, 0.077970, 0.123732, 0.169886, 0.212215, 0.272986, 0.332548, 0.340581, 0.346983, 0.351910, 0.355573, 0.359606, 0.361250",\
              "0.000000, 0.047125, 0.156480, 0.248320, 0.340947, 0.425899, 0.547862, 0.667397, 0.683518, 0.696367, 0.706256, 0.713606, 0.721700, 0.725000"\
               );
    }



    type (AA_2_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 3 ;
        bit_from  : 2 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_2_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 3 ;
        bit_from  : 2 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA8X32M1FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 3 ;
        word_width      : 32 ;
    }
    functional_peak_current : 10014.950000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 835.030560 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.007255;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.070790, 1.091849, 1.116480, 1.153589, 1.207603" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.070790, 1.091849, 1.116480, 1.153589, 1.207603" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.963711, 0.982664, 1.004832, 1.038230, 1.086843" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.963711, 0.982664, 1.004832, 1.038230, 1.086843" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.070790, 1.091849, 1.116480, 1.153589, 1.207603" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.070790, 1.091849, 1.116480, 1.153589, 1.207603" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.963711, 0.982664, 1.004832, 1.038230, 1.086843" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.963711, 0.982664, 1.004832, 1.038230, 1.086843" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003624") ;
            }
            fall_power("scalar") {
                values ("0.003624") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.007092;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.070790, 1.091849, 1.116480, 1.153589, 1.207603" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.070790, 1.091849, 1.116480, 1.153589, 1.207603" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.963711, 0.982664, 1.004832, 1.038230, 1.086843" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.963711, 0.982664, 1.004832, 1.038230, 1.086843" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.070790, 1.091849, 1.116480, 1.153589, 1.207603" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.070790, 1.091849, 1.116480, 1.153589, 1.207603" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.963711, 0.982664, 1.004832, 1.038230, 1.086843" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.963711, 0.982664, 1.004832, 1.038230, 1.086843" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003624") ;
            }
            fall_power("scalar") {
                values ("0.003624") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.001688;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.070790, 1.091849, 1.116480, 1.153589, 1.207603" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.070790, 1.091849, 1.116480, 1.153589, 1.207603" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.963711, 0.982664, 1.004832, 1.038230, 1.086843" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.963711, 0.982664, 1.004832, 1.038230, 1.086843" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.070790, 1.091849, 1.116480, 1.153589, 1.207603" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.070790, 1.091849, 1.116480, 1.153589, 1.207603" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.963711, 0.982664, 1.004832, 1.038230, 1.086843" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.963711, 0.982664, 1.004832, 1.038230, 1.086843" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003624") ;
            }
            fall_power("scalar") {
                values ("0.003624") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.004063 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.166887, 0.187946, 0.212577, 0.249686, 0.303700" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.375746, 0.396804, 0.421435, 0.458544, 0.512558" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.070790, 1.091849, 1.116480, 1.153589, 1.207603" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.070790, 1.091849, 1.116480, 1.153589, 1.207603" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("1.070790" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("0.475448") ;
            }
            fall_power("scalar") {
                values ("0.052828") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("0.425725") ;
            }
            fall_power("scalar") {
                values ("0.047303") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("0.450586") ;
            }
            fall_power("scalar") {
                values ("0.050065") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.005346") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001858 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.297642, 0.317613, 0.344033, 0.393733, 0.469400",\
              "0.279292, 0.299264, 0.325684, 0.375384, 0.451051",\
              "0.258783, 0.278754, 0.305175, 0.354874, 0.430541",\
              "0.230093, 0.250064, 0.276485, 0.326185, 0.401851",\
              "0.194210, 0.214182, 0.240602, 0.290302, 0.365969"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.297642, 0.317613, 0.344033, 0.393733, 0.469400",\
              "0.279292, 0.299264, 0.325684, 0.375384, 0.451051",\
              "0.258783, 0.278754, 0.305175, 0.354874, 0.430541",\
              "0.230093, 0.250064, 0.276485, 0.326185, 0.401851",\
              "0.194210, 0.214182, 0.240602, 0.290302, 0.365969"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.152937, 0.144032, 0.132979, 0.116670, 0.094262",\
              "0.182157, 0.173251, 0.162199, 0.145890, 0.123482",\
              "0.215805, 0.206899, 0.195847, 0.179537, 0.157129",\
              "0.266495, 0.257589, 0.246537, 0.230228, 0.207820",\
              "0.338674, 0.329768, 0.318716, 0.302406, 0.279998"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.152937, 0.144032, 0.132979, 0.116670, 0.094262",\
              "0.182157, 0.173251, 0.162199, 0.145890, 0.123482",\
              "0.215805, 0.206899, 0.195847, 0.179537, 0.157129",\
              "0.266495, 0.257589, 0.246537, 0.230228, 0.207820",\
              "0.338674, 0.329768, 0.318716, 0.302406, 0.279998"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003624") ;
            }
            fall_power("scalar") {
                values ("0.003624") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_2_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001415 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.220303, 0.238851, 0.264711, 0.308663, 0.373663",\
              "0.199623, 0.218171, 0.244031, 0.287982, 0.352983",\
              "0.175858, 0.194406, 0.220266, 0.264217, 0.329218",\
              "0.139545, 0.158094, 0.183953, 0.227905, 0.292906",\
              "0.088037, 0.106586, 0.132445, 0.176397, 0.241398"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.220303, 0.238851, 0.264711, 0.308663, 0.373663",\
              "0.199623, 0.218171, 0.244031, 0.287982, 0.352983",\
              "0.175858, 0.194406, 0.220266, 0.264217, 0.329218",\
              "0.139545, 0.158094, 0.183953, 0.227905, 0.292906",\
              "0.088037, 0.106586, 0.132445, 0.176397, 0.241398"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.286847, 0.278417, 0.267005, 0.250389, 0.225042",\
              "0.316067, 0.307637, 0.296225, 0.279609, 0.254262",\
              "0.349714, 0.341284, 0.329873, 0.313256, 0.287909",\
              "0.400405, 0.391975, 0.380563, 0.363947, 0.338600",\
              "0.472583, 0.464153, 0.452742, 0.436125, 0.410778"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.286847, 0.278417, 0.267005, 0.250389, 0.225042",\
              "0.316067, 0.307637, 0.296225, 0.279609, 0.254262",\
              "0.349714, 0.341284, 0.329873, 0.313256, 0.287909",\
              "0.400405, 0.391975, 0.380563, 0.363947, 0.338600",\
              "0.472583, 0.464153, 0.452742, 0.436125, 0.410778"\
               ) ;
            }
        }

        
        pin(AA[2:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.025040") ;
            }
            fall_power("scalar") {
                values ("0.025040") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001349 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.148956, 0.170819, 0.199064, 0.245877, 0.318430",\
              "0.128276, 0.150138, 0.178384, 0.225196, 0.297750",\
              "0.104511, 0.126373, 0.154619, 0.201432, 0.273985",\
              "0.068198, 0.090061, 0.118306, 0.165119, 0.237672",\
              "0.016690, 0.038553, 0.066799, 0.113611, 0.186164"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.148956, 0.170819, 0.199064, 0.245877, 0.318430",\
              "0.128276, 0.150138, 0.178384, 0.225196, 0.297750",\
              "0.104511, 0.126373, 0.154619, 0.201432, 0.273985",\
              "0.068198, 0.090061, 0.118306, 0.165119, 0.237672",\
              "0.016690, 0.038553, 0.066799, 0.113611, 0.186164"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.416074, 0.394226, 0.366247, 0.322959, 0.266539",\
              "0.436945, 0.415097, 0.387118, 0.343830, 0.287411",\
              "0.460979, 0.439131, 0.411152, 0.367864, 0.311445",\
              "0.497186, 0.475339, 0.447359, 0.404072, 0.347652",\
              "0.548743, 0.526895, 0.498916, 0.455628, 0.399208"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.416074, 0.394226, 0.366247, 0.322959, 0.266539",\
              "0.436945, 0.415097, 0.387118, 0.343830, 0.287411",\
              "0.460979, 0.439131, 0.411152, 0.367864, 0.311445",\
              "0.497186, 0.475339, 0.447359, 0.404072, 0.347652",\
              "0.548743, 0.526895, 0.498916, 0.455628, 0.399208"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.006651") ;
            }
            fall_power("scalar") {
                values ("0.006651") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001345 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.187230, 0.209092, 0.237338, 0.284151, 0.359154",\
              "0.168880, 0.190743, 0.218989, 0.265801, 0.340804",\
              "0.148371, 0.170233, 0.198479, 0.245292, 0.320295",\
              "0.119681, 0.141544, 0.169790, 0.216602, 0.291605",\
              "0.083799, 0.105661, 0.133907, 0.180720, 0.255723"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.187230, 0.209092, 0.237338, 0.284151, 0.359154",\
              "0.168880, 0.190743, 0.218989, 0.265801, 0.340804",\
              "0.148371, 0.170233, 0.198479, 0.245292, 0.320295",\
              "0.119681, 0.141544, 0.169790, 0.216602, 0.291605",\
              "0.083799, 0.105661, 0.133907, 0.180720, 0.255723"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.331597, 0.311713, 0.287123, 0.248717, 0.190778",\
              "0.352468, 0.332584, 0.307995, 0.269588, 0.211650",\
              "0.376502, 0.356618, 0.332029, 0.293622, 0.235684",\
              "0.412710, 0.392826, 0.368236, 0.329829, 0.271891",\
              "0.464266, 0.444382, 0.419792, 0.381385, 0.323447"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.331597, 0.311713, 0.287123, 0.248717, 0.190778",\
              "0.352468, 0.332584, 0.307995, 0.269588, 0.211650",\
              "0.376502, 0.356618, 0.332029, 0.293622, 0.235684",\
              "0.412710, 0.392826, 0.368236, 0.329829, 0.271891",\
              "0.464266, 0.444382, 0.419792, 0.381385, 0.323447"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004990") ;
            }
            fall_power("scalar") {
                values ("0.004990") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.004069 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.356554, 0.365859, 0.372248, 0.383373, 0.394905" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.793401, 0.802705, 0.809093, 0.820220, 1.160000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.793401, 0.802705, 0.809093, 0.820220, 1.160000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.793401" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.225931") ;
            }
            fall_power("scalar") {
                values ("0.338897") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.006017") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001848 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.328077, 0.347937, 0.374787, 0.419835, 0.500950",\
              "0.305403, 0.325263, 0.352113, 0.397162, 0.478276",\
              "0.283755, 0.303615, 0.330465, 0.375513, 0.456628",\
              "0.253752, 0.273612, 0.300462, 0.345511, 0.426625",\
              "0.212980, 0.232840, 0.259690, 0.304739, 0.385853"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.328077, 0.347937, 0.374787, 0.419835, 0.500950",\
              "0.305403, 0.325263, 0.352113, 0.397162, 0.478276",\
              "0.283755, 0.303615, 0.330465, 0.375513, 0.456628",\
              "0.253752, 0.273612, 0.300462, 0.345511, 0.426625",\
              "0.212980, 0.232840, 0.259690, 0.304739, 0.385853"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.149774, 0.140875, 0.129723, 0.113157, 0.090628",\
              "0.162418, 0.153520, 0.142367, 0.125801, 0.103272",\
              "0.171719, 0.162820, 0.151667, 0.135101, 0.112572",\
              "0.187497, 0.178598, 0.167446, 0.150880, 0.128350",\
              "0.203833, 0.194934, 0.183782, 0.167216, 0.144687"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.149774, 0.140875, 0.129723, 0.113157, 0.090628",\
              "0.162418, 0.153520, 0.142367, 0.125801, 0.103272",\
              "0.171719, 0.162820, 0.151667, 0.135101, 0.112572",\
              "0.187497, 0.178598, 0.167446, 0.150880, 0.128350",\
              "0.203833, 0.194934, 0.183782, 0.167216, 0.144687"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004004") ;
            }
            fall_power("scalar") {
                values ("0.004004") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_2_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001416 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.214531, 0.228369, 0.244184, 0.265970, 0.297116",\
              "0.205338, 0.219175, 0.234990, 0.256776, 0.287922",\
              "0.198645, 0.212482, 0.228297, 0.250084, 0.281230",\
              "0.187522, 0.201360, 0.217175, 0.238961, 0.270107",\
              "0.175715, 0.189552, 0.205368, 0.227154, 0.258300"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.214531, 0.228369, 0.244184, 0.265970, 0.297116",\
              "0.205338, 0.219175, 0.234990, 0.256776, 0.287922",\
              "0.198645, 0.212482, 0.228297, 0.250084, 0.281230",\
              "0.187522, 0.201360, 0.217175, 0.238961, 0.270107",\
              "0.175715, 0.189552, 0.205368, 0.227154, 0.258300"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.180658, 0.173565, 0.166683, 0.156309, 0.140609",\
              "0.193302, 0.186209, 0.179327, 0.168953, 0.153253",\
              "0.202602, 0.195509, 0.188627, 0.178253, 0.162553",\
              "0.218380, 0.211288, 0.204405, 0.194032, 0.178332",\
              "0.234717, 0.227624, 0.220742, 0.210368, 0.194668"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.180658, 0.173565, 0.166683, 0.156309, 0.140609",\
              "0.193302, 0.186209, 0.179327, 0.168953, 0.153253",\
              "0.202602, 0.195509, 0.188627, 0.178253, 0.162553",\
              "0.218380, 0.211288, 0.204405, 0.194032, 0.178332",\
              "0.234717, 0.227624, 0.220742, 0.210368, 0.194668"\
               ) ;
            }
        }

        
        pin(AB[2:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.025040") ;
            }
            fall_power("scalar") {
                values ("0.025040") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.341382, 0.386007, 0.429846, 0.509719, 0.664605",\
              "0.350687, 0.395312, 0.439150, 0.519024, 0.673910",\
              "0.357075, 0.401700, 0.445539, 0.525412, 0.680298",\
              "0.368201, 0.412826, 0.456665, 0.536538, 0.691424",\
              "0.379732, 0.424357, 0.468196, 0.548069, 0.702955"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.341382, 0.386007, 0.429846, 0.509719, 0.664605",\
              "0.350687, 0.395312, 0.439150, 0.519024, 0.673910",\
              "0.357075, 0.401700, 0.445539, 0.525412, 0.680298",\
              "0.368201, 0.412826, 0.456665, 0.536538, 0.691424",\
              "0.379732, 0.424357, 0.468196, 0.548069, 0.702955"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.181676, 0.214571, 0.247598, 0.308460, 0.424948",\
              "0.190537, 0.223432, 0.256460, 0.317322, 0.433809",\
              "0.196622, 0.229517, 0.262544, 0.323406, 0.439894",\
              "0.207218, 0.240113, 0.273140, 0.334002, 0.450490",\
              "0.218200, 0.251095, 0.284122, 0.344984, 0.461472"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.181676, 0.214571, 0.247598, 0.308460, 0.424948",\
              "0.190537, 0.223432, 0.256460, 0.317322, 0.433809",\
              "0.196622, 0.229517, 0.262544, 0.323406, 0.439894",\
              "0.207218, 0.240113, 0.273140, 0.334002, 0.450490",\
              "0.218200, 0.251095, 0.284122, 0.344984, 0.461472"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.036068, 0.104343, 0.177925, 0.330953, 0.650775" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.036068, 0.104343, 0.177925, 0.330953, 0.650775" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.028378, 0.081084, 0.141611, 0.260259, 0.502124" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.028378, 0.081084, 0.141611, 0.260259, 0.502124" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.001473, 0.001473, 0.001473, 0.001473, 0.001473") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 14.483475;
  }
  


}   /* cell() */

}   /* library() */

