DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "NSK600_tb"
unitName "tb_config_p"
)
]
instances [
(Instance
name "I0"
duLibraryName "NSK600_tb"
duName "tb_v11_port"
elements [
(GiElement
name "id"
type "integer range 0 to 1"
value "0"
)
]
mwi 0
uid 489,0
)
(Instance
name "I1"
duLibraryName "NSK600_tb"
duName "tb_mux_v11_status"
elements [
]
mwi 0
uid 498,0
)
(Instance
name "I2"
duLibraryName "NSK600_tb"
duName "tb_v11_port"
elements [
(GiElement
name "id"
type "integer range 0 to 1"
value "1"
)
]
mwi 0
uid 547,0
)
]
libraryRefs [
"ieee"
"NSK600_tb"
]
)
version "30.1"
appVersion "2010.2a (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_tb\\hdl_vm"
)
(vvPair
variable "HDSDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_tb\\hds_vm"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_tb\\hds_vm\\tb_v11_if\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_tb\\hds_vm\\tb_v11_if\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_tb\\hds_vm"
)
(vvPair
variable "appl"
value "HDL Author"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_tb\\hds_vm\\tb_v11_if"
)
(vvPair
variable "d_logical"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_tb\\hds_vm\\tb_v11_if"
)
(vvPair
variable "date"
value "2011-07-04"
)
(vvPair
variable "day"
value "Mo"
)
(vvPair
variable "day_long"
value "Montag"
)
(vvPair
variable "dd"
value "04"
)
(vvPair
variable "entity_name"
value "tb_v11_if"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "CH-L-0014426"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "NSK600_tb"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/NSK600_tb/work/"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "tb_v11_if"
)
(vvPair
variable "month"
value "Jul"
)
(vvPair
variable "month_long"
value "Juli"
)
(vvPair
variable "p"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_tb\\hds_vm\\tb_v11_if\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_tb\\hds_vm\\tb_v11_if\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "NSK600"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech_pe_6.5a\\win32pe"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "C:\\Program Files\\Mentor Graphics\\Precision_Synthesis 2010a_Update2.254\\Mgc_home\\bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "09:53:33"
)
(vvPair
variable "unit"
value "tb_v11_if"
)
(vvPair
variable "user"
value "chstrue"
)
(vvPair
variable "version"
value "2010.2a (Build 7)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 210,0
optionalChildren [
*1 (PortIoOut
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "87500,32625,89000,33375"
)
(Line
uid 12,0
sl 0
ro 270
xt "87000,33000,87500,33000"
pts [
"87000,33000"
"87500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
)
xt "90000,32500,93800,33500"
st "v11_c_aux"
blo "90000,33300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "v11_c_aux"
t "std_logic"
o 12
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,12200,21500,13000"
st "v11_c_aux    : std_logic"
)
)
*3 (PortIoOut
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "87500,15625,89000,16375"
)
(Line
uid 26,0
sl 0
ro 270
xt "87000,16000,87500,16000"
pts [
"87000,16000"
"87500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
)
xt "90000,15500,94700,16500"
st "v11_c_main"
blo "90000,16300"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "v11_c_main"
t "std_logic"
o 13
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,13000,21500,13800"
st "v11_c_main   : std_logic"
)
)
*5 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 90
xt "87500,34625,89000,35375"
)
(Line
uid 40,0
sl 0
ro 90
xt "87000,35000,87500,35000"
pts [
"87500,35000"
"87000,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
)
xt "90000,34500,93600,35500"
st "v11_i_aux"
blo "90000,35300"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
decl (Decl
n "v11_i_aux"
t "std_logic"
o 5
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,6600,21500,7400"
st "v11_i_aux    : std_logic"
)
)
*7 (PortIoIn
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 90
xt "87500,17625,89000,18375"
)
(Line
uid 54,0
sl 0
ro 90
xt "87000,18000,87500,18000"
pts [
"87500,18000"
"87000,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "90000,17500,94500,18500"
st "v11_i_main"
blo "90000,18300"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
decl (Decl
n "v11_i_main"
t "std_logic"
o 6
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,7400,21500,8200"
st "v11_i_main   : std_logic"
)
)
*9 (PortIoIn
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 90
xt "87500,28625,89000,29375"
)
(Line
uid 68,0
sl 0
ro 90
xt "87000,29000,87500,29000"
pts [
"87500,29000"
"87000,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
)
xt "90000,28500,94800,29500"
st "v11_rxd_aux"
blo "90000,29300"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 77,0
decl (Decl
n "v11_rxd_aux"
t "std_logic"
o 7
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,8200,21500,9000"
st "v11_rxd_aux  : std_logic"
)
)
*11 (PortIoIn
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 90
xt "87500,11625,89000,12375"
)
(Line
uid 82,0
sl 0
ro 90
xt "87000,12000,87500,12000"
pts [
"87500,12000"
"87000,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
)
xt "90000,11500,95300,12500"
st "v11_rxd_main"
blo "90000,12300"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 91,0
decl (Decl
n "v11_rxd_main"
t "std_logic"
o 8
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,9000,21500,9800"
st "v11_rxd_main : std_logic"
)
)
*13 (PortIoIn
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 90
xt "87500,30625,89000,31375"
)
(Line
uid 96,0
sl 0
ro 90
xt "87000,31000,87500,31000"
pts [
"87500,31000"
"87000,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
)
xt "90000,30500,94700,31500"
st "v11_txc_aux"
blo "90000,31300"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 105,0
decl (Decl
n "v11_txc_aux"
t "std_logic"
o 9
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,9800,21500,10600"
st "v11_txc_aux  : std_logic"
)
)
*15 (PortIoIn
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 90
xt "87500,13625,89000,14375"
)
(Line
uid 110,0
sl 0
ro 90
xt "87000,14000,87500,14000"
pts [
"87500,14000"
"87000,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
)
xt "90000,13500,95200,14500"
st "v11_txc_main"
blo "90000,14300"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 119,0
decl (Decl
n "v11_txc_main"
t "std_logic"
o 10
suid 8,0
)
declText (MLText
uid 120,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,10600,21500,11400"
st "v11_txc_main : std_logic"
)
)
*17 (PortIoOut
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "87500,26625,89000,27375"
)
(Line
uid 124,0
sl 0
ro 270
xt "87000,27000,87500,27000"
pts [
"87000,27000"
"87500,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
)
xt "90000,26500,94700,27500"
st "v11_txd_aux"
blo "90000,27300"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 133,0
decl (Decl
n "v11_txd_aux"
t "std_logic"
o 14
suid 9,0
)
declText (MLText
uid 134,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,13800,21500,14600"
st "v11_txd_aux  : std_logic"
)
)
*19 (PortIoOut
uid 135,0
shape (CompositeShape
uid 136,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 137,0
sl 0
ro 270
xt "87500,9625,89000,10375"
)
(Line
uid 138,0
sl 0
ro 270
xt "87000,10000,87500,10000"
pts [
"87000,10000"
"87500,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 139,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 140,0
va (VaSet
)
xt "90000,9500,95200,10500"
st "v11_txd_main"
blo "90000,10300"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 147,0
decl (Decl
n "v11_txd_main"
t "std_logic"
o 15
suid 10,0
)
declText (MLText
uid 148,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,14600,21500,15400"
st "v11_txd_main : std_logic"
)
)
*21 (PortIoOut
uid 149,0
shape (CompositeShape
uid 150,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 151,0
sl 0
ro 270
xt "87500,53625,89000,54375"
)
(Line
uid 152,0
sl 0
ro 270
xt "87000,54000,87500,54000"
pts [
"87000,54000"
"87500,54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 153,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 154,0
va (VaSet
)
xt "90000,53500,94700,54500"
st "v_11_status"
blo "90000,54300"
tm "WireNameMgr"
)
)
)
*22 (Net
uid 161,0
decl (Decl
n "v_11_status"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 16
suid 11,0
)
declText (MLText
uid 162,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,15400,31500,16200"
st "v_11_status  : std_logic_vector(1 DOWNTO 0)"
)
)
*23 (PortIoIn
uid 163,0
shape (CompositeShape
uid 164,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 165,0
sl 0
ro 270
xt "37000,9625,38500,10375"
)
(Line
uid 166,0
sl 0
ro 270
xt "38500,10000,39000,10000"
pts [
"38500,10000"
"39000,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 167,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 168,0
va (VaSet
)
xt "32800,9500,36000,10500"
st "testcase"
ju 2
blo "36000,10300"
tm "WireNameMgr"
)
)
)
*24 (Net
uid 176,0
decl (Decl
n "testcase"
t "t_testcase"
o 2
suid 12,0
)
declText (MLText
uid 177,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,4200,22000,5000"
st "testcase     : t_testcase"
)
)
*25 (SaComponent
uid 489,0
optionalChildren [
*26 (CptPort
uid 461,0
ps "OnEdgeStrategy"
shape (Triangle
uid 462,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,9625,58000,10375"
)
tg (CPTG
uid 463,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 464,0
va (VaSet
)
xt "59000,9500,62200,10500"
st "testcase"
blo "59000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "testcase"
t "t_testcase"
o 1
)
)
)
*27 (CptPort
uid 465,0
ps "OnEdgeStrategy"
shape (Triangle
uid 466,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,15625,58000,16375"
)
tg (CPTG
uid 467,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 468,0
va (VaSet
)
xt "59000,15500,62200,16500"
st "txd_busy"
blo "59000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txd_busy"
t "std_logic"
o 9
)
)
)
*28 (CptPort
uid 469,0
ps "OnEdgeStrategy"
shape (Triangle
uid 470,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,15625,72750,16375"
)
tg (CPTG
uid 471,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 472,0
va (VaSet
)
xt "68700,15500,71000,16500"
st "v11_c"
ju 2
blo "71000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "v11_c"
t "std_logic"
o 6
)
)
)
*29 (CptPort
uid 473,0
ps "OnEdgeStrategy"
shape (Triangle
uid 474,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,17625,72750,18375"
)
tg (CPTG
uid 475,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 476,0
va (VaSet
)
xt "68900,17500,71000,18500"
st "v11_i"
ju 2
blo "71000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "v11_i"
t "std_logic"
o 2
)
)
)
*30 (CptPort
uid 477,0
ps "OnEdgeStrategy"
shape (Triangle
uid 478,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,11625,72750,12375"
)
tg (CPTG
uid 479,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 480,0
va (VaSet
)
xt "68100,11500,71000,12500"
st "v11_rxd"
ju 2
blo "71000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "v11_rxd"
t "std_logic"
o 3
)
)
)
*31 (CptPort
uid 481,0
ps "OnEdgeStrategy"
shape (Triangle
uid 482,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,13625,72750,14375"
)
tg (CPTG
uid 483,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 484,0
va (VaSet
)
xt "68200,13500,71000,14500"
st "v11_txc"
ju 2
blo "71000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "v11_txc"
t "std_logic"
o 4
)
)
)
*32 (CptPort
uid 485,0
ps "OnEdgeStrategy"
shape (Triangle
uid 486,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,9625,72750,10375"
)
tg (CPTG
uid 487,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 488,0
va (VaSet
)
xt "68200,9500,71000,10500"
st "v11_txd"
ju 2
blo "71000,10300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "v11_txd"
t "std_logic"
o 7
)
)
)
*33 (CptPort
uid 636,0
ps "OnEdgeStrategy"
shape (Triangle
uid 637,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,17625,58000,18375"
)
tg (CPTG
uid 638,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 639,0
va (VaSet
)
xt "59000,17500,61500,18500"
st "failure"
blo "59000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "failure"
t "std_logic"
o 10
)
)
)
*34 (CptPort
uid 718,0
ps "OnEdgeStrategy"
shape (Triangle
uid 719,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,11625,58000,12375"
)
tg (CPTG
uid 720,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 721,0
va (VaSet
)
xt "59000,11500,63400,12500"
st "configured"
blo "59000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "configured"
t "std_logic"
o 5
)
)
)
*35 (CptPort
uid 929,0
ps "OnEdgeStrategy"
shape (Triangle
uid 930,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,19625,72750,20375"
)
tg (CPTG
uid 931,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 932,0
va (VaSet
)
xt "67900,19500,71000,20500"
st "clockout"
ju 2
blo "71000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clockout"
t "std_logic"
o 8
suid 10,0
)
)
)
]
shape (Rectangle
uid 490,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "58000,8000,72000,21000"
)
oxt "15000,6000,24000,18000"
ttg (MlTextGroup
uid 491,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*36 (Text
uid 492,0
va (VaSet
font "Arial,8,1"
)
xt "62850,13000,67350,14000"
st "NSK600_tb"
blo "62850,13800"
tm "BdLibraryNameMgr"
)
*37 (Text
uid 493,0
va (VaSet
font "Arial,8,1"
)
xt "62850,14000,68150,15000"
st "tb_v11_port"
blo "62850,14800"
tm "CptNameMgr"
)
*38 (Text
uid 494,0
va (VaSet
font "Arial,8,1"
)
xt "62850,15000,63850,16000"
st "I0"
blo "62850,15800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 495,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 496,0
text (MLText
uid 497,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,7200,77000,8000"
st "id = 0    ( integer range 0 to 1 ) "
)
header ""
)
elements [
(GiElement
name "id"
type "integer range 0 to 1"
value "0"
)
]
)
ordering 1
connectByName 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*39 (Blk
uid 498,0
shape (Rectangle
uid 499,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "36000,49000,60000,59000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 500,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*40 (Text
uid 501,0
va (VaSet
font "Arial,8,1"
)
xt "44750,52500,49250,53500"
st "NSK600_tb"
blo "44750,53300"
tm "BdLibraryNameMgr"
)
*41 (Text
uid 502,0
va (VaSet
font "Arial,8,1"
)
xt "44750,53500,52750,54500"
st "tb_mux_v11_status"
blo "44750,54300"
tm "BlkNameMgr"
)
*42 (Text
uid 503,0
va (VaSet
font "Arial,8,1"
)
xt "44750,54500,45750,55500"
st "I1"
blo "44750,55300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 504,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 505,0
text (MLText
uid 506,0
va (VaSet
font "Courier New,8,0"
)
xt "53750,62500,53750,62500"
)
header ""
)
elements [
]
)
ordering 1
blkPorts [
"failure0"
"failure1"
"txd_busy0"
"txd_busy1"
"txd_busy3"
"v11_busy"
"v_11_status"
"txd_busy2"
]
)
*43 (SaComponent
uid 547,0
optionalChildren [
*44 (CptPort
uid 556,0
ps "OnEdgeStrategy"
shape (Triangle
uid 557,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,26625,58000,27375"
)
tg (CPTG
uid 558,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 559,0
va (VaSet
)
xt "59000,26500,62200,27500"
st "testcase"
blo "59000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "testcase"
t "t_testcase"
o 1
)
)
)
*45 (CptPort
uid 560,0
ps "OnEdgeStrategy"
shape (Triangle
uid 561,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,32625,58000,33375"
)
tg (CPTG
uid 562,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 563,0
va (VaSet
)
xt "59000,32500,62200,33500"
st "txd_busy"
blo "59000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txd_busy"
t "std_logic"
o 9
)
)
)
*46 (CptPort
uid 564,0
ps "OnEdgeStrategy"
shape (Triangle
uid 565,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,32625,72750,33375"
)
tg (CPTG
uid 566,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 567,0
va (VaSet
)
xt "68700,32500,71000,33500"
st "v11_c"
ju 2
blo "71000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "v11_c"
t "std_logic"
o 6
)
)
)
*47 (CptPort
uid 568,0
ps "OnEdgeStrategy"
shape (Triangle
uid 569,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,34625,72750,35375"
)
tg (CPTG
uid 570,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 571,0
va (VaSet
)
xt "68900,34500,71000,35500"
st "v11_i"
ju 2
blo "71000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "v11_i"
t "std_logic"
o 2
)
)
)
*48 (CptPort
uid 572,0
ps "OnEdgeStrategy"
shape (Triangle
uid 573,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,28625,72750,29375"
)
tg (CPTG
uid 574,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 575,0
va (VaSet
)
xt "68100,28500,71000,29500"
st "v11_rxd"
ju 2
blo "71000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "v11_rxd"
t "std_logic"
o 3
)
)
)
*49 (CptPort
uid 576,0
ps "OnEdgeStrategy"
shape (Triangle
uid 577,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,30625,72750,31375"
)
tg (CPTG
uid 578,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 579,0
va (VaSet
)
xt "68200,30500,71000,31500"
st "v11_txc"
ju 2
blo "71000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "v11_txc"
t "std_logic"
o 4
)
)
)
*50 (CptPort
uid 580,0
ps "OnEdgeStrategy"
shape (Triangle
uid 581,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,26625,72750,27375"
)
tg (CPTG
uid 582,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 583,0
va (VaSet
)
xt "68200,26500,71000,27500"
st "v11_txd"
ju 2
blo "71000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "v11_txd"
t "std_logic"
o 7
)
)
)
*51 (CptPort
uid 640,0
ps "OnEdgeStrategy"
shape (Triangle
uid 641,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,34625,58000,35375"
)
tg (CPTG
uid 642,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 643,0
va (VaSet
)
xt "59000,34500,61500,35500"
st "failure"
blo "59000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "failure"
t "std_logic"
o 10
)
)
)
*52 (CptPort
uid 722,0
ps "OnEdgeStrategy"
shape (Triangle
uid 723,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57250,28625,58000,29375"
)
tg (CPTG
uid 724,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 725,0
va (VaSet
)
xt "59000,28500,63400,29500"
st "configured"
blo "59000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "configured"
t "std_logic"
o 5
)
)
)
*53 (CptPort
uid 925,0
ps "OnEdgeStrategy"
shape (Triangle
uid 926,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,36625,72750,37375"
)
tg (CPTG
uid 927,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 928,0
va (VaSet
)
xt "67900,36500,71000,37500"
st "clockout"
ju 2
blo "71000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clockout"
t "std_logic"
o 8
suid 10,0
)
)
)
]
shape (Rectangle
uid 548,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "58000,25000,72000,38000"
)
oxt "15000,6000,24000,18000"
ttg (MlTextGroup
uid 549,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*54 (Text
uid 550,0
va (VaSet
font "Arial,8,1"
)
xt "62850,30000,67350,31000"
st "NSK600_tb"
blo "62850,30800"
tm "BdLibraryNameMgr"
)
*55 (Text
uid 551,0
va (VaSet
font "Arial,8,1"
)
xt "62850,31000,68150,32000"
st "tb_v11_port"
blo "62850,31800"
tm "CptNameMgr"
)
*56 (Text
uid 552,0
va (VaSet
font "Arial,8,1"
)
xt "62850,32000,63850,33000"
st "I2"
blo "62850,32800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 553,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 554,0
text (MLText
uid 555,0
va (VaSet
font "Courier New,8,0"
)
xt "58000,24200,77000,25000"
st "id = 1    ( integer range 0 to 1 ) "
)
header ""
)
elements [
(GiElement
name "id"
type "integer range 0 to 1"
value "1"
)
]
)
ordering 1
connectByName 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*57 (Net
uid 598,0
decl (Decl
n "txd_busy1"
t "std_logic"
o 20
suid 13,0
)
declText (MLText
uid 599,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,19600,25000,20400"
st "SIGNAL txd_busy1    : std_logic"
)
)
*58 (Net
uid 606,0
decl (Decl
n "txd_busy0"
t "std_logic"
o 19
suid 14,0
)
declText (MLText
uid 607,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,18800,25000,19600"
st "SIGNAL txd_busy0    : std_logic"
)
)
*59 (PortIoOut
uid 614,0
shape (CompositeShape
uid 615,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 616,0
sl 0
ro 90
xt "-4000,55625,-2500,56375"
)
(Line
uid 617,0
sl 0
ro 90
xt "-2500,56000,-2000,56000"
pts [
"-2000,56000"
"-2500,56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 618,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 619,0
va (VaSet
)
xt "-8400,55500,-5000,56500"
st "v11_busy"
ju 2
blo "-5000,56300"
tm "WireNameMgr"
)
)
)
*60 (Net
uid 626,0
decl (Decl
n "v11_busy"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 11
suid 15,0
)
declText (MLText
uid 627,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,11400,31500,12200"
st "v11_busy     : std_logic_vector(3 DOWNTO 0)"
)
)
*61 (Net
uid 652,0
decl (Decl
n "failure0"
t "std_logic"
o 17
suid 16,0
)
declText (MLText
uid 653,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,17200,25000,18000"
st "SIGNAL failure0     : std_logic"
)
)
*62 (Net
uid 662,0
decl (Decl
n "failure1"
t "std_logic"
o 18
suid 17,0
)
declText (MLText
uid 663,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,18000,25000,18800"
st "SIGNAL failure1     : std_logic"
)
)
*63 (PortIoIn
uid 676,0
shape (CompositeShape
uid 677,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 678,0
sl 0
ro 270
xt "-4000,28625,-2500,29375"
)
(Line
uid 679,0
sl 0
ro 270
xt "-2500,29000,-2000,29000"
pts [
"-2500,29000"
"-2000,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 680,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 681,0
va (VaSet
)
xt "-9400,28500,-5000,29500"
st "configured"
ju 2
blo "-5000,29300"
tm "WireNameMgr"
)
)
)
*64 (Net
uid 688,0
decl (Decl
n "configured"
t "std_logic"
o 1
suid 18,0
)
declText (MLText
uid 689,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,3400,21500,4200"
st "configured   : std_logic"
)
)
*65 (PortIoIn
uid 809,0
shape (CompositeShape
uid 810,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 811,0
sl 0
ro 270
xt "-4000,51625,-2500,52375"
)
(Line
uid 812,0
sl 0
ro 270
xt "-2500,52000,-2000,52000"
pts [
"-2500,52000"
"-2000,52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 813,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 814,0
va (VaSet
)
xt "-8600,51500,-5000,52500"
st "txd_busy3"
ju 2
blo "-5000,52300"
tm "WireNameMgr"
)
)
)
*66 (Net
uid 825,0
decl (Decl
n "txd_busy3"
t "std_logic"
o 4
suid 20,0
)
declText (MLText
uid 826,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,5800,21500,6600"
st "txd_busy3    : std_logic"
)
)
*67 (PortIoIn
uid 883,0
shape (CompositeShape
uid 884,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 885,0
sl 0
ro 270
xt "-4000,53625,-2500,54375"
)
(Line
uid 886,0
sl 0
ro 270
xt "-2500,54000,-2000,54000"
pts [
"-2500,54000"
"-2000,54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 887,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 888,0
va (VaSet
)
xt "-8600,53500,-5000,54500"
st "txd_busy2"
ju 2
blo "-5000,54300"
tm "WireNameMgr"
)
)
)
*68 (Net
uid 895,0
decl (Decl
n "txd_busy2"
t "std_logic"
o 3
suid 21,0
)
declText (MLText
uid 896,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,5000,21500,5800"
st "txd_busy2    : std_logic"
)
)
*69 (CommentText
uid 1038,0
shape (Rectangle
uid 1039,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "33000,2000,53000,6000"
)
oxt "0,0,15000,5000"
text (MLText
uid 1040,0
va (VaSet
fg "0,0,32768"
)
xt "33200,2200,52500,5200"
st "
-----------------------------------------------------------
-- Last edited:
--   110630: bug fix (of old bugs) and adapt to R4

"
tm "CommentText"
wrapOption 3
visibleHeight 3600
visibleWidth 19600
)
)
*70 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "72750,33000,87000,33000"
pts [
"87000,33000"
"72750,33000"
]
)
start &1
end &46
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
)
xt "82000,32000,85800,33000"
st "v11_c_aux"
blo "82000,32800"
tm "WireNameMgr"
)
)
on &2
)
*71 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
)
xt "72750,16000,87000,16000"
pts [
"87000,16000"
"78000,16000"
"72750,16000"
]
)
start &3
end &28
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
)
xt "86000,15000,90700,16000"
st "v11_c_main"
blo "86000,15800"
tm "WireNameMgr"
)
)
on &4
)
*72 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
)
xt "72750,35000,87000,35000"
pts [
"87000,35000"
"72750,35000"
]
)
start &5
end &47
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
)
xt "79000,34000,82600,35000"
st "v11_i_aux"
blo "79000,34800"
tm "WireNameMgr"
)
)
on &6
)
*73 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "72750,18000,87000,18000"
pts [
"87000,18000"
"72750,18000"
]
)
start &7
end &29
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
)
xt "80000,17000,84500,18000"
st "v11_i_main"
blo "80000,17800"
tm "WireNameMgr"
)
)
on &8
)
*74 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "72750,29000,87000,29000"
pts [
"87000,29000"
"72750,29000"
]
)
start &9
end &48
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
)
xt "78000,28000,82800,29000"
st "v11_rxd_aux"
blo "78000,28800"
tm "WireNameMgr"
)
)
on &10
)
*75 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "72750,12000,87000,12000"
pts [
"87000,12000"
"72750,12000"
]
)
start &11
end &30
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
)
xt "81000,11000,86300,12000"
st "v11_rxd_main"
blo "81000,11800"
tm "WireNameMgr"
)
)
on &12
)
*76 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
)
xt "72750,31000,87000,31000"
pts [
"87000,31000"
"72750,31000"
]
)
start &13
end &49
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
)
xt "79000,30000,83700,31000"
st "v11_txc_aux"
blo "79000,30800"
tm "WireNameMgr"
)
)
on &14
)
*77 (Wire
uid 113,0
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
)
xt "72750,14000,87000,14000"
pts [
"87000,14000"
"72750,14000"
]
)
start &15
end &31
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
isHidden 1
)
xt "78000,13000,83200,14000"
st "v11_txc_main"
blo "78000,13800"
tm "WireNameMgr"
)
)
on &16
)
*78 (Wire
uid 127,0
shape (OrthoPolyLine
uid 128,0
va (VaSet
vasetType 3
)
xt "72750,27000,87000,27000"
pts [
"87000,27000"
"72750,27000"
]
)
start &17
end &50
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
isHidden 1
)
xt "82000,26000,86700,27000"
st "v11_txd_aux"
blo "82000,26800"
tm "WireNameMgr"
)
)
on &18
)
*79 (Wire
uid 141,0
shape (OrthoPolyLine
uid 142,0
va (VaSet
vasetType 3
)
xt "72750,10000,87000,10000"
pts [
"87000,10000"
"72750,10000"
]
)
start &19
end &32
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 146,0
va (VaSet
isHidden 1
)
xt "82000,9000,87200,10000"
st "v11_txd_main"
blo "82000,9800"
tm "WireNameMgr"
)
)
on &20
)
*80 (Wire
uid 155,0
shape (OrthoPolyLine
uid 156,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "60000,54000,87000,54000"
pts [
"87000,54000"
"60000,54000"
]
)
start &21
end &39
sat 32
eat 2
sty 1
st 0
sf 1
si 0
tg (WTG
uid 159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160,0
va (VaSet
isHidden 1
)
xt "69000,53000,75900,54000"
st "v_11_status : (1:0)"
blo "69000,53800"
tm "WireNameMgr"
)
)
on &22
)
*81 (Wire
uid 172,0
optionalChildren [
*82 (BdJunction
uid 588,0
ps "OnConnectorStrategy"
shape (Circle
uid 589,0
va (VaSet
vasetType 1
)
xt "41600,9600,42400,10400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 173,0
va (VaSet
vasetType 3
)
xt "39000,10000,57250,10000"
pts [
"39000,10000"
"57250,10000"
]
)
start &23
end &26
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 174,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 175,0
va (VaSet
isHidden 1
)
xt "41000,9000,44200,10000"
st "testcase"
blo "41000,9800"
tm "WireNameMgr"
)
)
on &24
)
*83 (Wire
uid 584,0
shape (OrthoPolyLine
uid 585,0
va (VaSet
vasetType 3
)
xt "42000,10000,57250,27000"
pts [
"42000,10000"
"42000,27000"
"57250,27000"
]
)
start &82
end &44
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 586,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 587,0
va (VaSet
)
xt "53250,26000,56450,27000"
st "testcase"
blo "53250,26800"
tm "WireNameMgr"
)
)
on &24
)
*84 (Wire
uid 592,0
shape (OrthoPolyLine
uid 593,0
va (VaSet
vasetType 3
)
xt "46000,16000,57250,49000"
pts [
"57250,16000"
"46000,16000"
"46000,49000"
]
)
start &27
end &39
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 596,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 597,0
va (VaSet
)
xt "53000,15000,56600,16000"
st "txd_busy0"
blo "53000,15800"
tm "WireNameMgr"
)
)
on &58
)
*85 (Wire
uid 600,0
shape (OrthoPolyLine
uid 601,0
va (VaSet
vasetType 3
)
xt "50000,33000,57250,49000"
pts [
"57250,33000"
"50000,33000"
"50000,49000"
]
)
start &45
end &39
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 604,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 605,0
va (VaSet
)
xt "53000,32000,56600,33000"
st "txd_busy1"
blo "53000,32800"
tm "WireNameMgr"
)
)
on &57
)
*86 (Wire
uid 620,0
shape (OrthoPolyLine
uid 621,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,56000,36000,56000"
pts [
"36000,56000"
"-2000,56000"
]
)
start &39
end &59
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 624,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 625,0
va (VaSet
isHidden 1
)
xt "0,60000,6000,61000"
st "v11_busy : (3:0)"
blo "0,60800"
tm "WireNameMgr"
)
)
on &60
)
*87 (Wire
uid 646,0
shape (OrthoPolyLine
uid 647,0
va (VaSet
vasetType 3
)
xt "48000,18000,57250,49000"
pts [
"57250,18000"
"48000,18000"
"48000,49000"
]
)
start &33
end &39
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 650,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 651,0
va (VaSet
)
xt "53000,17000,55900,18000"
st "failure0"
blo "53000,17800"
tm "WireNameMgr"
)
)
on &61
)
*88 (Wire
uid 656,0
shape (OrthoPolyLine
uid 657,0
va (VaSet
vasetType 3
)
xt "52000,35000,57250,49000"
pts [
"57250,35000"
"52000,35000"
"52000,49000"
]
)
start &51
end &39
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 660,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 661,0
va (VaSet
)
xt "53000,34000,55900,35000"
st "failure1"
blo "53000,34800"
tm "WireNameMgr"
)
)
on &62
)
*89 (Wire
uid 682,0
optionalChildren [
*90 (BdJunction
uid 730,0
ps "OnConnectorStrategy"
shape (Circle
uid 731,0
va (VaSet
vasetType 1
)
xt "43600,28600,44400,29400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 683,0
va (VaSet
vasetType 3
)
xt "-2000,29000,57250,29000"
pts [
"-2000,29000"
"57250,29000"
]
)
start &63
end &52
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 686,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 687,0
va (VaSet
isHidden 1
)
xt "0,28000,4400,29000"
st "configured"
blo "0,28800"
tm "WireNameMgr"
)
)
on &64
)
*91 (Wire
uid 726,0
shape (OrthoPolyLine
uid 727,0
va (VaSet
vasetType 3
)
xt "44000,12000,57250,29000"
pts [
"57250,12000"
"44000,12000"
"44000,29000"
]
)
start &34
end &90
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 728,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 729,0
va (VaSet
)
xt "52250,11000,56650,12000"
st "configured"
blo "52250,11800"
tm "WireNameMgr"
)
)
on &64
)
*92 (Wire
uid 815,0
shape (OrthoPolyLine
uid 816,0
va (VaSet
vasetType 3
)
xt "-2000,52000,36000,52000"
pts [
"-2000,52000"
"36000,52000"
]
)
start &65
end &39
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 819,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 820,0
va (VaSet
isHidden 1
)
xt "0,51000,3600,52000"
st "txd_busy3"
blo "0,51800"
tm "WireNameMgr"
)
)
on &66
)
*93 (Wire
uid 889,0
shape (OrthoPolyLine
uid 890,0
va (VaSet
vasetType 3
)
xt "-2000,54000,36000,54000"
pts [
"-2000,54000"
"36000,54000"
]
)
start &67
end &39
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 893,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 894,0
va (VaSet
isHidden 1
)
xt "0,53000,3600,54000"
st "txd_busy2"
blo "0,53800"
tm "WireNameMgr"
)
)
on &68
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *94 (PackageList
uid 211,0
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
uid 212,0
va (VaSet
font "arial,8,1"
)
xt "-8000,1000,-2600,2000"
st "Package List"
blo "-8000,1800"
)
*96 (MLText
uid 213,0
va (VaSet
)
xt "-8000,2000,4100,7000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
LIBRARY NSK600_tb;
USE NSK600_tb.tb_config_p.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 214,0
stg "VerticalLayoutStrategy"
textVec [
*97 (Text
uid 215,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*98 (Text
uid 216,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*99 (MLText
uid 217,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*100 (Text
uid 218,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*101 (MLText
uid 219,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*102 (Text
uid 220,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*103 (MLText
uid 221,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "336,208,1618,1008"
viewArea "22300,-16400,115844,41680"
cachedDiagramExtent "-9400,0,95300,61000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 49
yMargin 49
paperWidth 1077
paperHeight 1523
windowsPaperWidth 1077
windowsPaperHeight 1523
paperType "A3"
windowsPaperName "A3"
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-115000,0"
lastUid 1079,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*104 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*105 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*106 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,3200,6500"
st "I0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*107 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*108 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*109 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,1550,6500"
st "I0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*110 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*111 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*112 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,1900,6500"
st "I0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*113 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*114 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*115 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,1500,6500"
st "I0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*116 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*117 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*118 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1050,6500"
st "I0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*119 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*120 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*121 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*122 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*123 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*124 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "6000,1400,11400,2400"
st "Declarations"
blo "6000,2200"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "6000,2400,8700,3400"
st "Ports:"
blo "6000,3200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "6000,1400,9800,2400"
st "Pre User:"
blo "6000,2200"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "6000,1400,6000,1400"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "6000,16200,13100,17200"
st "Diagram Signals:"
blo "6000,17000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "6000,1400,10700,2400"
st "Post User:"
blo "6000,2200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "6000,1400,6000,1400"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 21,0
usingSuid 1
emptyRow *125 (LEmptyRow
)
uid 769,0
optionalChildren [
*126 (RefLabelRowHdr
)
*127 (TitleRowHdr
)
*128 (FilterRowHdr
)
*129 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*130 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*131 (GroupColHdr
tm "GroupColHdrMgr"
)
*132 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*133 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*134 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*135 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*136 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*137 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*138 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "v11_c_aux"
t "std_logic"
o 12
suid 1,0
)
)
uid 732,0
)
*139 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "v11_c_main"
t "std_logic"
o 13
suid 2,0
)
)
uid 734,0
)
*140 (LeafLogPort
port (LogicalPort
decl (Decl
n "v11_i_aux"
t "std_logic"
o 5
suid 3,0
)
)
uid 736,0
)
*141 (LeafLogPort
port (LogicalPort
decl (Decl
n "v11_i_main"
t "std_logic"
o 6
suid 4,0
)
)
uid 738,0
)
*142 (LeafLogPort
port (LogicalPort
decl (Decl
n "v11_rxd_aux"
t "std_logic"
o 7
suid 5,0
)
)
uid 740,0
)
*143 (LeafLogPort
port (LogicalPort
decl (Decl
n "v11_rxd_main"
t "std_logic"
o 8
suid 6,0
)
)
uid 742,0
)
*144 (LeafLogPort
port (LogicalPort
decl (Decl
n "v11_txc_aux"
t "std_logic"
o 9
suid 7,0
)
)
uid 744,0
)
*145 (LeafLogPort
port (LogicalPort
decl (Decl
n "v11_txc_main"
t "std_logic"
o 10
suid 8,0
)
)
uid 746,0
)
*146 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "v11_txd_aux"
t "std_logic"
o 14
suid 9,0
)
)
uid 748,0
)
*147 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "v11_txd_main"
t "std_logic"
o 15
suid 10,0
)
)
uid 750,0
)
*148 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "v_11_status"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 16
suid 11,0
)
)
uid 752,0
)
*149 (LeafLogPort
port (LogicalPort
decl (Decl
n "testcase"
t "t_testcase"
o 2
suid 12,0
)
)
uid 754,0
)
*150 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txd_busy1"
t "std_logic"
o 20
suid 13,0
)
)
uid 756,0
)
*151 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txd_busy0"
t "std_logic"
o 19
suid 14,0
)
)
uid 758,0
)
*152 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "v11_busy"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 11
suid 15,0
)
)
uid 760,0
)
*153 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "failure0"
t "std_logic"
o 17
suid 16,0
)
)
uid 762,0
)
*154 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "failure1"
t "std_logic"
o 18
suid 17,0
)
)
uid 764,0
)
*155 (LeafLogPort
port (LogicalPort
decl (Decl
n "configured"
t "std_logic"
o 1
suid 18,0
)
)
uid 766,0
)
*156 (LeafLogPort
port (LogicalPort
decl (Decl
n "txd_busy3"
t "std_logic"
o 4
suid 20,0
)
)
uid 827,0
)
*157 (LeafLogPort
port (LogicalPort
decl (Decl
n "txd_busy2"
t "std_logic"
o 3
suid 21,0
)
)
uid 882,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 782,0
optionalChildren [
*158 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *159 (MRCItem
litem &125
pos 20
dimension 20
)
uid 784,0
optionalChildren [
*160 (MRCItem
litem &126
pos 0
dimension 20
uid 785,0
)
*161 (MRCItem
litem &127
pos 1
dimension 23
uid 786,0
)
*162 (MRCItem
litem &128
pos 2
hidden 1
dimension 20
uid 787,0
)
*163 (MRCItem
litem &138
pos 3
dimension 20
uid 733,0
)
*164 (MRCItem
litem &139
pos 4
dimension 20
uid 735,0
)
*165 (MRCItem
litem &140
pos 5
dimension 20
uid 737,0
)
*166 (MRCItem
litem &141
pos 6
dimension 20
uid 739,0
)
*167 (MRCItem
litem &142
pos 7
dimension 20
uid 741,0
)
*168 (MRCItem
litem &143
pos 8
dimension 20
uid 743,0
)
*169 (MRCItem
litem &144
pos 9
dimension 20
uid 745,0
)
*170 (MRCItem
litem &145
pos 10
dimension 20
uid 747,0
)
*171 (MRCItem
litem &146
pos 11
dimension 20
uid 749,0
)
*172 (MRCItem
litem &147
pos 12
dimension 20
uid 751,0
)
*173 (MRCItem
litem &148
pos 13
dimension 20
uid 753,0
)
*174 (MRCItem
litem &149
pos 15
dimension 20
uid 755,0
)
*175 (MRCItem
litem &150
pos 16
dimension 20
uid 757,0
)
*176 (MRCItem
litem &151
pos 17
dimension 20
uid 759,0
)
*177 (MRCItem
litem &152
pos 2
dimension 20
uid 761,0
)
*178 (MRCItem
litem &153
pos 18
dimension 20
uid 763,0
)
*179 (MRCItem
litem &154
pos 19
dimension 20
uid 765,0
)
*180 (MRCItem
litem &155
pos 14
dimension 20
uid 767,0
)
*181 (MRCItem
litem &156
pos 1
dimension 20
uid 828,0
)
*182 (MRCItem
litem &157
pos 0
dimension 20
uid 881,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 788,0
optionalChildren [
*183 (MRCItem
litem &129
pos 0
dimension 20
uid 789,0
)
*184 (MRCItem
litem &131
pos 1
dimension 50
uid 790,0
)
*185 (MRCItem
litem &132
pos 2
dimension 100
uid 791,0
)
*186 (MRCItem
litem &133
pos 3
dimension 50
uid 792,0
)
*187 (MRCItem
litem &134
pos 4
dimension 100
uid 793,0
)
*188 (MRCItem
litem &135
pos 5
dimension 100
uid 794,0
)
*189 (MRCItem
litem &136
pos 6
dimension 50
uid 795,0
)
*190 (MRCItem
litem &137
pos 7
dimension 80
uid 796,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 783,0
vaOverrides [
]
)
]
)
uid 768,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *191 (LEmptyRow
)
uid 946,0
optionalChildren [
*192 (RefLabelRowHdr
)
*193 (TitleRowHdr
)
*194 (FilterRowHdr
)
*195 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*196 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*197 (GroupColHdr
tm "GroupColHdrMgr"
)
*198 (NameColHdr
tm "GenericNameColHdrMgr"
)
*199 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*200 (InitColHdr
tm "GenericValueColHdrMgr"
)
*201 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*202 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 958,0
optionalChildren [
*203 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *204 (MRCItem
litem &191
pos 0
dimension 20
)
uid 960,0
optionalChildren [
*205 (MRCItem
litem &192
pos 0
dimension 20
uid 961,0
)
*206 (MRCItem
litem &193
pos 1
dimension 23
uid 962,0
)
*207 (MRCItem
litem &194
pos 2
hidden 1
dimension 20
uid 963,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 964,0
optionalChildren [
*208 (MRCItem
litem &195
pos 0
dimension 20
uid 965,0
)
*209 (MRCItem
litem &197
pos 1
dimension 50
uid 966,0
)
*210 (MRCItem
litem &198
pos 2
dimension 100
uid 967,0
)
*211 (MRCItem
litem &199
pos 3
dimension 100
uid 968,0
)
*212 (MRCItem
litem &200
pos 4
dimension 50
uid 969,0
)
*213 (MRCItem
litem &201
pos 5
dimension 50
uid 970,0
)
*214 (MRCItem
litem &202
pos 6
dimension 80
uid 971,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 959,0
vaOverrides [
]
)
]
)
uid 945,0
type 1
)
activeModelName "BlockDiag"
)
