<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.19">
  <compounddef id="df/d9f/casper__common__add__sub__tb_8vhd" kind="file" language="VHDL">
    <compoundname>casper_common_add_sub_tb.vhd</compoundname>
    <innerclass refid="dc/df9/classcommon__add__sub__tb" prot="public">common_add_sub_tb</innerclass>
    <innerclass refid="d9/d25/classcommon__add__sub__tb_1_1tb" prot="private">common_add_sub_tb::tb</innerclass>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">-------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="2"><highlight class="comment">--</highlight></codeline>
<codeline lineno="3"><highlight class="comment">--<sp/>Copyright<sp/>2020</highlight></codeline>
<codeline lineno="4"><highlight class="comment">--<sp/>ASTRON<sp/>(Netherlands<sp/>Institute<sp/>for<sp/>Radio<sp/>Astronomy)<sp/>&lt;http://www.astron.nl/&gt;</highlight></codeline>
<codeline lineno="5"><highlight class="comment">--<sp/>P.O.Box<sp/>2,<sp/>7990<sp/>AA<sp/>Dwingeloo,<sp/>The<sp/>Netherlands</highlight></codeline>
<codeline lineno="6"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="7"><highlight class="comment">--<sp/>Licensed<sp/>under<sp/>the<sp/>Apache<sp/>License,<sp/>Version<sp/>2.0<sp/>(the<sp/>&quot;License&quot;);</highlight></codeline>
<codeline lineno="8"><highlight class="comment">--<sp/>you<sp/>may<sp/>not<sp/>use<sp/>this<sp/>file<sp/>except<sp/>in<sp/>compliance<sp/>with<sp/>the<sp/>License.</highlight></codeline>
<codeline lineno="9"><highlight class="comment">--<sp/>You<sp/>may<sp/>obtain<sp/>a<sp/>copy<sp/>of<sp/>the<sp/>License<sp/>at</highlight></codeline>
<codeline lineno="10"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="11"><highlight class="comment">--<sp/><sp/><sp/><sp/><sp/>http://www.apache.org/licenses/LICENSE-2.0</highlight></codeline>
<codeline lineno="12"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="13"><highlight class="comment">--<sp/>Unless<sp/>required<sp/>by<sp/>applicable<sp/>law<sp/>or<sp/>agreed<sp/>to<sp/>in<sp/>writing,<sp/>software</highlight></codeline>
<codeline lineno="14"><highlight class="comment">--<sp/>distributed<sp/>under<sp/>the<sp/>License<sp/>is<sp/>distributed<sp/>on<sp/>an<sp/>&quot;AS<sp/>IS&quot;<sp/>BASIS,</highlight></codeline>
<codeline lineno="15"><highlight class="comment">--<sp/>WITHOUT<sp/>WARRANTIES<sp/>OR<sp/>CONDITIONS<sp/>OF<sp/>ANY<sp/>KIND,<sp/>either<sp/>express<sp/>or<sp/>implied.</highlight></codeline>
<codeline lineno="16"><highlight class="comment">--<sp/>See<sp/>the<sp/>License<sp/>for<sp/>the<sp/>specific<sp/>language<sp/>governing<sp/>permissions<sp/>and</highlight></codeline>
<codeline lineno="17"><highlight class="comment">--<sp/>limitations<sp/>under<sp/>the<sp/>License.</highlight></codeline>
<codeline lineno="18"><highlight class="comment">--</highlight></codeline>
<codeline lineno="19"><highlight class="comment">-------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="20"></codeline>
<codeline lineno="21" refid="dc/df9/classcommon__add__sub__tb_1ad360e05ab5caa7085fa63b54ec67b7a2" refkind="member"><highlight class="vhdlkeyword">LIBRARY<sp/></highlight><highlight class="keywordflow">IEEE,<sp/>common_pkg_lib,<sp/>common_components_lib,<sp/>vunit_lib</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="22" refid="dc/df9/classcommon__add__sub__tb_1acd03516902501cd1c7296a98e22c6fcb" refkind="member"><highlight class="vhdlkeyword">USE<sp/></highlight><highlight class="normal"><ref refid="de/d7e/classcommon__add__sub_1ac1ebcc4faa34f687aecd1f2ffe111199" kindref="member">IEEE</ref>.std_logic_1164.</highlight><highlight class="keywordflow">ALL</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="23" refid="dc/df9/classcommon__add__sub__tb_1a2edc34402b573437d5f25fa90ba4013e" refkind="member"><highlight class="vhdlkeyword">USE<sp/></highlight><highlight class="normal"><ref refid="de/d7e/classcommon__add__sub_1ac1ebcc4faa34f687aecd1f2ffe111199" kindref="member">IEEE</ref>.numeric_std.</highlight><highlight class="keywordflow">ALL</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="24" refid="dc/df9/classcommon__add__sub__tb_1a2ab0f5c2024b78be223a07febed70b0b" refkind="member"><highlight class="vhdlkeyword">USE<sp/></highlight><highlight class="normal"><ref refid="de/d7e/classcommon__add__sub_1a4d579720ff86c6e8a625fcaadd27246a" kindref="member">common_pkg_lib</ref>.common_pkg.</highlight><highlight class="keywordflow">ALL</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="25"><highlight class="keywordflow">context</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">vunit_lib</highlight><highlight class="vhdlchar">.</highlight><highlight class="vhdlchar">vunit_context</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="26"></codeline>
<codeline lineno="27" refid="dc/df9/classcommon__add__sub__tb" refkind="compound"><highlight class="keywordflow">ENTITY<sp/></highlight><highlight class="normal"><ref refid="dc/df9/classcommon__add__sub__tb" kindref="compound">common_add_sub_tb</ref><sp/></highlight><highlight class="keywordflow">IS</highlight></codeline>
<codeline lineno="28"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">GENERIC</highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="29" refid="dc/df9/classcommon__add__sub__tb_1a5aedd21f81a3d972d8a0a2086defd815" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a5aedd21f81a3d972d8a0a2086defd815" kindref="member">runner_cfg</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">string</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="30" refid="dc/df9/classcommon__add__sub__tb_1afde758736b333f0a14012dd668959e0b" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1afde758736b333f0a14012dd668959e0b" kindref="member">g_direction</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STRING</highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">&quot;SUB&quot;</highlight><highlight class="normal">;</highlight><highlight class="comment"><sp/>--<sp/>&quot;SUB&quot;,<sp/>&quot;ADD&quot;<sp/>or<sp/>&quot;BOTH&quot;</highlight></codeline>
<codeline lineno="31" refid="dc/df9/classcommon__add__sub__tb_1a318762ed024fa17691d68b69d6bdf596" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a318762ed024fa17691d68b69d6bdf596" kindref="member">g_sel_add</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight><highlight class="comment"><sp/>--<sp/>&apos;0&apos;<sp/>=<sp/>sub,<sp/>&apos;1&apos;<sp/>=<sp/>add,<sp/>only<sp/>valid<sp/>for<sp/>g_direction<sp/>=<sp/>&quot;BOTH&quot;</highlight></codeline>
<codeline lineno="32" refid="dc/df9/classcommon__add__sub__tb_1ad41e917a5e60725f3a3fce637b752725" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1ad41e917a5e60725f3a3fce637b752725" kindref="member">g_pipeline_in</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">;</highlight><highlight class="comment"><sp/>--<sp/>input<sp/>pipelining<sp/>0<sp/>or<sp/>1</highlight></codeline>
<codeline lineno="33" refid="dc/df9/classcommon__add__sub__tb_1a9aee21d8ea63ba1cb909259535e0fe92" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a9aee21d8ea63ba1cb909259535e0fe92" kindref="member">g_pipeline_out</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="normal">;</highlight><highlight class="comment"><sp/>--<sp/>output<sp/>pipelining<sp/>&gt;=<sp/>0</highlight></codeline>
<codeline lineno="34" refid="dc/df9/classcommon__add__sub__tb_1a30ac30512f6b5604e66a2e31699555a0" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a30ac30512f6b5604e66a2e31699555a0" kindref="member">g_in_dat_w</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">5</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="35"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1ac9e8a078009978a6244676b1361729a3" kindref="member">g_out_dat_w</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">5</highlight><highlight class="comment"><sp/>--<sp/>g_in_dat_w<sp/>or<sp/>g_in_dat_w+1</highlight></codeline>
<codeline lineno="36" refid="dc/df9/classcommon__add__sub__tb_1ac9e8a078009978a6244676b1361729a3" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="37"><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/><ref refid="dc/df9/classcommon__add__sub__tb" kindref="compound">common_add_sub_tb</ref>;</highlight></codeline>
<codeline lineno="38"></codeline>
<codeline lineno="39" refid="d9/d25/classcommon__add__sub__tb_1_1tb" refkind="compound"><highlight class="keywordflow">ARCHITECTURE</highlight><highlight class="normal"><sp/><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb" kindref="compound">tb</ref><sp/></highlight><highlight class="keywordflow">OF</highlight><highlight class="normal"><sp/><ref refid="dc/df9/classcommon__add__sub__tb" kindref="compound">common_add_sub_tb</ref><sp/></highlight><highlight class="keywordflow">IS</highlight></codeline>
<codeline lineno="40"></codeline>
<codeline lineno="41" refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a8d0648b9cff0f4c2684d4213cbae7384" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">CONSTANT</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a8d0648b9cff0f4c2684d4213cbae7384" kindref="member">clk_period</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">TIME</highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">10</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">ns</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="42" refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a84624c570deef8404bd4d87dcb17a210" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">CONSTANT</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a84624c570deef8404bd4d87dcb17a210" kindref="member">c_pipeline</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1ad41e917a5e60725f3a3fce637b752725" kindref="member">g_pipeline_in</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">+</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a9aee21d8ea63ba1cb909259535e0fe92" kindref="member">g_pipeline_out</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="43"></codeline>
<codeline lineno="44"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>This<sp/>is<sp/>function<sp/>used<sp/>to<sp/>generate<sp/>the<sp/>expected<sp/>result<sp/>for<sp/>the<sp/>test<sp/>bench.</highlight></codeline>
<codeline lineno="45" refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a1b057fbd20d168fc9b85b4ae1af96b49" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">FUNCTION</highlight><highlight class="normal"><sp/><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a1b057fbd20d168fc9b85b4ae1af96b49" kindref="member">func_result</ref>(<ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a80f087ca17a417909273cb76c06fc0b5" kindref="member">in_a</ref>,<sp/><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1ae31a1015455b48576b65c38bf22ae796" kindref="member">in_b</ref><sp/>:<sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="normal">)<sp/></highlight><highlight class="keywordflow">RETURN</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IS</highlight></codeline>
<codeline lineno="46"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">VARIABLE</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">v_a</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">v_b</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">v_result</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">INTEGER</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="47"><highlight class="vhdlkeyword"><sp/><sp/><sp/><sp/>BEGIN</highlight></codeline>
<codeline lineno="48"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>--<sp/>Calculate<sp/>expected<sp/>result</highlight></codeline>
<codeline lineno="49"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">v_a</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TO_SINT</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a80f087ca17a417909273cb76c06fc0b5" kindref="member">in_a</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="50"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">v_b</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TO_SINT</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1ae31a1015455b48576b65c38bf22ae796" kindref="member">in_b</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="51"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1afde758736b333f0a14012dd668959e0b" kindref="member">g_direction</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">&quot;ADD&quot;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">THEN</highlight></codeline>
<codeline lineno="52"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">v_result</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">v_a</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">+</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">v_b</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="53"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="54"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1afde758736b333f0a14012dd668959e0b" kindref="member">g_direction</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">&quot;SUB&quot;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">THEN</highlight></codeline>
<codeline lineno="55"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">v_result</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">v_a</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">v_b</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="56"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="57"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1afde758736b333f0a14012dd668959e0b" kindref="member">g_direction</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">&quot;BOTH&quot;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">AND</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a318762ed024fa17691d68b69d6bdf596" kindref="member">g_sel_add</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">THEN</highlight></codeline>
<codeline lineno="58"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">v_result</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">v_a</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">+</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">v_b</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="59"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="60"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1afde758736b333f0a14012dd668959e0b" kindref="member">g_direction</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">&quot;BOTH&quot;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">AND</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a318762ed024fa17691d68b69d6bdf596" kindref="member">g_sel_add</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">THEN</highlight></codeline>
<codeline lineno="61"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">v_result</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">v_a</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">v_b</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="62"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="63"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>--<sp/>Wrap<sp/>to<sp/>avoid<sp/>warning:<sp/>NUMERIC_STD.TO_SIGNED:<sp/>vector<sp/>truncated</highlight></codeline>
<codeline lineno="64"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">v_result</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="vhdlchar">*</highlight><highlight class="vhdlchar">*</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1ac9e8a078009978a6244676b1361729a3" kindref="member">g_out_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">THEN</highlight></codeline>
<codeline lineno="65"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">v_result</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">v_result</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="vhdlchar">*</highlight><highlight class="vhdlchar">*</highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1ac9e8a078009978a6244676b1361729a3" kindref="member">g_out_dat_w</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="66"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="67"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">v_result</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="vhdlchar">*</highlight><highlight class="vhdlchar">*</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1ac9e8a078009978a6244676b1361729a3" kindref="member">g_out_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">THEN</highlight></codeline>
<codeline lineno="68"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">v_result</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">v_result</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">+</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="vhdlchar">*</highlight><highlight class="vhdlchar">*</highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1ac9e8a078009978a6244676b1361729a3" kindref="member">g_out_dat_w</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="69"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="70"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">RETURN</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TO_SVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">v_result</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1ac9e8a078009978a6244676b1361729a3" kindref="member">g_out_dat_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="71"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="72"></codeline>
<codeline lineno="73" refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a77e8ea7e92be5c22d0e935c5046cf9af" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">SIGNAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a77e8ea7e92be5c22d0e935c5046cf9af" kindref="member">tb_end</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="74" refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a81d0496ef2e04edfff0e21e41a634abb" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">SIGNAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a81d0496ef2e04edfff0e21e41a634abb" kindref="member">rst</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="75" refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a45f35ecd038d40b5b8d246fc3ad590cd" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">SIGNAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a45f35ecd038d40b5b8d246fc3ad590cd" kindref="member">clk</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="76" refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a80f087ca17a417909273cb76c06fc0b5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">SIGNAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a80f087ca17a417909273cb76c06fc0b5" kindref="member">in_a</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a30ac30512f6b5604e66a2e31699555a0" kindref="member">g_in_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="77" refid="d9/d25/classcommon__add__sub__tb_1_1tb_1ae31a1015455b48576b65c38bf22ae796" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">SIGNAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1ae31a1015455b48576b65c38bf22ae796" kindref="member">in_b</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a30ac30512f6b5604e66a2e31699555a0" kindref="member">g_in_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="78" refid="d9/d25/classcommon__add__sub__tb_1_1tb_1ab0d00fc8f2a2217a689fd1d7d3c58124" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">SIGNAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1ab0d00fc8f2a2217a689fd1d7d3c58124" kindref="member">out_result</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1ac9e8a078009978a6244676b1361729a3" kindref="member">g_out_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight><highlight class="comment"><sp/>--<sp/>combinatorial<sp/>result</highlight></codeline>
<codeline lineno="79" refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a2cc3cf971aa2dddd278d722832698d26" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">SIGNAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a2cc3cf971aa2dddd278d722832698d26" kindref="member">result_expected</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1ac9e8a078009978a6244676b1361729a3" kindref="member">g_out_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight><highlight class="comment"><sp/>--<sp/>pipelined<sp/>results</highlight></codeline>
<codeline lineno="80" refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a66f8e96c021ce91dec635bec0b868829" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">SIGNAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a66f8e96c021ce91dec635bec0b868829" kindref="member">result_rtl</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1ac9e8a078009978a6244676b1361729a3" kindref="member">g_out_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="81"></codeline>
<codeline lineno="82"><highlight class="vhdlkeyword">BEGIN</highlight></codeline>
<codeline lineno="83"></codeline>
<codeline lineno="84"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a45f35ecd038d40b5b8d246fc3ad590cd" kindref="member">clk</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">NOT</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a45f35ecd038d40b5b8d246fc3ad590cd" kindref="member">clk</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">OR</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a77e8ea7e92be5c22d0e935c5046cf9af" kindref="member">tb_end</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">AFTER</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a8d0648b9cff0f4c2684d4213cbae7384" kindref="member">clk_period</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">/</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="85"></codeline>
<codeline lineno="86"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>run<sp/>1<sp/>us<sp/>or<sp/>-all</highlight></codeline>
<codeline lineno="87" refid="d9/d25/classcommon__add__sub__tb_1_1tb_1ae4b8a37d9ffc9d5e2137bfb1ff835b36" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>p_in_stimuli<sp/>:<sp/></highlight><highlight class="keywordflow">PROCESS</highlight></codeline>
<codeline lineno="88"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">BEGIN</highlight></codeline>
<codeline lineno="89"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">test_runner_setup</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">runner</highlight><highlight class="vhdlchar">,</highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a5aedd21f81a3d972d8a0a2086defd815" kindref="member">runner_cfg</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="90"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a81d0496ef2e04edfff0e21e41a634abb" kindref="member">rst</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="91"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a80f087ca17a417909273cb76c06fc0b5" kindref="member">in_a</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TO_SVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a30ac30512f6b5604e66a2e31699555a0" kindref="member">g_in_dat_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="92"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1ae31a1015455b48576b65c38bf22ae796" kindref="member">in_b</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TO_SVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a30ac30512f6b5604e66a2e31699555a0" kindref="member">g_in_dat_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="93"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">WAIT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">UNTIL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">rising_edge</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a45f35ecd038d40b5b8d246fc3ad590cd" kindref="member">clk</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="94"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">FOR</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">I</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">TO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">9</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">LOOP</highlight></codeline>
<codeline lineno="95"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">WAIT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">UNTIL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">rising_edge</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a45f35ecd038d40b5b8d246fc3ad590cd" kindref="member">clk</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="96"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">LOOP</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="97"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a81d0496ef2e04edfff0e21e41a634abb" kindref="member">rst</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="98"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">FOR</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">I</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">TO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">9</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">LOOP</highlight></codeline>
<codeline lineno="99"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">WAIT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">UNTIL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">rising_edge</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a45f35ecd038d40b5b8d246fc3ad590cd" kindref="member">clk</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="100"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">LOOP</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="101"></codeline>
<codeline lineno="102"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>--<sp/>Some<sp/>special<sp/>combinations</highlight></codeline>
<codeline lineno="103"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a80f087ca17a417909273cb76c06fc0b5" kindref="member">in_a</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TO_SVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a30ac30512f6b5604e66a2e31699555a0" kindref="member">g_in_dat_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="104"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1ae31a1015455b48576b65c38bf22ae796" kindref="member">in_b</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TO_SVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">5</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a30ac30512f6b5604e66a2e31699555a0" kindref="member">g_in_dat_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="105"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">WAIT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">UNTIL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">rising_edge</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a45f35ecd038d40b5b8d246fc3ad590cd" kindref="member">clk</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="106"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a80f087ca17a417909273cb76c06fc0b5" kindref="member">in_a</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TO_SVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a30ac30512f6b5604e66a2e31699555a0" kindref="member">g_in_dat_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="107"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1ae31a1015455b48576b65c38bf22ae796" kindref="member">in_b</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TO_SVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">5</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a30ac30512f6b5604e66a2e31699555a0" kindref="member">g_in_dat_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="108"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">WAIT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">UNTIL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">rising_edge</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a45f35ecd038d40b5b8d246fc3ad590cd" kindref="member">clk</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="109"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a80f087ca17a417909273cb76c06fc0b5" kindref="member">in_a</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TO_SVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">3</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a30ac30512f6b5604e66a2e31699555a0" kindref="member">g_in_dat_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="110"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1ae31a1015455b48576b65c38bf22ae796" kindref="member">in_b</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TO_SVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">9</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a30ac30512f6b5604e66a2e31699555a0" kindref="member">g_in_dat_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="111"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">WAIT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">UNTIL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">rising_edge</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a45f35ecd038d40b5b8d246fc3ad590cd" kindref="member">clk</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="112"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a80f087ca17a417909273cb76c06fc0b5" kindref="member">in_a</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TO_SVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">3</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a30ac30512f6b5604e66a2e31699555a0" kindref="member">g_in_dat_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="113"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1ae31a1015455b48576b65c38bf22ae796" kindref="member">in_b</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TO_SVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">9</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a30ac30512f6b5604e66a2e31699555a0" kindref="member">g_in_dat_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="114"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">WAIT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">UNTIL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">rising_edge</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a45f35ecd038d40b5b8d246fc3ad590cd" kindref="member">clk</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="115"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a80f087ca17a417909273cb76c06fc0b5" kindref="member">in_a</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TO_SVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">11</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a30ac30512f6b5604e66a2e31699555a0" kindref="member">g_in_dat_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="116"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1ae31a1015455b48576b65c38bf22ae796" kindref="member">in_b</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TO_SVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">15</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a30ac30512f6b5604e66a2e31699555a0" kindref="member">g_in_dat_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="117"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">WAIT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">UNTIL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">rising_edge</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a45f35ecd038d40b5b8d246fc3ad590cd" kindref="member">clk</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="118"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a80f087ca17a417909273cb76c06fc0b5" kindref="member">in_a</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TO_SVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">11</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a30ac30512f6b5604e66a2e31699555a0" kindref="member">g_in_dat_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="119"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1ae31a1015455b48576b65c38bf22ae796" kindref="member">in_b</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TO_SVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">15</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a30ac30512f6b5604e66a2e31699555a0" kindref="member">g_in_dat_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="120"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">WAIT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">UNTIL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">rising_edge</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a45f35ecd038d40b5b8d246fc3ad590cd" kindref="member">clk</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="121"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a80f087ca17a417909273cb76c06fc0b5" kindref="member">in_a</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TO_SVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">11</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a30ac30512f6b5604e66a2e31699555a0" kindref="member">g_in_dat_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="122"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1ae31a1015455b48576b65c38bf22ae796" kindref="member">in_b</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TO_SVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">15</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a30ac30512f6b5604e66a2e31699555a0" kindref="member">g_in_dat_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="123"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">WAIT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">UNTIL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">rising_edge</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a45f35ecd038d40b5b8d246fc3ad590cd" kindref="member">clk</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="124"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a80f087ca17a417909273cb76c06fc0b5" kindref="member">in_a</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TO_SVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">11</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a30ac30512f6b5604e66a2e31699555a0" kindref="member">g_in_dat_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="125"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1ae31a1015455b48576b65c38bf22ae796" kindref="member">in_b</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TO_SVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">15</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a30ac30512f6b5604e66a2e31699555a0" kindref="member">g_in_dat_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="126"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">WAIT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">UNTIL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">rising_edge</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a45f35ecd038d40b5b8d246fc3ad590cd" kindref="member">clk</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="127"></codeline>
<codeline lineno="128"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">FOR</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">I</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">TO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">49</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">LOOP</highlight></codeline>
<codeline lineno="129"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">WAIT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">UNTIL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">rising_edge</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a45f35ecd038d40b5b8d246fc3ad590cd" kindref="member">clk</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="130"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">LOOP</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="131"></codeline>
<codeline lineno="132"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>--<sp/>All<sp/>combinations</highlight></codeline>
<codeline lineno="133"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">FOR</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">I</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="vhdlchar">*</highlight><highlight class="vhdlchar">*</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a30ac30512f6b5604e66a2e31699555a0" kindref="member">g_in_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">TO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="vhdlchar">*</highlight><highlight class="vhdlchar">*</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a30ac30512f6b5604e66a2e31699555a0" kindref="member">g_in_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">LOOP</highlight></codeline>
<codeline lineno="134"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">FOR</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">J</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="vhdlchar">*</highlight><highlight class="vhdlchar">*</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a30ac30512f6b5604e66a2e31699555a0" kindref="member">g_in_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">TO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="vhdlchar">*</highlight><highlight class="vhdlchar">*</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a30ac30512f6b5604e66a2e31699555a0" kindref="member">g_in_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">LOOP</highlight></codeline>
<codeline lineno="135"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a80f087ca17a417909273cb76c06fc0b5" kindref="member">in_a</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TO_SVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">I</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a30ac30512f6b5604e66a2e31699555a0" kindref="member">g_in_dat_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="136"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1ae31a1015455b48576b65c38bf22ae796" kindref="member">in_b</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TO_SVEC</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">J</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="dc/df9/classcommon__add__sub__tb_1a30ac30512f6b5604e66a2e31699555a0" kindref="member">g_in_dat_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="137"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">WAIT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">UNTIL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">rising_edge</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a45f35ecd038d40b5b8d246fc3ad590cd" kindref="member">clk</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="138"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">LOOP</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="139"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">LOOP</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="140"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">WAIT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">UNTIL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">rising_edge</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a45f35ecd038d40b5b8d246fc3ad590cd" kindref="member">clk</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="141"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a77e8ea7e92be5c22d0e935c5046cf9af" kindref="member">tb_end</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="142"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">test_runner_cleanup</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">runner</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="143"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">PROCESS</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="144"></codeline>
<codeline lineno="145"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1ab0d00fc8f2a2217a689fd1d7d3c58124" kindref="member">out_result</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">func_result</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a80f087ca17a417909273cb76c06fc0b5" kindref="member">in_a</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1ae31a1015455b48576b65c38bf22ae796" kindref="member">in_b</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="146"></codeline>
<codeline lineno="147"><highlight class="normal"><sp/><sp/><sp/><sp/>u_result<sp/>:<sp/></highlight><highlight class="keywordflow">ENTITY</highlight><highlight class="normal"><sp/>common_components_lib.common_pipeline</highlight></codeline>
<codeline lineno="148"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">GENERIC</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">MAP</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="149"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_representation<sp/>=&gt;<sp/></highlight><highlight class="keyword">&quot;SIGNED&quot;</highlight><highlight class="normal">,</highlight></codeline>
<codeline lineno="150"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_pipeline<sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a84624c570deef8404bd4d87dcb17a210" kindref="member">c_pipeline</ref>,</highlight></codeline>
<codeline lineno="151"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_reset_value<sp/><sp/><sp/><sp/>=&gt;<sp/></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">,</highlight></codeline>
<codeline lineno="152"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_in_dat_w<sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="dc/df9/classcommon__add__sub__tb_1ac9e8a078009978a6244676b1361729a3" kindref="member">g_out_dat_w</ref>,</highlight></codeline>
<codeline lineno="153"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_out_dat_w<sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="dc/df9/classcommon__add__sub__tb_1ac9e8a078009978a6244676b1361729a3" kindref="member">g_out_dat_w</ref></highlight></codeline>
<codeline lineno="154"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="155"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">PORT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">MAP</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="156"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>rst<sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a81d0496ef2e04edfff0e21e41a634abb" kindref="member">rst</ref>,</highlight></codeline>
<codeline lineno="157"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>clk<sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a45f35ecd038d40b5b8d246fc3ad590cd" kindref="member">clk</ref>,</highlight></codeline>
<codeline lineno="158"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>clken<sp/><sp/><sp/>=&gt;<sp/>&apos;1&apos;,</highlight></codeline>
<codeline lineno="159"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>in_dat<sp/><sp/>=&gt;<sp/><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1ab0d00fc8f2a2217a689fd1d7d3c58124" kindref="member">out_result</ref>,</highlight></codeline>
<codeline lineno="160"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>out_dat<sp/>=&gt;<sp/><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a2cc3cf971aa2dddd278d722832698d26" kindref="member">result_expected</ref></highlight></codeline>
<codeline lineno="161"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="162"></codeline>
<codeline lineno="163"><highlight class="normal"><sp/><sp/><sp/><sp/>u_dut_rtl<sp/>:<sp/></highlight><highlight class="keywordflow">ENTITY</highlight><highlight class="normal"><sp/>work.<ref refid="de/d7e/classcommon__add__sub" kindref="compound">common_add_sub</ref></highlight></codeline>
<codeline lineno="164"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">GENERIC</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">MAP</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="165"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="de/d7e/classcommon__add__sub_1a499aa826d26cded72bd38b628ded8105" kindref="member">g_direction</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="dc/df9/classcommon__add__sub__tb_1afde758736b333f0a14012dd668959e0b" kindref="member">g_direction</ref>,</highlight></codeline>
<codeline lineno="166"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="de/d7e/classcommon__add__sub_1a64841845ee37710460b61b493d2f4979" kindref="member">g_representation</ref><sp/><sp/>=&gt;<sp/></highlight><highlight class="keyword">&quot;SIGNED&quot;</highlight><highlight class="normal">,</highlight></codeline>
<codeline lineno="167"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="de/d7e/classcommon__add__sub_1ade830d6ebcf89e543a6d4dff4048e3e8" kindref="member">g_pipeline_input</ref><sp/><sp/>=&gt;<sp/><ref refid="dc/df9/classcommon__add__sub__tb_1ad41e917a5e60725f3a3fce637b752725" kindref="member">g_pipeline_in</ref>,</highlight></codeline>
<codeline lineno="168"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="de/d7e/classcommon__add__sub_1a5981b29e1ee07dc9d940751e3a422a80" kindref="member">g_pipeline_output</ref><sp/>=&gt;<sp/><ref refid="dc/df9/classcommon__add__sub__tb_1a9aee21d8ea63ba1cb909259535e0fe92" kindref="member">g_pipeline_out</ref>,</highlight></codeline>
<codeline lineno="169"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="de/d7e/classcommon__add__sub_1a2a9792e15af50383bf6156af163d2ae6" kindref="member">g_in_dat_w</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="dc/df9/classcommon__add__sub__tb_1a30ac30512f6b5604e66a2e31699555a0" kindref="member">g_in_dat_w</ref>,</highlight></codeline>
<codeline lineno="170"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="de/d7e/classcommon__add__sub_1a702f1fa3d48604774c322fd2e8130b96" kindref="member">g_out_dat_w</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="dc/df9/classcommon__add__sub__tb_1ac9e8a078009978a6244676b1361729a3" kindref="member">g_out_dat_w</ref></highlight></codeline>
<codeline lineno="171"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="172"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">PORT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">MAP</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="173"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="de/d7e/classcommon__add__sub_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a45f35ecd038d40b5b8d246fc3ad590cd" kindref="member">clk</ref>,</highlight></codeline>
<codeline lineno="174"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="de/d7e/classcommon__add__sub_1acea3987784765b87fe360c8ece3c7587" kindref="member">clken</ref><sp/><sp/><sp/>=&gt;<sp/>&apos;1&apos;,</highlight></codeline>
<codeline lineno="175"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="de/d7e/classcommon__add__sub_1a4fa755f20b2745b4c3484938582e1c3a" kindref="member">sel_add</ref><sp/>=&gt;<sp/><ref refid="dc/df9/classcommon__add__sub__tb_1a318762ed024fa17691d68b69d6bdf596" kindref="member">g_sel_add</ref>,</highlight></codeline>
<codeline lineno="176"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="de/d7e/classcommon__add__sub_1a31a0d23ea0399b883c384eaa3a28164a" kindref="member">in_a</ref><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a80f087ca17a417909273cb76c06fc0b5" kindref="member">in_a</ref>,</highlight></codeline>
<codeline lineno="177"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="de/d7e/classcommon__add__sub_1ab886a00fc6e478705fbee505c314c0b7" kindref="member">in_b</ref><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1ae31a1015455b48576b65c38bf22ae796" kindref="member">in_b</ref>,</highlight></codeline>
<codeline lineno="178"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="de/d7e/classcommon__add__sub_1a9c774474d4c9f39a467caa59f4f95058" kindref="member">result</ref><sp/><sp/>=&gt;<sp/><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a66f8e96c021ce91dec635bec0b868829" kindref="member">result_rtl</ref></highlight></codeline>
<codeline lineno="179"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="180"></codeline>
<codeline lineno="181" refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a14194039d9411eb82e59a9b4ea7927ef" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>p_verify<sp/>:<sp/></highlight><highlight class="keywordflow">PROCESS</highlight><highlight class="normal">(<ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a81d0496ef2e04edfff0e21e41a634abb" kindref="member">rst</ref>,<sp/><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a45f35ecd038d40b5b8d246fc3ad590cd" kindref="member">clk</ref>)</highlight></codeline>
<codeline lineno="182"><highlight class="vhdlkeyword"><sp/><sp/><sp/><sp/>BEGIN</highlight></codeline>
<codeline lineno="183"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a81d0496ef2e04edfff0e21e41a634abb" kindref="member">rst</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">THEN</highlight></codeline>
<codeline lineno="184"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">rising_edge</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a45f35ecd038d40b5b8d246fc3ad590cd" kindref="member">clk</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">THEN</highlight></codeline>
<codeline lineno="185"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">check</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a66f8e96c021ce91dec635bec0b868829" kindref="member">result_rtl</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a2cc3cf971aa2dddd278d722832698d26" kindref="member">result_expected</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="keyword">&quot;Error:<sp/>wrong<sp/>RTL<sp/>result,<sp/>expected:<sp/>&quot;</highlight><highlight class="vhdlchar">&amp;</highlight><highlight class="vhdlchar">to_hstring</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a2cc3cf971aa2dddd278d722832698d26" kindref="member">result_expected</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">&amp;</highlight><highlight class="keyword">&quot;<sp/>but<sp/>got:<sp/>&quot;</highlight><highlight class="vhdlchar">&amp;</highlight><highlight class="vhdlchar">to_hstring</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d9/d25/classcommon__add__sub__tb_1_1tb_1a66f8e96c021ce91dec635bec0b868829" kindref="member">result_rtl</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="186"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="187"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="188"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">PROCESS</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="189"><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/>tb;</highlight></codeline>
    </programlisting>
    <location file="/home/talon/Documents/CASPERWORK/CASPERFFT/casper_adder/casper_common_add_sub_tb.vhd"/>
  </compounddef>
</doxygen>
