{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642399471766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642399471772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 17 13:04:31 2022 " "Processing started: Mon Jan 17 13:04:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642399471772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399471772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off serial_uart -c serial_uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off serial_uart -c serial_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399471772 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642399473978 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642399473978 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "serial_uart.qsys " "Elaborating Platform Designer system entity \"serial_uart.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399497019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.17.13:05:02 Progress: Loading serial_uart/serial_uart.qsys " "2022.01.17.13:05:02 Progress: Loading serial_uart/serial_uart.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399502118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.17.13:05:03 Progress: Reading input file " "2022.01.17.13:05:03 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399503229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.17.13:05:03 Progress: Adding clk \[clock_source 17.1\] " "2022.01.17.13:05:03 Progress: Adding clk \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399503371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.17.13:05:04 Progress: Parameterizing module clk " "2022.01.17.13:05:04 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399504413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.17.13:05:04 Progress: Adding led \[altera_avalon_pio 17.1\] " "2022.01.17.13:05:04 Progress: Adding led \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399504416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.17.13:05:04 Progress: Parameterizing module led " "2022.01.17.13:05:04 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399504644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.17.13:05:04 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 17.1\] " "2022.01.17.13:05:04 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399504648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.17.13:05:05 Progress: Parameterizing module nios2_gen2_0 " "2022.01.17.13:05:05 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399505021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.17.13:05:05 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\] " "2022.01.17.13:05:05 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399505028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.17.13:05:05 Progress: Parameterizing module onchip_memory2_0 " "2022.01.17.13:05:05 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399505090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.17.13:05:05 Progress: Adding uart \[altera_avalon_uart 17.1\] " "2022.01.17.13:05:05 Progress: Adding uart \[altera_avalon_uart 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399505091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.17.13:05:05 Progress: Parameterizing module uart " "2022.01.17.13:05:05 Progress: Parameterizing module uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399505132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.17.13:05:05 Progress: Building connections " "2022.01.17.13:05:05 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399505139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.17.13:05:05 Progress: Parameterizing connections " "2022.01.17.13:05:05 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399505201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.17.13:05:05 Progress: Validating " "2022.01.17.13:05:05 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399505203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.17.13:05:07 Progress: Done reading input file " "2022.01.17.13:05:07 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399507072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Serial_uart: Generating serial_uart \"serial_uart\" for QUARTUS_SYNTH " "Serial_uart: Generating serial_uart \"serial_uart\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399509734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'serial_uart_led' " "Led: Starting RTL generation for module 'serial_uart_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399517730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=serial_uart_led --dir=C:/Users/DELL/AppData/Local/Temp/alt9009_6880206281136989427.dir/0002_led_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9009_6880206281136989427.dir/0002_led_gen//serial_uart_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=serial_uart_led --dir=C:/Users/DELL/AppData/Local/Temp/alt9009_6880206281136989427.dir/0002_led_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9009_6880206281136989427.dir/0002_led_gen//serial_uart_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399517731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'serial_uart_led' " "Led: Done RTL generation for module 'serial_uart_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399518575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"serial_uart\" instantiated altera_avalon_pio \"led\" " "Led: \"serial_uart\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399518587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"serial_uart\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"serial_uart\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399519519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'serial_uart_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'serial_uart_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399519541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=serial_uart_onchip_memory2_0 --dir=C:/Users/DELL/AppData/Local/Temp/alt9009_6880206281136989427.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9009_6880206281136989427.dir/0003_onchip_memory2_0_gen//serial_uart_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=serial_uart_onchip_memory2_0 --dir=C:/Users/DELL/AppData/Local/Temp/alt9009_6880206281136989427.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9009_6880206281136989427.dir/0003_onchip_memory2_0_gen//serial_uart_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399519541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'serial_uart_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'serial_uart_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399519818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"serial_uart\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"serial_uart\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399519837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Starting RTL generation for module 'serial_uart_uart' " "Uart: Starting RTL generation for module 'serial_uart_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399519842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart:   Generation command is \[exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=serial_uart_uart --dir=C:/Users/DELL/AppData/Local/Temp/alt9009_6880206281136989427.dir/0004_uart_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9009_6880206281136989427.dir/0004_uart_gen//serial_uart_uart_component_configuration.pl  --do_build_sim=0  \] " "Uart:   Generation command is \[exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=serial_uart_uart --dir=C:/Users/DELL/AppData/Local/Temp/alt9009_6880206281136989427.dir/0004_uart_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9009_6880206281136989427.dir/0004_uart_gen//serial_uart_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399519842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Done RTL generation for module 'serial_uart_uart' " "Uart: Done RTL generation for module 'serial_uart_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399520287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: \"serial_uart\" instantiated altera_avalon_uart \"uart\" " "Uart: \"serial_uart\" instantiated altera_avalon_uart \"uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399520296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399524379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399524962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399525510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399526000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"serial_uart\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"serial_uart\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399528575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"serial_uart\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"serial_uart\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399528636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"serial_uart\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"serial_uart\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399528665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'serial_uart_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'serial_uart_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399528688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/17.1/quartus/bin64//perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=serial_uart_nios2_gen2_0_cpu --dir=C:/Users/DELL/AppData/Local/Temp/alt9009_6880206281136989427.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA/17.1/quartus/bin64/ --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9009_6880206281136989427.dir/0007_cpu_gen//serial_uart_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/17.1/quartus/bin64//perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=serial_uart_nios2_gen2_0_cpu --dir=C:/Users/DELL/AppData/Local/Temp/alt9009_6880206281136989427.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA/17.1/quartus/bin64/ --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9009_6880206281136989427.dir/0007_cpu_gen//serial_uart_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399528688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.17 13:05:29 (*) Starting Nios II generation " "Cpu: # 2022.01.17 13:05:29 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.17 13:05:29 (*)   Checking for plaintext license. " "Cpu: # 2022.01.17 13:05:29 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.17 13:05:30 (*)   Plaintext license not found. " "Cpu: # 2022.01.17 13:05:30 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.17 13:05:30 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2022.01.17 13:05:30 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.17 13:05:31 (*)   Encrypted license found.  SOF will not be time-limited. " "Cpu: # 2022.01.17 13:05:31 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.17 13:05:31 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.01.17 13:05:31 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.17 13:05:31 (*)   Creating all objects for CPU " "Cpu: # 2022.01.17 13:05:31 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.17 13:05:31 (*)     Testbench " "Cpu: # 2022.01.17 13:05:31 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.17 13:05:31 (*)     Instruction decoding " "Cpu: # 2022.01.17 13:05:31 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.17 13:05:31 (*)       Instruction fields " "Cpu: # 2022.01.17 13:05:31 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.17 13:05:31 (*)       Instruction decodes " "Cpu: # 2022.01.17 13:05:31 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.17 13:05:32 (*)       Signals for RTL simulation waveforms " "Cpu: # 2022.01.17 13:05:32 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.17 13:05:32 (*)       Instruction controls " "Cpu: # 2022.01.17 13:05:32 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.17 13:05:32 (*)     Pipeline frontend " "Cpu: # 2022.01.17 13:05:32 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.17 13:05:32 (*)     Pipeline backend " "Cpu: # 2022.01.17 13:05:32 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.17 13:05:34 (*)   Generating RTL from CPU objects " "Cpu: # 2022.01.17 13:05:34 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.17 13:05:36 (*)   Creating encrypted RTL " "Cpu: # 2022.01.17 13:05:36 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.17 13:05:38 (*) Done Nios II generation " "Cpu: # 2022.01.17 13:05:38 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'serial_uart_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'serial_uart_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_gen2_0_debug_mem_slave_translator\" " "Nios2_gen2_0_debug_mem_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_gen2_0_debug_mem_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_gen2_0_debug_mem_slave_agent\" " "Nios2_gen2_0_debug_mem_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_gen2_0_debug_mem_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\" " "Nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/FPGA/serial_uart/db/ip/serial_uart/submodules/altera_avalon_sc_fifo.v " "Reusing file E:/FPGA/serial_uart/db/ip/serial_uart/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/FPGA/serial_uart/db/ip/serial_uart/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/FPGA/serial_uart/db/ip/serial_uart/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/FPGA/serial_uart/db/ip/serial_uart/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/FPGA/serial_uart/db/ip/serial_uart/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/FPGA/serial_uart/db/ip/serial_uart/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/FPGA/serial_uart/db/ip/serial_uart/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399538732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399539700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399539717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Serial_uart: Done \"serial_uart\" with 29 modules, 49 files " "Serial_uart: Done \"serial_uart\" with 29 modules, 49 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399539719 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "serial_uart.qsys " "Finished elaborating Platform Designer system entity \"serial_uart.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399541147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/serial_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_uart/synthesis/serial_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_uart " "Found entity 1: serial_uart" {  } { { "serial_uart/synthesis/serial_uart.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/serial_uart.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399541390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "serial_uart/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399541402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "serial_uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399541405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/serial_uart_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serial_uart_irq_mapper " "Found entity 1: serial_uart_irq_mapper" {  } { { "serial_uart/synthesis/submodules/serial_uart_irq_mapper.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399541413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_uart_mm_interconnect_0 " "Found entity 1: serial_uart_mm_interconnect_0" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399541430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_uart_mm_interconnect_0_avalon_st_adapter " "Found entity 1: serial_uart_mm_interconnect_0_avalon_st_adapter" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399541440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serial_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: serial_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399541449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serial_uart_mm_interconnect_0_rsp_mux_001 " "Found entity 1: serial_uart_mm_interconnect_0_rsp_mux_001" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399541460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file serial_uart/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "serial_uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541470 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "serial_uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399541470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serial_uart_mm_interconnect_0_rsp_mux " "Found entity 1: serial_uart_mm_interconnect_0_rsp_mux" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399541480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serial_uart_mm_interconnect_0_rsp_demux_002 " "Found entity 1: serial_uart_mm_interconnect_0_rsp_demux_002" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_demux_002.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399541489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serial_uart_mm_interconnect_0_rsp_demux " "Found entity 1: serial_uart_mm_interconnect_0_rsp_demux" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399541498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serial_uart_mm_interconnect_0_cmd_mux_002 " "Found entity 1: serial_uart_mm_interconnect_0_cmd_mux_002" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_mux_002.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399541507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serial_uart_mm_interconnect_0_cmd_mux " "Found entity 1: serial_uart_mm_interconnect_0_cmd_mux" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399541517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serial_uart_mm_interconnect_0_cmd_demux_001 " "Found entity 1: serial_uart_mm_interconnect_0_cmd_demux_001" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399541526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serial_uart_mm_interconnect_0_cmd_demux " "Found entity 1: serial_uart_mm_interconnect_0_cmd_demux" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399541534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "serial_uart/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399541546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file serial_uart/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "serial_uart/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541558 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "serial_uart/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399541558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "serial_uart/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399541571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "serial_uart/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399541575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel serial_uart_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at serial_uart_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_004.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642399541579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel serial_uart_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at serial_uart_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_004.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642399541580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serial_uart_mm_interconnect_0_router_004_default_decode " "Found entity 1: serial_uart_mm_interconnect_0_router_004_default_decode" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_004.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541581 ""} { "Info" "ISGN_ENTITY_NAME" "2 serial_uart_mm_interconnect_0_router_004 " "Found entity 2: serial_uart_mm_interconnect_0_router_004" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_004.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399541581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel serial_uart_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at serial_uart_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_002.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642399541584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel serial_uart_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at serial_uart_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_002.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642399541584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serial_uart_mm_interconnect_0_router_002_default_decode " "Found entity 1: serial_uart_mm_interconnect_0_router_002_default_decode" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_002.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541585 ""} { "Info" "ISGN_ENTITY_NAME" "2 serial_uart_mm_interconnect_0_router_002 " "Found entity 2: serial_uart_mm_interconnect_0_router_002" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_002.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399541585 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel serial_uart_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at serial_uart_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_001.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642399541587 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel serial_uart_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at serial_uart_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_001.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642399541588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serial_uart_mm_interconnect_0_router_001_default_decode " "Found entity 1: serial_uart_mm_interconnect_0_router_001_default_decode" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_001.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541588 ""} { "Info" "ISGN_ENTITY_NAME" "2 serial_uart_mm_interconnect_0_router_001 " "Found entity 2: serial_uart_mm_interconnect_0_router_001" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_001.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399541588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel serial_uart_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at serial_uart_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642399541598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel serial_uart_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at serial_uart_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642399541598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serial_uart_mm_interconnect_0_router_default_decode " "Found entity 1: serial_uart_mm_interconnect_0_router_default_decode" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541599 ""} { "Info" "ISGN_ENTITY_NAME" "2 serial_uart_mm_interconnect_0_router " "Found entity 2: serial_uart_mm_interconnect_0_router" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399541599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "serial_uart/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399541610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "serial_uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399541619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "serial_uart/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399541631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "serial_uart/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399541643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "serial_uart/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399541655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/serial_uart_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file serial_uart/synthesis/submodules/serial_uart_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_uart_uart_tx " "Found entity 1: serial_uart_uart_tx" {  } { { "serial_uart/synthesis/submodules/serial_uart_uart.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541667 ""} { "Info" "ISGN_ENTITY_NAME" "2 serial_uart_uart_rx_stimulus_source " "Found entity 2: serial_uart_uart_rx_stimulus_source" {  } { { "serial_uart/synthesis/submodules/serial_uart_uart.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_uart.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541667 ""} { "Info" "ISGN_ENTITY_NAME" "3 serial_uart_uart_rx " "Found entity 3: serial_uart_uart_rx" {  } { { "serial_uart/synthesis/submodules/serial_uart_uart.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_uart.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541667 ""} { "Info" "ISGN_ENTITY_NAME" "4 serial_uart_uart_regs " "Found entity 4: serial_uart_uart_regs" {  } { { "serial_uart/synthesis/submodules/serial_uart_uart.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_uart.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541667 ""} { "Info" "ISGN_ENTITY_NAME" "5 serial_uart_uart " "Found entity 5: serial_uart_uart" {  } { { "serial_uart/synthesis/submodules/serial_uart_uart.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_uart.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399541667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/serial_uart_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_uart_onchip_memory2_0 " "Found entity 1: serial_uart_onchip_memory2_0" {  } { { "serial_uart/synthesis/submodules/serial_uart_onchip_memory2_0.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399541671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_uart_nios2_gen2_0 " "Found entity 1: serial_uart_nios2_gen2_0" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399541681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399541681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_uart_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: serial_uart_nios2_gen2_0_cpu_ic_data_module" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542465 ""} { "Info" "ISGN_ENTITY_NAME" "2 serial_uart_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: serial_uart_nios2_gen2_0_cpu_ic_tag_module" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542465 ""} { "Info" "ISGN_ENTITY_NAME" "3 serial_uart_nios2_gen2_0_cpu_bht_module " "Found entity 3: serial_uart_nios2_gen2_0_cpu_bht_module" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542465 ""} { "Info" "ISGN_ENTITY_NAME" "4 serial_uart_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: serial_uart_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542465 ""} { "Info" "ISGN_ENTITY_NAME" "5 serial_uart_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: serial_uart_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542465 ""} { "Info" "ISGN_ENTITY_NAME" "6 serial_uart_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: serial_uart_nios2_gen2_0_cpu_dc_tag_module" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542465 ""} { "Info" "ISGN_ENTITY_NAME" "7 serial_uart_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: serial_uart_nios2_gen2_0_cpu_dc_data_module" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542465 ""} { "Info" "ISGN_ENTITY_NAME" "8 serial_uart_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: serial_uart_nios2_gen2_0_cpu_dc_victim_module" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542465 ""} { "Info" "ISGN_ENTITY_NAME" "9 serial_uart_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: serial_uart_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542465 ""} { "Info" "ISGN_ENTITY_NAME" "10 serial_uart_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: serial_uart_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542465 ""} { "Info" "ISGN_ENTITY_NAME" "11 serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542465 ""} { "Info" "ISGN_ENTITY_NAME" "12 serial_uart_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: serial_uart_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542465 ""} { "Info" "ISGN_ENTITY_NAME" "13 serial_uart_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: serial_uart_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542465 ""} { "Info" "ISGN_ENTITY_NAME" "14 serial_uart_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: serial_uart_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542465 ""} { "Info" "ISGN_ENTITY_NAME" "15 serial_uart_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: serial_uart_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542465 ""} { "Info" "ISGN_ENTITY_NAME" "16 serial_uart_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: serial_uart_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542465 ""} { "Info" "ISGN_ENTITY_NAME" "17 serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542465 ""} { "Info" "ISGN_ENTITY_NAME" "18 serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542465 ""} { "Info" "ISGN_ENTITY_NAME" "19 serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542465 ""} { "Info" "ISGN_ENTITY_NAME" "20 serial_uart_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: serial_uart_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542465 ""} { "Info" "ISGN_ENTITY_NAME" "21 serial_uart_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: serial_uart_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542465 ""} { "Info" "ISGN_ENTITY_NAME" "22 serial_uart_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: serial_uart_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542465 ""} { "Info" "ISGN_ENTITY_NAME" "23 serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542465 ""} { "Info" "ISGN_ENTITY_NAME" "24 serial_uart_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: serial_uart_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542465 ""} { "Info" "ISGN_ENTITY_NAME" "25 serial_uart_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: serial_uart_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542465 ""} { "Info" "ISGN_ENTITY_NAME" "26 serial_uart_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: serial_uart_nios2_gen2_0_cpu_nios2_oci" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542465 ""} { "Info" "ISGN_ENTITY_NAME" "27 serial_uart_nios2_gen2_0_cpu " "Found entity 27: serial_uart_nios2_gen2_0_cpu" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_uart_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: serial_uart_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_uart_nios2_gen2_0_cpu_mult_cell " "Found entity 1: serial_uart_nios2_gen2_0_cpu_mult_cell" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_mult_cell.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_uart_nios2_gen2_0_cpu_test_bench " "Found entity 1: serial_uart_nios2_gen2_0_cpu_test_bench" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_test_bench.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_uart/synthesis/submodules/serial_uart_led.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_uart/synthesis/submodules/serial_uart_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_uart_led " "Found entity 1: serial_uart_led" {  } { { "serial_uart/synthesis/submodules/serial_uart_led.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "E:/FPGA/serial_uart/top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399542535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542535 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/serial_uart.v E:/FPGA/serial_uart/serial_uart/synthesis/serial_uart.v " "File \"e:/fpga/serial_uart/db/ip/serial_uart/serial_uart.v\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/serial_uart.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/serial_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/serial_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542548 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_avalon_sc_fifo.v E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542550 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_avalon_st_pipeline_base.v E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542552 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_merlin_arbitrator.sv E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542554 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_merlin_burst_uncompressor.sv E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542563 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_merlin_master_agent.sv E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_master_agent.sv " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542572 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_merlin_master_translator.sv E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_master_translator.sv " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542584 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_merlin_reorder_memory.sv E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_reorder_memory.sv " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542596 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_merlin_slave_agent.sv E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542609 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_merlin_slave_translator.sv E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542620 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_merlin_traffic_limiter.sv E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_traffic_limiter.sv " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_merlin_traffic_limiter.sv\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_traffic_limiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542631 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_reset_controller.v E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_reset_controller.v " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542640 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_reset_synchronizer.v E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_reset_synchronizer.v " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542643 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_irq_mapper.sv E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_irq_mapper.sv " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_irq_mapper.sv\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/serial_uart_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542645 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_led.v E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_led.v " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_led.v\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_led.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/serial_uart_led.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_led.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542648 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0.v E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0.v\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542663 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter.v E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter.v " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542666 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542669 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_cmd_demux.sv E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_demux.sv " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542672 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_cmd_demux_001.sv E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_demux_001.sv " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542674 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_cmd_mux.sv E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_mux.sv " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542684 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_cmd_mux_002.sv E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_mux_002.sv " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_cmd_mux_002.sv\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_mux_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_cmd_mux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_cmd_mux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542687 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_router.sv E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router.sv " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542698 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_router_001.sv E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_001.sv " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542701 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_router_002.sv E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_002.sv " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542704 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_router_004.sv E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_004.sv " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_router_004.sv\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_004.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_router_004.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_router_004.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542707 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_rsp_demux.sv E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_demux.sv " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542709 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_rsp_demux_002.sv E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_demux_002.sv " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_rsp_demux_002.sv\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_demux_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_rsp_demux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_rsp_demux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542711 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_rsp_mux.sv E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_mux.sv " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542721 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_rsp_mux_001.sv E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_mux_001.sv " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542730 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0.v E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0.v " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0.v\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542733 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu.v E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu.v\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542790 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk.v E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk.v " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542793 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_tck.v E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_tck.v " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542802 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542811 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu_mult_cell.v E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_mult_cell.v " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu_mult_cell.v\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_mult_cell.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu_mult_cell.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu_mult_cell.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542819 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu_test_bench.v E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_test_bench.v " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu_test_bench.v\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_nios2_gen2_0_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542830 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_onchip_memory2_0.v E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_onchip_memory2_0.v " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_onchip_memory2_0.v\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_onchip_memory2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/serial_uart_onchip_memory2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_onchip_memory2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542833 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_uart.v E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_uart.v " "File \"e:/fpga/serial_uart/db/ip/serial_uart/submodules/serial_uart_uart.v\" is a duplicate of already analyzed file \"E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_uart.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642399542840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/serial_uart/submodules/serial_uart_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/serial_uart/submodules/serial_uart_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399542840 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642399543134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart serial_uart:u0 " "Elaborating entity \"serial_uart\" for hierarchy \"serial_uart:u0\"" {  } { { "top.v" "u0" { Text "E:/FPGA/serial_uart/top.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399543272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_led serial_uart:u0\|serial_uart_led:led " "Elaborating entity \"serial_uart_led\" for hierarchy \"serial_uart:u0\|serial_uart_led:led\"" {  } { { "serial_uart/synthesis/serial_uart.v" "led" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/serial_uart.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399543302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_nios2_gen2_0 serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"serial_uart_nios2_gen2_0\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\"" {  } { { "serial_uart/synthesis/serial_uart.v" "nios2_gen2_0" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/serial_uart.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399543320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_nios2_gen2_0_cpu serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu " "Elaborating entity \"serial_uart_nios2_gen2_0_cpu\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0.v" "cpu" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399543365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_nios2_gen2_0_cpu_test_bench serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_test_bench:the_serial_uart_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"serial_uart_nios2_gen2_0_cpu_test_bench\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_test_bench:the_serial_uart_nios2_gen2_0_cpu_test_bench\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "the_serial_uart_nios2_gen2_0_cpu_test_bench" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399543733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_nios2_gen2_0_cpu_ic_data_module serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_ic_data_module:serial_uart_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"serial_uart_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_ic_data_module:serial_uart_nios2_gen2_0_cpu_ic_data\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "serial_uart_nios2_gen2_0_cpu_ic_data" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399543781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_ic_data_module:serial_uart_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_ic_data_module:serial_uart_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399544083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_ic_data_module:serial_uart_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_ic_data_module:serial_uart_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399544104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_ic_data_module:serial_uart_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_ic_data_module:serial_uart_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544106 ""}  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642399544106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "E:/FPGA/serial_uart/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399544236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399544236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_ic_data_module:serial_uart_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_ic_data_module:serial_uart_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399544237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_nios2_gen2_0_cpu_ic_tag_module serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_ic_tag_module:serial_uart_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"serial_uart_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_ic_tag_module:serial_uart_nios2_gen2_0_cpu_ic_tag\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "serial_uart_nios2_gen2_0_cpu_ic_tag" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399544316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_ic_tag_module:serial_uart_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_ic_tag_module:serial_uart_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399544366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_ic_tag_module:serial_uart_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_ic_tag_module:serial_uart_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399544377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_ic_tag_module:serial_uart_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_ic_tag_module:serial_uart_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 11 " "Parameter \"width_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 11 " "Parameter \"width_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544377 ""}  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642399544377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jgj1 " "Found entity 1: altsyncram_jgj1" {  } { { "db/altsyncram_jgj1.tdf" "" { Text "E:/FPGA/serial_uart/db/altsyncram_jgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399544458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399544458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jgj1 serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_ic_tag_module:serial_uart_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_jgj1:auto_generated " "Elaborating entity \"altsyncram_jgj1\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_ic_tag_module:serial_uart_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_jgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399544460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_nios2_gen2_0_cpu_bht_module serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_bht_module:serial_uart_nios2_gen2_0_cpu_bht " "Elaborating entity \"serial_uart_nios2_gen2_0_cpu_bht_module\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_bht_module:serial_uart_nios2_gen2_0_cpu_bht\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "serial_uart_nios2_gen2_0_cpu_bht" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399544538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_bht_module:serial_uart_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_bht_module:serial_uart_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399544577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_bht_module:serial_uart_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_bht_module:serial_uart_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399544602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_bht_module:serial_uart_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_bht_module:serial_uart_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544602 ""}  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642399544602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "E:/FPGA/serial_uart/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399544708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399544708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_bht_module:serial_uart_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_bht_module:serial_uart_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399544711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_nios2_gen2_0_cpu_register_bank_a_module serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_register_bank_a_module:serial_uart_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"serial_uart_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_register_bank_a_module:serial_uart_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "serial_uart_nios2_gen2_0_cpu_register_bank_a" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399544781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_register_bank_a_module:serial_uart_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_register_bank_a_module:serial_uart_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399544839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_register_bank_a_module:serial_uart_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_register_bank_a_module:serial_uart_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399544856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_register_bank_a_module:serial_uart_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_register_bank_a_module:serial_uart_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399544857 ""}  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642399544857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "E:/FPGA/serial_uart/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399544963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399544963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_register_bank_a_module:serial_uart_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_register_bank_a_module:serial_uart_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399544966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_nios2_gen2_0_cpu_register_bank_b_module serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_register_bank_b_module:serial_uart_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"serial_uart_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_register_bank_b_module:serial_uart_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "serial_uart_nios2_gen2_0_cpu_register_bank_b" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399545040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_nios2_gen2_0_cpu_mult_cell serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"serial_uart_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "the_serial_uart_nios2_gen2_0_cpu_mult_cell" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399545089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399545207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_mult_cell.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399545218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEV " "Parameter \"selected_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545218 ""}  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_mult_cell.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642399545218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "E:/FPGA/serial_uart/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399545283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399545283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399545288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "E:/FPGA/serial_uart/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399545400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "" { Text "E:/FPGA/serial_uart/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399545456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399545457 ""}  } { { "db/altera_mult_add_37p2.v" "" { Text "E:/FPGA/serial_uart/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642399545457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399545471 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "E:/FPGA/serial_uart/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399545478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399545499 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "E:/FPGA/serial_uart/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399545512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399545523 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "E:/FPGA/serial_uart/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399545530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399545568 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "E:/FPGA/serial_uart/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399545573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399545705 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "E:/FPGA/serial_uart/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399545718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399545730 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "E:/FPGA/serial_uart/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399545737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399545773 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "E:/FPGA/serial_uart/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399545779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399545821 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "E:/FPGA/serial_uart/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399545838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399545849 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "E:/FPGA/serial_uart/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399545859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399545872 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "E:/FPGA/serial_uart/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399545877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399545922 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "E:/FPGA/serial_uart/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399545927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399546252 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "E:/FPGA/serial_uart/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399546269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399546350 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "E:/FPGA/serial_uart/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399546359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399546373 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "E:/FPGA/serial_uart/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399546383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399546415 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "E:/FPGA/serial_uart/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399546432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399546444 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "E:/FPGA/serial_uart/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399546449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399546492 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "E:/FPGA/serial_uart/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399546497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399546537 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_mult_cell:the_serial_uart_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "E:/FPGA/serial_uart/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399546545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_nios2_gen2_0_cpu_dc_tag_module serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_dc_tag_module:serial_uart_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"serial_uart_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_dc_tag_module:serial_uart_nios2_gen2_0_cpu_dc_tag\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "serial_uart_nios2_gen2_0_cpu_dc_tag" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399548375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_dc_tag_module:serial_uart_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_dc_tag_module:serial_uart_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399548448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_dc_tag_module:serial_uart_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_dc_tag_module:serial_uart_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399548461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_dc_tag_module:serial_uart_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_dc_tag_module:serial_uart_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 6 " "Parameter \"width_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548461 ""}  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642399548461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dmi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dmi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dmi1 " "Found entity 1: altsyncram_dmi1" {  } { { "db/altsyncram_dmi1.tdf" "" { Text "E:/FPGA/serial_uart/db/altsyncram_dmi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399548518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399548518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dmi1 serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_dc_tag_module:serial_uart_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dmi1:auto_generated " "Elaborating entity \"altsyncram_dmi1\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_dc_tag_module:serial_uart_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_dmi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399548520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_nios2_gen2_0_cpu_dc_data_module serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_dc_data_module:serial_uart_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"serial_uart_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_dc_data_module:serial_uart_nios2_gen2_0_cpu_dc_data\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "serial_uart_nios2_gen2_0_cpu_dc_data" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399548571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_dc_data_module:serial_uart_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_dc_data_module:serial_uart_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399548615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_dc_data_module:serial_uart_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_dc_data_module:serial_uart_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399548627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_dc_data_module:serial_uart_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_dc_data_module:serial_uart_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548627 ""}  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642399548627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "E:/FPGA/serial_uart/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399548694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399548694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_dc_data_module:serial_uart_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_dc_data_module:serial_uart_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399548696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_nios2_gen2_0_cpu_dc_victim_module serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_dc_victim_module:serial_uart_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"serial_uart_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_dc_victim_module:serial_uart_nios2_gen2_0_cpu_dc_victim\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "serial_uart_nios2_gen2_0_cpu_dc_victim" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399548754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_dc_victim_module:serial_uart_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_dc_victim_module:serial_uart_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399548792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_dc_victim_module:serial_uart_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_dc_victim_module:serial_uart_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399548803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_dc_victim_module:serial_uart_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_dc_victim_module:serial_uart_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399548803 ""}  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642399548803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "E:/FPGA/serial_uart/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399548862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399548862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_dc_victim_module:serial_uart_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_dc_victim_module:serial_uart_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399548864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_nios2_gen2_0_cpu_nios2_oci serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"serial_uart_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "the_serial_uart_nios2_gen2_0_cpu_nios2_oci" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399548925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_nios2_gen2_0_cpu_nios2_oci_debug serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_oci_debug:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"serial_uart_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_oci_debug:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "the_serial_uart_nios2_gen2_0_cpu_nios2_oci_debug" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399548985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_oci_debug:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_oci_debug:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399549041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_oci_debug:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_oci_debug:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399549047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_oci_debug:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_oci_debug:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399549047 ""}  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642399549047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_nios2_gen2_0_cpu_nios2_oci_break serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_oci_break:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"serial_uart_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_oci_break:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "the_serial_uart_nios2_gen2_0_cpu_nios2_oci_break" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399549088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "the_serial_uart_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399549171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_nios2_gen2_0_cpu_nios2_oci_dbrk serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_oci_dbrk:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"serial_uart_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_oci_dbrk:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "the_serial_uart_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399549214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_nios2_gen2_0_cpu_nios2_oci_itrace serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_oci_itrace:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"serial_uart_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_oci_itrace:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "the_serial_uart_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399549254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_nios2_gen2_0_cpu_nios2_oci_dtrace serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_oci_dtrace:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"serial_uart_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_oci_dtrace:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "the_serial_uart_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399549294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_nios2_gen2_0_cpu_nios2_oci_td_mode serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_oci_dtrace:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_dtrace\|serial_uart_nios2_gen2_0_cpu_nios2_oci_td_mode:serial_uart_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"serial_uart_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_oci_dtrace:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_dtrace\|serial_uart_nios2_gen2_0_cpu_nios2_oci_td_mode:serial_uart_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "serial_uart_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399549375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "the_serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399549411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo\|serial_uart_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"serial_uart_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo\|serial_uart_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "the_serial_uart_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399549479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo\|serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo\|serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "the_serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399549515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo\|serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo\|serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "the_serial_uart_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399549556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_nios2_gen2_0_cpu_nios2_oci_pib serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_oci_pib:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"serial_uart_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_oci_pib:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "the_serial_uart_nios2_gen2_0_cpu_nios2_oci_pib" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399549596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_nios2_gen2_0_cpu_nios2_oci_im serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_oci_im:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"serial_uart_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_oci_im:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "the_serial_uart_nios2_gen2_0_cpu_nios2_oci_im" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399549632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg:the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "the_serial_uart_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399549682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_nios2_gen2_0_cpu_nios2_ocimem serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_ocimem:the_serial_uart_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"serial_uart_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_ocimem:the_serial_uart_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "the_serial_uart_nios2_gen2_0_cpu_nios2_ocimem" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399549726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_nios2_gen2_0_cpu_ociram_sp_ram_module serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_ocimem:the_serial_uart_nios2_gen2_0_cpu_nios2_ocimem\|serial_uart_nios2_gen2_0_cpu_ociram_sp_ram_module:serial_uart_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"serial_uart_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_ocimem:the_serial_uart_nios2_gen2_0_cpu_nios2_ocimem\|serial_uart_nios2_gen2_0_cpu_ociram_sp_ram_module:serial_uart_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "serial_uart_nios2_gen2_0_cpu_ociram_sp_ram" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399549804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_ocimem:the_serial_uart_nios2_gen2_0_cpu_nios2_ocimem\|serial_uart_nios2_gen2_0_cpu_ociram_sp_ram_module:serial_uart_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_ocimem:the_serial_uart_nios2_gen2_0_cpu_nios2_ocimem\|serial_uart_nios2_gen2_0_cpu_ociram_sp_ram_module:serial_uart_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399549831 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_ocimem:the_serial_uart_nios2_gen2_0_cpu_nios2_ocimem\|serial_uart_nios2_gen2_0_cpu_ociram_sp_ram_module:serial_uart_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_ocimem:the_serial_uart_nios2_gen2_0_cpu_nios2_ocimem\|serial_uart_nios2_gen2_0_cpu_ociram_sp_ram_module:serial_uart_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399549843 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_ocimem:the_serial_uart_nios2_gen2_0_cpu_nios2_ocimem\|serial_uart_nios2_gen2_0_cpu_ociram_sp_ram_module:serial_uart_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_ocimem:the_serial_uart_nios2_gen2_0_cpu_nios2_ocimem\|serial_uart_nios2_gen2_0_cpu_ociram_sp_ram_module:serial_uart_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399549843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399549843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399549843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399549843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399549843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399549843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399549843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399549843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399549843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399549843 ""}  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642399549843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "E:/FPGA/serial_uart/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399549904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399549904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_ocimem:the_serial_uart_nios2_gen2_0_cpu_nios2_ocimem\|serial_uart_nios2_gen2_0_cpu_ociram_sp_ram_module:serial_uart_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_nios2_ocimem:the_serial_uart_nios2_gen2_0_cpu_nios2_ocimem\|serial_uart_nios2_gen2_0_cpu_ociram_sp_ram_module:serial_uart_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399549906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399549930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_nios2_gen2_0_cpu_debug_slave_tck serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|serial_uart_nios2_gen2_0_cpu_debug_slave_tck:the_serial_uart_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"serial_uart_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|serial_uart_nios2_gen2_0_cpu_debug_slave_tck:the_serial_uart_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_serial_uart_nios2_gen2_0_cpu_debug_slave_tck" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399549943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk:the_serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk:the_serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_serial_uart_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399550002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:serial_uart_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:serial_uart_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" "serial_uart_nios2_gen2_0_cpu_debug_slave_phy" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399550105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:serial_uart_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:serial_uart_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399550112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:serial_uart_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:serial_uart_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399550112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399550112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399550112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399550112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399550112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399550112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399550112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399550112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399550112 ""}  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642399550112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:serial_uart_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:serial_uart_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399550120 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:serial_uart_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:serial_uart_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:serial_uart_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:serial_uart_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399550128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:serial_uart_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:serial_uart_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399551173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:serial_uart_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"serial_uart:u0\|serial_uart_nios2_gen2_0:nios2_gen2_0\|serial_uart_nios2_gen2_0_cpu:cpu\|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci\|serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper:the_serial_uart_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:serial_uart_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399551340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_onchip_memory2_0 serial_uart:u0\|serial_uart_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"serial_uart_onchip_memory2_0\" for hierarchy \"serial_uart:u0\|serial_uart_onchip_memory2_0:onchip_memory2_0\"" {  } { { "serial_uart/synthesis/serial_uart.v" "onchip_memory2_0" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/serial_uart.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399551388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram serial_uart:u0\|serial_uart_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"serial_uart:u0\|serial_uart_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_onchip_memory2_0.v" "the_altsyncram" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399551430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "serial_uart:u0\|serial_uart_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"serial_uart:u0\|serial_uart_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_onchip_memory2_0.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399551443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "serial_uart:u0\|serial_uart_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"serial_uart:u0\|serial_uart_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399551443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file serial_uart_onchip_memory2_0.hex " "Parameter \"init_file\" = \"serial_uart_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399551443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399551443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399551443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399551443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399551443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399551443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399551443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399551443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399551443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399551443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399551443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642399551443 ""}  } { { "serial_uart/synthesis/submodules/serial_uart_onchip_memory2_0.v" "" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642399551443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0pn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0pn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0pn1 " "Found entity 1: altsyncram_0pn1" {  } { { "db/altsyncram_0pn1.tdf" "" { Text "E:/FPGA/serial_uart/db/altsyncram_0pn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399551506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399551506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0pn1 serial_uart:u0\|serial_uart_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_0pn1:auto_generated " "Elaborating entity \"altsyncram_0pn1\" for hierarchy \"serial_uart:u0\|serial_uart_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_0pn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399551508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_uart serial_uart:u0\|serial_uart_uart:uart " "Elaborating entity \"serial_uart_uart\" for hierarchy \"serial_uart:u0\|serial_uart_uart:uart\"" {  } { { "serial_uart/synthesis/serial_uart.v" "uart" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/serial_uart.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399551799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_uart_tx serial_uart:u0\|serial_uart_uart:uart\|serial_uart_uart_tx:the_serial_uart_uart_tx " "Elaborating entity \"serial_uart_uart_tx\" for hierarchy \"serial_uart:u0\|serial_uart_uart:uart\|serial_uart_uart_tx:the_serial_uart_uart_tx\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_uart.v" "the_serial_uart_uart_tx" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_uart.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399551808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_uart_rx serial_uart:u0\|serial_uart_uart:uart\|serial_uart_uart_rx:the_serial_uart_uart_rx " "Elaborating entity \"serial_uart_uart_rx\" for hierarchy \"serial_uart:u0\|serial_uart_uart:uart\|serial_uart_uart_rx:the_serial_uart_uart_rx\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_uart.v" "the_serial_uart_uart_rx" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_uart.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399551819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_uart_rx_stimulus_source serial_uart:u0\|serial_uart_uart:uart\|serial_uart_uart_rx:the_serial_uart_uart_rx\|serial_uart_uart_rx_stimulus_source:the_serial_uart_uart_rx_stimulus_source " "Elaborating entity \"serial_uart_uart_rx_stimulus_source\" for hierarchy \"serial_uart:u0\|serial_uart_uart:uart\|serial_uart_uart_rx:the_serial_uart_uart_rx\|serial_uart_uart_rx_stimulus_source:the_serial_uart_uart_rx_stimulus_source\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_uart.v" "the_serial_uart_uart_rx_stimulus_source" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_uart.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399551833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_uart_regs serial_uart:u0\|serial_uart_uart:uart\|serial_uart_uart_regs:the_serial_uart_uart_regs " "Elaborating entity \"serial_uart_uart_regs\" for hierarchy \"serial_uart:u0\|serial_uart_uart:uart\|serial_uart_uart_regs:the_serial_uart_uart_regs\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_uart.v" "the_serial_uart_uart_regs" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_uart.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399551852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_mm_interconnect_0 serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"serial_uart_mm_interconnect_0\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\"" {  } { { "serial_uart/synthesis/serial_uart.v" "mm_interconnect_0" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/serial_uart.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399551864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" "uart_s1_translator" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" "led_s1_translator" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" 1008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "serial_uart/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_mm_interconnect_0_router serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_router:router " "Elaborating entity \"serial_uart_mm_interconnect_0_router\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_router:router\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" "router" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" 1440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_mm_interconnect_0_router_default_decode serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_router:router\|serial_uart_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"serial_uart_mm_interconnect_0_router_default_decode\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_router:router\|serial_uart_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_mm_interconnect_0_router_001 serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"serial_uart_mm_interconnect_0_router_001\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_router_001:router_001\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" "router_001" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" 1456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_mm_interconnect_0_router_001_default_decode serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_router_001:router_001\|serial_uart_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"serial_uart_mm_interconnect_0_router_001_default_decode\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_router_001:router_001\|serial_uart_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_mm_interconnect_0_router_002 serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"serial_uart_mm_interconnect_0_router_002\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_router_002:router_002\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" "router_002" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" 1472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_mm_interconnect_0_router_002_default_decode serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_router_002:router_002\|serial_uart_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"serial_uart_mm_interconnect_0_router_002_default_decode\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_router_002:router_002\|serial_uart_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_mm_interconnect_0_router_004 serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"serial_uart_mm_interconnect_0_router_004\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_router_004:router_004\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" "router_004" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" 1504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_mm_interconnect_0_router_004_default_decode serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_router_004:router_004\|serial_uart_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"serial_uart_mm_interconnect_0_router_004_default_decode\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_router_004:router_004\|serial_uart_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" 1570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_mm_interconnect_0_cmd_demux serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"serial_uart_mm_interconnect_0_cmd_demux\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" "cmd_demux" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_mm_interconnect_0_cmd_demux_001 serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"serial_uart_mm_interconnect_0_cmd_demux_001\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" "cmd_demux_001" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_mm_interconnect_0_cmd_mux serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"serial_uart_mm_interconnect_0_cmd_mux\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" "cmd_mux" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" 1701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_mux.sv" "arb" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "serial_uart/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_mm_interconnect_0_cmd_mux_002 serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"serial_uart_mm_interconnect_0_cmd_mux_002\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" "cmd_mux_002" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" 1741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_mm_interconnect_0_rsp_demux serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"serial_uart_mm_interconnect_0_rsp_demux\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" "rsp_demux" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" 1781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_mm_interconnect_0_rsp_demux_002 serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"serial_uart_mm_interconnect_0_rsp_demux_002\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" "rsp_demux_002" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" 1821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_mm_interconnect_0_rsp_mux serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"serial_uart_mm_interconnect_0_rsp_mux\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" "rsp_mux" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" 1873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "serial_uart/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_mm_interconnect_0_rsp_mux_001 serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"serial_uart_mm_interconnect_0_rsp_mux_001\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" "rsp_mux_001" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" 1896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_mm_interconnect_0_avalon_st_adapter serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"serial_uart_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0.v" 1925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0 serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|serial_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"serial_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"serial_uart:u0\|serial_uart_mm_interconnect_0:mm_interconnect_0\|serial_uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|serial_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_uart_irq_mapper serial_uart:u0\|serial_uart_irq_mapper:irq_mapper " "Elaborating entity \"serial_uart_irq_mapper\" for hierarchy \"serial_uart:u0\|serial_uart_irq_mapper:irq_mapper\"" {  } { { "serial_uart/synthesis/serial_uart.v" "irq_mapper" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/serial_uart.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller serial_uart:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"serial_uart:u0\|altera_reset_controller:rst_controller\"" {  } { { "serial_uart/synthesis/serial_uart.v" "rst_controller" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/serial_uart.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer serial_uart:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"serial_uart:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "serial_uart/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer serial_uart:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"serial_uart:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "serial_uart/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399552638 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_serial_uart_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_serial_uart_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" "the_serial_uart_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "E:/FPGA/serial_uart/serial_uart/synthesis/submodules/serial_uart_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1642399553476 "|top|serial_uart:u0|serial_uart_nios2_gen2_0:nios2_gen2_0|serial_uart_nios2_gen2_0_cpu:cpu|serial_uart_nios2_gen2_0_cpu_nios2_oci:the_serial_uart_nios2_gen2_0_cpu_nios2_oci|serial_uart_nios2_gen2_0_cpu_nios2_oci_itrace:the_serial_uart_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1642399554038 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.01.17.13:05:59 Progress: Loading sld87fae8e3/alt_sld_fab_wrapper_hw.tcl " "2022.01.17.13:05:59 Progress: Loading sld87fae8e3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399559713 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399563899 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399564152 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399572410 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399572701 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399573113 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399573427 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399573445 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399573446 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1642399574297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld87fae8e3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld87fae8e3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld87fae8e3/alt_sld_fab.v" "" { Text "E:/FPGA/serial_uart/db/ip/sld87fae8e3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399574984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399574984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/FPGA/serial_uart/db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399575286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399575286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/FPGA/serial_uart/db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399575316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399575316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/FPGA/serial_uart/db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399575433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399575433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/FPGA/serial_uart/db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399575574 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/FPGA/serial_uart/db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399575574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399575574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/FPGA/serial_uart/db/ip/sld87fae8e3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642399575668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399575668 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1642399582587 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399588295 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1642399590481 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399590827 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/serial_uart/output_files/serial_uart.map.smsg " "Generated suppressed messages file E:/FPGA/serial_uart/output_files/serial_uart.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399591432 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642399593061 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642399593061 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3112 " "Implemented 3112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642399593601 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642399593601 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2850 " "Implemented 2850 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642399593601 ""} { "Info" "ICUT_CUT_TM_RAMS" "243 " "Implemented 243 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1642399593601 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1642399593601 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642399593601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4998 " "Peak virtual memory: 4998 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642399593671 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 17 13:06:33 2022 " "Processing ended: Mon Jan 17 13:06:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642399593671 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:02 " "Elapsed time: 00:02:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642399593671 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:36 " "Total CPU time (on all processors): 00:02:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642399593671 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642399593671 ""}
