-- VHDL for IBM SMS ALD page 14.70.01.1
-- Title: A RING 1 TIME
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/2/2020 11:13:13 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_70_01_1_A_RING_1_TIME is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_SET_A_RING_1_TRIG:	 in STD_LOGIC;
		PS_A_RING_ADV_B:	 in STD_LOGIC;
		MS_PROGRAM_RESET_1:	 in STD_LOGIC;
		MS_A_RING_1_TIME:	 out STD_LOGIC;
		PS_A_RING_1_TIME:	 out STD_LOGIC;
		LAMP_15A1A04:	 out STD_LOGIC);
end ALD_14_70_01_1_A_RING_1_TIME;

architecture behavioral of ALD_14_70_01_1_A_RING_1_TIME is 

	signal OUT_2D_K: STD_LOGIC;
	signal OUT_4E_P: STD_LOGIC;
	signal OUT_4E_B: STD_LOGIC;
	signal OUT_3E_D: STD_LOGIC;
	signal OUT_3F_C: STD_LOGIC;

begin

	OUT_2D_K <= NOT OUT_3E_D;
	LAMP_15A1A04 <= OUT_2D_K;

	SMS_TAM_4E: entity SMS_TAM
	    port map (
		FPGA_CLK => FPGA_CLK,
		DCSET => MS_SET_A_RING_1_TRIG,	-- Pin C
		ACRESET2 => PS_A_RING_ADV_B,	-- Pin L
		DCRESET => MS_PROGRAM_RESET_1,	-- Pin H
		OUTON => OUT_4E_P,
		OUTOFF => OUT_4E_B,
		GATEOFF2 => OPEN,
		ACRESET1 => OPEN,
		GATEOFF1 => OPEN,
		GATEON1 => OPEN,
		ACSET1 => OPEN,
		ACSET2 => OPEN,
		GATEON2 => OPEN );

	OUT_3E_D <= NOT OUT_4E_P;
	OUT_3F_C <= NOT OUT_4E_B;

	MS_A_RING_1_TIME <= OUT_3E_D;
	PS_A_RING_1_TIME <= OUT_3F_C;


end;
