

================================================================
== Vitis HLS Report for 'Loop_CACHE_STORE_proc'
================================================================
* Date:           Thu Oct  2 21:25:37 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      783|      783|  3.132 us|  3.132 us|  783|  783|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.81>
ST_1 : Operation 15 [1/1] (0.73ns)   --->   "%p_read_2 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read1"   --->   Operation 15 'read' 'p_read_2' <Predicate = true> <Delay = 0.73> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.73ns)   --->   "%p_read_3 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read"   --->   Operation 16 'read' 'p_read_3' <Predicate = true> <Delay = 0.73> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_value_cache_read = muxlogic"   --->   Operation 17 'muxlogic' 'muxLogicFIFOCE_to_value_cache_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] ( I:0.75ns O:0.59ns )   --->   "%value_cache_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %value_cache"   --->   Operation 18 'read' 'value_cache_read' <Predicate = true> <Delay = 0.75> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%muxLogicFIFOData_to_write_ln0 = muxlogic i64 %value_cache_read"   --->   Operation 19 'muxlogic' 'muxLogicFIFOData_to_write_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] ( I:0.75ns O:0.75ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %value_cache_c, i64 %value_cache_read"   --->   Operation 20 'write' 'write_ln0' <Predicate = true> <Delay = 0.75> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_key_cache_read = muxlogic"   --->   Operation 21 'muxlogic' 'muxLogicFIFOCE_to_key_cache_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] ( I:0.75ns O:0.59ns )   --->   "%key_cache_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %key_cache"   --->   Operation 22 'read' 'key_cache_read' <Predicate = true> <Delay = 0.75> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%muxLogicFIFOData_to_write_ln0 = muxlogic i64 %key_cache_read"   --->   Operation 23 'muxlogic' 'muxLogicFIFOData_to_write_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] ( I:0.73ns O:0.73ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %key_cache_c, i64 %key_cache_read"   --->   Operation 24 'write' 'write_ln0' <Predicate = true> <Delay = 0.73> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_read_3, i32 2, i32 63" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 25 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i62 %trunc_ln" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 26 'sext' 'sext_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_read_2, i32 2, i32 63" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 27 'partselect' 'trunc_ln55_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln55_1 = sext i62 %trunc_ln55_1" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 28 'sext' 'sext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %value_cache_read, i32 2, i32 63"   --->   Operation 29 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %key_cache_read, i32 2, i32 63"   --->   Operation 30 'partselect' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln55" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 31 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln55_1" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 32 'getelementptr' 'gmem3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%muxLogicAXIMAddr_to_empty = muxlogic i32 %gmem2_addr"   --->   Operation 33 'muxlogic' 'muxLogicAXIMAddr_to_empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%muxLogicAXIMBurst_to_empty = muxlogic i64 768"   --->   Operation 34 'muxlogic' 'muxLogicAXIMBurst_to_empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.08ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem2_addr, i64 768" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 35 'writereq' 'empty' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%muxLogicAXIMAddr_to_empty_507 = muxlogic i32 %gmem3_addr"   --->   Operation 36 'muxlogic' 'muxLogicAXIMAddr_to_empty_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%muxLogicAXIMBurst_to_empty_507 = muxlogic i64 768"   --->   Operation 37 'muxlogic' 'muxLogicAXIMBurst_to_empty_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.08ns)   --->   "%empty_507 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem3_addr, i64 768" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 38 'writereq' 'empty_507' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (0.00ns)   --->   "%call_ln55 = call void @Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE, i32 %gmem3, i62 %trunc_ln55_1, i32 %gmem2, i62 %trunc_ln, i62 %p_cast, i62 %p_cast1, i32 %out_k_rope_0, i32 %out_k_rope_1, i32 %out_k_rope_2, i32 %out_k_rope_3, i32 %out_k_rope_4, i32 %out_k_rope_5, i32 %out_k_rope_6, i32 %out_k_rope_7, i32 %out_v_0, i32 %out_v_1, i32 %out_v_2, i32 %out_v_3, i32 %out_v_4, i32 %out_v_5, i32 %out_v_6, i32 %out_v_7, i32 %out_v_8, i32 %out_v_9, i32 %out_v_10, i32 %out_v_11, i32 %out_v_12, i32 %out_v_13, i32 %out_v_14, i32 %out_v_15" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 39 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln55 = call void @Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE, i32 %gmem3, i62 %trunc_ln55_1, i32 %gmem2, i62 %trunc_ln, i62 %p_cast, i62 %p_cast1, i32 %out_k_rope_0, i32 %out_k_rope_1, i32 %out_k_rope_2, i32 %out_k_rope_3, i32 %out_k_rope_4, i32 %out_k_rope_5, i32 %out_k_rope_6, i32 %out_k_rope_7, i32 %out_v_0, i32 %out_v_1, i32 %out_v_2, i32 %out_v_3, i32 %out_v_4, i32 %out_v_5, i32 %out_v_6, i32 %out_v_7, i32 %out_v_8, i32 %out_v_9, i32 %out_v_10, i32 %out_v_11, i32 %out_v_12, i32 %out_v_13, i32 %out_v_14, i32 %out_v_15" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 40 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 1.08>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%muxLogicAXIMCE_to_empty_508 = muxlogic"   --->   Operation 41 'muxlogic' 'muxLogicAXIMCE_to_empty_508' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [11/11] (1.08ns)   --->   "%empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 42 'writeresp' 'empty_508' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%muxLogicAXIMCE_to_empty_509 = muxlogic"   --->   Operation 43 'muxlogic' 'muxLogicAXIMCE_to_empty_509' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [11/11] (1.08ns)   --->   "%empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 44 'writeresp' 'empty_509' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 45 [10/11] (2.92ns)   --->   "%empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 45 'writeresp' 'empty_508' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 46 [10/11] (2.92ns)   --->   "%empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 46 'writeresp' 'empty_509' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 47 [9/11] (2.92ns)   --->   "%empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 47 'writeresp' 'empty_508' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 48 [9/11] (2.92ns)   --->   "%empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 48 'writeresp' 'empty_509' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 49 [8/11] (2.92ns)   --->   "%empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 49 'writeresp' 'empty_508' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 50 [8/11] (2.92ns)   --->   "%empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 50 'writeresp' 'empty_509' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 51 [7/11] (2.92ns)   --->   "%empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 51 'writeresp' 'empty_508' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 52 [7/11] (2.92ns)   --->   "%empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 52 'writeresp' 'empty_509' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 53 [6/11] (2.92ns)   --->   "%empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 53 'writeresp' 'empty_508' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 54 [6/11] (2.92ns)   --->   "%empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 54 'writeresp' 'empty_509' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 55 [5/11] (2.92ns)   --->   "%empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 55 'writeresp' 'empty_508' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 56 [5/11] (2.92ns)   --->   "%empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 56 'writeresp' 'empty_509' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 57 [4/11] (2.92ns)   --->   "%empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 57 'writeresp' 'empty_508' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 58 [4/11] (2.92ns)   --->   "%empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 58 'writeresp' 'empty_509' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 59 [3/11] (2.92ns)   --->   "%empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 59 'writeresp' 'empty_508' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 60 [3/11] (2.92ns)   --->   "%empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 60 'writeresp' 'empty_509' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 61 [2/11] (2.92ns)   --->   "%empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 61 'writeresp' 'empty_508' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 62 [2/11] (2.92ns)   --->   "%empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 62 'writeresp' 'empty_509' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 0.89>
ST_14 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %value_cache, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %value_cache_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %key_cache, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %key_cache_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 70 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 71 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 72 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 73 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 74 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 75 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 78 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 79 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 80 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 81 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 82 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_58, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 256, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_57, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 256, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [1/11] (0.89ns)   --->   "%empty_508 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 85 'writeresp' 'empty_508' <Predicate = true> <Delay = 0.89> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 86 [1/11] (0.89ns)   --->   "%empty_509 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:64->kernel_MHSA.cpp:55]   --->   Operation 86 'writeresp' 'empty_509' <Predicate = true> <Delay = 0.89> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 87 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 1.813ns
The critical path consists of the following:
	wire read operation ('p_read_3') on port 'p_read' [35]  (0.731 ns)
	'getelementptr' operation 32 bit ('gmem2_addr', kernel_MHSA.cpp:55->kernel_MHSA.cpp:55) [71]  (0.000 ns)
	'muxlogic' operation 1 bit ('muxLogicAXIMAddr_to_empty') [73]  (0.000 ns)
	bus request operation ('empty', kernel_MHSA.cpp:55->kernel_MHSA.cpp:55) on port 'gmem2' (kernel_MHSA.cpp:55->kernel_MHSA.cpp:55) [75]  (1.082 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 1.082ns
The critical path consists of the following:
	'muxlogic' operation 1 bit ('muxLogicAXIMCE_to_empty_508') [80]  (0.000 ns)
	bus response operation ('empty_508', kernel_MHSA.cpp:64->kernel_MHSA.cpp:55) on port 'gmem2' (kernel_MHSA.cpp:64->kernel_MHSA.cpp:55) [81]  (1.082 ns)

 <State 5>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_508', kernel_MHSA.cpp:64->kernel_MHSA.cpp:55) on port 'gmem2' (kernel_MHSA.cpp:64->kernel_MHSA.cpp:55) [81]  (2.920 ns)

 <State 6>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_508', kernel_MHSA.cpp:64->kernel_MHSA.cpp:55) on port 'gmem2' (kernel_MHSA.cpp:64->kernel_MHSA.cpp:55) [81]  (2.920 ns)

 <State 7>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_508', kernel_MHSA.cpp:64->kernel_MHSA.cpp:55) on port 'gmem2' (kernel_MHSA.cpp:64->kernel_MHSA.cpp:55) [81]  (2.920 ns)

 <State 8>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_508', kernel_MHSA.cpp:64->kernel_MHSA.cpp:55) on port 'gmem2' (kernel_MHSA.cpp:64->kernel_MHSA.cpp:55) [81]  (2.920 ns)

 <State 9>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_508', kernel_MHSA.cpp:64->kernel_MHSA.cpp:55) on port 'gmem2' (kernel_MHSA.cpp:64->kernel_MHSA.cpp:55) [81]  (2.920 ns)

 <State 10>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_508', kernel_MHSA.cpp:64->kernel_MHSA.cpp:55) on port 'gmem2' (kernel_MHSA.cpp:64->kernel_MHSA.cpp:55) [81]  (2.920 ns)

 <State 11>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_508', kernel_MHSA.cpp:64->kernel_MHSA.cpp:55) on port 'gmem2' (kernel_MHSA.cpp:64->kernel_MHSA.cpp:55) [81]  (2.920 ns)

 <State 12>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_508', kernel_MHSA.cpp:64->kernel_MHSA.cpp:55) on port 'gmem2' (kernel_MHSA.cpp:64->kernel_MHSA.cpp:55) [81]  (2.920 ns)

 <State 13>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_508', kernel_MHSA.cpp:64->kernel_MHSA.cpp:55) on port 'gmem2' (kernel_MHSA.cpp:64->kernel_MHSA.cpp:55) [81]  (2.920 ns)

 <State 14>: 0.892ns
The critical path consists of the following:
	bus response operation ('empty_508', kernel_MHSA.cpp:64->kernel_MHSA.cpp:55) on port 'gmem2' (kernel_MHSA.cpp:64->kernel_MHSA.cpp:55) [81]  (0.892 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
