SIM ?= icarus
TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES +=				\
	$(PWD)/cpu_tb.v				\
	$(PWD)/cpu.v				\
	$(PWD)/alu.v				\
	$(PWD)/extend_alu.v			\
	$(PWD)/ram.v

TOPLEVEL = cpu_tb

MODULE = test_cpu

include $(shell cocotb-config --makefiles)/Makefile.sim
