****************************************
Report : qor
Design : fifo1_sram
Version: V-2023.12
Date   : Tue Apr  9 21:25:04 2024
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)


Scenario           'func_slow'
Timing Path Group  'wclk'
----------------------------------------
Levels of Logic:                     12
Critical Path Length:              1.82
Critical Path Slack:              -0.13
Critical Path Clk Period:          2.00
Total Negative Slack:             -0.13
No. of Violating Paths:               1
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_slow'
Timing Path Group  'rclk'
----------------------------------------
Levels of Logic:                     11
Critical Path Length:              2.01
Critical Path Slack:              -0.28
Critical Path Clk Period:          2.00
Total Negative Slack:             -0.28
No. of Violating Paths:               1
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_slow'
Timing Path Group  'INPUTS'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.44
Critical Path Slack:               0.01
Critical Path Clk Period:          1.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_slow'
Timing Path Group  'OUTPUTS'
----------------------------------------
Levels of Logic:                      5
Critical Path Length:              2.49
Critical Path Slack:              -0.01
Critical Path Clk Period:          2.00
Total Negative Slack:             -0.01
No. of Violating Paths:               1
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              5
Hierarchical Port Count:            211
Leaf Cell Count:                    582
Buf/Inv Cell Count:                 219
Buf Cell Count:                     139
Inv Cell Count:                      80
Combinational Cell Count:           478
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:              104
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            8
   Single-bit Sequential Cell Count:                       96
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          8
----------------------------------------


Area
----------------------------------------
Combinational Area:           301265.64
Noncombinational Area:           839.18
Buf/Inv Area:                    694.32
Total Buffer Area:               559.37
Total Inverter Area:             134.95
Macro/Black Box Area:          69436.17
Net Area:                             0
Net XLength:                   31154.63
Net YLength:                   36783.55
----------------------------------------
Cell Area (netlist):                         371541.00
Cell Area (netlist and physical only):       373241.22
Net Length:                    67938.18


Design Rules
----------------------------------------
Total Number of Nets:               720
Nets with Violations:                19
Max Trans Violations:                 0
Max Cap Violations:                  19
----------------------------------------

1
