{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493646301315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493646301338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 01 08:45:01 2017 " "Processing started: Mon May 01 08:45:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493646301338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493646301338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Follower -c Follower " "Command: quartus_map --read_settings_files=on --write_settings_files=off Follower -c Follower" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493646301338 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1493646303571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n follower.v(6) " "Verilog HDL Declaration information at follower.v(6): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493646353011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "follower.v 1 1 " "Found 1 design units, including 1 entities, in source file follower.v" { { "Info" "ISGN_ENTITY_NAME" "1 follower " "Found entity 1: follower" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493646353018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493646353018 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "UART_rcv.sv " "Can't analyze file -- file UART_rcv.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1493646353057 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "pwm.sv " "Can't analyze file -- file pwm.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1493646353096 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "motor_cntrl.sv " "Can't analyze file -- file motor_cntrl.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1493646353134 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx TX uart_tx.v(6) " "Verilog HDL Declaration information at uart_tx.v(6): object \"tx\" differs only in case from object \"TX\" in the same scope" {  } { { "uart_tx.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/uart_tx.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493646353162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493646353166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493646353166 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "follower " "Elaborating entity \"follower\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493646353279 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "a2d_SS_n follower.v(14) " "Output port \"a2d_SS_n\" at follower.v(14) has no driver" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493646353292 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCLK follower.v(14) " "Output port \"SCLK\" at follower.v(14) has no driver" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493646353292 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MOSI follower.v(14) " "Output port \"MOSI\" at follower.v(14) has no driver" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493646353292 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IR_in_en follower.v(17) " "Output port \"IR_in_en\" at follower.v(17) has no driver" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493646353292 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IR_mid_en follower.v(17) " "Output port \"IR_mid_en\" at follower.v(17) has no driver" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493646353292 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IR_out_en follower.v(17) " "Output port \"IR_out_en\" at follower.v(17) has no driver" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493646353292 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "in_transit follower.v(19) " "Output port \"in_transit\" at follower.v(19) has no driver" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493646353292 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "buzz follower.v(18) " "Output port \"buzz\" at follower.v(18) has no driver" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493646353292 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "buzz_n follower.v(18) " "Output port \"buzz_n\" at follower.v(18) has no driver" {  } { { "follower.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493646353293 "|follower"}
{ "Warning" "WSGN_SEARCH_FILE" "uart_rcv.v 1 1 " "Using design file uart_rcv.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rcv " "Found entity 1: uart_rcv" {  } { { "uart_rcv.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/uart_rcv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493646353398 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1493646353398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rcv uart_rcv:iCMD " "Elaborating entity \"uart_rcv\" for hierarchy \"uart_rcv:iCMD\"" {  } { { "follower.v" "iCMD" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493646353402 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_rcv.v(43) " "Verilog HDL assignment warning at uart_rcv.v(43): truncated value with size 32 to match size of target (12)" {  } { { "uart_rcv.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/uart_rcv.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493646353404 "|follower|uart_rcv:iCMD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rcv.v(55) " "Verilog HDL assignment warning at uart_rcv.v(55): truncated value with size 32 to match size of target (4)" {  } { { "uart_rcv.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/uart_rcv.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493646353404 "|follower|uart_rcv:iCMD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:iUART_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:iUART_tx\"" {  } { { "follower.v" "iUART_tx" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493646353461 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(40) " "Verilog HDL assignment warning at uart_tx.v(40): truncated value with size 32 to match size of target (4)" {  } { { "uart_tx.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/uart_tx.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493646353493 "|follower|uart_tx:iUART_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_tx.v(51) " "Verilog HDL assignment warning at uart_tx.v(51): truncated value with size 32 to match size of target (12)" {  } { { "uart_tx.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/uart_tx.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493646353494 "|follower|uart_tx:iUART_tx"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pwm_lft PWM_lft motor_cntrl.v(7) " "Verilog HDL Declaration information at motor_cntrl.v(7): object \"pwm_lft\" differs only in case from object \"PWM_lft\" in the same scope" {  } { { "motor_cntrl.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/motor_cntrl.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493646353594 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pwm_rht PWM_rht motor_cntrl.v(7) " "Verilog HDL Declaration information at motor_cntrl.v(7): object \"pwm_rht\" differs only in case from object \"PWM_rht\" in the same scope" {  } { { "motor_cntrl.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/motor_cntrl.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493646353596 ""}
{ "Warning" "WSGN_SEARCH_FILE" "motor_cntrl.v 1 1 " "Using design file motor_cntrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 motor_cntrl " "Found entity 1: motor_cntrl" {  } { { "motor_cntrl.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/motor_cntrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493646353598 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1493646353598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_cntrl motor_cntrl:iMTR " "Elaborating entity \"motor_cntrl\" for hierarchy \"motor_cntrl:iMTR\"" {  } { { "follower.v" "iMTR" { Text "I:/GitHub/ECE551-Project/Module Test 1/follower.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493646353599 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 motor_cntrl.v(15) " "Verilog HDL assignment warning at motor_cntrl.v(15): truncated value with size 32 to match size of target (10)" {  } { { "motor_cntrl.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/motor_cntrl.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493646353600 "|follower|motor_cntrl:iMTR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 motor_cntrl.v(16) " "Verilog HDL assignment warning at motor_cntrl.v(16): truncated value with size 32 to match size of target (10)" {  } { { "motor_cntrl.v" "" { Text "I:/GitHub/ECE551-Project/Module Test 1/motor_cntrl.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493646353600 "|follower|motor_cntrl:iMTR"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "PWM_lft pwm " "Node instance \"PWM_lft\" instantiates undefined entity \"pwm\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "motor_cntrl.v" "PWM_lft" { Text "I:/GitHub/ECE551-Project/Module Test 1/motor_cntrl.v" 9 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1493646353846 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "PWM_rht pwm " "Node instance \"PWM_rht\" instantiates undefined entity \"pwm\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "motor_cntrl.v" "PWM_rht" { Text "I:/GitHub/ECE551-Project/Module Test 1/motor_cntrl.v" 10 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1493646353846 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/GitHub/ECE551-Project/Module Test 1/Follower.map.smsg " "Generated suppressed messages file I:/GitHub/ECE551-Project/Module Test 1/Follower.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493646354016 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "832 " "Peak virtual memory: 832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493646354262 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 01 08:45:54 2017 " "Processing ended: Mon May 01 08:45:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493646354262 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493646354262 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493646354262 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493646354262 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 21 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 21 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493646355112 ""}
