<profile>

<section name = "Vivado HLS Report for 'compute'" level="0">
<item name = "Date">Sun Mar 28 21:17:46 2021
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">mac_vivado_dma32_w32</item>
<item name = "Solution">mac_vivado_acc</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7v2000t-flg1925-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.871 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 2, -, -, ?, no</column>
<column name="- Loop 2">?, ?, ?, -, -, ?, no</column>
<column name=" + Loop 2.1">?, ?, 3, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 6, 0, 370, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 185, -</column>
<column name="Register">-, -, 386, -, -</column>
<specialColumn name="Available SLR">646, 540, 610800, 305400, 0</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 1, ~0, ~0, 100</specialColumn>
<specialColumn name="Available">2584, 2160, 2443200, 1221600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="in_rem_2_fu_184_p2">*, 3, 0, 21, 32, 32</column>
<column name="mul_ln95_fu_262_p2">*, 3, 0, 21, 32, 32</column>
<column name="acc_fu_274_p2">+, 0, 0, 39, 32, 32</column>
<column name="i_1_fu_320_p2">+, 0, 0, 20, 13, 2</column>
<column name="i_fu_195_p2">+, 0, 0, 39, 32, 1</column>
<column name="in_rem_fu_256_p2">+, 0, 0, 39, 32, 14</column>
<column name="vector_index_fu_280_p2">+, 0, 0, 39, 32, 2</column>
<column name="vector_number_fu_309_p2">+, 0, 0, 39, 32, 1</column>
<column name="icmp_ln100_fu_286_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln75_fu_190_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln86_fu_211_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln89_fu_217_p2">icmp, 0, 0, 18, 32, 13</column>
<column name="icmp_ln92_fu_235_p2">icmp, 0, 0, 13, 13, 13</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln95_fu_245_p2">or, 0, 0, 13, 13, 1</column>
<column name="in_len_fu_227_p3">select, 0, 0, 13, 1, 12</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="acc_0_i_fu_46">9, 2, 32, 64</column>
<column name="ap_NS_fsm">41, 8, 1, 8</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="i1_0_i_reg_162">9, 2, 13, 26</column>
<column name="i_0_i_reg_141">9, 2, 32, 64</column>
<column name="in_rem_0_i_reg_152">9, 2, 32, 64</column>
<column name="mac_len_blk_n">9, 2, 1, 2</column>
<column name="mac_len_out_blk_n">9, 2, 1, 2</column>
<column name="mac_vec_blk_n">9, 2, 1, 2</column>
<column name="mac_vec_out_blk_n">9, 2, 1, 2</column>
<column name="p_inbuff_V_address0">15, 3, 13, 39</column>
<column name="p_outbuff_V_address0">15, 3, 7, 21</column>
<column name="p_outbuff_V_d0">15, 3, 32, 96</column>
<column name="vector_index_1_fu_54">9, 2, 32, 64</column>
<column name="vector_number_1_fu_50">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_0_i_fu_46">32, 0, 32, 0</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i1_0_i_reg_162">13, 0, 13, 0</column>
<column name="i_0_i_reg_141">32, 0, 32, 0</column>
<column name="i_reg_340">32, 0, 32, 0</column>
<column name="in_len_reg_379">13, 0, 13, 0</column>
<column name="in_rem_0_i_reg_152">32, 0, 32, 0</column>
<column name="in_rem_2_reg_331">32, 0, 32, 0</column>
<column name="mac_len_read_reg_326">32, 0, 32, 0</column>
<column name="mul_ln95_reg_402">32, 0, 32, 0</column>
<column name="sext_ln76_reg_345">64, 0, 64, 0</column>
<column name="vector_index_1_fu_54">32, 0, 32, 0</column>
<column name="vector_number_1_fu_50">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, compute, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute, return value</column>
<column name="p_inbuff_V_address0">out, 13, ap_memory, p_inbuff_V, array</column>
<column name="p_inbuff_V_ce0">out, 1, ap_memory, p_inbuff_V, array</column>
<column name="p_inbuff_V_q0">in, 32, ap_memory, p_inbuff_V, array</column>
<column name="p_inbuff_V_address1">out, 13, ap_memory, p_inbuff_V, array</column>
<column name="p_inbuff_V_ce1">out, 1, ap_memory, p_inbuff_V, array</column>
<column name="p_inbuff_V_q1">in, 32, ap_memory, p_inbuff_V, array</column>
<column name="mac_vec_dout">in, 32, ap_fifo, mac_vec, pointer</column>
<column name="mac_vec_empty_n">in, 1, ap_fifo, mac_vec, pointer</column>
<column name="mac_vec_read">out, 1, ap_fifo, mac_vec, pointer</column>
<column name="mac_len_dout">in, 32, ap_fifo, mac_len, pointer</column>
<column name="mac_len_empty_n">in, 1, ap_fifo, mac_len, pointer</column>
<column name="mac_len_read">out, 1, ap_fifo, mac_len, pointer</column>
<column name="p_outbuff_V_address0">out, 7, ap_memory, p_outbuff_V, array</column>
<column name="p_outbuff_V_ce0">out, 1, ap_memory, p_outbuff_V, array</column>
<column name="p_outbuff_V_we0">out, 1, ap_memory, p_outbuff_V, array</column>
<column name="p_outbuff_V_d0">out, 32, ap_memory, p_outbuff_V, array</column>
<column name="mac_vec_out_din">out, 32, ap_fifo, mac_vec_out, pointer</column>
<column name="mac_vec_out_full_n">in, 1, ap_fifo, mac_vec_out, pointer</column>
<column name="mac_vec_out_write">out, 1, ap_fifo, mac_vec_out, pointer</column>
<column name="mac_len_out_din">out, 32, ap_fifo, mac_len_out, pointer</column>
<column name="mac_len_out_full_n">in, 1, ap_fifo, mac_len_out, pointer</column>
<column name="mac_len_out_write">out, 1, ap_fifo, mac_len_out, pointer</column>
</table>
</item>
</section>
</profile>
