{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 08 12:55:59 2023 " "Info: Processing started: Mon May 08 12:55:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab_2 -c Lab_2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab_2 -c Lab_2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "Lab_2.v" "" { Text "D:/Desktop/verilog/Labs/Lab_2/Lab_2.v" 3 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register Counter:Counter2\|Cout\[1\] register Counter:Counter3\|Cout\[0\] 247.34 MHz 4.043 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 247.34 MHz between source register \"Counter:Counter2\|Cout\[1\]\" and destination register \"Counter:Counter3\|Cout\[0\]\" (period= 4.043 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.785 ns + Longest register register " "Info: + Longest register to register delay is 3.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter:Counter2\|Cout\[1\] 1 REG LCFF_X25_Y10_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y10_N19; Fanout = 5; REG Node = 'Counter:Counter2\|Cout\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:Counter2|Cout[1] } "NODE_NAME" } } { "Lab_2.v" "" { Text "D:/Desktop/verilog/Labs/Lab_2/Lab_2.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.494 ns) 1.963 ns Counter:Counter2\|Equal0~0 2 COMB LCCOMB_X31_Y10_N22 4 " "Info: 2: + IC(1.469 ns) + CELL(0.494 ns) = 1.963 ns; Loc. = LCCOMB_X31_Y10_N22; Fanout = 4; COMB Node = 'Counter:Counter2\|Equal0~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.963 ns" { Counter:Counter2|Cout[1] Counter:Counter2|Equal0~0 } "NODE_NAME" } } { "Lab_2.v" "" { Text "D:/Desktop/verilog/Labs/Lab_2/Lab_2.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.855 ns) 3.785 ns Counter:Counter3\|Cout\[0\] 3 REG LCFF_X29_Y10_N9 5 " "Info: 3: + IC(0.967 ns) + CELL(0.855 ns) = 3.785 ns; Loc. = LCFF_X29_Y10_N9; Fanout = 5; REG Node = 'Counter:Counter3\|Cout\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { Counter:Counter2|Equal0~0 Counter:Counter3|Cout[0] } "NODE_NAME" } } { "Lab_2.v" "" { Text "D:/Desktop/verilog/Labs/Lab_2/Lab_2.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.349 ns ( 35.64 % ) " "Info: Total cell delay = 1.349 ns ( 35.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.436 ns ( 64.36 % ) " "Info: Total interconnect delay = 2.436 ns ( 64.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.785 ns" { Counter:Counter2|Cout[1] Counter:Counter2|Equal0~0 Counter:Counter3|Cout[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.785 ns" { Counter:Counter2|Cout[1] {} Counter:Counter2|Equal0~0 {} Counter:Counter3|Cout[0] {} } { 0.000ns 1.469ns 0.967ns } { 0.000ns 0.494ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.006 ns - Smallest " "Info: - Smallest clock skew is 0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.771 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns Clock 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'Clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab_2.v" "" { Text "D:/Desktop/verilog/Labs/Lab_2/Lab_2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns Clock~clkctrl 2 COMB CLKCTRL_G2 12 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 12; COMB Node = 'Clock~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Lab_2.v" "" { Text "D:/Desktop/verilog/Labs/Lab_2/Lab_2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.666 ns) 2.771 ns Counter:Counter3\|Cout\[0\] 3 REG LCFF_X29_Y10_N9 5 " "Info: 3: + IC(0.876 ns) + CELL(0.666 ns) = 2.771 ns; Loc. = LCFF_X29_Y10_N9; Fanout = 5; REG Node = 'Counter:Counter3\|Cout\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { Clock~clkctrl Counter:Counter3|Cout[0] } "NODE_NAME" } } { "Lab_2.v" "" { Text "D:/Desktop/verilog/Labs/Lab_2/Lab_2.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 63.37 % ) " "Info: Total cell delay = 1.756 ns ( 63.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 36.63 % ) " "Info: Total interconnect delay = 1.015 ns ( 36.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { Clock Clock~clkctrl Counter:Counter3|Cout[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Counter:Counter3|Cout[0] {} } { 0.000ns 0.000ns 0.139ns 0.876ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.765 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns Clock 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'Clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab_2.v" "" { Text "D:/Desktop/verilog/Labs/Lab_2/Lab_2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns Clock~clkctrl 2 COMB CLKCTRL_G2 12 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 12; COMB Node = 'Clock~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Lab_2.v" "" { Text "D:/Desktop/verilog/Labs/Lab_2/Lab_2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.666 ns) 2.765 ns Counter:Counter2\|Cout\[1\] 3 REG LCFF_X25_Y10_N19 5 " "Info: 3: + IC(0.870 ns) + CELL(0.666 ns) = 2.765 ns; Loc. = LCFF_X25_Y10_N19; Fanout = 5; REG Node = 'Counter:Counter2\|Cout\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { Clock~clkctrl Counter:Counter2|Cout[1] } "NODE_NAME" } } { "Lab_2.v" "" { Text "D:/Desktop/verilog/Labs/Lab_2/Lab_2.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 63.51 % ) " "Info: Total cell delay = 1.756 ns ( 63.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 36.49 % ) " "Info: Total interconnect delay = 1.009 ns ( 36.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.765 ns" { Clock Clock~clkctrl Counter:Counter2|Cout[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.765 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Counter:Counter2|Cout[1] {} } { 0.000ns 0.000ns 0.139ns 0.870ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { Clock Clock~clkctrl Counter:Counter3|Cout[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Counter:Counter3|Cout[0] {} } { 0.000ns 0.000ns 0.139ns 0.876ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.765 ns" { Clock Clock~clkctrl Counter:Counter2|Cout[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.765 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Counter:Counter2|Cout[1] {} } { 0.000ns 0.000ns 0.139ns 0.870ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Lab_2.v" "" { Text "D:/Desktop/verilog/Labs/Lab_2/Lab_2.v" 66 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Lab_2.v" "" { Text "D:/Desktop/verilog/Labs/Lab_2/Lab_2.v" 66 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.785 ns" { Counter:Counter2|Cout[1] Counter:Counter2|Equal0~0 Counter:Counter3|Cout[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.785 ns" { Counter:Counter2|Cout[1] {} Counter:Counter2|Equal0~0 {} Counter:Counter3|Cout[0] {} } { 0.000ns 1.469ns 0.967ns } { 0.000ns 0.494ns 0.855ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { Clock Clock~clkctrl Counter:Counter3|Cout[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Counter:Counter3|Cout[0] {} } { 0.000ns 0.000ns 0.139ns 0.876ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.765 ns" { Clock Clock~clkctrl Counter:Counter2|Cout[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.765 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Counter:Counter2|Cout[1] {} } { 0.000ns 0.000ns 0.139ns 0.870ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Counter:Counter1\|Cout\[0\] Enable Clock 0.066 ns register " "Info: tsu for register \"Counter:Counter1\|Cout\[0\]\" (data pin = \"Enable\", clock pin = \"Clock\") is 0.066 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.880 ns + Longest pin register " "Info: + Longest pin to register delay is 2.880 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns Enable 1 PIN PIN_88 4 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 4; PIN Node = 'Enable'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Enable } "NODE_NAME" } } { "Lab_2.v" "" { Text "D:/Desktop/verilog/Labs/Lab_2/Lab_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.855 ns) 2.880 ns Counter:Counter1\|Cout\[0\] 2 REG LCFF_X31_Y10_N25 6 " "Info: 2: + IC(0.915 ns) + CELL(0.855 ns) = 2.880 ns; Loc. = LCFF_X31_Y10_N25; Fanout = 6; REG Node = 'Counter:Counter1\|Cout\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { Enable Counter:Counter1|Cout[0] } "NODE_NAME" } } { "Lab_2.v" "" { Text "D:/Desktop/verilog/Labs/Lab_2/Lab_2.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.965 ns ( 68.23 % ) " "Info: Total cell delay = 1.965 ns ( 68.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.915 ns ( 31.77 % ) " "Info: Total interconnect delay = 0.915 ns ( 31.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { Enable Counter:Counter1|Cout[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.880 ns" { Enable {} Enable~combout {} Counter:Counter1|Cout[0] {} } { 0.000ns 0.000ns 0.915ns } { 0.000ns 1.110ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Lab_2.v" "" { Text "D:/Desktop/verilog/Labs/Lab_2/Lab_2.v" 66 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.774 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.774 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns Clock 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'Clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab_2.v" "" { Text "D:/Desktop/verilog/Labs/Lab_2/Lab_2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns Clock~clkctrl 2 COMB CLKCTRL_G2 12 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 12; COMB Node = 'Clock~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Lab_2.v" "" { Text "D:/Desktop/verilog/Labs/Lab_2/Lab_2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.666 ns) 2.774 ns Counter:Counter1\|Cout\[0\] 3 REG LCFF_X31_Y10_N25 6 " "Info: 3: + IC(0.879 ns) + CELL(0.666 ns) = 2.774 ns; Loc. = LCFF_X31_Y10_N25; Fanout = 6; REG Node = 'Counter:Counter1\|Cout\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { Clock~clkctrl Counter:Counter1|Cout[0] } "NODE_NAME" } } { "Lab_2.v" "" { Text "D:/Desktop/verilog/Labs/Lab_2/Lab_2.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 63.30 % ) " "Info: Total cell delay = 1.756 ns ( 63.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 36.70 % ) " "Info: Total interconnect delay = 1.018 ns ( 36.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { Clock Clock~clkctrl Counter:Counter1|Cout[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.774 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Counter:Counter1|Cout[0] {} } { 0.000ns 0.000ns 0.139ns 0.879ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { Enable Counter:Counter1|Cout[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.880 ns" { Enable {} Enable~combout {} Counter:Counter1|Cout[0] {} } { 0.000ns 0.000ns 0.915ns } { 0.000ns 1.110ns 0.855ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { Clock Clock~clkctrl Counter:Counter1|Cout[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.774 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Counter:Counter1|Cout[0] {} } { 0.000ns 0.000ns 0.139ns 0.879ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock Co100\[0\] Counter:Counter3\|Cout\[0\] 11.326 ns register " "Info: tco from clock \"Clock\" to destination pin \"Co100\[0\]\" through register \"Counter:Counter3\|Cout\[0\]\" is 11.326 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.771 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns Clock 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'Clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab_2.v" "" { Text "D:/Desktop/verilog/Labs/Lab_2/Lab_2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns Clock~clkctrl 2 COMB CLKCTRL_G2 12 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 12; COMB Node = 'Clock~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Lab_2.v" "" { Text "D:/Desktop/verilog/Labs/Lab_2/Lab_2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.666 ns) 2.771 ns Counter:Counter3\|Cout\[0\] 3 REG LCFF_X29_Y10_N9 5 " "Info: 3: + IC(0.876 ns) + CELL(0.666 ns) = 2.771 ns; Loc. = LCFF_X29_Y10_N9; Fanout = 5; REG Node = 'Counter:Counter3\|Cout\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { Clock~clkctrl Counter:Counter3|Cout[0] } "NODE_NAME" } } { "Lab_2.v" "" { Text "D:/Desktop/verilog/Labs/Lab_2/Lab_2.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 63.37 % ) " "Info: Total cell delay = 1.756 ns ( 63.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 36.63 % ) " "Info: Total interconnect delay = 1.015 ns ( 36.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { Clock Clock~clkctrl Counter:Counter3|Cout[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Counter:Counter3|Cout[0] {} } { 0.000ns 0.000ns 0.139ns 0.876ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Lab_2.v" "" { Text "D:/Desktop/verilog/Labs/Lab_2/Lab_2.v" 66 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.251 ns + Longest register pin " "Info: + Longest register to pin delay is 8.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter:Counter3\|Cout\[0\] 1 REG LCFF_X29_Y10_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y10_N9; Fanout = 5; REG Node = 'Counter:Counter3\|Cout\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:Counter3|Cout[0] } "NODE_NAME" } } { "Lab_2.v" "" { Text "D:/Desktop/verilog/Labs/Lab_2/Lab_2.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.015 ns) + CELL(3.236 ns) 8.251 ns Co100\[0\] 2 PIN PIN_42 0 " "Info: 2: + IC(5.015 ns) + CELL(3.236 ns) = 8.251 ns; Loc. = PIN_42; Fanout = 0; PIN Node = 'Co100\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.251 ns" { Counter:Counter3|Cout[0] Co100[0] } "NODE_NAME" } } { "Lab_2.v" "" { Text "D:/Desktop/verilog/Labs/Lab_2/Lab_2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 39.22 % ) " "Info: Total cell delay = 3.236 ns ( 39.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.015 ns ( 60.78 % ) " "Info: Total interconnect delay = 5.015 ns ( 60.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.251 ns" { Counter:Counter3|Cout[0] Co100[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.251 ns" { Counter:Counter3|Cout[0] {} Co100[0] {} } { 0.000ns 5.015ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { Clock Clock~clkctrl Counter:Counter3|Cout[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Counter:Counter3|Cout[0] {} } { 0.000ns 0.000ns 0.139ns 0.876ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.251 ns" { Counter:Counter3|Cout[0] Co100[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.251 ns" { Counter:Counter3|Cout[0] {} Co100[0] {} } { 0.000ns 5.015ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Counter:Counter1\|Cout\[2\] Enable Clock 0.699 ns register " "Info: th for register \"Counter:Counter1\|Cout\[2\]\" (data pin = \"Enable\", clock pin = \"Clock\") is 0.699 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.774 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.774 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns Clock 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'Clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab_2.v" "" { Text "D:/Desktop/verilog/Labs/Lab_2/Lab_2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns Clock~clkctrl 2 COMB CLKCTRL_G2 12 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 12; COMB Node = 'Clock~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Lab_2.v" "" { Text "D:/Desktop/verilog/Labs/Lab_2/Lab_2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.666 ns) 2.774 ns Counter:Counter1\|Cout\[2\] 3 REG LCFF_X31_Y10_N29 5 " "Info: 3: + IC(0.879 ns) + CELL(0.666 ns) = 2.774 ns; Loc. = LCFF_X31_Y10_N29; Fanout = 5; REG Node = 'Counter:Counter1\|Cout\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { Clock~clkctrl Counter:Counter1|Cout[2] } "NODE_NAME" } } { "Lab_2.v" "" { Text "D:/Desktop/verilog/Labs/Lab_2/Lab_2.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 63.30 % ) " "Info: Total cell delay = 1.756 ns ( 63.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 36.70 % ) " "Info: Total interconnect delay = 1.018 ns ( 36.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { Clock Clock~clkctrl Counter:Counter1|Cout[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.774 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Counter:Counter1|Cout[2] {} } { 0.000ns 0.000ns 0.139ns 0.879ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Lab_2.v" "" { Text "D:/Desktop/verilog/Labs/Lab_2/Lab_2.v" 66 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.381 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.381 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns Enable 1 PIN PIN_88 4 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 4; PIN Node = 'Enable'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Enable } "NODE_NAME" } } { "Lab_2.v" "" { Text "D:/Desktop/verilog/Labs/Lab_2/Lab_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.206 ns) 2.273 ns Counter:Counter1\|Cout\[2\]~5 2 COMB LCCOMB_X31_Y10_N28 1 " "Info: 2: + IC(0.957 ns) + CELL(0.206 ns) = 2.273 ns; Loc. = LCCOMB_X31_Y10_N28; Fanout = 1; COMB Node = 'Counter:Counter1\|Cout\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { Enable Counter:Counter1|Cout[2]~5 } "NODE_NAME" } } { "Lab_2.v" "" { Text "D:/Desktop/verilog/Labs/Lab_2/Lab_2.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.381 ns Counter:Counter1\|Cout\[2\] 3 REG LCFF_X31_Y10_N29 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.381 ns; Loc. = LCFF_X31_Y10_N29; Fanout = 5; REG Node = 'Counter:Counter1\|Cout\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Counter:Counter1|Cout[2]~5 Counter:Counter1|Cout[2] } "NODE_NAME" } } { "Lab_2.v" "" { Text "D:/Desktop/verilog/Labs/Lab_2/Lab_2.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.424 ns ( 59.81 % ) " "Info: Total cell delay = 1.424 ns ( 59.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.957 ns ( 40.19 % ) " "Info: Total interconnect delay = 0.957 ns ( 40.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.381 ns" { Enable Counter:Counter1|Cout[2]~5 Counter:Counter1|Cout[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.381 ns" { Enable {} Enable~combout {} Counter:Counter1|Cout[2]~5 {} Counter:Counter1|Cout[2] {} } { 0.000ns 0.000ns 0.957ns 0.000ns } { 0.000ns 1.110ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { Clock Clock~clkctrl Counter:Counter1|Cout[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.774 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Counter:Counter1|Cout[2] {} } { 0.000ns 0.000ns 0.139ns 0.879ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.381 ns" { Enable Counter:Counter1|Cout[2]~5 Counter:Counter1|Cout[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.381 ns" { Enable {} Enable~combout {} Counter:Counter1|Cout[2]~5 {} Counter:Counter1|Cout[2] {} } { 0.000ns 0.000ns 0.957ns 0.000ns } { 0.000ns 1.110ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 08 12:55:59 2023 " "Info: Processing ended: Mon May 08 12:55:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
