* d:\fossee\esim\library\subcircuitlibrary\sn54l98\sn54l98.cir

.include SR_FF1.sub
* u3  /2 net-_u1-pad2_ net-_u12-pad1_ d_and
* u4  net-_u10-pad1_ /1 net-_u12-pad2_ d_and
* u12  net-_u12-pad1_ net-_u12-pad2_ net-_u12-pad3_ d_nor
* u5  net-_u24-pad3_ net-_u1-pad2_ net-_u13-pad1_ d_and
* u6  net-_u10-pad1_ /4 net-_u13-pad2_ d_and
* u13  net-_u13-pad1_ net-_u13-pad2_ net-_u13-pad3_ d_nor
* u7  /5 net-_u1-pad2_ net-_u14-pad1_ d_and
* u8  net-_u10-pad1_ /6 net-_u14-pad2_ d_and
* u14  net-_u14-pad1_ net-_u14-pad2_ net-_u14-pad3_ d_nor
* u9  /12 net-_u1-pad2_ net-_u15-pad1_ d_and
* u10  net-_u10-pad1_ /7 net-_u10-pad3_ d_and
* u15  net-_u15-pad1_ net-_u10-pad3_ net-_u15-pad3_ d_nor
* u1  /9 net-_u1-pad2_ d_inverter
* u2  net-_u1-pad2_ net-_u10-pad1_ d_inverter
* u16  net-_u12-pad3_ net-_u16-pad2_ d_inverter
* u17  net-_u13-pad3_ net-_u17-pad2_ d_inverter
* u18  net-_u14-pad3_ net-_u18-pad2_ d_inverter
* u19  net-_u15-pad3_ net-_u19-pad2_ d_inverter
* u11  /10 net-_u11-pad2_ d_buffer
* u24  /1 /2 net-_u24-pad3_ /4 /5 /6 /7 ? /9 /10 /11 /12 /13 /14 net-_u24-pad15_ ? port
x1 net-_u16-pad2_ net-_u11-pad2_ net-_u12-pad3_ ? net-_u24-pad15_ SR_FF1
x2 net-_u17-pad2_ net-_u11-pad2_ net-_u13-pad3_ ? /14 SR_FF1
x3 net-_u18-pad2_ net-_u11-pad2_ net-_u14-pad3_ ? /13 SR_FF1
x4 net-_u19-pad2_ net-_u11-pad2_ net-_u15-pad3_ ? /11 SR_FF1
a1 [/2 net-_u1-pad2_ ] net-_u12-pad1_ u3
a2 [net-_u10-pad1_ /1 ] net-_u12-pad2_ u4
a3 [net-_u12-pad1_ net-_u12-pad2_ ] net-_u12-pad3_ u12
a4 [net-_u24-pad3_ net-_u1-pad2_ ] net-_u13-pad1_ u5
a5 [net-_u10-pad1_ /4 ] net-_u13-pad2_ u6
a6 [net-_u13-pad1_ net-_u13-pad2_ ] net-_u13-pad3_ u13
a7 [/5 net-_u1-pad2_ ] net-_u14-pad1_ u7
a8 [net-_u10-pad1_ /6 ] net-_u14-pad2_ u8
a9 [net-_u14-pad1_ net-_u14-pad2_ ] net-_u14-pad3_ u14
a10 [/12 net-_u1-pad2_ ] net-_u15-pad1_ u9
a11 [net-_u10-pad1_ /7 ] net-_u10-pad3_ u10
a12 [net-_u15-pad1_ net-_u10-pad3_ ] net-_u15-pad3_ u15
a13 /9 net-_u1-pad2_ u1
a14 net-_u1-pad2_ net-_u10-pad1_ u2
a15 net-_u12-pad3_ net-_u16-pad2_ u16
a16 net-_u13-pad3_ net-_u17-pad2_ u17
a17 net-_u14-pad3_ net-_u18-pad2_ u18
a18 net-_u15-pad3_ net-_u19-pad2_ u19
a19 /10 net-_u11-pad2_ u11
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u3 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u4 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nor, NgSpice Name: d_nor
.model u12 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u5 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u6 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nor, NgSpice Name: d_nor
.model u13 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u7 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u8 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nor, NgSpice Name: d_nor
.model u14 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u9 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, NgSpice Name: d_and
.model u10 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nor, NgSpice Name: d_nor
.model u15 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u1 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u16 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u17 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u18 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u19 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_buffer, NgSpice Name: d_buffer
.model u11 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
.tran 0e-00 0e-00 0e-00

* Control Statements 
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
.endc
.end
