Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Oct 24 19:24:15 2024
| Host         : TUF-F15 running 64-bit major release  (build 9200)
| Command      : report_utilization -file Test_1_wrapper_utilization_placed.rpt -pb Test_1_wrapper_utilization_placed.pb
| Design       : Test_1_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 27109 |     0 |          0 |    117120 | 23.15 |
|   LUT as Logic             | 26540 |     0 |          0 |    117120 | 22.66 |
|   LUT as Memory            |   569 |     0 |          0 |     57600 |  0.99 |
|     LUT as Distributed RAM |   300 |     0 |            |           |       |
|     LUT as Shift Register  |   269 |     0 |            |           |       |
| CLB Registers              | 18702 |     0 |          0 |    234240 |  7.98 |
|   Register as Flip Flop    | 18702 |     0 |          0 |    234240 |  7.98 |
|   Register as Latch        |     0 |     0 |          0 |    234240 |  0.00 |
| CARRY8                     |  1500 |     0 |          0 |     14640 | 10.25 |
| F7 Muxes                   |   322 |     0 |          0 |     58560 |  0.55 |
| F8 Muxes                   |    29 |     0 |          0 |     29280 |  0.10 |
| F9 Muxes                   |     0 |     0 |          0 |     14640 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 107   |          Yes |           - |          Set |
| 322   |          Yes |           - |        Reset |
| 277   |          Yes |         Set |            - |
| 17996 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  5263 |     0 |          0 |     14640 | 35.95 |
|   CLBL                                     |  2728 |     0 |            |           |       |
|   CLBM                                     |  2535 |     0 |            |           |       |
| LUT as Logic                               | 26540 |     0 |          0 |    117120 | 22.66 |
|   using O5 output only                     |   235 |       |            |           |       |
|   using O6 output only                     | 23116 |       |            |           |       |
|   using O5 and O6                          |  3189 |       |            |           |       |
| LUT as Memory                              |   569 |     0 |          0 |     57600 |  0.99 |
|   LUT as Distributed RAM                   |   300 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   168 |       |            |           |       |
|     using O5 and O6                        |   132 |       |            |           |       |
|   LUT as Shift Register                    |   269 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   129 |       |            |           |       |
|     using O5 and O6                        |   140 |       |            |           |       |
| CLB Registers                              | 18702 |     0 |          0 |    234240 |  7.98 |
|   Register driven from within the CLB      | 10848 |       |            |           |       |
|   Register driven from outside the CLB     |  7854 |       |            |           |       |
|     LUT in front of the register is unused |  4412 |       |            |           |       |
|     LUT in front of the register is used   |  3442 |       |            |           |       |
| Unique Control Sets                        |   686 |       |          0 |     29280 |  2.34 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   96 |     0 |          0 |       144 | 66.67 |
|   RAMB36/FIFO*    |   96 |     0 |          0 |       144 | 66.67 |
|     RAMB36E2 only |   96 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |       288 |  0.00 |
| URAM              |    0 |     0 |          0 |        64 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1248 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       189 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |        58 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        58 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        35 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        35 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |         3 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        82 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        82 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        35 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    2 |     0 |          0 |       112 |  1.79 |
| BUFGCE_DIV |    0 |     0 |          0 |        16 |  0.00 |
| BUFG_GT    |    0 |     0 |          0 |        96 |  0.00 |
| BUFG_PS    |    1 |     0 |          0 |        96 |  1.04 |
| BUFGCTRL*  |    0 |     0 |          0 |        32 |  0.00 |
| PLL        |    0 |     0 |          0 |         8 |  0.00 |
| MMCM       |    0 |     0 |          0 |         4 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |         4 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 17996 |            Register |
| LUT6     | 11922 |                 CLB |
| LUT5     |  6963 |                 CLB |
| LUT2     |  3712 |                 CLB |
| LUT3     |  3188 |                 CLB |
| LUT4     |  2900 |                 CLB |
| CARRY8   |  1500 |                 CLB |
| LUT1     |  1044 |                 CLB |
| MUXF7    |   322 |                 CLB |
| FDCE     |   322 |            Register |
| FDSE     |   277 |            Register |
| RAMD32   |   236 |                 CLB |
| SRL16E   |   217 |                 CLB |
| SRLC32E  |   190 |                 CLB |
| RAMD64E  |   160 |                 CLB |
| FDPE     |   107 |            Register |
| RAMB36E2 |    96 |            BLOCKRAM |
| RAMS32   |    36 |                 CLB |
| MUXF8    |    29 |                 CLB |
| SRLC16E  |     2 |                 CLB |
| BUFGCE   |     2 |               Clock |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
| BSCANE2  |     1 |       Configuration |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------------+------+
|          Ref Name          | Used |
+----------------------------+------+
| dbg_hub                    |    1 |
| Test_1_zynq_ultra_ps_e_0_1 |    1 |
| Test_1_xbar_1              |    1 |
| Test_1_rst_ps8_0_99M_1     |    1 |
| Test_1_pulse_generator_0_1 |    1 |
| Test_1_ila_0_1             |    1 |
| Test_1_axi_gpio_6_1        |    1 |
| Test_1_axi_gpio_5_1        |    1 |
| Test_1_axi_gpio_4_1        |    1 |
| Test_1_axi_gpio_3_1        |    1 |
| Test_1_axi_gpio_2_1        |    1 |
| Test_1_axi_gpio_1_1        |    1 |
| Test_1_axi_gpio_0_1        |    1 |
| Test_1_auto_pc_1           |    1 |
| Test_1_auto_pc_0           |    1 |
| Test_1_auto_ds_1           |    1 |
| Test_1_auto_ds_0           |    1 |
| Test_1_al_ultra96v2_0_1    |    1 |
| Test_1_DataBufferAxi_0_1   |    1 |
+----------------------------+------+


