*** This is NuSMV 2.6.0 (compiled on Wed Oct 14 15:36:56 2015)
*** Enabled addons are: compass
*** For more information on NuSMV see <http://nusmv.fbk.eu>
*** or email to <nusmv-users@list.fbk.eu>.
*** Please report bugs to <Please report bugs to <nusmv-users@fbk.eu>>

*** Copyright (c) 2010-2014, Fondazione Bruno Kessler

*** This version of NuSMV is linked to the CUDD library version 2.4.1
*** Copyright (c) 1995-2004, Regents of the University of Colorado

*** This version of NuSMV is linked to the MiniSat SAT solver. 
*** See http://minisat.se/MiniSat.html
*** Copyright (c) 2003-2006, Niklas Een, Niklas Sorensson
*** Copyright (c) 2007-2010, Niklas Sorensson

-- specification !(!FALSE U !(!(input = iB) | !(!FALSE U !(!(input = iF) | ((output = oV & !(output = oY)) &  X (!(output = oY) U output = oP))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -- Loop starts here
  -> State: 1.1 <-
    state = s0
    input = iB
    output = null
  -> State: 1.2 <-
    state = s1
    input = null
    output = oU
  -> State: 1.3 <-
    input = iC
    output = null
  -> State: 1.4 <-
    state = s2
    input = null
    output = oP
  -> State: 1.5 <-
    input = iA
    output = null
  -> State: 1.6 <-
    state = s3
    input = null
    output = oU
  -> State: 1.7 <-
    input = iH
    output = null
  -> State: 1.8 <-
    state = s4
    input = null
    output = oW
  -> State: 1.9 <-
    input = iK
    output = null
  -> State: 1.10 <-
    state = s39
    input = null
    output = oU
  -> State: 1.11 <-
    input = iF
    output = null
  -> State: 1.12 <-
    state = s77
    input = null
    output = oV
  -> State: 1.13 <-
    input = iI
    output = null
  -> State: 1.14 <-
    state = s88
    input = null
    output = oX
  -> State: 1.15 <-
    input = iI
    output = null
  -> State: 1.16 <-
    state = s8
    input = null
    output = oS
  -> State: 1.17 <-
    input = iC
    output = null
  -> State: 1.18 <-
    state = s15
    input = null
    output = oQ
  -> State: 1.19 <-
    input = iM
    output = null
  -> State: 1.20 <-
    state = s17
    input = null
    output = oU
  -> State: 1.21 <-
    input = iE
    output = null
  -> State: 1.22 <-
    state = s19
    input = null
    output = oY
  -> State: 1.23 <-
    input = iD
    output = null
  -> State: 1.24 <-
    state = s47
    input = null
    output = oS
  -> State: 1.25 <-
    input = iI
    output = null
  -> State: 1.26 <-
    state = s0
    input = null
    output = oW
  -> State: 1.27 <-
    input = iB
    output = null
-- specification !(!FALSE U !(!(input = iK) | ((!(input = iF) | (!(output = oP) U (((output = oX & !(output = oP)) & !(output = oQ)) &  X ((!(output = oP) & !(output = oQ)) U output = oZ)))) U (output = oP | !(!FALSE U !(!(input = iF) | ((output = oX & !(output = oQ)) &  X (!(output = oQ) U output = oZ))))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 2.1 <-
    state = s0
    input = iB
    output = null
  -> State: 2.2 <-
    state = s1
    input = null
    output = oU
  -> State: 2.3 <-
    input = iC
    output = null
  -> State: 2.4 <-
    state = s2
    input = null
    output = oP
  -> State: 2.5 <-
    input = iA
    output = null
  -> State: 2.6 <-
    state = s3
    input = null
    output = oU
  -> State: 2.7 <-
    input = iH
    output = null
  -> State: 2.8 <-
    state = s4
    input = null
    output = oW
  -> State: 2.9 <-
    input = iK
    output = null
  -> State: 2.10 <-
    state = s39
    input = null
    output = oU
  -> State: 2.11 <-
    input = iF
    output = null
  -- Loop starts here
  -> State: 2.12 <-
    state = s77
    input = null
    output = oV
  -> State: 2.13 <-
    input = iI
    output = null
  -> State: 2.14 <-
    state = s88
    input = null
    output = oX
  -> State: 2.15 <-
    input = iH
    output = null
  -> State: 2.16 <-
    state = s114
    input = null
    output = oX
  -> State: 2.17 <-
    input = iK
    output = null
  -> State: 2.18 <-
    state = s115
    input = null
    output = oP
  -> State: 2.19 <-
    input = iO
    output = null
  -> State: 2.20 <-
    state = s77
    input = null
    output = oV
-- specification !(!FALSE U !(!(input = iO & (TRUE U input = iK)) | (!((output = oV & !(input = iK)) &  X (!(input = iK) U (output = oQ & !(input = iK)))) U (input = iK | input = iB))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 3.1 <-
    state = s0
    input = iB
    output = null
  -> State: 3.2 <-
    state = s1
    input = null
    output = oU
  -> State: 3.3 <-
    input = iC
    output = null
  -> State: 3.4 <-
    state = s2
    input = null
    output = oP
  -> State: 3.5 <-
    input = iA
    output = null
  -> State: 3.6 <-
    state = s3
    input = null
    output = oU
  -> State: 3.7 <-
    input = iH
    output = null
  -> State: 3.8 <-
    state = s4
    input = null
    output = oW
  -> State: 3.9 <-
    input = iB
    output = null
  -> State: 3.10 <-
    state = s16
    input = null
    output = oT
  -> State: 3.11 <-
    input = iE
    output = null
  -> State: 3.12 <-
    state = s21
    input = null
    output = oW
  -> State: 3.13 <-
    input = iO
    output = null
  -> State: 3.14 <-
    state = s2
    input = null
    output = oP
  -> State: 3.15 <-
    input = iA
    output = null
  -> State: 3.16 <-
    state = s3
    input = null
    output = oU
  -> State: 3.17 <-
    input = iH
    output = null
  -> State: 3.18 <-
    state = s4
    input = null
    output = oW
  -> State: 3.19 <-
    input = iG
    output = null
  -> State: 3.20 <-
    state = s5
    input = null
    output = oU
  -> State: 3.21 <-
    input = iJ
    output = null
  -> State: 3.22 <-
    state = s9
    input = null
    output = oX
  -> State: 3.23 <-
    input = iE
    output = null
  -> State: 3.24 <-
    state = s11
    input = null
    output = oQ
  -> State: 3.25 <-
    input = iC
    output = null
  -> State: 3.26 <-
    state = s65
    input = null
    output = oV
  -> State: 3.27 <-
    input = iD
    output = null
  -> State: 3.28 <-
    state = s11
    input = null
    output = oV
  -> State: 3.29 <-
    input = iH
    output = null
  -> State: 3.30 <-
    state = s67
    input = null
    output = oQ
  -> State: 3.31 <-
    input = iD
    output = null
  -> State: 3.32 <-
    state = s11
    input = null
    output = oT
  -> State: 3.33 <-
    input = iI
    output = null
  -> State: 3.34 <-
    state = s29
    input = null
    output = oS
  -> State: 3.35 <-
    input = iK
    output = null
  -> State: 3.36 <-
    state = s11
    input = null
    output = oQ
  -- Loop starts here
  -> State: 3.37 <-
    input = iC
    output = null
  -> State: 3.38 <-
    state = s65
    input = null
    output = oV
  -> State: 3.39 <-
    input = iD
    output = null
  -> State: 3.40 <-
    state = s11
    input = null
    output = oV
  -> State: 3.41 <-
    input = iC
    output = null
-- specification (!(TRUE U input = iA) | (!(output = oU) U (output = oS | input = iA)))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 4.1 <-
    state = s0
    input = iB
    output = null
  -> State: 4.2 <-
    state = s1
    input = null
    output = oU
  -> State: 4.3 <-
    input = iC
    output = null
  -> State: 4.4 <-
    state = s2
    input = null
    output = oP
  -> State: 4.5 <-
    input = iA
    output = null
  -> State: 4.6 <-
    state = s3
    input = null
    output = oU
  -- Loop starts here
  -> State: 4.7 <-
    input = iH
    output = null
  -> State: 4.8 <-
    state = s4
    input = null
    output = oW
  -> State: 4.9 <-
    input = iB
    output = null
  -> State: 4.10 <-
    state = s16
    input = null
    output = oT
  -> State: 4.11 <-
    input = iD
    output = null
  -> State: 4.12 <-
    state = s96
    input = null
    output = oW
  -> State: 4.13 <-
    input = iF
    output = null
  -> State: 4.14 <-
    state = s95
    input = null
    output = oY
  -> State: 4.15 <-
    input = iF
    output = null
  -> State: 4.16 <-
    state = s97
    input = null
    output = oW
  -> State: 4.17 <-
    input = iI
    output = null
  -> State: 4.18 <-
    state = s32
    input = null
    output = oU
  -> State: 4.19 <-
    input = iL
    output = null
  -> State: 4.20 <-
    state = s3
    input = null
    output = oQ
  -> State: 4.21 <-
    input = iH
    output = null
-- specification (!(TRUE U input = iC) | ((!(input = iD) | (!(input = iC) U (output = oP & !(input = iC)))) U input = iC))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 5.1 <-
    state = s0
    input = iJ
    output = null
  -> State: 5.2 <-
    state = s8
    input = null
    output = oU
  -> State: 5.3 <-
    input = iF
    output = null
  -> State: 5.4 <-
    state = s39
    input = null
    output = oQ
  -> State: 5.5 <-
    input = iF
    output = null
  -> State: 5.6 <-
    state = s77
    input = null
    output = oV
  -> State: 5.7 <-
    input = iO
    output = null
  -> State: 5.8 <-
    state = s78
    input = null
    output = oX
  -> State: 5.9 <-
    input = iM
    output = null
  -> State: 5.10 <-
    state = s82
    input = null
    output = oV
  -> State: 5.11 <-
    input = iF
    output = null
  -> State: 5.12 <-
    state = s85
    input = null
    output = oT
  -> State: 5.13 <-
    input = iO
    output = null
  -> State: 5.14 <-
    state = s65
    input = null
    output = oP
  -> State: 5.15 <-
    input = iD
    output = null
  -> State: 5.16 <-
    state = s11
    input = null
    output = oV
  -> State: 5.17 <-
    input = iC
    output = null
  -> State: 5.18 <-
    state = s65
    input = null
    output = oV
  -> State: 5.19 <-
    input = iD
    output = null
  -> State: 5.20 <-
    state = s11
    input = null
    output = oV
  -- Loop starts here
  -> State: 5.21 <-
    input = iH
    output = null
  -> State: 5.22 <-
    state = s67
    input = null
    output = oQ
  -> State: 5.23 <-
    input = iJ
    output = null
  -> State: 5.24 <-
    state = s11
    input = null
    output = oY
  -> State: 5.25 <-
    input = iH
    output = null
-- specification (!(TRUE U input = iC) | (!((output = oS & !(input = iC)) &  X (!(input = iC) U (output = oR & !(input = iC)))) U (input = iC | input = iF)))  is true
-- specification !(!FALSE U !(!(output = oQ) | (!(TRUE U output = oZ) | (!(output = oZ) U (output = oX | ((input = iH & !(output = oZ)) &  X (!(output = oZ) U output = oU)))))))  is true
-- specification (!(!FALSE U !(!(input = iG))) | (!(input = iG) U (input = iG & (!(TRUE U (output = oS &  X (TRUE U output = oX))) | (!(output = oS) U input = iF)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 6.1 <-
    state = s0
    input = iB
    output = null
  -> State: 6.2 <-
    state = s1
    input = null
    output = oU
  -> State: 6.3 <-
    input = iC
    output = null
  -> State: 6.4 <-
    state = s2
    input = null
    output = oP
  -> State: 6.5 <-
    input = iA
    output = null
  -> State: 6.6 <-
    state = s3
    input = null
    output = oU
  -> State: 6.7 <-
    input = iH
    output = null
  -> State: 6.8 <-
    state = s4
    input = null
    output = oW
  -> State: 6.9 <-
    input = iB
    output = null
  -> State: 6.10 <-
    state = s16
    input = null
    output = oT
  -> State: 6.11 <-
    input = iH
    output = null
  -> State: 6.12 <-
    state = s11
    input = null
    output = oS
  -> State: 6.13 <-
    input = iC
    output = null
  -> State: 6.14 <-
    state = s65
    input = null
    output = oV
  -> State: 6.15 <-
    input = iO
    output = null
  -> State: 6.16 <-
    state = s25
    input = null
    output = oU
  -> State: 6.17 <-
    input = iM
    output = null
  -> State: 6.18 <-
    state = s11
    input = null
    output = oX
  -> State: 6.19 <-
    input = iC
    output = null
  -> State: 6.20 <-
    state = s65
    input = null
    output = oV
  -> State: 6.21 <-
    input = iF
    output = null
  -> State: 6.22 <-
    input = null
    output = oP
  -> State: 6.23 <-
    input = iD
    output = null
  -> State: 6.24 <-
    state = s11
    input = null
    output = oV
  -> State: 6.25 <-
    input = iG
    output = null
  -> State: 6.26 <-
    state = s12
    input = null
    output = oU
  -> State: 6.27 <-
    input = iM
    output = null
  -> State: 6.28 <-
    state = s13
    input = null
    output = oS
  -> State: 6.29 <-
    input = iH
    output = null
  -> State: 6.30 <-
    state = s14
    input = null
    output = oP
  -> State: 6.31 <-
    input = iA
    output = null
  -> State: 6.32 <-
    state = s25
    input = null
    output = oT
  -> State: 6.33 <-
    input = iM
    output = null
  -> State: 6.34 <-
    state = s11
    input = null
    output = oX
  -- Loop starts here
  -> State: 6.35 <-
    input = iH
    output = null
  -> State: 6.36 <-
    state = s67
    input = null
    output = oQ
  -> State: 6.37 <-
    input = iD
    output = null
  -> State: 6.38 <-
    state = s11
    input = null
    output = oT
  -> State: 6.39 <-
    input = iH
    output = null
-- specification (!(TRUE U input = iI) | ((!(input = iO) | (!(input = iI) U (((output = oT & !(input = iI)) & !(output = oR)) &  X ((!(input = iI) & !(output = oR)) U output = oZ)))) U input = iI))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -- Loop starts here
  -> State: 7.1 <-
    state = s0
    input = iB
    output = null
  -> State: 7.2 <-
    state = s1
    input = null
    output = oU
  -> State: 7.3 <-
    input = iC
    output = null
  -> State: 7.4 <-
    state = s2
    input = null
    output = oP
  -> State: 7.5 <-
    input = iA
    output = null
  -> State: 7.6 <-
    state = s3
    input = null
    output = oU
  -> State: 7.7 <-
    input = iH
    output = null
  -> State: 7.8 <-
    state = s4
    input = null
    output = oW
  -> State: 7.9 <-
    input = iK
    output = null
  -> State: 7.10 <-
    state = s39
    input = null
    output = oU
  -> State: 7.11 <-
    input = iF
    output = null
  -> State: 7.12 <-
    state = s77
    input = null
    output = oV
  -> State: 7.13 <-
    input = iO
    output = null
  -> State: 7.14 <-
    state = s78
    input = null
    output = oX
  -> State: 7.15 <-
    input = iM
    output = null
  -> State: 7.16 <-
    state = s82
    input = null
    output = oV
  -> State: 7.17 <-
    input = iF
    output = null
  -> State: 7.18 <-
    state = s85
    input = null
    output = oT
  -> State: 7.19 <-
    input = iI
    output = null
  -> State: 7.20 <-
    state = s95
    input = null
    output = oY
  -> State: 7.21 <-
    input = iF
    output = null
  -> State: 7.22 <-
    state = s97
    input = null
    output = oW
  -> State: 7.23 <-
    input = iA
    output = null
  -> State: 7.24 <-
    state = s98
    input = null
    output = oV
  -> State: 7.25 <-
    input = iH
    output = null
  -> State: 7.26 <-
    state = s69
    input = null
    output = oQ
  -> State: 7.27 <-
    input = iI
    output = null
  -> State: 7.28 <-
    state = s70
    input = null
    output = oX
  -> State: 7.29 <-
    input = iD
    output = null
  -> State: 7.30 <-
    state = s8
    input = null
    output = oV
  -> State: 7.31 <-
    input = iC
    output = null
  -> State: 7.32 <-
    state = s15
    input = null
    output = oQ
  -> State: 7.33 <-
    input = iM
    output = null
  -> State: 7.34 <-
    state = s17
    input = null
    output = oU
  -> State: 7.35 <-
    input = iE
    output = null
  -> State: 7.36 <-
    state = s19
    input = null
    output = oY
  -> State: 7.37 <-
    input = iD
    output = null
  -> State: 7.38 <-
    state = s47
    input = null
    output = oS
  -> State: 7.39 <-
    input = iI
    output = null
  -> State: 7.40 <-
    state = s0
    input = null
    output = oW
  -> State: 7.41 <-
    input = iB
    output = null
-- specification !(!FALSE U !(!(input = iN) | ((!(input = iC) | (!(input = iA) U ((output = oR & !(input = iA)) &  X (!(input = iA) U output = oQ)))) U (input = iA | !(!FALSE U !(!(input = iC) | (output = oR &  X (TRUE U output = oQ))))))))  is true
-- specification !(!FALSE U !(!(input = iF) | ((!(input = iN) | (!(input = iD) U (((output = oP & !(input = iD)) & !(output = oT)) &  X ((!(input = iD) & !(output = oT)) U output = oW)))) U (input = iD | !(!FALSE U !(!(input = iN) | ((output = oP & !(output = oT)) &  X (!(output = oT) U output = oW))))))))  is true
-- specification !(!FALSE U !(!((input = iA & !(input = iI)) & (TRUE U input = iI)) | (!(output = oR) U (input = iM | input = iI))))  is true
-- specification !(!FALSE U !(!(input = iL & (TRUE U input = iG)) | (!((output = oW & !(input = iG)) &  X (!(input = iG) U (output = oY & !(input = iG)))) U (input = iG | output = oQ))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 8.1 <-
    state = s0
    input = iB
    output = null
  -> State: 8.2 <-
    state = s1
    input = null
    output = oU
  -> State: 8.3 <-
    input = iC
    output = null
  -> State: 8.4 <-
    state = s2
    input = null
    output = oP
  -> State: 8.5 <-
    input = iA
    output = null
  -> State: 8.6 <-
    state = s3
    input = null
    output = oU
  -> State: 8.7 <-
    input = iH
    output = null
  -> State: 8.8 <-
    state = s4
    input = null
    output = oW
  -> State: 8.9 <-
    input = iG
    output = null
  -> State: 8.10 <-
    state = s5
    input = null
    output = oU
  -> State: 8.11 <-
    input = iJ
    output = null
  -> State: 8.12 <-
    state = s9
    input = null
    output = oX
  -> State: 8.13 <-
    input = iF
    output = null
  -> State: 8.14 <-
    state = s8
    input = null
    output = oT
  -> State: 8.15 <-
    input = iL
    output = null
  -> State: 8.16 <-
    state = s10
    input = null
    output = oX
  -> State: 8.17 <-
    input = iC
    output = null
  -> State: 8.18 <-
    state = s95
    input = null
    output = oT
  -> State: 8.19 <-
    input = iF
    output = null
  -> State: 8.20 <-
    state = s97
    input = null
    output = oW
  -> State: 8.21 <-
    input = iC
    output = null
  -> State: 8.22 <-
    state = s103
    input = null
    output = oX
  -> State: 8.23 <-
    input = iL
    output = null
  -> State: 8.24 <-
    state = s104
    input = null
    output = oY
  -> State: 8.25 <-
    input = iH
    output = null
  -> State: 8.26 <-
    state = s95
    input = null
    output = oT
  -> State: 8.27 <-
    input = iO
    output = null
  -> State: 8.28 <-
    state = s86
    input = null
    output = oS
  -> State: 8.29 <-
    input = iG
    output = null
  -- Loop starts here
  -> State: 8.30 <-
    state = s13
    input = null
    output = oP
  -> State: 8.31 <-
    input = iH
    output = null
  -> State: 8.32 <-
    state = s14
    input = null
    output = oP
  -> State: 8.33 <-
    input = iA
    output = null
  -> State: 8.34 <-
    state = s25
    input = null
    output = oT
  -> State: 8.35 <-
    input = iM
    output = null
  -> State: 8.36 <-
    state = s11
    input = null
    output = oX
  -> State: 8.37 <-
    input = iG
    output = null
  -> State: 8.38 <-
    state = s12
    input = null
    output = oU
  -> State: 8.39 <-
    input = iJ
    output = null
  -> State: 8.40 <-
    state = s11
    input = null
    output = oW
  -> State: 8.41 <-
    input = iH
    output = null
  -> State: 8.42 <-
    state = s67
    input = null
    output = oQ
  -> State: 8.43 <-
    input = iF
    output = null
  -> State: 8.44 <-
    state = s13
    input = null
    output = oP
-- specification (!(TRUE U input = iF) | (!(output = oW) U (input = iF | ((input = iL & !(output = oW)) &  X (!(output = oW) U output = oX)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 9.1 <-
    state = s0
    input = iJ
    output = null
  -> State: 9.2 <-
    state = s8
    input = null
    output = oU
  -> State: 9.3 <-
    input = iC
    output = null
  -> State: 9.4 <-
    state = s15
    input = null
    output = oQ
  -> State: 9.5 <-
    input = iM
    output = null
  -> State: 9.6 <-
    state = s17
    input = null
    output = oU
  -> State: 9.7 <-
    input = iA
    output = null
  -> State: 9.8 <-
    state = s27
    input = null
    output = oX
  -> State: 9.9 <-
    input = iE
    output = null
  -> State: 9.10 <-
    state = s51
    input = null
    output = oQ
  -> State: 9.11 <-
    input = iD
    output = null
  -> State: 9.12 <-
    state = s52
    input = null
    output = oT
  -> State: 9.13 <-
    input = iL
    output = null
  -> State: 9.14 <-
    state = s11
    input = null
    output = oW
  -> State: 9.15 <-
    input = iC
    output = null
  -> State: 9.16 <-
    state = s65
    input = null
    output = oV
  -> State: 9.17 <-
    input = iF
    output = null
  -> State: 9.18 <-
    input = null
    output = oP
  -> State: 9.19 <-
    input = iF
    output = null
  -> State: 9.20 <-
    input = null
    output = oP
  -- Loop starts here
  -> State: 9.21 <-
    input = iD
    output = null
  -> State: 9.22 <-
    state = s11
    input = null
    output = oV
  -> State: 9.23 <-
    input = iC
    output = null
  -> State: 9.24 <-
    state = s65
    input = null
    output = oV
  -> State: 9.25 <-
    input = iD
    output = null
-- specification (!(TRUE U output = oY) | ((!(input = iN) | (!(output = oY) U (((output = oR & !(output = oY)) & !(output = oV)) &  X ((!(output = oY) & !(output = oV)) U output = oS)))) U output = oY))  is true
-- specification !(!FALSE U !(!(input = iK) | (TRUE U ((output = oV & !(output = oY)) &  X (!(output = oY) U output = oT)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 10.1 <-
    state = s0
    input = iB
    output = null
  -> State: 10.2 <-
    state = s1
    input = null
    output = oU
  -> State: 10.3 <-
    input = iC
    output = null
  -> State: 10.4 <-
    state = s2
    input = null
    output = oP
  -> State: 10.5 <-
    input = iA
    output = null
  -> State: 10.6 <-
    state = s3
    input = null
    output = oU
  -> State: 10.7 <-
    input = iH
    output = null
  -> State: 10.8 <-
    state = s4
    input = null
    output = oW
  -> State: 10.9 <-
    input = iK
    output = null
  -> State: 10.10 <-
    state = s39
    input = null
    output = oU
  -> State: 10.11 <-
    input = iD
    output = null
  -> State: 10.12 <-
    state = s76
    input = null
    output = oW
  -- Loop starts here
  -> State: 10.13 <-
    input = iO
    output = null
  -> State: 10.14 <-
    input = null
    output = oS
  -> State: 10.15 <-
    input = iO
    output = null
-- specification !(!FALSE U !(!(output = oU) | ((!((output = oY & !(output = oR)) &  X (!(output = oR) U (output = oV & !(output = oR)))) U (output = oR | input = iA)) | !(!FALSE U !(!(output = oY &  X (TRUE U output = oV)))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 11.1 <-
    state = s0
    input = iB
    output = null
  -> State: 11.2 <-
    state = s1
    input = null
    output = oU
  -> State: 11.3 <-
    input = iC
    output = null
  -> State: 11.4 <-
    state = s2
    input = null
    output = oP
  -> State: 11.5 <-
    input = iA
    output = null
  -> State: 11.6 <-
    state = s3
    input = null
    output = oU
  -> State: 11.7 <-
    input = iB
    output = null
  -> State: 11.8 <-
    state = s7
    input = null
    output = oP
  -> State: 11.9 <-
    input = iI
    output = null
  -> State: 11.10 <-
    state = s118
    input = null
    output = oY
  -> State: 11.11 <-
    input = iK
    output = null
  -> State: 11.12 <-
    state = s121
    input = null
    output = oS
  -> State: 11.13 <-
    input = iI
    output = null
  -> State: 11.14 <-
    state = s1
    input = null
    output = oU
  -> State: 11.15 <-
    input = iC
    output = null
  -> State: 11.16 <-
    state = s2
    input = null
    output = oP
  -> State: 11.17 <-
    input = iA
    output = null
  -> State: 11.18 <-
    state = s3
    input = null
    output = oU
  -> State: 11.19 <-
    input = iH
    output = null
  -> State: 11.20 <-
    state = s4
    input = null
    output = oW
  -> State: 11.21 <-
    input = iK
    output = null
  -> State: 11.22 <-
    state = s39
    input = null
    output = oU
  -> State: 11.23 <-
    input = iF
    output = null
  -> State: 11.24 <-
    state = s77
    input = null
    output = oV
  -- Loop starts here
  -> State: 11.25 <-
    input = iL
    output = null
  -> State: 11.26 <-
    state = s22
    input = null
    output = oS
  -> State: 11.27 <-
    input = iF
    output = null
  -> State: 11.28 <-
    state = s24
    input = null
    output = oV
  -> State: 11.29 <-
    input = iE
    output = null
  -> State: 11.30 <-
    state = s48
    input = null
    output = oS
  -> State: 11.31 <-
    input = iG
    output = null
  -> State: 11.32 <-
    state = s39
    input = null
    output = oQ
  -> State: 11.33 <-
    input = iF
    output = null
  -> State: 11.34 <-
    state = s77
    input = null
    output = oV
  -> State: 11.35 <-
    input = iL
    output = null
-- specification !(!FALSE U !(!(input = iA) | !(!FALSE U !(!(input = iD) | ((output = oU & !(output = oS)) &  X (!(output = oS) U output = oY))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 12.1 <-
    state = s0
    input = iB
    output = null
  -> State: 12.2 <-
    state = s1
    input = null
    output = oU
  -> State: 12.3 <-
    input = iC
    output = null
  -> State: 12.4 <-
    state = s2
    input = null
    output = oP
  -> State: 12.5 <-
    input = iA
    output = null
  -> State: 12.6 <-
    state = s3
    input = null
    output = oU
  -> State: 12.7 <-
    input = iH
    output = null
  -> State: 12.8 <-
    state = s4
    input = null
    output = oW
  -> State: 12.9 <-
    input = iB
    output = null
  -> State: 12.10 <-
    state = s16
    input = null
    output = oT
  -> State: 12.11 <-
    input = iD
    output = null
  -> State: 12.12 <-
    state = s96
    input = null
    output = oW
  -> State: 12.13 <-
    input = iH
    output = null
  -> State: 12.14 <-
    state = s65
    input = null
    output = oP
  -> State: 12.15 <-
    input = iD
    output = null
  -> State: 12.16 <-
    state = s11
    input = null
    output = oV
  -- Loop starts here
  -> State: 12.17 <-
    input = iH
    output = null
  -> State: 12.18 <-
    state = s67
    input = null
    output = oQ
  -> State: 12.19 <-
    input = iM
    output = null
  -> State: 12.20 <-
    state = s14
    input = null
    output = oT
  -> State: 12.21 <-
    input = iA
    output = null
  -> State: 12.22 <-
    state = s25
    input = null
    output = oT
  -> State: 12.23 <-
    input = iM
    output = null
  -> State: 12.24 <-
    state = s11
    input = null
    output = oX
  -> State: 12.25 <-
    input = iH
    output = null
-- specification (!(!FALSE U !(!(output = oY))) | (!(output = oY) U (output = oY & (!(TRUE U (output = oQ &  X (TRUE U output = oV))) | (!(output = oQ) U input = iD)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 13.1 <-
    state = s0
    input = iB
    output = null
  -> State: 13.2 <-
    state = s1
    input = null
    output = oU
  -> State: 13.3 <-
    input = iC
    output = null
  -> State: 13.4 <-
    state = s2
    input = null
    output = oP
  -> State: 13.5 <-
    input = iA
    output = null
  -> State: 13.6 <-
    state = s3
    input = null
    output = oU
  -> State: 13.7 <-
    input = iH
    output = null
  -> State: 13.8 <-
    state = s4
    input = null
    output = oW
  -> State: 13.9 <-
    input = iB
    output = null
  -> State: 13.10 <-
    state = s16
    input = null
    output = oT
  -> State: 13.11 <-
    input = iH
    output = null
  -> State: 13.12 <-
    state = s11
    input = null
    output = oS
  -> State: 13.13 <-
    input = iC
    output = null
  -> State: 13.14 <-
    state = s65
    input = null
    output = oV
  -> State: 13.15 <-
    input = iD
    output = null
  -> State: 13.16 <-
    state = s11
    input = null
    output = oV
  -> State: 13.17 <-
    input = iH
    output = null
  -> State: 13.18 <-
    state = s67
    input = null
    output = oQ
  -> State: 13.19 <-
    input = iJ
    output = null
  -> State: 13.20 <-
    state = s11
    input = null
    output = oY
  -> State: 13.21 <-
    input = iC
    output = null
  -> State: 13.22 <-
    state = s65
    input = null
    output = oV
  -> State: 13.23 <-
    input = iF
    output = null
  -> State: 13.24 <-
    input = null
    output = oP
  -> State: 13.25 <-
    input = iO
    output = null
  -> State: 13.26 <-
    state = s25
    input = null
    output = oU
  -> State: 13.27 <-
    input = iM
    output = null
  -> State: 13.28 <-
    state = s11
    input = null
    output = oX
  -> State: 13.29 <-
    input = iH
    output = null
  -> State: 13.30 <-
    state = s67
    input = null
    output = oQ
  -> State: 13.31 <-
    input = iM
    output = null
  -> State: 13.32 <-
    state = s14
    input = null
    output = oT
  -> State: 13.33 <-
    input = iA
    output = null
  -> State: 13.34 <-
    state = s25
    input = null
    output = oT
  -> State: 13.35 <-
    input = iM
    output = null
  -> State: 13.36 <-
    state = s11
    input = null
    output = oX
  -> State: 13.37 <-
    input = iC
    output = null
  -> State: 13.38 <-
    state = s65
    input = null
    output = oV
  -- Loop starts here
  -> State: 13.39 <-
    input = iF
    output = null
  -> State: 13.40 <-
    input = null
    output = oP
  -> State: 13.41 <-
    input = iF
    output = null
-- specification !(!FALSE U !(input = iK & (!(!(output = oZ)) | !(!(output = oV | output = oZ) U !(!(output = oS) | (output = oV | output = oZ))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -- Loop starts here
  -> State: 14.1 <-
    state = s0
    input = iB
    output = null
  -> State: 14.2 <-
    state = s1
    input = null
    output = oU
  -> State: 14.3 <-
    input = iC
    output = null
  -> State: 14.4 <-
    state = s2
    input = null
    output = oP
  -> State: 14.5 <-
    input = iA
    output = null
  -> State: 14.6 <-
    state = s3
    input = null
    output = oU
  -> State: 14.7 <-
    input = iH
    output = null
  -> State: 14.8 <-
    state = s4
    input = null
    output = oW
  -> State: 14.9 <-
    input = iK
    output = null
  -> State: 14.10 <-
    state = s39
    input = null
    output = oU
  -> State: 14.11 <-
    input = iF
    output = null
  -> State: 14.12 <-
    state = s77
    input = null
    output = oV
  -> State: 14.13 <-
    input = iI
    output = null
  -> State: 14.14 <-
    state = s88
    input = null
    output = oX
  -> State: 14.15 <-
    input = iI
    output = null
  -> State: 14.16 <-
    state = s8
    input = null
    output = oS
  -> State: 14.17 <-
    input = iC
    output = null
  -> State: 14.18 <-
    state = s15
    input = null
    output = oQ
  -> State: 14.19 <-
    input = iM
    output = null
  -> State: 14.20 <-
    state = s17
    input = null
    output = oU
  -> State: 14.21 <-
    input = iE
    output = null
  -> State: 14.22 <-
    state = s19
    input = null
    output = oY
  -> State: 14.23 <-
    input = iD
    output = null
  -> State: 14.24 <-
    state = s47
    input = null
    output = oS
  -> State: 14.25 <-
    input = iI
    output = null
  -> State: 14.26 <-
    state = s0
    input = null
    output = oW
  -> State: 14.27 <-
    input = iB
    output = null
-- specification (!(TRUE U input = iE) | ((!(input = iF) | (!(input = iE) U ((output = oY & !(input = iE)) &  X (!(input = iE) U output = oQ)))) U input = iE))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -- Loop starts here
  -> State: 15.1 <-
    state = s0
    input = iB
    output = null
  -> State: 15.2 <-
    state = s1
    input = null
    output = oU
  -> State: 15.3 <-
    input = iC
    output = null
  -> State: 15.4 <-
    state = s2
    input = null
    output = oP
  -> State: 15.5 <-
    input = iA
    output = null
  -> State: 15.6 <-
    state = s3
    input = null
    output = oU
  -> State: 15.7 <-
    input = iH
    output = null
  -> State: 15.8 <-
    state = s4
    input = null
    output = oW
  -> State: 15.9 <-
    input = iB
    output = null
  -> State: 15.10 <-
    state = s16
    input = null
    output = oT
  -> State: 15.11 <-
    input = iD
    output = null
  -> State: 15.12 <-
    state = s96
    input = null
    output = oW
  -> State: 15.13 <-
    input = iF
    output = null
  -> State: 15.14 <-
    state = s95
    input = null
    output = oY
  -> State: 15.15 <-
    input = iF
    output = null
  -> State: 15.16 <-
    state = s97
    input = null
    output = oW
  -> State: 15.17 <-
    input = iI
    output = null
  -> State: 15.18 <-
    state = s32
    input = null
    output = oU
  -> State: 15.19 <-
    input = iL
    output = null
  -> State: 15.20 <-
    state = s3
    input = null
    output = oQ
  -> State: 15.21 <-
    input = iH
    output = null
  -> State: 15.22 <-
    state = s4
    input = null
    output = oW
  -> State: 15.23 <-
    input = iB
    output = null
  -> State: 15.24 <-
    state = s16
    input = null
    output = oT
  -> State: 15.25 <-
    input = iE
    output = null
  -> State: 15.26 <-
    state = s21
    input = null
    output = oW
  -> State: 15.27 <-
    input = iO
    output = null
  -> State: 15.28 <-
    state = s2
    input = null
    output = oP
  -> State: 15.29 <-
    input = iA
    output = null
  -> State: 15.30 <-
    state = s3
    input = null
    output = oU
  -> State: 15.31 <-
    input = iH
    output = null
  -> State: 15.32 <-
    state = s4
    input = null
    output = oW
  -> State: 15.33 <-
    input = iB
    output = null
  -> State: 15.34 <-
    state = s16
    input = null
    output = oT
  -> State: 15.35 <-
    input = iD
    output = null
  -> State: 15.36 <-
    state = s96
    input = null
    output = oW
  -> State: 15.37 <-
    input = iF
    output = null
  -> State: 15.38 <-
    state = s95
    input = null
    output = oY
  -> State: 15.39 <-
    input = iF
    output = null
  -> State: 15.40 <-
    state = s97
    input = null
    output = oW
  -> State: 15.41 <-
    input = iA
    output = null
  -> State: 15.42 <-
    state = s98
    input = null
    output = oV
  -> State: 15.43 <-
    input = iO
    output = null
  -> State: 15.44 <-
    state = s99
    input = null
    output = oU
  -> State: 15.45 <-
    input = iB
    output = null
  -> State: 15.46 <-
    state = s8
    input = null
    output = oS
  -> State: 15.47 <-
    input = iC
    output = null
  -> State: 15.48 <-
    state = s15
    input = null
    output = oQ
  -> State: 15.49 <-
    input = iM
    output = null
  -> State: 15.50 <-
    state = s17
    input = null
    output = oU
  -> State: 15.51 <-
    input = iE
    output = null
  -> State: 15.52 <-
    state = s19
    input = null
    output = oY
  -> State: 15.53 <-
    input = iD
    output = null
  -> State: 15.54 <-
    state = s47
    input = null
    output = oS
  -> State: 15.55 <-
    input = iI
    output = null
  -> State: 15.56 <-
    state = s0
    input = null
    output = oW
  -> State: 15.57 <-
    input = iB
    output = null
-- specification !(!FALSE U !(!(input = iK) | ((input = iG & (!( X (!(input = iL) U input = iI)) |  X (!(input = iL) U (input = iI & (TRUE U output = oY))))) U (input = iL | !(!FALSE U !(input = iG & (!( X (!(input = iL) U input = iI)) |  X (!(input = iL) U (input = iI & (TRUE U output = oY))))))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 16.1 <-
    state = s0
    input = iB
    output = null
  -> State: 16.2 <-
    state = s1
    input = null
    output = oU
  -> State: 16.3 <-
    input = iC
    output = null
  -> State: 16.4 <-
    state = s2
    input = null
    output = oP
  -> State: 16.5 <-
    input = iA
    output = null
  -> State: 16.6 <-
    state = s3
    input = null
    output = oU
  -> State: 16.7 <-
    input = iH
    output = null
  -> State: 16.8 <-
    state = s4
    input = null
    output = oW
  -> State: 16.9 <-
    input = iK
    output = null
  -> State: 16.10 <-
    state = s39
    input = null
    output = oU
  -> State: 16.11 <-
    input = iF
    output = null
  -> State: 16.12 <-
    state = s77
    input = null
    output = oV
  -> State: 16.13 <-
    input = iI
    output = null
  -> State: 16.14 <-
    state = s88
    input = null
    output = oX
  -> State: 16.15 <-
    input = iA
    output = null
  -> State: 16.16 <-
    state = s89
    input = null
    output = oP
  -> State: 16.17 <-
    input = iF
    output = null
  -> State: 16.18 <-
    state = s90
    input = null
    output = oU
  -> State: 16.19 <-
    input = iH
    output = null
  -- Loop starts here
  -> State: 16.20 <-
    state = s11
    input = null
    output = oW
  -> State: 16.21 <-
    input = iG
    output = null
  -> State: 16.22 <-
    state = s12
    input = null
    output = oU
  -> State: 16.23 <-
    input = iJ
    output = null
  -> State: 16.24 <-
    state = s11
    input = null
    output = oW
-- specification !(!(output = oU) U !(!(output = oW) | output = oU))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 17.1 <-
    state = s0
    input = iK
    output = null
  -> State: 17.2 <-
    state = s13
    input = null
    output = oQ
  -> State: 17.3 <-
    input = iH
    output = null
  -> State: 17.4 <-
    state = s14
    input = null
    output = oP
  -> State: 17.5 <-
    input = iA
    output = null
  -> State: 17.6 <-
    state = s25
    input = null
    output = oT
  -> State: 17.7 <-
    input = iC
    output = null
  -> State: 17.8 <-
    state = s41
    input = null
    output = oY
  -> State: 17.9 <-
    input = iK
    output = null
  -> State: 17.10 <-
    state = s76
    input = null
    output = oW
  -- Loop starts here
  -> State: 17.11 <-
    input = iO
    output = null
  -> State: 17.12 <-
    input = null
    output = oS
  -> State: 17.13 <-
    input = iO
    output = null
-- specification (!(TRUE U input = iE) | ((!(input = iL) | (!(input = iE) U (output = oS & !(input = iE)))) U input = iE))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 18.1 <-
    state = s0
    input = iB
    output = null
  -> State: 18.2 <-
    state = s1
    input = null
    output = oU
  -> State: 18.3 <-
    input = iC
    output = null
  -> State: 18.4 <-
    state = s2
    input = null
    output = oP
  -> State: 18.5 <-
    input = iA
    output = null
  -> State: 18.6 <-
    state = s3
    input = null
    output = oU
  -> State: 18.7 <-
    input = iH
    output = null
  -> State: 18.8 <-
    state = s4
    input = null
    output = oW
  -> State: 18.9 <-
    input = iK
    output = null
  -> State: 18.10 <-
    state = s39
    input = null
    output = oU
  -> State: 18.11 <-
    input = iF
    output = null
  -> State: 18.12 <-
    state = s77
    input = null
    output = oV
  -> State: 18.13 <-
    input = iO
    output = null
  -> State: 18.14 <-
    state = s78
    input = null
    output = oX
  -> State: 18.15 <-
    input = iL
    output = null
  -> State: 18.16 <-
    state = s80
    input = null
    output = oT
  -> State: 18.17 <-
    input = iC
    output = null
  -> State: 18.18 <-
    state = s105
    input = null
    output = oP
  -> State: 18.19 <-
    input = iE
    output = null
  -- Loop starts here
  -> State: 18.20 <-
    state = s65
    input = null
    output = oP
  -> State: 18.21 <-
    input = iD
    output = null
  -> State: 18.22 <-
    state = s11
    input = null
    output = oV
  -> State: 18.23 <-
    input = iI
    output = null
  -> State: 18.24 <-
    state = s29
    input = null
    output = oS
  -> State: 18.25 <-
    input = iE
    output = null
  -> State: 18.26 <-
    state = s14
    input = null
    output = oV
  -> State: 18.27 <-
    input = iA
    output = null
  -> State: 18.28 <-
    state = s25
    input = null
    output = oT
  -> State: 18.29 <-
    input = iM
    output = null
  -> State: 18.30 <-
    state = s11
    input = null
    output = oX
  -> State: 18.31 <-
    input = iC
    output = null
  -> State: 18.32 <-
    state = s65
    input = null
    output = oV
  -> State: 18.33 <-
    input = iF
    output = null
  -> State: 18.34 <-
    input = null
    output = oP
-- specification !(!FALSE U !(!(input = iB) | !(!FALSE U !(!(input = iO) | (TRUE U output = oS)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 19.1 <-
    state = s0
    input = iB
    output = null
  -> State: 19.2 <-
    state = s1
    input = null
    output = oU
  -> State: 19.3 <-
    input = iC
    output = null
  -> State: 19.4 <-
    state = s2
    input = null
    output = oP
  -> State: 19.5 <-
    input = iA
    output = null
  -> State: 19.6 <-
    state = s3
    input = null
    output = oU
  -> State: 19.7 <-
    input = iH
    output = null
  -> State: 19.8 <-
    state = s4
    input = null
    output = oW
  -> State: 19.9 <-
    input = iB
    output = null
  -> State: 19.10 <-
    state = s16
    input = null
    output = oT
  -> State: 19.11 <-
    input = iE
    output = null
  -> State: 19.12 <-
    state = s21
    input = null
    output = oW
  -> State: 19.13 <-
    input = iO
    output = null
  -> State: 19.14 <-
    state = s2
    input = null
    output = oP
  -> State: 19.15 <-
    input = iA
    output = null
  -> State: 19.16 <-
    state = s3
    input = null
    output = oU
  -> State: 19.17 <-
    input = iB
    output = null
  -> State: 19.18 <-
    state = s7
    input = null
    output = oP
  -> State: 19.19 <-
    input = iG
    output = null
  -> State: 19.20 <-
    state = s28
    input = null
    output = oW
  -> State: 19.21 <-
    input = iE
    output = null
  -> State: 19.22 <-
    state = s111
    input = null
    output = oT
  -> State: 19.23 <-
    input = iD
    output = null
  -> State: 19.24 <-
    state = s25
    input = null
    output = oU
  -> State: 19.25 <-
    input = iM
    output = null
  -> State: 19.26 <-
    state = s11
    input = null
    output = oX
  -> State: 19.27 <-
    input = iC
    output = null
  -> State: 19.28 <-
    state = s65
    input = null
    output = oV
  -> State: 19.29 <-
    input = iO
    output = null
  -> State: 19.30 <-
    state = s25
    input = null
    output = oU
  -- Loop starts here
  -> State: 19.31 <-
    input = iC
    output = null
  -> State: 19.32 <-
    state = s41
    input = null
    output = oY
  -> State: 19.33 <-
    input = iH
    output = null
  -> State: 19.34 <-
    state = s25
    input = null
    output = oX
  -> State: 19.35 <-
    input = iC
    output = null
-- specification (!(!FALSE U !(!(output = oQ))) | (!(output = oQ) U (output = oQ & (!(TRUE U (output = oR &  X (TRUE U output = oS))) | (!(output = oR) U output = oX)))))  is true
-- specification !(!FALSE U !(input = iN & (!( X (TRUE U input = iM)) |  X (TRUE U (input = iM & (TRUE U output = oT))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 20.1 <-
    state = s0
    input = iB
    output = null
  -- Loop starts here
  -> State: 20.2 <-
    state = s1
    input = null
    output = oU
  -> State: 20.3 <-
    input = iC
    output = null
  -> State: 20.4 <-
    state = s2
    input = null
    output = oP
  -> State: 20.5 <-
    input = iA
    output = null
  -> State: 20.6 <-
    state = s3
    input = null
    output = oU
  -> State: 20.7 <-
    input = iB
    output = null
  -> State: 20.8 <-
    state = s7
    input = null
    output = oP
  -> State: 20.9 <-
    input = iI
    output = null
  -> State: 20.10 <-
    state = s118
    input = null
    output = oY
  -> State: 20.11 <-
    input = iK
    output = null
  -> State: 20.12 <-
    state = s121
    input = null
    output = oS
  -> State: 20.13 <-
    input = iI
    output = null
  -> State: 20.14 <-
    state = s1
    input = null
    output = oU
-- specification (!(TRUE U input = iA) | (!(output = oZ) U (input = iA | ((input = iL & !(output = oZ)) &  X (!(output = oZ) U input = iO)))))  is true
-- specification !(!FALSE U !(!((input = iI & !(output = oX)) & (TRUE U output = oX)) | ((!(input = iN) | (!(output = oX) U (output = oT & !(output = oX)))) U output = oX)))  is true
-- specification !(!(output = oR) U !(!(output = oS) | output = oR))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 21.1 <-
    state = s0
    input = iB
    output = null
  -> State: 21.2 <-
    state = s1
    input = null
    output = oU
  -> State: 21.3 <-
    input = iC
    output = null
  -> State: 21.4 <-
    state = s2
    input = null
    output = oP
  -> State: 21.5 <-
    input = iA
    output = null
  -> State: 21.6 <-
    state = s3
    input = null
    output = oU
  -> State: 21.7 <-
    input = iH
    output = null
  -> State: 21.8 <-
    state = s4
    input = null
    output = oW
  -> State: 21.9 <-
    input = iB
    output = null
  -> State: 21.10 <-
    state = s16
    input = null
    output = oT
  -> State: 21.11 <-
    input = iH
    output = null
  -> State: 21.12 <-
    state = s11
    input = null
    output = oS
  -> State: 21.13 <-
    input = iH
    output = null
  -> State: 21.14 <-
    state = s67
    input = null
    output = oQ
  -> State: 21.15 <-
    input = iD
    output = null
  -> State: 21.16 <-
    state = s11
    input = null
    output = oT
  -> State: 21.17 <-
    input = iI
    output = null
  -> State: 21.18 <-
    state = s29
    input = null
    output = oS
  -> State: 21.19 <-
    input = iK
    output = null
  -> State: 21.20 <-
    state = s11
    input = null
    output = oQ
  -- Loop starts here
  -> State: 21.21 <-
    input = iH
    output = null
  -> State: 21.22 <-
    state = s67
    input = null
    output = oQ
  -> State: 21.23 <-
    input = iD
    output = null
  -> State: 21.24 <-
    state = s11
    input = null
    output = oT
  -> State: 21.25 <-
    input = iH
    output = null
-- specification (!(TRUE U output = oX) | (!((output = oW & !(output = oX)) &  X (!(output = oX) U (output = oQ & !(output = oX)))) U (output = oX | output = oT)))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 22.1 <-
    state = s0
    input = iB
    output = null
  -> State: 22.2 <-
    state = s1
    input = null
    output = oU
  -> State: 22.3 <-
    input = iC
    output = null
  -> State: 22.4 <-
    state = s2
    input = null
    output = oP
  -> State: 22.5 <-
    input = iA
    output = null
  -> State: 22.6 <-
    state = s3
    input = null
    output = oU
  -> State: 22.7 <-
    input = iB
    output = null
  -> State: 22.8 <-
    state = s7
    input = null
    output = oP
  -> State: 22.9 <-
    input = iG
    output = null
  -> State: 22.10 <-
    state = s28
    input = null
    output = oW
  -> State: 22.11 <-
    input = iH
    output = null
  -> State: 22.12 <-
    state = s23
    input = null
    output = oQ
  -> State: 22.13 <-
    input = iF
    output = null
  -> State: 22.14 <-
    state = s57
    input = null
    output = oS
  -> State: 22.15 <-
    input = iB
    output = null
  -> State: 22.16 <-
    state = s58
    input = null
    output = oT
  -> State: 22.17 <-
    input = iG
    output = null
  -> State: 22.18 <-
    state = s41
    input = null
    output = oW
  -> State: 22.19 <-
    input = iH
    output = null
  -> State: 22.20 <-
    state = s25
    input = null
    output = oX
  -- Loop starts here
  -> State: 22.21 <-
    input = iC
    output = null
  -> State: 22.22 <-
    state = s41
    input = null
    output = oY
  -> State: 22.23 <-
    input = iH
    output = null
  -> State: 22.24 <-
    state = s25
    input = null
    output = oX
  -> State: 22.25 <-
    input = iC
    output = null
-- specification !(!(input = iA) U !(!(output = oP) | input = iA))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -- Loop starts here
  -> State: 23.1 <-
    state = s0
    input = iB
    output = null
  -> State: 23.2 <-
    state = s1
    input = null
    output = oU
  -> State: 23.3 <-
    input = iC
    output = null
  -> State: 23.4 <-
    state = s2
    input = null
    output = oP
  -> State: 23.5 <-
    input = iA
    output = null
  -> State: 23.6 <-
    state = s3
    input = null
    output = oU
  -> State: 23.7 <-
    input = iH
    output = null
  -> State: 23.8 <-
    state = s4
    input = null
    output = oW
  -> State: 23.9 <-
    input = iG
    output = null
  -> State: 23.10 <-
    state = s5
    input = null
    output = oU
  -> State: 23.11 <-
    input = iJ
    output = null
  -> State: 23.12 <-
    state = s9
    input = null
    output = oX
  -> State: 23.13 <-
    input = iF
    output = null
  -> State: 23.14 <-
    state = s8
    input = null
    output = oT
  -> State: 23.15 <-
    input = iC
    output = null
  -> State: 23.16 <-
    state = s15
    input = null
    output = oQ
  -> State: 23.17 <-
    input = iM
    output = null
  -> State: 23.18 <-
    state = s17
    input = null
    output = oU
  -> State: 23.19 <-
    input = iE
    output = null
  -> State: 23.20 <-
    state = s19
    input = null
    output = oY
  -> State: 23.21 <-
    input = iD
    output = null
  -> State: 23.22 <-
    state = s47
    input = null
    output = oS
  -> State: 23.23 <-
    input = iI
    output = null
  -> State: 23.24 <-
    state = s0
    input = null
    output = oW
  -> State: 23.25 <-
    input = iB
    output = null
-- specification (!(TRUE U output = oX) | (!(output = oX) U ((output = oU & !(output = oX)) &  X (!(output = oX) U input = iF))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 24.1 <-
    state = s0
    input = iK
    output = null
  -> State: 24.2 <-
    state = s13
    input = null
    output = oQ
  -> State: 24.3 <-
    input = iH
    output = null
  -> State: 24.4 <-
    state = s14
    input = null
    output = oP
  -> State: 24.5 <-
    input = iA
    output = null
  -> State: 24.6 <-
    state = s25
    input = null
    output = oT
  -> State: 24.7 <-
    input = iC
    output = null
  -> State: 24.8 <-
    state = s41
    input = null
    output = oY
  -> State: 24.9 <-
    input = iJ
    output = null
  -> State: 24.10 <-
    state = s43
    input = null
    output = oT
  -> State: 24.11 <-
    input = iF
    output = null
  -> State: 24.12 <-
    state = s13
    input = null
    output = oS
  -> State: 24.13 <-
    input = iH
    output = null
  -> State: 24.14 <-
    state = s14
    input = null
    output = oP
  -> State: 24.15 <-
    input = iA
    output = null
  -> State: 24.16 <-
    state = s25
    input = null
    output = oT
  -> State: 24.17 <-
    input = iM
    output = null
  -> State: 24.18 <-
    state = s11
    input = null
    output = oX
  -- Loop starts here
  -> State: 24.19 <-
    input = iH
    output = null
  -> State: 24.20 <-
    state = s67
    input = null
    output = oQ
  -> State: 24.21 <-
    input = iD
    output = null
  -> State: 24.22 <-
    state = s11
    input = null
    output = oT
  -> State: 24.23 <-
    input = iG
    output = null
  -> State: 24.24 <-
    state = s12
    input = null
    output = oU
  -> State: 24.25 <-
    input = iF
    output = null
  -> State: 24.26 <-
    state = s25
    input = null
    output = oX
  -> State: 24.27 <-
    input = iM
    output = null
  -> State: 24.28 <-
    state = s11
    input = null
    output = oX
  -> State: 24.29 <-
    input = iH
    output = null
-- specification !(!FALSE U !(input = iJ & (!( X (TRUE U input = iM)) |  X (TRUE U (input = iM & (TRUE U output = oP))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 25.1 <-
    state = s0
    input = iB
    output = null
  -- Loop starts here
  -> State: 25.2 <-
    state = s1
    input = null
    output = oU
  -> State: 25.3 <-
    input = iC
    output = null
  -> State: 25.4 <-
    state = s2
    input = null
    output = oP
  -> State: 25.5 <-
    input = iA
    output = null
  -> State: 25.6 <-
    state = s3
    input = null
    output = oU
  -> State: 25.7 <-
    input = iB
    output = null
  -> State: 25.8 <-
    state = s7
    input = null
    output = oP
  -> State: 25.9 <-
    input = iI
    output = null
  -> State: 25.10 <-
    state = s118
    input = null
    output = oY
  -> State: 25.11 <-
    input = iK
    output = null
  -> State: 25.12 <-
    state = s121
    input = null
    output = oS
  -> State: 25.13 <-
    input = iI
    output = null
  -> State: 25.14 <-
    state = s1
    input = null
    output = oU
-- specification (!(TRUE U input = iD) | ((!(input = iG) | (!(input = iD) U ((output = oP & !(input = iD)) &  X (!(input = iD) U output = oS)))) U input = iD))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 26.1 <-
    state = s0
    input = iB
    output = null
  -> State: 26.2 <-
    state = s1
    input = null
    output = oU
  -> State: 26.3 <-
    input = iC
    output = null
  -> State: 26.4 <-
    state = s2
    input = null
    output = oP
  -> State: 26.5 <-
    input = iA
    output = null
  -> State: 26.6 <-
    state = s3
    input = null
    output = oU
  -> State: 26.7 <-
    input = iH
    output = null
  -> State: 26.8 <-
    state = s4
    input = null
    output = oW
  -> State: 26.9 <-
    input = iG
    output = null
  -> State: 26.10 <-
    state = s5
    input = null
    output = oU
  -> State: 26.11 <-
    input = iG
    output = null
  -> State: 26.12 <-
    state = s74
    input = null
    output = oU
  -> State: 26.13 <-
    input = iF
    output = null
  -> State: 26.14 <-
    state = s11
    input = null
    output = oS
  -> State: 26.15 <-
    input = iC
    output = null
  -> State: 26.16 <-
    state = s65
    input = null
    output = oV
  -> State: 26.17 <-
    input = iD
    output = null
  -- Loop starts here
  -> State: 26.18 <-
    state = s11
    input = null
    output = oV
  -> State: 26.19 <-
    input = iC
    output = null
  -> State: 26.20 <-
    state = s65
    input = null
    output = oV
  -> State: 26.21 <-
    input = iF
    output = null
  -> State: 26.22 <-
    input = null
    output = oP
  -> State: 26.23 <-
    input = iO
    output = null
  -> State: 26.24 <-
    state = s25
    input = null
    output = oU
  -> State: 26.25 <-
    input = iM
    output = null
  -> State: 26.26 <-
    state = s11
    input = null
    output = oX
  -> State: 26.27 <-
    input = iG
    output = null
  -> State: 26.28 <-
    state = s12
    input = null
    output = oU
  -> State: 26.29 <-
    input = iJ
    output = null
  -> State: 26.30 <-
    state = s11
    input = null
    output = oW
  -> State: 26.31 <-
    input = iI
    output = null
  -> State: 26.32 <-
    state = s29
    input = null
    output = oS
  -> State: 26.33 <-
    input = iK
    output = null
  -> State: 26.34 <-
    state = s11
    input = null
    output = oQ
  -> State: 26.35 <-
    input = iC
    output = null
  -> State: 26.36 <-
    state = s65
    input = null
    output = oV
  -> State: 26.37 <-
    input = iD
    output = null
  -> State: 26.38 <-
    state = s11
    input = null
    output = oV
-- specification (!(TRUE U output = oT) | ((!(input = iH) | (!(output = oT) U (((output = oW & !(output = oT)) & !(output = oY)) &  X ((!(output = oT) & !(output = oY)) U output = oR)))) U output = oT))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -- Loop starts here
  -> State: 27.1 <-
    state = s0
    input = iB
    output = null
  -> State: 27.2 <-
    state = s1
    input = null
    output = oU
  -> State: 27.3 <-
    input = iC
    output = null
  -> State: 27.4 <-
    state = s2
    input = null
    output = oP
  -> State: 27.5 <-
    input = iA
    output = null
  -> State: 27.6 <-
    state = s3
    input = null
    output = oU
  -> State: 27.7 <-
    input = iH
    output = null
  -> State: 27.8 <-
    state = s4
    input = null
    output = oW
  -> State: 27.9 <-
    input = iB
    output = null
  -> State: 27.10 <-
    state = s16
    input = null
    output = oT
  -> State: 27.11 <-
    input = iE
    output = null
  -> State: 27.12 <-
    state = s21
    input = null
    output = oW
  -> State: 27.13 <-
    input = iO
    output = null
  -> State: 27.14 <-
    state = s2
    input = null
    output = oP
  -> State: 27.15 <-
    input = iA
    output = null
  -> State: 27.16 <-
    state = s3
    input = null
    output = oU
  -> State: 27.17 <-
    input = iB
    output = null
  -> State: 27.18 <-
    state = s7
    input = null
    output = oP
  -> State: 27.19 <-
    input = iM
    output = null
  -> State: 27.20 <-
    state = s120
    input = null
    output = oW
  -> State: 27.21 <-
    input = iK
    output = null
  -> State: 27.22 <-
    state = s3
    input = null
    output = oT
  -> State: 27.23 <-
    input = iH
    output = null
  -> State: 27.24 <-
    state = s4
    input = null
    output = oW
  -> State: 27.25 <-
    input = iG
    output = null
  -> State: 27.26 <-
    state = s5
    input = null
    output = oU
  -> State: 27.27 <-
    input = iJ
    output = null
  -> State: 27.28 <-
    state = s9
    input = null
    output = oX
  -> State: 27.29 <-
    input = iF
    output = null
  -> State: 27.30 <-
    state = s8
    input = null
    output = oT
  -> State: 27.31 <-
    input = iC
    output = null
  -> State: 27.32 <-
    state = s15
    input = null
    output = oQ
  -> State: 27.33 <-
    input = iM
    output = null
  -> State: 27.34 <-
    state = s17
    input = null
    output = oU
  -> State: 27.35 <-
    input = iE
    output = null
  -> State: 27.36 <-
    state = s19
    input = null
    output = oY
  -> State: 27.37 <-
    input = iD
    output = null
  -> State: 27.38 <-
    state = s47
    input = null
    output = oS
  -> State: 27.39 <-
    input = iI
    output = null
  -> State: 27.40 <-
    state = s0
    input = null
    output = oW
  -> State: 27.41 <-
    input = iB
    output = null
-- specification !(!FALSE U !(!(output = oZ) | !(!FALSE U !(!(input = iE) | ((output = oR & !(output = oX)) &  X (!(output = oX) U output = oQ))))))  is true
-- specification (!(TRUE U output = oT) | (!(output = oT) U ((input = iG & !(output = oT)) &  X (!(output = oT) U output = oV))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -- Loop starts here
  -> State: 28.1 <-
    state = s0
    input = iB
    output = null
  -> State: 28.2 <-
    state = s1
    input = null
    output = oU
  -> State: 28.3 <-
    input = iC
    output = null
  -> State: 28.4 <-
    state = s2
    input = null
    output = oP
  -> State: 28.5 <-
    input = iA
    output = null
  -> State: 28.6 <-
    state = s3
    input = null
    output = oU
  -> State: 28.7 <-
    input = iH
    output = null
  -> State: 28.8 <-
    state = s4
    input = null
    output = oW
  -> State: 28.9 <-
    input = iK
    output = null
  -> State: 28.10 <-
    state = s39
    input = null
    output = oU
  -> State: 28.11 <-
    input = iF
    output = null
  -> State: 28.12 <-
    state = s77
    input = null
    output = oV
  -> State: 28.13 <-
    input = iO
    output = null
  -> State: 28.14 <-
    state = s78
    input = null
    output = oX
  -> State: 28.15 <-
    input = iL
    output = null
  -> State: 28.16 <-
    state = s80
    input = null
    output = oT
  -> State: 28.17 <-
    input = iG
    output = null
  -> State: 28.18 <-
    state = s118
    input = null
    output = oQ
  -> State: 28.19 <-
    input = iK
    output = null
  -> State: 28.20 <-
    state = s121
    input = null
    output = oS
  -> State: 28.21 <-
    input = iI
    output = null
  -> State: 28.22 <-
    state = s1
    input = null
    output = oU
  -> State: 28.23 <-
    input = iC
    output = null
  -> State: 28.24 <-
    state = s2
    input = null
    output = oP
  -> State: 28.25 <-
    input = iA
    output = null
  -> State: 28.26 <-
    state = s3
    input = null
    output = oU
  -> State: 28.27 <-
    input = iH
    output = null
  -> State: 28.28 <-
    state = s4
    input = null
    output = oW
  -> State: 28.29 <-
    input = iK
    output = null
  -> State: 28.30 <-
    state = s39
    input = null
    output = oU
  -> State: 28.31 <-
    input = iF
    output = null
  -> State: 28.32 <-
    state = s77
    input = null
    output = oV
  -> State: 28.33 <-
    input = iI
    output = null
  -> State: 28.34 <-
    state = s88
    input = null
    output = oX
  -> State: 28.35 <-
    input = iI
    output = null
  -> State: 28.36 <-
    state = s8
    input = null
    output = oS
  -> State: 28.37 <-
    input = iC
    output = null
  -> State: 28.38 <-
    state = s15
    input = null
    output = oQ
  -> State: 28.39 <-
    input = iM
    output = null
  -> State: 28.40 <-
    state = s17
    input = null
    output = oU
  -> State: 28.41 <-
    input = iE
    output = null
  -> State: 28.42 <-
    state = s19
    input = null
    output = oY
  -> State: 28.43 <-
    input = iD
    output = null
  -> State: 28.44 <-
    state = s47
    input = null
    output = oS
  -> State: 28.45 <-
    input = iI
    output = null
  -> State: 28.46 <-
    state = s0
    input = null
    output = oW
  -> State: 28.47 <-
    input = iB
    output = null
-- specification !(!FALSE U !(!(input = iJ) | ((!(input = iA) | (!(input = iB) U (((output = oR & !(input = iB)) & !(output = oW)) &  X ((!(input = iB) & !(output = oW)) U output = oV)))) U (input = iB | !(!FALSE U !(!(input = iA) | ((output = oR & !(output = oW)) &  X (!(output = oW) U output = oV))))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 29.1 <-
    state = s0
    input = iJ
    output = null
  -> State: 29.2 <-
    state = s8
    input = null
    output = oU
  -> State: 29.3 <-
    input = iF
    output = null
  -> State: 29.4 <-
    state = s39
    input = null
    output = oQ
  -> State: 29.5 <-
    input = iF
    output = null
  -> State: 29.6 <-
    state = s77
    input = null
    output = oV
  -> State: 29.7 <-
    input = iO
    output = null
  -> State: 29.8 <-
    state = s78
    input = null
    output = oX
  -> State: 29.9 <-
    input = iD
    output = null
  -> State: 29.10 <-
    state = s92
    input = null
    output = oU
  -> State: 29.11 <-
    input = iB
    output = null
  -> State: 29.12 <-
    state = s93
    input = null
    output = oY
  -> State: 29.13 <-
    input = iE
    output = null
  -> State: 29.14 <-
    state = s11
    input = null
    output = oV
  -> State: 29.15 <-
    input = iH
    output = null
  -> State: 29.16 <-
    state = s67
    input = null
    output = oQ
  -> State: 29.17 <-
    input = iJ
    output = null
  -> State: 29.18 <-
    state = s11
    input = null
    output = oY
  -> State: 29.19 <-
    input = iC
    output = null
  -> State: 29.20 <-
    state = s65
    input = null
    output = oV
  -> State: 29.21 <-
    input = iI
    output = null
  -> State: 29.22 <-
    state = s14
    input = null
    output = oT
  -> State: 29.23 <-
    input = iA
    output = null
  -> State: 29.24 <-
    state = s25
    input = null
    output = oT
  -- Loop starts here
  -> State: 29.25 <-
    input = iC
    output = null
  -> State: 29.26 <-
    state = s41
    input = null
    output = oY
  -> State: 29.27 <-
    input = iH
    output = null
  -> State: 29.28 <-
    state = s25
    input = null
    output = oX
  -> State: 29.29 <-
    input = iC
    output = null
-- specification (!(TRUE U input = iD) | ((!(input = iE) | (!(input = iD) U (output = oW & !(input = iD)))) U input = iD))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 30.1 <-
    state = s0
    input = iB
    output = null
  -> State: 30.2 <-
    state = s1
    input = null
    output = oU
  -> State: 30.3 <-
    input = iC
    output = null
  -> State: 30.4 <-
    state = s2
    input = null
    output = oP
  -> State: 30.5 <-
    input = iA
    output = null
  -> State: 30.6 <-
    state = s3
    input = null
    output = oU
  -> State: 30.7 <-
    input = iB
    output = null
  -> State: 30.8 <-
    state = s7
    input = null
    output = oP
  -> State: 30.9 <-
    input = iG
    output = null
  -> State: 30.10 <-
    state = s28
    input = null
    output = oW
  -> State: 30.11 <-
    input = iE
    output = null
  -> State: 30.12 <-
    state = s111
    input = null
    output = oT
  -> State: 30.13 <-
    input = iD
    output = null
  -- Loop starts here
  -> State: 30.14 <-
    state = s25
    input = null
    output = oU
  -> State: 30.15 <-
    input = iM
    output = null
  -> State: 30.16 <-
    state = s11
    input = null
    output = oX
  -> State: 30.17 <-
    input = iI
    output = null
  -> State: 30.18 <-
    state = s29
    input = null
    output = oS
  -> State: 30.19 <-
    input = iM
    output = null
  -> State: 30.20 <-
    state = s25
    input = null
    output = oU
-- specification !(!FALSE U !(!(output = oU) | !(!FALSE U !(!(input = iN) | ((output = oX & !(output = oS)) &  X (!(output = oS) U output = oV))))))  is true
-- specification !(!FALSE U !(!(input = iI & (TRUE U input = iK)) | (!(output = oS) U (input = iK | ((output = oW & !(output = oS)) &  X (!(output = oS) U output = oX))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 31.1 <-
    state = s0
    input = iB
    output = null
  -> State: 31.2 <-
    state = s1
    input = null
    output = oU
  -> State: 31.3 <-
    input = iC
    output = null
  -> State: 31.4 <-
    state = s2
    input = null
    output = oP
  -> State: 31.5 <-
    input = iA
    output = null
  -> State: 31.6 <-
    state = s3
    input = null
    output = oU
  -> State: 31.7 <-
    input = iH
    output = null
  -> State: 31.8 <-
    state = s4
    input = null
    output = oW
  -> State: 31.9 <-
    input = iK
    output = null
  -> State: 31.10 <-
    state = s39
    input = null
    output = oU
  -> State: 31.11 <-
    input = iF
    output = null
  -> State: 31.12 <-
    state = s77
    input = null
    output = oV
  -> State: 31.13 <-
    input = iI
    output = null
  -> State: 31.14 <-
    state = s88
    input = null
    output = oX
  -> State: 31.15 <-
    input = iA
    output = null
  -> State: 31.16 <-
    state = s89
    input = null
    output = oP
  -> State: 31.17 <-
    input = iF
    output = null
  -> State: 31.18 <-
    state = s90
    input = null
    output = oU
  -> State: 31.19 <-
    input = iO
    output = null
  -> State: 31.20 <-
    state = s41
    input = null
    output = oW
  -> State: 31.21 <-
    input = iJ
    output = null
  -> State: 31.22 <-
    state = s43
    input = null
    output = oT
  -> State: 31.23 <-
    input = iF
    output = null
  -> State: 31.24 <-
    state = s13
    input = null
    output = oS
  -> State: 31.25 <-
    input = iH
    output = null
  -> State: 31.26 <-
    state = s14
    input = null
    output = oP
  -> State: 31.27 <-
    input = iA
    output = null
  -> State: 31.28 <-
    state = s25
    input = null
    output = oT
  -> State: 31.29 <-
    input = iC
    output = null
  -> State: 31.30 <-
    state = s41
    input = null
    output = oY
  -> State: 31.31 <-
    input = iK
    output = null
  -> State: 31.32 <-
    state = s76
    input = null
    output = oW
  -- Loop starts here
  -> State: 31.33 <-
    input = iO
    output = null
  -> State: 31.34 <-
    input = null
    output = oS
  -> State: 31.35 <-
    input = iO
    output = null
-- specification !(!FALSE U !(!(input = iC) | (TRUE U (output = oU &  X (TRUE U output = oS)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 32.1 <-
    state = s0
    input = iB
    output = null
  -> State: 32.2 <-
    state = s1
    input = null
    output = oU
  -> State: 32.3 <-
    input = iC
    output = null
  -> State: 32.4 <-
    state = s2
    input = null
    output = oP
  -> State: 32.5 <-
    input = iA
    output = null
  -> State: 32.6 <-
    state = s3
    input = null
    output = oU
  -> State: 32.7 <-
    input = iH
    output = null
  -> State: 32.8 <-
    state = s4
    input = null
    output = oW
  -> State: 32.9 <-
    input = iB
    output = null
  -> State: 32.10 <-
    state = s16
    input = null
    output = oT
  -> State: 32.11 <-
    input = iH
    output = null
  -> State: 32.12 <-
    state = s11
    input = null
    output = oS
  -> State: 32.13 <-
    input = iC
    output = null
  -> State: 32.14 <-
    state = s65
    input = null
    output = oV
  -> State: 32.15 <-
    input = iD
    output = null
  -> State: 32.16 <-
    state = s11
    input = null
    output = oV
  -- Loop starts here
  -> State: 32.17 <-
    input = iH
    output = null
  -> State: 32.18 <-
    state = s67
    input = null
    output = oQ
  -> State: 32.19 <-
    input = iD
    output = null
  -> State: 32.20 <-
    state = s11
    input = null
    output = oT
  -> State: 32.21 <-
    input = iH
    output = null
-- specification !(!FALSE U !(!(output = oP & (TRUE U output = oW)) | (!((output = oT & !(output = oW)) &  X (!(output = oW) U (output = oZ & !(output = oW)))) U (output = oW | output = oR))))  is true
-- specification !(!FALSE U !(!(input = iO & (TRUE U input = iE)) | ((!(input = iJ) | (!(input = iE) U (((output = oP & !(input = iE)) & !(output = oZ)) &  X ((!(input = iE) & !(output = oZ)) U output = oT)))) U input = iE)))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 33.1 <-
    state = s0
    input = iB
    output = null
  -> State: 33.2 <-
    state = s1
    input = null
    output = oU
  -> State: 33.3 <-
    input = iC
    output = null
  -> State: 33.4 <-
    state = s2
    input = null
    output = oP
  -> State: 33.5 <-
    input = iA
    output = null
  -> State: 33.6 <-
    state = s3
    input = null
    output = oU
  -> State: 33.7 <-
    input = iH
    output = null
  -> State: 33.8 <-
    state = s4
    input = null
    output = oW
  -> State: 33.9 <-
    input = iK
    output = null
  -> State: 33.10 <-
    state = s39
    input = null
    output = oU
  -> State: 33.11 <-
    input = iF
    output = null
  -> State: 33.12 <-
    state = s77
    input = null
    output = oV
  -> State: 33.13 <-
    input = iO
    output = null
  -> State: 33.14 <-
    state = s78
    input = null
    output = oX
  -> State: 33.15 <-
    input = iD
    output = null
  -> State: 33.16 <-
    state = s92
    input = null
    output = oU
  -> State: 33.17 <-
    input = iG
    output = null
  -> State: 33.18 <-
    state = s45
    input = null
    output = oT
  -> State: 33.19 <-
    input = iJ
    output = null
  -> State: 33.20 <-
    state = s11
    input = null
    output = oY
  -> State: 33.21 <-
    input = iI
    output = null
  -> State: 33.22 <-
    state = s29
    input = null
    output = oS
  -> State: 33.23 <-
    input = iE
    output = null
  -> State: 33.24 <-
    state = s14
    input = null
    output = oV
  -- Loop starts here
  -> State: 33.25 <-
    input = iA
    output = null
  -> State: 33.26 <-
    state = s25
    input = null
    output = oT
  -> State: 33.27 <-
    input = iM
    output = null
  -> State: 33.28 <-
    state = s11
    input = null
    output = oX
  -> State: 33.29 <-
    input = iH
    output = null
  -> State: 33.30 <-
    state = s67
    input = null
    output = oQ
  -> State: 33.31 <-
    input = iM
    output = null
  -> State: 33.32 <-
    state = s14
    input = null
    output = oT
  -> State: 33.33 <-
    input = iA
    output = null
-- specification !(!FALSE U !(!(input = iM) | (TRUE U (output = oV &  X (TRUE U output = oR)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 34.1 <-
    state = s0
    input = iB
    output = null
  -> State: 34.2 <-
    state = s1
    input = null
    output = oU
  -> State: 34.3 <-
    input = iC
    output = null
  -> State: 34.4 <-
    state = s2
    input = null
    output = oP
  -> State: 34.5 <-
    input = iA
    output = null
  -> State: 34.6 <-
    state = s3
    input = null
    output = oU
  -> State: 34.7 <-
    input = iH
    output = null
  -> State: 34.8 <-
    state = s4
    input = null
    output = oW
  -> State: 34.9 <-
    input = iK
    output = null
  -> State: 34.10 <-
    state = s39
    input = null
    output = oU
  -> State: 34.11 <-
    input = iF
    output = null
  -> State: 34.12 <-
    state = s77
    input = null
    output = oV
  -> State: 34.13 <-
    input = iM
    output = null
  -> State: 34.14 <-
    state = s79
    input = null
    output = oY
  -> State: 34.15 <-
    input = iD
    output = null
  -> State: 34.16 <-
    state = s81
    input = null
    output = oP
  -> State: 34.17 <-
    input = iC
    output = null
  -> State: 34.18 <-
    state = s87
    input = null
    output = oS
  -> State: 34.19 <-
    input = iL
    output = null
  -- Loop starts here
  -> State: 34.20 <-
    state = s13
    input = null
    output = oS
  -> State: 34.21 <-
    input = iH
    output = null
  -> State: 34.22 <-
    state = s14
    input = null
    output = oP
  -> State: 34.23 <-
    input = iA
    output = null
  -> State: 34.24 <-
    state = s25
    input = null
    output = oT
  -> State: 34.25 <-
    input = iC
    output = null
  -> State: 34.26 <-
    state = s41
    input = null
    output = oY
  -> State: 34.27 <-
    input = iJ
    output = null
  -> State: 34.28 <-
    state = s43
    input = null
    output = oT
  -> State: 34.29 <-
    input = iF
    output = null
  -> State: 34.30 <-
    state = s13
    input = null
    output = oS
-- specification (!(TRUE U output = oW) | (!(output = oW) U ((input = iB & !(output = oW)) &  X (!(output = oW) U input = iE))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 35.1 <-
    state = s0
    input = iJ
    output = null
  -> State: 35.2 <-
    state = s8
    input = null
    output = oU
  -> State: 35.3 <-
    input = iC
    output = null
  -> State: 35.4 <-
    state = s15
    input = null
    output = oQ
  -> State: 35.5 <-
    input = iM
    output = null
  -> State: 35.6 <-
    state = s17
    input = null
    output = oU
  -> State: 35.7 <-
    input = iE
    output = null
  -> State: 35.8 <-
    state = s19
    input = null
    output = oY
  -> State: 35.9 <-
    input = iB
    output = null
  -> State: 35.10 <-
    state = s76
    input = null
    output = oW
  -- Loop starts here
  -> State: 35.11 <-
    input = iO
    output = null
  -> State: 35.12 <-
    input = null
    output = oS
  -> State: 35.13 <-
    input = iO
    output = null
-- specification !(!FALSE U !(output = oR & (!(!(input = iM)) | !(!(input = iM) U !((!(input = iO) | (!(input = iM) U (output = oX & !(input = iM)))) | input = iM)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -- Loop starts here
  -> State: 36.1 <-
    state = s0
    input = iB
    output = null
  -> State: 36.2 <-
    state = s1
    input = null
    output = oU
  -> State: 36.3 <-
    input = iC
    output = null
  -> State: 36.4 <-
    state = s2
    input = null
    output = oP
  -> State: 36.5 <-
    input = iA
    output = null
  -> State: 36.6 <-
    state = s3
    input = null
    output = oU
  -> State: 36.7 <-
    input = iB
    output = null
  -> State: 36.8 <-
    state = s7
    input = null
    output = oP
  -> State: 36.9 <-
    input = iM
    output = null
  -> State: 36.10 <-
    state = s120
    input = null
    output = oW
  -> State: 36.11 <-
    input = iK
    output = null
  -> State: 36.12 <-
    state = s3
    input = null
    output = oT
  -> State: 36.13 <-
    input = iH
    output = null
  -> State: 36.14 <-
    state = s4
    input = null
    output = oW
  -> State: 36.15 <-
    input = iG
    output = null
  -> State: 36.16 <-
    state = s5
    input = null
    output = oU
  -> State: 36.17 <-
    input = iJ
    output = null
  -> State: 36.18 <-
    state = s9
    input = null
    output = oX
  -> State: 36.19 <-
    input = iF
    output = null
  -> State: 36.20 <-
    state = s8
    input = null
    output = oT
  -> State: 36.21 <-
    input = iC
    output = null
  -> State: 36.22 <-
    state = s15
    input = null
    output = oQ
  -> State: 36.23 <-
    input = iM
    output = null
  -> State: 36.24 <-
    state = s17
    input = null
    output = oU
  -> State: 36.25 <-
    input = iE
    output = null
  -> State: 36.26 <-
    state = s19
    input = null
    output = oY
  -> State: 36.27 <-
    input = iD
    output = null
  -> State: 36.28 <-
    state = s47
    input = null
    output = oS
  -> State: 36.29 <-
    input = iI
    output = null
  -> State: 36.30 <-
    state = s0
    input = null
    output = oW
  -> State: 36.31 <-
    input = iB
    output = null
-- specification !(!FALSE U !(!(input = iJ) | (TRUE U output = oV)))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 37.1 <-
    state = s0
    input = iB
    output = null
  -> State: 37.2 <-
    state = s1
    input = null
    output = oU
  -> State: 37.3 <-
    input = iC
    output = null
  -> State: 37.4 <-
    state = s2
    input = null
    output = oP
  -> State: 37.5 <-
    input = iA
    output = null
  -> State: 37.6 <-
    state = s3
    input = null
    output = oU
  -> State: 37.7 <-
    input = iH
    output = null
  -> State: 37.8 <-
    state = s4
    input = null
    output = oW
  -> State: 37.9 <-
    input = iG
    output = null
  -> State: 37.10 <-
    state = s5
    input = null
    output = oU
  -> State: 37.11 <-
    input = iJ
    output = null
  -> State: 37.12 <-
    state = s9
    input = null
    output = oX
  -> State: 37.13 <-
    input = iF
    output = null
  -- Loop starts here
  -> State: 37.14 <-
    state = s8
    input = null
    output = oT
  -> State: 37.15 <-
    input = iC
    output = null
  -> State: 37.16 <-
    state = s15
    input = null
    output = oQ
  -> State: 37.17 <-
    input = iM
    output = null
  -> State: 37.18 <-
    state = s17
    input = null
    output = oU
  -> State: 37.19 <-
    input = iA
    output = null
  -> State: 37.20 <-
    state = s27
    input = null
    output = oX
  -> State: 37.21 <-
    input = iE
    output = null
  -> State: 37.22 <-
    state = s51
    input = null
    output = oQ
  -> State: 37.23 <-
    input = iA
    output = null
  -> State: 37.24 <-
    state = s53
    input = null
    output = oT
  -> State: 37.25 <-
    input = iA
    output = null
  -> State: 37.26 <-
    state = s8
    input = null
    output = oT
-- specification (!(TRUE U input = iD) | ((input = iM & (!( X (!(input = iD) U input = iH)) |  X (!(input = iD) U (input = iH & (TRUE U output = oS))))) U input = iD))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 38.1 <-
    state = s0
    input = iB
    output = null
  -> State: 38.2 <-
    state = s1
    input = null
    output = oU
  -> State: 38.3 <-
    input = iC
    output = null
  -> State: 38.4 <-
    state = s2
    input = null
    output = oP
  -> State: 38.5 <-
    input = iA
    output = null
  -> State: 38.6 <-
    state = s3
    input = null
    output = oU
  -> State: 38.7 <-
    input = iH
    output = null
  -> State: 38.8 <-
    state = s4
    input = null
    output = oW
  -> State: 38.9 <-
    input = iG
    output = null
  -> State: 38.10 <-
    state = s5
    input = null
    output = oU
  -> State: 38.11 <-
    input = iG
    output = null
  -> State: 38.12 <-
    state = s74
    input = null
    output = oU
  -> State: 38.13 <-
    input = iF
    output = null
  -> State: 38.14 <-
    state = s11
    input = null
    output = oS
  -> State: 38.15 <-
    input = iH
    output = null
  -> State: 38.16 <-
    state = s67
    input = null
    output = oQ
  -> State: 38.17 <-
    input = iD
    output = null
  -- Loop starts here
  -> State: 38.18 <-
    state = s11
    input = null
    output = oT
  -> State: 38.19 <-
    input = iC
    output = null
  -> State: 38.20 <-
    state = s65
    input = null
    output = oV
  -> State: 38.21 <-
    input = iD
    output = null
  -> State: 38.22 <-
    state = s11
    input = null
    output = oV
  -> State: 38.23 <-
    input = iC
    output = null
  -> State: 38.24 <-
    state = s65
    input = null
    output = oV
  -> State: 38.25 <-
    input = iD
    output = null
  -> State: 38.26 <-
    state = s11
    input = null
    output = oV
  -> State: 38.27 <-
    input = iH
    output = null
  -> State: 38.28 <-
    state = s67
    input = null
    output = oQ
  -> State: 38.29 <-
    input = iD
    output = null
  -> State: 38.30 <-
    state = s11
    input = null
    output = oT
-- specification (!(!FALSE U !(!(output = oR))) | (!(output = oR) U (output = oR & (!(TRUE U output = oV) | (!(output = oV) U ((input = iI & !(output = oV)) &  X (!(output = oV) U input = iO)))))))  is true
-- specification (!(TRUE U input = iM) | ((!(input = iI) | (!(input = iM) U (output = oR & !(input = iM)))) U input = iM))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 39.1 <-
    state = s0
    input = iB
    output = null
  -> State: 39.2 <-
    state = s1
    input = null
    output = oU
  -> State: 39.3 <-
    input = iC
    output = null
  -> State: 39.4 <-
    state = s2
    input = null
    output = oP
  -> State: 39.5 <-
    input = iA
    output = null
  -> State: 39.6 <-
    state = s3
    input = null
    output = oU
  -> State: 39.7 <-
    input = iH
    output = null
  -> State: 39.8 <-
    state = s4
    input = null
    output = oW
  -> State: 39.9 <-
    input = iB
    output = null
  -> State: 39.10 <-
    state = s16
    input = null
    output = oT
  -> State: 39.11 <-
    input = iH
    output = null
  -> State: 39.12 <-
    state = s11
    input = null
    output = oS
  -> State: 39.13 <-
    input = iI
    output = null
  -> State: 39.14 <-
    state = s29
    input = null
    output = oS
  -> State: 39.15 <-
    input = iM
    output = null
  -- Loop starts here
  -> State: 39.16 <-
    state = s25
    input = null
    output = oU
  -> State: 39.17 <-
    input = iM
    output = null
  -> State: 39.18 <-
    state = s11
    input = null
    output = oX
  -> State: 39.19 <-
    input = iI
    output = null
  -> State: 39.20 <-
    state = s29
    input = null
    output = oS
  -> State: 39.21 <-
    input = iM
    output = null
  -> State: 39.22 <-
    state = s25
    input = null
    output = oU
-- specification !(!FALSE U !(!(output = oR) | ((!((output = oT & !(input = iM)) &  X (!(input = iM) U (output = oV & !(input = iM)))) U (input = iM | input = iC)) | !(!FALSE U !(!(output = oT &  X (TRUE U output = oV)))))))  is true
-- specification !(!FALSE U !(!(input = iB) | ((!((output = oV & !(input = iJ)) &  X (!(input = iJ) U (output = oW & !(input = iJ)))) U (input = iJ | output = oY)) | !(!FALSE U !(!(output = oV &  X (TRUE U output = oW)))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 40.1 <-
    state = s0
    input = iB
    output = null
  -> State: 40.2 <-
    state = s1
    input = null
    output = oU
  -> State: 40.3 <-
    input = iC
    output = null
  -> State: 40.4 <-
    state = s2
    input = null
    output = oP
  -> State: 40.5 <-
    input = iA
    output = null
  -> State: 40.6 <-
    state = s3
    input = null
    output = oU
  -> State: 40.7 <-
    input = iB
    output = null
  -> State: 40.8 <-
    state = s7
    input = null
    output = oP
  -> State: 40.9 <-
    input = iI
    output = null
  -> State: 40.10 <-
    state = s118
    input = null
    output = oY
  -> State: 40.11 <-
    input = iK
    output = null
  -> State: 40.12 <-
    state = s121
    input = null
    output = oS
  -> State: 40.13 <-
    input = iI
    output = null
  -> State: 40.14 <-
    state = s1
    input = null
    output = oU
  -> State: 40.15 <-
    input = iC
    output = null
  -> State: 40.16 <-
    state = s2
    input = null
    output = oP
  -> State: 40.17 <-
    input = iA
    output = null
  -> State: 40.18 <-
    state = s3
    input = null
    output = oU
  -> State: 40.19 <-
    input = iB
    output = null
  -> State: 40.20 <-
    state = s7
    input = null
    output = oP
  -> State: 40.21 <-
    input = iG
    output = null
  -> State: 40.22 <-
    state = s28
    input = null
    output = oW
  -> State: 40.23 <-
    input = iK
    output = null
  -> State: 40.24 <-
    state = s37
    input = null
    output = oU
  -> State: 40.25 <-
    input = iH
    output = null
  -> State: 40.26 <-
    state = s11
    input = null
    output = oS
  -> State: 40.27 <-
    input = iC
    output = null
  -> State: 40.28 <-
    state = s65
    input = null
    output = oV
  -> State: 40.29 <-
    input = iO
    output = null
  -> State: 40.30 <-
    state = s25
    input = null
    output = oU
  -> State: 40.31 <-
    input = iC
    output = null
  -> State: 40.32 <-
    state = s41
    input = null
    output = oY
  -> State: 40.33 <-
    input = iK
    output = null
  -> State: 40.34 <-
    state = s76
    input = null
    output = oW
  -- Loop starts here
  -> State: 40.35 <-
    input = iO
    output = null
  -> State: 40.36 <-
    input = null
    output = oS
  -> State: 40.37 <-
    input = iO
    output = null
-- specification (!(TRUE U input = iD) | ((input = iG & (!( X (!(input = iD) U input = iC)) |  X (!(input = iD) U (input = iC & (TRUE U output = oT))))) U input = iD))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 41.1 <-
    state = s0
    input = iB
    output = null
  -> State: 41.2 <-
    state = s1
    input = null
    output = oU
  -> State: 41.3 <-
    input = iC
    output = null
  -> State: 41.4 <-
    state = s2
    input = null
    output = oP
  -> State: 41.5 <-
    input = iA
    output = null
  -> State: 41.6 <-
    state = s3
    input = null
    output = oU
  -> State: 41.7 <-
    input = iH
    output = null
  -> State: 41.8 <-
    state = s4
    input = null
    output = oW
  -> State: 41.9 <-
    input = iB
    output = null
  -> State: 41.10 <-
    state = s16
    input = null
    output = oT
  -> State: 41.11 <-
    input = iH
    output = null
  -> State: 41.12 <-
    state = s11
    input = null
    output = oS
  -> State: 41.13 <-
    input = iC
    output = null
  -> State: 41.14 <-
    state = s65
    input = null
    output = oV
  -> State: 41.15 <-
    input = iD
    output = null
  -- Loop starts here
  -> State: 41.16 <-
    state = s11
    input = null
    output = oV
  -> State: 41.17 <-
    input = iC
    output = null
  -> State: 41.18 <-
    state = s65
    input = null
    output = oV
  -> State: 41.19 <-
    input = iD
    output = null
  -> State: 41.20 <-
    state = s11
    input = null
    output = oV
-- specification !(!FALSE U !(!(output = oR) | !(!FALSE U !(!(input = iA) | (output = oZ &  X (TRUE U output = oP))))))  is true
-- specification !(!FALSE U !(!((output = oS & !(input = iK)) & (TRUE U input = iK)) | (!(output = oY) U (input = iF | input = iK))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 42.1 <-
    state = s0
    input = iB
    output = null
  -> State: 42.2 <-
    state = s1
    input = null
    output = oU
  -> State: 42.3 <-
    input = iC
    output = null
  -> State: 42.4 <-
    state = s2
    input = null
    output = oP
  -> State: 42.5 <-
    input = iA
    output = null
  -> State: 42.6 <-
    state = s3
    input = null
    output = oU
  -> State: 42.7 <-
    input = iH
    output = null
  -> State: 42.8 <-
    state = s4
    input = null
    output = oW
  -> State: 42.9 <-
    input = iB
    output = null
  -> State: 42.10 <-
    state = s16
    input = null
    output = oT
  -> State: 42.11 <-
    input = iH
    output = null
  -> State: 42.12 <-
    state = s11
    input = null
    output = oS
  -> State: 42.13 <-
    input = iH
    output = null
  -> State: 42.14 <-
    state = s67
    input = null
    output = oQ
  -> State: 42.15 <-
    input = iJ
    output = null
  -> State: 42.16 <-
    state = s11
    input = null
    output = oY
  -> State: 42.17 <-
    input = iI
    output = null
  -> State: 42.18 <-
    state = s29
    input = null
    output = oS
  -> State: 42.19 <-
    input = iK
    output = null
  -- Loop starts here
  -> State: 42.20 <-
    state = s11
    input = null
    output = oQ
  -> State: 42.21 <-
    input = iH
    output = null
  -> State: 42.22 <-
    state = s67
    input = null
    output = oQ
  -> State: 42.23 <-
    input = iJ
    output = null
  -> State: 42.24 <-
    state = s11
    input = null
    output = oY
  -> State: 42.25 <-
    input = iI
    output = null
  -> State: 42.26 <-
    state = s29
    input = null
    output = oS
  -> State: 42.27 <-
    input = iK
    output = null
  -> State: 42.28 <-
    state = s11
    input = null
    output = oQ
-- specification !(!FALSE U !(!(output = oQ & (TRUE U input = iD)) | (!(output = oW) U (input = iD | ((input = iI & !(output = oW)) &  X (!(output = oW) U input = iM))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 43.1 <-
    state = s0
    input = iB
    output = null
  -> State: 43.2 <-
    state = s1
    input = null
    output = oU
  -> State: 43.3 <-
    input = iC
    output = null
  -> State: 43.4 <-
    state = s2
    input = null
    output = oP
  -> State: 43.5 <-
    input = iA
    output = null
  -> State: 43.6 <-
    state = s3
    input = null
    output = oU
  -> State: 43.7 <-
    input = iB
    output = null
  -> State: 43.8 <-
    state = s7
    input = null
    output = oP
  -> State: 43.9 <-
    input = iI
    output = null
  -> State: 43.10 <-
    state = s118
    input = null
    output = oY
  -> State: 43.11 <-
    input = iK
    output = null
  -> State: 43.12 <-
    state = s121
    input = null
    output = oS
  -> State: 43.13 <-
    input = iI
    output = null
  -> State: 43.14 <-
    state = s1
    input = null
    output = oU
  -> State: 43.15 <-
    input = iC
    output = null
  -> State: 43.16 <-
    state = s2
    input = null
    output = oP
  -> State: 43.17 <-
    input = iA
    output = null
  -> State: 43.18 <-
    state = s3
    input = null
    output = oU
  -> State: 43.19 <-
    input = iB
    output = null
  -> State: 43.20 <-
    state = s7
    input = null
    output = oP
  -> State: 43.21 <-
    input = iM
    output = null
  -> State: 43.22 <-
    state = s120
    input = null
    output = oW
  -> State: 43.23 <-
    input = iK
    output = null
  -> State: 43.24 <-
    state = s3
    input = null
    output = oT
  -> State: 43.25 <-
    input = iB
    output = null
  -> State: 43.26 <-
    state = s7
    input = null
    output = oP
  -> State: 43.27 <-
    input = iG
    output = null
  -> State: 43.28 <-
    state = s28
    input = null
    output = oW
  -> State: 43.29 <-
    input = iH
    output = null
  -> State: 43.30 <-
    state = s23
    input = null
    output = oQ
  -> State: 43.31 <-
    input = iF
    output = null
  -> State: 43.32 <-
    state = s57
    input = null
    output = oS
  -> State: 43.33 <-
    input = iB
    output = null
  -> State: 43.34 <-
    state = s58
    input = null
    output = oT
  -> State: 43.35 <-
    input = iG
    output = null
  -> State: 43.36 <-
    state = s41
    input = null
    output = oW
  -> State: 43.37 <-
    input = iH
    output = null
  -> State: 43.38 <-
    state = s25
    input = null
    output = oX
  -> State: 43.39 <-
    input = iM
    output = null
  -> State: 43.40 <-
    state = s11
    input = null
    output = oX
  -> State: 43.41 <-
    input = iC
    output = null
  -> State: 43.42 <-
    state = s65
    input = null
    output = oV
  -> State: 43.43 <-
    input = iD
    output = null
  -> State: 43.44 <-
    state = s11
    input = null
    output = oV
  -- Loop starts here
  -> State: 43.45 <-
    input = iH
    output = null
  -> State: 43.46 <-
    state = s67
    input = null
    output = oQ
  -> State: 43.47 <-
    input = iJ
    output = null
  -> State: 43.48 <-
    state = s11
    input = null
    output = oY
  -> State: 43.49 <-
    input = iH
    output = null
-- specification !(!FALSE U !(!(output = oQ & (TRUE U output = oY)) | ((input = iA & (!( X (!(output = oY) U input = iO)) |  X (!(output = oY) U (input = iO & (TRUE U output = oZ))))) U output = oY)))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 44.1 <-
    state = s0
    input = iB
    output = null
  -> State: 44.2 <-
    state = s1
    input = null
    output = oU
  -> State: 44.3 <-
    input = iC
    output = null
  -> State: 44.4 <-
    state = s2
    input = null
    output = oP
  -> State: 44.5 <-
    input = iA
    output = null
  -> State: 44.6 <-
    state = s3
    input = null
    output = oU
  -> State: 44.7 <-
    input = iB
    output = null
  -> State: 44.8 <-
    state = s7
    input = null
    output = oP
  -> State: 44.9 <-
    input = iG
    output = null
  -> State: 44.10 <-
    state = s28
    input = null
    output = oW
  -> State: 44.11 <-
    input = iH
    output = null
  -> State: 44.12 <-
    state = s23
    input = null
    output = oQ
  -> State: 44.13 <-
    input = iF
    output = null
  -> State: 44.14 <-
    state = s57
    input = null
    output = oS
  -> State: 44.15 <-
    input = iB
    output = null
  -> State: 44.16 <-
    state = s58
    input = null
    output = oT
  -> State: 44.17 <-
    input = iE
    output = null
  -> State: 44.18 <-
    state = s65
    input = null
    output = oP
  -> State: 44.19 <-
    input = iO
    output = null
  -> State: 44.20 <-
    state = s25
    input = null
    output = oU
  -> State: 44.21 <-
    input = iM
    output = null
  -> State: 44.22 <-
    state = s11
    input = null
    output = oX
  -> State: 44.23 <-
    input = iC
    output = null
  -> State: 44.24 <-
    state = s65
    input = null
    output = oV
  -> State: 44.25 <-
    input = iO
    output = null
  -> State: 44.26 <-
    state = s25
    input = null
    output = oU
  -> State: 44.27 <-
    input = iC
    output = null
  -> State: 44.28 <-
    state = s41
    input = null
    output = oY
  -- Loop starts here
  -> State: 44.29 <-
    input = iH
    output = null
  -> State: 44.30 <-
    state = s25
    input = null
    output = oX
  -> State: 44.31 <-
    input = iM
    output = null
  -> State: 44.32 <-
    state = s11
    input = null
    output = oX
  -> State: 44.33 <-
    input = iC
    output = null
  -> State: 44.34 <-
    state = s65
    input = null
    output = oV
  -> State: 44.35 <-
    input = iO
    output = null
  -> State: 44.36 <-
    state = s25
    input = null
    output = oU
  -> State: 44.37 <-
    input = iM
    output = null
  -> State: 44.38 <-
    state = s11
    input = null
    output = oX
  -> State: 44.39 <-
    input = iC
    output = null
  -> State: 44.40 <-
    state = s65
    input = null
    output = oV
  -> State: 44.41 <-
    input = iO
    output = null
  -> State: 44.42 <-
    state = s25
    input = null
    output = oU
  -> State: 44.43 <-
    input = iC
    output = null
  -> State: 44.44 <-
    state = s41
    input = null
    output = oY
  -> State: 44.45 <-
    input = iH
    output = null
-- specification !(!FALSE U !(!(output = oP & (TRUE U input = iO)) | (!(output = oR) U (input = iO | ((input = iC & !(output = oR)) &  X (!(output = oR) U input = iN))))))  is true
-- specification (!(TRUE U input = iL) | ((!(input = iD) | (!(input = iL) U (output = oY & !(input = iL)))) U input = iL))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 45.1 <-
    state = s0
    input = iB
    output = null
  -> State: 45.2 <-
    state = s1
    input = null
    output = oU
  -> State: 45.3 <-
    input = iC
    output = null
  -> State: 45.4 <-
    state = s2
    input = null
    output = oP
  -> State: 45.5 <-
    input = iA
    output = null
  -> State: 45.6 <-
    state = s3
    input = null
    output = oU
  -> State: 45.7 <-
    input = iH
    output = null
  -> State: 45.8 <-
    state = s4
    input = null
    output = oW
  -> State: 45.9 <-
    input = iK
    output = null
  -> State: 45.10 <-
    state = s39
    input = null
    output = oU
  -> State: 45.11 <-
    input = iF
    output = null
  -> State: 45.12 <-
    state = s77
    input = null
    output = oV
  -> State: 45.13 <-
    input = iO
    output = null
  -> State: 45.14 <-
    state = s78
    input = null
    output = oX
  -> State: 45.15 <-
    input = iD
    output = null
  -> State: 45.16 <-
    state = s92
    input = null
    output = oU
  -> State: 45.17 <-
    input = iG
    output = null
  -> State: 45.18 <-
    state = s45
    input = null
    output = oT
  -> State: 45.19 <-
    input = iH
    output = null
  -> State: 45.20 <-
    state = s10
    input = null
    output = oV
  -> State: 45.21 <-
    input = iL
    output = null
  -- Loop starts here
  -> State: 45.22 <-
    state = s76
    input = null
    output = oS
  -> State: 45.23 <-
    input = iO
    output = null
  -> State: 45.24 <-
    input = null
    output = oS
-- specification !(!FALSE U !(output = oY & (!(!(input = iM)) | !(!(input = iC | input = iM) U !(!(output = oZ) | (input = iC | input = iM))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -- Loop starts here
  -> State: 46.1 <-
    state = s0
    input = iB
    output = null
  -> State: 46.2 <-
    state = s1
    input = null
    output = oU
  -> State: 46.3 <-
    input = iC
    output = null
  -> State: 46.4 <-
    state = s2
    input = null
    output = oP
  -> State: 46.5 <-
    input = iA
    output = null
  -> State: 46.6 <-
    state = s3
    input = null
    output = oU
  -> State: 46.7 <-
    input = iH
    output = null
  -> State: 46.8 <-
    state = s4
    input = null
    output = oW
  -> State: 46.9 <-
    input = iG
    output = null
  -> State: 46.10 <-
    state = s5
    input = null
    output = oU
  -> State: 46.11 <-
    input = iJ
    output = null
  -> State: 46.12 <-
    state = s9
    input = null
    output = oX
  -> State: 46.13 <-
    input = iF
    output = null
  -> State: 46.14 <-
    state = s8
    input = null
    output = oT
  -> State: 46.15 <-
    input = iC
    output = null
  -> State: 46.16 <-
    state = s15
    input = null
    output = oQ
  -> State: 46.17 <-
    input = iM
    output = null
  -> State: 46.18 <-
    state = s17
    input = null
    output = oU
  -> State: 46.19 <-
    input = iE
    output = null
  -> State: 46.20 <-
    state = s19
    input = null
    output = oY
  -> State: 46.21 <-
    input = iD
    output = null
  -> State: 46.22 <-
    state = s47
    input = null
    output = oS
  -> State: 46.23 <-
    input = iI
    output = null
  -> State: 46.24 <-
    state = s0
    input = null
    output = oW
  -> State: 46.25 <-
    input = iB
    output = null
-- specification !(!FALSE U !(!((output = oY & !(output = oW)) & (TRUE U output = oW)) | ((!(input = iH) | (!(output = oW) U (output = oS & !(output = oW)))) U output = oW)))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 47.1 <-
    state = s0
    input = iB
    output = null
  -> State: 47.2 <-
    state = s1
    input = null
    output = oU
  -> State: 47.3 <-
    input = iC
    output = null
  -> State: 47.4 <-
    state = s2
    input = null
    output = oP
  -> State: 47.5 <-
    input = iA
    output = null
  -> State: 47.6 <-
    state = s3
    input = null
    output = oU
  -> State: 47.7 <-
    input = iB
    output = null
  -> State: 47.8 <-
    state = s7
    input = null
    output = oP
  -> State: 47.9 <-
    input = iI
    output = null
  -> State: 47.10 <-
    state = s118
    input = null
    output = oY
  -> State: 47.11 <-
    input = iK
    output = null
  -> State: 47.12 <-
    state = s121
    input = null
    output = oS
  -> State: 47.13 <-
    input = iI
    output = null
  -> State: 47.14 <-
    state = s1
    input = null
    output = oU
  -> State: 47.15 <-
    input = iC
    output = null
  -> State: 47.16 <-
    state = s2
    input = null
    output = oP
  -> State: 47.17 <-
    input = iA
    output = null
  -> State: 47.18 <-
    state = s3
    input = null
    output = oU
  -> State: 47.19 <-
    input = iB
    output = null
  -> State: 47.20 <-
    state = s7
    input = null
    output = oP
  -> State: 47.21 <-
    input = iG
    output = null
  -> State: 47.22 <-
    state = s28
    input = null
    output = oW
  -> State: 47.23 <-
    input = iE
    output = null
  -> State: 47.24 <-
    state = s111
    input = null
    output = oT
  -> State: 47.25 <-
    input = iD
    output = null
  -> State: 47.26 <-
    state = s25
    input = null
    output = oU
  -> State: 47.27 <-
    input = iC
    output = null
  -> State: 47.28 <-
    state = s41
    input = null
    output = oY
  -> State: 47.29 <-
    input = iJ
    output = null
  -> State: 47.30 <-
    state = s43
    input = null
    output = oT
  -> State: 47.31 <-
    input = iF
    output = null
  -> State: 47.32 <-
    state = s13
    input = null
    output = oS
  -> State: 47.33 <-
    input = iH
    output = null
  -> State: 47.34 <-
    state = s14
    input = null
    output = oP
  -> State: 47.35 <-
    input = iA
    output = null
  -> State: 47.36 <-
    state = s25
    input = null
    output = oT
  -> State: 47.37 <-
    input = iC
    output = null
  -> State: 47.38 <-
    state = s41
    input = null
    output = oY
  -> State: 47.39 <-
    input = iK
    output = null
  -> State: 47.40 <-
    state = s76
    input = null
    output = oW
  -- Loop starts here
  -> State: 47.41 <-
    input = iO
    output = null
  -> State: 47.42 <-
    input = null
    output = oS
  -> State: 47.43 <-
    input = iO
    output = null
-- specification !(!FALSE U !(!((input = iC & !(input = iH)) & (TRUE U input = iH)) | ((!(input = iD) | (!(input = iH) U (output = oV & !(input = iH)))) U input = iH)))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 48.1 <-
    state = s0
    input = iJ
    output = null
  -> State: 48.2 <-
    state = s8
    input = null
    output = oU
  -> State: 48.3 <-
    input = iC
    output = null
  -> State: 48.4 <-
    state = s15
    input = null
    output = oQ
  -> State: 48.5 <-
    input = iG
    output = null
  -> State: 48.6 <-
    state = s18
    input = null
    output = oQ
  -> State: 48.7 <-
    input = iG
    output = null
  -> State: 48.8 <-
    state = s59
    input = null
    output = oV
  -> State: 48.9 <-
    input = iJ
    output = null
  -> State: 48.10 <-
    state = s60
    input = null
    output = oU
  -> State: 48.11 <-
    input = iD
    output = null
  -> State: 48.12 <-
    state = s106
    input = null
    output = oX
  -> State: 48.13 <-
    input = iH
    output = null
  -- Loop starts here
  -> State: 48.14 <-
    state = s25
    input = null
    output = oP
  -> State: 48.15 <-
    input = iC
    output = null
  -> State: 48.16 <-
    state = s41
    input = null
    output = oY
  -> State: 48.17 <-
    input = iH
    output = null
  -> State: 48.18 <-
    state = s25
    input = null
    output = oX
  -> State: 48.19 <-
    input = iC
    output = null
  -> State: 48.20 <-
    state = s41
    input = null
    output = oY
  -> State: 48.21 <-
    input = iJ
    output = null
  -> State: 48.22 <-
    state = s43
    input = null
    output = oT
  -> State: 48.23 <-
    input = iC
    output = null
  -> State: 48.24 <-
    state = s25
    input = null
    output = oP
-- specification !(!FALSE U !(!(input = iM) | (TRUE U (output = oZ &  X (TRUE U output = oR)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 49.1 <-
    state = s0
    input = iB
    output = null
  -> State: 49.2 <-
    state = s1
    input = null
    output = oU
  -> State: 49.3 <-
    input = iC
    output = null
  -> State: 49.4 <-
    state = s2
    input = null
    output = oP
  -> State: 49.5 <-
    input = iA
    output = null
  -> State: 49.6 <-
    state = s3
    input = null
    output = oU
  -> State: 49.7 <-
    input = iB
    output = null
  -> State: 49.8 <-
    state = s7
    input = null
    output = oP
  -> State: 49.9 <-
    input = iM
    output = null
  -> State: 49.10 <-
    state = s120
    input = null
    output = oW
  -> State: 49.11 <-
    input = iK
    output = null
  -> State: 49.12 <-
    state = s3
    input = null
    output = oT
  -- Loop starts here
  -> State: 49.13 <-
    input = iH
    output = null
  -> State: 49.14 <-
    state = s4
    input = null
    output = oW
  -> State: 49.15 <-
    input = iB
    output = null
  -> State: 49.16 <-
    state = s16
    input = null
    output = oT
  -> State: 49.17 <-
    input = iE
    output = null
  -> State: 49.18 <-
    state = s21
    input = null
    output = oW
  -> State: 49.19 <-
    input = iO
    output = null
  -> State: 49.20 <-
    state = s2
    input = null
    output = oP
  -> State: 49.21 <-
    input = iA
    output = null
  -> State: 49.22 <-
    state = s3
    input = null
    output = oU
  -> State: 49.23 <-
    input = iH
    output = null
-- specification (!(TRUE U input = iB) | ((!(input = iA) | (!(input = iB) U (((output = oV & !(input = iB)) & !(output = oX)) &  X ((!(input = iB) & !(output = oX)) U output = oP)))) U input = iB))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -- Loop starts here
  -> State: 50.1 <-
    state = s0
    input = iJ
    output = null
  -> State: 50.2 <-
    state = s8
    input = null
    output = oU
  -> State: 50.3 <-
    input = iC
    output = null
  -> State: 50.4 <-
    state = s15
    input = null
    output = oQ
  -> State: 50.5 <-
    input = iM
    output = null
  -> State: 50.6 <-
    state = s17
    input = null
    output = oU
  -> State: 50.7 <-
    input = iA
    output = null
  -> State: 50.8 <-
    state = s27
    input = null
    output = oX
  -> State: 50.9 <-
    input = iE
    output = null
  -> State: 50.10 <-
    state = s51
    input = null
    output = oQ
  -> State: 50.11 <-
    input = iB
    output = null
  -> State: 50.12 <-
    state = s54
    input = null
    output = oT
  -> State: 50.13 <-
    input = iD
    output = null
  -> State: 50.14 <-
    state = s27
    input = null
    output = oX
  -> State: 50.15 <-
    input = iE
    output = null
  -> State: 50.16 <-
    state = s51
    input = null
    output = oQ
  -> State: 50.17 <-
    input = iA
    output = null
  -> State: 50.18 <-
    state = s53
    input = null
    output = oT
  -> State: 50.19 <-
    input = iA
    output = null
  -> State: 50.20 <-
    state = s8
    input = null
    output = oT
  -> State: 50.21 <-
    input = iC
    output = null
  -> State: 50.22 <-
    state = s15
    input = null
    output = oQ
  -> State: 50.23 <-
    input = iM
    output = null
  -> State: 50.24 <-
    state = s17
    input = null
    output = oU
  -> State: 50.25 <-
    input = iE
    output = null
  -> State: 50.26 <-
    state = s19
    input = null
    output = oY
  -> State: 50.27 <-
    input = iD
    output = null
  -> State: 50.28 <-
    state = s47
    input = null
    output = oS
  -> State: 50.29 <-
    input = iI
    output = null
  -> State: 50.30 <-
    state = s0
    input = null
    output = oW
  -> State: 50.31 <-
    input = iJ
    output = null
-- specification (!(!FALSE U !(!(input = iH))) | (!(input = iH) U (input = iH & (!(TRUE U (output = oZ &  X (TRUE U output = oX))) | (!(output = oZ) U input = iN)))))  is true
-- specification (!(TRUE U (output = oQ &  X (TRUE U output = oS))) | (!(output = oQ) U input = iI))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 51.1 <-
    state = s0
    input = iB
    output = null
  -> State: 51.2 <-
    state = s1
    input = null
    output = oU
  -> State: 51.3 <-
    input = iC
    output = null
  -> State: 51.4 <-
    state = s2
    input = null
    output = oP
  -> State: 51.5 <-
    input = iA
    output = null
  -> State: 51.6 <-
    state = s3
    input = null
    output = oU
  -> State: 51.7 <-
    input = iB
    output = null
  -> State: 51.8 <-
    state = s7
    input = null
    output = oP
  -> State: 51.9 <-
    input = iG
    output = null
  -> State: 51.10 <-
    state = s28
    input = null
    output = oW
  -> State: 51.11 <-
    input = iH
    output = null
  -> State: 51.12 <-
    state = s23
    input = null
    output = oQ
  -> State: 51.13 <-
    input = iF
    output = null
  -> State: 51.14 <-
    state = s57
    input = null
    output = oS
  -> State: 51.15 <-
    input = iB
    output = null
  -> State: 51.16 <-
    state = s58
    input = null
    output = oT
  -> State: 51.17 <-
    input = iE
    output = null
  -- Loop starts here
  -> State: 51.18 <-
    state = s65
    input = null
    output = oP
  -> State: 51.19 <-
    input = iF
    output = null
  -> State: 51.20 <-
    input = null
    output = oP
-- specification !(!FALSE U !(!(input = iI & (TRUE U output = oT)) | ((!(input = iK) | (!(output = oT) U (((output = oX & !(output = oT)) & !(output = oU)) &  X ((!(output = oT) & !(output = oU)) U output = oZ)))) U output = oT)))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 52.1 <-
    state = s0
    input = iB
    output = null
  -> State: 52.2 <-
    state = s1
    input = null
    output = oU
  -> State: 52.3 <-
    input = iC
    output = null
  -> State: 52.4 <-
    state = s2
    input = null
    output = oP
  -> State: 52.5 <-
    input = iA
    output = null
  -> State: 52.6 <-
    state = s3
    input = null
    output = oU
  -> State: 52.7 <-
    input = iH
    output = null
  -> State: 52.8 <-
    state = s4
    input = null
    output = oW
  -> State: 52.9 <-
    input = iB
    output = null
  -> State: 52.10 <-
    state = s16
    input = null
    output = oT
  -> State: 52.11 <-
    input = iH
    output = null
  -> State: 52.12 <-
    state = s11
    input = null
    output = oS
  -> State: 52.13 <-
    input = iI
    output = null
  -> State: 52.14 <-
    state = s29
    input = null
    output = oS
  -> State: 52.15 <-
    input = iK
    output = null
  -> State: 52.16 <-
    state = s11
    input = null
    output = oQ
  -- Loop starts here
  -> State: 52.17 <-
    input = iH
    output = null
  -> State: 52.18 <-
    state = s67
    input = null
    output = oQ
  -> State: 52.19 <-
    input = iD
    output = null
  -> State: 52.20 <-
    state = s11
    input = null
    output = oT
  -- Loop starts here
  -> State: 52.21 <-
    input = iH
    output = null
  -> State: 52.22 <-
    state = s67
    input = null
    output = oQ
  -> State: 52.23 <-
    input = iD
    output = null
  -> State: 52.24 <-
    state = s11
    input = null
    output = oT
  -> State: 52.25 <-
    input = iH
    output = null
-- specification !(!FALSE U !(!((output = oX & !(output = oT)) & (TRUE U output = oT)) | (!(output = oY) U (output = oV | output = oT))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 53.1 <-
    state = s0
    input = iB
    output = null
  -> State: 53.2 <-
    state = s1
    input = null
    output = oU
  -> State: 53.3 <-
    input = iC
    output = null
  -> State: 53.4 <-
    state = s2
    input = null
    output = oP
  -> State: 53.5 <-
    input = iA
    output = null
  -> State: 53.6 <-
    state = s3
    input = null
    output = oU
  -> State: 53.7 <-
    input = iH
    output = null
  -> State: 53.8 <-
    state = s4
    input = null
    output = oW
  -> State: 53.9 <-
    input = iK
    output = null
  -> State: 53.10 <-
    state = s39
    input = null
    output = oU
  -> State: 53.11 <-
    input = iF
    output = null
  -> State: 53.12 <-
    state = s77
    input = null
    output = oV
  -> State: 53.13 <-
    input = iO
    output = null
  -> State: 53.14 <-
    state = s78
    input = null
    output = oX
  -> State: 53.15 <-
    input = iD
    output = null
  -> State: 53.16 <-
    state = s92
    input = null
    output = oU
  -> State: 53.17 <-
    input = iB
    output = null
  -> State: 53.18 <-
    state = s93
    input = null
    output = oY
  -> State: 53.19 <-
    input = iE
    output = null
  -> State: 53.20 <-
    state = s11
    input = null
    output = oV
  -- Loop starts here
  -> State: 53.21 <-
    input = iH
    output = null
  -> State: 53.22 <-
    state = s67
    input = null
    output = oQ
  -> State: 53.23 <-
    input = iD
    output = null
  -> State: 53.24 <-
    state = s11
    input = null
    output = oT
  -- Loop starts here
  -> State: 53.25 <-
    input = iH
    output = null
  -> State: 53.26 <-
    state = s67
    input = null
    output = oQ
  -> State: 53.27 <-
    input = iD
    output = null
  -> State: 53.28 <-
    state = s11
    input = null
    output = oT
  -> State: 53.29 <-
    input = iH
    output = null
-- specification !(!FALSE U !(!(input = iL & (TRUE U output = oU)) | (!(output = oR) U (output = oU | ((output = oV & !(output = oR)) &  X (!(output = oR) U input = iF))))))  is true
-- specification !(!(input = iE) U !(!(output = oR) | input = iE))  is true
-- specification (!(TRUE U output = oU) | ((!(input = iC) | (!(output = oU) U (((output = oR & !(output = oU)) & !(output = oV)) &  X ((!(output = oU) & !(output = oV)) U output = oW)))) U output = oU))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 54.1 <-
    state = s0
    input = iK
    output = null
  -> State: 54.2 <-
    state = s13
    input = null
    output = oQ
  -> State: 54.3 <-
    input = iH
    output = null
  -> State: 54.4 <-
    state = s14
    input = null
    output = oP
  -> State: 54.5 <-
    input = iA
    output = null
  -> State: 54.6 <-
    state = s25
    input = null
    output = oT
  -> State: 54.7 <-
    input = iM
    output = null
  -> State: 54.8 <-
    state = s11
    input = null
    output = oX
  -> State: 54.9 <-
    input = iC
    output = null
  -> State: 54.10 <-
    state = s65
    input = null
    output = oV
  -> State: 54.11 <-
    input = iO
    output = null
  -> State: 54.12 <-
    state = s25
    input = null
    output = oU
  -- Loop starts here
  -> State: 54.13 <-
    input = iC
    output = null
  -> State: 54.14 <-
    state = s41
    input = null
    output = oY
  -> State: 54.15 <-
    input = iH
    output = null
  -> State: 54.16 <-
    state = s25
    input = null
    output = oX
  -> State: 54.17 <-
    input = iM
    output = null
  -> State: 54.18 <-
    state = s11
    input = null
    output = oX
  -> State: 54.19 <-
    input = iG
    output = null
  -> State: 54.20 <-
    state = s12
    input = null
    output = oU
  -> State: 54.21 <-
    input = iF
    output = null
  -> State: 54.22 <-
    state = s25
    input = null
    output = oX
  -> State: 54.23 <-
    input = iC
    output = null
-- specification !(!FALSE U !(!((input = iE & !(output = oP)) & (TRUE U output = oP)) | (!(output = oR) U (input = iG | output = oP))))  is true
-- specification !(!FALSE U !(!(input = iC) | (TRUE U ((output = oT & !(output = oV)) &  X (!(output = oV) U output = oY)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 55.1 <-
    state = s0
    input = iB
    output = null
  -> State: 55.2 <-
    state = s1
    input = null
    output = oU
  -> State: 55.3 <-
    input = iC
    output = null
  -> State: 55.4 <-
    state = s2
    input = null
    output = oP
  -> State: 55.5 <-
    input = iA
    output = null
  -> State: 55.6 <-
    state = s3
    input = null
    output = oU
  -> State: 55.7 <-
    input = iH
    output = null
  -> State: 55.8 <-
    state = s4
    input = null
    output = oW
  -> State: 55.9 <-
    input = iK
    output = null
  -> State: 55.10 <-
    state = s39
    input = null
    output = oU
  -> State: 55.11 <-
    input = iF
    output = null
  -> State: 55.12 <-
    state = s77
    input = null
    output = oV
  -> State: 55.13 <-
    input = iO
    output = null
  -> State: 55.14 <-
    state = s78
    input = null
    output = oX
  -> State: 55.15 <-
    input = iL
    output = null
  -> State: 55.16 <-
    state = s80
    input = null
    output = oT
  -> State: 55.17 <-
    input = iC
    output = null
  -> State: 55.18 <-
    state = s105
    input = null
    output = oP
  -> State: 55.19 <-
    input = iG
    output = null
  -> State: 55.20 <-
    state = s41
    input = null
    output = oW
  -> State: 55.21 <-
    input = iH
    output = null
  -- Loop starts here
  -> State: 55.22 <-
    state = s25
    input = null
    output = oX
  -> State: 55.23 <-
    input = iM
    output = null
  -> State: 55.24 <-
    state = s11
    input = null
    output = oX
  -> State: 55.25 <-
    input = iG
    output = null
  -> State: 55.26 <-
    state = s12
    input = null
    output = oU
  -> State: 55.27 <-
    input = iF
    output = null
  -> State: 55.28 <-
    state = s25
    input = null
    output = oX
-- specification !(!FALSE U !(input = iG & (!(!(input = iC)) | !(!(input = iB | input = iC) U !(!(output = oY) | (input = iB | input = iC))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -- Loop starts here
  -> State: 56.1 <-
    state = s0
    input = iJ
    output = null
  -> State: 56.2 <-
    state = s8
    input = null
    output = oU
  -> State: 56.3 <-
    input = iF
    output = null
  -> State: 56.4 <-
    state = s39
    input = null
    output = oQ
  -> State: 56.5 <-
    input = iF
    output = null
  -> State: 56.6 <-
    state = s77
    input = null
    output = oV
  -> State: 56.7 <-
    input = iM
    output = null
  -> State: 56.8 <-
    state = s79
    input = null
    output = oY
  -> State: 56.9 <-
    input = iD
    output = null
  -> State: 56.10 <-
    state = s81
    input = null
    output = oP
  -> State: 56.11 <-
    input = iI
    output = null
  -> State: 56.12 <-
    state = s40
    input = null
    output = oP
  -> State: 56.13 <-
    input = iE
    output = null
  -> State: 56.14 <-
    state = s42
    input = null
    output = oS
  -> State: 56.15 <-
    input = iB
    output = null
  -> State: 56.16 <-
    state = s71
    input = null
    output = oX
  -> State: 56.17 <-
    input = iJ
    output = null
  -> State: 56.18 <-
    state = s52
    input = null
    output = oV
  -> State: 56.19 <-
    input = iD
    output = null
  -> State: 56.20 <-
    state = s10
    input = null
    output = oV
  -> State: 56.21 <-
    input = iC
    output = null
  -> State: 56.22 <-
    state = s95
    input = null
    output = oT
  -> State: 56.23 <-
    input = iF
    output = null
  -> State: 56.24 <-
    state = s97
    input = null
    output = oW
  -> State: 56.25 <-
    input = iA
    output = null
  -> State: 56.26 <-
    state = s98
    input = null
    output = oV
  -> State: 56.27 <-
    input = iO
    output = null
  -> State: 56.28 <-
    state = s99
    input = null
    output = oU
  -> State: 56.29 <-
    input = iB
    output = null
  -> State: 56.30 <-
    state = s8
    input = null
    output = oS
  -> State: 56.31 <-
    input = iC
    output = null
  -> State: 56.32 <-
    state = s15
    input = null
    output = oQ
  -> State: 56.33 <-
    input = iM
    output = null
  -> State: 56.34 <-
    state = s17
    input = null
    output = oU
  -> State: 56.35 <-
    input = iE
    output = null
  -> State: 56.36 <-
    state = s19
    input = null
    output = oY
  -> State: 56.37 <-
    input = iD
    output = null
  -> State: 56.38 <-
    state = s47
    input = null
    output = oS
  -> State: 56.39 <-
    input = iI
    output = null
  -> State: 56.40 <-
    state = s0
    input = null
    output = oW
  -> State: 56.41 <-
    input = iJ
    output = null
-- specification (!(!FALSE U !(!(input = iK))) | (!(input = iK) U (input = iK & (!(TRUE U output = oW) | (!(output = oW) U ((output = oT & !(output = oW)) &  X (!(output = oW) U output = oY)))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 57.1 <-
    state = s0
    input = iK
    output = null
  -> State: 57.2 <-
    state = s13
    input = null
    output = oQ
  -> State: 57.3 <-
    input = iH
    output = null
  -> State: 57.4 <-
    state = s14
    input = null
    output = oP
  -> State: 57.5 <-
    input = iA
    output = null
  -> State: 57.6 <-
    state = s25
    input = null
    output = oT
  -> State: 57.7 <-
    input = iM
    output = null
  -> State: 57.8 <-
    state = s11
    input = null
    output = oX
  -> State: 57.9 <-
    input = iG
    output = null
  -> State: 57.10 <-
    state = s12
    input = null
    output = oU
  -> State: 57.11 <-
    input = iJ
    output = null
  -> State: 57.12 <-
    state = s11
    input = null
    output = oW
  -> State: 57.13 <-
    input = iI
    output = null
  -> State: 57.14 <-
    state = s29
    input = null
    output = oS
  -> State: 57.15 <-
    input = iK
    output = null
  -> State: 57.16 <-
    state = s11
    input = null
    output = oQ
  -- Loop starts here
  -> State: 57.17 <-
    input = iH
    output = null
  -> State: 57.18 <-
    state = s67
    input = null
    output = oQ
  -> State: 57.19 <-
    input = iD
    output = null
  -> State: 57.20 <-
    state = s11
    input = null
    output = oT
  -> State: 57.21 <-
    input = iH
    output = null
  -> State: 57.22 <-
    state = s67
    input = null
    output = oQ
  -> State: 57.23 <-
    input = iJ
    output = null
  -> State: 57.24 <-
    state = s11
    input = null
    output = oY
  -> State: 57.25 <-
    input = iG
    output = null
  -> State: 57.26 <-
    state = s12
    input = null
    output = oU
  -> State: 57.27 <-
    input = iJ
    output = null
  -> State: 57.28 <-
    state = s11
    input = null
    output = oW
  -- Loop starts here
  -> State: 57.29 <-
    input = iH
    output = null
  -> State: 57.30 <-
    state = s67
    input = null
    output = oQ
  -> State: 57.31 <-
    input = iD
    output = null
  -> State: 57.32 <-
    state = s11
    input = null
    output = oT
  -> State: 57.33 <-
    input = iH
    output = null
  -> State: 57.34 <-
    state = s67
    input = null
    output = oQ
  -> State: 57.35 <-
    input = iJ
    output = null
  -> State: 57.36 <-
    state = s11
    input = null
    output = oY
  -> State: 57.37 <-
    input = iG
    output = null
  -> State: 57.38 <-
    state = s12
    input = null
    output = oU
  -> State: 57.39 <-
    input = iJ
    output = null
  -> State: 57.40 <-
    state = s11
    input = null
    output = oW
  -> State: 57.41 <-
    input = iH
    output = null
-- specification (!(!FALSE U !(!(input = iD))) | (!(input = iD) U (input = iD & (!(TRUE U (output = oW &  X (TRUE U output = oZ))) | (!(output = oW) U input = iG)))))  is true
-- specification !(!FALSE U !(!(input = iC & (TRUE U input = iN)) | ((!(input = iE) | (!(input = iN) U ((output = oS & !(input = iN)) &  X (!(input = iN) U output = oR)))) U input = iN)))  is true
-- specification !(!FALSE U !(!(input = iH) | (TRUE U (output = oR &  X (TRUE U output = oW)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 58.1 <-
    state = s0
    input = iB
    output = null
  -> State: 58.2 <-
    state = s1
    input = null
    output = oU
  -> State: 58.3 <-
    input = iC
    output = null
  -> State: 58.4 <-
    state = s2
    input = null
    output = oP
  -> State: 58.5 <-
    input = iA
    output = null
  -> State: 58.6 <-
    state = s3
    input = null
    output = oU
  -> State: 58.7 <-
    input = iH
    output = null
  -> State: 58.8 <-
    state = s4
    input = null
    output = oW
  -> State: 58.9 <-
    input = iB
    output = null
  -> State: 58.10 <-
    state = s16
    input = null
    output = oT
  -> State: 58.11 <-
    input = iG
    output = null
  -> State: 58.12 <-
    state = s45
    input = null
    output = oU
  -> State: 58.13 <-
    input = iD
    output = null
  -- Loop starts here
  -> State: 58.14 <-
    state = s41
    input = null
    output = oY
  -> State: 58.15 <-
    input = iJ
    output = null
  -> State: 58.16 <-
    state = s43
    input = null
    output = oT
  -> State: 58.17 <-
    input = iC
    output = null
  -> State: 58.18 <-
    state = s25
    input = null
    output = oP
  -> State: 58.19 <-
    input = iC
    output = null
  -> State: 58.20 <-
    state = s41
    input = null
    output = oY
-- specification !(!FALSE U !(output = oT & (!(!(output = oY)) | !(!(input = iA | output = oY) U !(!(output = oZ) | (input = iA | output = oY))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -- Loop starts here
  -> State: 59.1 <-
    state = s0
    input = iB
    output = null
  -> State: 59.2 <-
    state = s1
    input = null
    output = oU
  -> State: 59.3 <-
    input = iC
    output = null
  -> State: 59.4 <-
    state = s2
    input = null
    output = oP
  -> State: 59.5 <-
    input = iA
    output = null
  -> State: 59.6 <-
    state = s3
    input = null
    output = oU
  -> State: 59.7 <-
    input = iH
    output = null
  -> State: 59.8 <-
    state = s4
    input = null
    output = oW
  -> State: 59.9 <-
    input = iG
    output = null
  -> State: 59.10 <-
    state = s5
    input = null
    output = oU
  -> State: 59.11 <-
    input = iJ
    output = null
  -> State: 59.12 <-
    state = s9
    input = null
    output = oX
  -> State: 59.13 <-
    input = iF
    output = null
  -> State: 59.14 <-
    state = s8
    input = null
    output = oT
  -> State: 59.15 <-
    input = iC
    output = null
  -> State: 59.16 <-
    state = s15
    input = null
    output = oQ
  -> State: 59.17 <-
    input = iM
    output = null
  -> State: 59.18 <-
    state = s17
    input = null
    output = oU
  -> State: 59.19 <-
    input = iE
    output = null
  -> State: 59.20 <-
    state = s19
    input = null
    output = oY
  -> State: 59.21 <-
    input = iD
    output = null
  -> State: 59.22 <-
    state = s47
    input = null
    output = oS
  -> State: 59.23 <-
    input = iI
    output = null
  -> State: 59.24 <-
    state = s0
    input = null
    output = oW
  -> State: 59.25 <-
    input = iB
    output = null
-- specification !(!FALSE U !(!(input = iL & (TRUE U output = oU)) | (!((output = oS & !(output = oU)) &  X (!(output = oU) U (output = oW & !(output = oU)))) U (output = oU | input = iK))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 60.1 <-
    state = s0
    input = iB
    output = null
  -> State: 60.2 <-
    state = s1
    input = null
    output = oU
  -> State: 60.3 <-
    input = iC
    output = null
  -> State: 60.4 <-
    state = s2
    input = null
    output = oP
  -> State: 60.5 <-
    input = iA
    output = null
  -> State: 60.6 <-
    state = s3
    input = null
    output = oU
  -> State: 60.7 <-
    input = iH
    output = null
  -> State: 60.8 <-
    state = s4
    input = null
    output = oW
  -> State: 60.9 <-
    input = iK
    output = null
  -> State: 60.10 <-
    state = s39
    input = null
    output = oU
  -> State: 60.11 <-
    input = iF
    output = null
  -> State: 60.12 <-
    state = s77
    input = null
    output = oV
  -> State: 60.13 <-
    input = iL
    output = null
  -> State: 60.14 <-
    state = s22
    input = null
    output = oS
  -> State: 60.15 <-
    input = iF
    output = null
  -> State: 60.16 <-
    state = s24
    input = null
    output = oV
  -> State: 60.17 <-
    input = iO
    output = null
  -> State: 60.18 <-
    state = s26
    input = null
    output = oW
  -> State: 60.19 <-
    input = iC
    output = null
  -> State: 60.20 <-
    state = s36
    input = null
    output = oW
  -> State: 60.21 <-
    input = iG
    output = null
  -> State: 60.22 <-
    state = s65
    input = null
    output = oP
  -> State: 60.23 <-
    input = iO
    output = null
  -> State: 60.24 <-
    state = s25
    input = null
    output = oU
  -- Loop starts here
  -> State: 60.25 <-
    input = iC
    output = null
  -> State: 60.26 <-
    state = s41
    input = null
    output = oY
  -> State: 60.27 <-
    input = iH
    output = null
  -> State: 60.28 <-
    state = s25
    input = null
    output = oX
  -> State: 60.29 <-
    input = iM
    output = null
  -> State: 60.30 <-
    state = s11
    input = null
    output = oX
  -> State: 60.31 <-
    input = iG
    output = null
  -> State: 60.32 <-
    state = s12
    input = null
    output = oU
  -> State: 60.33 <-
    input = iF
    output = null
  -> State: 60.34 <-
    state = s25
    input = null
    output = oX
  -> State: 60.35 <-
    input = iC
    output = null
-- specification !(!FALSE U !(!(output = oW) | !(!FALSE U !(!(input = iO) | (output = oZ &  X (TRUE U output = oT))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 61.1 <-
    state = s0
    input = iB
    output = null
  -> State: 61.2 <-
    state = s1
    input = null
    output = oU
  -> State: 61.3 <-
    input = iC
    output = null
  -> State: 61.4 <-
    state = s2
    input = null
    output = oP
  -> State: 61.5 <-
    input = iA
    output = null
  -> State: 61.6 <-
    state = s3
    input = null
    output = oU
  -> State: 61.7 <-
    input = iH
    output = null
  -> State: 61.8 <-
    state = s4
    input = null
    output = oW
  -> State: 61.9 <-
    input = iK
    output = null
  -> State: 61.10 <-
    state = s39
    input = null
    output = oU
  -> State: 61.11 <-
    input = iF
    output = null
  -> State: 61.12 <-
    state = s77
    input = null
    output = oV
  -> State: 61.13 <-
    input = iO
    output = null
  -> State: 61.14 <-
    state = s78
    input = null
    output = oX
  -> State: 61.15 <-
    input = iD
    output = null
  -> State: 61.16 <-
    state = s92
    input = null
    output = oU
  -> State: 61.17 <-
    input = iB
    output = null
  -> State: 61.18 <-
    state = s93
    input = null
    output = oY
  -> State: 61.19 <-
    input = iE
    output = null
  -- Loop starts here
  -> State: 61.20 <-
    state = s11
    input = null
    output = oV
  -> State: 61.21 <-
    input = iC
    output = null
  -> State: 61.22 <-
    state = s65
    input = null
    output = oV
  -> State: 61.23 <-
    input = iD
    output = null
  -> State: 61.24 <-
    state = s11
    input = null
    output = oV
-- specification !(!FALSE U !(output = oR & (!(!(input = iO)) | !(!(input = iN | input = iO) U !(!(output = oQ) | (input = iN | input = iO))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 62.1 <-
    state = s0
    input = iB
    output = null
  -> State: 62.2 <-
    state = s1
    input = null
    output = oU
  -> State: 62.3 <-
    input = iC
    output = null
  -> State: 62.4 <-
    state = s2
    input = null
    output = oP
  -> State: 62.5 <-
    input = iA
    output = null
  -> State: 62.6 <-
    state = s3
    input = null
    output = oU
  -> State: 62.7 <-
    input = iB
    output = null
  -> State: 62.8 <-
    state = s7
    input = null
    output = oP
  -> State: 62.9 <-
    input = iG
    output = null
  -> State: 62.10 <-
    state = s28
    input = null
    output = oW
  -> State: 62.11 <-
    input = iH
    output = null
  -> State: 62.12 <-
    state = s23
    input = null
    output = oQ
  -> State: 62.13 <-
    input = iF
    output = null
  -> State: 62.14 <-
    state = s57
    input = null
    output = oS
  -> State: 62.15 <-
    input = iB
    output = null
  -> State: 62.16 <-
    state = s58
    input = null
    output = oT
  -> State: 62.17 <-
    input = iG
    output = null
  -> State: 62.18 <-
    state = s41
    input = null
    output = oW
  -- Loop starts here
  -> State: 62.19 <-
    input = iH
    output = null
  -> State: 62.20 <-
    state = s25
    input = null
    output = oX
  -> State: 62.21 <-
    input = iC
    output = null
  -> State: 62.22 <-
    state = s41
    input = null
    output = oY
  -> State: 62.23 <-
    input = iH
    output = null
-- specification !(!FALSE U !(!(input = iN) | (TRUE U output = oY)))  is true
-- specification !(!FALSE U !(!(output = oY & (TRUE U output = oU)) | (!(output = oZ) U (output = oU | ((input = iO & !(output = oZ)) &  X (!(output = oZ) U output = oR))))))  is true
-- specification (!(TRUE U (output = oS &  X (TRUE U output = oX))) | (!(output = oS) U output = oZ))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 63.1 <-
    state = s0
    input = iB
    output = null
  -> State: 63.2 <-
    state = s1
    input = null
    output = oU
  -> State: 63.3 <-
    input = iC
    output = null
  -> State: 63.4 <-
    state = s2
    input = null
    output = oP
  -> State: 63.5 <-
    input = iA
    output = null
  -> State: 63.6 <-
    state = s3
    input = null
    output = oU
  -> State: 63.7 <-
    input = iH
    output = null
  -> State: 63.8 <-
    state = s4
    input = null
    output = oW
  -> State: 63.9 <-
    input = iB
    output = null
  -> State: 63.10 <-
    state = s16
    input = null
    output = oT
  -> State: 63.11 <-
    input = iH
    output = null
  -> State: 63.12 <-
    state = s11
    input = null
    output = oS
  -> State: 63.13 <-
    input = iG
    output = null
  -> State: 63.14 <-
    state = s12
    input = null
    output = oU
  -> State: 63.15 <-
    input = iF
    output = null
  -> State: 63.16 <-
    state = s25
    input = null
    output = oX
  -- Loop starts here
  -> State: 63.17 <-
    input = iC
    output = null
  -> State: 63.18 <-
    state = s41
    input = null
    output = oY
  -> State: 63.19 <-
    input = iJ
    output = null
  -> State: 63.20 <-
    state = s43
    input = null
    output = oT
  -> State: 63.21 <-
    input = iF
    output = null
  -> State: 63.22 <-
    state = s13
    input = null
    output = oS
  -> State: 63.23 <-
    input = iH
    output = null
  -> State: 63.24 <-
    state = s14
    input = null
    output = oP
  -> State: 63.25 <-
    input = iA
    output = null
  -> State: 63.26 <-
    state = s25
    input = null
    output = oT
  -> State: 63.27 <-
    input = iM
    output = null
  -> State: 63.28 <-
    state = s11
    input = null
    output = oX
  -> State: 63.29 <-
    input = iG
    output = null
  -> State: 63.30 <-
    state = s12
    input = null
    output = oU
  -> State: 63.31 <-
    input = iF
    output = null
  -> State: 63.32 <-
    state = s25
    input = null
    output = oX
  -> State: 63.33 <-
    input = iC
    output = null
-- specification !(!FALSE U !(input = iN & (!( X (TRUE U input = iL)) |  X (TRUE U (input = iL & (TRUE U output = oW))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 64.1 <-
    state = s0
    input = iB
    output = null
  -> State: 64.2 <-
    state = s1
    input = null
    output = oU
  -> State: 64.3 <-
    input = iC
    output = null
  -> State: 64.4 <-
    state = s2
    input = null
    output = oP
  -> State: 64.5 <-
    input = iA
    output = null
  -> State: 64.6 <-
    state = s3
    input = null
    output = oU
  -> State: 64.7 <-
    input = iH
    output = null
  -> State: 64.8 <-
    state = s4
    input = null
    output = oW
  -> State: 64.9 <-
    input = iK
    output = null
  -> State: 64.10 <-
    state = s39
    input = null
    output = oU
  -> State: 64.11 <-
    input = iF
    output = null
  -> State: 64.12 <-
    state = s77
    input = null
    output = oV
  -> State: 64.13 <-
    input = iL
    output = null
  -- Loop starts here
  -> State: 64.14 <-
    state = s22
    input = null
    output = oS
  -> State: 64.15 <-
    input = iG
    output = null
  -> State: 64.16 <-
    state = s30
    input = null
    output = oU
  -> State: 64.17 <-
    input = iE
    output = null
  -> State: 64.18 <-
    state = s107
    input = null
    output = oV
  -> State: 64.19 <-
    input = iI
    output = null
  -> State: 64.20 <-
    state = s108
    input = null
    output = oU
  -> State: 64.21 <-
    input = iM
    output = null
  -> State: 64.22 <-
    state = s22
    input = null
    output = oS
-- specification !(!FALSE U !(!(input = iM & (TRUE U input = iN)) | ((!(input = iA) | (!(input = iN) U (((output = oR & !(input = iN)) & !(output = oT)) &  X ((!(input = iN) & !(output = oT)) U output = oX)))) U input = iN)))  is true
-- specification !(!FALSE U !(!(output = oP) | !(!FALSE U !(input = iA & (!( X (TRUE U input = iN)) |  X (!(input = iN) U (input = iN & (TRUE U output = oZ))))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 65.1 <-
    state = s0
    input = iB
    output = null
  -> State: 65.2 <-
    state = s1
    input = null
    output = oU
  -> State: 65.3 <-
    input = iC
    output = null
  -> State: 65.4 <-
    state = s2
    input = null
    output = oP
  -> State: 65.5 <-
    input = iA
    output = null
  -> State: 65.6 <-
    state = s3
    input = null
    output = oU
  -- Loop starts here
  -> State: 65.7 <-
    input = iH
    output = null
  -> State: 65.8 <-
    state = s4
    input = null
    output = oW
  -> State: 65.9 <-
    input = iB
    output = null
  -> State: 65.10 <-
    state = s16
    input = null
    output = oT
  -> State: 65.11 <-
    input = iD
    output = null
  -> State: 65.12 <-
    state = s96
    input = null
    output = oW
  -> State: 65.13 <-
    input = iF
    output = null
  -> State: 65.14 <-
    state = s95
    input = null
    output = oY
  -> State: 65.15 <-
    input = iF
    output = null
  -> State: 65.16 <-
    state = s97
    input = null
    output = oW
  -> State: 65.17 <-
    input = iI
    output = null
  -> State: 65.18 <-
    state = s32
    input = null
    output = oU
  -> State: 65.19 <-
    input = iL
    output = null
  -> State: 65.20 <-
    state = s3
    input = null
    output = oQ
  -> State: 65.21 <-
    input = iH
    output = null
-- specification !(!FALSE U !(!(input = iD) | (TRUE U (output = oZ &  X (TRUE U output = oV)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -- Loop starts here
  -> State: 66.1 <-
    state = s0
    input = iB
    output = null
  -> State: 66.2 <-
    state = s1
    input = null
    output = oU
  -> State: 66.3 <-
    input = iC
    output = null
  -> State: 66.4 <-
    state = s2
    input = null
    output = oP
  -> State: 66.5 <-
    input = iA
    output = null
  -> State: 66.6 <-
    state = s3
    input = null
    output = oU
  -> State: 66.7 <-
    input = iH
    output = null
  -> State: 66.8 <-
    state = s4
    input = null
    output = oW
  -> State: 66.9 <-
    input = iB
    output = null
  -> State: 66.10 <-
    state = s16
    input = null
    output = oT
  -> State: 66.11 <-
    input = iD
    output = null
  -> State: 66.12 <-
    state = s96
    input = null
    output = oW
  -> State: 66.13 <-
    input = iF
    output = null
  -> State: 66.14 <-
    state = s95
    input = null
    output = oY
  -> State: 66.15 <-
    input = iF
    output = null
  -> State: 66.16 <-
    state = s97
    input = null
    output = oW
  -> State: 66.17 <-
    input = iI
    output = null
  -> State: 66.18 <-
    state = s32
    input = null
    output = oU
  -> State: 66.19 <-
    input = iL
    output = null
  -> State: 66.20 <-
    state = s3
    input = null
    output = oQ
  -> State: 66.21 <-
    input = iH
    output = null
  -> State: 66.22 <-
    state = s4
    input = null
    output = oW
  -> State: 66.23 <-
    input = iG
    output = null
  -> State: 66.24 <-
    state = s5
    input = null
    output = oU
  -> State: 66.25 <-
    input = iJ
    output = null
  -> State: 66.26 <-
    state = s9
    input = null
    output = oX
  -> State: 66.27 <-
    input = iF
    output = null
  -> State: 66.28 <-
    state = s8
    input = null
    output = oT
  -> State: 66.29 <-
    input = iC
    output = null
  -> State: 66.30 <-
    state = s15
    input = null
    output = oQ
  -> State: 66.31 <-
    input = iM
    output = null
  -> State: 66.32 <-
    state = s17
    input = null
    output = oU
  -> State: 66.33 <-
    input = iE
    output = null
  -> State: 66.34 <-
    state = s19
    input = null
    output = oY
  -> State: 66.35 <-
    input = iD
    output = null
  -> State: 66.36 <-
    state = s47
    input = null
    output = oS
  -> State: 66.37 <-
    input = iI
    output = null
  -> State: 66.38 <-
    state = s0
    input = null
    output = oW
  -> State: 66.39 <-
    input = iB
    output = null
-- specification !(!FALSE U !(!(input = iN & (TRUE U output = oX)) | (!(output = oY) U (output = oX | ((input = iF & !(output = oY)) &  X (!(output = oY) U output = oS))))))  is true
-- specification !(!FALSE U !(!(input = iI & (TRUE U input = iJ)) | (!(output = oP) U (input = iJ | ((output = oS & !(output = oP)) &  X (!(output = oP) U input = iM))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 67.1 <-
    state = s0
    input = iJ
    output = null
  -> State: 67.2 <-
    state = s8
    input = null
    output = oU
  -> State: 67.3 <-
    input = iC
    output = null
  -> State: 67.4 <-
    state = s15
    input = null
    output = oQ
  -> State: 67.5 <-
    input = iG
    output = null
  -> State: 67.6 <-
    state = s18
    input = null
    output = oQ
  -> State: 67.7 <-
    input = iG
    output = null
  -> State: 67.8 <-
    state = s59
    input = null
    output = oV
  -> State: 67.9 <-
    input = iJ
    output = null
  -> State: 67.10 <-
    state = s60
    input = null
    output = oU
  -> State: 67.11 <-
    input = iA
    output = null
  -> State: 67.12 <-
    state = s83
    input = null
    output = oY
  -> State: 67.13 <-
    input = iI
    output = null
  -> State: 67.14 <-
    state = s11
    input = null
    output = oW
  -> State: 67.15 <-
    input = iC
    output = null
  -> State: 67.16 <-
    state = s65
    input = null
    output = oV
  -> State: 67.17 <-
    input = iF
    output = null
  -> State: 67.18 <-
    input = null
    output = oP
  -> State: 67.19 <-
    input = iD
    output = null
  -> State: 67.20 <-
    state = s11
    input = null
    output = oV
  -> State: 67.21 <-
    input = iH
    output = null
  -> State: 67.22 <-
    state = s67
    input = null
    output = oQ
  -> State: 67.23 <-
    input = iJ
    output = null
  -> State: 67.24 <-
    state = s11
    input = null
    output = oY
  -> State: 67.25 <-
    input = iH
    output = null
  -> State: 67.26 <-
    state = s67
    input = null
    output = oQ
  -> State: 67.27 <-
    input = iJ
    output = null
  -> State: 67.28 <-
    state = s11
    input = null
    output = oY
  -- Loop starts here
  -> State: 67.29 <-
    input = iH
    output = null
  -> State: 67.30 <-
    state = s67
    input = null
    output = oQ
  -> State: 67.31 <-
    input = iD
    output = null
  -> State: 67.32 <-
    state = s11
    input = null
    output = oT
  -> State: 67.33 <-
    input = iH
    output = null
-- specification !(!(input = iL) U !(!(output = oQ) | input = iL))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 68.1 <-
    state = s0
    input = iB
    output = null
  -> State: 68.2 <-
    state = s1
    input = null
    output = oU
  -> State: 68.3 <-
    input = iC
    output = null
  -> State: 68.4 <-
    state = s2
    input = null
    output = oP
  -> State: 68.5 <-
    input = iA
    output = null
  -> State: 68.6 <-
    state = s3
    input = null
    output = oU
  -> State: 68.7 <-
    input = iB
    output = null
  -> State: 68.8 <-
    state = s7
    input = null
    output = oP
  -> State: 68.9 <-
    input = iG
    output = null
  -> State: 68.10 <-
    state = s28
    input = null
    output = oW
  -> State: 68.11 <-
    input = iH
    output = null
  -> State: 68.12 <-
    state = s23
    input = null
    output = oQ
  -> State: 68.13 <-
    input = iF
    output = null
  -> State: 68.14 <-
    state = s57
    input = null
    output = oS
  -> State: 68.15 <-
    input = iB
    output = null
  -> State: 68.16 <-
    state = s58
    input = null
    output = oT
  -> State: 68.17 <-
    input = iG
    output = null
  -> State: 68.18 <-
    state = s41
    input = null
    output = oW
  -- Loop starts here
  -> State: 68.19 <-
    input = iH
    output = null
  -> State: 68.20 <-
    state = s25
    input = null
    output = oX
  -> State: 68.21 <-
    input = iC
    output = null
  -> State: 68.22 <-
    state = s41
    input = null
    output = oY
  -> State: 68.23 <-
    input = iH
    output = null
-- specification (!(TRUE U input = iL) | ((input = iI & (!( X (!(input = iL) U input = iH)) |  X (!(input = iL) U (input = iH & (TRUE U output = oV))))) U input = iL))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 69.1 <-
    state = s0
    input = iB
    output = null
  -> State: 69.2 <-
    state = s1
    input = null
    output = oU
  -> State: 69.3 <-
    input = iC
    output = null
  -> State: 69.4 <-
    state = s2
    input = null
    output = oP
  -> State: 69.5 <-
    input = iA
    output = null
  -> State: 69.6 <-
    state = s3
    input = null
    output = oU
  -> State: 69.7 <-
    input = iH
    output = null
  -> State: 69.8 <-
    state = s4
    input = null
    output = oW
  -> State: 69.9 <-
    input = iK
    output = null
  -> State: 69.10 <-
    state = s39
    input = null
    output = oU
  -> State: 69.11 <-
    input = iF
    output = null
  -> State: 69.12 <-
    state = s77
    input = null
    output = oV
  -> State: 69.13 <-
    input = iI
    output = null
  -> State: 69.14 <-
    state = s88
    input = null
    output = oX
  -> State: 69.15 <-
    input = iI
    output = null
  -> State: 69.16 <-
    state = s8
    input = null
    output = oS
  -> State: 69.17 <-
    input = iF
    output = null
  -> State: 69.18 <-
    state = s39
    input = null
    output = oQ
  -> State: 69.19 <-
    input = iH
    output = null
  -> State: 69.20 <-
    state = s40
    input = null
    output = oS
  -> State: 69.21 <-
    input = iE
    output = null
  -> State: 69.22 <-
    state = s42
    input = null
    output = oS
  -> State: 69.23 <-
    input = iL
    output = null
  -> State: 69.24 <-
    state = s44
    input = null
    output = oQ
  -> State: 69.25 <-
    input = iL
    output = null
  -> State: 69.26 <-
    state = s46
    input = null
    output = oS
  -> State: 69.27 <-
    input = iL
    output = null
  -> State: 69.28 <-
    state = s14
    input = null
    output = oT
  -> State: 69.29 <-
    input = iA
    output = null
  -> State: 69.30 <-
    state = s25
    input = null
    output = oT
  -- Loop starts here
  -> State: 69.31 <-
    input = iC
    output = null
  -> State: 69.32 <-
    state = s41
    input = null
    output = oY
  -> State: 69.33 <-
    input = iJ
    output = null
  -> State: 69.34 <-
    state = s43
    input = null
    output = oT
  -> State: 69.35 <-
    input = iC
    output = null
  -> State: 69.36 <-
    state = s25
    input = null
    output = oP
  -> State: 69.37 <-
    input = iC
    output = null
-- specification !(!FALSE U !(!(input = iH) | ((!(input = iD) | (!(input = iC) U ((output = oY & !(input = iC)) &  X (!(input = iC) U output = oS)))) U (input = iC | !(!FALSE U !(!(input = iD) | (output = oY &  X (TRUE U output = oS))))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 70.1 <-
    state = s0
    input = iJ
    output = null
  -> State: 70.2 <-
    state = s8
    input = null
    output = oU
  -> State: 70.3 <-
    input = iF
    output = null
  -> State: 70.4 <-
    state = s39
    input = null
    output = oQ
  -> State: 70.5 <-
    input = iF
    output = null
  -> State: 70.6 <-
    state = s77
    input = null
    output = oV
  -> State: 70.7 <-
    input = iO
    output = null
  -> State: 70.8 <-
    state = s78
    input = null
    output = oX
  -> State: 70.9 <-
    input = iD
    output = null
  -> State: 70.10 <-
    state = s92
    input = null
    output = oU
  -> State: 70.11 <-
    input = iB
    output = null
  -> State: 70.12 <-
    state = s93
    input = null
    output = oY
  -> State: 70.13 <-
    input = iE
    output = null
  -> State: 70.14 <-
    state = s11
    input = null
    output = oV
  -> State: 70.15 <-
    input = iI
    output = null
  -> State: 70.16 <-
    state = s29
    input = null
    output = oS
  -> State: 70.17 <-
    input = iM
    output = null
  -> State: 70.18 <-
    state = s25
    input = null
    output = oU
  -> State: 70.19 <-
    input = iC
    output = null
  -> State: 70.20 <-
    state = s41
    input = null
    output = oY
  -> State: 70.21 <-
    input = iH
    output = null
  -> State: 70.22 <-
    state = s25
    input = null
    output = oX
  -> State: 70.23 <-
    input = iM
    output = null
  -> State: 70.24 <-
    state = s11
    input = null
    output = oX
  -> State: 70.25 <-
    input = iH
    output = null
  -> State: 70.26 <-
    state = s67
    input = null
    output = oQ
  -> State: 70.27 <-
    input = iD
    output = null
  -> State: 70.28 <-
    state = s11
    input = null
    output = oT
  -> State: 70.29 <-
    input = iH
    output = null
  -> State: 70.30 <-
    state = s67
    input = null
    output = oQ
  -> State: 70.31 <-
    input = iD
    output = null
  -> State: 70.32 <-
    state = s11
    input = null
    output = oT
  -> State: 70.33 <-
    input = iC
    output = null
  -> State: 70.34 <-
    state = s65
    input = null
    output = oV
  -- Loop starts here
  -> State: 70.35 <-
    input = iF
    output = null
  -> State: 70.36 <-
    input = null
    output = oP
  -> State: 70.37 <-
    input = iF
    output = null
-- specification !(!FALSE U !(!((input = iH & !(input = iI)) & (TRUE U input = iI)) | (!(output = oY) U (input = iB | input = iI))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 71.1 <-
    state = s0
    input = iB
    output = null
  -> State: 71.2 <-
    state = s1
    input = null
    output = oU
  -> State: 71.3 <-
    input = iC
    output = null
  -> State: 71.4 <-
    state = s2
    input = null
    output = oP
  -> State: 71.5 <-
    input = iA
    output = null
  -> State: 71.6 <-
    state = s3
    input = null
    output = oU
  -> State: 71.7 <-
    input = iH
    output = null
  -> State: 71.8 <-
    state = s4
    input = null
    output = oW
  -> State: 71.9 <-
    input = iK
    output = null
  -> State: 71.10 <-
    state = s39
    input = null
    output = oU
  -> State: 71.11 <-
    input = iF
    output = null
  -> State: 71.12 <-
    state = s77
    input = null
    output = oV
  -> State: 71.13 <-
    input = iM
    output = null
  -> State: 71.14 <-
    state = s79
    input = null
    output = oY
  -> State: 71.15 <-
    input = iD
    output = null
  -> State: 71.16 <-
    state = s81
    input = null
    output = oP
  -> State: 71.17 <-
    input = iI
    output = null
  -> State: 71.18 <-
    state = s40
    input = null
    output = oP
  -> State: 71.19 <-
    input = iE
    output = null
  -> State: 71.20 <-
    state = s42
    input = null
    output = oS
  -> State: 71.21 <-
    input = iL
    output = null
  -> State: 71.22 <-
    state = s44
    input = null
    output = oQ
  -> State: 71.23 <-
    input = iL
    output = null
  -> State: 71.24 <-
    state = s46
    input = null
    output = oS
  -> State: 71.25 <-
    input = iK
    output = null
  -- Loop starts here
  -> State: 71.26 <-
    state = s13
    input = null
    output = oS
  -> State: 71.27 <-
    input = iH
    output = null
  -> State: 71.28 <-
    state = s14
    input = null
    output = oP
  -> State: 71.29 <-
    input = iA
    output = null
  -> State: 71.30 <-
    state = s25
    input = null
    output = oT
  -> State: 71.31 <-
    input = iC
    output = null
  -> State: 71.32 <-
    state = s41
    input = null
    output = oY
  -> State: 71.33 <-
    input = iJ
    output = null
  -> State: 71.34 <-
    state = s43
    input = null
    output = oT
  -> State: 71.35 <-
    input = iF
    output = null
  -> State: 71.36 <-
    state = s13
    input = null
    output = oS
-- specification !(!FALSE U !(!(input = iF) | (TRUE U (output = oP &  X (TRUE U output = oS)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 72.1 <-
    state = s0
    input = iB
    output = null
  -> State: 72.2 <-
    state = s1
    input = null
    output = oU
  -> State: 72.3 <-
    input = iC
    output = null
  -> State: 72.4 <-
    state = s2
    input = null
    output = oP
  -> State: 72.5 <-
    input = iA
    output = null
  -> State: 72.6 <-
    state = s3
    input = null
    output = oU
  -> State: 72.7 <-
    input = iH
    output = null
  -> State: 72.8 <-
    state = s4
    input = null
    output = oW
  -> State: 72.9 <-
    input = iK
    output = null
  -> State: 72.10 <-
    state = s39
    input = null
    output = oU
  -> State: 72.11 <-
    input = iF
    output = null
  -> State: 72.12 <-
    state = s77
    input = null
    output = oV
  -> State: 72.13 <-
    input = iL
    output = null
  -> State: 72.14 <-
    state = s22
    input = null
    output = oS
  -> State: 72.15 <-
    input = iG
    output = null
  -- Loop starts here
  -> State: 72.16 <-
    state = s30
    input = null
    output = oU
  -> State: 72.17 <-
    input = iH
    output = null
  -> State: 72.18 <-
    state = s32
    input = null
    output = oW
  -> State: 72.19 <-
    input = iH
    output = null
  -> State: 72.20 <-
    state = s113
    input = null
    output = oW
  -> State: 72.21 <-
    input = iK
    output = null
  -> State: 72.22 <-
    state = s30
    input = null
    output = oU
-- specification (!(!FALSE U !(!(output = oS))) | (!(output = oS) U (output = oS & (!(TRUE U output = oW) | (!(output = oW) U ((output = oQ & !(output = oW)) &  X (!(output = oW) U input = iA)))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 73.1 <-
    state = s0
    input = iJ
    output = null
  -> State: 73.2 <-
    state = s8
    input = null
    output = oU
  -> State: 73.3 <-
    input = iC
    output = null
  -> State: 73.4 <-
    state = s15
    input = null
    output = oQ
  -> State: 73.5 <-
    input = iI
    output = null
  -> State: 73.6 <-
    state = s22
    input = null
    output = oS
  -> State: 73.7 <-
    input = iF
    output = null
  -> State: 73.8 <-
    state = s24
    input = null
    output = oV
  -> State: 73.9 <-
    input = iA
    output = null
  -> State: 73.10 <-
    state = s38
    input = null
    output = oW
  -> State: 73.11 <-
    input = iJ
    output = null
  -> State: 73.12 <-
    state = s75
    input = null
    output = oS
  -> State: 73.13 <-
    input = iF
    output = null
  -> State: 73.14 <-
    state = s11
    input = null
    output = oY
  -- Loop starts here
  -> State: 73.15 <-
    input = iH
    output = null
  -> State: 73.16 <-
    state = s67
    input = null
    output = oQ
  -> State: 73.17 <-
    input = iM
    output = null
  -> State: 73.18 <-
    state = s14
    input = null
    output = oT
  -> State: 73.19 <-
    input = iA
    output = null
  -> State: 73.20 <-
    state = s25
    input = null
    output = oT
  -> State: 73.21 <-
    input = iM
    output = null
  -> State: 73.22 <-
    state = s11
    input = null
    output = oX
  -> State: 73.23 <-
    input = iG
    output = null
  -> State: 73.24 <-
    state = s12
    input = null
    output = oU
  -> State: 73.25 <-
    input = iJ
    output = null
  -> State: 73.26 <-
    state = s11
    input = null
    output = oW
  -- Loop starts here
  -> State: 73.27 <-
    input = iH
    output = null
  -> State: 73.28 <-
    state = s67
    input = null
    output = oQ
  -> State: 73.29 <-
    input = iM
    output = null
  -> State: 73.30 <-
    state = s14
    input = null
    output = oT
  -> State: 73.31 <-
    input = iA
    output = null
  -> State: 73.32 <-
    state = s25
    input = null
    output = oT
  -> State: 73.33 <-
    input = iM
    output = null
  -> State: 73.34 <-
    state = s11
    input = null
    output = oX
  -> State: 73.35 <-
    input = iG
    output = null
  -> State: 73.36 <-
    state = s12
    input = null
    output = oU
  -> State: 73.37 <-
    input = iJ
    output = null
  -> State: 73.38 <-
    state = s11
    input = null
    output = oW
  -> State: 73.39 <-
    input = iH
    output = null
-- specification !(!FALSE U !(!(input = iJ) | (!(TRUE U output = oY) | (!(output = oY) U (input = iD | ((output = oT & !(output = oY)) &  X (!(output = oY) U output = oW)))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 74.1 <-
    state = s0
    input = iB
    output = null
  -> State: 74.2 <-
    state = s1
    input = null
    output = oU
  -> State: 74.3 <-
    input = iC
    output = null
  -> State: 74.4 <-
    state = s2
    input = null
    output = oP
  -> State: 74.5 <-
    input = iA
    output = null
  -> State: 74.6 <-
    state = s3
    input = null
    output = oU
  -> State: 74.7 <-
    input = iH
    output = null
  -> State: 74.8 <-
    state = s4
    input = null
    output = oW
  -> State: 74.9 <-
    input = iB
    output = null
  -> State: 74.10 <-
    state = s16
    input = null
    output = oT
  -> State: 74.11 <-
    input = iH
    output = null
  -> State: 74.12 <-
    state = s11
    input = null
    output = oS
  -> State: 74.13 <-
    input = iG
    output = null
  -> State: 74.14 <-
    state = s12
    input = null
    output = oU
  -> State: 74.15 <-
    input = iJ
    output = null
  -> State: 74.16 <-
    state = s11
    input = null
    output = oW
  -> State: 74.17 <-
    input = iG
    output = null
  -> State: 74.18 <-
    state = s12
    input = null
    output = oU
  -> State: 74.19 <-
    input = iC
    output = null
  -> State: 74.20 <-
    state = s13
    input = null
    output = oY
  -- Loop starts here
  -> State: 74.21 <-
    input = iH
    output = null
  -> State: 74.22 <-
    state = s14
    input = null
    output = oP
  -> State: 74.23 <-
    input = iA
    output = null
  -> State: 74.24 <-
    state = s25
    input = null
    output = oT
  -> State: 74.25 <-
    input = iM
    output = null
  -> State: 74.26 <-
    state = s11
    input = null
    output = oX
  -> State: 74.27 <-
    input = iH
    output = null
  -> State: 74.28 <-
    state = s67
    input = null
    output = oQ
  -> State: 74.29 <-
    input = iF
    output = null
  -> State: 74.30 <-
    state = s13
    input = null
    output = oP
  -> State: 74.31 <-
    input = iH
    output = null
