#! /c/iverilog/bin/vvp
:ivl_version "0.9.4 " "(v0_9_4)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_005F4180 .scope module, "Exemplo0043" "Exemplo0043" 2 73;
 .timescale 0 0;
v007749D8_0 .net "clk", 0 0, v00774918_0; 1 drivers
v007734F0_0 .net "p1", 0 0, v00604BF8_0; 1 drivers
v00773548_0 .net "p2", 0 0, v00604B48_0; 1 drivers
v007735A0_0 .net "p3", 0 0, v006057C8_0; 1 drivers
v00772AE0_0 .net "p4", 0 0, v00608C70_0; 1 drivers
S_005F4428 .scope module, "CLK1" "clock" 2 76, 3 6, S_005F4180;
 .timescale 0 0;
v00774918_0 .var "clk", 0 0;
S_005F43A0 .scope module, "pls1" "pulse1" 2 80, 2 11, S_005F4180;
 .timescale 0 0;
v00604BA0_0 .alias "clock", 0 0, v007749D8_0;
v00604BF8_0 .var "signal", 0 0;
S_005F4318 .scope module, "pls2" "pulse2" 2 81, 2 28, S_005F4180;
 .timescale 0 0;
v00605820_0 .alias "clock", 0 0, v007749D8_0;
v00604B48_0 .var "signal", 0 0;
E_005E0368 .event posedge, v00608AC0_0;
S_005F4290 .scope module, "pls3" "pulse3" 2 82, 2 41, S_005F4180;
 .timescale 0 0;
v00605770_0 .alias "clock", 0 0, v007749D8_0;
v006057C8_0 .var "signal", 0 0;
S_005F4208 .scope module, "pls4" "pulse4" 2 83, 2 55, S_005F4180;
 .timescale 0 0;
v00608AC0_0 .alias "clock", 0 0, v007749D8_0;
v00608C70_0 .var "signal", 0 0;
E_006066A8 .event negedge, v00608AC0_0;
    .scope S_005F4428;
T_0 ;
    %set/v v00774918_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_005F4428;
T_1 ;
    %delay 12, 0;
    %load/v 8, v00774918_0, 1;
    %inv 8, 1;
    %set/v v00774918_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_005F43A0;
T_2 ;
    %wait E_005E0368;
    %set/v v00604BF8_0, 1, 1;
    %delay 4, 0;
    %set/v v00604BF8_0, 0, 1;
    %delay 4, 0;
    %set/v v00604BF8_0, 1, 1;
    %delay 4, 0;
    %set/v v00604BF8_0, 0, 1;
    %delay 4, 0;
    %set/v v00604BF8_0, 1, 1;
    %delay 4, 0;
    %set/v v00604BF8_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_005F4318;
T_3 ;
    %wait E_005E0368;
    %set/v v00604B48_0, 1, 1;
    %delay 5, 0;
    %set/v v00604B48_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_005F4290;
T_4 ;
    %wait E_006066A8;
    %set/v v006057C8_0, 1, 1;
    %delay 15, 0;
    %set/v v006057C8_0, 0, 1;
    %delay 15, 0;
    %set/v v006057C8_0, 1, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_005F4208;
T_5 ;
    %wait E_006066A8;
    %set/v v00608C70_0, 1, 1;
    %delay 20, 0;
    %set/v v00608C70_0, 0, 1;
    %delay 20, 0;
    %set/v v00608C70_0, 1, 1;
    %delay 20, 0;
    %set/v v00608C70_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_005F4180;
T_6 ;
    %vpi_call 2 88 "$display", "Exemplo0043 - Pulses synchronized with clock\012Nome: Tiago Moreira\012Matricula: 438948";
    %vpi_call 2 89 "$dumpfile", "Exemplo0043.vcd";
    %vpi_call 2 90 "$dumpvars", 2'sb01, v007749D8_0, v007734F0_0, v00773548_0, v007735A0_0, v00772AE0_0;
    %delay 480, 0;
    %vpi_call 2 92 "$finish";
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "F:\2_periodo\arquitetura_I\para_entregar\guia06\Exemplo0043.v";
    "./Clock.v";
