// Seed: 1903198991
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2  = 1'h0;
  assign id_11 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input tri1 id_1,
    output wire id_2,
    output wand id_3,
    input supply0 id_4,
    input supply1 id_5,
    input uwire id_6,
    input wand id_7,
    input uwire id_8,
    input tri0 id_9,
    output wor id_10
);
  specify
    (id_12 => id_13) = (id_1);
    specparam id_14 = 1;
  endspecify
  time id_15;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
