

================================================================
== Vitis HLS Report for 'simple_pipeline_ip'
================================================================
* Date:           Thu Jul 28 14:55:40 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        simple_pipeline_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  11.026 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                        |                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203  |simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1  |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
        |grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239  |simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      256|    -|    3041|   4342|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     31|    -|
|Register         |        -|    -|      55|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      256|    0|    3096|   4373|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       91|    0|       2|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                         |control_s_axi                                |      256|   0|   272|   308|    0|
    |grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203  |simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1  |        0|   0|     8|    51|    0|
    |grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239  |simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2  |        0|   0|  2761|  3983|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |Total                                                   |                                             |      256|   0|  3041|  4342|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  31|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+
    |Total      |  31|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                            |   5|   0|    5|          0|
    |e_to_f_target_pc_V_reg_615                                           |  16|   0|   16|          0|
    |grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_ap_start_reg  |   1|   0|    1|          0|
    |grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_ap_start_reg  |   1|   0|    1|          0|
    |nbi_1_loc_fu_58                                                      |  32|   0|   32|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                |  55|   0|   55|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------+-----+-----+------------+--------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|             control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|             control|         array|
|s_axi_control_AWADDR   |   in|   20|       s_axi|             control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|             control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|             control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|             control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|             control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|             control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|             control|         array|
|s_axi_control_ARADDR   |   in|   20|       s_axi|             control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|             control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|             control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|             control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|             control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|             control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|             control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|             control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  simple_pipeline_ip|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  simple_pipeline_ip|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  simple_pipeline_ip|  return value|
+-----------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%nbi_1_loc = alloca i64 1"   --->   Operation 6 'alloca' 'nbi_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reg_file_loc = alloca i64 1"   --->   Operation 7 'alloca' 'reg_file_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reg_file_1_loc = alloca i64 1"   --->   Operation 8 'alloca' 'reg_file_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reg_file_2_loc = alloca i64 1"   --->   Operation 9 'alloca' 'reg_file_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%reg_file_3_loc = alloca i64 1"   --->   Operation 10 'alloca' 'reg_file_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%reg_file_4_loc = alloca i64 1"   --->   Operation 11 'alloca' 'reg_file_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%reg_file_5_loc = alloca i64 1"   --->   Operation 12 'alloca' 'reg_file_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%reg_file_6_loc = alloca i64 1"   --->   Operation 13 'alloca' 'reg_file_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%reg_file_7_loc = alloca i64 1"   --->   Operation 14 'alloca' 'reg_file_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%reg_file_8_loc = alloca i64 1"   --->   Operation 15 'alloca' 'reg_file_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%reg_file_9_loc = alloca i64 1"   --->   Operation 16 'alloca' 'reg_file_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%reg_file_10_loc = alloca i64 1"   --->   Operation 17 'alloca' 'reg_file_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%reg_file_11_loc = alloca i64 1"   --->   Operation 18 'alloca' 'reg_file_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%reg_file_12_loc = alloca i64 1"   --->   Operation 19 'alloca' 'reg_file_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%reg_file_13_loc = alloca i64 1"   --->   Operation 20 'alloca' 'reg_file_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%reg_file_14_loc = alloca i64 1"   --->   Operation 21 'alloca' 'reg_file_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%reg_file_15_loc = alloca i64 1"   --->   Operation 22 'alloca' 'reg_file_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%reg_file_16_loc = alloca i64 1"   --->   Operation 23 'alloca' 'reg_file_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%reg_file_17_loc = alloca i64 1"   --->   Operation 24 'alloca' 'reg_file_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%reg_file_18_loc = alloca i64 1"   --->   Operation 25 'alloca' 'reg_file_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%reg_file_19_loc = alloca i64 1"   --->   Operation 26 'alloca' 'reg_file_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%reg_file_20_loc = alloca i64 1"   --->   Operation 27 'alloca' 'reg_file_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%reg_file_21_loc = alloca i64 1"   --->   Operation 28 'alloca' 'reg_file_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%reg_file_22_loc = alloca i64 1"   --->   Operation 29 'alloca' 'reg_file_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%reg_file_23_loc = alloca i64 1"   --->   Operation 30 'alloca' 'reg_file_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%reg_file_24_loc = alloca i64 1"   --->   Operation 31 'alloca' 'reg_file_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%reg_file_25_loc = alloca i64 1"   --->   Operation 32 'alloca' 'reg_file_25_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%reg_file_26_loc = alloca i64 1"   --->   Operation 33 'alloca' 'reg_file_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%reg_file_27_loc = alloca i64 1"   --->   Operation 34 'alloca' 'reg_file_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%reg_file_28_loc = alloca i64 1"   --->   Operation 35 'alloca' 'reg_file_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%reg_file_29_loc = alloca i64 1"   --->   Operation 36 'alloca' 'reg_file_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%reg_file_30_loc = alloca i64 1"   --->   Operation 37 'alloca' 'reg_file_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%reg_file_31_loc = alloca i64 1"   --->   Operation 38 'alloca' 'reg_file_31_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (0.00ns)   --->   "%call_ln0 = call void @simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1, i32 %reg_file_31_loc, i32 %reg_file_30_loc, i32 %reg_file_29_loc, i32 %reg_file_28_loc, i32 %reg_file_27_loc, i32 %reg_file_26_loc, i32 %reg_file_25_loc, i32 %reg_file_24_loc, i32 %reg_file_23_loc, i32 %reg_file_22_loc, i32 %reg_file_21_loc, i32 %reg_file_20_loc, i32 %reg_file_19_loc, i32 %reg_file_18_loc, i32 %reg_file_17_loc, i32 %reg_file_16_loc, i32 %reg_file_15_loc, i32 %reg_file_14_loc, i32 %reg_file_13_loc, i32 %reg_file_12_loc, i32 %reg_file_11_loc, i32 %reg_file_10_loc, i32 %reg_file_9_loc, i32 %reg_file_8_loc, i32 %reg_file_7_loc, i32 %reg_file_6_loc, i32 %reg_file_5_loc, i32 %reg_file_4_loc, i32 %reg_file_3_loc, i32 %reg_file_2_loc, i32 %reg_file_1_loc, i32 %reg_file_loc"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.01>
ST_2 : Operation 40 [1/1] (1.00ns)   --->   "%start_pc_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %start_pc"   --->   Operation 40 'read' 'start_pc_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 41 [1/2] (3.01ns)   --->   "%call_ln0 = call void @simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1, i32 %reg_file_31_loc, i32 %reg_file_30_loc, i32 %reg_file_29_loc, i32 %reg_file_28_loc, i32 %reg_file_27_loc, i32 %reg_file_26_loc, i32 %reg_file_25_loc, i32 %reg_file_24_loc, i32 %reg_file_23_loc, i32 %reg_file_22_loc, i32 %reg_file_21_loc, i32 %reg_file_20_loc, i32 %reg_file_19_loc, i32 %reg_file_18_loc, i32 %reg_file_17_loc, i32 %reg_file_16_loc, i32 %reg_file_15_loc, i32 %reg_file_14_loc, i32 %reg_file_13_loc, i32 %reg_file_12_loc, i32 %reg_file_11_loc, i32 %reg_file_10_loc, i32 %reg_file_9_loc, i32 %reg_file_8_loc, i32 %reg_file_7_loc, i32 %reg_file_6_loc, i32 %reg_file_5_loc, i32 %reg_file_4_loc, i32 %reg_file_3_loc, i32 %reg_file_2_loc, i32 %reg_file_1_loc, i32 %reg_file_loc"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%e_to_f_target_pc_V = trunc i32 %start_pc_read"   --->   Operation 42 'trunc' 'e_to_f_target_pc_V' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.25>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%reg_file_31_loc_load = load i32 %reg_file_31_loc"   --->   Operation 43 'load' 'reg_file_31_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%reg_file_30_loc_load = load i32 %reg_file_30_loc"   --->   Operation 44 'load' 'reg_file_30_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%reg_file_29_loc_load = load i32 %reg_file_29_loc"   --->   Operation 45 'load' 'reg_file_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%reg_file_28_loc_load = load i32 %reg_file_28_loc"   --->   Operation 46 'load' 'reg_file_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%reg_file_27_loc_load = load i32 %reg_file_27_loc"   --->   Operation 47 'load' 'reg_file_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%reg_file_26_loc_load = load i32 %reg_file_26_loc"   --->   Operation 48 'load' 'reg_file_26_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%reg_file_25_loc_load = load i32 %reg_file_25_loc"   --->   Operation 49 'load' 'reg_file_25_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%reg_file_24_loc_load = load i32 %reg_file_24_loc"   --->   Operation 50 'load' 'reg_file_24_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%reg_file_23_loc_load = load i32 %reg_file_23_loc"   --->   Operation 51 'load' 'reg_file_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%reg_file_22_loc_load = load i32 %reg_file_22_loc"   --->   Operation 52 'load' 'reg_file_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%reg_file_21_loc_load = load i32 %reg_file_21_loc"   --->   Operation 53 'load' 'reg_file_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%reg_file_20_loc_load = load i32 %reg_file_20_loc"   --->   Operation 54 'load' 'reg_file_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%reg_file_19_loc_load = load i32 %reg_file_19_loc"   --->   Operation 55 'load' 'reg_file_19_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%reg_file_18_loc_load = load i32 %reg_file_18_loc"   --->   Operation 56 'load' 'reg_file_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%reg_file_17_loc_load = load i32 %reg_file_17_loc"   --->   Operation 57 'load' 'reg_file_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%reg_file_16_loc_load = load i32 %reg_file_16_loc"   --->   Operation 58 'load' 'reg_file_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%reg_file_15_loc_load = load i32 %reg_file_15_loc"   --->   Operation 59 'load' 'reg_file_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%reg_file_14_loc_load = load i32 %reg_file_14_loc"   --->   Operation 60 'load' 'reg_file_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%reg_file_13_loc_load = load i32 %reg_file_13_loc"   --->   Operation 61 'load' 'reg_file_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%reg_file_12_loc_load = load i32 %reg_file_12_loc"   --->   Operation 62 'load' 'reg_file_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%reg_file_11_loc_load = load i32 %reg_file_11_loc"   --->   Operation 63 'load' 'reg_file_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%reg_file_10_loc_load = load i32 %reg_file_10_loc"   --->   Operation 64 'load' 'reg_file_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%reg_file_9_loc_load = load i32 %reg_file_9_loc"   --->   Operation 65 'load' 'reg_file_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%reg_file_8_loc_load = load i32 %reg_file_8_loc"   --->   Operation 66 'load' 'reg_file_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%reg_file_7_loc_load = load i32 %reg_file_7_loc"   --->   Operation 67 'load' 'reg_file_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%reg_file_6_loc_load = load i32 %reg_file_6_loc"   --->   Operation 68 'load' 'reg_file_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%reg_file_5_loc_load = load i32 %reg_file_5_loc"   --->   Operation 69 'load' 'reg_file_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%reg_file_4_loc_load = load i32 %reg_file_4_loc"   --->   Operation 70 'load' 'reg_file_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%reg_file_3_loc_load = load i32 %reg_file_3_loc"   --->   Operation 71 'load' 'reg_file_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%reg_file_2_loc_load = load i32 %reg_file_2_loc"   --->   Operation 72 'load' 'reg_file_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%reg_file_1_loc_load = load i32 %reg_file_1_loc"   --->   Operation 73 'load' 'reg_file_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%reg_file_loc_load = load i32 %reg_file_loc"   --->   Operation 74 'load' 'reg_file_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (8.25ns)   --->   "%call_ln261 = call void @simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2, i32 %reg_file_13_loc_load, i32 %reg_file_14_loc_load, i32 %reg_file_15_loc_load, i32 %reg_file_16_loc_load, i32 %reg_file_17_loc_load, i32 %reg_file_18_loc_load, i32 %reg_file_19_loc_load, i32 %reg_file_20_loc_load, i32 %reg_file_21_loc_load, i32 %reg_file_22_loc_load, i32 %reg_file_23_loc_load, i32 %reg_file_24_loc_load, i32 %reg_file_25_loc_load, i32 %reg_file_26_loc_load, i32 %reg_file_27_loc_load, i32 %reg_file_28_loc_load, i32 %reg_file_29_loc_load, i32 %reg_file_30_loc_load, i32 %reg_file_12_loc_load, i32 %reg_file_11_loc_load, i32 %reg_file_10_loc_load, i32 %reg_file_9_loc_load, i32 %reg_file_8_loc_load, i32 %reg_file_7_loc_load, i32 %reg_file_6_loc_load, i32 %reg_file_5_loc_load, i32 %reg_file_4_loc_load, i32 %reg_file_3_loc_load, i32 %reg_file_2_loc_load, i32 %reg_file_1_loc_load, i32 %reg_file_loc_load, i32 %reg_file_31_loc_load, i16 %e_to_f_target_pc_V, i32 %code_ram, i32 %data_ram, i32 %nbi_1_loc"   --->   Operation 75 'call' 'call_ln261' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.55>
ST_4 : Operation 76 [1/2] (2.55ns)   --->   "%call_ln261 = call void @simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2, i32 %reg_file_13_loc_load, i32 %reg_file_14_loc_load, i32 %reg_file_15_loc_load, i32 %reg_file_16_loc_load, i32 %reg_file_17_loc_load, i32 %reg_file_18_loc_load, i32 %reg_file_19_loc_load, i32 %reg_file_20_loc_load, i32 %reg_file_21_loc_load, i32 %reg_file_22_loc_load, i32 %reg_file_23_loc_load, i32 %reg_file_24_loc_load, i32 %reg_file_25_loc_load, i32 %reg_file_26_loc_load, i32 %reg_file_27_loc_load, i32 %reg_file_28_loc_load, i32 %reg_file_29_loc_load, i32 %reg_file_30_loc_load, i32 %reg_file_12_loc_load, i32 %reg_file_11_loc_load, i32 %reg_file_10_loc_load, i32 %reg_file_9_loc_load, i32 %reg_file_8_loc_load, i32 %reg_file_7_loc_load, i32 %reg_file_6_loc_load, i32 %reg_file_5_loc_load, i32 %reg_file_4_loc_load, i32 %reg_file_3_loc_load, i32 %reg_file_2_loc_load, i32 %reg_file_1_loc_load, i32 %reg_file_loc_load, i32 %reg_file_31_loc_load, i16 %e_to_f_target_pc_V, i32 %code_ram, i32 %data_ram, i32 %nbi_1_loc"   --->   Operation 76 'call' 'call_ln261' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%spectopmodule_ln23 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [simple_pipeline_ip.cpp:23]   --->   Operation 77 'spectopmodule' 'spectopmodule_ln23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %start_pc"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %start_pc, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %start_pc, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_ram, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_ram, void @empty_5, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %code_ram, i64 666, i64 207, i64 1"   --->   Operation 83 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %code_ram"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_ram, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_ram, void @empty_5, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %data_ram, i64 666, i64 207, i64 1"   --->   Operation 87 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_ram"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nb_instruction"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_instruction, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_instruction, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %data_ram"   --->   Operation 93 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%nbi_1_loc_load = load i32 %nbi_1_loc"   --->   Operation 94 'load' 'nbi_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (1.00ns)   --->   "%write_ln56 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %nb_instruction, i32 %nbi_1_loc_load" [simple_pipeline_ip.cpp:56]   --->   Operation 95 'write' 'write_ln56' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln62 = ret" [simple_pipeline_ip.cpp:62]   --->   Operation 96 'ret' 'ret_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ start_pc]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ code_ram]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ data_ram]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ nb_instruction]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
nbi_1_loc                  (alloca                ) [ 001111]
reg_file_loc               (alloca                ) [ 011100]
reg_file_1_loc             (alloca                ) [ 011100]
reg_file_2_loc             (alloca                ) [ 011100]
reg_file_3_loc             (alloca                ) [ 011100]
reg_file_4_loc             (alloca                ) [ 011100]
reg_file_5_loc             (alloca                ) [ 011100]
reg_file_6_loc             (alloca                ) [ 011100]
reg_file_7_loc             (alloca                ) [ 011100]
reg_file_8_loc             (alloca                ) [ 011100]
reg_file_9_loc             (alloca                ) [ 011100]
reg_file_10_loc            (alloca                ) [ 011100]
reg_file_11_loc            (alloca                ) [ 011100]
reg_file_12_loc            (alloca                ) [ 011100]
reg_file_13_loc            (alloca                ) [ 011100]
reg_file_14_loc            (alloca                ) [ 011100]
reg_file_15_loc            (alloca                ) [ 011100]
reg_file_16_loc            (alloca                ) [ 011100]
reg_file_17_loc            (alloca                ) [ 011100]
reg_file_18_loc            (alloca                ) [ 011100]
reg_file_19_loc            (alloca                ) [ 011100]
reg_file_20_loc            (alloca                ) [ 011100]
reg_file_21_loc            (alloca                ) [ 011100]
reg_file_22_loc            (alloca                ) [ 011100]
reg_file_23_loc            (alloca                ) [ 011100]
reg_file_24_loc            (alloca                ) [ 011100]
reg_file_25_loc            (alloca                ) [ 011100]
reg_file_26_loc            (alloca                ) [ 011100]
reg_file_27_loc            (alloca                ) [ 011100]
reg_file_28_loc            (alloca                ) [ 011100]
reg_file_29_loc            (alloca                ) [ 011100]
reg_file_30_loc            (alloca                ) [ 011100]
reg_file_31_loc            (alloca                ) [ 011100]
start_pc_read              (read                  ) [ 000000]
call_ln0                   (call                  ) [ 000000]
e_to_f_target_pc_V         (trunc                 ) [ 000110]
reg_file_31_loc_load       (load                  ) [ 000010]
reg_file_30_loc_load       (load                  ) [ 000010]
reg_file_29_loc_load       (load                  ) [ 000010]
reg_file_28_loc_load       (load                  ) [ 000010]
reg_file_27_loc_load       (load                  ) [ 000010]
reg_file_26_loc_load       (load                  ) [ 000010]
reg_file_25_loc_load       (load                  ) [ 000010]
reg_file_24_loc_load       (load                  ) [ 000010]
reg_file_23_loc_load       (load                  ) [ 000010]
reg_file_22_loc_load       (load                  ) [ 000010]
reg_file_21_loc_load       (load                  ) [ 000010]
reg_file_20_loc_load       (load                  ) [ 000010]
reg_file_19_loc_load       (load                  ) [ 000010]
reg_file_18_loc_load       (load                  ) [ 000010]
reg_file_17_loc_load       (load                  ) [ 000010]
reg_file_16_loc_load       (load                  ) [ 000010]
reg_file_15_loc_load       (load                  ) [ 000010]
reg_file_14_loc_load       (load                  ) [ 000010]
reg_file_13_loc_load       (load                  ) [ 000010]
reg_file_12_loc_load       (load                  ) [ 000010]
reg_file_11_loc_load       (load                  ) [ 000010]
reg_file_10_loc_load       (load                  ) [ 000010]
reg_file_9_loc_load        (load                  ) [ 000010]
reg_file_8_loc_load        (load                  ) [ 000010]
reg_file_7_loc_load        (load                  ) [ 000010]
reg_file_6_loc_load        (load                  ) [ 000010]
reg_file_5_loc_load        (load                  ) [ 000010]
reg_file_4_loc_load        (load                  ) [ 000010]
reg_file_3_loc_load        (load                  ) [ 000010]
reg_file_2_loc_load        (load                  ) [ 000010]
reg_file_1_loc_load        (load                  ) [ 000010]
reg_file_loc_load          (load                  ) [ 000010]
call_ln261                 (call                  ) [ 000000]
spectopmodule_ln23         (spectopmodule         ) [ 000000]
specbitsmap_ln0            (specbitsmap           ) [ 000000]
specinterface_ln0          (specinterface         ) [ 000000]
specinterface_ln0          (specinterface         ) [ 000000]
specinterface_ln0          (specinterface         ) [ 000000]
specinterface_ln0          (specinterface         ) [ 000000]
specmemcore_ln0            (specmemcore           ) [ 000000]
specbitsmap_ln0            (specbitsmap           ) [ 000000]
specinterface_ln0          (specinterface         ) [ 000000]
specinterface_ln0          (specinterface         ) [ 000000]
specmemcore_ln0            (specmemcore           ) [ 000000]
specbitsmap_ln0            (specbitsmap           ) [ 000000]
specbitsmap_ln0            (specbitsmap           ) [ 000000]
specinterface_ln0          (specinterface         ) [ 000000]
specinterface_ln0          (specinterface         ) [ 000000]
specinterface_ln0          (specinterface         ) [ 000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000]
nbi_1_loc_load             (load                  ) [ 000000]
write_ln56                 (write                 ) [ 000000]
ret_ln62                   (ret                   ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="start_pc">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_pc"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="code_ram">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="code_ram"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_ram">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_ram"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="nb_instruction">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nb_instruction"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="nbi_1_loc_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nbi_1_loc/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="reg_file_loc_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_loc/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="reg_file_1_loc_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_1_loc/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="reg_file_2_loc_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_2_loc/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="reg_file_3_loc_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_3_loc/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="reg_file_4_loc_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_4_loc/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="reg_file_5_loc_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_5_loc/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="reg_file_6_loc_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_6_loc/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="reg_file_7_loc_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_7_loc/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="reg_file_8_loc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_8_loc/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="reg_file_9_loc_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_9_loc/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="reg_file_10_loc_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_10_loc/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="reg_file_11_loc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_11_loc/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="reg_file_12_loc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_12_loc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="reg_file_13_loc_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_13_loc/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="reg_file_14_loc_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_14_loc/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="reg_file_15_loc_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_15_loc/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="reg_file_16_loc_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_16_loc/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="reg_file_17_loc_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_17_loc/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="reg_file_18_loc_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_18_loc/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="reg_file_19_loc_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_19_loc/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="reg_file_20_loc_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_20_loc/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="reg_file_21_loc_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_21_loc/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="reg_file_22_loc_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_22_loc/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="reg_file_23_loc_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_23_loc/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="reg_file_24_loc_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_24_loc/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="reg_file_25_loc_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_25_loc/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="reg_file_26_loc_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_26_loc/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="reg_file_27_loc_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_27_loc/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="reg_file_28_loc_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_28_loc/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="reg_file_29_loc_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_29_loc/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="reg_file_30_loc_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_30_loc/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="reg_file_31_loc_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_31_loc/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="start_pc_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_pc_read/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="write_ln56_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln56/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="32" slack="0"/>
<pin id="207" dir="0" index="3" bw="32" slack="0"/>
<pin id="208" dir="0" index="4" bw="32" slack="0"/>
<pin id="209" dir="0" index="5" bw="32" slack="0"/>
<pin id="210" dir="0" index="6" bw="32" slack="0"/>
<pin id="211" dir="0" index="7" bw="32" slack="0"/>
<pin id="212" dir="0" index="8" bw="32" slack="0"/>
<pin id="213" dir="0" index="9" bw="32" slack="0"/>
<pin id="214" dir="0" index="10" bw="32" slack="0"/>
<pin id="215" dir="0" index="11" bw="32" slack="0"/>
<pin id="216" dir="0" index="12" bw="32" slack="0"/>
<pin id="217" dir="0" index="13" bw="32" slack="0"/>
<pin id="218" dir="0" index="14" bw="32" slack="0"/>
<pin id="219" dir="0" index="15" bw="32" slack="0"/>
<pin id="220" dir="0" index="16" bw="32" slack="0"/>
<pin id="221" dir="0" index="17" bw="32" slack="0"/>
<pin id="222" dir="0" index="18" bw="32" slack="0"/>
<pin id="223" dir="0" index="19" bw="32" slack="0"/>
<pin id="224" dir="0" index="20" bw="32" slack="0"/>
<pin id="225" dir="0" index="21" bw="32" slack="0"/>
<pin id="226" dir="0" index="22" bw="32" slack="0"/>
<pin id="227" dir="0" index="23" bw="32" slack="0"/>
<pin id="228" dir="0" index="24" bw="32" slack="0"/>
<pin id="229" dir="0" index="25" bw="32" slack="0"/>
<pin id="230" dir="0" index="26" bw="32" slack="0"/>
<pin id="231" dir="0" index="27" bw="32" slack="0"/>
<pin id="232" dir="0" index="28" bw="32" slack="0"/>
<pin id="233" dir="0" index="29" bw="32" slack="0"/>
<pin id="234" dir="0" index="30" bw="32" slack="0"/>
<pin id="235" dir="0" index="31" bw="32" slack="0"/>
<pin id="236" dir="0" index="32" bw="32" slack="0"/>
<pin id="237" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="0" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="0" index="2" bw="32" slack="0"/>
<pin id="243" dir="0" index="3" bw="32" slack="0"/>
<pin id="244" dir="0" index="4" bw="32" slack="0"/>
<pin id="245" dir="0" index="5" bw="32" slack="0"/>
<pin id="246" dir="0" index="6" bw="32" slack="0"/>
<pin id="247" dir="0" index="7" bw="32" slack="0"/>
<pin id="248" dir="0" index="8" bw="32" slack="0"/>
<pin id="249" dir="0" index="9" bw="32" slack="0"/>
<pin id="250" dir="0" index="10" bw="32" slack="0"/>
<pin id="251" dir="0" index="11" bw="32" slack="0"/>
<pin id="252" dir="0" index="12" bw="32" slack="0"/>
<pin id="253" dir="0" index="13" bw="32" slack="0"/>
<pin id="254" dir="0" index="14" bw="32" slack="0"/>
<pin id="255" dir="0" index="15" bw="32" slack="0"/>
<pin id="256" dir="0" index="16" bw="32" slack="0"/>
<pin id="257" dir="0" index="17" bw="32" slack="0"/>
<pin id="258" dir="0" index="18" bw="32" slack="0"/>
<pin id="259" dir="0" index="19" bw="32" slack="0"/>
<pin id="260" dir="0" index="20" bw="32" slack="0"/>
<pin id="261" dir="0" index="21" bw="32" slack="0"/>
<pin id="262" dir="0" index="22" bw="32" slack="0"/>
<pin id="263" dir="0" index="23" bw="32" slack="0"/>
<pin id="264" dir="0" index="24" bw="32" slack="0"/>
<pin id="265" dir="0" index="25" bw="32" slack="0"/>
<pin id="266" dir="0" index="26" bw="32" slack="0"/>
<pin id="267" dir="0" index="27" bw="32" slack="0"/>
<pin id="268" dir="0" index="28" bw="32" slack="0"/>
<pin id="269" dir="0" index="29" bw="32" slack="0"/>
<pin id="270" dir="0" index="30" bw="32" slack="0"/>
<pin id="271" dir="0" index="31" bw="32" slack="0"/>
<pin id="272" dir="0" index="32" bw="32" slack="0"/>
<pin id="273" dir="0" index="33" bw="16" slack="1"/>
<pin id="274" dir="0" index="34" bw="32" slack="0"/>
<pin id="275" dir="0" index="35" bw="32" slack="0"/>
<pin id="276" dir="0" index="36" bw="32" slack="2"/>
<pin id="277" dir="1" index="37" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln261/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="e_to_f_target_pc_V_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="e_to_f_target_pc_V/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="reg_file_31_loc_load_load_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="2"/>
<pin id="287" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_31_loc_load/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="reg_file_30_loc_load_load_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="2"/>
<pin id="291" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_30_loc_load/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="reg_file_29_loc_load_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="2"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_29_loc_load/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="reg_file_28_loc_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="2"/>
<pin id="299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_28_loc_load/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="reg_file_27_loc_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="2"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_27_loc_load/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="reg_file_26_loc_load_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="2"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_26_loc_load/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="reg_file_25_loc_load_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="2"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_25_loc_load/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="reg_file_24_loc_load_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="2"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_24_loc_load/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="reg_file_23_loc_load_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="2"/>
<pin id="319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_23_loc_load/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="reg_file_22_loc_load_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="2"/>
<pin id="323" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_22_loc_load/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="reg_file_21_loc_load_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="2"/>
<pin id="327" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_21_loc_load/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="reg_file_20_loc_load_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="2"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_20_loc_load/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="reg_file_19_loc_load_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="2"/>
<pin id="335" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_19_loc_load/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="reg_file_18_loc_load_load_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="2"/>
<pin id="339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_18_loc_load/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="reg_file_17_loc_load_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="2"/>
<pin id="343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_17_loc_load/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="reg_file_16_loc_load_load_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="2"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_16_loc_load/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="reg_file_15_loc_load_load_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="2"/>
<pin id="351" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_15_loc_load/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="reg_file_14_loc_load_load_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="2"/>
<pin id="355" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_14_loc_load/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="reg_file_13_loc_load_load_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="2"/>
<pin id="359" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_13_loc_load/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="reg_file_12_loc_load_load_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="2"/>
<pin id="363" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_12_loc_load/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="reg_file_11_loc_load_load_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="2"/>
<pin id="367" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_11_loc_load/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="reg_file_10_loc_load_load_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="2"/>
<pin id="371" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_10_loc_load/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="reg_file_9_loc_load_load_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="2"/>
<pin id="375" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_9_loc_load/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="reg_file_8_loc_load_load_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="2"/>
<pin id="379" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_8_loc_load/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="reg_file_7_loc_load_load_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="2"/>
<pin id="383" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_7_loc_load/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="reg_file_6_loc_load_load_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="2"/>
<pin id="387" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_6_loc_load/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="reg_file_5_loc_load_load_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="2"/>
<pin id="391" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_5_loc_load/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="reg_file_4_loc_load_load_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="2"/>
<pin id="395" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_4_loc_load/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="reg_file_3_loc_load_load_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="2"/>
<pin id="399" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_3_loc_load/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="reg_file_2_loc_load_load_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="2"/>
<pin id="403" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_2_loc_load/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="reg_file_1_loc_load_load_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="2"/>
<pin id="407" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_1_loc_load/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="reg_file_loc_load_load_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="2"/>
<pin id="411" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_loc_load/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="nbi_1_loc_load_load_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="4"/>
<pin id="415" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nbi_1_loc_load/5 "/>
</bind>
</comp>

<comp id="417" class="1005" name="nbi_1_loc_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="2"/>
<pin id="419" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="nbi_1_loc "/>
</bind>
</comp>

<comp id="423" class="1005" name="reg_file_loc_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_file_loc "/>
</bind>
</comp>

<comp id="429" class="1005" name="reg_file_1_loc_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_file_1_loc "/>
</bind>
</comp>

<comp id="435" class="1005" name="reg_file_2_loc_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_file_2_loc "/>
</bind>
</comp>

<comp id="441" class="1005" name="reg_file_3_loc_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_file_3_loc "/>
</bind>
</comp>

<comp id="447" class="1005" name="reg_file_4_loc_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_file_4_loc "/>
</bind>
</comp>

<comp id="453" class="1005" name="reg_file_5_loc_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_file_5_loc "/>
</bind>
</comp>

<comp id="459" class="1005" name="reg_file_6_loc_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_file_6_loc "/>
</bind>
</comp>

<comp id="465" class="1005" name="reg_file_7_loc_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_file_7_loc "/>
</bind>
</comp>

<comp id="471" class="1005" name="reg_file_8_loc_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_file_8_loc "/>
</bind>
</comp>

<comp id="477" class="1005" name="reg_file_9_loc_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="0"/>
<pin id="479" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_file_9_loc "/>
</bind>
</comp>

<comp id="483" class="1005" name="reg_file_10_loc_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_file_10_loc "/>
</bind>
</comp>

<comp id="489" class="1005" name="reg_file_11_loc_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_file_11_loc "/>
</bind>
</comp>

<comp id="495" class="1005" name="reg_file_12_loc_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_file_12_loc "/>
</bind>
</comp>

<comp id="501" class="1005" name="reg_file_13_loc_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_file_13_loc "/>
</bind>
</comp>

<comp id="507" class="1005" name="reg_file_14_loc_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_file_14_loc "/>
</bind>
</comp>

<comp id="513" class="1005" name="reg_file_15_loc_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_file_15_loc "/>
</bind>
</comp>

<comp id="519" class="1005" name="reg_file_16_loc_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="0"/>
<pin id="521" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_file_16_loc "/>
</bind>
</comp>

<comp id="525" class="1005" name="reg_file_17_loc_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="0"/>
<pin id="527" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_file_17_loc "/>
</bind>
</comp>

<comp id="531" class="1005" name="reg_file_18_loc_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="0"/>
<pin id="533" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_file_18_loc "/>
</bind>
</comp>

<comp id="537" class="1005" name="reg_file_19_loc_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_file_19_loc "/>
</bind>
</comp>

<comp id="543" class="1005" name="reg_file_20_loc_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_file_20_loc "/>
</bind>
</comp>

<comp id="549" class="1005" name="reg_file_21_loc_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_file_21_loc "/>
</bind>
</comp>

<comp id="555" class="1005" name="reg_file_22_loc_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_file_22_loc "/>
</bind>
</comp>

<comp id="561" class="1005" name="reg_file_23_loc_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_file_23_loc "/>
</bind>
</comp>

<comp id="567" class="1005" name="reg_file_24_loc_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="0"/>
<pin id="569" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_file_24_loc "/>
</bind>
</comp>

<comp id="573" class="1005" name="reg_file_25_loc_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_file_25_loc "/>
</bind>
</comp>

<comp id="579" class="1005" name="reg_file_26_loc_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_file_26_loc "/>
</bind>
</comp>

<comp id="585" class="1005" name="reg_file_27_loc_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_file_27_loc "/>
</bind>
</comp>

<comp id="591" class="1005" name="reg_file_28_loc_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_file_28_loc "/>
</bind>
</comp>

<comp id="597" class="1005" name="reg_file_29_loc_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="0"/>
<pin id="599" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_file_29_loc "/>
</bind>
</comp>

<comp id="603" class="1005" name="reg_file_30_loc_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="0"/>
<pin id="605" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_file_30_loc "/>
</bind>
</comp>

<comp id="609" class="1005" name="reg_file_31_loc_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="0"/>
<pin id="611" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reg_file_31_loc "/>
</bind>
</comp>

<comp id="615" class="1005" name="e_to_f_target_pc_V_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="16" slack="1"/>
<pin id="617" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="e_to_f_target_pc_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="56" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="6" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="238"><net_src comp="10" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="278"><net_src comp="14" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="279"><net_src comp="2" pin="0"/><net_sink comp="239" pin=34"/></net>

<net id="280"><net_src comp="4" pin="0"/><net_sink comp="239" pin=35"/></net>

<net id="284"><net_src comp="190" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="285" pin="1"/><net_sink comp="239" pin=32"/></net>

<net id="292"><net_src comp="289" pin="1"/><net_sink comp="239" pin=18"/></net>

<net id="296"><net_src comp="293" pin="1"/><net_sink comp="239" pin=17"/></net>

<net id="300"><net_src comp="297" pin="1"/><net_sink comp="239" pin=16"/></net>

<net id="304"><net_src comp="301" pin="1"/><net_sink comp="239" pin=15"/></net>

<net id="308"><net_src comp="305" pin="1"/><net_sink comp="239" pin=14"/></net>

<net id="312"><net_src comp="309" pin="1"/><net_sink comp="239" pin=13"/></net>

<net id="316"><net_src comp="313" pin="1"/><net_sink comp="239" pin=12"/></net>

<net id="320"><net_src comp="317" pin="1"/><net_sink comp="239" pin=11"/></net>

<net id="324"><net_src comp="321" pin="1"/><net_sink comp="239" pin=10"/></net>

<net id="328"><net_src comp="325" pin="1"/><net_sink comp="239" pin=9"/></net>

<net id="332"><net_src comp="329" pin="1"/><net_sink comp="239" pin=8"/></net>

<net id="336"><net_src comp="333" pin="1"/><net_sink comp="239" pin=7"/></net>

<net id="340"><net_src comp="337" pin="1"/><net_sink comp="239" pin=6"/></net>

<net id="344"><net_src comp="341" pin="1"/><net_sink comp="239" pin=5"/></net>

<net id="348"><net_src comp="345" pin="1"/><net_sink comp="239" pin=4"/></net>

<net id="352"><net_src comp="349" pin="1"/><net_sink comp="239" pin=3"/></net>

<net id="356"><net_src comp="353" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="360"><net_src comp="357" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="364"><net_src comp="361" pin="1"/><net_sink comp="239" pin=19"/></net>

<net id="368"><net_src comp="365" pin="1"/><net_sink comp="239" pin=20"/></net>

<net id="372"><net_src comp="369" pin="1"/><net_sink comp="239" pin=21"/></net>

<net id="376"><net_src comp="373" pin="1"/><net_sink comp="239" pin=22"/></net>

<net id="380"><net_src comp="377" pin="1"/><net_sink comp="239" pin=23"/></net>

<net id="384"><net_src comp="381" pin="1"/><net_sink comp="239" pin=24"/></net>

<net id="388"><net_src comp="385" pin="1"/><net_sink comp="239" pin=25"/></net>

<net id="392"><net_src comp="389" pin="1"/><net_sink comp="239" pin=26"/></net>

<net id="396"><net_src comp="393" pin="1"/><net_sink comp="239" pin=27"/></net>

<net id="400"><net_src comp="397" pin="1"/><net_sink comp="239" pin=28"/></net>

<net id="404"><net_src comp="401" pin="1"/><net_sink comp="239" pin=29"/></net>

<net id="408"><net_src comp="405" pin="1"/><net_sink comp="239" pin=30"/></net>

<net id="412"><net_src comp="409" pin="1"/><net_sink comp="239" pin=31"/></net>

<net id="416"><net_src comp="413" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="420"><net_src comp="58" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="239" pin=36"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="426"><net_src comp="62" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="203" pin=32"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="432"><net_src comp="66" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="203" pin=31"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="438"><net_src comp="70" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="203" pin=30"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="444"><net_src comp="74" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="203" pin=29"/></net>

<net id="446"><net_src comp="441" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="450"><net_src comp="78" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="203" pin=28"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="456"><net_src comp="82" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="203" pin=27"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="462"><net_src comp="86" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="203" pin=26"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="468"><net_src comp="90" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="203" pin=25"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="474"><net_src comp="94" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="203" pin=24"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="480"><net_src comp="98" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="203" pin=23"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="486"><net_src comp="102" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="203" pin=22"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="492"><net_src comp="106" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="203" pin=21"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="498"><net_src comp="110" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="203" pin=20"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="504"><net_src comp="114" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="203" pin=19"/></net>

<net id="506"><net_src comp="501" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="510"><net_src comp="118" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="203" pin=18"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="516"><net_src comp="122" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="203" pin=17"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="522"><net_src comp="126" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="203" pin=16"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="528"><net_src comp="130" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="203" pin=15"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="534"><net_src comp="134" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="203" pin=14"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="540"><net_src comp="138" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="203" pin=13"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="546"><net_src comp="142" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="203" pin=12"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="552"><net_src comp="146" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="203" pin=11"/></net>

<net id="554"><net_src comp="549" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="558"><net_src comp="150" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="203" pin=10"/></net>

<net id="560"><net_src comp="555" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="564"><net_src comp="154" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="203" pin=9"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="570"><net_src comp="158" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="203" pin=8"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="576"><net_src comp="162" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="203" pin=7"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="582"><net_src comp="166" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="203" pin=6"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="588"><net_src comp="170" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="203" pin=5"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="594"><net_src comp="174" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="203" pin=4"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="600"><net_src comp="178" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="203" pin=3"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="606"><net_src comp="182" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="612"><net_src comp="186" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="618"><net_src comp="281" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="239" pin=33"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_ram | {3 4 }
	Port: nb_instruction | {5 }
 - Input state : 
	Port: simple_pipeline_ip : start_pc | {2 }
	Port: simple_pipeline_ip : code_ram | {3 4 }
	Port: simple_pipeline_ip : data_ram | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		call_ln261 : 1
	State 4
	State 5
		write_ln56 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|
| Operation|                     Functional Unit                    |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|---------|
|   call   | grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203 |    0    |   1030  |    24   |
|          | grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239 | 15.7236 |   4222  |   2294  |
|----------|--------------------------------------------------------|---------|---------|---------|
|   read   |                start_pc_read_read_fu_190               |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|
|   write  |                 write_ln56_write_fu_196                |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|
|   trunc  |                e_to_f_target_pc_V_fu_281               |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|
|   Total  |                                                        | 15.7236 |   5252  |   2318  |
|----------|--------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|e_to_f_target_pc_V_reg_615|   16   |
|     nbi_1_loc_reg_417    |   32   |
|  reg_file_10_loc_reg_483 |   32   |
|  reg_file_11_loc_reg_489 |   32   |
|  reg_file_12_loc_reg_495 |   32   |
|  reg_file_13_loc_reg_501 |   32   |
|  reg_file_14_loc_reg_507 |   32   |
|  reg_file_15_loc_reg_513 |   32   |
|  reg_file_16_loc_reg_519 |   32   |
|  reg_file_17_loc_reg_525 |   32   |
|  reg_file_18_loc_reg_531 |   32   |
|  reg_file_19_loc_reg_537 |   32   |
|  reg_file_1_loc_reg_429  |   32   |
|  reg_file_20_loc_reg_543 |   32   |
|  reg_file_21_loc_reg_549 |   32   |
|  reg_file_22_loc_reg_555 |   32   |
|  reg_file_23_loc_reg_561 |   32   |
|  reg_file_24_loc_reg_567 |   32   |
|  reg_file_25_loc_reg_573 |   32   |
|  reg_file_26_loc_reg_579 |   32   |
|  reg_file_27_loc_reg_585 |   32   |
|  reg_file_28_loc_reg_591 |   32   |
|  reg_file_29_loc_reg_597 |   32   |
|  reg_file_2_loc_reg_435  |   32   |
|  reg_file_30_loc_reg_603 |   32   |
|  reg_file_31_loc_reg_609 |   32   |
|  reg_file_3_loc_reg_441  |   32   |
|  reg_file_4_loc_reg_447  |   32   |
|  reg_file_5_loc_reg_453  |   32   |
|  reg_file_6_loc_reg_459  |   32   |
|  reg_file_7_loc_reg_465  |   32   |
|  reg_file_8_loc_reg_471  |   32   |
|  reg_file_9_loc_reg_477  |   32   |
|   reg_file_loc_reg_423   |   32   |
+--------------------------+--------+
|           Total          |  1072  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   15   |  5252  |  2318  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |  1072  |    -   |
+-----------+--------+--------+--------+
|   Total   |   15   |  6324  |  2318  |
+-----------+--------+--------+--------+
