TimeQuest Timing Analyzer report for Question1
Fri May 20 12:56:55 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'
 12. Slow Model Setup: 'CLK50'
 13. Slow Model Setup: 'CLK~'
 14. Slow Model Hold: 'CLK50'
 15. Slow Model Hold: 'CLK~'
 16. Slow Model Hold: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'
 17. Slow Model Recovery: 'CLK~'
 18. Slow Model Removal: 'CLK~'
 19. Slow Model Minimum Pulse Width: 'CLK50'
 20. Slow Model Minimum Pulse Width: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'
 21. Slow Model Minimum Pulse Width: 'CLK~'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Output Enable Times
 27. Minimum Output Enable Times
 28. Output Disable Times
 29. Minimum Output Disable Times
 30. Fast Model Setup Summary
 31. Fast Model Hold Summary
 32. Fast Model Recovery Summary
 33. Fast Model Removal Summary
 34. Fast Model Minimum Pulse Width Summary
 35. Fast Model Setup: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'
 36. Fast Model Setup: 'CLK50'
 37. Fast Model Setup: 'CLK~'
 38. Fast Model Hold: 'CLK50'
 39. Fast Model Hold: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'
 40. Fast Model Hold: 'CLK~'
 41. Fast Model Recovery: 'CLK~'
 42. Fast Model Removal: 'CLK~'
 43. Fast Model Minimum Pulse Width: 'CLK50'
 44. Fast Model Minimum Pulse Width: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'
 45. Fast Model Minimum Pulse Width: 'CLK~'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Output Enable Times
 51. Minimum Output Enable Times
 52. Output Disable Times
 53. Minimum Output Disable Times
 54. Multicorner Timing Analysis Summary
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Setup Transfers
 60. Hold Transfers
 61. Recovery Transfers
 62. Removal Transfers
 63. Report TCCS
 64. Report RSKM
 65. Unconstrained Paths
 66. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Question1                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                           ;
+-----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------+
; Clock Name                              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                     ;
+-----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------+
; CLK50                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK50 }                                   ;
; CLK~                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK~ }                                    ;
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { NewLCD:inst3|LCD_Display:inst|CLK_400HZ } ;
+-----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                ;
+------------+-----------------+-----------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note                                                          ;
+------------+-----------------+-----------------------------------------+---------------------------------------------------------------+
; 142.01 MHz ; 142.01 MHz      ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;                                                               ;
; 208.59 MHz ; 200.0 MHz       ; CLK50                                   ; limit due to high minimum pulse width violation (tch)         ;
; 515.46 MHz ; 450.05 MHz      ; CLK~                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-----------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------+
; Slow Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; -6.042 ; -90.340       ;
; CLK50                                   ; -3.794 ; -220.032      ;
; CLK~                                    ; -0.940 ; -4.692        ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; CLK50                                   ; -2.550 ; -2.550        ;
; CLK~                                    ; 0.220  ; 0.000         ;
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.391  ; 0.000         ;
+-----------------------------------------+--------+---------------+


+-------------------------------+
; Slow Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK~  ; 0.455 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK~  ; 0.315 ; 0.000         ;
+-------+-------+---------------+


+------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; CLK50                                   ; -2.000 ; -168.380      ;
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; -1.423 ; -53.230       ;
; CLK~                                    ; -1.222 ; -9.222        ;
+-----------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                         ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -6.042 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 7.022      ;
; -6.042 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 7.022      ;
; -6.042 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 7.022      ;
; -6.042 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 7.022      ;
; -6.042 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 7.022      ;
; -6.030 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 7.010      ;
; -6.030 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 7.010      ;
; -6.030 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 7.010      ;
; -6.030 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 7.010      ;
; -6.030 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 7.010      ;
; -5.783 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg                    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.908      ;
; -5.783 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.908      ;
; -5.783 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.908      ;
; -5.783 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.908      ;
; -5.783 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.908      ;
; -5.783 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.908      ;
; -5.783 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.908      ;
; -5.783 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.908      ;
; -5.783 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.908      ;
; -5.771 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg                    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.896      ;
; -5.771 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.896      ;
; -5.771 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.896      ;
; -5.771 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.896      ;
; -5.771 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.896      ;
; -5.771 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.896      ;
; -5.771 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.896      ;
; -5.771 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.896      ;
; -5.771 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.896      ;
; -5.690 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 6.670      ;
; -5.690 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 6.670      ;
; -5.690 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 6.670      ;
; -5.690 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 6.670      ;
; -5.690 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 6.670      ;
; -5.690 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 6.670      ;
; -5.690 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 6.670      ;
; -5.690 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 6.670      ;
; -5.690 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 6.670      ;
; -5.690 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 6.670      ;
; -5.689 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 6.669      ;
; -5.689 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 6.669      ;
; -5.689 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 6.669      ;
; -5.689 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 6.669      ;
; -5.689 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 6.669      ;
; -5.643 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 6.623      ;
; -5.643 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 6.623      ;
; -5.643 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 6.623      ;
; -5.643 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 6.623      ;
; -5.643 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 6.623      ;
; -5.598 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg                    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.723      ;
; -5.598 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg                    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.723      ;
; -5.598 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.723      ;
; -5.598 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.723      ;
; -5.598 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.723      ;
; -5.598 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.723      ;
; -5.598 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.723      ;
; -5.598 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.723      ;
; -5.598 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.723      ;
; -5.598 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.723      ;
; -5.598 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.723      ;
; -5.598 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.723      ;
; -5.598 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.723      ;
; -5.598 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.723      ;
; -5.598 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.723      ;
; -5.598 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.723      ;
; -5.598 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.723      ;
; -5.598 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.723      ;
; -5.597 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg                    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.722      ;
; -5.597 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.722      ;
; -5.597 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.722      ;
; -5.597 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.722      ;
; -5.597 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.722      ;
; -5.597 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.722      ;
; -5.597 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.722      ;
; -5.597 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.722      ;
; -5.597 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.722      ;
; -5.471 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 6.451      ;
; -5.471 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 6.451      ;
; -5.471 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 6.451      ;
; -5.471 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 6.451      ;
; -5.471 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.056     ; 6.451      ;
; -5.384 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg                    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.509      ;
; -5.384 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.509      ;
; -5.384 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.509      ;
; -5.384 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.509      ;
; -5.384 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.509      ;
; -5.384 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.509      ;
; -5.384 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.509      ;
; -5.384 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.509      ;
; -5.384 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.509      ;
; -5.379 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg                    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.504      ;
; -5.379 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.504      ;
; -5.379 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.504      ;
; -5.379 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.504      ;
; -5.379 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.504      ;
; -5.379 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.504      ;
; -5.379 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.504      ;
; -5.379 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.504      ;
; -5.379 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; 0.089      ; 6.504      ;
; -4.584 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.058     ; 5.562      ;
; -4.584 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.058     ; 5.562      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK50'                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -3.794 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst|dataB[7]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.773      ;
; -3.794 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst|dataB[7]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.773      ;
; -3.794 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst|dataB[7]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.773      ;
; -3.794 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst|dataB[7]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.773      ;
; -3.794 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst|dataB[7]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.773      ;
; -3.794 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst|dataB[7]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.773      ;
; -3.794 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; BubbleSort:inst|dataB[7]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.773      ;
; -3.794 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; BubbleSort:inst|dataB[7]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.773      ;
; -3.794 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; BubbleSort:inst|dataB[7]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.773      ;
; -3.790 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst|dataA[7]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.769      ;
; -3.790 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst|dataA[7]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.769      ;
; -3.790 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst|dataA[7]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.769      ;
; -3.790 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst|dataA[7]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.769      ;
; -3.790 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst|dataA[7]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.769      ;
; -3.790 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst|dataA[7]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.769      ;
; -3.790 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; BubbleSort:inst|dataA[7]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.769      ;
; -3.790 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; BubbleSort:inst|dataA[7]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.769      ;
; -3.790 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; BubbleSort:inst|dataA[7]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.769      ;
; -3.783 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst|dataA[3]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.762      ;
; -3.783 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst|dataA[3]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.762      ;
; -3.783 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst|dataA[3]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.762      ;
; -3.783 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst|dataA[3]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.762      ;
; -3.783 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst|dataA[3]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.762      ;
; -3.783 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst|dataA[3]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.762      ;
; -3.783 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; BubbleSort:inst|dataA[3]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.762      ;
; -3.783 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; BubbleSort:inst|dataA[3]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.762      ;
; -3.783 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; BubbleSort:inst|dataA[3]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.762      ;
; -3.780 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst|dataB[3]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.759      ;
; -3.780 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst|dataB[3]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.759      ;
; -3.780 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst|dataB[3]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.759      ;
; -3.780 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst|dataB[3]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.759      ;
; -3.780 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst|dataB[3]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.759      ;
; -3.780 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst|dataB[3]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.759      ;
; -3.780 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; BubbleSort:inst|dataB[3]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.759      ;
; -3.780 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; BubbleSort:inst|dataB[3]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.759      ;
; -3.780 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; BubbleSort:inst|dataB[3]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.759      ;
; -3.581 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst|dataB[5]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.560      ;
; -3.581 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst|dataB[5]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.560      ;
; -3.581 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst|dataB[5]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.560      ;
; -3.581 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst|dataB[5]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.560      ;
; -3.581 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst|dataB[5]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.560      ;
; -3.581 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst|dataB[5]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.560      ;
; -3.581 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; BubbleSort:inst|dataB[5]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.560      ;
; -3.581 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; BubbleSort:inst|dataB[5]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.560      ;
; -3.581 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; BubbleSort:inst|dataB[5]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.560      ;
; -3.579 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst|dataA[5]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.558      ;
; -3.579 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst|dataA[5]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.558      ;
; -3.579 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst|dataA[5]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.558      ;
; -3.579 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst|dataA[5]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.558      ;
; -3.579 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst|dataA[5]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.558      ;
; -3.579 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst|dataA[5]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.558      ;
; -3.579 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; BubbleSort:inst|dataA[5]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.558      ;
; -3.579 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; BubbleSort:inst|dataA[5]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.558      ;
; -3.579 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; BubbleSort:inst|dataA[5]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.558      ;
; -3.495 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst|dataA[1]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.474      ;
; -3.495 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst|dataA[1]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.474      ;
; -3.495 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst|dataA[1]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.474      ;
; -3.495 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst|dataA[1]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.474      ;
; -3.495 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst|dataA[1]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.474      ;
; -3.495 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst|dataA[1]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.474      ;
; -3.495 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; BubbleSort:inst|dataA[1]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.474      ;
; -3.495 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; BubbleSort:inst|dataA[1]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.474      ;
; -3.495 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; BubbleSort:inst|dataA[1]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.474      ;
; -3.494 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst|dataB[1]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.473      ;
; -3.494 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst|dataB[1]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.473      ;
; -3.494 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst|dataB[1]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.473      ;
; -3.494 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst|dataB[1]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.473      ;
; -3.494 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst|dataB[1]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.473      ;
; -3.494 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst|dataB[1]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.473      ;
; -3.494 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; BubbleSort:inst|dataB[1]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.473      ;
; -3.494 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; BubbleSort:inst|dataB[1]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.473      ;
; -3.494 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; BubbleSort:inst|dataB[1]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.473      ;
; -3.361 ; BubbleSort:inst|dataB[0]                                                                                      ; BubbleSort:inst|state.Waiting     ; CLK50        ; CLK50       ; 1.000        ; -0.004     ; 4.393      ;
; -3.344 ; BubbleSort:inst|dataB[0]                                                                                      ; BubbleSort:inst|state.SendAddrB_w ; CLK50        ; CLK50       ; 1.000        ; -0.004     ; 4.376      ;
; -3.344 ; BubbleSort:inst|dataB[0]                                                                                      ; BubbleSort:inst|state.SendAddrA_r ; CLK50        ; CLK50       ; 1.000        ; -0.004     ; 4.376      ;
; -3.321 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst|dataA[6]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.300      ;
; -3.321 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst|dataA[6]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.300      ;
; -3.321 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst|dataA[6]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.300      ;
; -3.321 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst|dataA[6]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.300      ;
; -3.321 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst|dataA[6]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.300      ;
; -3.321 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst|dataA[6]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.300      ;
; -3.321 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; BubbleSort:inst|dataA[6]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.300      ;
; -3.321 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; BubbleSort:inst|dataA[6]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.300      ;
; -3.321 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; BubbleSort:inst|dataA[6]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.300      ;
; -3.319 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst|dataB[6]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.298      ;
; -3.319 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst|dataB[6]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.298      ;
; -3.319 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst|dataB[6]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.298      ;
; -3.319 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst|dataB[6]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.298      ;
; -3.319 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst|dataB[6]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.298      ;
; -3.319 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst|dataB[6]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.298      ;
; -3.319 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; BubbleSort:inst|dataB[6]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.298      ;
; -3.319 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; BubbleSort:inst|dataB[6]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.298      ;
; -3.319 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; BubbleSort:inst|dataB[6]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.298      ;
; -3.299 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst|dataA[0]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.278      ;
; -3.299 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst|dataA[0]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.278      ;
; -3.299 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst|dataA[0]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.278      ;
; -3.299 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst|dataA[0]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.278      ;
; -3.299 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst|dataA[0]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.278      ;
; -3.299 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst|dataA[0]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.278      ;
; -3.299 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; BubbleSort:inst|dataA[0]          ; CLK50        ; CLK50       ; 1.000        ; -0.057     ; 4.278      ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK~'                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.940 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.976      ;
; -0.904 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.940      ;
; -0.869 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.905      ;
; -0.833 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.869      ;
; -0.799 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.835      ;
; -0.763 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.799      ;
; -0.728 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.764      ;
; -0.710 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.746      ;
; -0.692 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.728      ;
; -0.692 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.728      ;
; -0.674 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.710      ;
; -0.639 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.675      ;
; -0.621 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.657      ;
; -0.603 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.639      ;
; -0.590 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.626      ;
; -0.569 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.605      ;
; -0.568 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.604      ;
; -0.533 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.569      ;
; -0.532 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.568      ;
; -0.519 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.555      ;
; -0.498 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.534      ;
; -0.497 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.533      ;
; -0.462 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.498      ;
; -0.462 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.498      ;
; -0.461 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.497      ;
; -0.446 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.482      ;
; -0.427 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.463      ;
; -0.426 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.462      ;
; -0.076 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.112      ;
; -0.076 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.112      ;
; -0.075 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.111      ;
; -0.060 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.096      ;
; -0.044 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.080      ;
; -0.044 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.080      ;
; -0.043 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 1.079      ;
; 0.056  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.980      ;
; 0.550  ; BubbleSort:inst|state.Waiting                                                          ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; CLK50        ; CLK~        ; 0.500        ; 1.504      ; 1.490      ;
; 0.550  ; BubbleSort:inst|state.Waiting                                                          ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; CLK50        ; CLK~        ; 0.500        ; 1.504      ; 1.490      ;
; 0.550  ; BubbleSort:inst|state.Waiting                                                          ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; CLK50        ; CLK~        ; 0.500        ; 1.504      ; 1.490      ;
; 0.550  ; BubbleSort:inst|state.Waiting                                                          ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; CLK50        ; CLK~        ; 0.500        ; 1.504      ; 1.490      ;
; 0.550  ; BubbleSort:inst|state.Waiting                                                          ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; CLK50        ; CLK~        ; 0.500        ; 1.504      ; 1.490      ;
; 0.550  ; BubbleSort:inst|state.Waiting                                                          ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; CLK50        ; CLK~        ; 0.500        ; 1.504      ; 1.490      ;
; 0.550  ; BubbleSort:inst|state.Waiting                                                          ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK50        ; CLK~        ; 0.500        ; 1.504      ; 1.490      ;
; 0.550  ; BubbleSort:inst|state.Waiting                                                          ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK50        ; CLK~        ; 0.500        ; 1.504      ; 1.490      ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK50'                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                      ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -2.550 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ                                                                      ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; CLK50       ; 0.000        ; 2.691      ; 0.657      ;
; -2.050 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ                                                                      ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; CLK50       ; -0.500       ; 2.691      ; 0.657      ;
; 0.391  ; BubbleSort:inst|Flag                              ; BubbleSort:inst|Flag                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; BubbleSort:inst|state.GetB                        ; BubbleSort:inst|state.GetB                                                                                   ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; BubbleSort:inst|state.GetA                        ; BubbleSort:inst|state.GetA                                                                                   ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; BubbleSort:inst|delay                             ; BubbleSort:inst|delay                                                                                        ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.657      ;
; 0.526  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.792      ;
; 0.561  ; BubbleSort:inst|delay                             ; BubbleSort:inst|state.GetB                                                                                   ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.827      ;
; 0.561  ; BubbleSort:inst|delay                             ; BubbleSort:inst|state.GetA                                                                                   ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.827      ;
; 0.664  ; BubbleSort:inst|state.SendAddrB_w                 ; BubbleSort:inst|state.WriteB                                                                                 ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.930      ;
; 0.670  ; BubbleSort:inst|state.WriteB                      ; BubbleSort:inst|state.SendAddrA_w                                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.936      ;
; 0.711  ; BubbleSort:inst|state.CheckLoop                   ; BubbleSort:inst|state.SendAddrA_r                                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.977      ;
; 0.713  ; BubbleSort:inst|state.CheckLoop                   ; BubbleSort:inst|state.Waiting                                                                                ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.979      ;
; 0.714  ; BubbleSort:inst|state.CheckLoop                   ; BubbleSort:inst|state.SendAddrB_w                                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.980      ;
; 0.768  ; BubbleSort:inst|state.GetA                        ; BubbleSort:inst|delay                                                                                        ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.034      ;
; 0.788  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.054      ;
; 0.795  ; BubbleSort:inst|state.SendAddrB_r                 ; BubbleSort:inst|state.GetB                                                                                   ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.061      ;
; 0.797  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.063      ;
; 0.802  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.068      ;
; 0.804  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.070      ;
; 0.805  ; BubbleSort:inst|state.SendAddrA_r                 ; BubbleSort:inst|state.GetA                                                                                   ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.072      ;
; 0.813  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.079      ;
; 0.814  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.080      ;
; 0.815  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.081      ;
; 0.817  ; BubbleSort:inst|state.Waiting                     ; lpm_ff:inst6|dffs[6]                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; 0.001      ; 1.084      ;
; 0.821  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.087      ;
; 0.834  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.100      ;
; 0.836  ; BubbleSort:inst|count[3]                          ; BubbleSort:inst|count[3]                                                                                     ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.102      ;
; 0.836  ; BubbleSort:inst|count[5]                          ; BubbleSort:inst|count[5]                                                                                     ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.102      ;
; 0.837  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.103      ;
; 0.838  ; BubbleSort:inst|count[7]                          ; BubbleSort:inst|count[7]                                                                                     ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.104      ;
; 0.844  ; BubbleSort:inst|count[1]                          ; BubbleSort:inst|count[1]                                                                                     ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.110      ;
; 0.845  ; BubbleSort:inst|count[0]                          ; BubbleSort:inst|count[0]                                                                                     ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.111      ;
; 0.845  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.111      ;
; 0.846  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.112      ;
; 0.848  ; BubbleSort:inst|state.CheckLoop                   ; BubbleSort:inst|state.Compare                                                                                ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.114      ;
; 0.853  ; BubbleSort:inst|state.GetB                        ; BubbleSort:inst|state.Compare                                                                                ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.119      ;
; 0.854  ; BubbleSort:inst|state.CheckLoop                   ; BubbleSort:inst|state.CheckFlag                                                                              ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.120      ;
; 0.854  ; BubbleSort:inst|state.CheckLoop                   ; BubbleSort:inst|state.SendAddrB_r                                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.120      ;
; 0.854  ; BubbleSort:inst|state.GetB                        ; BubbleSort:inst|delay                                                                                        ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.120      ;
; 0.936  ; BubbleSort:inst|state.WriteA                      ; BubbleSort:inst|state.CheckLoop                                                                              ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.202      ;
; 0.958  ; BubbleSort:inst|state.Compare                     ; BubbleSort:inst|state.SendAddrB_w                                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.224      ;
; 0.961  ; BubbleSort:inst|state.Waiting                     ; BubbleSort:inst|state.SendAddrA_r                                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.227      ;
; 0.963  ; BubbleSort:inst|state.Waiting                     ; BubbleSort:inst|state.Waiting                                                                                ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.229      ;
; 0.981  ; BubbleSort:inst|count[0]                          ; lpm_ff:inst6|dffs[0]                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; -0.003     ; 1.244      ;
; 0.983  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.249      ;
; 0.983  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.249      ;
; 0.987  ; BubbleSort:inst|count[5]                          ; lpm_ff:inst6|dffs[5]                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; -0.003     ; 1.250      ;
; 0.997  ; BubbleSort:inst|state.Compare                     ; BubbleSort:inst|state.CheckLoop                                                                              ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.263      ;
; 1.016  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.282      ;
; 1.021  ; BubbleSort:inst|count[2]                          ; lpm_ff:inst6|dffs[2]                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; -0.003     ; 1.284      ;
; 1.035  ; BubbleSort:inst|count[6]                          ; BubbleSort:inst|count[6]                                                                                     ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.301      ;
; 1.070  ; BubbleSort:inst|state.GetA                        ; BubbleSort:inst|state.SendAddrB_r                                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.336      ;
; 1.083  ; BubbleSort:inst|state.Waiting                     ; lpm_ff:inst6|dffs[2]                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; 0.001      ; 1.350      ;
; 1.097  ; BubbleSort:inst|state.Waiting                     ; lpm_ff:inst6|dffs[0]                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; 0.001      ; 1.364      ;
; 1.098  ; BubbleSort:inst|state.Waiting                     ; lpm_ff:inst6|dffs[5]                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; 0.001      ; 1.365      ;
; 1.103  ; BubbleSort:inst|count[1]                          ; lpm_ff:inst6|dffs[1]                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; -0.003     ; 1.366      ;
; 1.106  ; BubbleSort:inst|state.SendAddrA_w                 ; BubbleSort:inst|state.WriteA                                                                                 ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.372      ;
; 1.108  ; BubbleSort:inst|state.Waiting                     ; lpm_ff:inst6|dffs[1]                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; 0.001      ; 1.375      ;
; 1.110  ; BubbleSort:inst|count[4]                          ; lpm_ff:inst6|dffs[4]                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; -0.003     ; 1.373      ;
; 1.119  ; BubbleSort:inst|state.Waiting                     ; lpm_ff:inst6|dffs[3]                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; 0.001      ; 1.386      ;
; 1.120  ; BubbleSort:inst|count[7]                          ; lpm_ff:inst6|dffs[7]                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; -0.003     ; 1.383      ;
; 1.120  ; BubbleSort:inst|dataA[7]                          ; BubbleSort:inst|Flag                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.386      ;
; 1.122  ; BubbleSort:inst|state.Waiting                     ; lpm_ff:inst6|dffs[7]                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; 0.001      ; 1.389      ;
; 1.123  ; BubbleSort:inst|state.Waiting                     ; lpm_ff:inst6|dffs[4]                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; 0.001      ; 1.390      ;
; 1.153  ; BubbleSort:inst|dataB[2]                          ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK50                                   ; CLK50       ; 0.000        ; 0.056      ; 1.443      ;
; 1.158  ; BubbleSort:inst|dataB[4]                          ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK50                                   ; CLK50       ; 0.000        ; 0.056      ; 1.448      ;
; 1.158  ; BubbleSort:inst|dataB[3]                          ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK50                                   ; CLK50       ; 0.000        ; 0.056      ; 1.448      ;
; 1.159  ; BubbleSort:inst|dataB[0]                          ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK50                                   ; CLK50       ; 0.000        ; 0.056      ; 1.449      ;
; 1.161  ; BubbleSort:inst|dataB[6]                          ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK50                                   ; CLK50       ; 0.000        ; 0.056      ; 1.451      ;
; 1.161  ; BubbleSort:inst|dataB[5]                          ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK50                                   ; CLK50       ; 0.000        ; 0.056      ; 1.451      ;
; 1.165  ; BubbleSort:inst|dataB[7]                          ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK50                                   ; CLK50       ; 0.000        ; 0.056      ; 1.455      ;
; 1.180  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.446      ;
; 1.185  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.451      ;
; 1.185  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.451      ;
; 1.187  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.453      ;
; 1.189  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.455      ;
; 1.196  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.462      ;
; 1.197  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.463      ;
; 1.207  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.473      ;
; 1.220  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.486      ;
; 1.223  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.489      ;
; 1.224  ; BubbleSort:inst|count[3]                          ; BubbleSort:inst|count[4]                                                                                     ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; BubbleSort:inst|count[5]                          ; BubbleSort:inst|count[6]                                                                                     ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.490      ;
; 1.231  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.497      ;
; 1.231  ; BubbleSort:inst|count[0]                          ; BubbleSort:inst|count[1]                                                                                     ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.497      ;
; 1.232  ; BubbleSort:inst|count[1]                          ; BubbleSort:inst|count[2]                                                                                     ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.498      ;
; 1.232  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.498      ;
; 1.232  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.498      ;
; 1.245  ; BubbleSort:inst|state.Compare                     ; BubbleSort:inst|Flag                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; 0.004      ; 1.515      ;
; 1.249  ; BubbleSort:inst|state.CheckFlag                   ; BubbleSort:inst|state.SendAddrA_r                                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.515      ;
; 1.251  ; BubbleSort:inst|state.CheckFlag                   ; BubbleSort:inst|state.Waiting                                                                                ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.517      ;
; 1.251  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.517      ;
; 1.256  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.522      ;
; 1.256  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.522      ;
+--------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK~'                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.220 ; BubbleSort:inst|state.Waiting                                                          ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; CLK50        ; CLK~        ; -0.500       ; 1.504      ; 1.490      ;
; 0.220 ; BubbleSort:inst|state.Waiting                                                          ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; CLK50        ; CLK~        ; -0.500       ; 1.504      ; 1.490      ;
; 0.220 ; BubbleSort:inst|state.Waiting                                                          ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; CLK50        ; CLK~        ; -0.500       ; 1.504      ; 1.490      ;
; 0.220 ; BubbleSort:inst|state.Waiting                                                          ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; CLK50        ; CLK~        ; -0.500       ; 1.504      ; 1.490      ;
; 0.220 ; BubbleSort:inst|state.Waiting                                                          ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; CLK50        ; CLK~        ; -0.500       ; 1.504      ; 1.490      ;
; 0.220 ; BubbleSort:inst|state.Waiting                                                          ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; CLK50        ; CLK~        ; -0.500       ; 1.504      ; 1.490      ;
; 0.220 ; BubbleSort:inst|state.Waiting                                                          ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK50        ; CLK~        ; -0.500       ; 1.504      ; 1.490      ;
; 0.220 ; BubbleSort:inst|state.Waiting                                                          ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK50        ; CLK~        ; -0.500       ; 1.504      ; 1.490      ;
; 0.714 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.980      ;
; 0.813 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.080      ;
; 0.830 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.096      ;
; 0.845 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.112      ;
; 1.196 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.462      ;
; 1.197 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.463      ;
; 1.216 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.482      ;
; 1.231 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.497      ;
; 1.232 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.498      ;
; 1.232 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.498      ;
; 1.267 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.533      ;
; 1.268 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.534      ;
; 1.289 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.555      ;
; 1.302 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.568      ;
; 1.303 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.569      ;
; 1.338 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.604      ;
; 1.339 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.605      ;
; 1.360 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.626      ;
; 1.373 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.639      ;
; 1.391 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.657      ;
; 1.409 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.675      ;
; 1.444 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.710      ;
; 1.462 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.728      ;
; 1.462 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.728      ;
; 1.480 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.746      ;
; 1.498 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.764      ;
; 1.533 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.799      ;
; 1.569 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.835      ;
; 1.603 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.869      ;
; 1.639 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.905      ;
; 1.674 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.940      ;
; 1.710 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.976      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                                                                                    ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.391 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E                                                                             ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2         ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2                                                                           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2        ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3        ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET      ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF   ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON    ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET      ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]              ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]              ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]              ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]              ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]              ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|LCD_RS                     ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|LCD_E                      ; NewLCD:inst3|LCD_Display:inst|LCD_E                                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.523 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON    ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_ON                                                                             ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2         ; NewLCD:inst3|LCD_Display:inst|state.LINE2                                                                                  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.791      ;
; 0.528 ; NewLCD:inst3|LCD_Display:inst|state.FUNC_SET             ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.794      ;
; 0.553 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.819      ;
; 0.651 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF   ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_OFF                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.917      ;
; 0.652 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3        ; NewLCD:inst3|LCD_Display:inst|state.RESET3                                                                                 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.918      ;
; 0.696 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2        ; NewLCD:inst3|LCD_Display:inst|state.RESET2                                                                                 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.962      ;
; 0.711 ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String  ; NewLCD:inst3|LCD_Display:inst|state.Print_String                                                                           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.001     ; 0.976      ;
; 0.775 ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET      ; NewLCD:inst3|LCD_Display:inst|state.FUNC_SET                                                                               ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.041      ;
; 0.781 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|LCD_E                                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.047      ;
; 0.783 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_OFF                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.049      ;
; 0.783 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.FUNC_SET                                                                               ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.049      ;
; 0.784 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.050      ;
; 0.785 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.051      ;
; 0.785 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.RESET3                                                                                 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.051      ;
; 0.786 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.052      ;
; 0.787 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.053      ;
; 0.787 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.053      ;
; 0.805 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_ON           ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.071      ;
; 0.809 ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME   ; NewLCD:inst3|LCD_Display:inst|state.RETURN_HOME                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.001     ; 1.074      ;
; 0.809 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR        ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_OFF          ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.076      ;
; 0.811 ; NewLCD:inst3|LCD_Display:inst|state.RESET3               ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.077      ;
; 0.814 ; NewLCD:inst3|LCD_Display:inst|state.RESET2               ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.080      ;
; 0.818 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2                                                                           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.084      ;
; 0.937 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]              ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.058      ; 1.229      ;
; 0.955 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]              ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.058      ; 1.247      ;
; 0.959 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]              ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.058      ; 1.251      ;
; 0.971 ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET      ; NewLCD:inst3|LCD_Display:inst|state.MODE_SET                                                                               ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.237      ;
; 0.986 ; NewLCD:inst3|LCD_Display:inst|state.RESET1               ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.003     ; 1.249      ;
; 1.003 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.269      ;
; 1.025 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.291      ;
; 1.042 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 1.309      ;
; 1.067 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.333      ;
; 1.067 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_ON                                                                             ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.333      ;
; 1.084 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2                                                                           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.350      ;
; 1.091 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.RESET2                                                                                 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.357      ;
; 1.125 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.391      ;
; 1.137 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|state.HOLD                                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.403      ;
; 1.188 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.LINE2                                                                                  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.454      ;
; 1.196 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.Print_String                                                                           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.462      ;
; 1.198 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.MODE_SET                                                                               ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.464      ;
; 1.261 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.003      ; 1.530      ;
; 1.263 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.003      ; 1.532      ;
; 1.272 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.538      ;
; 1.274 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.540      ;
; 1.296 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.562      ;
; 1.297 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.563      ;
; 1.297 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.563      ;
; 1.298 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.564      ;
; 1.298 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.564      ;
; 1.299 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.565      ;
; 1.303 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.569      ;
; 1.303 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|LCD_E                                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.569      ;
; 1.304 ; NewLCD:inst3|LCD_Display:inst|state.MODE_SET             ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.003      ; 1.573      ;
; 1.326 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E                                                                             ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.592      ;
; 1.348 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.614      ;
; 1.367 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.RETURN_HOME                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.633      ;
; 1.368 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.634      ;
; 1.383 ; NewLCD:inst3|LCD_Display:inst|state.LINE2                ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.649      ;
; 1.399 ; NewLCD:inst3|LCD_Display:inst|state.RETURN_HOME          ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 1.666      ;
; 1.467 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 1.734      ;
; 1.468 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 1.735      ;
; 1.468 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 1.735      ;
; 1.469 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 1.736      ;
; 1.469 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 1.736      ;
; 1.469 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 1.736      ;
; 1.488 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]              ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.058      ; 1.780      ;
; 1.517 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]              ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.058      ; 1.809      ;
; 1.536 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.802      ;
; 1.551 ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String  ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.817      ;
; 1.583 ; NewLCD:inst3|LCD_Display:inst|state.RETURN_HOME          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.849      ;
; 1.613 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 1.880      ;
; 1.617 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.003      ; 1.886      ;
; 1.617 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.003      ; 1.886      ;
; 1.625 ; NewLCD:inst3|LCD_Display:inst|state.LINE2                ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 1.892      ;
; 1.667 ; NewLCD:inst3|LCD_Display:inst|state.MODE_SET             ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 1.934      ;
; 1.672 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|LCD_RW_INT                                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.003      ; 1.941      ;
; 1.672 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.003      ; 1.941      ;
; 1.672 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.003      ; 1.941      ;
; 1.675 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]              ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.941      ;
+-------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLK~'                                                                                                                                                                          ;
+-------+-------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.455 ; BubbleSort:inst|state.Waiting ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; CLK50        ; CLK~        ; 0.500        ; 1.504      ; 1.585      ;
; 0.455 ; BubbleSort:inst|state.Waiting ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; CLK50        ; CLK~        ; 0.500        ; 1.504      ; 1.585      ;
; 0.455 ; BubbleSort:inst|state.Waiting ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; CLK50        ; CLK~        ; 0.500        ; 1.504      ; 1.585      ;
; 0.455 ; BubbleSort:inst|state.Waiting ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; CLK50        ; CLK~        ; 0.500        ; 1.504      ; 1.585      ;
; 0.455 ; BubbleSort:inst|state.Waiting ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; CLK50        ; CLK~        ; 0.500        ; 1.504      ; 1.585      ;
; 0.455 ; BubbleSort:inst|state.Waiting ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; CLK50        ; CLK~        ; 0.500        ; 1.504      ; 1.585      ;
; 0.455 ; BubbleSort:inst|state.Waiting ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK50        ; CLK~        ; 0.500        ; 1.504      ; 1.585      ;
; 0.455 ; BubbleSort:inst|state.Waiting ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK50        ; CLK~        ; 0.500        ; 1.504      ; 1.585      ;
+-------+-------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLK~'                                                                                                                                                                           ;
+-------+-------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.315 ; BubbleSort:inst|state.Waiting ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; CLK50        ; CLK~        ; -0.500       ; 1.504      ; 1.585      ;
; 0.315 ; BubbleSort:inst|state.Waiting ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; CLK50        ; CLK~        ; -0.500       ; 1.504      ; 1.585      ;
; 0.315 ; BubbleSort:inst|state.Waiting ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; CLK50        ; CLK~        ; -0.500       ; 1.504      ; 1.585      ;
; 0.315 ; BubbleSort:inst|state.Waiting ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; CLK50        ; CLK~        ; -0.500       ; 1.504      ; 1.585      ;
; 0.315 ; BubbleSort:inst|state.Waiting ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; CLK50        ; CLK~        ; -0.500       ; 1.504      ; 1.585      ;
; 0.315 ; BubbleSort:inst|state.Waiting ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; CLK50        ; CLK~        ; -0.500       ; 1.504      ; 1.585      ;
; 0.315 ; BubbleSort:inst|state.Waiting ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK50        ; CLK~        ; -0.500       ; 1.504      ; 1.585      ;
; 0.315 ; BubbleSort:inst|state.Waiting ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK50        ; CLK~        ; -0.500       ; 1.504      ; 1.585      ;
+-------+-------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK50'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK50 ; Rise       ; CLK50                                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|Flag                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|Flag                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|count[0]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|count[0]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|count[1]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|count[1]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|count[2]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|count[2]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|count[3]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|count[3]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|count[4]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|count[4]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|count[5]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|count[5]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|count[6]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|count[6]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|count[7]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|count[7]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|dataA[0]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|dataA[0]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|dataA[1]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|dataA[1]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|dataA[2]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|dataA[2]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|dataA[3]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|dataA[3]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|dataA[4]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|dataA[4]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|dataA[5]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|dataA[5]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|dataA[6]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|dataA[6]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|dataA[7]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|dataA[7]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|dataB[0]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|dataB[0]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|dataB[1]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|dataB[1]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|dataB[2]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|dataB[2]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|dataB[3]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|dataB[3]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|dataB[4]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|dataB[4]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|dataB[5]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|dataB[5]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|dataB[6]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|dataB[6]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|dataB[7]                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_E                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_E                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_RW_INT                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_RW_INT                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_OFF                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_OFF                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_ON                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_ON                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.FUNC_SET                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.FUNC_SET                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.HOLD                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.HOLD                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.LINE2                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.LINE2                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.MODE_SET                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.MODE_SET                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.Print_String                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.Print_String                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET1                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET1                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET2                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET2                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET3                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET3                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RETURN_HOME                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RETURN_HOME                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[0]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[0]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[1]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[1]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[2]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[2]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[3]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[3]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[4]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[4]|clk                                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK~'                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; CLK~  ; Rise       ; CLK~                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK~  ; Rise       ; CLK~|combout                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK~  ; Rise       ; CLK~|combout                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK~  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK~  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK~  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK~  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK~  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK~  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK~  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK~  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK~  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK~  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK~  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK~  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK~  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK~  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK~  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK~  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                    ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; A[*]      ; CLK50                                   ; 4.097  ; 4.097  ; Rise       ; CLK50                                   ;
;  A[0]     ; CLK50                                   ; 0.681  ; 0.681  ; Rise       ; CLK50                                   ;
;  A[1]     ; CLK50                                   ; 0.623  ; 0.623  ; Rise       ; CLK50                                   ;
;  A[2]     ; CLK50                                   ; -0.297 ; -0.297 ; Rise       ; CLK50                                   ;
;  A[3]     ; CLK50                                   ; -0.282 ; -0.282 ; Rise       ; CLK50                                   ;
;  A[4]     ; CLK50                                   ; -0.311 ; -0.311 ; Rise       ; CLK50                                   ;
;  A[5]     ; CLK50                                   ; 4.000  ; 4.000  ; Rise       ; CLK50                                   ;
;  A[6]     ; CLK50                                   ; 4.097  ; 4.097  ; Rise       ; CLK50                                   ;
;  A[7]     ; CLK50                                   ; 4.049  ; 4.049  ; Rise       ; CLK50                                   ;
; B[*]      ; CLK50                                   ; 6.042  ; 6.042  ; Rise       ; CLK50                                   ;
;  B[0]     ; CLK50                                   ; 2.488  ; 2.488  ; Rise       ; CLK50                                   ;
;  B[1]     ; CLK50                                   ; 2.173  ; 2.173  ; Rise       ; CLK50                                   ;
;  B[2]     ; CLK50                                   ; 2.827  ; 2.827  ; Rise       ; CLK50                                   ;
;  B[3]     ; CLK50                                   ; 2.554  ; 2.554  ; Rise       ; CLK50                                   ;
;  B[4]     ; CLK50                                   ; 6.042  ; 6.042  ; Rise       ; CLK50                                   ;
;  B[5]     ; CLK50                                   ; 2.422  ; 2.422  ; Rise       ; CLK50                                   ;
;  B[6]     ; CLK50                                   ; 2.287  ; 2.287  ; Rise       ; CLK50                                   ;
;  B[7]     ; CLK50                                   ; 2.877  ; 2.877  ; Rise       ; CLK50                                   ;
; Launch    ; CLK50                                   ; 5.694  ; 5.694  ; Rise       ; CLK50                                   ;
; reset~    ; CLK50                                   ; 5.885  ; 5.885  ; Rise       ; CLK50                                   ;
; reset~    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.683  ; 4.683  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; A[*]      ; CLK50                                   ; 0.541  ; 0.541  ; Rise       ; CLK50                                   ;
;  A[0]     ; CLK50                                   ; -0.451 ; -0.451 ; Rise       ; CLK50                                   ;
;  A[1]     ; CLK50                                   ; -0.393 ; -0.393 ; Rise       ; CLK50                                   ;
;  A[2]     ; CLK50                                   ; 0.527  ; 0.527  ; Rise       ; CLK50                                   ;
;  A[3]     ; CLK50                                   ; 0.512  ; 0.512  ; Rise       ; CLK50                                   ;
;  A[4]     ; CLK50                                   ; 0.541  ; 0.541  ; Rise       ; CLK50                                   ;
;  A[5]     ; CLK50                                   ; -3.770 ; -3.770 ; Rise       ; CLK50                                   ;
;  A[6]     ; CLK50                                   ; -3.867 ; -3.867 ; Rise       ; CLK50                                   ;
;  A[7]     ; CLK50                                   ; -3.819 ; -3.819 ; Rise       ; CLK50                                   ;
; B[*]      ; CLK50                                   ; -1.636 ; -1.636 ; Rise       ; CLK50                                   ;
;  B[0]     ; CLK50                                   ; -1.951 ; -1.951 ; Rise       ; CLK50                                   ;
;  B[1]     ; CLK50                                   ; -1.636 ; -1.636 ; Rise       ; CLK50                                   ;
;  B[2]     ; CLK50                                   ; -2.290 ; -2.290 ; Rise       ; CLK50                                   ;
;  B[3]     ; CLK50                                   ; -2.017 ; -2.017 ; Rise       ; CLK50                                   ;
;  B[4]     ; CLK50                                   ; -5.505 ; -5.505 ; Rise       ; CLK50                                   ;
;  B[5]     ; CLK50                                   ; -1.885 ; -1.885 ; Rise       ; CLK50                                   ;
;  B[6]     ; CLK50                                   ; -1.750 ; -1.750 ; Rise       ; CLK50                                   ;
;  B[7]     ; CLK50                                   ; -2.340 ; -2.340 ; Rise       ; CLK50                                   ;
; Launch    ; CLK50                                   ; -5.322 ; -5.322 ; Rise       ; CLK50                                   ;
; reset~    ; CLK50                                   ; -4.471 ; -4.471 ; Rise       ; CLK50                                   ;
; reset~    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; -4.453 ; -4.453 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Complete  ; CLK50                                   ; 9.152 ; 9.152 ; Rise       ; CLK50                                   ;
; Data[*]   ; CLK50                                   ; 9.989 ; 9.989 ; Rise       ; CLK50                                   ;
;  Data[0]  ; CLK50                                   ; 9.975 ; 9.975 ; Rise       ; CLK50                                   ;
;  Data[1]  ; CLK50                                   ; 9.870 ; 9.870 ; Rise       ; CLK50                                   ;
;  Data[2]  ; CLK50                                   ; 9.960 ; 9.960 ; Rise       ; CLK50                                   ;
;  Data[3]  ; CLK50                                   ; 9.981 ; 9.981 ; Rise       ; CLK50                                   ;
;  Data[4]  ; CLK50                                   ; 9.888 ; 9.888 ; Rise       ; CLK50                                   ;
;  Data[5]  ; CLK50                                   ; 9.868 ; 9.868 ; Rise       ; CLK50                                   ;
;  Data[6]  ; CLK50                                   ; 9.989 ; 9.989 ; Rise       ; CLK50                                   ;
;  Data[7]  ; CLK50                                   ; 9.989 ; 9.989 ; Rise       ; CLK50                                   ;
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.792 ; 7.792 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.484 ; 7.484 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.792 ; 7.792 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.776 ; 7.776 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.765 ; 7.765 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.724 ; 7.724 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.756 ; 7.756 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.770 ; 7.770 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.534 ; 7.534 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_E     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.480 ; 7.480 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RS    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.203 ; 7.203 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RW    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.085 ; 8.085 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Complete  ; CLK50                                   ; 9.152 ; 9.152 ; Rise       ; CLK50                                   ;
; Data[*]   ; CLK50                                   ; 9.868 ; 9.868 ; Rise       ; CLK50                                   ;
;  Data[0]  ; CLK50                                   ; 9.975 ; 9.975 ; Rise       ; CLK50                                   ;
;  Data[1]  ; CLK50                                   ; 9.870 ; 9.870 ; Rise       ; CLK50                                   ;
;  Data[2]  ; CLK50                                   ; 9.960 ; 9.960 ; Rise       ; CLK50                                   ;
;  Data[3]  ; CLK50                                   ; 9.981 ; 9.981 ; Rise       ; CLK50                                   ;
;  Data[4]  ; CLK50                                   ; 9.888 ; 9.888 ; Rise       ; CLK50                                   ;
;  Data[5]  ; CLK50                                   ; 9.868 ; 9.868 ; Rise       ; CLK50                                   ;
;  Data[6]  ; CLK50                                   ; 9.989 ; 9.989 ; Rise       ; CLK50                                   ;
;  Data[7]  ; CLK50                                   ; 9.989 ; 9.989 ; Rise       ; CLK50                                   ;
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.484 ; 7.484 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.484 ; 7.484 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.792 ; 7.792 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.776 ; 7.776 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.765 ; 7.765 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.724 ; 7.724 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.756 ; 7.756 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.770 ; 7.770 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.534 ; 7.534 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_E     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.480 ; 7.480 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RS    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.203 ; 7.203 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RW    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.085 ; 8.085 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                       ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.748 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.046 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.046 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.041 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.041 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.021 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.031 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.041 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.748 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                               ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.748 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.046 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.046 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.041 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.041 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.021 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.031 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.041 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.748 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                               ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.748     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.046     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.046     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.041     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.041     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.021     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.031     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.041     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.748     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                       ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.748     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.046     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.046     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.041     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.041     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.021     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.031     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.041     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.748     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+


+------------------------------------------------------------------+
; Fast Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; -2.753 ; -35.567       ;
; CLK50                                   ; -1.808 ; -75.443       ;
; CLK~                                    ; 0.105  ; 0.000         ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; CLK50                                   ; -1.592 ; -1.592        ;
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.215  ; 0.000         ;
; CLK~                                    ; 0.324  ; 0.000         ;
+-----------------------------------------+--------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK~  ; 0.235 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK~  ; 0.645 ; 0.000         ;
+-------+-------+---------------+


+------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; CLK50                                   ; -2.000 ; -168.380      ;
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; -1.423 ; -53.230       ;
; CLK~                                    ; -1.222 ; -9.222        ;
+-----------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                         ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -2.753 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.723      ;
; -2.753 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.723      ;
; -2.753 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.723      ;
; -2.753 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.723      ;
; -2.753 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.723      ;
; -2.744 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.714      ;
; -2.744 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.714      ;
; -2.744 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.714      ;
; -2.744 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.714      ;
; -2.744 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.714      ;
; -2.704 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg                    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.663      ;
; -2.704 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.663      ;
; -2.704 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.663      ;
; -2.704 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.663      ;
; -2.704 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.663      ;
; -2.704 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.663      ;
; -2.704 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.663      ;
; -2.704 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.663      ;
; -2.704 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.663      ;
; -2.695 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg                    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.654      ;
; -2.695 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.654      ;
; -2.695 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.654      ;
; -2.695 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.654      ;
; -2.695 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.654      ;
; -2.695 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.654      ;
; -2.695 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.654      ;
; -2.695 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.654      ;
; -2.695 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.654      ;
; -2.632 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg                    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.591      ;
; -2.632 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg                    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.591      ;
; -2.632 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg                    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.591      ;
; -2.632 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.591      ;
; -2.632 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.591      ;
; -2.632 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.591      ;
; -2.632 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.591      ;
; -2.632 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.591      ;
; -2.632 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.591      ;
; -2.632 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.591      ;
; -2.632 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.591      ;
; -2.632 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.591      ;
; -2.632 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.591      ;
; -2.632 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.591      ;
; -2.632 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.591      ;
; -2.632 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.591      ;
; -2.632 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.591      ;
; -2.632 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.591      ;
; -2.632 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.591      ;
; -2.632 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.591      ;
; -2.632 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.591      ;
; -2.632 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.591      ;
; -2.632 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.591      ;
; -2.632 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.591      ;
; -2.632 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.591      ;
; -2.632 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.591      ;
; -2.632 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.591      ;
; -2.611 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.581      ;
; -2.611 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.581      ;
; -2.611 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.581      ;
; -2.611 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.581      ;
; -2.611 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.581      ;
; -2.611 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.581      ;
; -2.611 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.581      ;
; -2.611 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.581      ;
; -2.611 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.581      ;
; -2.611 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.581      ;
; -2.611 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.581      ;
; -2.611 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.581      ;
; -2.611 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.581      ;
; -2.611 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.581      ;
; -2.611 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.581      ;
; -2.586 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.556      ;
; -2.586 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.556      ;
; -2.586 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.556      ;
; -2.586 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.556      ;
; -2.586 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.556      ;
; -2.537 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg                    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.496      ;
; -2.537 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.496      ;
; -2.537 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.496      ;
; -2.537 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.496      ;
; -2.537 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.496      ;
; -2.537 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.496      ;
; -2.537 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.496      ;
; -2.537 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.496      ;
; -2.537 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.496      ;
; -2.530 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg                    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.489      ;
; -2.530 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.489      ;
; -2.530 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.489      ;
; -2.530 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.489      ;
; -2.530 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.489      ;
; -2.530 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.489      ;
; -2.530 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.489      ;
; -2.530 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.489      ;
; -2.530 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7              ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.489      ;
; -2.509 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.479      ;
; -2.509 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.479      ;
; -2.509 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.479      ;
; -2.509 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.479      ;
; -2.509 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.479      ;
; -2.107 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.065     ; 3.074      ;
; -2.107 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.065     ; 3.074      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK50'                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -1.808 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst|dataA[3] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.779      ;
; -1.808 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst|dataA[3] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.779      ;
; -1.808 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst|dataA[3] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.779      ;
; -1.808 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst|dataA[3] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.779      ;
; -1.808 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst|dataA[3] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.779      ;
; -1.808 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst|dataA[3] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.779      ;
; -1.808 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; BubbleSort:inst|dataA[3] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.779      ;
; -1.808 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; BubbleSort:inst|dataA[3] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.779      ;
; -1.808 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; BubbleSort:inst|dataA[3] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.779      ;
; -1.806 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst|dataB[7] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.777      ;
; -1.806 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst|dataB[7] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.777      ;
; -1.806 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst|dataB[7] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.777      ;
; -1.806 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst|dataB[7] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.777      ;
; -1.806 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst|dataB[7] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.777      ;
; -1.806 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst|dataB[7] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.777      ;
; -1.806 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; BubbleSort:inst|dataB[7] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.777      ;
; -1.806 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; BubbleSort:inst|dataB[7] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.777      ;
; -1.806 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; BubbleSort:inst|dataB[7] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.777      ;
; -1.804 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst|dataB[3] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.775      ;
; -1.804 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst|dataB[3] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.775      ;
; -1.804 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst|dataB[3] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.775      ;
; -1.804 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst|dataB[3] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.775      ;
; -1.804 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst|dataB[3] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.775      ;
; -1.804 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst|dataB[3] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.775      ;
; -1.804 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; BubbleSort:inst|dataB[3] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.775      ;
; -1.804 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; BubbleSort:inst|dataB[3] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.775      ;
; -1.804 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; BubbleSort:inst|dataB[3] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.775      ;
; -1.801 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst|dataA[7] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.772      ;
; -1.801 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst|dataA[7] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.772      ;
; -1.801 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst|dataA[7] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.772      ;
; -1.801 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst|dataA[7] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.772      ;
; -1.801 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst|dataA[7] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.772      ;
; -1.801 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst|dataA[7] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.772      ;
; -1.801 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; BubbleSort:inst|dataA[7] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.772      ;
; -1.801 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; BubbleSort:inst|dataA[7] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.772      ;
; -1.801 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; BubbleSort:inst|dataA[7] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.772      ;
; -1.734 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst|dataB[5] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.705      ;
; -1.734 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst|dataB[5] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.705      ;
; -1.734 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst|dataB[5] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.705      ;
; -1.734 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst|dataB[5] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.705      ;
; -1.734 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst|dataB[5] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.705      ;
; -1.734 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst|dataB[5] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.705      ;
; -1.734 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; BubbleSort:inst|dataB[5] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.705      ;
; -1.734 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; BubbleSort:inst|dataB[5] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.705      ;
; -1.734 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; BubbleSort:inst|dataB[5] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.705      ;
; -1.732 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst|dataA[5] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.703      ;
; -1.732 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst|dataA[5] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.703      ;
; -1.732 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst|dataA[5] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.703      ;
; -1.732 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst|dataA[5] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.703      ;
; -1.732 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst|dataA[5] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.703      ;
; -1.732 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst|dataA[5] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.703      ;
; -1.732 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; BubbleSort:inst|dataA[5] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.703      ;
; -1.732 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; BubbleSort:inst|dataA[5] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.703      ;
; -1.732 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; BubbleSort:inst|dataA[5] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.703      ;
; -1.665 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst|dataA[1] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.636      ;
; -1.665 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst|dataA[1] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.636      ;
; -1.665 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst|dataA[1] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.636      ;
; -1.665 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst|dataA[1] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.636      ;
; -1.665 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst|dataA[1] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.636      ;
; -1.665 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst|dataA[1] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.636      ;
; -1.665 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; BubbleSort:inst|dataA[1] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.636      ;
; -1.665 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; BubbleSort:inst|dataA[1] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.636      ;
; -1.665 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; BubbleSort:inst|dataA[1] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.636      ;
; -1.664 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst|dataB[1] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.635      ;
; -1.664 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst|dataB[1] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.635      ;
; -1.664 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst|dataB[1] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.635      ;
; -1.664 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst|dataB[1] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.635      ;
; -1.664 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst|dataB[1] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.635      ;
; -1.664 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst|dataB[1] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.635      ;
; -1.664 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; BubbleSort:inst|dataB[1] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.635      ;
; -1.664 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; BubbleSort:inst|dataB[1] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.635      ;
; -1.664 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; BubbleSort:inst|dataB[1] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.635      ;
; -1.601 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst|dataA[6] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.572      ;
; -1.601 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst|dataA[6] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.572      ;
; -1.601 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst|dataA[6] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.572      ;
; -1.601 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst|dataA[6] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.572      ;
; -1.601 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst|dataA[6] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.572      ;
; -1.601 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst|dataA[6] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.572      ;
; -1.601 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; BubbleSort:inst|dataA[6] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.572      ;
; -1.601 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; BubbleSort:inst|dataA[6] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.572      ;
; -1.601 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; BubbleSort:inst|dataA[6] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.572      ;
; -1.599 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst|dataB[6] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.570      ;
; -1.599 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst|dataB[6] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.570      ;
; -1.599 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst|dataB[6] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.570      ;
; -1.599 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst|dataB[6] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.570      ;
; -1.599 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst|dataB[6] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.570      ;
; -1.599 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst|dataB[6] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.570      ;
; -1.599 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; BubbleSort:inst|dataB[6] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.570      ;
; -1.599 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; BubbleSort:inst|dataB[6] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.570      ;
; -1.599 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; BubbleSort:inst|dataB[6] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.570      ;
; -1.588 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst|dataA[0] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.559      ;
; -1.588 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst|dataA[0] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.559      ;
; -1.588 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst|dataA[0] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.559      ;
; -1.588 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst|dataA[0] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.559      ;
; -1.588 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst|dataA[0] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.559      ;
; -1.588 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst|dataA[0] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.559      ;
; -1.588 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; BubbleSort:inst|dataA[0] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.559      ;
; -1.588 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; BubbleSort:inst|dataA[0] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.559      ;
; -1.588 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; BubbleSort:inst|dataA[0] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.559      ;
; -1.586 ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst|dataB[2] ; CLK50        ; CLK50       ; 1.000        ; -0.061     ; 2.557      ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK~'                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.105 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.927      ;
; 0.128 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.904      ;
; 0.140 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.892      ;
; 0.163 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.869      ;
; 0.175 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.857      ;
; 0.198 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.834      ;
; 0.210 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.822      ;
; 0.233 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.799      ;
; 0.233 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.799      ;
; 0.234 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.798      ;
; 0.257 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.775      ;
; 0.268 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.764      ;
; 0.269 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.763      ;
; 0.284 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.748      ;
; 0.292 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.740      ;
; 0.304 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.728      ;
; 0.304 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.728      ;
; 0.306 ; BubbleSort:inst|state.Waiting                                                          ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; CLK50        ; CLK~        ; 0.500        ; 0.578      ; 0.804      ;
; 0.306 ; BubbleSort:inst|state.Waiting                                                          ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; CLK50        ; CLK~        ; 0.500        ; 0.578      ; 0.804      ;
; 0.306 ; BubbleSort:inst|state.Waiting                                                          ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; CLK50        ; CLK~        ; 0.500        ; 0.578      ; 0.804      ;
; 0.306 ; BubbleSort:inst|state.Waiting                                                          ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; CLK50        ; CLK~        ; 0.500        ; 0.578      ; 0.804      ;
; 0.306 ; BubbleSort:inst|state.Waiting                                                          ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; CLK50        ; CLK~        ; 0.500        ; 0.578      ; 0.804      ;
; 0.306 ; BubbleSort:inst|state.Waiting                                                          ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; CLK50        ; CLK~        ; 0.500        ; 0.578      ; 0.804      ;
; 0.306 ; BubbleSort:inst|state.Waiting                                                          ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK50        ; CLK~        ; 0.500        ; 0.578      ; 0.804      ;
; 0.306 ; BubbleSort:inst|state.Waiting                                                          ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK50        ; CLK~        ; 0.500        ; 0.578      ; 0.804      ;
; 0.319 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.713      ;
; 0.327 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.705      ;
; 0.327 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.705      ;
; 0.339 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.693      ;
; 0.339 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.693      ;
; 0.362 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.670      ;
; 0.362 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.670      ;
; 0.362 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.670      ;
; 0.371 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.661      ;
; 0.374 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.658      ;
; 0.374 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.658      ;
; 0.502 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.530      ;
; 0.502 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.530      ;
; 0.502 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.530      ;
; 0.511 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.521      ;
; 0.512 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.520      ;
; 0.512 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.520      ;
; 0.512 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.520      ;
; 0.556 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK~         ; CLK~        ; 1.000        ; 0.000      ; 0.476      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK50'                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                      ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -1.592 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ                                                                      ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; CLK50       ; 0.000        ; 1.666      ; 0.367      ;
; -1.092 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ                                                                      ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; CLK50       ; -0.500       ; 1.666      ; 0.367      ;
; 0.215  ; BubbleSort:inst|Flag                              ; BubbleSort:inst|Flag                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; BubbleSort:inst|state.GetB                        ; BubbleSort:inst|state.GetB                                                                                   ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; BubbleSort:inst|state.GetA                        ; BubbleSort:inst|state.GetA                                                                                   ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; BubbleSort:inst|delay                             ; BubbleSort:inst|delay                                                                                        ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.242  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.394      ;
; 0.261  ; BubbleSort:inst|delay                             ; BubbleSort:inst|state.GetA                                                                                   ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.413      ;
; 0.262  ; BubbleSort:inst|delay                             ; BubbleSort:inst|state.GetB                                                                                   ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.414      ;
; 0.324  ; BubbleSort:inst|state.CheckLoop                   ; BubbleSort:inst|state.Waiting                                                                                ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.476      ;
; 0.325  ; BubbleSort:inst|state.CheckLoop                   ; BubbleSort:inst|state.SendAddrB_w                                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.477      ;
; 0.326  ; BubbleSort:inst|state.CheckLoop                   ; BubbleSort:inst|state.SendAddrA_r                                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.478      ;
; 0.327  ; BubbleSort:inst|state.SendAddrB_w                 ; BubbleSort:inst|state.WriteB                                                                                 ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.479      ;
; 0.329  ; BubbleSort:inst|state.WriteB                      ; BubbleSort:inst|state.SendAddrA_w                                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.481      ;
; 0.354  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.506      ;
; 0.357  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.509      ;
; 0.359  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; BubbleSort:inst|state.GetA                        ; BubbleSort:inst|delay                                                                                        ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; BubbleSort:inst|state.SendAddrB_r                 ; BubbleSort:inst|state.GetB                                                                                   ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.513      ;
; 0.365  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.517      ;
; 0.367  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; BubbleSort:inst|state.SendAddrA_r                 ; BubbleSort:inst|state.GetA                                                                                   ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.521      ;
; 0.371  ; BubbleSort:inst|count[3]                          ; BubbleSort:inst|count[3]                                                                                     ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; BubbleSort:inst|count[5]                          ; BubbleSort:inst|count[5]                                                                                     ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; BubbleSort:inst|count[7]                          ; BubbleSort:inst|count[7]                                                                                     ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.526      ;
; 0.376  ; BubbleSort:inst|count[0]                          ; BubbleSort:inst|count[0]                                                                                     ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; BubbleSort:inst|count[1]                          ; BubbleSort:inst|count[1]                                                                                     ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.530      ;
; 0.382  ; BubbleSort:inst|state.GetB                        ; BubbleSort:inst|delay                                                                                        ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.534      ;
; 0.385  ; BubbleSort:inst|state.Waiting                     ; lpm_ff:inst6|dffs[6]                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; 0.001      ; 0.538      ;
; 0.387  ; BubbleSort:inst|state.GetB                        ; BubbleSort:inst|state.Compare                                                                                ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.539      ;
; 0.392  ; BubbleSort:inst|state.CheckLoop                   ; BubbleSort:inst|state.Compare                                                                                ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.544      ;
; 0.396  ; BubbleSort:inst|state.CheckLoop                   ; BubbleSort:inst|state.SendAddrB_r                                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.548      ;
; 0.398  ; BubbleSort:inst|state.CheckLoop                   ; BubbleSort:inst|state.CheckFlag                                                                              ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.550      ;
; 0.424  ; BubbleSort:inst|state.WriteA                      ; BubbleSort:inst|state.CheckLoop                                                                              ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.576      ;
; 0.441  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.593      ;
; 0.443  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.595      ;
; 0.448  ; BubbleSort:inst|state.Compare                     ; BubbleSort:inst|state.SendAddrB_w                                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.600      ;
; 0.449  ; BubbleSort:inst|state.Compare                     ; BubbleSort:inst|state.CheckLoop                                                                              ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.601      ;
; 0.451  ; BubbleSort:inst|state.Waiting                     ; BubbleSort:inst|state.SendAddrA_r                                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.603      ;
; 0.453  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.605      ;
; 0.455  ; BubbleSort:inst|count[0]                          ; lpm_ff:inst6|dffs[0]                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; -0.003     ; 0.604      ;
; 0.457  ; BubbleSort:inst|count[5]                          ; lpm_ff:inst6|dffs[5]                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; -0.003     ; 0.606      ;
; 0.461  ; BubbleSort:inst|count[6]                          ; BubbleSort:inst|count[6]                                                                                     ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.613      ;
; 0.473  ; BubbleSort:inst|state.Waiting                     ; BubbleSort:inst|state.Waiting                                                                                ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.625      ;
; 0.491  ; BubbleSort:inst|state.GetA                        ; BubbleSort:inst|state.SendAddrB_r                                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.643      ;
; 0.495  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.647      ;
; 0.496  ; BubbleSort:inst|dataA[7]                          ; BubbleSort:inst|Flag                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.648      ;
; 0.497  ; BubbleSort:inst|count[2]                          ; lpm_ff:inst6|dffs[2]                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; -0.003     ; 0.646      ;
; 0.497  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; BubbleSort:inst|count[1]                          ; lpm_ff:inst6|dffs[1]                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; -0.003     ; 0.647      ;
; 0.498  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.650      ;
; 0.500  ; BubbleSort:inst|state.Waiting                     ; lpm_ff:inst6|dffs[2]                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; 0.001      ; 0.653      ;
; 0.500  ; BubbleSort:inst|state.Waiting                     ; lpm_ff:inst6|dffs[1]                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; 0.001      ; 0.653      ;
; 0.505  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.657      ;
; 0.505  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.657      ;
; 0.505  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.657      ;
; 0.508  ; BubbleSort:inst|count[4]                          ; lpm_ff:inst6|dffs[4]                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; -0.003     ; 0.657      ;
; 0.511  ; BubbleSort:inst|count[3]                          ; BubbleSort:inst|count[4]                                                                                     ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; BubbleSort:inst|state.Waiting                     ; lpm_ff:inst6|dffs[3]                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; 0.001      ; 0.664      ;
; 0.511  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; BubbleSort:inst|count[5]                          ; BubbleSort:inst|count[6]                                                                                     ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; BubbleSort:inst|dataB[2]                          ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK50                                   ; CLK50       ; 0.000        ; 0.060      ; 0.710      ;
; 0.513  ; BubbleSort:inst|state.Waiting                     ; lpm_ff:inst6|dffs[7]                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; 0.001      ; 0.666      ;
; 0.513  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.665      ;
; 0.513  ; BubbleSort:inst|state.Waiting                     ; lpm_ff:inst6|dffs[0]                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; 0.001      ; 0.666      ;
; 0.513  ; BubbleSort:inst|count[7]                          ; lpm_ff:inst6|dffs[7]                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; -0.003     ; 0.662      ;
; 0.514  ; BubbleSort:inst|dataB[4]                          ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK50                                   ; CLK50       ; 0.000        ; 0.060      ; 0.712      ;
; 0.514  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; BubbleSort:inst|state.Waiting                     ; lpm_ff:inst6|dffs[5]                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; 0.001      ; 0.667      ;
; 0.514  ; BubbleSort:inst|state.Waiting                     ; lpm_ff:inst6|dffs[4]                                                                                         ; CLK50                                   ; CLK50       ; 0.000        ; 0.001      ; 0.667      ;
; 0.516  ; BubbleSort:inst|dataB[6]                          ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK50                                   ; CLK50       ; 0.000        ; 0.060      ; 0.714      ;
; 0.516  ; BubbleSort:inst|dataB[3]                          ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK50                                   ; CLK50       ; 0.000        ; 0.060      ; 0.714      ;
; 0.516  ; BubbleSort:inst|count[1]                          ; BubbleSort:inst|count[2]                                                                                     ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.668      ;
; 0.516  ; BubbleSort:inst|count[0]                          ; BubbleSort:inst|count[1]                                                                                     ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.668      ;
; 0.517  ; BubbleSort:inst|dataB[0]                          ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK50                                   ; CLK50       ; 0.000        ; 0.060      ; 0.715      ;
; 0.517  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.669      ;
; 0.518  ; BubbleSort:inst|dataB[5]                          ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK50                                   ; CLK50       ; 0.000        ; 0.060      ; 0.716      ;
; 0.518  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.670      ;
; 0.518  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.670      ;
; 0.520  ; BubbleSort:inst|dataB[7]                          ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK50                                   ; CLK50       ; 0.000        ; 0.060      ; 0.718      ;
; 0.528  ; BubbleSort:inst|state.SendAddrA_w                 ; BubbleSort:inst|state.WriteA                                                                                 ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.680      ;
; 0.530  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.682      ;
; 0.532  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.684      ;
; 0.533  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.685      ;
; 0.533  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.685      ;
; 0.533  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                             ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.685      ;
; 0.540  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14]                                                            ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.692      ;
+--------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                                                                                    ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.215 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E                                                                             ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2         ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2                                                                           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2        ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3        ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET      ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF   ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON    ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET      ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]              ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]              ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]              ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]              ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]              ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|LCD_RS                     ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|LCD_E                      ; NewLCD:inst3|LCD_Display:inst|LCD_E                                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.240 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON    ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_ON                                                                             ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2         ; NewLCD:inst3|LCD_Display:inst|state.LINE2                                                                                  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; NewLCD:inst3|LCD_Display:inst|state.FUNC_SET             ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.397      ;
; 0.258 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.410      ;
; 0.316 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2        ; NewLCD:inst3|LCD_Display:inst|state.RESET2                                                                                 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.468      ;
; 0.317 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF   ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_OFF                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.469      ;
; 0.319 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3        ; NewLCD:inst3|LCD_Display:inst|state.RESET3                                                                                 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.471      ;
; 0.326 ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String  ; NewLCD:inst3|LCD_Display:inst|state.Print_String                                                                           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.001     ; 0.477      ;
; 0.360 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_ON           ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.512      ;
; 0.365 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_OFF          ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR        ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.517      ;
; 0.367 ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET      ; NewLCD:inst3|LCD_Display:inst|state.FUNC_SET                                                                               ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; NewLCD:inst3|LCD_Display:inst|state.RESET3               ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.520      ;
; 0.370 ; NewLCD:inst3|LCD_Display:inst|state.RESET2               ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2                                                                           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.524      ;
; 0.381 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|LCD_E                                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.533      ;
; 0.382 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_OFF                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.534      ;
; 0.382 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.FUNC_SET                                                                               ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.534      ;
; 0.384 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.536      ;
; 0.384 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.536      ;
; 0.384 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.RESET3                                                                                 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.536      ;
; 0.385 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.537      ;
; 0.386 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.538      ;
; 0.386 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.538      ;
; 0.393 ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME   ; NewLCD:inst3|LCD_Display:inst|state.RETURN_HOME                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.001     ; 0.544      ;
; 0.406 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]              ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.065      ; 0.609      ;
; 0.414 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]              ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.065      ; 0.617      ;
; 0.416 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]              ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.065      ; 0.619      ;
; 0.441 ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET      ; NewLCD:inst3|LCD_Display:inst|state.MODE_SET                                                                               ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.593      ;
; 0.456 ; NewLCD:inst3|LCD_Display:inst|state.RESET1               ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.004     ; 0.604      ;
; 0.464 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.616      ;
; 0.465 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 0.618      ;
; 0.470 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.622      ;
; 0.499 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.651      ;
; 0.518 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2                                                                           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.670      ;
; 0.520 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.672      ;
; 0.520 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_ON                                                                             ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.672      ;
; 0.520 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.RESET2                                                                                 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.672      ;
; 0.545 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|state.HOLD                                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.697      ;
; 0.575 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.004      ; 0.731      ;
; 0.576 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.728      ;
; 0.577 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.004      ; 0.733      ;
; 0.577 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.729      ;
; 0.577 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.LINE2                                                                                  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.729      ;
; 0.579 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.MODE_SET                                                                               ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.731      ;
; 0.581 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.Print_String                                                                           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.733      ;
; 0.584 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.736      ;
; 0.585 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.737      ;
; 0.586 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.738      ;
; 0.587 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.739      ;
; 0.589 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|LCD_E                                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.741      ;
; 0.590 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.742      ;
; 0.591 ; NewLCD:inst3|LCD_Display:inst|state.MODE_SET             ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.004      ; 0.747      ;
; 0.607 ; NewLCD:inst3|LCD_Display:inst|state.LINE2                ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.759      ;
; 0.611 ; NewLCD:inst3|LCD_Display:inst|state.RETURN_HOME          ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 0.764      ;
; 0.630 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E                                                                             ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.782      ;
; 0.630 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.782      ;
; 0.635 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.787      ;
; 0.639 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.RETURN_HOME                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.791      ;
; 0.655 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 0.808      ;
; 0.655 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 0.808      ;
; 0.655 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 0.808      ;
; 0.656 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 0.809      ;
; 0.656 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 0.809      ;
; 0.657 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 0.810      ;
; 0.663 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.815      ;
; 0.665 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]              ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.065      ; 0.868      ;
; 0.669 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]              ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.065      ; 0.872      ;
; 0.685 ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String  ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.837      ;
; 0.689 ; NewLCD:inst3|LCD_Display:inst|state.RETURN_HOME          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.841      ;
; 0.716 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 0.869      ;
; 0.730 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]              ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.882      ;
; 0.732 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]              ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.884      ;
; 0.735 ; NewLCD:inst3|LCD_Display:inst|state.LINE2                ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 0.888      ;
; 0.738 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.004      ; 0.894      ;
; 0.739 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.004      ; 0.895      ;
; 0.746 ; NewLCD:inst3|LCD_Display:inst|state.MODE_SET             ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 0.899      ;
; 0.763 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]              ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2                                                                           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.001     ; 0.914      ;
; 0.811 ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME   ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.963      ;
+-------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK~'                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.324 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.476      ;
; 0.368 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.521      ;
; 0.378 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.530      ;
; 0.506 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.658      ;
; 0.506 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.658      ;
; 0.509 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.661      ;
; 0.518 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.670      ;
; 0.541 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.693      ;
; 0.541 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.693      ;
; 0.553 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.705      ;
; 0.553 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.705      ;
; 0.561 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.713      ;
; 0.574 ; BubbleSort:inst|state.Waiting                                                          ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; CLK50        ; CLK~        ; -0.500       ; 0.578      ; 0.804      ;
; 0.574 ; BubbleSort:inst|state.Waiting                                                          ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; CLK50        ; CLK~        ; -0.500       ; 0.578      ; 0.804      ;
; 0.574 ; BubbleSort:inst|state.Waiting                                                          ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; CLK50        ; CLK~        ; -0.500       ; 0.578      ; 0.804      ;
; 0.574 ; BubbleSort:inst|state.Waiting                                                          ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; CLK50        ; CLK~        ; -0.500       ; 0.578      ; 0.804      ;
; 0.574 ; BubbleSort:inst|state.Waiting                                                          ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; CLK50        ; CLK~        ; -0.500       ; 0.578      ; 0.804      ;
; 0.574 ; BubbleSort:inst|state.Waiting                                                          ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; CLK50        ; CLK~        ; -0.500       ; 0.578      ; 0.804      ;
; 0.574 ; BubbleSort:inst|state.Waiting                                                          ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK50        ; CLK~        ; -0.500       ; 0.578      ; 0.804      ;
; 0.574 ; BubbleSort:inst|state.Waiting                                                          ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK50        ; CLK~        ; -0.500       ; 0.578      ; 0.804      ;
; 0.576 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.728      ;
; 0.576 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.728      ;
; 0.588 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.740      ;
; 0.596 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.748      ;
; 0.611 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.763      ;
; 0.612 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.764      ;
; 0.623 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.775      ;
; 0.646 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.798      ;
; 0.647 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.799      ;
; 0.647 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.799      ;
; 0.670 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.822      ;
; 0.682 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.834      ;
; 0.705 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.857      ;
; 0.717 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.869      ;
; 0.740 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.892      ;
; 0.752 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.904      ;
; 0.775 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.927      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLK~'                                                                                                                                                                          ;
+-------+-------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.235 ; BubbleSort:inst|state.Waiting ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; CLK50        ; CLK~        ; 0.500        ; 0.578      ; 0.875      ;
; 0.235 ; BubbleSort:inst|state.Waiting ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; CLK50        ; CLK~        ; 0.500        ; 0.578      ; 0.875      ;
; 0.235 ; BubbleSort:inst|state.Waiting ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; CLK50        ; CLK~        ; 0.500        ; 0.578      ; 0.875      ;
; 0.235 ; BubbleSort:inst|state.Waiting ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; CLK50        ; CLK~        ; 0.500        ; 0.578      ; 0.875      ;
; 0.235 ; BubbleSort:inst|state.Waiting ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; CLK50        ; CLK~        ; 0.500        ; 0.578      ; 0.875      ;
; 0.235 ; BubbleSort:inst|state.Waiting ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; CLK50        ; CLK~        ; 0.500        ; 0.578      ; 0.875      ;
; 0.235 ; BubbleSort:inst|state.Waiting ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK50        ; CLK~        ; 0.500        ; 0.578      ; 0.875      ;
; 0.235 ; BubbleSort:inst|state.Waiting ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK50        ; CLK~        ; 0.500        ; 0.578      ; 0.875      ;
+-------+-------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLK~'                                                                                                                                                                           ;
+-------+-------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.645 ; BubbleSort:inst|state.Waiting ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ; CLK50        ; CLK~        ; -0.500       ; 0.578      ; 0.875      ;
; 0.645 ; BubbleSort:inst|state.Waiting ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ; CLK50        ; CLK~        ; -0.500       ; 0.578      ; 0.875      ;
; 0.645 ; BubbleSort:inst|state.Waiting ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ; CLK50        ; CLK~        ; -0.500       ; 0.578      ; 0.875      ;
; 0.645 ; BubbleSort:inst|state.Waiting ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ; CLK50        ; CLK~        ; -0.500       ; 0.578      ; 0.875      ;
; 0.645 ; BubbleSort:inst|state.Waiting ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ; CLK50        ; CLK~        ; -0.500       ; 0.578      ; 0.875      ;
; 0.645 ; BubbleSort:inst|state.Waiting ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ; CLK50        ; CLK~        ; -0.500       ; 0.578      ; 0.875      ;
; 0.645 ; BubbleSort:inst|state.Waiting ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ; CLK50        ; CLK~        ; -0.500       ; 0.578      ; 0.875      ;
; 0.645 ; BubbleSort:inst|state.Waiting ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ; CLK50        ; CLK~        ; -0.500       ; 0.578      ; 0.875      ;
+-------+-------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK50'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK50 ; Rise       ; RAM265x8:inst2|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK50 ; Rise       ; CLK50                                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|Flag                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|Flag                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|count[0]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|count[0]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|count[1]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|count[1]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|count[2]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|count[2]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|count[3]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|count[3]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|count[4]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|count[4]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|count[5]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|count[5]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|count[6]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|count[6]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|count[7]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|count[7]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|dataA[0]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|dataA[0]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|dataA[1]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|dataA[1]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|dataA[2]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|dataA[2]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|dataA[3]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|dataA[3]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|dataA[4]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|dataA[4]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|dataA[5]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|dataA[5]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|dataA[6]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|dataA[6]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|dataA[7]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|dataA[7]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|dataB[0]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|dataB[0]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|dataB[1]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|dataB[1]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|dataB[2]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|dataB[2]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|dataB[3]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|dataB[3]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|dataB[4]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|dataB[4]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|dataB[5]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|dataB[5]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|dataB[6]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; BubbleSort:inst|dataB[6]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; BubbleSort:inst|dataB[7]                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_E                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_E                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_RW_INT                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_RW_INT                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_OFF                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_OFF                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_ON                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_ON                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.FUNC_SET                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.FUNC_SET                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.HOLD                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.HOLD                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.LINE2                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.LINE2                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.MODE_SET                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.MODE_SET                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.Print_String                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.Print_String                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET1                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET1                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET2                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET2                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET3                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET3                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RETURN_HOME                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RETURN_HOME                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[0]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[0]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[1]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[1]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[2]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[2]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[3]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[3]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[4]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[4]|clk                                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK~'                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; CLK~  ; Rise       ; CLK~                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_lni:auto_generated|safe_q[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK~  ; Rise       ; CLK~|combout                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK~  ; Rise       ; CLK~|combout                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK~  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK~  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK~  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK~  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK~  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK~  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK~  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK~  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK~  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK~  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK~  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK~  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK~  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK~  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK~  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK~  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                    ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; A[*]      ; CLK50                                   ; 2.243  ; 2.243  ; Rise       ; CLK50                                   ;
;  A[0]     ; CLK50                                   ; 0.117  ; 0.117  ; Rise       ; CLK50                                   ;
;  A[1]     ; CLK50                                   ; 0.078  ; 0.078  ; Rise       ; CLK50                                   ;
;  A[2]     ; CLK50                                   ; -0.435 ; -0.435 ; Rise       ; CLK50                                   ;
;  A[3]     ; CLK50                                   ; -0.423 ; -0.423 ; Rise       ; CLK50                                   ;
;  A[4]     ; CLK50                                   ; -0.439 ; -0.439 ; Rise       ; CLK50                                   ;
;  A[5]     ; CLK50                                   ; 2.177  ; 2.177  ; Rise       ; CLK50                                   ;
;  A[6]     ; CLK50                                   ; 2.243  ; 2.243  ; Rise       ; CLK50                                   ;
;  A[7]     ; CLK50                                   ; 2.206  ; 2.206  ; Rise       ; CLK50                                   ;
; B[*]      ; CLK50                                   ; 3.099  ; 3.099  ; Rise       ; CLK50                                   ;
;  B[0]     ; CLK50                                   ; 0.885  ; 0.885  ; Rise       ; CLK50                                   ;
;  B[1]     ; CLK50                                   ; 0.705  ; 0.705  ; Rise       ; CLK50                                   ;
;  B[2]     ; CLK50                                   ; 1.032  ; 1.032  ; Rise       ; CLK50                                   ;
;  B[3]     ; CLK50                                   ; 0.895  ; 0.895  ; Rise       ; CLK50                                   ;
;  B[4]     ; CLK50                                   ; 3.099  ; 3.099  ; Rise       ; CLK50                                   ;
;  B[5]     ; CLK50                                   ; 0.832  ; 0.832  ; Rise       ; CLK50                                   ;
;  B[6]     ; CLK50                                   ; 0.751  ; 0.751  ; Rise       ; CLK50                                   ;
;  B[7]     ; CLK50                                   ; 1.040  ; 1.040  ; Rise       ; CLK50                                   ;
; Launch    ; CLK50                                   ; 2.954  ; 2.954  ; Rise       ; CLK50                                   ;
; reset~    ; CLK50                                   ; 3.114  ; 3.114  ; Rise       ; CLK50                                   ;
; reset~    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 2.684  ; 2.684  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; A[*]      ; CLK50                                   ; 0.559  ; 0.559  ; Rise       ; CLK50                                   ;
;  A[0]     ; CLK50                                   ; 0.003  ; 0.003  ; Rise       ; CLK50                                   ;
;  A[1]     ; CLK50                                   ; 0.042  ; 0.042  ; Rise       ; CLK50                                   ;
;  A[2]     ; CLK50                                   ; 0.555  ; 0.555  ; Rise       ; CLK50                                   ;
;  A[3]     ; CLK50                                   ; 0.543  ; 0.543  ; Rise       ; CLK50                                   ;
;  A[4]     ; CLK50                                   ; 0.559  ; 0.559  ; Rise       ; CLK50                                   ;
;  A[5]     ; CLK50                                   ; -2.057 ; -2.057 ; Rise       ; CLK50                                   ;
;  A[6]     ; CLK50                                   ; -2.123 ; -2.123 ; Rise       ; CLK50                                   ;
;  A[7]     ; CLK50                                   ; -2.086 ; -2.086 ; Rise       ; CLK50                                   ;
; B[*]      ; CLK50                                   ; -0.449 ; -0.449 ; Rise       ; CLK50                                   ;
;  B[0]     ; CLK50                                   ; -0.629 ; -0.629 ; Rise       ; CLK50                                   ;
;  B[1]     ; CLK50                                   ; -0.449 ; -0.449 ; Rise       ; CLK50                                   ;
;  B[2]     ; CLK50                                   ; -0.776 ; -0.776 ; Rise       ; CLK50                                   ;
;  B[3]     ; CLK50                                   ; -0.639 ; -0.639 ; Rise       ; CLK50                                   ;
;  B[4]     ; CLK50                                   ; -2.843 ; -2.843 ; Rise       ; CLK50                                   ;
;  B[5]     ; CLK50                                   ; -0.576 ; -0.576 ; Rise       ; CLK50                                   ;
;  B[6]     ; CLK50                                   ; -0.495 ; -0.495 ; Rise       ; CLK50                                   ;
;  B[7]     ; CLK50                                   ; -0.784 ; -0.784 ; Rise       ; CLK50                                   ;
; Launch    ; CLK50                                   ; -2.754 ; -2.754 ; Rise       ; CLK50                                   ;
; reset~    ; CLK50                                   ; -2.483 ; -2.483 ; Rise       ; CLK50                                   ;
; reset~    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; -2.564 ; -2.564 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Complete  ; CLK50                                   ; 5.072 ; 5.072 ; Rise       ; CLK50                                   ;
; Data[*]   ; CLK50                                   ; 5.846 ; 5.846 ; Rise       ; CLK50                                   ;
;  Data[0]  ; CLK50                                   ; 5.818 ; 5.818 ; Rise       ; CLK50                                   ;
;  Data[1]  ; CLK50                                   ; 5.771 ; 5.771 ; Rise       ; CLK50                                   ;
;  Data[2]  ; CLK50                                   ; 5.810 ; 5.810 ; Rise       ; CLK50                                   ;
;  Data[3]  ; CLK50                                   ; 5.830 ; 5.830 ; Rise       ; CLK50                                   ;
;  Data[4]  ; CLK50                                   ; 5.781 ; 5.781 ; Rise       ; CLK50                                   ;
;  Data[5]  ; CLK50                                   ; 5.768 ; 5.768 ; Rise       ; CLK50                                   ;
;  Data[6]  ; CLK50                                   ; 5.846 ; 5.846 ; Rise       ; CLK50                                   ;
;  Data[7]  ; CLK50                                   ; 5.835 ; 5.835 ; Rise       ; CLK50                                   ;
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.195 ; 4.195 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.067 ; 4.067 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.195 ; 4.195 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.190 ; 4.190 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.188 ; 4.188 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.155 ; 4.155 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.178 ; 4.178 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.191 ; 4.191 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.080 ; 4.080 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_E     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.033 ; 4.033 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RS    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.916 ; 3.916 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RW    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.333 ; 4.333 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Complete  ; CLK50                                   ; 5.072 ; 5.072 ; Rise       ; CLK50                                   ;
; Data[*]   ; CLK50                                   ; 5.768 ; 5.768 ; Rise       ; CLK50                                   ;
;  Data[0]  ; CLK50                                   ; 5.818 ; 5.818 ; Rise       ; CLK50                                   ;
;  Data[1]  ; CLK50                                   ; 5.771 ; 5.771 ; Rise       ; CLK50                                   ;
;  Data[2]  ; CLK50                                   ; 5.810 ; 5.810 ; Rise       ; CLK50                                   ;
;  Data[3]  ; CLK50                                   ; 5.830 ; 5.830 ; Rise       ; CLK50                                   ;
;  Data[4]  ; CLK50                                   ; 5.781 ; 5.781 ; Rise       ; CLK50                                   ;
;  Data[5]  ; CLK50                                   ; 5.768 ; 5.768 ; Rise       ; CLK50                                   ;
;  Data[6]  ; CLK50                                   ; 5.846 ; 5.846 ; Rise       ; CLK50                                   ;
;  Data[7]  ; CLK50                                   ; 5.835 ; 5.835 ; Rise       ; CLK50                                   ;
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.067 ; 4.067 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.067 ; 4.067 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.195 ; 4.195 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.190 ; 4.190 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.188 ; 4.188 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.155 ; 4.155 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.178 ; 4.178 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.191 ; 4.191 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.080 ; 4.080 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_E     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.033 ; 4.033 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RS    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.916 ; 3.916 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RW    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.333 ; 4.333 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                       ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.156 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.290 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.290 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.287 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.287 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.267 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.277 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.287 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.156 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                               ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.156 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.290 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.290 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.287 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.287 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.267 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.277 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.287 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.156 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                               ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.156     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.290     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.290     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.287     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.287     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.267     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.277     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.287     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.156     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                       ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.156     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.290     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.290     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.287     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.287     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.267     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.277     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.287     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.156     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                     ;
+------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                    ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                         ; -6.042   ; -2.550 ; 0.235    ; 0.315   ; -2.000              ;
;  CLK50                                   ; -3.794   ; -2.550 ; N/A      ; N/A     ; -2.000              ;
;  CLK~                                    ; -0.940   ; 0.220  ; 0.235    ; 0.315   ; -1.222              ;
;  NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; -6.042   ; 0.215  ; N/A      ; N/A     ; -1.423              ;
; Design-wide TNS                          ; -315.064 ; -2.55  ; 0.0      ; 0.0     ; -230.832            ;
;  CLK50                                   ; -220.032 ; -2.550 ; N/A      ; N/A     ; -168.380            ;
;  CLK~                                    ; -4.692   ; 0.000  ; 0.000    ; 0.000   ; -9.222              ;
;  NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; -90.340  ; 0.000  ; N/A      ; N/A     ; -53.230             ;
+------------------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; A[*]      ; CLK50                                   ; 4.097  ; 4.097  ; Rise       ; CLK50                                   ;
;  A[0]     ; CLK50                                   ; 0.681  ; 0.681  ; Rise       ; CLK50                                   ;
;  A[1]     ; CLK50                                   ; 0.623  ; 0.623  ; Rise       ; CLK50                                   ;
;  A[2]     ; CLK50                                   ; -0.297 ; -0.297 ; Rise       ; CLK50                                   ;
;  A[3]     ; CLK50                                   ; -0.282 ; -0.282 ; Rise       ; CLK50                                   ;
;  A[4]     ; CLK50                                   ; -0.311 ; -0.311 ; Rise       ; CLK50                                   ;
;  A[5]     ; CLK50                                   ; 4.000  ; 4.000  ; Rise       ; CLK50                                   ;
;  A[6]     ; CLK50                                   ; 4.097  ; 4.097  ; Rise       ; CLK50                                   ;
;  A[7]     ; CLK50                                   ; 4.049  ; 4.049  ; Rise       ; CLK50                                   ;
; B[*]      ; CLK50                                   ; 6.042  ; 6.042  ; Rise       ; CLK50                                   ;
;  B[0]     ; CLK50                                   ; 2.488  ; 2.488  ; Rise       ; CLK50                                   ;
;  B[1]     ; CLK50                                   ; 2.173  ; 2.173  ; Rise       ; CLK50                                   ;
;  B[2]     ; CLK50                                   ; 2.827  ; 2.827  ; Rise       ; CLK50                                   ;
;  B[3]     ; CLK50                                   ; 2.554  ; 2.554  ; Rise       ; CLK50                                   ;
;  B[4]     ; CLK50                                   ; 6.042  ; 6.042  ; Rise       ; CLK50                                   ;
;  B[5]     ; CLK50                                   ; 2.422  ; 2.422  ; Rise       ; CLK50                                   ;
;  B[6]     ; CLK50                                   ; 2.287  ; 2.287  ; Rise       ; CLK50                                   ;
;  B[7]     ; CLK50                                   ; 2.877  ; 2.877  ; Rise       ; CLK50                                   ;
; Launch    ; CLK50                                   ; 5.694  ; 5.694  ; Rise       ; CLK50                                   ;
; reset~    ; CLK50                                   ; 5.885  ; 5.885  ; Rise       ; CLK50                                   ;
; reset~    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.683  ; 4.683  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; A[*]      ; CLK50                                   ; 0.559  ; 0.559  ; Rise       ; CLK50                                   ;
;  A[0]     ; CLK50                                   ; 0.003  ; 0.003  ; Rise       ; CLK50                                   ;
;  A[1]     ; CLK50                                   ; 0.042  ; 0.042  ; Rise       ; CLK50                                   ;
;  A[2]     ; CLK50                                   ; 0.555  ; 0.555  ; Rise       ; CLK50                                   ;
;  A[3]     ; CLK50                                   ; 0.543  ; 0.543  ; Rise       ; CLK50                                   ;
;  A[4]     ; CLK50                                   ; 0.559  ; 0.559  ; Rise       ; CLK50                                   ;
;  A[5]     ; CLK50                                   ; -2.057 ; -2.057 ; Rise       ; CLK50                                   ;
;  A[6]     ; CLK50                                   ; -2.123 ; -2.123 ; Rise       ; CLK50                                   ;
;  A[7]     ; CLK50                                   ; -2.086 ; -2.086 ; Rise       ; CLK50                                   ;
; B[*]      ; CLK50                                   ; -0.449 ; -0.449 ; Rise       ; CLK50                                   ;
;  B[0]     ; CLK50                                   ; -0.629 ; -0.629 ; Rise       ; CLK50                                   ;
;  B[1]     ; CLK50                                   ; -0.449 ; -0.449 ; Rise       ; CLK50                                   ;
;  B[2]     ; CLK50                                   ; -0.776 ; -0.776 ; Rise       ; CLK50                                   ;
;  B[3]     ; CLK50                                   ; -0.639 ; -0.639 ; Rise       ; CLK50                                   ;
;  B[4]     ; CLK50                                   ; -2.843 ; -2.843 ; Rise       ; CLK50                                   ;
;  B[5]     ; CLK50                                   ; -0.576 ; -0.576 ; Rise       ; CLK50                                   ;
;  B[6]     ; CLK50                                   ; -0.495 ; -0.495 ; Rise       ; CLK50                                   ;
;  B[7]     ; CLK50                                   ; -0.784 ; -0.784 ; Rise       ; CLK50                                   ;
; Launch    ; CLK50                                   ; -2.754 ; -2.754 ; Rise       ; CLK50                                   ;
; reset~    ; CLK50                                   ; -2.483 ; -2.483 ; Rise       ; CLK50                                   ;
; reset~    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; -2.564 ; -2.564 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Complete  ; CLK50                                   ; 9.152 ; 9.152 ; Rise       ; CLK50                                   ;
; Data[*]   ; CLK50                                   ; 9.989 ; 9.989 ; Rise       ; CLK50                                   ;
;  Data[0]  ; CLK50                                   ; 9.975 ; 9.975 ; Rise       ; CLK50                                   ;
;  Data[1]  ; CLK50                                   ; 9.870 ; 9.870 ; Rise       ; CLK50                                   ;
;  Data[2]  ; CLK50                                   ; 9.960 ; 9.960 ; Rise       ; CLK50                                   ;
;  Data[3]  ; CLK50                                   ; 9.981 ; 9.981 ; Rise       ; CLK50                                   ;
;  Data[4]  ; CLK50                                   ; 9.888 ; 9.888 ; Rise       ; CLK50                                   ;
;  Data[5]  ; CLK50                                   ; 9.868 ; 9.868 ; Rise       ; CLK50                                   ;
;  Data[6]  ; CLK50                                   ; 9.989 ; 9.989 ; Rise       ; CLK50                                   ;
;  Data[7]  ; CLK50                                   ; 9.989 ; 9.989 ; Rise       ; CLK50                                   ;
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.792 ; 7.792 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.484 ; 7.484 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.792 ; 7.792 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.776 ; 7.776 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.765 ; 7.765 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.724 ; 7.724 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.756 ; 7.756 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.770 ; 7.770 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.534 ; 7.534 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_E     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.480 ; 7.480 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RS    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.203 ; 7.203 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RW    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.085 ; 8.085 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Complete  ; CLK50                                   ; 5.072 ; 5.072 ; Rise       ; CLK50                                   ;
; Data[*]   ; CLK50                                   ; 5.768 ; 5.768 ; Rise       ; CLK50                                   ;
;  Data[0]  ; CLK50                                   ; 5.818 ; 5.818 ; Rise       ; CLK50                                   ;
;  Data[1]  ; CLK50                                   ; 5.771 ; 5.771 ; Rise       ; CLK50                                   ;
;  Data[2]  ; CLK50                                   ; 5.810 ; 5.810 ; Rise       ; CLK50                                   ;
;  Data[3]  ; CLK50                                   ; 5.830 ; 5.830 ; Rise       ; CLK50                                   ;
;  Data[4]  ; CLK50                                   ; 5.781 ; 5.781 ; Rise       ; CLK50                                   ;
;  Data[5]  ; CLK50                                   ; 5.768 ; 5.768 ; Rise       ; CLK50                                   ;
;  Data[6]  ; CLK50                                   ; 5.846 ; 5.846 ; Rise       ; CLK50                                   ;
;  Data[7]  ; CLK50                                   ; 5.835 ; 5.835 ; Rise       ; CLK50                                   ;
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.067 ; 4.067 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.067 ; 4.067 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.195 ; 4.195 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.190 ; 4.190 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.188 ; 4.188 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.155 ; 4.155 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.178 ; 4.178 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.191 ; 4.191 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.080 ; 4.080 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_E     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.033 ; 4.033 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RS    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.916 ; 3.916 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RW    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.333 ; 4.333 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                               ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; CLK50                                   ; CLK50                                   ; 1417     ; 0        ; 0        ; 0        ;
; CLK~                                    ; CLK50                                   ; 0        ; 16       ; 0        ; 0        ;
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; CLK50                                   ; 1        ; 1        ; 0        ; 0        ;
; CLK50                                   ; CLK~                                    ; 0        ; 0        ; 8        ; 0        ;
; CLK~                                    ; CLK~                                    ; 0        ; 0        ; 0        ; 36       ;
; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 560      ; 0        ; 0        ; 0        ;
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 2127     ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; CLK50                                   ; CLK50                                   ; 1417     ; 0        ; 0        ; 0        ;
; CLK~                                    ; CLK50                                   ; 0        ; 16       ; 0        ; 0        ;
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; CLK50                                   ; 1        ; 1        ; 0        ; 0        ;
; CLK50                                   ; CLK~                                    ; 0        ; 0        ; 8        ; 0        ;
; CLK~                                    ; CLK~                                    ; 0        ; 0        ; 0        ; 36       ;
; CLK50                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 560      ; 0        ; 0        ; 0        ;
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 2127     ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK50      ; CLK~     ; 0        ; 0        ; 8        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK50      ; CLK~     ; 0        ; 0        ; 8        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 143   ; 143  ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 92    ; 92   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May 20 12:56:54 2022
Info: Command: quartus_sta Question1 -c Question1
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Question1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK50 CLK50
    Info (332105): create_clock -period 1.000 -name CLK~ CLK~
    Info (332105): create_clock -period 1.000 -name NewLCD:inst3|LCD_Display:inst|CLK_400HZ NewLCD:inst3|LCD_Display:inst|CLK_400HZ
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.042
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.042       -90.340 NewLCD:inst3|LCD_Display:inst|CLK_400HZ 
    Info (332119):    -3.794      -220.032 CLK50 
    Info (332119):    -0.940        -4.692 CLK~ 
Info (332146): Worst-case hold slack is -2.550
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.550        -2.550 CLK50 
    Info (332119):     0.220         0.000 CLK~ 
    Info (332119):     0.391         0.000 NewLCD:inst3|LCD_Display:inst|CLK_400HZ 
Info (332146): Worst-case recovery slack is 0.455
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.455         0.000 CLK~ 
Info (332146): Worst-case removal slack is 0.315
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.315         0.000 CLK~ 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -168.380 CLK50 
    Info (332119):    -1.423       -53.230 NewLCD:inst3|LCD_Display:inst|CLK_400HZ 
    Info (332119):    -1.222        -9.222 CLK~ 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.753
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.753       -35.567 NewLCD:inst3|LCD_Display:inst|CLK_400HZ 
    Info (332119):    -1.808       -75.443 CLK50 
    Info (332119):     0.105         0.000 CLK~ 
Info (332146): Worst-case hold slack is -1.592
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.592        -1.592 CLK50 
    Info (332119):     0.215         0.000 NewLCD:inst3|LCD_Display:inst|CLK_400HZ 
    Info (332119):     0.324         0.000 CLK~ 
Info (332146): Worst-case recovery slack is 0.235
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.235         0.000 CLK~ 
Info (332146): Worst-case removal slack is 0.645
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.645         0.000 CLK~ 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -168.380 CLK50 
    Info (332119):    -1.423       -53.230 NewLCD:inst3|LCD_Display:inst|CLK_400HZ 
    Info (332119):    -1.222        -9.222 CLK~ 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4547 megabytes
    Info: Processing ended: Fri May 20 12:56:55 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


