m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/alber/OneDrive/Documentos/GitHub/Diseno_SoC_minimo_reproductor_audio/software/timer_display/obj/default/runtime/sim/mentor
vtimer_display_UART
Z1 !s110 1764122449
!i10b 1
!s100 mBaLmVzzz8b?cP]m:BdhB1
I;_4>TNiLZAI]k:5O;>^`m0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1764121403
Z4 8C:/Users/alber/OneDrive/Documentos/GitHub/Diseno_SoC_minimo_reproductor_audio/timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_UART.v
Z5 FC:/Users/alber/OneDrive/Documentos/GitHub/Diseno_SoC_minimo_reproductor_audio/timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_UART.v
L0 331
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1764122449.000000
Z8 !s107 C:/Users/alber/OneDrive/Documentos/GitHub/Diseno_SoC_minimo_reproductor_audio/timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_UART.v|
Z9 !s90 -reportprogress|300|C:/Users/alber/OneDrive/Documentos/GitHub/Diseno_SoC_minimo_reproductor_audio/timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_UART.v|-work|UART|
!i113 1
Z10 o-work UART
Z11 tCvgOpt 0
ntimer_display_@u@a@r@t
vtimer_display_UART_scfifo_r
R1
!i10b 1
!s100 a8:VC7d2diXJXlQ3[_Hmj1
I1]c?Kfdl[67hEc5f`B?k`1
R2
R0
R3
R4
R5
L0 243
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
ntimer_display_@u@a@r@t_scfifo_r
vtimer_display_UART_scfifo_w
R1
!i10b 1
!s100 6IAjG:gEhf;jjS71P`elj1
I@TS26@CiZl`;<ULGd@5<P0
R2
R0
R3
R4
R5
L0 78
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
ntimer_display_@u@a@r@t_scfifo_w
vtimer_display_UART_sim_scfifo_r
R1
!i10b 1
!s100 O];[WHQ]WY@>PH=HWJDz33
I4`UoD2HKkDb^eF]cnke7=1
R2
R0
R3
R4
R5
L0 164
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
ntimer_display_@u@a@r@t_sim_scfifo_r
vtimer_display_UART_sim_scfifo_w
R1
!i10b 1
!s100 S4LSBG6O?:?Of8G:E]_g@2
I6<AGH>o8ZRaWPgYFSYY`^1
R2
R0
R3
R4
R5
L0 21
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
ntimer_display_@u@a@r@t_sim_scfifo_w
