Classic Timing Analyzer report for hardware
Fri May 04 22:51:53 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                    ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+----------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                             ; To                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+----------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.367 ns                         ; reset                            ; controlador:ctrl|state[2]              ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 41.650 ns                        ; Instr_Reg:inst_reg|Instr31_26[0] ; WriteDataReg[0]                        ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.026 ns                        ; reset                            ; controlador:ctrl|state[0]              ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 29.52 MHz ( period = 33.873 ns ) ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg2[0] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                  ;                                        ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 29.52 MHz ( period = 33.873 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg2[0]  ; clock      ; clock    ; None                        ; None                      ; 33.686 ns               ;
; N/A                                     ; 29.52 MHz ( period = 33.870 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg18[0] ; clock      ; clock    ; None                        ; None                      ; 33.683 ns               ;
; N/A                                     ; 29.55 MHz ( period = 33.839 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 33.649 ns               ;
; N/A                                     ; 29.55 MHz ( period = 33.838 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 33.648 ns               ;
; N/A                                     ; 29.56 MHz ( period = 33.828 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 33.632 ns               ;
; N/A                                     ; 29.56 MHz ( period = 33.827 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 33.631 ns               ;
; N/A                                     ; 29.57 MHz ( period = 33.815 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 33.609 ns               ;
; N/A                                     ; 29.57 MHz ( period = 33.813 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 33.607 ns               ;
; N/A                                     ; 29.59 MHz ( period = 33.796 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 33.599 ns               ;
; N/A                                     ; 29.59 MHz ( period = 33.790 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; clock      ; clock    ; None                        ; None                      ; 33.593 ns               ;
; N/A                                     ; 29.60 MHz ( period = 33.781 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[8]              ; clock      ; clock    ; None                        ; None                      ; 33.518 ns               ;
; N/A                                     ; 29.62 MHz ( period = 33.765 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[10]             ; clock      ; clock    ; None                        ; None                      ; 33.536 ns               ;
; N/A                                     ; 29.62 MHz ( period = 33.764 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[16]             ; clock      ; clock    ; None                        ; None                      ; 33.478 ns               ;
; N/A                                     ; 29.62 MHz ( period = 33.763 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 33.567 ns               ;
; N/A                                     ; 29.62 MHz ( period = 33.762 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 33.566 ns               ;
; N/A                                     ; 29.63 MHz ( period = 33.755 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[26]             ; clock      ; clock    ; None                        ; None                      ; 33.456 ns               ;
; N/A                                     ; 29.65 MHz ( period = 33.724 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 33.425 ns               ;
; N/A                                     ; 29.67 MHz ( period = 33.706 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[14]             ; clock      ; clock    ; None                        ; None                      ; 33.443 ns               ;
; N/A                                     ; 29.79 MHz ( period = 33.570 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 33.387 ns               ;
; N/A                                     ; 29.79 MHz ( period = 33.570 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 33.387 ns               ;
; N/A                                     ; 29.79 MHz ( period = 33.564 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 33.374 ns               ;
; N/A                                     ; 29.80 MHz ( period = 33.560 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 33.370 ns               ;
; N/A                                     ; 29.80 MHz ( period = 33.557 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 33.375 ns               ;
; N/A                                     ; 29.80 MHz ( period = 33.556 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 33.374 ns               ;
; N/A                                     ; 29.81 MHz ( period = 33.544 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 33.357 ns               ;
; N/A                                     ; 29.82 MHz ( period = 33.540 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 33.353 ns               ;
; N/A                                     ; 29.82 MHz ( period = 33.537 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 33.338 ns               ;
; N/A                                     ; 29.82 MHz ( period = 33.537 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 33.338 ns               ;
; N/A                                     ; 29.84 MHz ( period = 33.516 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[15]             ; clock      ; clock    ; None                        ; None                      ; 33.217 ns               ;
; N/A                                     ; 29.84 MHz ( period = 33.508 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 33.322 ns               ;
; N/A                                     ; 29.84 MHz ( period = 33.507 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 33.321 ns               ;
; N/A                                     ; 29.86 MHz ( period = 33.485 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[11]             ; clock      ; clock    ; None                        ; None                      ; 33.188 ns               ;
; N/A                                     ; 29.87 MHz ( period = 33.482 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 33.287 ns               ;
; N/A                                     ; 29.87 MHz ( period = 33.481 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 33.286 ns               ;
; N/A                                     ; 29.87 MHz ( period = 33.479 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 33.285 ns               ;
; N/A                                     ; 29.87 MHz ( period = 33.477 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 33.283 ns               ;
; N/A                                     ; 29.87 MHz ( period = 33.477 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 33.283 ns               ;
; N/A                                     ; 29.88 MHz ( period = 33.463 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[5]              ; clock      ; clock    ; None                        ; None                      ; 33.210 ns               ;
; N/A                                     ; 29.89 MHz ( period = 33.459 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg11[0] ; clock      ; clock    ; None                        ; None                      ; 33.266 ns               ;
; N/A                                     ; 29.89 MHz ( period = 33.458 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg9[0]  ; clock      ; clock    ; None                        ; None                      ; 33.265 ns               ;
; N/A                                     ; 29.89 MHz ( period = 33.457 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[27]             ; clock      ; clock    ; None                        ; None                      ; 33.186 ns               ;
; N/A                                     ; 29.90 MHz ( period = 33.443 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[12]             ; clock      ; clock    ; None                        ; None                      ; 33.190 ns               ;
; N/A                                     ; 29.91 MHz ( period = 33.435 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[7]              ; clock      ; clock    ; None                        ; None                      ; 33.151 ns               ;
; N/A                                     ; 29.91 MHz ( period = 33.435 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[24]             ; clock      ; clock    ; None                        ; None                      ; 33.152 ns               ;
; N/A                                     ; 29.95 MHz ( period = 33.384 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[9]              ; clock      ; clock    ; None                        ; None                      ; 33.111 ns               ;
; N/A                                     ; 29.96 MHz ( period = 33.376 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[13]             ; clock      ; clock    ; None                        ; None                      ; 33.103 ns               ;
; N/A                                     ; 30.00 MHz ( period = 33.332 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg2[0]  ; clock      ; clock    ; None                        ; None                      ; 33.145 ns               ;
; N/A                                     ; 30.00 MHz ( period = 33.329 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg18[0] ; clock      ; clock    ; None                        ; None                      ; 33.142 ns               ;
; N/A                                     ; 30.01 MHz ( period = 33.325 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[20]             ; clock      ; clock    ; None                        ; None                      ; 33.040 ns               ;
; N/A                                     ; 30.02 MHz ( period = 33.310 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[4]              ; clock      ; clock    ; None                        ; None                      ; 33.047 ns               ;
; N/A                                     ; 30.03 MHz ( period = 33.298 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 33.108 ns               ;
; N/A                                     ; 30.03 MHz ( period = 33.297 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 33.107 ns               ;
; N/A                                     ; 30.04 MHz ( period = 33.293 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[6]              ; clock      ; clock    ; None                        ; None                      ; 33.030 ns               ;
; N/A                                     ; 30.04 MHz ( period = 33.287 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 33.091 ns               ;
; N/A                                     ; 30.04 MHz ( period = 33.286 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 33.090 ns               ;
; N/A                                     ; 30.05 MHz ( period = 33.274 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 33.068 ns               ;
; N/A                                     ; 30.06 MHz ( period = 33.272 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 33.066 ns               ;
; N/A                                     ; 30.07 MHz ( period = 33.258 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[3]              ; clock      ; clock    ; None                        ; None                      ; 32.972 ns               ;
; N/A                                     ; 30.07 MHz ( period = 33.255 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 33.058 ns               ;
; N/A                                     ; 30.08 MHz ( period = 33.249 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; clock      ; clock    ; None                        ; None                      ; 33.052 ns               ;
; N/A                                     ; 30.08 MHz ( period = 33.240 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[8]              ; clock      ; clock    ; None                        ; None                      ; 32.977 ns               ;
; N/A                                     ; 30.10 MHz ( period = 33.224 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[10]             ; clock      ; clock    ; None                        ; None                      ; 32.995 ns               ;
; N/A                                     ; 30.10 MHz ( period = 33.223 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[16]             ; clock      ; clock    ; None                        ; None                      ; 32.937 ns               ;
; N/A                                     ; 30.10 MHz ( period = 33.222 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 33.026 ns               ;
; N/A                                     ; 30.10 MHz ( period = 33.221 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 33.025 ns               ;
; N/A                                     ; 30.11 MHz ( period = 33.214 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[26]             ; clock      ; clock    ; None                        ; None                      ; 32.915 ns               ;
; N/A                                     ; 30.12 MHz ( period = 33.196 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[22]             ; clock      ; clock    ; None                        ; None                      ; 32.911 ns               ;
; N/A                                     ; 30.13 MHz ( period = 33.195 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[25]             ; clock      ; clock    ; None                        ; None                      ; 32.910 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.183 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 32.884 ns               ;
; N/A                                     ; 30.15 MHz ( period = 33.167 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[21]             ; clock      ; clock    ; None                        ; None                      ; 32.881 ns               ;
; N/A                                     ; 30.15 MHz ( period = 33.167 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[17]             ; clock      ; clock    ; None                        ; None                      ; 32.881 ns               ;
; N/A                                     ; 30.15 MHz ( period = 33.167 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[19]             ; clock      ; clock    ; None                        ; None                      ; 32.881 ns               ;
; N/A                                     ; 30.15 MHz ( period = 33.167 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[18]             ; clock      ; clock    ; None                        ; None                      ; 32.881 ns               ;
; N/A                                     ; 30.15 MHz ( period = 33.165 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[14]             ; clock      ; clock    ; None                        ; None                      ; 32.902 ns               ;
; N/A                                     ; 30.18 MHz ( period = 33.140 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 32.874 ns               ;
; N/A                                     ; 30.18 MHz ( period = 33.140 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[28]             ; clock      ; clock    ; None                        ; None                      ; 32.874 ns               ;
; N/A                                     ; 30.19 MHz ( period = 33.129 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[30]             ; clock      ; clock    ; None                        ; None                      ; 32.888 ns               ;
; N/A                                     ; 30.19 MHz ( period = 33.129 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[31]             ; clock      ; clock    ; None                        ; None                      ; 32.888 ns               ;
; N/A                                     ; 30.22 MHz ( period = 33.088 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg2[0]  ; clock      ; clock    ; None                        ; None                      ; 32.901 ns               ;
; N/A                                     ; 30.23 MHz ( period = 33.085 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg18[0] ; clock      ; clock    ; None                        ; None                      ; 32.898 ns               ;
; N/A                                     ; 30.25 MHz ( period = 33.062 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg2[0]  ; clock      ; clock    ; None                        ; None                      ; 32.875 ns               ;
; N/A                                     ; 30.25 MHz ( period = 33.059 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg18[0] ; clock      ; clock    ; None                        ; None                      ; 32.872 ns               ;
; N/A                                     ; 30.25 MHz ( period = 33.054 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 32.864 ns               ;
; N/A                                     ; 30.25 MHz ( period = 33.053 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 32.863 ns               ;
; N/A                                     ; 30.26 MHz ( period = 33.045 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[23]             ; clock      ; clock    ; None                        ; None                      ; 32.771 ns               ;
; N/A                                     ; 30.26 MHz ( period = 33.043 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 32.847 ns               ;
; N/A                                     ; 30.26 MHz ( period = 33.042 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 32.846 ns               ;
; N/A                                     ; 30.27 MHz ( period = 33.039 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg2[0]  ; clock      ; clock    ; None                        ; None                      ; 32.852 ns               ;
; N/A                                     ; 30.27 MHz ( period = 33.036 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg18[0] ; clock      ; clock    ; None                        ; None                      ; 32.849 ns               ;
; N/A                                     ; 30.28 MHz ( period = 33.030 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 32.824 ns               ;
; N/A                                     ; 30.28 MHz ( period = 33.029 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 32.846 ns               ;
; N/A                                     ; 30.28 MHz ( period = 33.029 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 32.846 ns               ;
; N/A                                     ; 30.28 MHz ( period = 33.028 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 32.838 ns               ;
; N/A                                     ; 30.28 MHz ( period = 33.028 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 32.822 ns               ;
; N/A                                     ; 30.28 MHz ( period = 33.027 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 32.837 ns               ;
; N/A                                     ; 30.28 MHz ( period = 33.023 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 32.833 ns               ;
; N/A                                     ; 30.29 MHz ( period = 33.019 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 32.829 ns               ;
; N/A                                     ; 30.29 MHz ( period = 33.017 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 32.821 ns               ;
; N/A                                     ; 30.29 MHz ( period = 33.016 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 32.834 ns               ;
; N/A                                     ; 30.29 MHz ( period = 33.016 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 32.820 ns               ;
; N/A                                     ; 30.29 MHz ( period = 33.015 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 32.833 ns               ;
; N/A                                     ; 30.29 MHz ( period = 33.011 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 32.814 ns               ;
; N/A                                     ; 30.30 MHz ( period = 33.005 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 32.815 ns               ;
; N/A                                     ; 30.30 MHz ( period = 33.005 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; clock      ; clock    ; None                        ; None                      ; 32.808 ns               ;
; N/A                                     ; 30.30 MHz ( period = 33.004 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 32.814 ns               ;
; N/A                                     ; 30.30 MHz ( period = 33.004 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 32.798 ns               ;
; N/A                                     ; 30.30 MHz ( period = 33.003 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 32.816 ns               ;
; N/A                                     ; 30.30 MHz ( period = 33.002 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 32.796 ns               ;
; N/A                                     ; 30.30 MHz ( period = 32.999 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 32.812 ns               ;
; N/A                                     ; 30.31 MHz ( period = 32.996 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 32.797 ns               ;
; N/A                                     ; 30.31 MHz ( period = 32.996 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 32.797 ns               ;
; N/A                                     ; 30.31 MHz ( period = 32.996 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[8]              ; clock      ; clock    ; None                        ; None                      ; 32.733 ns               ;
; N/A                                     ; 30.31 MHz ( period = 32.994 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 32.798 ns               ;
; N/A                                     ; 30.31 MHz ( period = 32.993 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 32.797 ns               ;
; N/A                                     ; 30.32 MHz ( period = 32.985 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 32.788 ns               ;
; N/A                                     ; 30.32 MHz ( period = 32.983 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg2[0]  ; clock      ; clock    ; None                        ; None                      ; 32.801 ns               ;
; N/A                                     ; 30.32 MHz ( period = 32.981 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 32.775 ns               ;
; N/A                                     ; 30.32 MHz ( period = 32.980 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg18[0] ; clock      ; clock    ; None                        ; None                      ; 32.798 ns               ;
; N/A                                     ; 30.32 MHz ( period = 32.980 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[10]             ; clock      ; clock    ; None                        ; None                      ; 32.751 ns               ;
; N/A                                     ; 30.32 MHz ( period = 32.979 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 32.773 ns               ;
; N/A                                     ; 30.32 MHz ( period = 32.979 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; clock      ; clock    ; None                        ; None                      ; 32.782 ns               ;
; N/A                                     ; 30.32 MHz ( period = 32.979 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[16]             ; clock      ; clock    ; None                        ; None                      ; 32.693 ns               ;
; N/A                                     ; 30.32 MHz ( period = 32.978 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 32.782 ns               ;
; N/A                                     ; 30.32 MHz ( period = 32.977 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 32.781 ns               ;
; N/A                                     ; 30.33 MHz ( period = 32.975 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[15]             ; clock      ; clock    ; None                        ; None                      ; 32.676 ns               ;
; N/A                                     ; 30.33 MHz ( period = 32.970 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[26]             ; clock      ; clock    ; None                        ; None                      ; 32.671 ns               ;
; N/A                                     ; 30.33 MHz ( period = 32.970 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[8]              ; clock      ; clock    ; None                        ; None                      ; 32.707 ns               ;
; N/A                                     ; 30.33 MHz ( period = 32.967 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 32.781 ns               ;
; N/A                                     ; 30.33 MHz ( period = 32.966 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 32.780 ns               ;
; N/A                                     ; 30.34 MHz ( period = 32.962 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 32.765 ns               ;
; N/A                                     ; 30.34 MHz ( period = 32.956 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; clock      ; clock    ; None                        ; None                      ; 32.759 ns               ;
; N/A                                     ; 30.35 MHz ( period = 32.954 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[10]             ; clock      ; clock    ; None                        ; None                      ; 32.725 ns               ;
; N/A                                     ; 30.35 MHz ( period = 32.953 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[16]             ; clock      ; clock    ; None                        ; None                      ; 32.667 ns               ;
; N/A                                     ; 30.35 MHz ( period = 32.952 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 32.756 ns               ;
; N/A                                     ; 30.35 MHz ( period = 32.951 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 32.755 ns               ;
; N/A                                     ; 30.35 MHz ( period = 32.949 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 32.764 ns               ;
; N/A                                     ; 30.35 MHz ( period = 32.948 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 32.763 ns               ;
; N/A                                     ; 30.35 MHz ( period = 32.947 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[8]              ; clock      ; clock    ; None                        ; None                      ; 32.684 ns               ;
; N/A                                     ; 30.35 MHz ( period = 32.944 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[26]             ; clock      ; clock    ; None                        ; None                      ; 32.645 ns               ;
; N/A                                     ; 30.35 MHz ( period = 32.944 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[11]             ; clock      ; clock    ; None                        ; None                      ; 32.647 ns               ;
; N/A                                     ; 30.36 MHz ( period = 32.941 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 32.746 ns               ;
; N/A                                     ; 30.36 MHz ( period = 32.940 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 32.745 ns               ;
; N/A                                     ; 30.36 MHz ( period = 32.939 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 32.640 ns               ;
; N/A                                     ; 30.36 MHz ( period = 32.938 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 32.744 ns               ;
; N/A                                     ; 30.36 MHz ( period = 32.938 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 32.747 ns               ;
; N/A                                     ; 30.36 MHz ( period = 32.937 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 32.746 ns               ;
; N/A                                     ; 30.36 MHz ( period = 32.936 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 32.742 ns               ;
; N/A                                     ; 30.36 MHz ( period = 32.936 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 32.742 ns               ;
; N/A                                     ; 30.37 MHz ( period = 32.931 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[10]             ; clock      ; clock    ; None                        ; None                      ; 32.702 ns               ;
; N/A                                     ; 30.37 MHz ( period = 32.930 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[16]             ; clock      ; clock    ; None                        ; None                      ; 32.644 ns               ;
; N/A                                     ; 30.37 MHz ( period = 32.929 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 32.733 ns               ;
; N/A                                     ; 30.37 MHz ( period = 32.928 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 32.732 ns               ;
; N/A                                     ; 30.37 MHz ( period = 32.925 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 32.724 ns               ;
; N/A                                     ; 30.37 MHz ( period = 32.923 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 32.722 ns               ;
; N/A                                     ; 30.37 MHz ( period = 32.922 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[5]              ; clock      ; clock    ; None                        ; None                      ; 32.669 ns               ;
; N/A                                     ; 30.38 MHz ( period = 32.921 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[26]             ; clock      ; clock    ; None                        ; None                      ; 32.622 ns               ;
; N/A                                     ; 30.38 MHz ( period = 32.921 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg2[0]  ; clock      ; clock    ; None                        ; None                      ; 32.727 ns               ;
; N/A                                     ; 30.38 MHz ( period = 32.921 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[14]             ; clock      ; clock    ; None                        ; None                      ; 32.658 ns               ;
; N/A                                     ; 30.38 MHz ( period = 32.918 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg11[0] ; clock      ; clock    ; None                        ; None                      ; 32.725 ns               ;
; N/A                                     ; 30.38 MHz ( period = 32.918 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg18[0] ; clock      ; clock    ; None                        ; None                      ; 32.724 ns               ;
; N/A                                     ; 30.38 MHz ( period = 32.917 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg9[0]  ; clock      ; clock    ; None                        ; None                      ; 32.724 ns               ;
; N/A                                     ; 30.38 MHz ( period = 32.916 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[27]             ; clock      ; clock    ; None                        ; None                      ; 32.645 ns               ;
; N/A                                     ; 30.38 MHz ( period = 32.913 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 32.614 ns               ;
; N/A                                     ; 30.39 MHz ( period = 32.906 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 32.714 ns               ;
; N/A                                     ; 30.39 MHz ( period = 32.902 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[12]             ; clock      ; clock    ; None                        ; None                      ; 32.649 ns               ;
; N/A                                     ; 30.40 MHz ( period = 32.900 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; clock      ; clock    ; None                        ; None                      ; 32.708 ns               ;
; N/A                                     ; 30.40 MHz ( period = 32.895 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[14]             ; clock      ; clock    ; None                        ; None                      ; 32.632 ns               ;
; N/A                                     ; 30.40 MHz ( period = 32.894 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[7]              ; clock      ; clock    ; None                        ; None                      ; 32.610 ns               ;
; N/A                                     ; 30.40 MHz ( period = 32.894 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[24]             ; clock      ; clock    ; None                        ; None                      ; 32.611 ns               ;
; N/A                                     ; 30.40 MHz ( period = 32.891 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[8]              ; clock      ; clock    ; None                        ; None                      ; 32.633 ns               ;
; N/A                                     ; 30.40 MHz ( period = 32.890 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 32.591 ns               ;
; N/A                                     ; 30.41 MHz ( period = 32.887 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 32.690 ns               ;
; N/A                                     ; 30.41 MHz ( period = 32.886 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 32.689 ns               ;
; N/A                                     ; 30.41 MHz ( period = 32.883 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg2[0]  ; clock      ; clock    ; None                        ; None                      ; 32.701 ns               ;
; N/A                                     ; 30.41 MHz ( period = 32.880 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg18[0] ; clock      ; clock    ; None                        ; None                      ; 32.698 ns               ;
; N/A                                     ; 30.42 MHz ( period = 32.876 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 32.673 ns               ;
; N/A                                     ; 30.42 MHz ( period = 32.875 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 32.672 ns               ;
; N/A                                     ; 30.42 MHz ( period = 32.875 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[10]             ; clock      ; clock    ; None                        ; None                      ; 32.651 ns               ;
; N/A                                     ; 30.42 MHz ( period = 32.874 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[16]             ; clock      ; clock    ; None                        ; None                      ; 32.593 ns               ;
; N/A                                     ; 30.42 MHz ( period = 32.873 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 32.682 ns               ;
; N/A                                     ; 30.42 MHz ( period = 32.872 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 32.681 ns               ;
; N/A                                     ; 30.42 MHz ( period = 32.872 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[14]             ; clock      ; clock    ; None                        ; None                      ; 32.609 ns               ;
; N/A                                     ; 30.42 MHz ( period = 32.868 ns )                    ; controlador:ctrl|state[3]        ; Banco_reg:BancoDeRegistradores|Reg2[0]  ; clock      ; clock    ; None                        ; None                      ; 32.677 ns               ;
; N/A                                     ; 30.43 MHz ( period = 32.865 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[26]             ; clock      ; clock    ; None                        ; None                      ; 32.571 ns               ;
; N/A                                     ; 30.43 MHz ( period = 32.865 ns )                    ; controlador:ctrl|state[3]        ; Banco_reg:BancoDeRegistradores|Reg18[0] ; clock      ; clock    ; None                        ; None                      ; 32.674 ns               ;
; N/A                                     ; 30.43 MHz ( period = 32.863 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 32.650 ns               ;
; N/A                                     ; 30.43 MHz ( period = 32.861 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 32.648 ns               ;
; N/A                                     ; 30.44 MHz ( period = 32.849 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 32.664 ns               ;
; N/A                                     ; 30.44 MHz ( period = 32.848 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 32.663 ns               ;
; N/A                                     ; 30.45 MHz ( period = 32.844 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 32.640 ns               ;
; N/A                                     ; 30.45 MHz ( period = 32.843 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[9]              ; clock      ; clock    ; None                        ; None                      ; 32.570 ns               ;
; N/A                                     ; 30.45 MHz ( period = 32.838 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 32.647 ns               ;
; N/A                                     ; 30.45 MHz ( period = 32.838 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; clock      ; clock    ; None                        ; None                      ; 32.634 ns               ;
; N/A                                     ; 30.45 MHz ( period = 32.837 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 32.646 ns               ;
; N/A                                     ; 30.46 MHz ( period = 32.835 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[13]             ; clock      ; clock    ; None                        ; None                      ; 32.562 ns               ;
; N/A                                     ; 30.46 MHz ( period = 32.834 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 32.540 ns               ;
; N/A                                     ; 30.46 MHz ( period = 32.834 ns )                    ; controlador:ctrl|state[3]        ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 32.640 ns               ;
; N/A                                     ; 30.46 MHz ( period = 32.833 ns )                    ; controlador:ctrl|state[3]        ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 32.639 ns               ;
; N/A                                     ; 30.46 MHz ( period = 32.829 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[8]              ; clock      ; clock    ; None                        ; None                      ; 32.559 ns               ;
; N/A                                     ; 30.46 MHz ( period = 32.825 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 32.624 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                        ; To Clock ;
+-------+--------------+------------+-------+---------------------------+----------+
; N/A   ; None         ; 3.367 ns   ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A   ; None         ; 3.056 ns   ; reset ; controlador:ctrl|state[6] ; clock    ;
; N/A   ; None         ; 3.054 ns   ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A   ; None         ; 1.993 ns   ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A   ; None         ; 1.984 ns   ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A   ; None         ; 1.658 ns   ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A   ; None         ; 1.404 ns   ; reset ; controlador:ctrl|state[5] ; clock    ;
+-------+--------------+------------+-------+---------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+-------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                             ; To                ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+-------------------+------------+
; N/A                                     ; None                                                ; 41.650 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 41.109 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 40.865 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 40.839 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 40.816 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 40.760 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 40.698 ns  ; controlador:ctrl|state[2]        ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 40.660 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 40.645 ns  ; controlador:ctrl|state[3]        ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 40.529 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 40.522 ns  ; controlador:ctrl|state[0]        ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 40.516 ns  ; controlador:ctrl|state[6]        ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 40.485 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 40.365 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 40.256 ns  ; controlador:ctrl|state[1]        ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 40.176 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 39.944 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 39.923 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 39.756 ns  ; controlador:ctrl|state[4]        ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 39.700 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 39.674 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 39.651 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 39.595 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 39.533 ns  ; controlador:ctrl|state[2]        ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 39.525 ns  ; controlador:ctrl|state[5]        ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 39.495 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 39.480 ns  ; controlador:ctrl|state[3]        ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 39.401 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 39.364 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 39.357 ns  ; controlador:ctrl|state[0]        ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 39.351 ns  ; controlador:ctrl|state[6]        ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 39.200 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 39.091 ns  ; controlador:ctrl|state[1]        ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 39.011 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 38.995 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 38.758 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 38.591 ns  ; controlador:ctrl|state[4]        ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 38.454 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 38.401 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 38.360 ns  ; controlador:ctrl|state[5]        ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 38.236 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 38.210 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 38.184 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 38.161 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 38.134 ns  ; Registrador:B|Saida[0]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 38.105 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 38.043 ns  ; controlador:ctrl|state[2]        ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 38.005 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 37.990 ns  ; controlador:ctrl|state[3]        ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 37.915 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 37.874 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 37.867 ns  ; controlador:ctrl|state[0]        ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 37.861 ns  ; controlador:ctrl|state[6]        ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 37.860 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 37.736 ns  ; RegDesloc:Deslocamento|temp[0]   ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 37.710 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 37.616 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 37.601 ns  ; controlador:ctrl|state[1]        ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 37.590 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 37.567 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 37.521 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 37.511 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 37.449 ns  ; controlador:ctrl|state[2]        ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 37.411 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 37.396 ns  ; controlador:ctrl|state[3]        ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 37.374 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 37.280 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 37.273 ns  ; controlador:ctrl|state[0]        ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 37.268 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 37.267 ns  ; controlador:ctrl|state[6]        ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 37.203 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 37.130 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 37.116 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 37.104 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 37.101 ns  ; controlador:ctrl|state[4]        ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 37.081 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 37.025 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 37.007 ns  ; controlador:ctrl|state[1]        ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 36.969 ns  ; Registrador:B|Saida[0]           ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 36.963 ns  ; controlador:ctrl|state[2]        ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 36.927 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 36.925 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 36.910 ns  ; controlador:ctrl|state[3]        ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 36.870 ns  ; controlador:ctrl|state[5]        ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 36.794 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 36.787 ns  ; controlador:ctrl|state[0]        ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 36.781 ns  ; controlador:ctrl|state[6]        ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 36.746 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 36.674 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 36.662 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.630 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 36.571 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 36.558 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 36.521 ns  ; controlador:ctrl|state[1]        ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 36.507 ns  ; controlador:ctrl|state[4]        ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 36.441 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 36.418 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.409 ns  ; Registrador:A|Saida[0]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 36.407 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 36.392 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.369 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.313 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.279 ns  ; Registrador:B|Saida[2]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 36.278 ns  ; RegDesloc:Deslocamento|temp[2]   ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 36.276 ns  ; controlador:ctrl|state[5]        ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 36.251 ns  ; controlador:ctrl|state[2]        ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.213 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.198 ns  ; controlador:ctrl|state[3]        ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.188 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 36.152 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 36.100 ns  ; Registrador:PCreg|Saida[0]       ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 36.082 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.075 ns  ; controlador:ctrl|state[0]        ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.069 ns  ; controlador:ctrl|state[6]        ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.021 ns  ; controlador:ctrl|state[4]        ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 36.017 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 35.989 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 35.963 ns  ; RegDesloc:Deslocamento|temp[1]   ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 35.918 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 35.866 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 35.809 ns  ; controlador:ctrl|state[1]        ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 35.790 ns  ; controlador:ctrl|state[5]        ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 35.773 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 35.747 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 35.729 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 35.724 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 35.668 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 35.666 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 35.648 ns  ; Registrador:A|Saida[2]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 35.622 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 35.606 ns  ; controlador:ctrl|state[2]        ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 35.596 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 35.573 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 35.568 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 35.553 ns  ; controlador:ctrl|state[3]        ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 35.517 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 35.479 ns  ; Registrador:B|Saida[0]           ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 35.476 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 35.455 ns  ; controlador:ctrl|state[2]        ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 35.448 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 35.437 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 35.430 ns  ; controlador:ctrl|state[0]        ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 35.424 ns  ; controlador:ctrl|state[6]        ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 35.417 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 35.402 ns  ; Registrador:B|Saida[6]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 35.402 ns  ; controlador:ctrl|state[3]        ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 35.394 ns  ; Registrador:PCreg|Saida[1]       ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 35.348 ns  ; Registrador:B|Saida[3]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 35.309 ns  ; controlador:ctrl|state[4]        ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 35.286 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 35.279 ns  ; controlador:ctrl|state[0]        ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 35.273 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 35.273 ns  ; controlador:ctrl|state[6]        ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 35.244 ns  ; Registrador:A|Saida[0]           ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 35.204 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 35.178 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 35.164 ns  ; controlador:ctrl|state[1]        ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 35.155 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 35.146 ns  ; RegDesloc:Deslocamento|temp[3]   ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 35.126 ns  ; Instr_Reg:inst_reg|Instr15_0[6]  ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 35.122 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 35.114 ns  ; Registrador:A|Saida[1]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 35.114 ns  ; Registrador:B|Saida[2]           ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 35.113 ns  ; RegDesloc:Deslocamento|temp[2]   ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 35.099 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 35.095 ns  ; Registrador:B|Saida[1]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 35.084 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 35.081 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 35.080 ns  ; Registrador:PCreg|Saida[2]       ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 35.078 ns  ; controlador:ctrl|state[5]        ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 35.037 ns  ; controlador:ctrl|state[2]        ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 35.035 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[22]           ; clock      ;
; N/A                                     ; None                                                ; 35.013 ns  ; controlador:ctrl|state[1]        ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 34.999 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 34.984 ns  ; controlador:ctrl|state[3]        ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 34.954 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 34.935 ns  ; Registrador:PCreg|Saida[0]       ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 34.933 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 34.885 ns  ; Registrador:B|Saida[0]           ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 34.868 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 34.861 ns  ; controlador:ctrl|state[0]        ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 34.855 ns  ; controlador:ctrl|state[6]        ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 34.831 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 34.798 ns  ; RegDesloc:Deslocamento|temp[1]   ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 34.785 ns  ; Registrador:B|Saida[4]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 34.776 ns  ; RegDesloc:Deslocamento|temp[6]   ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 34.704 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 34.695 ns  ; Registrador:B|Saida[5]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 34.680 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 34.676 ns  ; RegDesloc:Deslocamento|temp[4]   ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 34.664 ns  ; controlador:ctrl|state[4]        ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 34.595 ns  ; controlador:ctrl|state[1]        ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 34.515 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 34.513 ns  ; controlador:ctrl|state[4]        ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 34.494 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[22]           ; clock      ;
; N/A                                     ; None                                                ; 34.487 ns  ; RegDesloc:Deslocamento|temp[0]   ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 34.483 ns  ; Registrador:A|Saida[2]           ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 34.471 ns  ; Registrador:PCreg|Saida[3]       ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 34.433 ns  ; controlador:ctrl|state[5]        ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 34.399 ns  ; Registrador:B|Saida[0]           ; Alu[29]           ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                  ;                   ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+-------------------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                        ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; N/A           ; None        ; -1.026 ns ; reset ; controlador:ctrl|state[6] ; clock    ;
; N/A           ; None        ; -1.026 ns ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A           ; None        ; -1.026 ns ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A           ; None        ; -1.156 ns ; reset ; controlador:ctrl|state[5] ; clock    ;
; N/A           ; None        ; -1.410 ns ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A           ; None        ; -1.736 ns ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A           ; None        ; -1.745 ns ; reset ; controlador:ctrl|state[3] ; clock    ;
+---------------+-------------+-----------+-------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 04 22:51:52 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 29.52 MHz between source register "Instr_Reg:inst_reg|Instr31_26[0]" and destination register "Banco_reg:BancoDeRegistradores|Reg2[0]" (period= 33.873 ns)
    Info: + Longest register to register delay is 33.686 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y33_N19; Fanout = 33; REG Node = 'Instr_Reg:inst_reg|Instr31_26[0]'
        Info: 2: + IC(0.927 ns) + CELL(0.545 ns) = 1.472 ns; Loc. = LCCOMB_X52_Y33_N28; Fanout = 2; COMB Node = 'controlador:ctrl|WideOr17~0'
        Info: 3: + IC(0.308 ns) + CELL(0.178 ns) = 1.958 ns; Loc. = LCCOMB_X52_Y33_N8; Fanout = 2; COMB Node = 'controlador:ctrl|WideOr17~1'
        Info: 4: + IC(0.543 ns) + CELL(0.513 ns) = 3.014 ns; Loc. = LCCOMB_X52_Y33_N2; Fanout = 2; COMB Node = 'controlador:ctrl|Selector14~17'
        Info: 5: + IC(0.303 ns) + CELL(0.178 ns) = 3.495 ns; Loc. = LCCOMB_X52_Y33_N12; Fanout = 1; COMB Node = 'controlador:ctrl|Selector14~26'
        Info: 6: + IC(0.902 ns) + CELL(0.178 ns) = 4.575 ns; Loc. = LCCOMB_X51_Y35_N6; Fanout = 1; COMB Node = 'controlador:ctrl|Selector15~2'
        Info: 7: + IC(0.896 ns) + CELL(0.178 ns) = 5.649 ns; Loc. = LCCOMB_X51_Y33_N0; Fanout = 50; COMB Node = 'controlador:ctrl|Selector15~5'
        Info: 8: + IC(0.564 ns) + CELL(0.322 ns) = 6.535 ns; Loc. = LCCOMB_X52_Y33_N30; Fanout = 4; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux31~4'
        Info: 9: + IC(0.911 ns) + CELL(0.178 ns) = 7.624 ns; Loc. = LCCOMB_X51_Y34_N24; Fanout = 2; COMB Node = 'Ula32:ULA|Mux63~0'
        Info: 10: + IC(0.307 ns) + CELL(0.319 ns) = 8.250 ns; Loc. = LCCOMB_X51_Y34_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~9'
        Info: 11: + IC(0.315 ns) + CELL(0.319 ns) = 8.884 ns; Loc. = LCCOMB_X51_Y34_N30; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[1]~10'
        Info: 12: + IC(0.318 ns) + CELL(0.178 ns) = 9.380 ns; Loc. = LCCOMB_X51_Y34_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[2]~11'
        Info: 13: + IC(0.306 ns) + CELL(0.322 ns) = 10.008 ns; Loc. = LCCOMB_X51_Y34_N28; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[3]~13'
        Info: 14: + IC(0.325 ns) + CELL(0.178 ns) = 10.511 ns; Loc. = LCCOMB_X51_Y34_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[4]~15'
        Info: 15: + IC(0.556 ns) + CELL(0.322 ns) = 11.389 ns; Loc. = LCCOMB_X51_Y34_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[6]~18'
        Info: 16: + IC(0.295 ns) + CELL(0.178 ns) = 11.862 ns; Loc. = LCCOMB_X51_Y34_N22; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[6]~19'
        Info: 17: + IC(0.299 ns) + CELL(0.178 ns) = 12.339 ns; Loc. = LCCOMB_X51_Y34_N8; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~20'
        Info: 18: + IC(0.319 ns) + CELL(0.319 ns) = 12.977 ns; Loc. = LCCOMB_X51_Y34_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[8]~22'
        Info: 19: + IC(0.916 ns) + CELL(0.322 ns) = 14.215 ns; Loc. = LCCOMB_X52_Y38_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~23'
        Info: 20: + IC(0.309 ns) + CELL(0.178 ns) = 14.702 ns; Loc. = LCCOMB_X52_Y38_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[10]~25'
        Info: 21: + IC(0.310 ns) + CELL(0.322 ns) = 15.334 ns; Loc. = LCCOMB_X52_Y38_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~26'
        Info: 22: + IC(0.314 ns) + CELL(0.178 ns) = 15.826 ns; Loc. = LCCOMB_X52_Y38_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[12]~27'
        Info: 23: + IC(0.311 ns) + CELL(0.322 ns) = 16.459 ns; Loc. = LCCOMB_X52_Y38_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~29'
        Info: 24: + IC(0.314 ns) + CELL(0.178 ns) = 16.951 ns; Loc. = LCCOMB_X52_Y38_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[14]~31'
        Info: 25: + IC(0.317 ns) + CELL(0.322 ns) = 17.590 ns; Loc. = LCCOMB_X52_Y38_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~32'
        Info: 26: + IC(0.311 ns) + CELL(0.178 ns) = 18.079 ns; Loc. = LCCOMB_X52_Y38_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[16]~34'
        Info: 27: + IC(0.311 ns) + CELL(0.322 ns) = 18.712 ns; Loc. = LCCOMB_X52_Y38_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~35'
        Info: 28: + IC(0.315 ns) + CELL(0.319 ns) = 19.346 ns; Loc. = LCCOMB_X52_Y38_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~37'
        Info: 29: + IC(0.317 ns) + CELL(0.322 ns) = 19.985 ns; Loc. = LCCOMB_X52_Y38_N6; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[19]~38'
        Info: 30: + IC(0.893 ns) + CELL(0.178 ns) = 21.056 ns; Loc. = LCCOMB_X52_Y39_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[20]~39'
        Info: 31: + IC(0.310 ns) + CELL(0.322 ns) = 21.688 ns; Loc. = LCCOMB_X52_Y39_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~41'
        Info: 32: + IC(0.304 ns) + CELL(0.178 ns) = 22.170 ns; Loc. = LCCOMB_X52_Y39_N26; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[22]~43'
        Info: 33: + IC(0.857 ns) + CELL(0.322 ns) = 23.349 ns; Loc. = LCCOMB_X52_Y36_N8; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~44'
        Info: 34: + IC(0.312 ns) + CELL(0.322 ns) = 23.983 ns; Loc. = LCCOMB_X52_Y36_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~46'
        Info: 35: + IC(0.312 ns) + CELL(0.322 ns) = 24.617 ns; Loc. = LCCOMB_X52_Y36_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~47'
        Info: 36: + IC(0.308 ns) + CELL(0.178 ns) = 25.103 ns; Loc. = LCCOMB_X52_Y36_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~48'
        Info: 37: + IC(0.301 ns) + CELL(0.322 ns) = 25.726 ns; Loc. = LCCOMB_X52_Y36_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~50'
        Info: 38: + IC(0.888 ns) + CELL(0.178 ns) = 26.792 ns; Loc. = LCCOMB_X52_Y35_N8; Fanout = 2; COMB Node = 'Ula32:ULA|soma_temp[28]'
        Info: 39: + IC(0.304 ns) + CELL(0.278 ns) = 27.374 ns; Loc. = LCCOMB_X52_Y35_N6; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~11'
        Info: 40: + IC(0.890 ns) + CELL(0.278 ns) = 28.542 ns; Loc. = LCCOMB_X51_Y36_N22; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~12'
        Info: 41: + IC(0.292 ns) + CELL(0.178 ns) = 29.012 ns; Loc. = LCCOMB_X51_Y36_N0; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~13'
        Info: 42: + IC(0.292 ns) + CELL(0.178 ns) = 29.482 ns; Loc. = LCCOMB_X51_Y36_N2; Fanout = 1; COMB Node = 'Ula32:ULA|Maior~1'
        Info: 43: + IC(1.842 ns) + CELL(0.178 ns) = 31.502 ns; Loc. = LCCOMB_X44_Y30_N0; Fanout = 1; COMB Node = 'mux8entradas32bits:DadoASerEscritoSelection|Mux31~1'
        Info: 44: + IC(0.325 ns) + CELL(0.178 ns) = 32.005 ns; Loc. = LCCOMB_X44_Y30_N26; Fanout = 33; COMB Node = 'mux8entradas32bits:DadoASerEscritoSelection|Mux31~2'
        Info: 45: + IC(1.268 ns) + CELL(0.413 ns) = 33.686 ns; Loc. = LCFF_X43_Y28_N3; Fanout = 2; REG Node = 'Banco_reg:BancoDeRegistradores|Reg2[0]'
        Info: Total cell delay = 11.549 ns ( 34.28 % )
        Info: Total interconnect delay = 22.137 ns ( 65.72 % )
    Info: - Smallest clock skew is 0.052 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.101 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1419; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.349 ns) + CELL(0.602 ns) = 3.101 ns; Loc. = LCFF_X43_Y28_N3; Fanout = 2; REG Node = 'Banco_reg:BancoDeRegistradores|Reg2[0]'
            Info: Total cell delay = 1.628 ns ( 52.50 % )
            Info: Total interconnect delay = 1.473 ns ( 47.50 % )
        Info: - Longest clock path from clock "clock" to source register is 3.049 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1419; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.297 ns) + CELL(0.602 ns) = 3.049 ns; Loc. = LCFF_X52_Y33_N19; Fanout = 33; REG Node = 'Instr_Reg:inst_reg|Instr31_26[0]'
            Info: Total cell delay = 1.628 ns ( 53.39 % )
            Info: Total interconnect delay = 1.421 ns ( 46.61 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "controlador:ctrl|state[2]" (data pin = "reset", clock pin = "clock") is 3.367 ns
    Info: + Longest pin to register delay is 6.461 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 10; PIN Node = 'reset'
        Info: 2: + IC(3.121 ns) + CELL(0.545 ns) = 4.692 ns; Loc. = LCCOMB_X57_Y33_N22; Fanout = 3; COMB Node = 'controlador:ctrl|state[2]~19'
        Info: 3: + IC(1.190 ns) + CELL(0.483 ns) = 6.365 ns; Loc. = LCCOMB_X52_Y32_N4; Fanout = 1; COMB Node = 'controlador:ctrl|state~37'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 6.461 ns; Loc. = LCFF_X52_Y32_N5; Fanout = 117; REG Node = 'controlador:ctrl|state[2]'
        Info: Total cell delay = 2.150 ns ( 33.28 % )
        Info: Total interconnect delay = 4.311 ns ( 66.72 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.056 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1419; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.304 ns) + CELL(0.602 ns) = 3.056 ns; Loc. = LCFF_X52_Y32_N5; Fanout = 117; REG Node = 'controlador:ctrl|state[2]'
        Info: Total cell delay = 1.628 ns ( 53.27 % )
        Info: Total interconnect delay = 1.428 ns ( 46.73 % )
Info: tco from clock "clock" to destination pin "WriteDataReg[0]" through register "Instr_Reg:inst_reg|Instr31_26[0]" is 41.650 ns
    Info: + Longest clock path from clock "clock" to source register is 3.049 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1419; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.297 ns) + CELL(0.602 ns) = 3.049 ns; Loc. = LCFF_X52_Y33_N19; Fanout = 33; REG Node = 'Instr_Reg:inst_reg|Instr31_26[0]'
        Info: Total cell delay = 1.628 ns ( 53.39 % )
        Info: Total interconnect delay = 1.421 ns ( 46.61 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 38.324 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y33_N19; Fanout = 33; REG Node = 'Instr_Reg:inst_reg|Instr31_26[0]'
        Info: 2: + IC(0.927 ns) + CELL(0.545 ns) = 1.472 ns; Loc. = LCCOMB_X52_Y33_N28; Fanout = 2; COMB Node = 'controlador:ctrl|WideOr17~0'
        Info: 3: + IC(0.308 ns) + CELL(0.178 ns) = 1.958 ns; Loc. = LCCOMB_X52_Y33_N8; Fanout = 2; COMB Node = 'controlador:ctrl|WideOr17~1'
        Info: 4: + IC(0.543 ns) + CELL(0.513 ns) = 3.014 ns; Loc. = LCCOMB_X52_Y33_N2; Fanout = 2; COMB Node = 'controlador:ctrl|Selector14~17'
        Info: 5: + IC(0.303 ns) + CELL(0.178 ns) = 3.495 ns; Loc. = LCCOMB_X52_Y33_N12; Fanout = 1; COMB Node = 'controlador:ctrl|Selector14~26'
        Info: 6: + IC(0.902 ns) + CELL(0.178 ns) = 4.575 ns; Loc. = LCCOMB_X51_Y35_N6; Fanout = 1; COMB Node = 'controlador:ctrl|Selector15~2'
        Info: 7: + IC(0.896 ns) + CELL(0.178 ns) = 5.649 ns; Loc. = LCCOMB_X51_Y33_N0; Fanout = 50; COMB Node = 'controlador:ctrl|Selector15~5'
        Info: 8: + IC(0.564 ns) + CELL(0.322 ns) = 6.535 ns; Loc. = LCCOMB_X52_Y33_N30; Fanout = 4; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux31~4'
        Info: 9: + IC(0.911 ns) + CELL(0.178 ns) = 7.624 ns; Loc. = LCCOMB_X51_Y34_N24; Fanout = 2; COMB Node = 'Ula32:ULA|Mux63~0'
        Info: 10: + IC(0.307 ns) + CELL(0.319 ns) = 8.250 ns; Loc. = LCCOMB_X51_Y34_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~9'
        Info: 11: + IC(0.315 ns) + CELL(0.319 ns) = 8.884 ns; Loc. = LCCOMB_X51_Y34_N30; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[1]~10'
        Info: 12: + IC(0.318 ns) + CELL(0.178 ns) = 9.380 ns; Loc. = LCCOMB_X51_Y34_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[2]~11'
        Info: 13: + IC(0.306 ns) + CELL(0.322 ns) = 10.008 ns; Loc. = LCCOMB_X51_Y34_N28; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[3]~13'
        Info: 14: + IC(0.325 ns) + CELL(0.178 ns) = 10.511 ns; Loc. = LCCOMB_X51_Y34_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[4]~15'
        Info: 15: + IC(0.556 ns) + CELL(0.322 ns) = 11.389 ns; Loc. = LCCOMB_X51_Y34_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[6]~18'
        Info: 16: + IC(0.295 ns) + CELL(0.178 ns) = 11.862 ns; Loc. = LCCOMB_X51_Y34_N22; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[6]~19'
        Info: 17: + IC(0.299 ns) + CELL(0.178 ns) = 12.339 ns; Loc. = LCCOMB_X51_Y34_N8; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~20'
        Info: 18: + IC(0.319 ns) + CELL(0.319 ns) = 12.977 ns; Loc. = LCCOMB_X51_Y34_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[8]~22'
        Info: 19: + IC(0.916 ns) + CELL(0.322 ns) = 14.215 ns; Loc. = LCCOMB_X52_Y38_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~23'
        Info: 20: + IC(0.309 ns) + CELL(0.178 ns) = 14.702 ns; Loc. = LCCOMB_X52_Y38_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[10]~25'
        Info: 21: + IC(0.310 ns) + CELL(0.322 ns) = 15.334 ns; Loc. = LCCOMB_X52_Y38_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~26'
        Info: 22: + IC(0.314 ns) + CELL(0.178 ns) = 15.826 ns; Loc. = LCCOMB_X52_Y38_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[12]~27'
        Info: 23: + IC(0.311 ns) + CELL(0.322 ns) = 16.459 ns; Loc. = LCCOMB_X52_Y38_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~29'
        Info: 24: + IC(0.314 ns) + CELL(0.178 ns) = 16.951 ns; Loc. = LCCOMB_X52_Y38_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[14]~31'
        Info: 25: + IC(0.317 ns) + CELL(0.322 ns) = 17.590 ns; Loc. = LCCOMB_X52_Y38_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~32'
        Info: 26: + IC(0.311 ns) + CELL(0.178 ns) = 18.079 ns; Loc. = LCCOMB_X52_Y38_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[16]~34'
        Info: 27: + IC(0.311 ns) + CELL(0.322 ns) = 18.712 ns; Loc. = LCCOMB_X52_Y38_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~35'
        Info: 28: + IC(0.315 ns) + CELL(0.319 ns) = 19.346 ns; Loc. = LCCOMB_X52_Y38_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~37'
        Info: 29: + IC(0.317 ns) + CELL(0.322 ns) = 19.985 ns; Loc. = LCCOMB_X52_Y38_N6; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[19]~38'
        Info: 30: + IC(0.893 ns) + CELL(0.178 ns) = 21.056 ns; Loc. = LCCOMB_X52_Y39_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[20]~39'
        Info: 31: + IC(0.310 ns) + CELL(0.322 ns) = 21.688 ns; Loc. = LCCOMB_X52_Y39_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~41'
        Info: 32: + IC(0.304 ns) + CELL(0.178 ns) = 22.170 ns; Loc. = LCCOMB_X52_Y39_N26; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[22]~43'
        Info: 33: + IC(0.857 ns) + CELL(0.322 ns) = 23.349 ns; Loc. = LCCOMB_X52_Y36_N8; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~44'
        Info: 34: + IC(0.312 ns) + CELL(0.322 ns) = 23.983 ns; Loc. = LCCOMB_X52_Y36_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~46'
        Info: 35: + IC(0.312 ns) + CELL(0.322 ns) = 24.617 ns; Loc. = LCCOMB_X52_Y36_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~47'
        Info: 36: + IC(0.308 ns) + CELL(0.178 ns) = 25.103 ns; Loc. = LCCOMB_X52_Y36_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~48'
        Info: 37: + IC(0.301 ns) + CELL(0.322 ns) = 25.726 ns; Loc. = LCCOMB_X52_Y36_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~50'
        Info: 38: + IC(0.888 ns) + CELL(0.178 ns) = 26.792 ns; Loc. = LCCOMB_X52_Y35_N8; Fanout = 2; COMB Node = 'Ula32:ULA|soma_temp[28]'
        Info: 39: + IC(0.304 ns) + CELL(0.278 ns) = 27.374 ns; Loc. = LCCOMB_X52_Y35_N6; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~11'
        Info: 40: + IC(0.890 ns) + CELL(0.278 ns) = 28.542 ns; Loc. = LCCOMB_X51_Y36_N22; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~12'
        Info: 41: + IC(0.292 ns) + CELL(0.178 ns) = 29.012 ns; Loc. = LCCOMB_X51_Y36_N0; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~13'
        Info: 42: + IC(0.292 ns) + CELL(0.178 ns) = 29.482 ns; Loc. = LCCOMB_X51_Y36_N2; Fanout = 1; COMB Node = 'Ula32:ULA|Maior~1'
        Info: 43: + IC(1.842 ns) + CELL(0.178 ns) = 31.502 ns; Loc. = LCCOMB_X44_Y30_N0; Fanout = 1; COMB Node = 'mux8entradas32bits:DadoASerEscritoSelection|Mux31~1'
        Info: 44: + IC(0.325 ns) + CELL(0.178 ns) = 32.005 ns; Loc. = LCCOMB_X44_Y30_N26; Fanout = 33; COMB Node = 'mux8entradas32bits:DadoASerEscritoSelection|Mux31~2'
        Info: 45: + IC(3.313 ns) + CELL(3.006 ns) = 38.324 ns; Loc. = PIN_C14; Fanout = 0; PIN Node = 'WriteDataReg[0]'
        Info: Total cell delay = 14.142 ns ( 36.90 % )
        Info: Total interconnect delay = 24.182 ns ( 63.10 % )
Info: th for register "controlador:ctrl|state[6]" (data pin = "reset", clock pin = "clock") is -1.026 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.056 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1419; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.304 ns) + CELL(0.602 ns) = 3.056 ns; Loc. = LCFF_X52_Y32_N15; Fanout = 91; REG Node = 'controlador:ctrl|state[6]'
        Info: Total cell delay = 1.628 ns ( 53.27 % )
        Info: Total interconnect delay = 1.428 ns ( 46.73 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 4.368 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 10; PIN Node = 'reset'
        Info: 2: + IC(2.924 ns) + CELL(0.322 ns) = 4.272 ns; Loc. = LCCOMB_X52_Y32_N14; Fanout = 1; COMB Node = 'controlador:ctrl|state~48'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 4.368 ns; Loc. = LCFF_X52_Y32_N15; Fanout = 91; REG Node = 'controlador:ctrl|state[6]'
        Info: Total cell delay = 1.444 ns ( 33.06 % )
        Info: Total interconnect delay = 2.924 ns ( 66.94 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 211 megabytes
    Info: Processing ended: Fri May 04 22:51:53 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


