* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec 10 2020 17:31:43

* File Generated:     Jun 1 2022 00:08:17

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : M_this_vga_signals_address_7
T_16_19_wire_logic_cluster/lc_4/out
T_16_17_sp4_v_t_37
T_13_17_sp4_h_l_0
T_9_17_sp4_h_l_0
T_8_17_lc_trk_g0_0
T_8_17_input0_0
T_8_17_wire_bram/ram/RADDR_7

End 

Net : this_vga_signals.if_N_10_0_0_0
T_17_19_wire_logic_cluster/lc_0/out
T_16_19_lc_trk_g3_0
T_16_19_wire_logic_cluster/lc_4/in_1

End 

Net : this_vga_signals.if_m5_i_0_0
T_16_20_wire_logic_cluster/lc_2/out
T_17_19_lc_trk_g2_2
T_17_19_wire_logic_cluster/lc_0/in_0

End 

Net : this_vga_signals.mult1_un61_sum_c3_0_2_0_cascade_
T_16_20_wire_logic_cluster/lc_1/ltout
T_16_20_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.mult1_un61_sum_ac0_3_d_2_0
T_17_20_wire_logic_cluster/lc_5/out
T_16_20_lc_trk_g3_5
T_16_20_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.g0_1_0_0
T_18_21_wire_logic_cluster/lc_5/out
T_17_20_lc_trk_g2_5
T_17_20_wire_logic_cluster/lc_5/in_0

End 

Net : this_vga_signals.mult1_un54_sum_axbxc3_1
T_18_19_wire_logic_cluster/lc_4/out
T_19_17_sp4_v_t_36
T_18_21_lc_trk_g1_1
T_18_21_wire_logic_cluster/lc_5/in_3

T_18_19_wire_logic_cluster/lc_4/out
T_18_19_lc_trk_g1_4
T_18_19_wire_logic_cluster/lc_2/in_3

T_18_19_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g2_4
T_17_19_wire_logic_cluster/lc_3/in_3

T_18_19_wire_logic_cluster/lc_4/out
T_18_19_lc_trk_g1_4
T_18_19_wire_logic_cluster/lc_0/in_3

T_18_19_wire_logic_cluster/lc_4/out
T_18_19_lc_trk_g1_4
T_18_19_wire_logic_cluster/lc_6/in_3

T_18_19_wire_logic_cluster/lc_4/out
T_19_20_lc_trk_g3_4
T_19_20_wire_logic_cluster/lc_2/in_3

T_18_19_wire_logic_cluster/lc_4/out
T_18_15_sp4_v_t_45
T_18_16_lc_trk_g2_5
T_18_16_wire_logic_cluster/lc_2/in_1

T_18_19_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g2_4
T_17_19_wire_logic_cluster/lc_1/in_3

T_18_19_wire_logic_cluster/lc_4/out
T_19_17_sp4_v_t_36
T_18_20_lc_trk_g2_4
T_18_20_wire_logic_cluster/lc_7/in_3

T_18_19_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g2_4
T_17_19_wire_logic_cluster/lc_7/in_3

T_18_19_wire_logic_cluster/lc_4/out
T_19_17_sp4_v_t_36
T_18_20_lc_trk_g2_4
T_18_20_wire_logic_cluster/lc_1/in_3

T_18_19_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g2_4
T_17_19_wire_logic_cluster/lc_2/in_0

T_18_19_wire_logic_cluster/lc_4/out
T_18_18_lc_trk_g1_4
T_18_18_wire_logic_cluster/lc_0/in_3

T_18_19_wire_logic_cluster/lc_4/out
T_18_18_sp4_v_t_40
T_17_21_lc_trk_g3_0
T_17_21_wire_logic_cluster/lc_1/in_0

End 

Net : this_vga_signals.M_vcounter_q_fastZ0Z_7
T_20_17_wire_logic_cluster/lc_3/out
T_20_17_lc_trk_g1_3
T_20_17_wire_logic_cluster/lc_0/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_20_18_lc_trk_g1_3
T_20_18_wire_logic_cluster/lc_5/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_20_18_lc_trk_g1_3
T_20_18_wire_logic_cluster/lc_6/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_19_17_lc_trk_g2_3
T_19_17_wire_logic_cluster/lc_6/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_19_17_lc_trk_g2_3
T_19_17_wire_logic_cluster/lc_5/in_0

T_20_17_wire_logic_cluster/lc_3/out
T_21_18_lc_trk_g2_3
T_21_18_wire_logic_cluster/lc_6/in_3

T_20_17_wire_logic_cluster/lc_3/out
T_20_17_lc_trk_g0_3
T_20_17_input_2_5
T_20_17_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.SUM_2
T_20_18_wire_logic_cluster/lc_6/out
T_20_19_lc_trk_g0_6
T_20_19_wire_logic_cluster/lc_7/in_3

T_20_18_wire_logic_cluster/lc_6/out
T_19_19_lc_trk_g0_6
T_19_19_wire_logic_cluster/lc_1/in_1

T_20_18_wire_logic_cluster/lc_6/out
T_19_19_lc_trk_g1_6
T_19_19_wire_logic_cluster/lc_2/in_1

T_20_18_wire_logic_cluster/lc_6/out
T_20_16_sp4_v_t_41
T_17_20_sp4_h_l_9
T_16_20_lc_trk_g0_1
T_16_20_wire_logic_cluster/lc_7/in_0

T_20_18_wire_logic_cluster/lc_6/out
T_19_19_lc_trk_g0_6
T_19_19_wire_logic_cluster/lc_5/in_3

T_20_18_wire_logic_cluster/lc_6/out
T_20_18_lc_trk_g2_6
T_20_18_wire_logic_cluster/lc_3/in_3

T_20_18_wire_logic_cluster/lc_6/out
T_20_17_sp4_v_t_44
T_17_21_sp4_h_l_2
T_17_21_lc_trk_g1_7
T_17_21_wire_logic_cluster/lc_5/in_3

T_20_18_wire_logic_cluster/lc_6/out
T_19_18_sp4_h_l_4
T_18_18_lc_trk_g0_4
T_18_18_wire_logic_cluster/lc_5/in_3

T_20_18_wire_logic_cluster/lc_6/out
T_20_16_sp4_v_t_41
T_20_20_sp4_v_t_41
T_19_22_lc_trk_g0_4
T_19_22_wire_logic_cluster/lc_3/in_3

T_20_18_wire_logic_cluster/lc_6/out
T_20_18_lc_trk_g3_6
T_20_18_wire_logic_cluster/lc_0/in_1

T_20_18_wire_logic_cluster/lc_6/out
T_18_18_sp4_h_l_9
T_17_18_lc_trk_g0_1
T_17_18_wire_logic_cluster/lc_6/in_1

T_20_18_wire_logic_cluster/lc_6/out
T_20_16_sp4_v_t_41
T_17_20_sp4_h_l_9
T_17_20_lc_trk_g1_4
T_17_20_wire_logic_cluster/lc_6/in_3

T_20_18_wire_logic_cluster/lc_6/out
T_20_16_sp4_v_t_41
T_17_20_sp4_h_l_9
T_18_20_lc_trk_g2_1
T_18_20_wire_logic_cluster/lc_0/in_3

T_20_18_wire_logic_cluster/lc_6/out
T_20_16_sp4_v_t_41
T_17_20_sp4_h_l_9
T_16_20_lc_trk_g0_1
T_16_20_wire_logic_cluster/lc_4/in_1

T_20_18_wire_logic_cluster/lc_6/out
T_20_17_sp4_v_t_44
T_17_21_sp4_h_l_2
T_17_21_lc_trk_g1_7
T_17_21_wire_logic_cluster/lc_4/in_0

T_20_18_wire_logic_cluster/lc_6/out
T_19_19_lc_trk_g1_6
T_19_19_wire_logic_cluster/lc_4/in_1

T_20_18_wire_logic_cluster/lc_6/out
T_20_17_sp4_v_t_44
T_17_21_sp4_h_l_9
T_18_21_lc_trk_g3_1
T_18_21_wire_logic_cluster/lc_1/in_3

T_20_18_wire_logic_cluster/lc_6/out
T_19_17_lc_trk_g2_6
T_19_17_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.mult1_un47_sum_axbxc3_ns
T_18_18_wire_logic_cluster/lc_3/out
T_18_19_lc_trk_g0_3
T_18_19_wire_logic_cluster/lc_4/in_3

T_18_18_wire_logic_cluster/lc_3/out
T_18_18_lc_trk_g0_3
T_18_18_wire_logic_cluster/lc_6/in_3

T_18_18_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g1_3
T_17_19_wire_logic_cluster/lc_5/in_3

T_18_18_wire_logic_cluster/lc_3/out
T_18_19_lc_trk_g0_3
T_18_19_wire_logic_cluster/lc_7/in_0

T_18_18_wire_logic_cluster/lc_3/out
T_18_18_lc_trk_g0_3
T_18_18_wire_logic_cluster/lc_7/in_0

T_18_18_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g1_3
T_17_19_wire_logic_cluster/lc_3/in_1

T_18_18_wire_logic_cluster/lc_3/out
T_18_19_lc_trk_g0_3
T_18_19_wire_logic_cluster/lc_6/in_1

T_18_18_wire_logic_cluster/lc_3/out
T_18_15_sp4_v_t_46
T_18_16_lc_trk_g3_6
T_18_16_wire_logic_cluster/lc_2/in_3

T_18_18_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g1_3
T_17_19_wire_logic_cluster/lc_1/in_1

T_18_18_wire_logic_cluster/lc_3/out
T_18_18_sp4_h_l_11
T_14_18_sp4_h_l_2
T_17_18_sp4_v_t_42
T_16_20_lc_trk_g0_7
T_16_20_wire_logic_cluster/lc_0/in_3

T_18_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_3
T_16_18_lc_trk_g1_6
T_16_18_wire_logic_cluster/lc_6/in_3

T_18_18_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_38
T_18_21_lc_trk_g0_3
T_18_21_wire_logic_cluster/lc_0/in_3

T_18_18_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_38
T_18_21_lc_trk_g0_3
T_18_21_wire_logic_cluster/lc_6/in_3

T_18_18_wire_logic_cluster/lc_3/out
T_18_18_lc_trk_g0_3
T_18_18_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.if_m2_0
T_20_19_wire_logic_cluster/lc_7/out
T_19_19_lc_trk_g3_7
T_19_19_wire_logic_cluster/lc_2/in_0

T_20_19_wire_logic_cluster/lc_7/out
T_19_19_lc_trk_g3_7
T_19_19_wire_logic_cluster/lc_1/in_3

T_20_19_wire_logic_cluster/lc_7/out
T_19_18_lc_trk_g3_7
T_19_18_wire_logic_cluster/lc_7/in_3

T_20_19_wire_logic_cluster/lc_7/out
T_19_18_lc_trk_g3_7
T_19_18_wire_logic_cluster/lc_3/in_3

T_20_19_wire_logic_cluster/lc_7/out
T_19_20_lc_trk_g0_7
T_19_20_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.mult1_un47_sum_axbxc3_x1
T_19_19_wire_logic_cluster/lc_2/out
T_18_18_lc_trk_g3_2
T_18_18_input_2_3
T_18_18_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.m47_0_0
T_20_17_wire_logic_cluster/lc_0/out
T_20_18_lc_trk_g1_0
T_20_18_wire_logic_cluster/lc_6/in_1

T_20_17_wire_logic_cluster/lc_0/out
T_19_18_lc_trk_g1_0
T_19_18_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals.M_vcounter_q_fastZ0Z_6
T_20_17_wire_logic_cluster/lc_1/out
T_20_17_lc_trk_g2_1
T_20_17_wire_logic_cluster/lc_0/in_1

T_20_17_wire_logic_cluster/lc_1/out
T_20_18_lc_trk_g0_1
T_20_18_wire_logic_cluster/lc_5/in_0

T_20_17_wire_logic_cluster/lc_1/out
T_19_17_lc_trk_g3_1
T_19_17_wire_logic_cluster/lc_5/in_3

T_20_17_wire_logic_cluster/lc_1/out
T_20_17_lc_trk_g2_1
T_20_17_wire_logic_cluster/lc_5/in_0

End 

Net : this_vga_signals.M_vcounter_q_fastZ0Z_9
T_20_17_wire_logic_cluster/lc_2/out
T_20_17_lc_trk_g0_2
T_20_17_input_2_0
T_20_17_wire_logic_cluster/lc_0/in_2

T_20_17_wire_logic_cluster/lc_2/out
T_20_18_lc_trk_g0_2
T_20_18_wire_logic_cluster/lc_5/in_1

T_20_17_wire_logic_cluster/lc_2/out
T_19_17_lc_trk_g3_2
T_19_17_wire_logic_cluster/lc_6/in_1

T_20_17_wire_logic_cluster/lc_2/out
T_19_17_lc_trk_g3_2
T_19_17_input_2_5
T_19_17_wire_logic_cluster/lc_5/in_2

T_20_17_wire_logic_cluster/lc_2/out
T_20_17_lc_trk_g0_2
T_20_17_wire_logic_cluster/lc_5/in_1

End 

Net : this_vga_signals.M_vcounter_q_fastZ0Z_4
T_19_16_wire_logic_cluster/lc_0/out
T_19_17_lc_trk_g1_0
T_19_17_input_2_1
T_19_17_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.vaddress_c2
T_19_17_wire_logic_cluster/lc_1/out
T_20_18_lc_trk_g2_1
T_20_18_wire_logic_cluster/lc_6/in_3

T_19_17_wire_logic_cluster/lc_1/out
T_20_17_lc_trk_g0_1
T_20_17_wire_logic_cluster/lc_6/in_1

T_19_17_wire_logic_cluster/lc_1/out
T_20_17_lc_trk_g0_1
T_20_17_wire_logic_cluster/lc_7/in_0

T_19_17_wire_logic_cluster/lc_1/out
T_19_18_lc_trk_g1_1
T_19_18_wire_logic_cluster/lc_5/in_3

T_19_17_wire_logic_cluster/lc_1/out
T_18_17_lc_trk_g2_1
T_18_17_wire_logic_cluster/lc_4/in_3

T_19_17_wire_logic_cluster/lc_1/out
T_18_17_lc_trk_g2_1
T_18_17_wire_logic_cluster/lc_1/in_0

T_19_17_wire_logic_cluster/lc_1/out
T_19_17_lc_trk_g1_1
T_19_17_wire_logic_cluster/lc_7/in_3

T_19_17_wire_logic_cluster/lc_1/out
T_19_18_lc_trk_g1_1
T_19_18_wire_logic_cluster/lc_1/in_3

T_19_17_wire_logic_cluster/lc_1/out
T_19_17_sp4_h_l_7
T_21_17_lc_trk_g3_2
T_21_17_wire_logic_cluster/lc_0/in_3

T_19_17_wire_logic_cluster/lc_1/out
T_18_17_lc_trk_g2_1
T_18_17_wire_logic_cluster/lc_7/in_0

T_19_17_wire_logic_cluster/lc_1/out
T_18_17_lc_trk_g2_1
T_18_17_wire_logic_cluster/lc_5/in_0

T_19_17_wire_logic_cluster/lc_1/out
T_19_17_lc_trk_g1_1
T_19_17_wire_logic_cluster/lc_0/in_0

End 

Net : this_vga_signals.N_5786_0_0
T_19_19_wire_logic_cluster/lc_0/out
T_16_19_sp12_h_l_0
T_16_19_lc_trk_g1_3
T_16_19_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.N_5_i_1
T_18_20_wire_logic_cluster/lc_7/out
T_19_19_lc_trk_g2_7
T_19_19_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.mult1_un61_sum_ac0_3_d_0
T_18_19_wire_logic_cluster/lc_3/out
T_18_20_lc_trk_g1_3
T_18_20_wire_logic_cluster/lc_7/in_1

End 

Net : this_vga_signals.g0_2_0_3_cascade_
T_18_19_wire_logic_cluster/lc_2/ltout
T_18_19_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.mult1_un82_sum_c3_0_0_0_1
T_16_19_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g2_1
T_16_19_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.mult1_un47_sum_axbxc3_x0
T_19_19_wire_logic_cluster/lc_1/out
T_18_18_lc_trk_g3_1
T_18_18_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.g0_5_5
T_18_20_wire_logic_cluster/lc_5/out
T_19_19_lc_trk_g3_5
T_19_19_wire_logic_cluster/lc_0/in_0

End 

Net : this_vga_signals.M_vcounter_q_fastZ0Z_5
T_19_16_wire_logic_cluster/lc_7/out
T_19_17_lc_trk_g1_7
T_19_17_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.M_vcounter_q_fastZ0Z_8
T_20_17_wire_logic_cluster/lc_4/out
T_20_17_lc_trk_g1_4
T_20_17_wire_logic_cluster/lc_0/in_3

T_20_17_wire_logic_cluster/lc_4/out
T_20_18_lc_trk_g1_4
T_20_18_input_2_5
T_20_18_wire_logic_cluster/lc_5/in_2

T_20_17_wire_logic_cluster/lc_4/out
T_21_18_lc_trk_g3_4
T_21_18_wire_logic_cluster/lc_6/in_1

T_20_17_wire_logic_cluster/lc_4/out
T_19_17_lc_trk_g2_4
T_19_17_wire_logic_cluster/lc_6/in_0

T_20_17_wire_logic_cluster/lc_4/out
T_19_17_lc_trk_g2_4
T_19_17_wire_logic_cluster/lc_5/in_1

T_20_17_wire_logic_cluster/lc_4/out
T_20_17_lc_trk_g0_4
T_20_17_wire_logic_cluster/lc_5/in_3

T_20_17_wire_logic_cluster/lc_4/out
T_20_17_lc_trk_g1_4
T_20_17_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals.mult1_un54_sum_c2_0
T_18_18_wire_logic_cluster/lc_6/out
T_18_15_sp4_v_t_36
T_18_19_lc_trk_g1_1
T_18_19_input_2_6
T_18_19_wire_logic_cluster/lc_6/in_2

T_18_18_wire_logic_cluster/lc_6/out
T_17_19_lc_trk_g1_6
T_17_19_input_2_3
T_17_19_wire_logic_cluster/lc_3/in_2

T_18_18_wire_logic_cluster/lc_6/out
T_18_15_sp4_v_t_36
T_18_16_lc_trk_g2_4
T_18_16_input_2_2
T_18_16_wire_logic_cluster/lc_2/in_2

T_18_18_wire_logic_cluster/lc_6/out
T_17_19_lc_trk_g1_6
T_17_19_input_2_1
T_17_19_wire_logic_cluster/lc_1/in_2

T_18_18_wire_logic_cluster/lc_6/out
T_17_18_sp4_h_l_4
T_16_18_lc_trk_g0_4
T_16_18_wire_logic_cluster/lc_6/in_0

T_18_18_wire_logic_cluster/lc_6/out
T_17_18_sp4_h_l_4
T_16_18_sp4_v_t_47
T_16_20_lc_trk_g2_2
T_16_20_wire_logic_cluster/lc_0/in_0

T_18_18_wire_logic_cluster/lc_6/out
T_18_12_sp12_v_t_23
T_18_21_lc_trk_g2_7
T_18_21_wire_logic_cluster/lc_6/in_1

T_18_18_wire_logic_cluster/lc_6/out
T_18_18_lc_trk_g2_6
T_18_18_input_2_2
T_18_18_wire_logic_cluster/lc_2/in_2

T_18_18_wire_logic_cluster/lc_6/out
T_18_12_sp12_v_t_23
T_18_21_lc_trk_g2_7
T_18_21_wire_logic_cluster/lc_7/in_0

End 

Net : this_vga_signals.g0_5_5_N_2L1
T_18_19_wire_logic_cluster/lc_6/out
T_18_20_lc_trk_g0_6
T_18_20_wire_logic_cluster/lc_5/in_1

End 

Net : this_vga_signals_un5_vaddress_if_generate_plus_mult1_un54_sum_c3_0
T_17_19_wire_logic_cluster/lc_6/out
T_18_19_lc_trk_g0_6
T_18_19_wire_logic_cluster/lc_3/in_3

T_17_19_wire_logic_cluster/lc_6/out
T_18_19_lc_trk_g0_6
T_18_19_wire_logic_cluster/lc_1/in_3

T_17_19_wire_logic_cluster/lc_6/out
T_18_20_lc_trk_g2_6
T_18_20_wire_logic_cluster/lc_5/in_3

T_17_19_wire_logic_cluster/lc_6/out
T_17_20_lc_trk_g0_6
T_17_20_wire_logic_cluster/lc_5/in_3

T_17_19_wire_logic_cluster/lc_6/out
T_18_20_lc_trk_g2_6
T_18_20_wire_logic_cluster/lc_3/in_3

T_17_19_wire_logic_cluster/lc_6/out
T_17_20_lc_trk_g0_6
T_17_20_wire_logic_cluster/lc_0/in_0

T_17_19_wire_logic_cluster/lc_6/out
T_17_19_lc_trk_g3_6
T_17_19_wire_logic_cluster/lc_2/in_3

T_17_19_wire_logic_cluster/lc_6/out
T_18_20_lc_trk_g2_6
T_18_20_wire_logic_cluster/lc_2/in_0

T_17_19_wire_logic_cluster/lc_6/out
T_18_18_lc_trk_g3_6
T_18_18_wire_logic_cluster/lc_0/in_1

T_17_19_wire_logic_cluster/lc_6/out
T_16_19_lc_trk_g2_6
T_16_19_input_2_0
T_16_19_wire_logic_cluster/lc_0/in_2

End 

Net : this_vga_signals.mult1_un54_sum_c3_x1
T_18_18_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g1_4
T_17_19_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals.mult1_un47_sum_axbxc3_ns_cascade_
T_18_18_wire_logic_cluster/lc_3/ltout
T_18_18_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.mult1_un54_sum_axbxc3
T_17_19_wire_logic_cluster/lc_3/out
T_18_20_lc_trk_g2_3
T_18_20_wire_logic_cluster/lc_6/in_3

T_17_19_wire_logic_cluster/lc_3/out
T_18_20_lc_trk_g2_3
T_18_20_wire_logic_cluster/lc_5/in_0

T_17_19_wire_logic_cluster/lc_3/out
T_16_20_lc_trk_g0_3
T_16_20_wire_logic_cluster/lc_0/in_1

T_17_19_wire_logic_cluster/lc_3/out
T_16_20_lc_trk_g0_3
T_16_20_wire_logic_cluster/lc_6/in_3

T_17_19_wire_logic_cluster/lc_3/out
T_18_19_lc_trk_g1_3
T_18_19_wire_logic_cluster/lc_5/in_3

T_17_19_wire_logic_cluster/lc_3/out
T_18_20_lc_trk_g2_3
T_18_20_wire_logic_cluster/lc_4/in_3

T_17_19_wire_logic_cluster/lc_3/out
T_17_20_lc_trk_g1_3
T_17_20_wire_logic_cluster/lc_3/in_1

T_17_19_wire_logic_cluster/lc_3/out
T_16_20_lc_trk_g0_3
T_16_20_input_2_1
T_16_20_wire_logic_cluster/lc_1/in_2

T_17_19_wire_logic_cluster/lc_3/out
T_17_20_lc_trk_g1_3
T_17_20_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.g0_1_0_cascade_
T_18_20_wire_logic_cluster/lc_6/ltout
T_18_20_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.N_3_1_cascade_
T_16_19_wire_logic_cluster/lc_0/ltout
T_16_19_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.g1_1_0_0_cascade_
T_18_19_wire_logic_cluster/lc_0/ltout
T_18_19_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.N_20_0
T_18_19_wire_logic_cluster/lc_1/out
T_17_19_lc_trk_g2_1
T_17_19_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.g0_41_N_3L3_1
T_17_19_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g2_4
T_16_19_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.mult1_un54_sum_c3_x0_cascade_
T_17_19_wire_logic_cluster/lc_5/ltout
T_17_19_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.g0_41_1
T_16_19_wire_logic_cluster/lc_3/out
T_16_19_lc_trk_g0_3
T_16_19_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.mult1_un61_sum_ac0_3_d_0_0_0
T_18_20_wire_logic_cluster/lc_3/out
T_17_20_lc_trk_g2_3
T_17_20_wire_logic_cluster/lc_1/in_0

End 

Net : this_vga_signals.g0_1_1_cascade_
T_17_20_wire_logic_cluster/lc_1/ltout
T_17_20_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.g1_4
T_17_20_wire_logic_cluster/lc_2/out
T_17_19_lc_trk_g1_2
T_17_19_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.g0_2_0_1
T_19_20_wire_logic_cluster/lc_2/out
T_18_20_lc_trk_g2_2
T_18_20_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.g0_1_0_1
T_18_16_wire_logic_cluster/lc_2/out
T_18_13_sp4_v_t_44
T_18_17_sp4_v_t_40
T_17_20_lc_trk_g3_0
T_17_20_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.N_10
T_17_20_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g3_4
T_16_19_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals_un5_vaddress_if_generate_plus_mult1_un61_sum_axb1_0
T_18_19_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g1_7
T_18_19_wire_logic_cluster/lc_3/in_1

T_18_19_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g1_7
T_18_19_wire_logic_cluster/lc_1/in_1

T_18_19_wire_logic_cluster/lc_7/out
T_18_20_lc_trk_g0_7
T_18_20_input_2_5
T_18_20_wire_logic_cluster/lc_5/in_2

T_18_19_wire_logic_cluster/lc_7/out
T_18_20_lc_trk_g0_7
T_18_20_wire_logic_cluster/lc_3/in_0

T_18_19_wire_logic_cluster/lc_7/out
T_17_20_lc_trk_g1_7
T_17_20_wire_logic_cluster/lc_5/in_1

T_18_19_wire_logic_cluster/lc_7/out
T_17_20_lc_trk_g1_7
T_17_20_input_2_0
T_17_20_wire_logic_cluster/lc_0/in_2

T_18_19_wire_logic_cluster/lc_7/out
T_18_18_lc_trk_g0_7
T_18_18_wire_logic_cluster/lc_2/in_1

T_18_19_wire_logic_cluster/lc_7/out
T_17_19_sp4_h_l_6
T_16_19_lc_trk_g0_6
T_16_19_input_2_2
T_16_19_wire_logic_cluster/lc_2/in_2

T_18_19_wire_logic_cluster/lc_7/out
T_18_18_sp4_v_t_46
T_18_21_lc_trk_g0_6
T_18_21_wire_logic_cluster/lc_7/in_3

T_18_19_wire_logic_cluster/lc_7/out
T_18_20_lc_trk_g0_7
T_18_20_wire_logic_cluster/lc_2/in_3

T_18_19_wire_logic_cluster/lc_7/out
T_17_19_sp4_h_l_6
T_16_19_lc_trk_g0_6
T_16_19_wire_logic_cluster/lc_0/in_0

End 

Net : this_vga_signals.vaddress_6
T_20_19_wire_logic_cluster/lc_5/out
T_20_19_lc_trk_g2_5
T_20_19_wire_logic_cluster/lc_7/in_0

T_20_19_wire_logic_cluster/lc_5/out
T_19_18_lc_trk_g2_5
T_19_18_wire_logic_cluster/lc_6/in_1

T_20_19_wire_logic_cluster/lc_5/out
T_19_19_lc_trk_g2_5
T_19_19_wire_logic_cluster/lc_1/in_0

T_20_19_wire_logic_cluster/lc_5/out
T_19_19_lc_trk_g2_5
T_19_19_wire_logic_cluster/lc_2/in_3

T_20_19_wire_logic_cluster/lc_5/out
T_19_18_lc_trk_g2_5
T_19_18_wire_logic_cluster/lc_4/in_1

T_20_19_wire_logic_cluster/lc_5/out
T_19_18_lc_trk_g3_5
T_19_18_wire_logic_cluster/lc_2/in_0

T_20_19_wire_logic_cluster/lc_5/out
T_19_18_lc_trk_g3_5
T_19_18_wire_logic_cluster/lc_0/in_0

T_20_19_wire_logic_cluster/lc_5/out
T_19_19_lc_trk_g2_5
T_19_19_wire_logic_cluster/lc_5/in_0

End 

Net : this_vga_signals.M_vcounter_q_6_repZ0Z1
T_21_17_wire_logic_cluster/lc_5/out
T_21_16_sp4_v_t_42
T_20_19_lc_trk_g3_2
T_20_19_wire_logic_cluster/lc_5/in_0

T_21_17_wire_logic_cluster/lc_5/out
T_21_16_sp4_v_t_42
T_20_19_lc_trk_g3_2
T_20_19_wire_logic_cluster/lc_6/in_3

T_21_17_wire_logic_cluster/lc_5/out
T_21_18_lc_trk_g1_5
T_21_18_wire_logic_cluster/lc_6/in_0

T_21_17_wire_logic_cluster/lc_5/out
T_13_17_sp12_h_l_1
T_18_17_lc_trk_g1_5
T_18_17_wire_logic_cluster/lc_3/in_3

T_21_17_wire_logic_cluster/lc_5/out
T_13_17_sp12_h_l_1
T_18_17_lc_trk_g1_5
T_18_17_wire_logic_cluster/lc_0/in_0

End 

Net : this_vga_signals.m47_0_1_cascade_
T_20_18_wire_logic_cluster/lc_5/ltout
T_20_18_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.mult1_un68_sum_c3_0_0_0
T_16_19_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g0_5
T_17_19_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.g0_1_0_3
T_17_19_wire_logic_cluster/lc_1/out
T_16_20_lc_trk_g1_1
T_16_20_wire_logic_cluster/lc_6/in_0

End 

Net : this_vga_signals.N_17_i
T_16_20_wire_logic_cluster/lc_6/out
T_16_19_lc_trk_g1_6
T_16_19_input_2_5
T_16_19_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.g0_i_x2_4
T_16_20_wire_logic_cluster/lc_0/out
T_16_20_lc_trk_g1_0
T_16_20_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.g1_1
T_18_18_wire_logic_cluster/lc_7/out
T_18_17_sp4_v_t_46
T_18_20_lc_trk_g1_6
T_18_20_wire_logic_cluster/lc_7/in_0

End 

Net : this_vga_signals.mult1_un54_sum_c2_0_cascade_
T_18_18_wire_logic_cluster/lc_6/ltout
T_18_18_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.M_vcounter_q_4_repZ0Z1
T_20_19_wire_logic_cluster/lc_4/out
T_20_19_lc_trk_g0_4
T_20_19_wire_logic_cluster/lc_5/in_3

T_20_19_wire_logic_cluster/lc_4/out
T_20_19_lc_trk_g0_4
T_20_19_wire_logic_cluster/lc_3/in_3

T_20_19_wire_logic_cluster/lc_4/out
T_20_19_lc_trk_g0_4
T_20_19_wire_logic_cluster/lc_6/in_0

T_20_19_wire_logic_cluster/lc_4/out
T_19_20_lc_trk_g0_4
T_19_20_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.mult1_un54_sum_axbxc1_ns
T_19_20_wire_logic_cluster/lc_1/out
T_18_19_lc_trk_g2_1
T_18_19_wire_logic_cluster/lc_2/in_1

T_19_20_wire_logic_cluster/lc_1/out
T_18_21_lc_trk_g0_1
T_18_21_wire_logic_cluster/lc_5/in_0

T_19_20_wire_logic_cluster/lc_1/out
T_18_19_lc_trk_g2_1
T_18_19_wire_logic_cluster/lc_0/in_1

T_19_20_wire_logic_cluster/lc_1/out
T_19_20_sp4_h_l_7
T_18_16_sp4_v_t_42
T_17_19_lc_trk_g3_2
T_17_19_wire_logic_cluster/lc_4/in_1

T_19_20_wire_logic_cluster/lc_1/out
T_18_20_lc_trk_g3_1
T_18_20_wire_logic_cluster/lc_6/in_0

T_19_20_wire_logic_cluster/lc_1/out
T_15_20_sp12_h_l_1
T_16_20_lc_trk_g0_5
T_16_20_wire_logic_cluster/lc_6/in_1

T_19_20_wire_logic_cluster/lc_1/out
T_19_20_sp4_h_l_7
T_15_20_sp4_h_l_7
T_17_20_lc_trk_g2_2
T_17_20_wire_logic_cluster/lc_3/in_3

T_19_20_wire_logic_cluster/lc_1/out
T_19_20_sp4_h_l_7
T_18_16_sp4_v_t_42
T_18_18_lc_trk_g3_7
T_18_18_wire_logic_cluster/lc_0/in_0

T_19_20_wire_logic_cluster/lc_1/out
T_18_20_lc_trk_g3_1
T_18_20_wire_logic_cluster/lc_1/in_1

T_19_20_wire_logic_cluster/lc_1/out
T_18_19_lc_trk_g2_1
T_18_19_wire_logic_cluster/lc_5/in_0

T_19_20_wire_logic_cluster/lc_1/out
T_19_20_sp4_h_l_7
T_15_20_sp4_h_l_7
T_17_20_lc_trk_g2_2
T_17_20_wire_logic_cluster/lc_1/in_1

T_19_20_wire_logic_cluster/lc_1/out
T_15_20_sp12_h_l_1
T_16_20_lc_trk_g0_5
T_16_20_wire_logic_cluster/lc_1/in_0

T_19_20_wire_logic_cluster/lc_1/out
T_18_20_lc_trk_g3_1
T_18_20_wire_logic_cluster/lc_4/in_0

End 

Net : this_vga_signals.g0_41_N_2L1
T_16_18_wire_logic_cluster/lc_6/out
T_16_16_sp4_v_t_41
T_16_19_lc_trk_g1_1
T_16_19_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.M_vcounter_q_5_repZ0Z1
T_19_20_wire_logic_cluster/lc_5/out
T_20_19_lc_trk_g3_5
T_20_19_wire_logic_cluster/lc_5/in_1

T_19_20_wire_logic_cluster/lc_5/out
T_20_19_lc_trk_g3_5
T_20_19_wire_logic_cluster/lc_3/in_1

T_19_20_wire_logic_cluster/lc_5/out
T_20_19_lc_trk_g3_5
T_20_19_input_2_6
T_20_19_wire_logic_cluster/lc_6/in_2

T_19_20_wire_logic_cluster/lc_5/out
T_19_20_lc_trk_g1_5
T_19_20_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.vaddress_5
T_20_19_wire_logic_cluster/lc_3/out
T_20_19_lc_trk_g1_3
T_20_19_wire_logic_cluster/lc_7/in_1

T_20_19_wire_logic_cluster/lc_3/out
T_19_18_lc_trk_g2_3
T_19_18_wire_logic_cluster/lc_4/in_3

T_20_19_wire_logic_cluster/lc_3/out
T_19_18_lc_trk_g2_3
T_19_18_wire_logic_cluster/lc_2/in_1

T_20_19_wire_logic_cluster/lc_3/out
T_19_18_lc_trk_g2_3
T_19_18_wire_logic_cluster/lc_0/in_1

T_20_19_wire_logic_cluster/lc_3/out
T_19_19_lc_trk_g3_3
T_19_19_wire_logic_cluster/lc_5/in_1

End 

Net : this_vga_signals.mult1_un54_sum_axbxc1_x0
T_19_18_wire_logic_cluster/lc_7/out
T_19_17_sp4_v_t_46
T_19_20_lc_trk_g0_6
T_19_20_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.mult1_un40_sum_c3_0
T_20_17_wire_logic_cluster/lc_7/out
T_20_14_sp4_v_t_38
T_17_18_sp4_h_l_3
T_18_18_lc_trk_g3_3
T_18_18_wire_logic_cluster/lc_3/in_1

T_20_17_wire_logic_cluster/lc_7/out
T_19_18_lc_trk_g1_7
T_19_18_wire_logic_cluster/lc_4/in_0

T_20_17_wire_logic_cluster/lc_7/out
T_20_17_sp4_h_l_3
T_19_17_sp4_v_t_38
T_19_19_lc_trk_g2_3
T_19_19_input_2_5
T_19_19_wire_logic_cluster/lc_5/in_2

T_20_17_wire_logic_cluster/lc_7/out
T_19_18_lc_trk_g1_7
T_19_18_wire_logic_cluster/lc_3/in_1

T_20_17_wire_logic_cluster/lc_7/out
T_19_18_lc_trk_g1_7
T_19_18_input_2_2
T_19_18_wire_logic_cluster/lc_2/in_2

T_20_17_wire_logic_cluster/lc_7/out
T_19_18_lc_trk_g1_7
T_19_18_input_2_0
T_19_18_wire_logic_cluster/lc_0/in_2

T_20_17_wire_logic_cluster/lc_7/out
T_20_17_sp4_h_l_3
T_19_17_sp4_v_t_38
T_19_20_lc_trk_g1_6
T_19_20_wire_logic_cluster/lc_1/in_0

End 

Net : this_vga_signals.mult1_un40_sum_ac0_3_1_0_cascade_
T_20_17_wire_logic_cluster/lc_6/ltout
T_20_17_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.vaddress_7_cascade_
T_20_19_wire_logic_cluster/lc_6/ltout
T_20_19_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals_M_vcounter_q_7
T_21_17_wire_logic_cluster/lc_1/out
T_21_15_sp4_v_t_47
T_18_19_sp4_h_l_10
T_20_19_lc_trk_g2_7
T_20_19_wire_logic_cluster/lc_6/in_1

T_21_17_wire_logic_cluster/lc_1/out
T_17_17_sp12_h_l_1
T_18_17_lc_trk_g0_5
T_18_17_wire_logic_cluster/lc_3/in_0

T_21_17_wire_logic_cluster/lc_1/out
T_17_17_sp12_h_l_1
T_19_17_lc_trk_g1_6
T_19_17_wire_logic_cluster/lc_2/in_3

T_21_17_wire_logic_cluster/lc_1/out
T_17_17_sp12_h_l_1
T_18_17_lc_trk_g0_5
T_18_17_wire_logic_cluster/lc_0/in_3

T_21_17_wire_logic_cluster/lc_1/out
T_17_17_sp12_h_l_1
T_19_17_lc_trk_g1_6
T_19_17_wire_logic_cluster/lc_7/in_0

T_21_17_wire_logic_cluster/lc_1/out
T_21_17_lc_trk_g0_1
T_21_17_wire_logic_cluster/lc_0/in_1

T_21_17_wire_logic_cluster/lc_1/out
T_17_17_sp12_h_l_1
T_17_17_lc_trk_g1_2
T_17_17_wire_logic_cluster/lc_6/in_3

T_21_17_wire_logic_cluster/lc_1/out
T_21_15_sp4_v_t_47
T_18_19_sp4_h_l_10
T_17_15_sp4_v_t_47
T_16_16_lc_trk_g3_7
T_16_16_wire_logic_cluster/lc_5/in_3

T_21_17_wire_logic_cluster/lc_1/out
T_21_15_sp4_v_t_47
T_18_19_sp4_h_l_10
T_14_19_sp4_h_l_6
T_13_19_lc_trk_g1_6
T_13_19_wire_logic_cluster/lc_2/in_3

T_21_17_wire_logic_cluster/lc_1/out
T_21_15_sp4_v_t_47
T_18_19_sp4_h_l_10
T_17_15_sp4_v_t_47
T_14_15_sp4_h_l_10
T_16_15_lc_trk_g3_7
T_16_15_wire_logic_cluster/lc_7/in_1

T_21_17_wire_logic_cluster/lc_1/out
T_21_15_sp4_v_t_47
T_18_19_sp4_h_l_10
T_17_15_sp4_v_t_47
T_16_16_lc_trk_g3_7
T_16_16_input_2_4
T_16_16_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.g0_0_0
T_18_19_wire_logic_cluster/lc_5/out
T_18_18_lc_trk_g1_5
T_18_18_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.mult1_un61_sum_c3_0_0_0
T_18_18_wire_logic_cluster/lc_1/out
T_17_19_lc_trk_g1_1
T_17_19_input_2_0
T_17_19_wire_logic_cluster/lc_0/in_2

End 

Net : this_vga_signals.mult1_un54_sum_axb1
T_19_18_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_46
T_16_19_sp4_h_l_4
T_17_19_lc_trk_g3_4
T_17_19_wire_logic_cluster/lc_6/in_1

T_19_18_wire_logic_cluster/lc_3/out
T_18_18_lc_trk_g2_3
T_18_18_wire_logic_cluster/lc_6/in_1

End 

Net : this_ppu.un1_M_oam_curr_q_1_c3_cascade_
T_12_16_wire_logic_cluster/lc_4/ltout
T_12_16_wire_logic_cluster/lc_5/in_2

End 

Net : this_ppu.N_778_0
T_12_16_wire_logic_cluster/lc_5/out
T_12_15_sp4_v_t_42
T_9_19_sp4_h_l_7
T_8_19_sp4_v_t_42
T_8_21_lc_trk_g3_7
T_8_21_input0_4
T_8_21_wire_bram/ram/RADDR_3
T_8_19_upADDR_3
T_8_19_wire_bram/ram/RADDR_3

T_12_16_wire_logic_cluster/lc_5/out
T_12_15_sp4_v_t_42
T_9_19_sp4_h_l_7
T_8_19_sp4_v_t_42
T_8_21_lc_trk_g3_7
T_8_21_input0_4
T_8_21_wire_bram/ram/RADDR_3

End 

Net : this_ppu.un1_M_state_q_7_i_0_0
T_9_20_wire_logic_cluster/lc_4/out
T_9_16_sp4_v_t_45
T_10_16_sp4_h_l_1
T_12_16_lc_trk_g2_4
T_12_16_wire_logic_cluster/lc_3/in_3

T_9_20_wire_logic_cluster/lc_4/out
T_9_16_sp4_v_t_45
T_10_16_sp4_h_l_1
T_11_16_lc_trk_g3_1
T_11_16_wire_logic_cluster/lc_3/in_3

T_9_20_wire_logic_cluster/lc_4/out
T_10_19_lc_trk_g2_4
T_10_19_wire_logic_cluster/lc_5/in_3

End 

Net : this_ppu.un1_M_oam_curr_q_1_c1_cascade_
T_12_16_wire_logic_cluster/lc_3/ltout
T_12_16_wire_logic_cluster/lc_4/in_2

End 

Net : this_ppu.m28_e_i_o2_0
T_9_21_wire_logic_cluster/lc_3/out
T_9_20_lc_trk_g1_3
T_9_20_wire_logic_cluster/lc_3/in_3

End 

Net : this_ppu.un1_oam_data_1_cry_3
T_9_21_wire_logic_cluster/lc_3/cout
T_9_21_wire_logic_cluster/lc_4/in_3

Net : this_ppu.N_932_0_cascade_
T_9_20_wire_logic_cluster/lc_3/ltout
T_9_20_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.mult1_un47_sum_axbxc1
T_19_18_wire_logic_cluster/lc_4/out
T_18_18_sp4_h_l_0
T_17_18_sp4_v_t_43
T_17_19_lc_trk_g3_3
T_17_19_wire_logic_cluster/lc_5/in_1

T_19_18_wire_logic_cluster/lc_4/out
T_18_18_lc_trk_g3_4
T_18_18_wire_logic_cluster/lc_4/in_3

T_19_18_wire_logic_cluster/lc_4/out
T_18_18_sp4_h_l_0
T_17_18_sp4_v_t_43
T_17_19_lc_trk_g2_3
T_17_19_wire_logic_cluster/lc_3/in_0

T_19_18_wire_logic_cluster/lc_4/out
T_18_18_sp4_h_l_0
T_17_18_sp4_v_t_43
T_17_19_lc_trk_g2_3
T_17_19_wire_logic_cluster/lc_1/in_0

T_19_18_wire_logic_cluster/lc_4/out
T_18_18_sp4_h_l_0
T_17_18_sp4_v_t_43
T_17_21_lc_trk_g1_3
T_17_21_wire_logic_cluster/lc_7/in_3

T_19_18_wire_logic_cluster/lc_4/out
T_18_18_lc_trk_g2_4
T_18_18_wire_logic_cluster/lc_7/in_3

T_19_18_wire_logic_cluster/lc_4/out
T_18_19_lc_trk_g0_4
T_18_19_wire_logic_cluster/lc_6/in_0

T_19_18_wire_logic_cluster/lc_4/out
T_19_14_sp4_v_t_45
T_18_16_lc_trk_g2_0
T_18_16_wire_logic_cluster/lc_2/in_0

T_19_18_wire_logic_cluster/lc_4/out
T_17_18_sp4_h_l_5
T_16_18_lc_trk_g0_5
T_16_18_wire_logic_cluster/lc_6/in_1

T_19_18_wire_logic_cluster/lc_4/out
T_19_17_sp4_v_t_40
T_18_21_lc_trk_g1_5
T_18_21_wire_logic_cluster/lc_0/in_0

T_19_18_wire_logic_cluster/lc_4/out
T_19_17_sp4_v_t_40
T_18_21_lc_trk_g1_5
T_18_21_wire_logic_cluster/lc_6/in_0

T_19_18_wire_logic_cluster/lc_4/out
T_18_18_lc_trk_g2_4
T_18_18_wire_logic_cluster/lc_2/in_0

End 

Net : M_this_oam_ram_read_data_17
T_8_32_wire_bram/ram/RDATA_1
T_0_32_span12_horz_4
T_10_20_sp12_v_t_23
T_10_20_sp4_v_t_45
T_9_21_lc_trk_g3_5
T_9_21_wire_logic_cluster/lc_1/in_3

T_8_32_wire_bram/ram/RDATA_1
T_0_32_span12_horz_4
T_10_20_sp12_v_t_23
T_10_20_sp4_v_t_45
T_11_24_sp4_h_l_8
T_14_20_sp4_v_t_39
T_14_21_lc_trk_g3_7
T_14_21_wire_logic_cluster/lc_5/in_3

End 

Net : this_ppu.M_this_oam_ram_read_data_i_17
T_9_21_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g3_1
T_9_21_wire_logic_cluster/lc_1/in_1

End 

Net : this_ppu.un1_oam_data_1_cry_3_c_RNIT7IDZ0
T_9_21_wire_logic_cluster/lc_4/out
T_9_21_lc_trk_g1_4
T_9_21_wire_logic_cluster/lc_3/in_0

End 

Net : this_ppu.N_776_0
T_9_20_wire_logic_cluster/lc_2/out
T_8_21_lc_trk_g0_2
T_8_21_input0_6
T_8_21_wire_bram/ram/RADDR_1
T_8_19_upADDR_1
T_8_19_wire_bram/ram/RADDR_1

T_9_20_wire_logic_cluster/lc_2/out
T_8_21_lc_trk_g0_2
T_8_21_input0_6
T_8_21_wire_bram/ram/RADDR_1

End 

Net : this_ppu.un1_M_oam_curr_q_1_c1
T_12_16_wire_logic_cluster/lc_3/out
T_10_16_sp4_h_l_3
T_9_16_sp4_v_t_38
T_9_20_lc_trk_g0_3
T_9_20_wire_logic_cluster/lc_2/in_3

T_12_16_wire_logic_cluster/lc_3/out
T_10_16_sp4_h_l_3
T_9_16_sp4_v_t_38
T_9_20_lc_trk_g0_3
T_9_20_wire_logic_cluster/lc_0/in_3

T_12_16_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g2_3
T_11_16_wire_logic_cluster/lc_0/in_3

T_12_16_wire_logic_cluster/lc_3/out
T_11_15_lc_trk_g2_3
T_11_15_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.g0_0_0_1
T_18_20_wire_logic_cluster/lc_4/out
T_17_21_lc_trk_g1_4
T_17_21_input_2_1
T_17_21_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.g1_0_0
T_17_21_wire_logic_cluster/lc_2/out
T_17_17_sp4_v_t_41
T_16_19_lc_trk_g0_4
T_16_19_wire_logic_cluster/lc_4/in_0

End 

Net : this_ppu.N_777_0
T_9_20_wire_logic_cluster/lc_0/out
T_8_21_lc_trk_g1_0
T_8_21_input0_5
T_8_21_wire_bram/ram/RADDR_2
T_8_19_upADDR_2
T_8_19_wire_bram/ram/RADDR_2

T_9_20_wire_logic_cluster/lc_0/out
T_8_21_lc_trk_g1_0
T_8_21_input0_5
T_8_21_wire_bram/ram/RADDR_2

End 

Net : this_vga_signals.N_5_i_0_cascade_
T_17_21_wire_logic_cluster/lc_1/ltout
T_17_21_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.g1_0_1_0_cascade_
T_17_20_wire_logic_cluster/lc_3/ltout
T_17_20_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.M_vcounter_q_fast_esr_RNIN1DJ1Z0Z_6
T_19_18_wire_logic_cluster/lc_6/out
T_19_18_lc_trk_g3_6
T_19_18_wire_logic_cluster/lc_3/in_0

T_19_18_wire_logic_cluster/lc_6/out
T_19_18_lc_trk_g3_6
T_19_18_wire_logic_cluster/lc_2/in_3

T_19_18_wire_logic_cluster/lc_6/out
T_19_18_lc_trk_g3_6
T_19_18_wire_logic_cluster/lc_0/in_3

T_19_18_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_44
T_19_20_lc_trk_g1_4
T_19_20_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.vaddress_7
T_20_19_wire_logic_cluster/lc_6/out
T_19_18_lc_trk_g2_6
T_19_18_wire_logic_cluster/lc_6/in_0

T_20_19_wire_logic_cluster/lc_6/out
T_19_19_lc_trk_g3_6
T_19_19_input_2_1
T_19_19_wire_logic_cluster/lc_1/in_2

T_20_19_wire_logic_cluster/lc_6/out
T_19_19_lc_trk_g2_6
T_19_19_input_2_2
T_19_19_wire_logic_cluster/lc_2/in_2

T_20_19_wire_logic_cluster/lc_6/out
T_20_16_sp4_v_t_36
T_17_20_sp4_h_l_6
T_16_20_lc_trk_g0_6
T_16_20_wire_logic_cluster/lc_7/in_3

T_20_19_wire_logic_cluster/lc_6/out
T_20_18_lc_trk_g0_6
T_20_18_wire_logic_cluster/lc_7/in_3

T_20_19_wire_logic_cluster/lc_6/out
T_20_18_sp4_v_t_44
T_17_18_sp4_h_l_9
T_17_18_lc_trk_g1_4
T_17_18_wire_logic_cluster/lc_4/in_3

T_20_19_wire_logic_cluster/lc_6/out
T_20_18_sp4_v_t_44
T_17_18_sp4_h_l_9
T_18_18_lc_trk_g2_1
T_18_18_wire_logic_cluster/lc_5/in_0

T_20_19_wire_logic_cluster/lc_6/out
T_19_19_sp12_h_l_0
T_18_19_lc_trk_g0_0
T_18_19_wire_logic_cluster/lc_7/in_1

T_20_19_wire_logic_cluster/lc_6/out
T_20_18_lc_trk_g0_6
T_20_18_wire_logic_cluster/lc_3/in_1

T_20_19_wire_logic_cluster/lc_6/out
T_20_17_sp4_v_t_41
T_17_21_sp4_h_l_4
T_17_21_lc_trk_g1_1
T_17_21_wire_logic_cluster/lc_5/in_1

T_20_19_wire_logic_cluster/lc_6/out
T_19_19_sp12_h_l_0
T_18_19_sp12_v_t_23
T_18_20_lc_trk_g2_7
T_18_20_wire_logic_cluster/lc_0/in_1

T_20_19_wire_logic_cluster/lc_6/out
T_20_18_sp4_v_t_44
T_20_14_sp4_v_t_37
T_19_17_lc_trk_g2_5
T_19_17_wire_logic_cluster/lc_3/in_0

T_20_19_wire_logic_cluster/lc_6/out
T_20_18_sp4_v_t_44
T_17_18_sp4_h_l_9
T_17_18_lc_trk_g1_4
T_17_18_wire_logic_cluster/lc_6/in_3

T_20_19_wire_logic_cluster/lc_6/out
T_20_18_sp4_v_t_44
T_19_22_lc_trk_g2_1
T_19_22_wire_logic_cluster/lc_3/in_0

T_20_19_wire_logic_cluster/lc_6/out
T_19_19_sp12_h_l_0
T_18_19_sp12_v_t_23
T_18_21_lc_trk_g2_4
T_18_21_wire_logic_cluster/lc_1/in_1

T_20_19_wire_logic_cluster/lc_6/out
T_20_18_lc_trk_g0_6
T_20_18_input_2_0
T_20_18_wire_logic_cluster/lc_0/in_2

T_20_19_wire_logic_cluster/lc_6/out
T_20_16_sp4_v_t_36
T_17_20_sp4_h_l_6
T_17_20_lc_trk_g0_3
T_17_20_wire_logic_cluster/lc_6/in_1

T_20_19_wire_logic_cluster/lc_6/out
T_20_16_sp4_v_t_36
T_17_20_sp4_h_l_6
T_16_20_lc_trk_g0_6
T_16_20_wire_logic_cluster/lc_4/in_0

T_20_19_wire_logic_cluster/lc_6/out
T_19_19_lc_trk_g2_6
T_19_19_wire_logic_cluster/lc_4/in_0

T_20_19_wire_logic_cluster/lc_6/out
T_20_17_sp4_v_t_41
T_17_21_sp4_h_l_4
T_17_21_lc_trk_g1_1
T_17_21_input_2_4
T_17_21_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.g0_41_N_4L5_1
T_17_19_wire_logic_cluster/lc_7/out
T_16_19_lc_trk_g2_7
T_16_19_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.g0_41_N_4L5_cascade_
T_16_19_wire_logic_cluster/lc_2/ltout
T_16_19_wire_logic_cluster/lc_3/in_2

End 

Net : this_ppu.un1_M_oam_curr_q_1_c5
T_12_16_wire_logic_cluster/lc_0/out
T_12_16_lc_trk_g1_0
T_12_16_wire_logic_cluster/lc_7/in_0

T_12_16_wire_logic_cluster/lc_0/out
T_12_16_lc_trk_g1_0
T_12_16_wire_logic_cluster/lc_6/in_3

End 

Net : this_ppu.un1_M_oam_curr_q_1_c3
T_12_16_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g1_4
T_12_16_wire_logic_cluster/lc_0/in_3

T_12_16_wire_logic_cluster/lc_4/out
T_11_15_lc_trk_g2_4
T_11_15_wire_logic_cluster/lc_2/in_0

T_12_16_wire_logic_cluster/lc_4/out
T_11_15_lc_trk_g2_4
T_11_15_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.mult1_un61_sum_ac0_3_d_4
T_18_20_wire_logic_cluster/lc_2/out
T_17_21_lc_trk_g0_2
T_17_21_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.g0_2_0_0_cascade_
T_18_20_wire_logic_cluster/lc_1/ltout
T_18_20_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.mult1_un54_sum_axbxc3_cascade_
T_17_19_wire_logic_cluster/lc_3/ltout
T_17_19_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.mult1_un40_sum_ac0_3_1_1
T_21_18_wire_logic_cluster/lc_6/out
T_20_17_lc_trk_g2_6
T_20_17_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.mult1_un54_sum_axbxc3_1_x1
T_19_18_wire_logic_cluster/lc_2/out
T_18_19_lc_trk_g0_2
T_18_19_wire_logic_cluster/lc_4/in_0

End 

Net : M_this_oam_ram_read_data_i_19
T_9_30_wire_logic_cluster/lc_5/out
T_9_28_sp4_v_t_39
T_9_24_sp4_v_t_40
T_9_20_sp4_v_t_40
T_9_21_lc_trk_g2_0
T_9_21_wire_logic_cluster/lc_3/in_1

End 

Net : M_this_oam_ram_read_data_19
T_8_32_wire_bram/ram/RDATA_3
T_9_28_sp4_v_t_44
T_9_30_lc_trk_g3_1
T_9_30_wire_logic_cluster/lc_5/in_3

T_8_32_wire_bram/ram/RDATA_3
T_9_28_sp4_v_t_44
T_9_30_lc_trk_g3_1
T_9_30_wire_logic_cluster/lc_4/in_0

End 

Net : N_6_i
T_17_20_wire_logic_cluster/lc_0/out
T_16_19_lc_trk_g2_0
T_16_19_wire_logic_cluster/lc_5/in_1

End 

Net : this_ppu.M_this_oam_ram_read_data_i_16
T_9_21_wire_logic_cluster/lc_0/out
T_9_21_lc_trk_g3_0
T_9_21_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_oam_ram_read_data_16
T_8_32_wire_bram/ram/RDATA_0
T_0_32_span12_horz_6
T_9_20_sp12_v_t_22
T_9_21_lc_trk_g3_6
T_9_21_wire_logic_cluster/lc_0/in_3

T_8_32_wire_bram/ram/RDATA_0
T_6_32_sp12_h_l_1
T_17_20_sp12_v_t_22
T_17_21_sp4_v_t_44
T_14_21_sp4_h_l_9
T_14_21_lc_trk_g1_4
T_14_21_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.mult1_un54_sum_axbxc3_1_x0
T_19_18_wire_logic_cluster/lc_0/out
T_18_19_lc_trk_g1_0
T_18_19_wire_logic_cluster/lc_4/in_1

End 

Net : this_vga_signals.M_vcounter_qZ0Z_9
T_21_17_wire_logic_cluster/lc_3/out
T_21_18_lc_trk_g1_3
T_21_18_input_2_6
T_21_18_wire_logic_cluster/lc_6/in_2

T_21_17_wire_logic_cluster/lc_3/out
T_20_17_lc_trk_g3_3
T_20_17_wire_logic_cluster/lc_6/in_0

T_21_17_wire_logic_cluster/lc_3/out
T_19_17_sp4_h_l_3
T_18_17_lc_trk_g0_3
T_18_17_wire_logic_cluster/lc_0/in_1

T_21_17_wire_logic_cluster/lc_3/out
T_19_17_sp4_h_l_3
T_18_17_lc_trk_g0_3
T_18_17_wire_logic_cluster/lc_4/in_1

T_21_17_wire_logic_cluster/lc_3/out
T_21_17_lc_trk_g3_3
T_21_17_wire_logic_cluster/lc_0/in_0

T_21_17_wire_logic_cluster/lc_3/out
T_15_17_sp12_h_l_1
T_17_17_lc_trk_g1_6
T_17_17_wire_logic_cluster/lc_6/in_1

T_21_17_wire_logic_cluster/lc_3/out
T_21_14_sp4_v_t_46
T_18_18_sp4_h_l_4
T_14_18_sp4_h_l_7
T_10_18_sp4_h_l_7
T_12_18_lc_trk_g2_2
T_12_18_wire_logic_cluster/lc_7/in_3

T_21_17_wire_logic_cluster/lc_3/out
T_21_16_sp12_v_t_22
T_10_16_sp12_h_l_1
T_15_16_lc_trk_g0_5
T_15_16_wire_logic_cluster/lc_2/in_3

T_21_17_wire_logic_cluster/lc_3/out
T_21_16_sp12_v_t_22
T_10_16_sp12_h_l_1
T_16_16_lc_trk_g0_6
T_16_16_wire_logic_cluster/lc_1/in_1

T_21_17_wire_logic_cluster/lc_3/out
T_19_17_sp4_h_l_3
T_18_13_sp4_v_t_38
T_18_16_lc_trk_g0_6
T_18_16_wire_logic_cluster/lc_0/in_0

End 

Net : this_vga_signals.M_vcounter_q_fast_esr_RNI1TB1Z0Z_9
T_19_17_wire_logic_cluster/lc_6/out
T_19_18_lc_trk_g1_6
T_19_18_wire_logic_cluster/lc_5/in_0

End 

Net : this_vga_signals.M_vcounter_q_fast_esr_RNIQD34Z0Z_6_cascade_
T_19_18_wire_logic_cluster/lc_5/ltout
T_19_18_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.M_vcounter_q_fast_esr_RNIAFQ1_0Z0Z_6
T_19_17_wire_logic_cluster/lc_5/out
T_19_18_lc_trk_g1_5
T_19_18_wire_logic_cluster/lc_5/in_1

End 

Net : this_vga_signals.mult1_un61_sum_axb1_0_1
T_19_19_wire_logic_cluster/lc_5/out
T_18_19_lc_trk_g3_5
T_18_19_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals_un5_vaddress_if_generate_plus_mult1_un54_sum_c3_0_cascade_
T_17_19_wire_logic_cluster/lc_6/ltout
T_17_19_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.g1_0
T_18_21_wire_logic_cluster/lc_6/out
T_17_21_lc_trk_g2_6
T_17_21_wire_logic_cluster/lc_1/in_1

End 

Net : this_ppu.M_this_oam_ram_read_data_i_18
T_9_21_wire_logic_cluster/lc_2/out
T_9_21_lc_trk_g1_2
T_9_21_wire_logic_cluster/lc_2/in_1

End 

Net : M_this_oam_ram_read_data_18
T_8_32_wire_bram/ram/RDATA_2
T_9_28_sp4_v_t_46
T_9_24_sp4_v_t_39
T_9_20_sp4_v_t_39
T_9_21_lc_trk_g2_7
T_9_21_wire_logic_cluster/lc_2/in_3

T_8_32_wire_bram/ram/RDATA_2
T_0_32_span12_horz_2
T_11_20_sp12_v_t_22
T_11_21_sp4_v_t_44
T_12_21_sp4_h_l_9
T_14_21_lc_trk_g3_4
T_14_21_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals.mult1_un40_sum_ac0_3_1_0_1_cascade_
T_20_17_wire_logic_cluster/lc_5/ltout
T_20_17_wire_logic_cluster/lc_6/in_2

End 

Net : this_ppu.un1_oam_data_1_cry_6
T_9_21_wire_logic_cluster/lc_6/cout
T_9_21_wire_logic_cluster/lc_7/in_3

End 

Net : this_ppu.un1_oam_data_1_cry_6_c_RNI3HLDZ0
T_9_21_wire_logic_cluster/lc_7/out
T_9_20_lc_trk_g1_7
T_9_20_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.N_14
T_20_18_wire_logic_cluster/lc_1/out
T_20_16_sp4_v_t_47
T_17_20_sp4_h_l_3
T_16_20_lc_trk_g1_3
T_16_20_input_2_6
T_16_20_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.g0_3
T_18_21_wire_logic_cluster/lc_7/out
T_17_21_lc_trk_g2_7
T_17_21_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.g1_0_cascade_
T_18_21_wire_logic_cluster/lc_6/ltout
T_18_21_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.N_7_1_0_3_cascade_
T_20_18_wire_logic_cluster/lc_2/ltout
T_20_18_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.vaddress_9
T_18_17_wire_logic_cluster/lc_4/out
T_19_18_lc_trk_g2_4
T_19_18_wire_logic_cluster/lc_1/in_1

T_18_17_wire_logic_cluster/lc_4/out
T_18_17_lc_trk_g1_4
T_18_17_wire_logic_cluster/lc_2/in_3

T_18_17_wire_logic_cluster/lc_4/out
T_18_17_lc_trk_g1_4
T_18_17_input_2_7
T_18_17_wire_logic_cluster/lc_7/in_2

T_18_17_wire_logic_cluster/lc_4/out
T_19_16_sp4_v_t_41
T_19_19_lc_trk_g1_1
T_19_19_wire_logic_cluster/lc_3/in_3

T_18_17_wire_logic_cluster/lc_4/out
T_19_17_lc_trk_g1_4
T_19_17_wire_logic_cluster/lc_0/in_3

T_18_17_wire_logic_cluster/lc_4/out
T_17_17_sp4_h_l_0
T_20_17_sp4_v_t_37
T_20_18_lc_trk_g2_5
T_20_18_wire_logic_cluster/lc_4/in_3

T_18_17_wire_logic_cluster/lc_4/out
T_17_17_lc_trk_g3_4
T_17_17_wire_logic_cluster/lc_2/in_3

T_18_17_wire_logic_cluster/lc_4/out
T_17_18_lc_trk_g0_4
T_17_18_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.G_5_i_o2_0_1
T_20_18_wire_logic_cluster/lc_3/out
T_20_18_lc_trk_g3_3
T_20_18_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.g1_6
T_19_18_wire_logic_cluster/lc_1/out
T_20_18_lc_trk_g1_1
T_20_18_wire_logic_cluster/lc_2/in_0

T_19_18_wire_logic_cluster/lc_1/out
T_20_18_lc_trk_g1_1
T_20_18_wire_logic_cluster/lc_0/in_0

End 

Net : this_vga_signals.mult1_un61_sum_c2_0_0
T_17_19_wire_logic_cluster/lc_2/out
T_17_20_lc_trk_g1_2
T_17_20_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.mult1_un54_sum_axbxc1_x1_cascade_
T_19_20_wire_logic_cluster/lc_0/ltout
T_19_20_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.N_4_1
T_18_18_wire_logic_cluster/lc_2/out
T_18_18_lc_trk_g0_2
T_18_18_wire_logic_cluster/lc_1/in_1

End 

Net : this_ppu.un1_oam_data_1_cry_5
T_9_21_wire_logic_cluster/lc_5/cout
T_9_21_wire_logic_cluster/lc_6/in_3

Net : this_ppu.un1_oam_data_1_cry_5_c_RNI1EKDZ0
T_9_21_wire_logic_cluster/lc_6/out
T_9_20_lc_trk_g1_6
T_9_20_wire_logic_cluster/lc_3/in_0

End 

Net : this_vga_signals.M_vcounter_q_fast_esr_RNIN1DJ1Z0Z_6_cascade_
T_19_18_wire_logic_cluster/lc_6/ltout
T_19_18_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.mult1_un54_sum_axbxc1_ns_cascade_
T_19_20_wire_logic_cluster/lc_1/ltout
T_19_20_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.vaddress_c5_a0_0_cascade_
T_18_17_wire_logic_cluster/lc_3/ltout
T_18_17_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_oam_ram_read_data_i_20
T_9_30_wire_logic_cluster/lc_7/out
T_9_25_sp12_v_t_22
T_9_13_sp12_v_t_22
T_9_21_lc_trk_g2_1
T_9_21_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_oam_ram_read_data_20
T_8_32_wire_bram/ram/RDATA_4
T_9_29_sp4_v_t_47
T_9_30_lc_trk_g3_7
T_9_30_wire_logic_cluster/lc_7/in_3

T_8_32_wire_bram/ram/RDATA_4
T_9_29_sp4_v_t_47
T_9_30_lc_trk_g3_7
T_9_30_wire_logic_cluster/lc_6/in_0

End 

Net : this_ppu.un1_oam_data_1_cry_4
T_9_21_wire_logic_cluster/lc_4/cout
T_9_21_wire_logic_cluster/lc_5/in_3

Net : this_ppu.un1_oam_data_1_cry_4_c_RNIVAJDZ0
T_9_21_wire_logic_cluster/lc_5/out
T_9_20_lc_trk_g0_5
T_9_20_input_2_3
T_9_20_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals_M_vcounter_q_8
T_21_17_wire_logic_cluster/lc_2/out
T_19_17_sp4_h_l_1
T_18_17_lc_trk_g1_1
T_18_17_wire_logic_cluster/lc_3/in_1

T_21_17_wire_logic_cluster/lc_2/out
T_19_17_sp4_h_l_1
T_19_17_lc_trk_g0_4
T_19_17_wire_logic_cluster/lc_2/in_0

T_21_17_wire_logic_cluster/lc_2/out
T_19_17_sp4_h_l_1
T_20_17_lc_trk_g3_1
T_20_17_wire_logic_cluster/lc_7/in_1

T_21_17_wire_logic_cluster/lc_2/out
T_19_17_sp4_h_l_1
T_18_17_lc_trk_g1_1
T_18_17_input_2_0
T_18_17_wire_logic_cluster/lc_0/in_2

T_21_17_wire_logic_cluster/lc_2/out
T_19_17_sp4_h_l_1
T_19_17_lc_trk_g0_4
T_19_17_wire_logic_cluster/lc_7/in_1

T_21_17_wire_logic_cluster/lc_2/out
T_21_17_lc_trk_g0_2
T_21_17_input_2_0
T_21_17_wire_logic_cluster/lc_0/in_2

T_21_17_wire_logic_cluster/lc_2/out
T_16_17_sp12_h_l_0
T_17_17_lc_trk_g0_4
T_17_17_wire_logic_cluster/lc_6/in_0

T_21_17_wire_logic_cluster/lc_2/out
T_21_16_sp4_v_t_36
T_18_16_sp4_h_l_1
T_14_16_sp4_h_l_9
T_16_16_lc_trk_g2_4
T_16_16_wire_logic_cluster/lc_5/in_1

T_21_17_wire_logic_cluster/lc_2/out
T_19_17_sp4_h_l_1
T_15_17_sp4_h_l_9
T_14_17_sp4_v_t_44
T_13_19_lc_trk_g2_1
T_13_19_wire_logic_cluster/lc_2/in_1

T_21_17_wire_logic_cluster/lc_2/out
T_21_16_sp4_v_t_36
T_18_16_sp4_h_l_1
T_14_16_sp4_h_l_9
T_16_16_lc_trk_g2_4
T_16_16_input_2_0
T_16_16_wire_logic_cluster/lc_0/in_2

T_21_17_wire_logic_cluster/lc_2/out
T_21_16_sp4_v_t_36
T_18_16_sp4_h_l_1
T_18_16_lc_trk_g1_4
T_18_16_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.g0_0_0_1_0
T_17_20_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g3_7
T_18_19_wire_logic_cluster/lc_5/in_1

End 

Net : this_vga_signals.N_12_0
T_19_19_wire_logic_cluster/lc_3/out
T_19_16_sp4_v_t_46
T_16_20_sp4_h_l_4
T_17_20_lc_trk_g2_4
T_17_20_wire_logic_cluster/lc_6/in_0

End 

Net : this_vga_signals.mult1_un61_sum_ac0_3_c_0_1_3_cascade_
T_17_20_wire_logic_cluster/lc_6/ltout
T_17_20_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.CO0_0_i_i
T_18_17_wire_logic_cluster/lc_1/out
T_18_15_sp4_v_t_47
T_19_19_sp4_h_l_4
T_19_19_lc_trk_g0_1
T_19_19_wire_logic_cluster/lc_3/in_0

T_18_17_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g3_1
T_17_17_wire_logic_cluster/lc_7/in_3

End 

Net : this_ppu.un1_M_surface_x_q_ac0_11
T_13_16_wire_logic_cluster/lc_7/out
T_14_14_sp4_v_t_42
T_14_17_lc_trk_g0_2
T_14_17_wire_logic_cluster/lc_3/in_3

End 

Net : this_spr_ram.mem_out_bus2_3
T_25_3_wire_bram/ram/RDATA_11
T_26_3_sp12_h_l_0
T_14_3_sp12_h_l_0
T_13_3_sp12_v_t_23
T_13_11_lc_trk_g2_0
T_13_11_wire_logic_cluster/lc_7/in_3

End 

Net : this_spr_ram.mem_DOUT_7_i_m2_ns_1_3
T_12_12_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g0_3
T_12_13_wire_logic_cluster/lc_4/in_3

End 

Net : this_ppu.M_oam_curr_dZ0Z25
T_12_16_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g3_1
T_13_17_wire_logic_cluster/lc_6/in_0

T_12_16_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g3_1
T_13_17_wire_logic_cluster/lc_3/in_3

T_12_16_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g1_1
T_11_17_wire_logic_cluster/lc_3/in_3

T_12_16_wire_logic_cluster/lc_1/out
T_13_16_lc_trk_g0_1
T_13_16_wire_logic_cluster/lc_2/in_1

End 

Net : M_this_spr_ram_read_data_3
T_12_13_wire_logic_cluster/lc_4/out
T_12_12_sp4_v_t_40
T_13_16_sp4_h_l_11
T_12_16_lc_trk_g0_3
T_12_16_input_2_1
T_12_16_wire_logic_cluster/lc_1/in_2

End 

Net : this_spr_ram.mem_mem_2_1_RNIQE3GZ0Z_0
T_13_11_wire_logic_cluster/lc_7/out
T_12_12_lc_trk_g1_7
T_12_12_wire_logic_cluster/lc_3/in_1

End 

Net : this_ppu.un1_M_surface_x_q_c1_cascade_
T_13_17_wire_logic_cluster/lc_6/ltout
T_13_17_wire_logic_cluster/lc_7/in_2

End 

Net : this_ppu.un1_M_surface_x_q_c4
T_13_17_wire_logic_cluster/lc_7/out
T_13_16_lc_trk_g0_7
T_13_16_wire_logic_cluster/lc_7/in_0

T_13_17_wire_logic_cluster/lc_7/out
T_14_17_lc_trk_g0_7
T_14_17_wire_logic_cluster/lc_4/in_1

End 

Net : this_vga_signals.g0_5_0
T_17_21_wire_logic_cluster/lc_6/out
T_18_20_lc_trk_g3_6
T_18_20_wire_logic_cluster/lc_6/in_1

End 

Net : this_vga_signals.N_7_1_0
T_18_17_wire_logic_cluster/lc_2/out
T_18_17_sp4_h_l_9
T_17_17_sp4_v_t_38
T_17_21_lc_trk_g0_3
T_17_21_wire_logic_cluster/lc_5/in_0

T_18_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_36
T_18_20_lc_trk_g1_1
T_18_20_wire_logic_cluster/lc_0/in_0

T_18_17_wire_logic_cluster/lc_2/out
T_19_17_lc_trk_g0_2
T_19_17_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.mult1_un61_sum_ac0_3_c_0_1_2_cascade_
T_17_21_wire_logic_cluster/lc_5/ltout
T_17_21_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.N_5_0_cascade_
T_18_18_wire_logic_cluster/lc_0/ltout
T_18_18_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.g0_29_1
T_18_21_wire_logic_cluster/lc_0/out
T_18_21_lc_trk_g0_0
T_18_21_wire_logic_cluster/lc_7/in_1

End 

Net : this_spr_ram.mem_out_bus6_3
T_8_23_wire_bram/ram/RDATA_11
T_9_23_sp12_h_l_0
T_8_11_sp12_v_t_23
T_9_11_sp12_h_l_0
T_13_11_lc_trk_g1_3
T_13_11_wire_logic_cluster/lc_7/in_1

End 

Net : N_18
T_13_17_wire_logic_cluster/lc_4/out
T_13_15_sp4_v_t_37
T_10_15_sp4_h_l_0
T_9_15_sp4_v_t_43
T_8_18_lc_trk_g3_3
T_8_18_wire_bram/ram/WCLKE

End 

Net : this_ppu.N_800_cascade_
T_13_17_wire_logic_cluster/lc_3/ltout
T_13_17_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.g0_1_1_0
T_17_18_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g1_7
T_17_19_wire_logic_cluster/lc_4/in_0

End 

Net : this_vga_signals.g2_1_2
T_16_20_wire_logic_cluster/lc_7/out
T_16_18_sp4_v_t_43
T_17_18_sp4_h_l_6
T_17_18_lc_trk_g0_3
T_17_18_wire_logic_cluster/lc_7/in_0

End 

Net : this_vga_signals.vaddress_ac0_9_0_a0_1_cascade_
T_18_17_wire_logic_cluster/lc_0/ltout
T_18_17_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.vaddress_ac0_9_0_a0_1
T_18_17_wire_logic_cluster/lc_0/out
T_19_18_lc_trk_g3_0
T_19_18_input_2_1
T_19_18_wire_logic_cluster/lc_1/in_2

T_18_17_wire_logic_cluster/lc_0/out
T_18_17_lc_trk_g0_0
T_18_17_wire_logic_cluster/lc_7/in_1

T_18_17_wire_logic_cluster/lc_0/out
T_18_17_lc_trk_g0_0
T_18_17_wire_logic_cluster/lc_5/in_1

T_18_17_wire_logic_cluster/lc_0/out
T_19_17_lc_trk_g0_0
T_19_17_input_2_0
T_19_17_wire_logic_cluster/lc_0/in_2

End 

Net : this_spr_ram.mem_DOUT_7_i_m2_ns_1_0
T_13_9_wire_logic_cluster/lc_6/out
T_13_10_lc_trk_g1_6
T_13_10_wire_logic_cluster/lc_2/in_3

End 

Net : this_spr_ram.mem_mem_0_0_RNIK6VFZ0
T_13_9_wire_logic_cluster/lc_2/out
T_13_9_lc_trk_g3_2
T_13_9_wire_logic_cluster/lc_6/in_3

End 

Net : this_spr_ram.mem_out_bus4_0
T_25_10_wire_bram/ram/RDATA_3
T_25_2_sp12_v_t_23
T_14_14_sp12_h_l_0
T_13_2_sp12_v_t_23
T_13_9_lc_trk_g2_3
T_13_9_wire_logic_cluster/lc_2/in_1

End 

Net : M_this_spr_ram_read_data_0
T_13_10_wire_logic_cluster/lc_2/out
T_13_9_sp4_v_t_36
T_13_13_sp4_v_t_41
T_12_16_lc_trk_g3_1
T_12_16_wire_logic_cluster/lc_1/in_3

T_13_10_wire_logic_cluster/lc_2/out
T_13_10_sp4_h_l_9
T_12_10_sp4_v_t_38
T_11_14_lc_trk_g1_3
T_11_14_wire_logic_cluster/lc_1/in_3

End 

Net : this_ppu.un1_oam_data_1_cry_2
T_9_21_wire_logic_cluster/lc_2/cout
T_9_21_wire_logic_cluster/lc_3/in_3

Net : this_vga_signals.vaddress_8
T_19_17_wire_logic_cluster/lc_2/out
T_19_18_lc_trk_g1_2
T_19_18_wire_logic_cluster/lc_1/in_0

T_19_17_wire_logic_cluster/lc_2/out
T_18_17_lc_trk_g2_2
T_18_17_wire_logic_cluster/lc_2/in_0

T_19_17_wire_logic_cluster/lc_2/out
T_19_16_sp4_v_t_36
T_19_19_lc_trk_g0_4
T_19_19_wire_logic_cluster/lc_3/in_1

T_19_17_wire_logic_cluster/lc_2/out
T_18_17_lc_trk_g2_2
T_18_17_wire_logic_cluster/lc_7/in_3

T_19_17_wire_logic_cluster/lc_2/out
T_18_17_lc_trk_g2_2
T_18_17_wire_logic_cluster/lc_5/in_3

T_19_17_wire_logic_cluster/lc_2/out
T_19_14_sp4_v_t_44
T_16_18_sp4_h_l_9
T_17_18_lc_trk_g3_1
T_17_18_wire_logic_cluster/lc_5/in_1

T_19_17_wire_logic_cluster/lc_2/out
T_17_17_sp4_h_l_1
T_17_17_lc_trk_g1_4
T_17_17_wire_logic_cluster/lc_2/in_1

T_19_17_wire_logic_cluster/lc_2/out
T_20_18_lc_trk_g3_2
T_20_18_wire_logic_cluster/lc_4/in_1

End 

Net : this_vga_signals.vaddress_c2_cascade_
T_19_17_wire_logic_cluster/lc_1/ltout
T_19_17_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_spr_ram_read_data_1
T_12_10_wire_logic_cluster/lc_1/out
T_12_7_sp12_v_t_22
T_12_16_lc_trk_g2_6
T_12_16_wire_logic_cluster/lc_1/in_1

T_12_10_wire_logic_cluster/lc_1/out
T_12_7_sp12_v_t_22
T_12_13_lc_trk_g2_5
T_12_13_wire_logic_cluster/lc_2/in_3

End 

Net : this_spr_ram.mem_DOUT_7_i_m2_ns_1_1_cascade_
T_12_10_wire_logic_cluster/lc_0/ltout
T_12_10_wire_logic_cluster/lc_1/in_2

End 

Net : this_spr_ram.mem_out_bus2_1
T_25_1_wire_bram/ram/RDATA_11
T_26_1_sp12_h_l_0
T_14_1_sp12_h_l_0
T_13_1_sp12_v_t_23
T_13_7_sp4_v_t_39
T_12_11_lc_trk_g1_2
T_12_11_wire_logic_cluster/lc_2/in_3

End 

Net : this_spr_ram.mem_mem_2_0_RNIOE3GZ0Z_0
T_12_11_wire_logic_cluster/lc_2/out
T_12_10_lc_trk_g1_2
T_12_10_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.mult1_un61_sum_ac0_3_c_0_1_2
T_17_21_wire_logic_cluster/lc_5/out
T_17_21_lc_trk_g1_5
T_17_21_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.g0_6_0
T_17_21_wire_logic_cluster/lc_3/out
T_18_20_lc_trk_g3_3
T_18_20_input_2_4
T_18_20_wire_logic_cluster/lc_4/in_2

End 

Net : this_spr_ram.mem_out_bus6_0
T_25_18_wire_bram/ram/RDATA_3
T_25_10_sp12_v_t_23
T_14_22_sp12_h_l_0
T_13_10_sp12_v_t_23
T_13_8_sp4_v_t_47
T_13_9_lc_trk_g3_7
T_13_9_wire_logic_cluster/lc_5/in_1

End 

Net : this_spr_ram.mem_mem_2_0_RNIOE3GZ0_cascade_
T_13_9_wire_logic_cluster/lc_5/ltout
T_13_9_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.mult1_un54_sum_axb1_out_0
T_19_20_wire_logic_cluster/lc_3/out
T_20_16_sp4_v_t_42
T_19_18_lc_trk_g0_7
T_19_18_wire_logic_cluster/lc_7/in_0

T_19_20_wire_logic_cluster/lc_3/out
T_20_16_sp4_v_t_42
T_19_18_lc_trk_g0_7
T_19_18_input_2_3
T_19_18_wire_logic_cluster/lc_3/in_2

T_19_20_wire_logic_cluster/lc_3/out
T_19_20_lc_trk_g1_3
T_19_20_wire_logic_cluster/lc_0/in_0

End 

Net : this_vga_signals.N_7_1_0_0
T_18_21_wire_logic_cluster/lc_3/out
T_17_21_lc_trk_g2_3
T_17_21_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.mult1_un61_sum_ac0_3_c_0_1_9
T_17_21_wire_logic_cluster/lc_4/out
T_18_17_sp4_v_t_44
T_17_20_lc_trk_g3_4
T_17_20_input_2_3
T_17_20_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.g1_3
T_18_17_wire_logic_cluster/lc_7/out
T_18_12_sp12_v_t_22
T_18_21_lc_trk_g2_6
T_18_21_wire_logic_cluster/lc_3/in_3

T_18_17_wire_logic_cluster/lc_7/out
T_18_16_sp4_v_t_46
T_15_20_sp4_h_l_4
T_16_20_lc_trk_g3_4
T_16_20_wire_logic_cluster/lc_4/in_3

End 

Net : this_spr_ram.mem_out_bus6_1
T_25_17_wire_bram/ram/RDATA_11
T_25_9_sp12_v_t_23
T_14_21_sp12_h_l_0
T_13_9_sp12_v_t_23
T_13_9_sp4_v_t_45
T_12_11_lc_trk_g0_3
T_12_11_wire_logic_cluster/lc_2/in_1

End 

Net : this_ppu.M_oam_curr_dZ0Z25_cascade_
T_12_16_wire_logic_cluster/lc_1/ltout
T_12_16_wire_logic_cluster/lc_2/in_2

End 

Net : this_ppu.N_834_0_cascade_
T_12_16_wire_logic_cluster/lc_2/ltout
T_12_16_wire_logic_cluster/lc_3/in_2

End 

Net : this_spr_ram.mem_mem_3_0_RNIQI5GZ0
T_13_9_wire_logic_cluster/lc_0/out
T_13_10_lc_trk_g0_0
T_13_10_wire_logic_cluster/lc_2/in_0

End 

Net : this_spr_ram.mem_out_bus7_0
T_8_26_wire_bram/ram/RDATA_3
T_9_24_sp4_v_t_36
T_10_24_sp4_h_l_1
T_13_20_sp4_v_t_42
T_13_16_sp4_v_t_38
T_13_12_sp4_v_t_38
T_13_8_sp4_v_t_46
T_13_9_lc_trk_g2_6
T_13_9_wire_logic_cluster/lc_0/in_0

End 

Net : this_ppu.N_775_0
T_9_20_wire_logic_cluster/lc_5/out
T_8_21_lc_trk_g0_5
T_8_21_input0_7
T_8_21_wire_bram/ram/RADDR_0
T_8_19_upADDR_0
T_8_19_wire_bram/ram/RADDR_0

T_9_20_wire_logic_cluster/lc_5/out
T_8_21_lc_trk_g0_5
T_8_21_input0_7
T_8_21_wire_bram/ram/RADDR_0

End 

Net : this_ppu.N_834_0
T_12_16_wire_logic_cluster/lc_2/out
T_12_16_sp4_h_l_9
T_11_16_sp4_v_t_44
T_8_20_sp4_h_l_2
T_9_20_lc_trk_g2_2
T_9_20_wire_logic_cluster/lc_5/in_3

T_12_16_wire_logic_cluster/lc_2/out
T_12_15_lc_trk_g0_2
T_12_15_wire_logic_cluster/lc_0/in_0

T_12_16_wire_logic_cluster/lc_2/out
T_11_16_lc_trk_g2_2
T_11_16_wire_logic_cluster/lc_3/in_1

End 

Net : this_spr_ram.mem_mem_0_1_RNIM6VFZ0Z_0
T_12_11_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g0_6
T_12_12_wire_logic_cluster/lc_3/in_3

End 

Net : this_spr_ram.mem_out_bus4_3
T_25_11_wire_bram/ram/RDATA_11
T_18_11_sp12_h_l_0
T_17_11_sp4_h_l_1
T_13_11_sp4_h_l_9
T_12_11_lc_trk_g0_1
T_12_11_wire_logic_cluster/lc_6/in_1

End 

Net : this_spr_ram.mem_mem_3_1_RNISI5GZ0Z_0
T_13_15_wire_logic_cluster/lc_4/out
T_13_11_sp4_v_t_45
T_12_13_lc_trk_g2_0
T_12_13_wire_logic_cluster/lc_4/in_0

End 

Net : this_spr_ram.mem_out_bus7_3
T_8_27_wire_bram/ram/RDATA_11
T_9_27_sp12_h_l_0
T_8_15_sp12_v_t_23
T_9_15_sp12_h_l_0
T_13_15_lc_trk_g1_3
T_13_15_wire_logic_cluster/lc_4/in_0

End 

Net : this_spr_ram.mem_out_bus3_3
T_25_7_wire_bram/ram/RDATA_11
T_26_7_sp12_h_l_0
T_14_7_sp12_h_l_0
T_13_7_sp12_v_t_23
T_13_15_lc_trk_g3_0
T_13_15_wire_logic_cluster/lc_4/in_1

End 

Net : this_vga_signals.CO0_0_i_i_cascade_
T_18_17_wire_logic_cluster/lc_1/ltout
T_18_17_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.g0_i_x2_1
T_17_21_wire_logic_cluster/lc_7/out
T_16_20_lc_trk_g3_7
T_16_20_input_2_0
T_16_20_wire_logic_cluster/lc_0/in_2

End 

Net : this_ppu.un1_M_surface_x_q_c2
T_13_17_wire_logic_cluster/lc_0/out
T_13_17_lc_trk_g0_0
T_13_17_wire_logic_cluster/lc_5/in_1

End 

Net : this_ppu.N_800
T_13_17_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g0_3
T_13_17_wire_logic_cluster/lc_0/in_1

T_13_17_wire_logic_cluster/lc_3/out
T_13_14_sp4_v_t_46
T_13_15_lc_trk_g2_6
T_13_15_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.g0_0_1
T_19_17_wire_logic_cluster/lc_7/out
T_19_17_lc_trk_g2_7
T_19_17_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.mult1_un61_sum_ac0_3_c_0_1_1
T_18_18_wire_logic_cluster/lc_5/out
T_19_17_lc_trk_g3_5
T_19_17_wire_logic_cluster/lc_4/in_0

End 

Net : this_vga_signals.mult1_un61_sum_ac0_3_c_1_0
T_19_17_wire_logic_cluster/lc_4/out
T_19_16_sp4_v_t_40
T_16_20_sp4_h_l_5
T_16_20_lc_trk_g0_0
T_16_20_wire_logic_cluster/lc_1/in_1

End 

Net : this_vga_signals.N_12_0_0
T_19_17_wire_logic_cluster/lc_0/out
T_18_18_lc_trk_g0_0
T_18_18_wire_logic_cluster/lc_5/in_1

End 

Net : this_vga_signals_M_vcounter_q_6
T_19_16_wire_logic_cluster/lc_5/out
T_19_17_lc_trk_g0_5
T_19_17_wire_logic_cluster/lc_2/in_1

T_19_16_wire_logic_cluster/lc_5/out
T_19_17_lc_trk_g0_5
T_19_17_input_2_7
T_19_17_wire_logic_cluster/lc_7/in_2

T_19_16_wire_logic_cluster/lc_5/out
T_20_15_sp4_v_t_43
T_20_18_lc_trk_g0_3
T_20_18_wire_logic_cluster/lc_7/in_0

T_19_16_wire_logic_cluster/lc_5/out
T_18_16_sp4_h_l_2
T_17_16_sp4_v_t_45
T_16_20_lc_trk_g2_0
T_16_20_wire_logic_cluster/lc_7/in_1

T_19_16_wire_logic_cluster/lc_5/out
T_18_16_lc_trk_g3_5
T_18_16_wire_logic_cluster/lc_1/in_3

T_19_16_wire_logic_cluster/lc_5/out
T_18_16_sp4_h_l_2
T_17_16_sp4_v_t_45
T_17_18_lc_trk_g2_0
T_17_18_input_2_4
T_17_18_wire_logic_cluster/lc_4/in_2

T_19_16_wire_logic_cluster/lc_5/out
T_20_15_sp4_v_t_43
T_20_18_lc_trk_g0_3
T_20_18_wire_logic_cluster/lc_3/in_0

T_19_16_wire_logic_cluster/lc_5/out
T_18_16_sp4_h_l_2
T_17_16_sp4_v_t_45
T_17_20_sp4_v_t_46
T_17_21_lc_trk_g3_6
T_17_21_input_2_5
T_17_21_wire_logic_cluster/lc_5/in_2

T_19_16_wire_logic_cluster/lc_5/out
T_18_16_sp4_h_l_2
T_17_16_sp4_v_t_45
T_18_20_sp4_h_l_2
T_18_20_lc_trk_g1_7
T_18_20_input_2_0
T_18_20_wire_logic_cluster/lc_0/in_2

T_19_16_wire_logic_cluster/lc_5/out
T_18_16_sp4_h_l_2
T_14_16_sp4_h_l_5
T_13_16_sp4_v_t_40
T_13_19_lc_trk_g0_0
T_13_19_wire_logic_cluster/lc_2/in_0

T_19_16_wire_logic_cluster/lc_5/out
T_18_16_sp4_h_l_2
T_17_16_sp4_v_t_45
T_17_20_sp4_v_t_46
T_17_21_lc_trk_g3_6
T_17_21_wire_logic_cluster/lc_4/in_1

T_19_16_wire_logic_cluster/lc_5/out
T_18_16_sp4_h_l_2
T_14_16_sp4_h_l_5
T_16_16_lc_trk_g3_0
T_16_16_wire_logic_cluster/lc_5/in_0

T_19_16_wire_logic_cluster/lc_5/out
T_19_14_sp4_v_t_39
T_19_18_sp4_v_t_40
T_18_21_lc_trk_g3_0
T_18_21_input_2_1
T_18_21_wire_logic_cluster/lc_1/in_2

T_19_16_wire_logic_cluster/lc_5/out
T_19_17_lc_trk_g0_5
T_19_17_input_2_3
T_19_17_wire_logic_cluster/lc_3/in_2

T_19_16_wire_logic_cluster/lc_5/out
T_18_16_sp4_h_l_2
T_17_12_sp4_v_t_39
T_16_15_lc_trk_g2_7
T_16_15_wire_logic_cluster/lc_6/in_1

T_19_16_wire_logic_cluster/lc_5/out
T_18_16_sp4_h_l_2
T_17_16_lc_trk_g0_2
T_17_16_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.N_19_0_0
T_20_18_wire_logic_cluster/lc_4/out
T_18_18_sp4_h_l_5
T_17_18_lc_trk_g1_5
T_17_18_wire_logic_cluster/lc_7/in_3

End 

Net : M_this_oam_ram_read_data_22
T_8_32_wire_bram/ram/RDATA_6
T_9_29_sp4_v_t_43
T_9_25_sp4_v_t_39
T_9_21_sp4_v_t_39
T_9_22_lc_trk_g3_7
T_9_22_wire_logic_cluster/lc_3/in_3

T_8_32_wire_bram/ram/RDATA_6
T_9_29_sp4_v_t_43
T_9_25_sp4_v_t_39
T_9_21_sp4_v_t_39
T_9_22_lc_trk_g3_7
T_9_22_wire_logic_cluster/lc_2/in_0

End 

Net : M_this_oam_ram_read_data_i_22
T_9_22_wire_logic_cluster/lc_3/out
T_9_21_lc_trk_g0_3
T_9_21_wire_logic_cluster/lc_6/in_1

End 

Net : this_spr_ram.mem_out_bus0_3
T_8_5_wire_bram/ram/RDATA_11
T_0_5_span12_horz_0
T_12_5_sp12_v_t_23
T_12_11_lc_trk_g3_4
T_12_11_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals.mult1_un61_sum_ac0_3_c_0_1_13_cascade_
T_20_18_wire_logic_cluster/lc_0/ltout
T_20_18_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.g0_0_i_a7_1
T_20_18_wire_logic_cluster/lc_7/out
T_20_18_lc_trk_g1_7
T_20_18_wire_logic_cluster/lc_4/in_0

End 

Net : this_spr_ram.mem_out_bus0_0
T_8_8_wire_bram/ram/RDATA_3
T_7_8_sp4_h_l_0
T_11_8_sp4_h_l_0
T_14_8_sp4_v_t_40
T_13_9_lc_trk_g3_0
T_13_9_wire_logic_cluster/lc_2/in_3

End 

Net : M_this_oam_ram_read_data_i_21
T_9_29_wire_logic_cluster/lc_1/out
T_9_18_sp12_v_t_22
T_9_21_lc_trk_g2_2
T_9_21_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_oam_ram_read_data_21
T_8_32_wire_bram/ram/RDATA_5
T_9_28_sp4_v_t_40
T_9_29_lc_trk_g2_0
T_9_29_wire_logic_cluster/lc_1/in_3

T_8_32_wire_bram/ram/RDATA_5
T_8_22_sp12_v_t_23
T_9_22_sp12_h_l_0
T_9_22_lc_trk_g0_3
T_9_22_wire_logic_cluster/lc_0/in_3

End 

Net : this_spr_ram.mem_out_bus2_0
T_25_2_wire_bram/ram/RDATA_3
T_25_0_span12_vert_11
T_14_6_sp12_h_l_0
T_13_6_sp12_v_t_23
T_13_9_lc_trk_g3_3
T_13_9_wire_logic_cluster/lc_5/in_3

End 

Net : this_spr_ram.mem_out_bus3_1
T_25_5_wire_bram/ram/RDATA_11
T_25_0_span12_vert_16
T_14_9_sp12_h_l_0
T_13_9_sp4_h_l_1
T_12_9_sp4_v_t_36
T_12_10_lc_trk_g3_4
T_12_10_wire_logic_cluster/lc_6/in_3

End 

Net : this_spr_ram.mem_mem_3_0_RNIQI5GZ0Z_0
T_12_10_wire_logic_cluster/lc_6/out
T_12_10_lc_trk_g2_6
T_12_10_wire_logic_cluster/lc_1/in_1

End 

Net : this_vga_signals.SUM_2_cascade_
T_20_18_wire_logic_cluster/lc_6/ltout
T_20_18_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.g3_1
T_18_21_wire_logic_cluster/lc_2/out
T_18_18_sp4_v_t_44
T_17_20_lc_trk_g2_1
T_17_20_input_2_1
T_17_20_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.mult1_un61_sum_ac0_3_c_0_1_6
T_19_22_wire_logic_cluster/lc_3/out
T_18_21_lc_trk_g2_3
T_18_21_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.g1_3_0
T_18_17_wire_logic_cluster/lc_5/out
T_19_16_sp4_v_t_43
T_19_20_sp4_v_t_44
T_19_22_lc_trk_g3_1
T_19_22_wire_logic_cluster/lc_3/in_1

End 

Net : this_spr_ram.mem_mem_1_0_RNIMA1GZ0
T_13_9_wire_logic_cluster/lc_4/out
T_13_10_lc_trk_g1_4
T_13_10_wire_logic_cluster/lc_2/in_1

End 

Net : this_spr_ram.mem_out_bus5_0
T_25_14_wire_bram/ram/RDATA_3
T_25_13_sp4_v_t_40
T_22_13_sp4_h_l_5
T_18_13_sp4_h_l_8
T_17_9_sp4_v_t_45
T_14_9_sp4_h_l_2
T_13_9_lc_trk_g0_2
T_13_9_wire_logic_cluster/lc_4/in_0

End 

Net : this_ppu.un1_M_surface_x_q_c5_cascade_
T_13_17_wire_logic_cluster/lc_1/ltout
T_13_17_wire_logic_cluster/lc_2/in_2

End 

Net : this_ppu.un1_M_surface_x_q_c2_cascade_
T_13_17_wire_logic_cluster/lc_0/ltout
T_13_17_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.g0_0_i_0_cascade_
T_17_18_wire_logic_cluster/lc_6/ltout
T_17_18_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.g0_0_i_0_1
T_17_18_wire_logic_cluster/lc_4/out
T_17_18_lc_trk_g2_4
T_17_18_wire_logic_cluster/lc_6/in_0

End 

Net : this_ppu.N_827_0
T_11_17_wire_logic_cluster/lc_3/out
T_11_18_lc_trk_g0_3
T_11_18_wire_logic_cluster/lc_0/in_3

T_11_17_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g0_3
T_11_17_wire_logic_cluster/lc_2/in_3

T_11_17_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g0_3
T_11_17_wire_logic_cluster/lc_0/in_3

End 

Net : this_ppu.un1_M_screen_x_q_c3
T_11_18_wire_logic_cluster/lc_0/out
T_11_18_lc_trk_g2_0
T_11_18_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.N_13
T_21_17_wire_logic_cluster/lc_0/out
T_20_18_lc_trk_g0_0
T_20_18_input_2_4
T_20_18_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.vaddress_9_cascade_
T_18_17_wire_logic_cluster/lc_4/ltout
T_18_17_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.mult1_un61_sum_ac0_3_c_0_1_0
T_19_19_wire_logic_cluster/lc_4/out
T_18_20_lc_trk_g0_4
T_18_20_input_2_6
T_18_20_wire_logic_cluster/lc_6/in_2

T_19_19_wire_logic_cluster/lc_4/out
T_18_20_lc_trk_g1_4
T_18_20_wire_logic_cluster/lc_4/in_1

End 

Net : this_vga_signals.N_12_0_cascade_
T_19_19_wire_logic_cluster/lc_3/ltout
T_19_19_wire_logic_cluster/lc_4/in_2

End 

Net : this_ppu.N_798_0_cascade_
T_13_16_wire_logic_cluster/lc_2/ltout
T_13_16_wire_logic_cluster/lc_3/in_2

End 

Net : this_ppu.un1_M_surface_x_q_c3
T_13_16_wire_logic_cluster/lc_3/out
T_13_16_lc_trk_g1_3
T_13_16_input_2_0
T_13_16_wire_logic_cluster/lc_0/in_2

End 

Net : this_ppu.un1_M_surface_x_q_c6_cascade_
T_13_16_wire_logic_cluster/lc_0/ltout
T_13_16_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.mult1_un61_sum_ac0_3_c_0_1_10_cascade_
T_16_20_wire_logic_cluster/lc_4/ltout
T_16_20_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.g1_0_0_0
T_16_20_wire_logic_cluster/lc_5/out
T_17_20_lc_trk_g0_5
T_17_20_wire_logic_cluster/lc_3/in_0

End 

Net : this_spr_ram.mem_out_bus5_1
T_25_13_wire_bram/ram/RDATA_11
T_18_13_sp12_h_l_0
T_17_13_sp4_h_l_1
T_13_13_sp4_h_l_4
T_12_9_sp4_v_t_41
T_12_10_lc_trk_g2_1
T_12_10_wire_logic_cluster/lc_5/in_0

End 

Net : this_spr_ram.mem_mem_1_0_RNIMA1GZ0Z_0
T_12_10_wire_logic_cluster/lc_5/out
T_12_10_lc_trk_g1_5
T_12_10_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.mult1_un61_sum_ac0_3_c_0_1_4
T_18_20_wire_logic_cluster/lc_0/out
T_18_18_sp4_v_t_45
T_18_19_lc_trk_g2_5
T_18_19_input_2_5
T_18_19_wire_logic_cluster/lc_5/in_2

End 

Net : this_spr_ram.mem_out_bus7_1
T_8_25_wire_bram/ram/RDATA_11
T_0_25_span12_horz_0
T_12_13_sp12_v_t_23
T_12_1_sp12_v_t_23
T_12_10_lc_trk_g2_7
T_12_10_wire_logic_cluster/lc_6/in_1

End 

Net : this_spr_ram.mem_out_bus4_1
T_25_9_wire_bram/ram/RDATA_11
T_18_9_sp12_h_l_0
T_17_9_sp4_h_l_1
T_13_9_sp4_h_l_4
T_12_9_lc_trk_g1_4
T_12_9_wire_logic_cluster/lc_4/in_1

End 

Net : this_spr_ram.mem_mem_0_0_RNIK6VFZ0Z_0
T_12_9_wire_logic_cluster/lc_4/out
T_12_10_lc_trk_g1_4
T_12_10_wire_logic_cluster/lc_0/in_3

End 

Net : this_ppu.un1_M_screen_x_q_c5
T_11_17_wire_logic_cluster/lc_5/out
T_11_17_lc_trk_g1_5
T_11_17_wire_logic_cluster/lc_1/in_3

End 

Net : this_ppu.un1_M_screen_x_q_c2_cascade_
T_11_17_wire_logic_cluster/lc_4/ltout
T_11_17_wire_logic_cluster/lc_5/in_2

End 

Net : this_ppu.N_827_0_cascade_
T_11_17_wire_logic_cluster/lc_3/ltout
T_11_17_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_spr_ram_read_data_2
T_12_15_wire_logic_cluster/lc_5/out
T_12_16_lc_trk_g0_5
T_12_16_wire_logic_cluster/lc_1/in_0

End 

Net : this_spr_ram.mem_mem_3_1_RNISI5GZ0
T_12_15_wire_logic_cluster/lc_2/out
T_12_15_lc_trk_g2_2
T_12_15_wire_logic_cluster/lc_5/in_1

End 

Net : this_spr_ram.mem_out_bus3_2
T_25_8_wire_bram/ram/RDATA_3
T_25_0_span12_vert_23
T_14_12_sp12_h_l_0
T_13_12_sp4_h_l_1
T_12_12_sp4_v_t_42
T_12_15_lc_trk_g1_2
T_12_15_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.M_vcounter_qZ0Z_4
T_17_18_wire_logic_cluster/lc_3/out
T_11_18_sp12_h_l_1
T_19_18_lc_trk_g0_2
T_19_18_wire_logic_cluster/lc_7/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_11_18_sp12_h_l_1
T_20_18_lc_trk_g1_5
T_20_18_wire_logic_cluster/lc_7/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_18_14_sp4_v_t_42
T_18_16_lc_trk_g3_7
T_18_16_wire_logic_cluster/lc_1/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_20_18_sp4_v_t_46
T_19_20_lc_trk_g0_0
T_19_20_input_2_0
T_19_20_wire_logic_cluster/lc_0/in_2

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_16_18_sp4_v_t_46
T_16_20_lc_trk_g2_3
T_16_20_input_2_7
T_16_20_wire_logic_cluster/lc_7/in_2

T_17_18_wire_logic_cluster/lc_3/out
T_18_18_lc_trk_g1_3
T_18_18_wire_logic_cluster/lc_4/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_17_18_lc_trk_g0_6
T_17_18_wire_logic_cluster/lc_4/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_18_18_lc_trk_g1_3
T_18_18_wire_logic_cluster/lc_6/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g0_3
T_17_19_wire_logic_cluster/lc_5/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_18_19_lc_trk_g2_3
T_18_19_input_2_7
T_18_19_wire_logic_cluster/lc_7/in_2

T_17_18_wire_logic_cluster/lc_3/out
T_11_18_sp12_h_l_1
T_20_18_lc_trk_g1_5
T_20_18_wire_logic_cluster/lc_1/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_17_15_sp4_v_t_46
T_14_19_sp4_h_l_4
T_13_19_lc_trk_g0_4
T_13_19_wire_logic_cluster/lc_1/in_3

T_17_18_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_39
T_17_21_lc_trk_g1_2
T_17_21_wire_logic_cluster/lc_6/in_3

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_20_14_sp4_v_t_40
T_19_17_lc_trk_g3_0
T_19_17_wire_logic_cluster/lc_4/in_3

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_16_18_sp4_v_t_46
T_16_20_lc_trk_g2_3
T_16_20_wire_logic_cluster/lc_5/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_39
T_17_20_lc_trk_g2_7
T_17_20_wire_logic_cluster/lc_7/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_39
T_17_21_lc_trk_g1_2
T_17_21_wire_logic_cluster/lc_3/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_39
T_18_21_lc_trk_g1_2
T_18_21_wire_logic_cluster/lc_2/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_16_14_sp4_v_t_41
T_15_16_lc_trk_g1_4
T_15_16_wire_logic_cluster/lc_2/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g0_3
T_17_19_wire_logic_cluster/lc_7/in_0

T_17_18_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g0_3
T_17_19_wire_logic_cluster/lc_2/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_17_18_sp4_h_l_11
T_16_14_sp4_v_t_41
T_16_15_lc_trk_g2_1
T_16_15_wire_logic_cluster/lc_4/in_1

T_17_18_wire_logic_cluster/lc_3/out
T_17_15_sp4_v_t_46
T_16_16_lc_trk_g3_6
T_16_16_wire_logic_cluster/lc_4/in_3

End 

Net : this_spr_ram.mem_out_bus3_0
T_25_6_wire_bram/ram/RDATA_3
T_25_5_sp4_v_t_40
T_22_9_sp4_h_l_5
T_18_9_sp4_h_l_8
T_14_9_sp4_h_l_4
T_13_9_lc_trk_g1_4
T_13_9_wire_logic_cluster/lc_0/in_1

End 

Net : this_spr_ram.mem_DOUT_7_i_m2_ns_1_2_cascade_
T_12_15_wire_logic_cluster/lc_4/ltout
T_12_15_wire_logic_cluster/lc_5/in_2

End 

Net : this_spr_ram.mem_mem_0_1_RNIM6VFZ0
T_12_14_wire_logic_cluster/lc_3/out
T_12_15_lc_trk_g0_3
T_12_15_wire_logic_cluster/lc_4/in_3

End 

Net : this_spr_ram.mem_out_bus4_2
T_25_12_wire_bram/ram/RDATA_3
T_18_12_sp12_h_l_0
T_17_12_sp4_h_l_1
T_13_12_sp4_h_l_9
T_12_12_sp4_v_t_44
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.mult1_un61_sum_ac0_3_c_0_1_7_cascade_
T_19_17_wire_logic_cluster/lc_3/ltout
T_19_17_wire_logic_cluster/lc_4/in_2

End 

Net : this_ppu.N_838_7
T_7_28_wire_logic_cluster/lc_6/out
T_0_28_span12_horz_7
T_9_16_sp12_v_t_23
T_9_20_lc_trk_g3_0
T_9_20_wire_logic_cluster/lc_4/in_3

T_7_28_wire_logic_cluster/lc_6/out
T_0_28_span12_horz_7
T_9_16_sp12_v_t_23
T_9_20_lc_trk_g3_0
T_9_20_wire_logic_cluster/lc_6/in_3

End 

Net : this_ppu.un1_M_state_q_7_i_a2_7Z0Z_4
T_7_28_wire_logic_cluster/lc_2/out
T_7_28_lc_trk_g3_2
T_7_28_wire_logic_cluster/lc_6/in_3

End 

Net : M_this_oam_ram_read_data_0
T_8_30_wire_bram/ram/RDATA_0
T_8_27_sp4_v_t_38
T_7_28_lc_trk_g2_6
T_7_28_wire_logic_cluster/lc_2/in_0

T_8_30_wire_bram/ram/RDATA_0
T_8_27_sp4_v_t_38
T_8_23_sp4_v_t_38
T_8_19_sp4_v_t_38
T_7_21_lc_trk_g1_3
T_7_21_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.g1_3_0_cascade_
T_18_17_wire_logic_cluster/lc_5/ltout
T_18_17_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.mult1_un61_sum_ac0_3_c_0_1_5_cascade_
T_18_21_wire_logic_cluster/lc_1/ltout
T_18_21_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.N_7_1_0_2
T_18_17_wire_logic_cluster/lc_6/out
T_18_11_sp12_v_t_23
T_18_21_lc_trk_g3_4
T_18_21_wire_logic_cluster/lc_1/in_0

End 

Net : this_vga_signals.M_vcounter_qZ0Z_5
T_19_19_wire_logic_cluster/lc_7/out
T_19_17_sp4_v_t_43
T_16_17_sp4_h_l_0
T_18_17_lc_trk_g2_5
T_18_17_wire_logic_cluster/lc_2/in_1

T_19_19_wire_logic_cluster/lc_7/out
T_19_17_sp4_v_t_43
T_19_13_sp4_v_t_44
T_18_16_lc_trk_g3_4
T_18_16_wire_logic_cluster/lc_1/in_0

T_19_19_wire_logic_cluster/lc_7/out
T_18_19_sp4_h_l_6
T_22_19_sp4_h_l_9
T_18_19_sp4_h_l_0
T_17_19_lc_trk_g1_0
T_17_19_input_2_5
T_17_19_wire_logic_cluster/lc_5/in_2

T_19_19_wire_logic_cluster/lc_7/out
T_19_18_sp4_v_t_46
T_16_18_sp4_h_l_5
T_18_18_lc_trk_g2_0
T_18_18_input_2_6
T_18_18_wire_logic_cluster/lc_6/in_2

T_19_19_wire_logic_cluster/lc_7/out
T_19_17_sp4_v_t_43
T_16_17_sp4_h_l_0
T_18_17_lc_trk_g2_5
T_18_17_wire_logic_cluster/lc_6/in_3

T_19_19_wire_logic_cluster/lc_7/out
T_19_18_sp4_v_t_46
T_16_18_sp4_h_l_11
T_17_18_lc_trk_g2_3
T_17_18_wire_logic_cluster/lc_4/in_1

T_19_19_wire_logic_cluster/lc_7/out
T_18_18_lc_trk_g2_7
T_18_18_wire_logic_cluster/lc_4/in_1

T_19_19_wire_logic_cluster/lc_7/out
T_20_18_lc_trk_g2_7
T_20_18_wire_logic_cluster/lc_2/in_3

T_19_19_wire_logic_cluster/lc_7/out
T_19_17_sp4_v_t_43
T_16_17_sp4_h_l_0
T_17_17_lc_trk_g2_0
T_17_17_wire_logic_cluster/lc_2/in_0

T_19_19_wire_logic_cluster/lc_7/out
T_18_19_sp4_h_l_6
T_22_19_sp4_h_l_9
T_18_19_sp4_h_l_0
T_14_19_sp4_h_l_3
T_13_19_lc_trk_g0_3
T_13_19_wire_logic_cluster/lc_1/in_0

T_19_19_wire_logic_cluster/lc_7/out
T_18_19_sp4_h_l_6
T_22_19_sp4_h_l_9
T_18_19_sp4_h_l_0
T_17_19_sp4_v_t_37
T_17_20_lc_trk_g3_5
T_17_20_input_2_6
T_17_20_wire_logic_cluster/lc_6/in_2

T_19_19_wire_logic_cluster/lc_7/out
T_18_19_sp4_h_l_6
T_22_19_sp4_h_l_9
T_18_19_sp4_h_l_0
T_17_15_sp4_v_t_37
T_16_16_lc_trk_g2_5
T_16_16_input_2_5
T_16_16_wire_logic_cluster/lc_5/in_2

T_19_19_wire_logic_cluster/lc_7/out
T_19_18_sp4_v_t_46
T_16_18_sp4_h_l_11
T_17_18_lc_trk_g2_3
T_17_18_wire_logic_cluster/lc_5/in_0

T_19_19_wire_logic_cluster/lc_7/out
T_18_19_sp4_h_l_6
T_22_19_sp4_h_l_9
T_18_19_sp4_h_l_0
T_17_19_sp4_v_t_43
T_16_20_lc_trk_g3_3
T_16_20_input_2_4
T_16_20_wire_logic_cluster/lc_4/in_2

T_19_19_wire_logic_cluster/lc_7/out
T_19_18_sp4_v_t_46
T_18_21_lc_trk_g3_6
T_18_21_wire_logic_cluster/lc_3/in_0

T_19_19_wire_logic_cluster/lc_7/out
T_18_18_lc_trk_g2_7
T_18_18_input_2_5
T_18_18_wire_logic_cluster/lc_5/in_2

T_19_19_wire_logic_cluster/lc_7/out
T_19_18_sp4_v_t_46
T_19_22_lc_trk_g0_3
T_19_22_input_2_3
T_19_22_wire_logic_cluster/lc_3/in_2

T_19_19_wire_logic_cluster/lc_7/out
T_20_18_lc_trk_g2_7
T_20_18_wire_logic_cluster/lc_0/in_3

T_19_19_wire_logic_cluster/lc_7/out
T_19_19_lc_trk_g0_7
T_19_19_wire_logic_cluster/lc_4/in_3

T_19_19_wire_logic_cluster/lc_7/out
T_18_19_sp4_h_l_6
T_22_19_sp4_h_l_9
T_18_19_sp4_h_l_0
T_17_15_sp4_v_t_37
T_14_15_sp4_h_l_6
T_16_15_lc_trk_g3_3
T_16_15_wire_logic_cluster/lc_5/in_1

T_19_19_wire_logic_cluster/lc_7/out
T_19_17_sp4_v_t_43
T_19_13_sp4_v_t_44
T_18_16_lc_trk_g3_4
T_18_16_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_oam_ram_read_data_6
T_8_30_wire_bram/ram/RDATA_6
T_8_26_sp4_v_t_39
T_7_28_lc_trk_g1_2
T_7_28_wire_logic_cluster/lc_2/in_1

T_8_30_wire_bram/ram/RDATA_6
T_8_19_sp12_v_t_22
T_0_19_span12_horz_9
T_7_19_lc_trk_g1_6
T_7_19_wire_logic_cluster/lc_4/in_3

End 

Net : M_this_oam_ram_read_data_1
T_8_30_wire_bram/ram/RDATA_1
T_8_27_sp4_v_t_36
T_7_28_lc_trk_g2_4
T_7_28_input_2_2
T_7_28_wire_logic_cluster/lc_2/in_2

T_8_30_wire_bram/ram/RDATA_1
T_8_27_sp4_v_t_36
T_8_23_sp4_v_t_41
T_7_24_lc_trk_g3_1
T_7_24_wire_logic_cluster/lc_7/in_3

End 

Net : this_spr_ram.mem_out_bus2_2
T_25_4_wire_bram/ram/RDATA_3
T_26_4_sp12_h_l_0
T_14_4_sp12_h_l_0
T_13_4_sp12_v_t_23
T_13_12_sp4_v_t_37
T_12_15_lc_trk_g2_5
T_12_15_wire_logic_cluster/lc_3/in_0

End 

Net : this_spr_ram.mem_mem_2_1_RNIQE3GZ0_cascade_
T_12_15_wire_logic_cluster/lc_3/ltout
T_12_15_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_oam_ram_read_data_3
T_8_30_wire_bram/ram/RDATA_3
T_8_26_sp4_v_t_45
T_7_28_lc_trk_g0_3
T_7_28_wire_logic_cluster/lc_2/in_3

T_8_30_wire_bram/ram/RDATA_3
T_8_26_sp4_v_t_45
T_8_22_sp4_v_t_41
T_8_18_sp4_v_t_41
T_7_19_lc_trk_g3_1
T_7_19_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.vvisibility_0_cascade_
T_17_17_wire_logic_cluster/lc_6/ltout
T_17_17_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.vaddress_c3_d_0
T_18_16_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g1_1
T_17_17_input_2_6
T_17_17_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.vvisibility
T_17_17_wire_logic_cluster/lc_7/out
T_17_12_sp12_v_t_22
T_6_12_sp12_h_l_1
T_5_12_sp12_v_t_22
T_5_19_lc_trk_g2_2
T_5_19_input_2_6
T_5_19_wire_logic_cluster/lc_6/in_2

T_17_17_wire_logic_cluster/lc_7/out
T_17_16_sp4_v_t_46
T_14_16_sp4_h_l_11
T_14_16_lc_trk_g1_6
T_14_16_wire_logic_cluster/lc_4/in_3

T_17_17_wire_logic_cluster/lc_7/out
T_16_16_lc_trk_g2_7
T_16_16_wire_logic_cluster/lc_6/in_3

T_17_17_wire_logic_cluster/lc_7/out
T_17_12_sp12_v_t_22
T_6_12_sp12_h_l_1
T_5_12_sp12_v_t_22
T_5_24_lc_trk_g2_1
T_5_24_wire_logic_cluster/lc_2/in_3

End 

Net : M_this_vga_ramdac_en
T_5_19_wire_logic_cluster/lc_6/out
T_5_17_sp4_v_t_41
T_6_17_sp4_h_l_4
T_10_17_sp4_h_l_4
T_14_17_sp4_h_l_4
T_17_17_sp4_v_t_44
T_16_19_lc_trk_g0_2
T_16_19_input_2_4
T_16_19_wire_logic_cluster/lc_4/in_2

T_5_19_wire_logic_cluster/lc_6/out
T_5_17_sp4_v_t_41
T_6_17_sp4_h_l_4
T_6_17_lc_trk_g1_1
T_6_17_wire_logic_cluster/lc_2/in_0

T_5_19_wire_logic_cluster/lc_6/out
T_5_17_sp4_v_t_41
T_6_17_sp4_h_l_4
T_6_17_lc_trk_g1_1
T_6_17_wire_logic_cluster/lc_7/in_1

T_5_19_wire_logic_cluster/lc_6/out
T_5_16_sp4_v_t_36
T_5_17_lc_trk_g3_4
T_5_17_wire_logic_cluster/lc_0/in_3

T_5_19_wire_logic_cluster/lc_6/out
T_5_16_sp4_v_t_36
T_5_17_lc_trk_g2_4
T_5_17_wire_logic_cluster/lc_7/in_3

T_5_19_wire_logic_cluster/lc_6/out
T_6_18_lc_trk_g3_6
T_6_18_wire_logic_cluster/lc_2/in_3

T_5_19_wire_logic_cluster/lc_6/out
T_6_18_lc_trk_g3_6
T_6_18_wire_logic_cluster/lc_3/in_0

T_5_19_wire_logic_cluster/lc_6/out
T_6_18_lc_trk_g3_6
T_6_18_wire_logic_cluster/lc_4/in_1

T_5_19_wire_logic_cluster/lc_6/out
T_5_17_sp4_v_t_41
T_6_17_sp4_h_l_4
T_10_17_sp4_h_l_4
T_9_17_lc_trk_g1_4
T_9_17_wire_logic_cluster/lc_2/in_1

End 

Net : this_ppu.un1_M_screen_x_q_c3_cascade_
T_11_18_wire_logic_cluster/lc_0/ltout
T_11_18_wire_logic_cluster/lc_1/in_2

End 

Net : this_ppu.un1_M_screen_x_q_c2
T_11_17_wire_logic_cluster/lc_4/out
T_11_17_lc_trk_g0_4
T_11_17_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.N_10_i_0
T_17_17_wire_logic_cluster/lc_2/out
T_17_18_lc_trk_g0_2
T_17_18_wire_logic_cluster/lc_7/in_1

End 

Net : this_ppu.un1_M_surface_x_q_c1
T_13_17_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g0_6
T_14_17_wire_logic_cluster/lc_0/in_0

End 

Net : this_spr_ram.mem_out_bus5_2
T_25_16_wire_bram/ram/RDATA_3
T_18_16_sp12_h_l_0
T_17_16_sp4_h_l_1
T_13_16_sp4_h_l_1
T_12_12_sp4_v_t_36
T_12_15_lc_trk_g1_4
T_12_15_wire_logic_cluster/lc_1/in_0

End 

Net : this_spr_ram.mem_mem_1_1_RNIOA1GZ0
T_12_15_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g1_1
T_12_15_wire_logic_cluster/lc_5/in_3

End 

Net : this_spr_ram.mem_mem_1_1_RNIOA1GZ0Z_0_cascade_
T_12_13_wire_logic_cluster/lc_3/ltout
T_12_13_wire_logic_cluster/lc_4/in_2

End 

Net : this_spr_ram.mem_out_bus1_0
T_8_4_wire_bram/ram/RDATA_3
T_9_3_sp4_v_t_41
T_10_7_sp4_h_l_4
T_13_7_sp4_v_t_44
T_13_9_lc_trk_g2_1
T_13_9_wire_logic_cluster/lc_4/in_1

End 

Net : this_spr_ram.mem_out_bus5_3
T_25_15_wire_bram/ram/RDATA_11
T_18_15_sp12_h_l_0
T_17_15_sp4_h_l_1
T_13_15_sp4_h_l_9
T_12_11_sp4_v_t_44
T_12_13_lc_trk_g2_1
T_12_13_wire_logic_cluster/lc_3/in_0

End 

Net : this_spr_ram.mem_out_bus1_3
T_8_1_wire_bram/ram/RDATA_11
T_9_1_sp12_h_l_0
T_8_1_sp12_v_t_23
T_9_13_sp12_h_l_0
T_12_13_lc_trk_g0_0
T_12_13_wire_logic_cluster/lc_3/in_1

End 

Net : this_spr_ram.mem_out_bus1_2
T_8_2_wire_bram/ram/RDATA_3
T_0_2_span12_horz_0
T_12_2_sp12_v_t_23
T_12_14_sp12_v_t_23
T_12_15_lc_trk_g3_7
T_12_15_wire_logic_cluster/lc_1/in_1

End 

Net : this_ppu.N_798_0
T_13_16_wire_logic_cluster/lc_2/out
T_13_16_lc_trk_g3_2
T_13_16_wire_logic_cluster/lc_6/in_1

End 

Net : this_spr_ram.mem_out_bus7_2
T_8_28_wire_bram/ram/RDATA_3
T_0_28_span12_horz_0
T_12_16_sp12_v_t_23
T_12_14_sp4_v_t_47
T_12_15_lc_trk_g2_7
T_12_15_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.M_vcounter_q_esr_RNINK957Z0Z_9
T_17_15_wire_logic_cluster/lc_6/out
T_17_16_lc_trk_g0_6
T_17_16_wire_logic_cluster/lc_7/in_3

T_17_15_wire_logic_cluster/lc_6/out
T_17_9_sp12_v_t_23
T_17_0_span12_vert_16
T_17_0_lc_trk_g1_0
T_17_0_wire_gbuf/in

End 

Net : this_vga_signals.N_933_0
T_17_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_6
T_20_16_sp4_h_l_2
T_16_16_sp4_h_l_2
T_19_16_sp4_v_t_42
T_19_19_lc_trk_g0_2
T_19_19_wire_logic_cluster/lc_0/cen

T_17_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_6
T_20_16_sp4_h_l_2
T_16_16_sp4_h_l_2
T_19_16_sp4_v_t_39
T_19_20_lc_trk_g0_2
T_19_20_wire_logic_cluster/lc_0/cen

T_17_16_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_38
T_18_17_sp4_h_l_3
T_22_17_sp4_h_l_3
T_21_17_sp4_v_t_44
T_20_19_lc_trk_g0_2
T_20_19_wire_logic_cluster/lc_0/cen

T_17_16_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_38
T_18_17_sp4_h_l_3
T_22_17_sp4_h_l_3
T_21_17_lc_trk_g1_3
T_21_17_wire_logic_cluster/lc_3/cen

T_17_16_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_38
T_18_17_sp4_h_l_3
T_22_17_sp4_h_l_3
T_21_17_lc_trk_g1_3
T_21_17_wire_logic_cluster/lc_3/cen

T_17_16_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_38
T_18_17_sp4_h_l_3
T_22_17_sp4_h_l_3
T_21_17_lc_trk_g1_3
T_21_17_wire_logic_cluster/lc_3/cen

T_17_16_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_38
T_18_17_sp4_h_l_3
T_22_17_sp4_h_l_3
T_21_17_lc_trk_g1_3
T_21_17_wire_logic_cluster/lc_3/cen

T_17_16_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_39
T_19_17_sp4_h_l_2
T_20_17_lc_trk_g2_2
T_20_17_wire_logic_cluster/lc_4/cen

T_17_16_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_39
T_19_17_sp4_h_l_2
T_20_17_lc_trk_g2_2
T_20_17_wire_logic_cluster/lc_4/cen

T_17_16_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_39
T_19_17_sp4_h_l_2
T_20_17_lc_trk_g2_2
T_20_17_wire_logic_cluster/lc_4/cen

T_17_16_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_39
T_19_17_sp4_h_l_2
T_20_17_lc_trk_g2_2
T_20_17_wire_logic_cluster/lc_4/cen

T_17_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_6
T_20_16_sp4_h_l_2
T_19_16_lc_trk_g0_2
T_19_16_wire_logic_cluster/lc_0/cen

T_17_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_6
T_20_16_sp4_h_l_2
T_19_16_lc_trk_g0_2
T_19_16_wire_logic_cluster/lc_0/cen

T_17_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_6
T_20_16_sp4_h_l_2
T_19_16_lc_trk_g0_2
T_19_16_wire_logic_cluster/lc_0/cen

T_17_16_wire_logic_cluster/lc_7/out
T_17_11_sp12_v_t_22
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_6/cen

End 

Net : M_this_reset_cond_out_g_0
T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_15_glb2local_2
T_10_15_lc_trk_g0_6
T_10_15_wire_logic_cluster/lc_5/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_17_glb2local_1
T_12_17_lc_trk_g0_5
T_12_17_wire_logic_cluster/lc_6/in_1

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_30_glb2local_1
T_17_30_lc_trk_g0_5
T_17_30_wire_logic_cluster/lc_2/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_26_glb2local_1
T_14_26_lc_trk_g0_5
T_14_26_wire_logic_cluster/lc_0/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_21_glb2local_1
T_19_21_lc_trk_g0_5
T_19_21_wire_logic_cluster/lc_6/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_21_glb2local_1
T_21_21_lc_trk_g0_5
T_21_21_wire_logic_cluster/lc_1/in_0

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_21_glb2local_2
T_20_21_lc_trk_g0_6
T_20_21_wire_logic_cluster/lc_1/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_17_glb2local_1
T_14_17_lc_trk_g0_5
T_14_17_input_2_1
T_14_17_wire_logic_cluster/lc_1/in_2

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_28_glb2local_0
T_12_28_lc_trk_g0_4
T_12_28_input_2_2
T_12_28_wire_logic_cluster/lc_2/in_2

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_20_glb2local_0
T_14_20_lc_trk_g0_4
T_14_20_wire_logic_cluster/lc_7/in_1

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_27_glb2local_2
T_12_27_lc_trk_g0_6
T_12_27_wire_logic_cluster/lc_7/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_21_glb2local_0
T_15_21_lc_trk_g0_4
T_15_21_wire_logic_cluster/lc_5/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_21_glb2local_2
T_20_21_lc_trk_g0_6
T_20_21_wire_logic_cluster/lc_4/in_0

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_22_glb2local_2
T_21_22_lc_trk_g0_6
T_21_22_wire_logic_cluster/lc_7/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_21_glb2local_2
T_20_21_lc_trk_g0_6
T_20_21_wire_logic_cluster/lc_5/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_20_glb2local_0
T_22_20_lc_trk_g0_4
T_22_20_wire_logic_cluster/lc_4/in_0

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_20_glb2local_2
T_20_20_lc_trk_g0_6
T_20_20_wire_logic_cluster/lc_6/in_0

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_20_glb2local_2
T_20_20_lc_trk_g0_6
T_20_20_wire_logic_cluster/lc_1/in_1

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_20_glb2local_2
T_21_20_lc_trk_g0_6
T_21_20_wire_logic_cluster/lc_3/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_15_glb2local_0
T_13_15_lc_trk_g0_4
T_13_15_wire_logic_cluster/lc_6/in_0

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_21_glb2local_0
T_15_21_lc_trk_g0_4
T_15_21_wire_logic_cluster/lc_0/in_0

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_20_glb2local_0
T_15_20_lc_trk_g0_4
T_15_20_wire_logic_cluster/lc_7/in_1

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_14_glb2local_2
T_13_14_lc_trk_g0_6
T_13_14_wire_logic_cluster/lc_5/in_1

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_17_glb2local_1
T_12_17_lc_trk_g0_5
T_12_17_input_2_1
T_12_17_wire_logic_cluster/lc_1/in_2

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_15_glb2local_0
T_13_15_lc_trk_g0_4
T_13_15_wire_logic_cluster/lc_5/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_15_glb2local_2
T_10_15_lc_trk_g0_6
T_10_15_wire_logic_cluster/lc_1/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_16_glb2local_3
T_9_16_lc_trk_g0_7
T_9_16_wire_logic_cluster/lc_0/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_16_glb2local_3
T_9_16_lc_trk_g0_7
T_9_16_wire_logic_cluster/lc_4/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_21_glb2local_3
T_16_21_lc_trk_g0_7
T_16_21_wire_logic_cluster/lc_0/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_21_glb2local_3
T_16_21_lc_trk_g0_7
T_16_21_wire_logic_cluster/lc_2/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_17_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_17_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_17_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_17_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_24_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_24_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_24_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_24_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_24_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_24_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_24_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_24_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_17_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_17_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_25_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_25_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_25_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_25_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_25_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_25_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_25_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_25_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_16_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_16_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_16_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_19_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_19_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_19_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_19_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_14_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_14_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_14_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_14_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_16_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_13_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_27_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_27_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_29_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_27_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_27_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_27_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_28_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_28_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_28_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_28_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_28_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_29_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_29_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_29_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_31_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_27_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_27_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_29_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_29_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_30_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_30_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_31_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_30_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_30_wire_logic_cluster/lc_5/s_r

End 

Net : M_this_reset_cond_out_0
T_18_23_wire_logic_cluster/lc_3/out
T_12_23_sp12_h_l_1
T_24_23_sp12_h_l_1
T_30_23_sp4_h_l_6
T_33_19_span4_vert_t_15
T_33_15_span4_vert_t_15
T_33_17_lc_trk_g0_3
T_33_17_wire_gbuf/in

T_18_23_wire_logic_cluster/lc_3/out
T_12_23_sp12_h_l_1
T_11_11_sp12_v_t_22
T_11_18_lc_trk_g2_2
T_11_18_wire_logic_cluster/lc_6/in_0

T_18_23_wire_logic_cluster/lc_3/out
T_18_23_sp4_h_l_11
T_14_23_sp4_h_l_11
T_13_19_sp4_v_t_41
T_10_19_sp4_h_l_10
T_6_19_sp4_h_l_6
T_6_19_lc_trk_g0_3
T_6_19_wire_logic_cluster/lc_2/in_1

T_18_23_wire_logic_cluster/lc_3/out
T_16_23_sp4_h_l_3
T_15_19_sp4_v_t_38
T_15_15_sp4_v_t_46
T_12_15_sp4_h_l_5
T_13_15_lc_trk_g2_5
T_13_15_wire_logic_cluster/lc_3/in_0

T_18_23_wire_logic_cluster/lc_3/out
T_18_20_sp4_v_t_46
T_15_20_sp4_h_l_5
T_11_20_sp4_h_l_1
T_10_16_sp4_v_t_43
T_9_17_lc_trk_g3_3
T_9_17_wire_logic_cluster/lc_2/in_0

T_18_23_wire_logic_cluster/lc_3/out
T_18_20_sp4_v_t_46
T_15_20_sp4_h_l_5
T_11_20_sp4_h_l_1
T_10_16_sp4_v_t_43
T_9_17_lc_trk_g3_3
T_9_17_wire_logic_cluster/lc_6/in_0

T_18_23_wire_logic_cluster/lc_3/out
T_18_20_sp4_v_t_46
T_15_20_sp4_h_l_5
T_11_20_sp4_h_l_1
T_10_16_sp4_v_t_43
T_9_17_lc_trk_g3_3
T_9_17_wire_logic_cluster/lc_4/in_0

T_18_23_wire_logic_cluster/lc_3/out
T_18_23_sp4_h_l_11
T_14_23_sp4_h_l_11
T_13_19_sp4_v_t_41
T_10_19_sp4_h_l_10
T_12_19_lc_trk_g3_7
T_12_19_wire_logic_cluster/lc_2/in_0

T_18_23_wire_logic_cluster/lc_3/out
T_18_23_sp4_h_l_11
T_14_23_sp4_h_l_11
T_13_19_sp4_v_t_41
T_10_19_sp4_h_l_4
T_10_19_lc_trk_g0_1
T_10_19_wire_logic_cluster/lc_5/in_0

T_18_23_wire_logic_cluster/lc_3/out
T_18_23_sp4_h_l_11
T_14_23_sp4_h_l_11
T_13_19_sp4_v_t_41
T_13_15_sp4_v_t_41
T_12_17_lc_trk_g1_4
T_12_17_wire_logic_cluster/lc_0/in_1

T_18_23_wire_logic_cluster/lc_3/out
T_18_23_sp4_h_l_11
T_14_23_sp4_h_l_11
T_13_19_sp4_v_t_41
T_10_19_sp4_h_l_10
T_9_19_lc_trk_g1_2
T_9_19_wire_logic_cluster/lc_4/in_1

T_18_23_wire_logic_cluster/lc_3/out
T_18_20_sp4_v_t_46
T_15_20_sp4_h_l_5
T_11_20_sp4_h_l_5
T_10_16_sp4_v_t_47
T_9_18_lc_trk_g2_2
T_9_18_wire_logic_cluster/lc_3/in_1

T_18_23_wire_logic_cluster/lc_3/out
T_18_20_sp4_v_t_46
T_15_20_sp4_h_l_5
T_11_20_sp4_h_l_5
T_10_16_sp4_v_t_47
T_9_18_lc_trk_g2_2
T_9_18_wire_logic_cluster/lc_5/in_1

T_18_23_wire_logic_cluster/lc_3/out
T_18_23_sp4_h_l_11
T_14_23_sp4_h_l_11
T_13_19_sp4_v_t_41
T_10_19_sp4_h_l_10
T_12_19_lc_trk_g2_7
T_12_19_input_2_7
T_12_19_wire_logic_cluster/lc_7/in_2

T_18_23_wire_logic_cluster/lc_3/out
T_18_23_sp4_h_l_11
T_14_23_sp4_h_l_11
T_13_19_sp4_v_t_41
T_10_19_sp4_h_l_10
T_12_19_lc_trk_g3_7
T_12_19_input_2_4
T_12_19_wire_logic_cluster/lc_4/in_2

T_18_23_wire_logic_cluster/lc_3/out
T_18_23_sp4_h_l_11
T_14_23_sp4_h_l_11
T_13_19_sp4_v_t_41
T_10_19_sp4_h_l_10
T_12_19_lc_trk_g3_7
T_12_19_input_2_6
T_12_19_wire_logic_cluster/lc_6/in_2

T_18_23_wire_logic_cluster/lc_3/out
T_18_23_sp4_h_l_11
T_14_23_sp4_h_l_11
T_13_19_sp4_v_t_41
T_10_19_sp4_h_l_10
T_12_19_lc_trk_g2_7
T_12_19_input_2_3
T_12_19_wire_logic_cluster/lc_3/in_2

T_18_23_wire_logic_cluster/lc_3/out
T_18_23_sp4_h_l_11
T_14_23_sp4_h_l_11
T_13_19_sp4_v_t_41
T_10_19_sp4_h_l_10
T_11_19_lc_trk_g2_2
T_11_19_input_2_0
T_11_19_wire_logic_cluster/lc_0/in_2

T_18_23_wire_logic_cluster/lc_3/out
T_16_23_sp4_h_l_3
T_15_19_sp4_v_t_38
T_15_15_sp4_v_t_46
T_12_15_sp4_h_l_5
T_12_15_lc_trk_g1_0
T_12_15_wire_logic_cluster/lc_0/in_3

T_18_23_wire_logic_cluster/lc_3/out
T_18_23_sp4_h_l_11
T_14_23_sp4_h_l_11
T_13_19_sp4_v_t_41
T_10_19_sp4_h_l_10
T_11_19_lc_trk_g2_2
T_11_19_wire_logic_cluster/lc_5/in_3

T_18_23_wire_logic_cluster/lc_3/out
T_12_23_sp12_h_l_1
T_11_11_sp12_v_t_22
T_11_17_lc_trk_g2_5
T_11_17_wire_logic_cluster/lc_7/in_0

T_18_23_wire_logic_cluster/lc_3/out
T_12_23_sp12_h_l_1
T_11_11_sp12_v_t_22
T_11_18_lc_trk_g2_2
T_11_18_wire_logic_cluster/lc_7/in_1

T_18_23_wire_logic_cluster/lc_3/out
T_12_23_sp12_h_l_1
T_11_11_sp12_v_t_22
T_11_17_lc_trk_g2_5
T_11_17_wire_logic_cluster/lc_2/in_1

T_18_23_wire_logic_cluster/lc_3/out
T_12_23_sp12_h_l_1
T_11_11_sp12_v_t_22
T_11_18_lc_trk_g2_2
T_11_18_input_2_2
T_11_18_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.GZ0Z_424
T_10_15_wire_logic_cluster/lc_5/out
T_11_15_sp4_h_l_10
T_15_15_sp4_h_l_6
T_17_15_lc_trk_g2_3
T_17_15_wire_logic_cluster/lc_6/in_3

T_10_15_wire_logic_cluster/lc_5/out
T_11_15_sp4_h_l_10
T_15_15_sp4_h_l_6
T_18_15_sp4_v_t_43
T_17_16_lc_trk_g3_3
T_17_16_wire_logic_cluster/lc_7/in_1

T_10_15_wire_logic_cluster/lc_5/out
T_10_14_sp4_v_t_42
T_10_18_lc_trk_g0_7
T_10_18_wire_logic_cluster/lc_0/in_1

T_10_15_wire_logic_cluster/lc_5/out
T_10_14_sp4_v_t_42
T_10_18_lc_trk_g0_7
T_10_18_wire_logic_cluster/lc_4/in_3

T_10_15_wire_logic_cluster/lc_5/out
T_10_14_sp4_v_t_42
T_10_18_lc_trk_g0_7
T_10_18_wire_logic_cluster/lc_6/in_3

T_10_15_wire_logic_cluster/lc_5/out
T_10_14_sp4_v_t_42
T_10_18_lc_trk_g0_7
T_10_18_wire_logic_cluster/lc_5/in_0

T_10_15_wire_logic_cluster/lc_5/out
T_9_15_sp4_h_l_2
T_8_15_sp4_v_t_39
T_5_19_sp4_h_l_7
T_7_19_lc_trk_g2_2
T_7_19_wire_logic_cluster/lc_2/cen

T_10_15_wire_logic_cluster/lc_5/out
T_9_15_sp4_h_l_2
T_8_15_sp4_v_t_45
T_7_17_lc_trk_g2_0
T_7_17_wire_logic_cluster/lc_2/in_0

T_10_15_wire_logic_cluster/lc_5/out
T_9_15_sp4_h_l_2
T_8_15_sp4_v_t_45
T_7_17_lc_trk_g2_0
T_7_17_wire_logic_cluster/lc_4/in_0

T_10_15_wire_logic_cluster/lc_5/out
T_9_15_sp4_h_l_2
T_8_15_sp4_v_t_45
T_7_17_lc_trk_g2_0
T_7_17_wire_logic_cluster/lc_6/in_0

T_10_15_wire_logic_cluster/lc_5/out
T_9_15_sp4_h_l_2
T_8_15_sp4_v_t_39
T_7_17_lc_trk_g1_2
T_7_17_wire_logic_cluster/lc_1/in_0

T_10_15_wire_logic_cluster/lc_5/out
T_9_15_sp4_h_l_2
T_8_15_sp4_v_t_39
T_7_17_lc_trk_g1_2
T_7_17_wire_logic_cluster/lc_3/in_0

T_10_15_wire_logic_cluster/lc_5/out
T_9_15_sp4_h_l_2
T_8_15_sp4_v_t_39
T_7_17_lc_trk_g1_2
T_7_17_wire_logic_cluster/lc_5/in_0

T_10_15_wire_logic_cluster/lc_5/out
T_9_15_sp4_h_l_2
T_8_15_sp4_v_t_39
T_7_17_lc_trk_g1_2
T_7_17_wire_logic_cluster/lc_7/in_0

T_10_15_wire_logic_cluster/lc_5/out
T_11_15_sp4_h_l_10
T_15_15_sp4_h_l_6
T_16_15_lc_trk_g2_6
T_16_15_wire_logic_cluster/lc_0/in_0

T_10_15_wire_logic_cluster/lc_5/out
T_11_15_sp4_h_l_10
T_15_15_sp4_h_l_6
T_16_15_lc_trk_g3_6
T_16_15_wire_logic_cluster/lc_1/in_0

T_10_15_wire_logic_cluster/lc_5/out
T_11_15_sp4_h_l_10
T_15_15_sp4_h_l_6
T_16_15_lc_trk_g2_6
T_16_15_wire_logic_cluster/lc_2/in_0

T_10_15_wire_logic_cluster/lc_5/out
T_11_15_sp4_h_l_10
T_15_15_sp4_h_l_6
T_16_15_lc_trk_g3_6
T_16_15_wire_logic_cluster/lc_3/in_0

T_10_15_wire_logic_cluster/lc_5/out
T_10_14_sp4_v_t_42
T_10_18_sp4_v_t_38
T_9_19_lc_trk_g2_6
T_9_19_wire_logic_cluster/lc_5/in_1

T_10_15_wire_logic_cluster/lc_5/out
T_10_14_sp4_v_t_42
T_11_18_sp4_h_l_1
T_12_18_lc_trk_g3_1
T_12_18_input_2_6
T_12_18_wire_logic_cluster/lc_6/in_2

T_10_15_wire_logic_cluster/lc_5/out
T_10_14_sp4_v_t_42
T_11_18_sp4_h_l_1
T_12_18_lc_trk_g3_1
T_12_18_wire_logic_cluster/lc_1/in_3

T_10_15_wire_logic_cluster/lc_5/out
T_10_14_sp4_v_t_42
T_10_17_lc_trk_g1_2
T_10_17_wire_logic_cluster/lc_2/in_1

T_10_15_wire_logic_cluster/lc_5/out
T_10_14_sp4_v_t_42
T_10_17_lc_trk_g1_2
T_10_17_input_2_1
T_10_17_wire_logic_cluster/lc_1/in_2

End 

Net : this_spr_ram.mem_out_bus0_1
T_8_7_wire_bram/ram/RDATA_11
T_9_5_sp4_v_t_36
T_10_9_sp4_h_l_7
T_12_9_lc_trk_g3_2
T_12_9_wire_logic_cluster/lc_4/in_3

End 

Net : this_spr_ram.mem_out_bus1_1
T_8_3_wire_bram/ram/RDATA_11
T_0_3_span12_horz_0
T_12_3_sp12_v_t_23
T_12_10_lc_trk_g3_3
T_12_10_wire_logic_cluster/lc_5/in_1

End 

Net : this_ppu.un1_M_screen_x_q_c5_cascade_
T_11_17_wire_logic_cluster/lc_5/ltout
T_11_17_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.N_10_i_cascade_
T_17_18_wire_logic_cluster/lc_5/ltout
T_17_18_wire_logic_cluster/lc_6/in_2

End 

Net : this_spr_ram.mem_out_bus0_2
T_8_6_wire_bram/ram/RDATA_3
T_0_6_span12_horz_0
T_12_6_sp12_v_t_23
T_12_14_lc_trk_g2_0
T_12_14_wire_logic_cluster/lc_3/in_3

End 

Net : M_this_oam_ram_read_data_4
T_8_30_wire_bram/ram/RDATA_4
T_8_26_sp4_v_t_43
T_7_28_lc_trk_g0_6
T_7_28_wire_logic_cluster/lc_5/in_3

T_8_30_wire_bram/ram/RDATA_4
T_8_26_sp4_v_t_43
T_8_22_sp4_v_t_44
T_7_24_lc_trk_g0_2
T_7_24_wire_logic_cluster/lc_5/in_3

End 

Net : this_ppu.un1_M_state_q_7_i_a2_7Z0Z_3_cascade_
T_7_28_wire_logic_cluster/lc_5/ltout
T_7_28_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_oam_ram_read_data_7
T_8_30_wire_bram/ram/RDATA_7
T_8_26_sp4_v_t_37
T_7_28_lc_trk_g0_0
T_7_28_wire_logic_cluster/lc_5/in_1

T_8_30_wire_bram/ram/RDATA_7
T_8_26_sp4_v_t_37
T_8_22_sp4_v_t_38
T_7_24_lc_trk_g0_3
T_7_24_wire_logic_cluster/lc_6/in_3

End 

Net : this_ppu.un1_M_surface_x_q_c3_cascade_
T_13_16_wire_logic_cluster/lc_3/ltout
T_13_16_wire_logic_cluster/lc_4/in_2

End 

Net : this_ppu.un1_M_state_q_7_i_0_0_cascade_
T_9_20_wire_logic_cluster/lc_4/ltout
T_9_20_wire_logic_cluster/lc_5/in_2

End 

Net : this_ppu.offset_y
T_14_18_wire_logic_cluster/lc_1/out
T_15_18_sp4_h_l_2
T_11_18_sp4_h_l_10
T_10_18_sp4_v_t_47
T_9_21_lc_trk_g3_7
T_9_21_input_2_0
T_9_21_wire_logic_cluster/lc_0/in_2

T_14_18_wire_logic_cluster/lc_1/out
T_15_18_sp4_h_l_2
T_11_18_sp4_h_l_10
T_10_18_sp4_v_t_47
T_10_19_lc_trk_g2_7
T_10_19_wire_logic_cluster/lc_0/in_1

T_14_18_wire_logic_cluster/lc_1/out
T_13_18_sp4_h_l_10
T_12_18_sp4_v_t_47
T_11_21_lc_trk_g3_7
T_11_21_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.N_1188_g
T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_15_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_15_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_15_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_15_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_17_18_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_16_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_16_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_16_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_17_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_17_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_17_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_17_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_19_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_17_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_17_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_17_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_17_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_20_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_19_wire_logic_cluster/lc_5/s_r

End 

Net : M_this_oam_ram_read_data_23
T_8_32_wire_bram/ram/RDATA_7
T_9_28_sp4_v_t_36
T_9_24_sp4_v_t_41
T_9_20_sp4_v_t_42
T_9_21_lc_trk_g3_2
T_9_21_wire_logic_cluster/lc_7/in_0

T_8_32_wire_bram/ram/RDATA_7
T_9_28_sp4_v_t_36
T_9_24_sp4_v_t_41
T_9_20_sp4_v_t_42
T_9_22_lc_trk_g2_7
T_9_22_wire_logic_cluster/lc_4/in_3

End 

Net : this_ppu.M_oam_cache_read_data_i_10
T_10_17_wire_logic_cluster/lc_7/out
T_8_17_sp12_h_l_1
T_15_17_lc_trk_g0_1
T_15_17_wire_logic_cluster/lc_2/in_1

End 

Net : this_ppu.oam_cache.M_oam_cache_read_data_10
T_10_19_wire_logic_cluster/lc_3/out
T_10_16_sp4_v_t_46
T_10_17_lc_trk_g2_6
T_10_17_wire_logic_cluster/lc_7/in_3

End 

Net : this_ppu.m68_0_a2_2_cascade_
T_14_16_wire_logic_cluster/lc_2/ltout
T_14_16_wire_logic_cluster/lc_3/in_2

End 

Net : this_ppu.M_state_q_ns_7
T_14_16_wire_logic_cluster/lc_3/out
T_12_16_sp4_h_l_3
T_12_16_lc_trk_g1_6
T_12_16_wire_logic_cluster/lc_2/in_3

T_14_16_wire_logic_cluster/lc_3/out
T_14_13_sp4_v_t_46
T_11_17_sp4_h_l_4
T_12_17_lc_trk_g3_4
T_12_17_wire_logic_cluster/lc_0/in_3

End 

Net : this_ppu.offset_x_cry_5
T_15_17_wire_logic_cluster/lc_5/cout
T_15_17_wire_logic_cluster/lc_6/in_3

Net : this_ppu.offset_x_6
T_15_17_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g3_6
T_14_16_wire_logic_cluster/lc_2/in_3

End 

Net : M_this_map_ram_read_data_4
T_25_28_wire_bram/ram/RDATA_1
T_24_28_sp12_h_l_0
T_23_16_sp12_v_t_23
T_12_16_sp12_h_l_0
T_11_16_sp4_h_l_1
T_14_12_sp4_v_t_42
T_14_8_sp4_v_t_42
T_13_11_lc_trk_g3_2
T_13_11_wire_logic_cluster/lc_2/in_1

End 

Net : M_this_ppu_spr_addr_10
T_13_11_wire_logic_cluster/lc_2/out
T_8_11_sp12_h_l_0
T_20_11_sp12_h_l_0
T_23_11_sp4_h_l_5
T_26_7_sp4_v_t_46
T_23_7_sp4_h_l_5
T_26_3_sp4_v_t_40
T_23_3_sp4_h_l_11
T_26_0_span4_vert_29
T_25_1_lc_trk_g0_5
T_25_1_input2_5
T_25_1_wire_bram/ram/RADDR_10

T_13_11_wire_logic_cluster/lc_2/out
T_8_11_sp12_h_l_0
T_20_11_sp12_h_l_0
T_23_11_sp4_h_l_5
T_26_7_sp4_v_t_46
T_23_7_sp4_h_l_5
T_26_3_sp4_v_t_40
T_23_3_sp4_h_l_11
T_25_3_lc_trk_g3_6
T_25_3_input2_5
T_25_3_wire_bram/ram/RADDR_10

T_13_11_wire_logic_cluster/lc_2/out
T_8_11_sp12_h_l_0
T_19_11_sp12_v_t_23
T_8_23_sp12_h_l_0
T_9_23_sp4_h_l_3
T_8_23_sp4_v_t_44
T_9_27_sp4_h_l_3
T_8_27_lc_trk_g0_3
T_8_27_input2_5
T_8_27_wire_bram/ram/RADDR_10

T_13_11_wire_logic_cluster/lc_2/out
T_8_11_sp12_h_l_0
T_20_11_sp12_h_l_0
T_23_11_sp4_h_l_5
T_26_7_sp4_v_t_46
T_23_7_sp4_h_l_5
T_26_3_sp4_v_t_40
T_25_5_lc_trk_g0_5
T_25_5_input2_5
T_25_5_wire_bram/ram/RADDR_10

T_13_11_wire_logic_cluster/lc_2/out
T_8_11_sp12_h_l_0
T_19_11_sp12_v_t_23
T_8_23_sp12_h_l_0
T_9_23_sp4_h_l_3
T_8_23_sp4_v_t_44
T_8_25_lc_trk_g2_1
T_8_25_input2_5
T_8_25_wire_bram/ram/RADDR_10

T_13_11_wire_logic_cluster/lc_2/out
T_8_11_sp12_h_l_0
T_20_11_sp12_h_l_0
T_23_11_sp4_h_l_5
T_26_11_sp4_v_t_40
T_26_15_sp4_v_t_45
T_25_17_lc_trk_g0_3
T_25_17_input2_5
T_25_17_wire_bram/ram/RADDR_10

T_13_11_wire_logic_cluster/lc_2/out
T_8_11_sp12_h_l_0
T_20_11_sp12_h_l_0
T_23_11_sp4_h_l_5
T_26_11_sp4_v_t_40
T_23_15_sp4_h_l_5
T_25_15_lc_trk_g3_0
T_25_15_input2_5
T_25_15_wire_bram/ram/RADDR_10

T_13_11_wire_logic_cluster/lc_2/out
T_8_11_sp12_h_l_0
T_20_11_sp12_h_l_0
T_23_11_sp4_h_l_5
T_26_7_sp4_v_t_46
T_23_7_sp4_h_l_5
T_25_7_lc_trk_g3_0
T_25_7_input2_5
T_25_7_wire_bram/ram/RADDR_10

T_13_11_wire_logic_cluster/lc_2/out
T_8_11_sp12_h_l_0
T_20_11_sp12_h_l_0
T_23_11_sp4_h_l_5
T_26_11_sp4_v_t_40
T_25_13_lc_trk_g0_5
T_25_13_input2_5
T_25_13_wire_bram/ram/RADDR_10

T_13_11_wire_logic_cluster/lc_2/out
T_8_11_sp12_h_l_0
T_20_11_sp12_h_l_0
T_23_11_sp4_h_l_5
T_26_7_sp4_v_t_46
T_25_9_lc_trk_g2_3
T_25_9_input2_5
T_25_9_wire_bram/ram/RADDR_10

T_13_11_wire_logic_cluster/lc_2/out
T_8_11_sp12_h_l_0
T_19_11_sp12_v_t_23
T_8_23_sp12_h_l_0
T_8_23_lc_trk_g0_3
T_8_23_input2_5
T_8_23_wire_bram/ram/RADDR_10

T_13_11_wire_logic_cluster/lc_2/out
T_8_11_sp12_h_l_0
T_20_11_sp12_h_l_0
T_23_11_sp4_h_l_5
T_25_11_lc_trk_g3_0
T_25_11_input2_5
T_25_11_wire_bram/ram/RADDR_10

T_13_11_wire_logic_cluster/lc_2/out
T_13_7_sp4_v_t_41
T_10_7_sp4_h_l_10
T_9_3_sp4_v_t_47
T_9_0_span4_vert_30
T_8_3_lc_trk_g1_6
T_8_3_input2_5
T_8_3_wire_bram/ram/RADDR_10

T_13_11_wire_logic_cluster/lc_2/out
T_13_7_sp4_v_t_41
T_10_7_sp4_h_l_10
T_9_3_sp4_v_t_47
T_9_0_span4_vert_30
T_8_1_lc_trk_g1_6
T_8_1_input2_5
T_8_1_wire_bram/ram/RADDR_10

T_13_11_wire_logic_cluster/lc_2/out
T_13_7_sp4_v_t_41
T_10_7_sp4_h_l_10
T_9_3_sp4_v_t_47
T_8_5_lc_trk_g0_1
T_8_5_input2_5
T_8_5_wire_bram/ram/RADDR_10

T_13_11_wire_logic_cluster/lc_2/out
T_13_7_sp4_v_t_41
T_10_7_sp4_h_l_10
T_6_7_sp4_h_l_6
T_8_7_lc_trk_g2_3
T_8_7_input2_5
T_8_7_wire_bram/ram/RADDR_10

End 

Net : this_vga_signals.M_hcounter_qZ0Z_8
T_7_17_wire_logic_cluster/lc_7/out
T_6_18_lc_trk_g0_7
T_6_18_wire_logic_cluster/lc_5/in_0

T_7_17_wire_logic_cluster/lc_7/out
T_6_17_lc_trk_g2_7
T_6_17_wire_logic_cluster/lc_5/in_0

T_7_17_wire_logic_cluster/lc_7/out
T_7_14_sp4_v_t_38
T_8_18_sp4_h_l_9
T_9_18_lc_trk_g3_1
T_9_18_wire_logic_cluster/lc_1/in_1

T_7_17_wire_logic_cluster/lc_7/out
T_7_15_sp4_v_t_43
T_4_19_sp4_h_l_6
T_5_19_lc_trk_g3_6
T_5_19_wire_logic_cluster/lc_6/in_1

T_7_17_wire_logic_cluster/lc_7/out
T_7_14_sp4_v_t_38
T_8_18_sp4_h_l_9
T_4_18_sp4_h_l_9
T_5_18_lc_trk_g3_1
T_5_18_wire_logic_cluster/lc_0/in_0

T_7_17_wire_logic_cluster/lc_7/out
T_7_17_lc_trk_g3_7
T_7_17_wire_logic_cluster/lc_7/in_1

T_7_17_wire_logic_cluster/lc_7/out
T_7_14_sp4_v_t_38
T_8_18_sp4_h_l_9
T_4_18_sp4_h_l_9
T_5_18_lc_trk_g3_1
T_5_18_wire_logic_cluster/lc_7/in_3

T_7_17_wire_logic_cluster/lc_7/out
T_7_17_sp4_h_l_3
T_6_17_sp4_v_t_38
T_5_20_lc_trk_g2_6
T_5_20_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.mult1_un68_sum_c3_2
T_6_18_wire_logic_cluster/lc_1/out
T_5_18_lc_trk_g2_1
T_5_18_wire_logic_cluster/lc_2/in_3

T_6_18_wire_logic_cluster/lc_1/out
T_5_17_lc_trk_g3_1
T_5_17_wire_logic_cluster/lc_1/in_1

End 

Net : M_this_vga_signals_address_0
T_6_17_wire_logic_cluster/lc_7/out
T_6_17_sp4_h_l_3
T_8_17_lc_trk_g3_6
T_8_17_input0_7
T_8_17_wire_bram/ram/RADDR_0

End 

Net : this_vga_signals.mult1_un61_sum_axbxc3_2_cascade_
T_6_18_wire_logic_cluster/lc_0/ltout
T_6_18_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.mult1_un89_sum_c3_1
T_5_17_wire_logic_cluster/lc_2/out
T_5_17_lc_trk_g0_2
T_5_17_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.M_hcounter_q_esr_RNI3L021_1Z0Z_9
T_6_18_wire_logic_cluster/lc_5/out
T_6_17_lc_trk_g0_5
T_6_17_wire_logic_cluster/lc_6/in_3

T_6_18_wire_logic_cluster/lc_5/out
T_6_17_lc_trk_g0_5
T_6_17_wire_logic_cluster/lc_3/in_0

T_6_18_wire_logic_cluster/lc_5/out
T_6_18_lc_trk_g2_5
T_6_18_wire_logic_cluster/lc_0/in_3

T_6_18_wire_logic_cluster/lc_5/out
T_6_17_lc_trk_g0_5
T_6_17_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.mult1_un61_sum_axbxc3_2_1_0
T_6_17_wire_logic_cluster/lc_6/out
T_6_18_lc_trk_g1_6
T_6_18_wire_logic_cluster/lc_0/in_1

T_6_17_wire_logic_cluster/lc_6/out
T_6_17_lc_trk_g3_6
T_6_17_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.mult1_un82_sum_c3_0
T_5_17_wire_logic_cluster/lc_6/out
T_5_17_lc_trk_g3_6
T_5_17_wire_logic_cluster/lc_2/in_3

T_5_17_wire_logic_cluster/lc_6/out
T_5_17_lc_trk_g3_6
T_5_17_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.mult1_un75_sum_axb1
T_5_18_wire_logic_cluster/lc_2/out
T_5_17_lc_trk_g1_2
T_5_17_wire_logic_cluster/lc_6/in_1

T_5_18_wire_logic_cluster/lc_2/out
T_5_17_lc_trk_g1_2
T_5_17_input_2_3
T_5_17_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.mult1_un89_sum_c3_0
T_5_17_wire_logic_cluster/lc_5/out
T_6_17_lc_trk_g1_5
T_6_17_wire_logic_cluster/lc_7/in_3

End 

Net : this_ppu.oam_cache.M_oam_cache_read_data_9
T_10_19_wire_logic_cluster/lc_7/out
T_11_20_lc_trk_g2_7
T_11_20_wire_logic_cluster/lc_2/in_3

End 

Net : this_ppu.M_oam_cache_read_data_i_9
T_11_20_wire_logic_cluster/lc_2/out
T_12_17_sp4_v_t_45
T_13_17_sp4_h_l_1
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_1/in_1

End 

Net : N_856_i
T_12_13_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_44
T_12_14_sp4_v_t_40
T_9_18_sp4_h_l_5
T_8_18_lc_trk_g0_5
T_8_18_wire_bram/ram/WDATA_1

End 

Net : this_ppu.oam_cache.M_oam_cache_read_data_12
T_11_19_wire_logic_cluster/lc_2/out
T_11_17_sp12_v_t_23
T_12_17_sp12_h_l_0
T_16_17_lc_trk_g1_3
T_16_17_wire_logic_cluster/lc_5/in_3

End 

Net : this_ppu.M_oam_cache_read_data_i_12
T_16_17_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g2_5
T_15_17_wire_logic_cluster/lc_4/in_1

End 

Net : this_vga_signals.M_hcounter_qZ0Z_7
T_7_17_wire_logic_cluster/lc_6/out
T_6_18_lc_trk_g0_6
T_6_18_wire_logic_cluster/lc_5/in_1

T_7_17_wire_logic_cluster/lc_6/out
T_6_17_lc_trk_g2_6
T_6_17_wire_logic_cluster/lc_5/in_1

T_7_17_wire_logic_cluster/lc_6/out
T_7_14_sp4_v_t_36
T_8_18_sp4_h_l_7
T_9_18_lc_trk_g3_7
T_9_18_wire_logic_cluster/lc_1/in_3

T_7_17_wire_logic_cluster/lc_6/out
T_7_15_sp4_v_t_41
T_4_19_sp4_h_l_4
T_5_19_lc_trk_g3_4
T_5_19_wire_logic_cluster/lc_6/in_3

T_7_17_wire_logic_cluster/lc_6/out
T_7_14_sp4_v_t_36
T_8_18_sp4_h_l_7
T_4_18_sp4_h_l_10
T_5_18_lc_trk_g3_2
T_5_18_wire_logic_cluster/lc_0/in_1

T_7_17_wire_logic_cluster/lc_6/out
T_7_17_lc_trk_g1_6
T_7_17_wire_logic_cluster/lc_6/in_1

T_7_17_wire_logic_cluster/lc_6/out
T_7_14_sp4_v_t_36
T_8_18_sp4_h_l_7
T_4_18_sp4_h_l_10
T_5_18_lc_trk_g3_2
T_5_18_wire_logic_cluster/lc_4/in_1

T_7_17_wire_logic_cluster/lc_6/out
T_7_14_sp4_v_t_36
T_8_18_sp4_h_l_7
T_4_18_sp4_h_l_10
T_5_18_lc_trk_g3_2
T_5_18_wire_logic_cluster/lc_6/in_1

T_7_17_wire_logic_cluster/lc_6/out
T_7_17_sp4_h_l_1
T_6_17_sp4_v_t_42
T_5_20_lc_trk_g3_2
T_5_20_wire_logic_cluster/lc_5/in_0

End 

Net : M_this_oam_ram_read_data_5
T_8_30_wire_bram/ram/RDATA_5
T_8_26_sp4_v_t_41
T_7_28_lc_trk_g0_4
T_7_28_wire_logic_cluster/lc_6/in_0

T_8_30_wire_bram/ram/RDATA_5
T_8_26_sp4_v_t_41
T_8_22_sp4_v_t_42
T_7_24_lc_trk_g0_7
T_7_24_wire_logic_cluster/lc_4/in_3

End 

Net : this_ppu.M_surface_y_qZ0Z_1
T_14_18_wire_logic_cluster/lc_2/out
T_14_17_sp4_v_t_36
T_11_21_sp4_h_l_1
T_7_21_sp4_h_l_1
T_9_21_lc_trk_g3_4
T_9_21_input_2_1
T_9_21_wire_logic_cluster/lc_1/in_2

T_14_18_wire_logic_cluster/lc_2/out
T_14_17_sp4_v_t_36
T_11_21_sp4_h_l_1
T_10_17_sp4_v_t_43
T_10_19_lc_trk_g2_6
T_10_19_wire_logic_cluster/lc_1/in_1

End 

Net : this_vga_signals.M_hcounter_qZ0Z_9
T_7_18_wire_logic_cluster/lc_0/out
T_6_18_lc_trk_g3_0
T_6_18_input_2_5
T_6_18_wire_logic_cluster/lc_5/in_2

T_7_18_wire_logic_cluster/lc_0/out
T_6_17_lc_trk_g3_0
T_6_17_input_2_5
T_6_17_wire_logic_cluster/lc_5/in_2

T_7_18_wire_logic_cluster/lc_0/out
T_7_18_sp4_h_l_5
T_9_18_lc_trk_g3_0
T_9_18_wire_logic_cluster/lc_0/in_1

T_7_18_wire_logic_cluster/lc_0/out
T_7_18_sp4_h_l_5
T_9_18_lc_trk_g3_0
T_9_18_wire_logic_cluster/lc_1/in_0

T_7_18_wire_logic_cluster/lc_0/out
T_7_18_sp4_h_l_5
T_3_18_sp4_h_l_8
T_6_18_sp4_v_t_36
T_5_19_lc_trk_g2_4
T_5_19_wire_logic_cluster/lc_6/in_0

T_7_18_wire_logic_cluster/lc_0/out
T_7_18_sp4_h_l_5
T_3_18_sp4_h_l_1
T_5_18_lc_trk_g2_4
T_5_18_input_2_0
T_5_18_wire_logic_cluster/lc_0/in_2

T_7_18_wire_logic_cluster/lc_0/out
T_7_18_lc_trk_g1_0
T_7_18_wire_logic_cluster/lc_0/in_1

T_7_18_wire_logic_cluster/lc_0/out
T_7_18_sp4_h_l_5
T_3_18_sp4_h_l_1
T_5_18_lc_trk_g2_4
T_5_18_wire_logic_cluster/lc_7/in_1

T_7_18_wire_logic_cluster/lc_0/out
T_7_18_sp4_h_l_5
T_3_18_sp4_h_l_8
T_6_18_sp4_v_t_36
T_5_20_lc_trk_g1_1
T_5_20_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_oam_ram_read_data_2
T_8_30_wire_bram/ram/RDATA_2
T_8_26_sp4_v_t_47
T_7_28_lc_trk_g0_1
T_7_28_wire_logic_cluster/lc_6/in_1

T_8_30_wire_bram/ram/RDATA_2
T_8_26_sp4_v_t_47
T_8_22_sp4_v_t_36
T_7_24_lc_trk_g1_1
T_7_24_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.if_m1_1
T_6_18_wire_logic_cluster/lc_7/out
T_6_18_lc_trk_g1_7
T_6_18_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.SUM_3
T_6_17_wire_logic_cluster/lc_5/out
T_6_18_lc_trk_g0_5
T_6_18_wire_logic_cluster/lc_6/in_3

T_6_17_wire_logic_cluster/lc_5/out
T_6_17_lc_trk_g2_5
T_6_17_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.mult1_un54_sum_c3_0_cascade_
T_6_18_wire_logic_cluster/lc_6/ltout
T_6_18_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.M_hcounter_qZ0Z_6
T_7_17_wire_logic_cluster/lc_5/out
T_6_18_lc_trk_g1_5
T_6_18_wire_logic_cluster/lc_5/in_3

T_7_17_wire_logic_cluster/lc_5/out
T_6_17_lc_trk_g3_5
T_6_17_wire_logic_cluster/lc_5/in_3

T_7_17_wire_logic_cluster/lc_5/out
T_6_17_lc_trk_g3_5
T_6_17_wire_logic_cluster/lc_6/in_0

T_7_17_wire_logic_cluster/lc_5/out
T_6_18_lc_trk_g1_5
T_6_18_wire_logic_cluster/lc_6/in_0

T_7_17_wire_logic_cluster/lc_5/out
T_6_17_sp4_h_l_2
T_9_17_sp4_v_t_39
T_9_18_lc_trk_g2_7
T_9_18_wire_logic_cluster/lc_0/in_3

T_7_17_wire_logic_cluster/lc_5/out
T_6_17_lc_trk_g3_5
T_6_17_wire_logic_cluster/lc_4/in_0

T_7_17_wire_logic_cluster/lc_5/out
T_6_17_sp4_h_l_2
T_5_17_sp4_v_t_45
T_5_18_lc_trk_g2_5
T_5_18_wire_logic_cluster/lc_0/in_3

T_7_17_wire_logic_cluster/lc_5/out
T_7_17_lc_trk_g1_5
T_7_17_wire_logic_cluster/lc_5/in_1

T_7_17_wire_logic_cluster/lc_5/out
T_6_17_sp4_h_l_2
T_5_17_sp4_v_t_45
T_5_18_lc_trk_g2_5
T_5_18_wire_logic_cluster/lc_4/in_3

T_7_17_wire_logic_cluster/lc_5/out
T_6_17_sp4_h_l_2
T_5_17_sp4_v_t_45
T_5_18_lc_trk_g2_5
T_5_18_wire_logic_cluster/lc_6/in_3

End 

Net : this_ppu.M_surface_y_qZ0Z_2
T_14_18_wire_logic_cluster/lc_3/out
T_14_9_sp12_v_t_22
T_3_21_sp12_h_l_1
T_9_21_lc_trk_g0_6
T_9_21_input_2_2
T_9_21_wire_logic_cluster/lc_2/in_2

T_14_18_wire_logic_cluster/lc_3/out
T_14_15_sp4_v_t_46
T_11_19_sp4_h_l_11
T_10_19_lc_trk_g0_3
T_10_19_wire_logic_cluster/lc_2/in_1

End 

Net : this_ppu.M_screen_y_q_esr_RNIN8AV8Z0Z_2
T_14_16_wire_logic_cluster/lc_0/out
T_15_16_sp4_h_l_0
T_14_16_sp4_v_t_43
T_14_18_lc_trk_g2_6
T_14_18_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_14_19_0_
T_14_19_wire_logic_cluster/carry_in_mux/cout
T_14_19_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_ppu_vga_is_drawing
T_14_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g1_4
T_14_16_wire_logic_cluster/lc_0/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g0_4
T_14_15_wire_logic_cluster/lc_3/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g0_4
T_14_15_wire_logic_cluster/lc_2/in_0

T_14_16_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g0_4
T_14_15_wire_logic_cluster/lc_7/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g1_4
T_14_16_wire_logic_cluster/lc_1/in_0

T_14_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g1_4
T_14_16_wire_logic_cluster/lc_6/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g1_4
T_14_16_wire_logic_cluster/lc_7/in_0

T_14_16_wire_logic_cluster/lc_4/out
T_14_15_sp4_v_t_40
T_14_18_lc_trk_g1_0
T_14_18_wire_logic_cluster/lc_0/in_1

T_14_16_wire_logic_cluster/lc_4/out
T_14_15_sp4_v_t_40
T_14_18_lc_trk_g0_0
T_14_18_input_2_0
T_14_18_wire_logic_cluster/lc_0/in_2

T_14_16_wire_logic_cluster/lc_4/out
T_14_12_sp4_v_t_45
T_14_14_lc_trk_g2_0
T_14_14_wire_logic_cluster/lc_6/in_0

T_14_16_wire_logic_cluster/lc_4/out
T_14_12_sp4_v_t_45
T_13_13_lc_trk_g3_5
T_13_13_wire_logic_cluster/lc_0/in_0

T_14_16_wire_logic_cluster/lc_4/out
T_14_15_sp4_v_t_40
T_14_19_lc_trk_g1_5
T_14_19_wire_logic_cluster/lc_0/in_0

T_14_16_wire_logic_cluster/lc_4/out
T_14_12_sp4_v_t_45
T_14_14_lc_trk_g2_0
T_14_14_wire_logic_cluster/lc_1/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_14_12_sp4_v_t_45
T_14_14_lc_trk_g2_0
T_14_14_wire_logic_cluster/lc_7/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_14_12_sp4_v_t_45
T_14_14_lc_trk_g2_0
T_14_14_wire_logic_cluster/lc_5/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_14_15_sp4_v_t_40
T_14_19_lc_trk_g1_5
T_14_19_wire_logic_cluster/lc_1/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_14_15_sp4_v_t_40
T_14_19_lc_trk_g1_5
T_14_19_wire_logic_cluster/lc_3/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g0_4
T_14_17_wire_logic_cluster/lc_2/in_0

End 

Net : this_start_data_delay.N_239_0
T_21_21_wire_logic_cluster/lc_6/out
T_21_20_lc_trk_g1_6
T_21_20_wire_logic_cluster/lc_2/in_1

T_21_21_wire_logic_cluster/lc_6/out
T_21_19_sp4_v_t_41
T_18_23_sp4_h_l_4
T_17_23_lc_trk_g1_4
T_17_23_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_state_qZ0Z_6
T_20_21_wire_logic_cluster/lc_0/out
T_21_21_lc_trk_g0_0
T_21_21_wire_logic_cluster/lc_6/in_0

T_20_21_wire_logic_cluster/lc_0/out
T_21_20_lc_trk_g3_0
T_21_20_wire_logic_cluster/lc_1/in_0

T_20_21_wire_logic_cluster/lc_0/out
T_17_21_sp12_h_l_0
T_5_21_sp12_h_l_0
T_13_21_lc_trk_g0_3
T_13_21_wire_logic_cluster/lc_2/in_3

T_20_21_wire_logic_cluster/lc_0/out
T_20_20_lc_trk_g0_0
T_20_20_wire_logic_cluster/lc_7/in_1

T_20_21_wire_logic_cluster/lc_0/out
T_20_21_lc_trk_g1_0
T_20_21_wire_logic_cluster/lc_0/in_3

End 

Net : dma_0
T_21_16_wire_logic_cluster/lc_2/out
T_19_16_sp4_h_l_1
T_15_16_sp4_h_l_9
T_14_16_lc_trk_g0_1
T_14_16_wire_logic_cluster/lc_4/in_1

T_21_16_wire_logic_cluster/lc_2/out
T_19_16_sp4_h_l_1
T_15_16_sp4_h_l_9
T_16_16_lc_trk_g2_1
T_16_16_wire_logic_cluster/lc_6/in_1

T_21_16_wire_logic_cluster/lc_2/out
T_21_6_sp12_v_t_23
T_10_6_sp12_h_l_0
T_11_6_sp4_h_l_3
T_10_6_sp4_v_t_44
T_10_7_lc_trk_g3_4
T_10_7_wire_logic_cluster/lc_3/in_0

T_21_16_wire_logic_cluster/lc_2/out
T_21_6_sp12_v_t_23
T_10_18_sp12_h_l_0
T_0_18_span12_horz_7
T_3_18_sp4_h_l_7
T_2_18_sp4_v_t_42
T_1_21_lc_trk_g3_2
T_1_21_wire_logic_cluster/lc_7/in_0

T_21_16_wire_logic_cluster/lc_2/out
T_16_16_sp12_h_l_0
T_15_4_sp12_v_t_23
T_4_4_sp12_h_l_0
T_0_4_span12_horz_19
T_0_4_lc_trk_g0_3
T_0_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : un20_i_a4_0_a2_2
T_21_20_wire_logic_cluster/lc_2/out
T_21_10_sp12_v_t_23
T_21_16_lc_trk_g2_4
T_21_16_wire_logic_cluster/lc_2/in_0

End 

Net : N_34_i
T_11_14_wire_logic_cluster/lc_1/out
T_10_14_sp4_h_l_10
T_9_14_sp4_v_t_47
T_8_18_lc_trk_g2_2
T_8_18_wire_bram/ram/WDATA_0

End 

Net : M_this_state_qZ0Z_9
T_15_20_wire_logic_cluster/lc_7/out
T_13_20_sp12_h_l_1
T_21_20_lc_trk_g1_2
T_21_20_wire_logic_cluster/lc_5/in_0

T_15_20_wire_logic_cluster/lc_7/out
T_15_20_sp4_h_l_3
T_18_16_sp4_v_t_44
T_19_16_sp4_h_l_2
T_21_16_lc_trk_g3_7
T_21_16_wire_logic_cluster/lc_5/in_1

T_15_20_wire_logic_cluster/lc_7/out
T_15_18_sp4_v_t_43
T_15_14_sp4_v_t_44
T_15_15_lc_trk_g3_4
T_15_15_wire_logic_cluster/lc_4/in_3

T_15_20_wire_logic_cluster/lc_7/out
T_13_20_sp12_h_l_1
T_20_20_lc_trk_g0_1
T_20_20_wire_logic_cluster/lc_0/in_1

T_15_20_wire_logic_cluster/lc_7/out
T_15_20_sp4_h_l_3
T_18_20_sp4_v_t_45
T_17_21_lc_trk_g3_5
T_17_21_wire_logic_cluster/lc_0/in_0

T_15_20_wire_logic_cluster/lc_7/out
T_15_20_sp4_h_l_3
T_18_16_sp4_v_t_44
T_18_12_sp4_v_t_37
T_17_15_lc_trk_g2_5
T_17_15_wire_logic_cluster/lc_1/in_0

T_15_20_wire_logic_cluster/lc_7/out
T_15_20_sp4_h_l_3
T_18_16_sp4_v_t_44
T_19_16_sp4_h_l_2
T_20_16_lc_trk_g2_2
T_20_16_wire_logic_cluster/lc_7/in_3

T_15_20_wire_logic_cluster/lc_7/out
T_15_15_sp12_v_t_22
T_16_15_sp12_h_l_1
T_21_15_lc_trk_g1_5
T_21_15_wire_logic_cluster/lc_3/in_3

T_15_20_wire_logic_cluster/lc_7/out
T_15_20_sp4_h_l_3
T_19_20_sp4_h_l_3
T_22_16_sp4_v_t_38
T_21_19_lc_trk_g2_6
T_21_19_wire_logic_cluster/lc_5/in_3

T_15_20_wire_logic_cluster/lc_7/out
T_15_15_sp12_v_t_22
T_16_15_sp12_h_l_1
T_20_15_lc_trk_g1_2
T_20_15_wire_logic_cluster/lc_4/in_3

T_15_20_wire_logic_cluster/lc_7/out
T_15_20_sp4_h_l_3
T_19_20_sp4_h_l_3
T_22_20_sp4_v_t_45
T_22_22_lc_trk_g3_0
T_22_22_wire_logic_cluster/lc_0/in_1

T_15_20_wire_logic_cluster/lc_7/out
T_13_20_sp12_h_l_1
T_21_20_lc_trk_g1_2
T_21_20_wire_logic_cluster/lc_4/in_1

T_15_20_wire_logic_cluster/lc_7/out
T_15_20_sp4_h_l_3
T_19_20_sp4_h_l_3
T_22_16_sp4_v_t_38
T_21_18_lc_trk_g0_3
T_21_18_wire_logic_cluster/lc_4/in_3

End 

Net : this_start_data_delay.un20_i_a4_0_a2_0_a2_2Z0Z_0
T_21_20_wire_logic_cluster/lc_5/out
T_21_16_sp4_v_t_47
T_22_16_sp4_h_l_3
T_21_16_lc_trk_g0_3
T_21_16_wire_logic_cluster/lc_1/in_0

End 

Net : dma_axb0_cascade_
T_21_16_wire_logic_cluster/lc_1/ltout
T_21_16_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_state_qZ0Z_4
T_21_21_wire_logic_cluster/lc_3/out
T_21_21_lc_trk_g0_3
T_21_21_wire_logic_cluster/lc_6/in_1

T_21_21_wire_logic_cluster/lc_3/out
T_21_20_sp4_v_t_38
T_18_20_sp4_h_l_9
T_14_20_sp4_h_l_9
T_16_20_lc_trk_g2_4
T_16_20_wire_logic_cluster/lc_3/in_3

T_21_21_wire_logic_cluster/lc_3/out
T_22_22_lc_trk_g2_3
T_22_22_wire_logic_cluster/lc_0/in_3

T_21_21_wire_logic_cluster/lc_3/out
T_21_21_lc_trk_g0_3
T_21_21_wire_logic_cluster/lc_3/in_0

End 

Net : M_this_state_qZ0Z_5
T_21_21_wire_logic_cluster/lc_5/out
T_21_21_lc_trk_g2_5
T_21_21_wire_logic_cluster/lc_6/in_3

T_21_21_wire_logic_cluster/lc_5/out
T_21_17_sp4_v_t_47
T_21_19_lc_trk_g3_2
T_21_19_wire_logic_cluster/lc_0/in_3

T_21_21_wire_logic_cluster/lc_5/out
T_21_19_sp4_v_t_39
T_18_23_sp4_h_l_7
T_19_23_lc_trk_g3_7
T_19_23_wire_logic_cluster/lc_3/in_3

T_21_21_wire_logic_cluster/lc_5/out
T_21_21_lc_trk_g2_5
T_21_21_wire_logic_cluster/lc_4/in_3

End 

Net : this_spr_ram.mem_out_bus6_2
T_8_24_wire_bram/ram/RDATA_3
T_0_24_span12_horz_0
T_12_12_sp12_v_t_23
T_12_15_lc_trk_g3_3
T_12_15_wire_logic_cluster/lc_3/in_3

End 

Net : this_ppu.offset_x_cry_6
T_15_17_wire_logic_cluster/lc_6/cout
T_15_17_wire_logic_cluster/lc_7/in_3

End 

Net : this_ppu.offset_x_7
T_15_17_wire_logic_cluster/lc_7/out
T_14_16_lc_trk_g3_7
T_14_16_wire_logic_cluster/lc_3/in_3

End 

Net : this_ppu.M_screen_y_q_RNICCMV8Z0Z_0
T_14_15_wire_logic_cluster/lc_3/out
T_14_14_sp4_v_t_38
T_14_18_lc_trk_g1_3
T_14_18_wire_logic_cluster/lc_1/in_1

End 

Net : M_this_state_qZ0Z_2
T_20_21_wire_logic_cluster/lc_6/out
T_21_21_lc_trk_g0_6
T_21_21_wire_logic_cluster/lc_7/in_3

T_20_21_wire_logic_cluster/lc_6/out
T_21_20_sp4_v_t_45
T_18_20_sp4_h_l_8
T_14_20_sp4_h_l_8
T_14_20_lc_trk_g1_5
T_14_20_wire_logic_cluster/lc_7/in_3

T_20_21_wire_logic_cluster/lc_6/out
T_21_21_lc_trk_g0_6
T_21_21_wire_logic_cluster/lc_1/in_3

T_20_21_wire_logic_cluster/lc_6/out
T_20_22_lc_trk_g1_6
T_20_22_wire_logic_cluster/lc_2/in_3

End 

Net : this_start_data_delay.N_420_3
T_21_21_wire_logic_cluster/lc_7/out
T_21_20_lc_trk_g1_7
T_21_20_wire_logic_cluster/lc_1/in_3

T_21_21_wire_logic_cluster/lc_7/out
T_21_22_lc_trk_g0_7
T_21_22_wire_logic_cluster/lc_4/in_3

End 

Net : un20_i_a4_0_a2_0_a2_1
T_21_20_wire_logic_cluster/lc_1/out
T_21_9_sp12_v_t_22
T_21_16_lc_trk_g3_2
T_21_16_wire_logic_cluster/lc_2/in_1

End 

Net : M_this_ppu_map_addr_5
T_14_18_wire_logic_cluster/lc_4/out
T_14_17_sp4_v_t_40
T_11_21_sp4_h_l_5
T_7_21_sp4_h_l_8
T_9_21_lc_trk_g2_5
T_9_21_input_2_3
T_9_21_wire_logic_cluster/lc_3/in_2

T_14_18_wire_logic_cluster/lc_4/out
T_15_18_sp12_h_l_0
T_26_18_sp12_v_t_23
T_26_20_sp4_v_t_43
T_26_24_sp4_v_t_43
T_25_27_lc_trk_g3_3
T_25_27_input0_2
T_25_27_wire_bram/ram/RADDR_5
T_25_25_upADDR_5
T_25_25_wire_bram/ram/RADDR_5

T_14_18_wire_logic_cluster/lc_4/out
T_15_18_sp12_h_l_0
T_26_18_sp12_v_t_23
T_26_20_sp4_v_t_43
T_26_24_sp4_v_t_43
T_25_27_lc_trk_g3_3
T_25_27_input0_2
T_25_27_wire_bram/ram/RADDR_5

End 

Net : this_ppu.offset_x_3
T_15_17_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g2_3
T_14_16_wire_logic_cluster/lc_2/in_1

End 

Net : this_ppu.offset_x_cry_2
T_15_17_wire_logic_cluster/lc_2/cout
T_15_17_wire_logic_cluster/lc_3/in_3

Net : this_ppu.M_pixel_cnt_q_RNO_0Z0Z_6
T_12_20_wire_logic_cluster/lc_6/out
T_12_18_sp4_v_t_41
T_9_18_sp4_h_l_4
T_11_18_lc_trk_g2_1
T_11_18_wire_logic_cluster/lc_2/in_3

End 

Net : this_ppu.un1_M_pixel_cnt_q_1_cry_5
T_12_20_wire_logic_cluster/lc_5/cout
T_12_20_wire_logic_cluster/lc_6/in_3

Net : this_ppu.M_state_q_RNISP3R6_0Z0Z_10
T_13_20_wire_logic_cluster/lc_4/out
T_12_20_lc_trk_g2_4
T_12_20_wire_logic_cluster/lc_1/in_1

End 

Net : this_ppu.N_783
T_13_20_wire_logic_cluster/lc_6/out
T_13_20_lc_trk_g3_6
T_13_20_wire_logic_cluster/lc_4/in_3

T_13_20_wire_logic_cluster/lc_6/out
T_13_20_lc_trk_g3_6
T_13_20_wire_logic_cluster/lc_2/in_3

T_13_20_wire_logic_cluster/lc_6/out
T_13_21_lc_trk_g1_6
T_13_21_wire_logic_cluster/lc_6/in_3

T_13_20_wire_logic_cluster/lc_6/out
T_12_21_lc_trk_g1_6
T_12_21_wire_logic_cluster/lc_2/in_3

T_13_20_wire_logic_cluster/lc_6/out
T_12_21_lc_trk_g1_6
T_12_21_wire_logic_cluster/lc_7/in_0

T_13_20_wire_logic_cluster/lc_6/out
T_13_20_lc_trk_g3_6
T_13_20_wire_logic_cluster/lc_3/in_0

T_13_20_wire_logic_cluster/lc_6/out
T_13_20_lc_trk_g3_6
T_13_20_wire_logic_cluster/lc_0/in_3

T_13_20_wire_logic_cluster/lc_6/out
T_12_19_lc_trk_g2_6
T_12_19_wire_logic_cluster/lc_1/in_3

T_13_20_wire_logic_cluster/lc_6/out
T_12_20_lc_trk_g2_6
T_12_20_wire_logic_cluster/lc_7/in_1

End 

Net : N_58_0
T_13_19_wire_logic_cluster/lc_2/out
T_13_20_lc_trk_g0_2
T_13_20_wire_logic_cluster/lc_5/in_3

T_13_19_wire_logic_cluster/lc_2/out
T_14_16_sp4_v_t_45
T_15_16_sp4_h_l_1
T_17_16_lc_trk_g2_4
T_17_16_wire_logic_cluster/lc_3/in_3

End 

Net : this_ppu.N_835_0_cascade_
T_13_20_wire_logic_cluster/lc_5/ltout
T_13_20_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.M_vcounter_qZ0Z_2
T_16_15_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g1_2
T_15_16_wire_logic_cluster/lc_1/in_0

T_16_15_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_37
T_17_18_sp4_v_t_38
T_17_21_lc_trk_g0_6
T_17_21_wire_logic_cluster/lc_7/in_1

T_16_15_wire_logic_cluster/lc_2/out
T_16_15_sp4_h_l_9
T_19_15_sp4_v_t_44
T_19_19_sp4_v_t_37
T_18_21_lc_trk_g1_0
T_18_21_wire_logic_cluster/lc_0/in_1

T_16_15_wire_logic_cluster/lc_2/out
T_16_15_sp4_h_l_9
T_19_15_sp4_v_t_44
T_20_19_sp4_h_l_3
T_19_19_lc_trk_g1_3
T_19_19_input_2_0
T_19_19_wire_logic_cluster/lc_0/in_2

T_16_15_wire_logic_cluster/lc_2/out
T_16_12_sp4_v_t_44
T_16_16_sp4_v_t_40
T_17_20_sp4_h_l_11
T_17_20_lc_trk_g1_6
T_17_20_wire_logic_cluster/lc_4/in_1

T_16_15_wire_logic_cluster/lc_2/out
T_16_12_sp4_v_t_44
T_16_16_sp4_v_t_40
T_16_19_lc_trk_g1_0
T_16_19_wire_logic_cluster/lc_3/in_0

T_16_15_wire_logic_cluster/lc_2/out
T_16_12_sp4_v_t_44
T_16_16_sp4_v_t_40
T_17_20_sp4_h_l_11
T_17_20_lc_trk_g1_6
T_17_20_wire_logic_cluster/lc_2/in_1

T_16_15_wire_logic_cluster/lc_2/out
T_16_12_sp4_v_t_44
T_16_16_sp4_v_t_40
T_16_19_lc_trk_g1_0
T_16_19_wire_logic_cluster/lc_5/in_0

T_16_15_wire_logic_cluster/lc_2/out
T_16_14_sp4_v_t_36
T_16_18_sp4_v_t_36
T_16_20_lc_trk_g2_1
T_16_20_wire_logic_cluster/lc_2/in_1

T_16_15_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_37
T_17_18_sp4_v_t_38
T_17_21_lc_trk_g0_6
T_17_21_wire_logic_cluster/lc_2/in_0

T_16_15_wire_logic_cluster/lc_2/out
T_16_15_sp4_h_l_9
T_16_15_lc_trk_g1_4
T_16_15_wire_logic_cluster/lc_2/in_1

T_16_15_wire_logic_cluster/lc_2/out
T_17_16_lc_trk_g3_2
T_17_16_input_2_1
T_17_16_wire_logic_cluster/lc_1/in_2

End 

Net : N_829_0_cascade_
T_13_19_wire_logic_cluster/lc_1/ltout
T_13_19_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.M_vcounter_d7lt8_0
T_15_16_wire_logic_cluster/lc_1/out
T_15_16_sp4_h_l_7
T_14_16_sp4_v_t_36
T_13_19_lc_trk_g2_4
T_13_19_wire_logic_cluster/lc_1/in_1

End 

Net : M_this_state_qZ0Z_3
T_20_21_wire_logic_cluster/lc_3/out
T_21_21_lc_trk_g1_3
T_21_21_wire_logic_cluster/lc_7/in_1

T_20_21_wire_logic_cluster/lc_3/out
T_21_20_lc_trk_g3_3
T_21_20_wire_logic_cluster/lc_5/in_3

T_20_21_wire_logic_cluster/lc_3/out
T_21_21_lc_trk_g1_3
T_21_21_wire_logic_cluster/lc_1/in_1

T_20_21_wire_logic_cluster/lc_3/out
T_20_21_lc_trk_g0_3
T_20_21_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.M_vcounter_qZ0Z_0
T_16_15_wire_logic_cluster/lc_0/out
T_15_16_lc_trk_g0_0
T_15_16_wire_logic_cluster/lc_1/in_1

T_16_15_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g3_0
T_16_15_wire_logic_cluster/lc_0/in_1

T_16_15_wire_logic_cluster/lc_0/out
T_17_15_sp4_h_l_0
T_16_15_sp4_v_t_37
T_16_19_lc_trk_g0_0
T_16_19_wire_logic_cluster/lc_1/in_1

End 

Net : M_this_state_qZ0Z_12
T_20_20_wire_logic_cluster/lc_7/out
T_21_19_lc_trk_g2_7
T_21_19_wire_logic_cluster/lc_3/in_0

T_20_20_wire_logic_cluster/lc_7/out
T_21_19_sp4_v_t_47
T_21_20_lc_trk_g3_7
T_21_20_wire_logic_cluster/lc_2/in_0

T_20_20_wire_logic_cluster/lc_7/out
T_21_19_sp4_v_t_47
T_21_20_lc_trk_g3_7
T_21_20_wire_logic_cluster/lc_6/in_0

T_20_20_wire_logic_cluster/lc_7/out
T_20_15_sp12_v_t_22
T_20_16_lc_trk_g2_6
T_20_16_wire_logic_cluster/lc_5/in_3

T_20_20_wire_logic_cluster/lc_7/out
T_20_20_lc_trk_g1_7
T_20_20_input_2_6
T_20_20_wire_logic_cluster/lc_6/in_2

T_20_20_wire_logic_cluster/lc_7/out
T_21_17_sp4_v_t_39
T_21_18_lc_trk_g2_7
T_21_18_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.M_vcounter_qZ0Z_3
T_16_15_wire_logic_cluster/lc_3/out
T_15_16_lc_trk_g0_3
T_15_16_input_2_1
T_15_16_wire_logic_cluster/lc_1/in_2

T_16_15_wire_logic_cluster/lc_3/out
T_16_15_sp4_h_l_11
T_15_15_sp4_v_t_40
T_16_19_sp4_h_l_5
T_18_19_lc_trk_g3_0
T_18_19_wire_logic_cluster/lc_3/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_16_15_sp4_h_l_11
T_15_15_sp4_v_t_40
T_16_19_sp4_h_l_5
T_18_19_lc_trk_g3_0
T_18_19_wire_logic_cluster/lc_1/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_17_14_sp4_v_t_39
T_17_18_sp4_v_t_47
T_17_21_lc_trk_g0_7
T_17_21_wire_logic_cluster/lc_7/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_16_15_sp4_h_l_11
T_15_15_sp4_v_t_40
T_16_19_sp4_h_l_5
T_19_19_sp4_v_t_40
T_18_20_lc_trk_g3_0
T_18_20_input_2_3
T_18_20_wire_logic_cluster/lc_3/in_2

T_16_15_wire_logic_cluster/lc_3/out
T_16_15_sp4_h_l_11
T_15_15_sp4_v_t_40
T_16_19_sp4_h_l_5
T_17_19_lc_trk_g3_5
T_17_19_wire_logic_cluster/lc_7/in_1

T_16_15_wire_logic_cluster/lc_3/out
T_16_15_sp4_h_l_11
T_15_15_sp4_v_t_40
T_16_19_sp4_h_l_5
T_19_19_sp4_v_t_40
T_18_20_lc_trk_g3_0
T_18_20_wire_logic_cluster/lc_2/in_1

T_16_15_wire_logic_cluster/lc_3/out
T_17_14_sp4_v_t_39
T_17_18_sp4_v_t_47
T_17_20_lc_trk_g3_2
T_17_20_input_2_5
T_17_20_wire_logic_cluster/lc_5/in_2

T_16_15_wire_logic_cluster/lc_3/out
T_16_15_sp4_h_l_11
T_15_15_sp4_v_t_40
T_16_19_sp4_h_l_5
T_17_19_lc_trk_g3_5
T_17_19_input_2_2
T_17_19_wire_logic_cluster/lc_2/in_2

T_16_15_wire_logic_cluster/lc_3/out
T_17_14_sp4_v_t_39
T_17_18_sp4_v_t_47
T_16_19_lc_trk_g3_7
T_16_19_wire_logic_cluster/lc_2/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_16_15_sp4_h_l_11
T_19_15_sp4_v_t_41
T_19_19_lc_trk_g1_4
T_19_19_wire_logic_cluster/lc_0/in_1

T_16_15_wire_logic_cluster/lc_3/out
T_17_12_sp4_v_t_47
T_17_16_sp4_v_t_36
T_17_20_lc_trk_g1_1
T_17_20_wire_logic_cluster/lc_4/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_17_14_sp4_v_t_39
T_18_18_sp4_h_l_8
T_18_18_lc_trk_g0_5
T_18_18_wire_logic_cluster/lc_1/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_17_12_sp4_v_t_47
T_17_16_sp4_v_t_36
T_17_20_lc_trk_g1_1
T_17_20_wire_logic_cluster/lc_2/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_17_14_sp4_v_t_39
T_17_18_sp4_v_t_47
T_16_19_lc_trk_g3_7
T_16_19_wire_logic_cluster/lc_5/in_3

T_16_15_wire_logic_cluster/lc_3/out
T_17_14_sp4_v_t_39
T_17_18_sp4_v_t_47
T_17_21_lc_trk_g0_7
T_17_21_wire_logic_cluster/lc_2/in_1

T_16_15_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g1_3
T_16_15_wire_logic_cluster/lc_3/in_1

T_16_15_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g1_3
T_16_16_wire_logic_cluster/lc_4/in_0

End 

Net : this_start_data_delay.un20_i_a4_0_a2_1Z0Z_3
T_21_19_wire_logic_cluster/lc_3/out
T_21_15_sp4_v_t_43
T_21_16_lc_trk_g3_3
T_21_16_wire_logic_cluster/lc_5/in_3

End 

Net : dma_axb3
T_21_16_wire_logic_cluster/lc_5/out
T_21_16_lc_trk_g2_5
T_21_16_wire_logic_cluster/lc_2/in_3

End 

Net : this_ppu.offset_x_5
T_15_17_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g3_5
T_14_16_wire_logic_cluster/lc_3/in_1

End 

Net : this_ppu.offset_x_cry_4
T_15_17_wire_logic_cluster/lc_4/cout
T_15_17_wire_logic_cluster/lc_5/in_3

Net : M_this_state_qZ0Z_11
T_21_18_wire_logic_cluster/lc_2/out
T_21_19_lc_trk_g0_2
T_21_19_wire_logic_cluster/lc_3/in_1

T_21_18_wire_logic_cluster/lc_2/out
T_21_17_sp4_v_t_36
T_21_20_lc_trk_g0_4
T_21_20_wire_logic_cluster/lc_1/in_1

T_21_18_wire_logic_cluster/lc_2/out
T_21_19_lc_trk_g0_2
T_21_19_wire_logic_cluster/lc_0/in_0

T_21_18_wire_logic_cluster/lc_2/out
T_21_8_sp12_v_t_23
T_10_20_sp12_h_l_0
T_14_20_lc_trk_g1_3
T_14_20_wire_logic_cluster/lc_1/in_3

T_21_18_wire_logic_cluster/lc_2/out
T_21_17_sp4_v_t_36
T_18_21_sp4_h_l_6
T_17_21_lc_trk_g1_6
T_17_21_wire_logic_cluster/lc_0/in_3

T_21_18_wire_logic_cluster/lc_2/out
T_21_18_lc_trk_g3_2
T_21_18_wire_logic_cluster/lc_2/in_3

T_21_18_wire_logic_cluster/lc_2/out
T_21_18_lc_trk_g2_2
T_21_18_wire_logic_cluster/lc_5/in_1

End 

Net : this_ppu.M_state_q_RNISP3R6_2Z0Z_10
T_13_20_wire_logic_cluster/lc_2/out
T_12_20_lc_trk_g3_2
T_12_20_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.M_vcounter_qZ0Z_1
T_16_15_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g1_1
T_15_16_wire_logic_cluster/lc_1/in_3

T_16_15_wire_logic_cluster/lc_1/out
T_16_12_sp12_v_t_22
T_16_20_lc_trk_g3_1
T_16_20_wire_logic_cluster/lc_2/in_0

T_16_15_wire_logic_cluster/lc_1/out
T_16_15_lc_trk_g3_1
T_16_15_wire_logic_cluster/lc_1/in_1

T_16_15_wire_logic_cluster/lc_1/out
T_16_12_sp12_v_t_22
T_16_19_lc_trk_g3_2
T_16_19_wire_logic_cluster/lc_1/in_0

T_16_15_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g0_1
T_16_16_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_state_qZ0Z_13
T_21_18_wire_logic_cluster/lc_0/out
T_21_19_lc_trk_g1_0
T_21_19_input_2_3
T_21_19_wire_logic_cluster/lc_3/in_2

T_21_18_wire_logic_cluster/lc_0/out
T_21_16_sp4_v_t_45
T_21_20_lc_trk_g0_0
T_21_20_input_2_2
T_21_20_wire_logic_cluster/lc_2/in_2

T_21_18_wire_logic_cluster/lc_0/out
T_21_16_sp4_v_t_45
T_21_20_sp4_v_t_46
T_18_24_sp4_h_l_4
T_14_24_sp4_h_l_4
T_13_20_sp4_v_t_41
T_13_22_lc_trk_g3_4
T_13_22_wire_logic_cluster/lc_2/in_3

T_21_18_wire_logic_cluster/lc_0/out
T_21_15_sp4_v_t_40
T_21_16_lc_trk_g3_0
T_21_16_input_2_1
T_21_16_wire_logic_cluster/lc_1/in_2

T_21_18_wire_logic_cluster/lc_0/out
T_21_16_sp4_v_t_45
T_21_20_sp4_v_t_46
T_18_24_sp4_h_l_4
T_17_20_sp4_v_t_44
T_17_21_lc_trk_g3_4
T_17_21_wire_logic_cluster/lc_0/in_1

T_21_18_wire_logic_cluster/lc_0/out
T_21_16_sp4_v_t_45
T_21_20_sp4_v_t_46
T_18_24_sp4_h_l_4
T_14_24_sp4_h_l_4
T_13_24_lc_trk_g1_4
T_13_24_wire_logic_cluster/lc_4/in_3

T_21_18_wire_logic_cluster/lc_0/out
T_21_16_sp4_v_t_45
T_20_20_lc_trk_g2_0
T_20_20_wire_logic_cluster/lc_7/in_3

T_21_18_wire_logic_cluster/lc_0/out
T_21_18_lc_trk_g1_0
T_21_18_wire_logic_cluster/lc_0/in_1

T_21_18_wire_logic_cluster/lc_0/out
T_21_18_lc_trk_g1_0
T_21_18_wire_logic_cluster/lc_5/in_0

End 

Net : this_ppu.N_932_0
T_9_20_wire_logic_cluster/lc_3/out
T_9_20_lc_trk_g2_3
T_9_20_wire_logic_cluster/lc_6/in_1

End 

Net : this_ppu.un1_M_surface_y_d_cry_5
T_14_18_wire_logic_cluster/lc_6/cout
T_14_18_wire_logic_cluster/lc_7/in_3

Net : this_ppu.offset_x_4
T_15_17_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g3_4
T_14_16_wire_logic_cluster/lc_3/in_0

End 

Net : this_ppu.offset_x_cry_3
T_15_17_wire_logic_cluster/lc_3/cout
T_15_17_wire_logic_cluster/lc_4/in_3

Net : M_this_state_qZ0Z_10
T_22_20_wire_logic_cluster/lc_5/out
T_21_19_lc_trk_g3_5
T_21_19_wire_logic_cluster/lc_3/in_3

T_22_20_wire_logic_cluster/lc_5/out
T_21_20_lc_trk_g2_5
T_21_20_wire_logic_cluster/lc_0/in_1

T_22_20_wire_logic_cluster/lc_5/out
T_22_16_sp4_v_t_47
T_21_18_lc_trk_g0_1
T_21_18_wire_logic_cluster/lc_2/in_1

T_22_20_wire_logic_cluster/lc_5/out
T_22_20_lc_trk_g1_5
T_22_20_input_2_4
T_22_20_wire_logic_cluster/lc_4/in_2

End 

Net : this_ppu.oam_cache.M_oam_cache_read_data_13
T_11_19_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g2_1
T_12_18_wire_logic_cluster/lc_2/in_3

End 

Net : this_ppu.M_oam_cache_read_data_i_13
T_12_18_wire_logic_cluster/lc_2/out
T_12_17_sp4_v_t_36
T_13_17_sp4_h_l_6
T_15_17_lc_trk_g3_3
T_15_17_wire_logic_cluster/lc_5/in_1

End 

Net : this_spr_ram.mem_radregZ0Z_13
T_13_10_wire_logic_cluster/lc_5/out
T_14_10_sp4_h_l_10
T_13_10_sp4_v_t_41
T_13_14_sp4_v_t_41
T_13_15_lc_trk_g2_1
T_13_15_wire_logic_cluster/lc_4/in_3

T_13_10_wire_logic_cluster/lc_5/out
T_13_11_lc_trk_g0_5
T_13_11_wire_logic_cluster/lc_7/in_0

T_13_10_wire_logic_cluster/lc_5/out
T_12_11_lc_trk_g1_5
T_12_11_wire_logic_cluster/lc_6/in_0

T_13_10_wire_logic_cluster/lc_5/out
T_13_9_lc_trk_g1_5
T_13_9_wire_logic_cluster/lc_2/in_0

T_13_10_wire_logic_cluster/lc_5/out
T_14_10_sp4_h_l_10
T_13_10_sp4_v_t_41
T_13_14_sp4_v_t_41
T_12_15_lc_trk_g3_1
T_12_15_wire_logic_cluster/lc_2/in_0

T_13_10_wire_logic_cluster/lc_5/out
T_14_10_sp4_h_l_10
T_13_10_sp4_v_t_41
T_12_14_lc_trk_g1_4
T_12_14_wire_logic_cluster/lc_3/in_0

T_13_10_wire_logic_cluster/lc_5/out
T_14_10_sp4_h_l_10
T_13_10_sp4_v_t_41
T_13_14_sp4_v_t_41
T_12_15_lc_trk_g3_1
T_12_15_wire_logic_cluster/lc_1/in_3

T_13_10_wire_logic_cluster/lc_5/out
T_12_11_lc_trk_g1_5
T_12_11_wire_logic_cluster/lc_2/in_0

T_13_10_wire_logic_cluster/lc_5/out
T_13_9_lc_trk_g0_5
T_13_9_wire_logic_cluster/lc_5/in_0

T_13_10_wire_logic_cluster/lc_5/out
T_14_10_sp4_h_l_10
T_13_10_sp4_v_t_41
T_13_14_sp4_v_t_41
T_12_15_lc_trk_g3_1
T_12_15_wire_logic_cluster/lc_3/in_1

T_13_10_wire_logic_cluster/lc_5/out
T_12_9_lc_trk_g3_5
T_12_9_wire_logic_cluster/lc_4/in_0

T_13_10_wire_logic_cluster/lc_5/out
T_14_10_sp4_h_l_10
T_13_10_sp4_v_t_41
T_12_13_lc_trk_g3_1
T_12_13_wire_logic_cluster/lc_3/in_3

T_13_10_wire_logic_cluster/lc_5/out
T_13_9_lc_trk_g0_5
T_13_9_wire_logic_cluster/lc_0/in_3

T_13_10_wire_logic_cluster/lc_5/out
T_13_9_lc_trk_g0_5
T_13_9_wire_logic_cluster/lc_4/in_3

T_13_10_wire_logic_cluster/lc_5/out
T_12_10_lc_trk_g3_5
T_12_10_wire_logic_cluster/lc_6/in_0

T_13_10_wire_logic_cluster/lc_5/out
T_12_10_lc_trk_g3_5
T_12_10_wire_logic_cluster/lc_5/in_3

End 

Net : this_ppu.M_oam_cache_read_data_8
T_16_18_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g3_4
T_15_17_wire_logic_cluster/lc_0/in_3

T_16_18_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_44
T_14_14_sp4_h_l_3
T_13_10_sp4_v_t_45
T_13_11_lc_trk_g3_5
T_13_11_input_2_4
T_13_11_wire_logic_cluster/lc_4/in_2

End 

Net : this_ppu.M_oam_cache_read_data_i_8
T_15_17_wire_logic_cluster/lc_0/out
T_15_17_lc_trk_g3_0
T_15_17_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.SUM_3_cascade_
T_6_17_wire_logic_cluster/lc_5/ltout
T_6_17_wire_logic_cluster/lc_6/in_2

End 

Net : this_ppu.M_state_q_RNISP3R6_3Z0Z_10
T_13_21_wire_logic_cluster/lc_6/out
T_12_20_lc_trk_g3_6
T_12_20_input_2_3
T_12_20_wire_logic_cluster/lc_3/in_2

End 

Net : this_ppu.un1_M_surface_y_d_cry_4
T_14_18_wire_logic_cluster/lc_5/cout
T_14_18_wire_logic_cluster/lc_6/in_3

Net : G_462
T_10_18_wire_logic_cluster/lc_7/out
T_10_15_sp4_v_t_38
T_7_19_sp4_h_l_8
T_6_19_lc_trk_g1_0
T_6_19_wire_logic_cluster/lc_2/in_3

T_10_18_wire_logic_cluster/lc_7/out
T_10_18_sp4_h_l_3
T_9_18_lc_trk_g1_3
T_9_18_wire_logic_cluster/lc_3/in_3

T_10_18_wire_logic_cluster/lc_7/out
T_10_18_sp4_h_l_3
T_9_18_lc_trk_g1_3
T_9_18_wire_logic_cluster/lc_5/in_3

T_10_18_wire_logic_cluster/lc_7/out
T_9_17_lc_trk_g2_7
T_9_17_wire_logic_cluster/lc_6/in_3

T_10_18_wire_logic_cluster/lc_7/out
T_9_17_lc_trk_g2_7
T_9_17_wire_logic_cluster/lc_4/in_3

T_10_18_wire_logic_cluster/lc_7/out
T_9_19_lc_trk_g0_7
T_9_19_wire_logic_cluster/lc_4/in_3

T_10_18_wire_logic_cluster/lc_7/out
T_9_17_lc_trk_g2_7
T_9_17_wire_logic_cluster/lc_2/in_3

End 

Net : N_3_0
T_10_18_wire_logic_cluster/lc_0/out
T_10_18_lc_trk_g2_0
T_10_18_wire_logic_cluster/lc_7/in_3

T_10_18_wire_logic_cluster/lc_0/out
T_10_18_lc_trk_g2_0
T_10_18_wire_logic_cluster/lc_2/in_0

End 

Net : this_start_data_delay.N_242_0
T_21_19_wire_logic_cluster/lc_0/out
T_21_15_sp4_v_t_37
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_1/in_1

T_21_19_wire_logic_cluster/lc_0/out
T_22_20_lc_trk_g3_0
T_22_20_wire_logic_cluster/lc_4/in_1

T_21_19_wire_logic_cluster/lc_0/out
T_22_20_lc_trk_g3_0
T_22_20_wire_logic_cluster/lc_5/in_0

End 

Net : this_ppu.M_screen_y_q_esr_RNIO9AV8Z0Z_3
T_14_15_wire_logic_cluster/lc_2/out
T_14_14_sp4_v_t_36
T_14_18_lc_trk_g0_1
T_14_18_wire_logic_cluster/lc_4/in_1

End 

Net : this_ppu.un3_M_screen_y_d_0_c2
T_14_15_wire_logic_cluster/lc_7/out
T_13_15_lc_trk_g3_7
T_13_15_wire_logic_cluster/lc_1/in_3

T_14_15_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g1_7
T_14_14_wire_logic_cluster/lc_1/in_1

End 

Net : this_ppu.un3_M_screen_y_d_0_c6
T_13_15_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g2_2
T_14_14_wire_logic_cluster/lc_5/in_1

T_13_15_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g3_2
T_14_14_wire_logic_cluster/lc_6/in_3

End 

Net : this_ppu.un3_M_screen_y_d_0_c4_cascade_
T_13_15_wire_logic_cluster/lc_1/ltout
T_13_15_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.M_hcounter_q_esr_RNI3L021_1Z0Z_9_cascade_
T_6_18_wire_logic_cluster/lc_5/ltout
T_6_18_wire_logic_cluster/lc_6/in_2

End 

Net : this_ppu.M_state_q_RNISP3R6_1Z0Z_10
T_12_21_wire_logic_cluster/lc_2/out
T_12_20_lc_trk_g1_2
T_12_20_wire_logic_cluster/lc_4/in_1

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_8
T_16_16_wire_logic_cluster/lc_0/cout
T_16_16_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.M_hcounter_d7_0
T_9_18_wire_logic_cluster/lc_1/out
T_9_15_sp12_v_t_22
T_10_15_sp12_h_l_1
T_16_15_lc_trk_g0_6
T_16_15_input_2_0
T_16_15_wire_logic_cluster/lc_0/in_2

T_9_18_wire_logic_cluster/lc_1/out
T_9_15_sp12_v_t_22
T_10_15_sp12_h_l_1
T_17_15_lc_trk_g0_1
T_17_15_wire_logic_cluster/lc_6/in_1

T_9_18_wire_logic_cluster/lc_1/out
T_10_18_lc_trk_g1_1
T_10_18_wire_logic_cluster/lc_3/in_3

T_9_18_wire_logic_cluster/lc_1/out
T_10_18_lc_trk_g1_1
T_10_18_wire_logic_cluster/lc_4/in_0

T_9_18_wire_logic_cluster/lc_1/out
T_10_18_lc_trk_g1_1
T_10_18_wire_logic_cluster/lc_6/in_0

T_9_18_wire_logic_cluster/lc_1/out
T_9_18_sp4_h_l_7
T_11_18_lc_trk_g3_2
T_11_18_wire_logic_cluster/lc_4/in_3

T_9_18_wire_logic_cluster/lc_1/out
T_9_18_sp4_h_l_7
T_13_18_sp4_h_l_3
T_12_18_lc_trk_g0_3
T_12_18_wire_logic_cluster/lc_0/in_3

T_9_18_wire_logic_cluster/lc_1/out
T_9_15_sp12_v_t_22
T_10_15_sp12_h_l_1
T_16_15_lc_trk_g1_6
T_16_15_wire_logic_cluster/lc_0/in_3

T_9_18_wire_logic_cluster/lc_1/out
T_9_18_sp4_h_l_7
T_13_18_sp4_h_l_3
T_12_18_lc_trk_g0_3
T_12_18_wire_logic_cluster/lc_1/in_0

T_9_18_wire_logic_cluster/lc_1/out
T_9_18_sp4_h_l_7
T_8_18_sp4_v_t_42
T_7_19_lc_trk_g3_2
T_7_19_wire_logic_cluster/lc_0/in_3

T_9_18_wire_logic_cluster/lc_1/out
T_9_18_sp4_h_l_7
T_13_18_sp4_h_l_3
T_12_18_lc_trk_g0_3
T_12_18_wire_logic_cluster/lc_6/in_3

T_9_18_wire_logic_cluster/lc_1/out
T_9_19_lc_trk_g1_1
T_9_19_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.M_hcounter_d7lt7_0
T_9_17_wire_logic_cluster/lc_1/out
T_9_18_lc_trk_g1_1
T_9_18_input_2_0
T_9_18_wire_logic_cluster/lc_0/in_2

End 

Net : this_vga_signals.M_hcounter_qZ0Z_2
T_7_17_wire_logic_cluster/lc_1/out
T_7_17_sp4_h_l_7
T_9_17_lc_trk_g3_2
T_9_17_wire_logic_cluster/lc_0/in_3

T_7_17_wire_logic_cluster/lc_1/out
T_6_17_lc_trk_g3_1
T_6_17_wire_logic_cluster/lc_1/in_1

T_7_17_wire_logic_cluster/lc_1/out
T_7_17_sp4_h_l_7
T_3_17_sp4_h_l_7
T_5_17_lc_trk_g2_2
T_5_17_wire_logic_cluster/lc_6/in_0

T_7_17_wire_logic_cluster/lc_1/out
T_7_17_sp4_h_l_7
T_3_17_sp4_h_l_7
T_5_17_lc_trk_g3_2
T_5_17_wire_logic_cluster/lc_1/in_0

T_7_17_wire_logic_cluster/lc_1/out
T_7_17_sp4_h_l_7
T_3_17_sp4_h_l_7
T_5_17_lc_trk_g2_2
T_5_17_wire_logic_cluster/lc_3/in_3

T_7_17_wire_logic_cluster/lc_1/out
T_7_17_sp4_h_l_7
T_3_17_sp4_h_l_7
T_5_17_lc_trk_g3_2
T_5_17_input_2_5
T_5_17_wire_logic_cluster/lc_5/in_2

T_7_17_wire_logic_cluster/lc_1/out
T_7_17_sp4_h_l_7
T_7_17_lc_trk_g0_2
T_7_17_wire_logic_cluster/lc_1/in_1

T_7_17_wire_logic_cluster/lc_1/out
T_7_17_sp4_h_l_7
T_3_17_sp4_h_l_10
T_6_17_sp4_v_t_47
T_5_18_lc_trk_g3_7
T_5_18_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.un2_hsynclto3_1_cascade_
T_9_17_wire_logic_cluster/lc_0/ltout
T_9_17_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.N_864_cascade_
T_9_18_wire_logic_cluster/lc_0/ltout
T_9_18_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_8_c_RNITKTHZ0
T_16_16_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_43
T_18_17_sp4_h_l_0
T_21_13_sp4_v_t_43
T_21_17_lc_trk_g0_6
T_21_17_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_43
T_18_17_sp4_h_l_0
T_20_17_lc_trk_g2_5
T_20_17_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.M_hcounter_qZ0Z_3
T_7_17_wire_logic_cluster/lc_2/out
T_7_17_sp4_h_l_9
T_9_17_lc_trk_g3_4
T_9_17_wire_logic_cluster/lc_0/in_1

T_7_17_wire_logic_cluster/lc_2/out
T_6_18_lc_trk_g1_2
T_6_18_wire_logic_cluster/lc_1/in_0

T_7_17_wire_logic_cluster/lc_2/out
T_7_17_sp4_h_l_9
T_6_17_sp4_v_t_44
T_5_18_lc_trk_g3_4
T_5_18_wire_logic_cluster/lc_2/in_1

T_7_17_wire_logic_cluster/lc_2/out
T_7_17_sp4_h_l_9
T_6_17_lc_trk_g0_1
T_6_17_wire_logic_cluster/lc_1/in_0

T_7_17_wire_logic_cluster/lc_2/out
T_7_17_sp4_h_l_9
T_6_17_sp4_v_t_44
T_5_18_lc_trk_g3_4
T_5_18_input_2_3
T_5_18_wire_logic_cluster/lc_3/in_2

T_7_17_wire_logic_cluster/lc_2/out
T_7_17_sp4_h_l_9
T_3_17_sp4_h_l_0
T_5_17_lc_trk_g2_5
T_5_17_input_2_1
T_5_17_wire_logic_cluster/lc_1/in_2

T_7_17_wire_logic_cluster/lc_2/out
T_7_17_sp4_h_l_9
T_7_17_lc_trk_g1_4
T_7_17_wire_logic_cluster/lc_2/in_1

T_7_17_wire_logic_cluster/lc_2/out
T_7_17_sp4_h_l_9
T_6_17_sp4_v_t_44
T_5_18_lc_trk_g3_4
T_5_18_input_2_5
T_5_18_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_state_qZ0Z_1
T_20_20_wire_logic_cluster/lc_2/out
T_21_20_lc_trk_g0_2
T_21_20_wire_logic_cluster/lc_5/in_1

T_20_20_wire_logic_cluster/lc_2/out
T_21_19_sp4_v_t_37
T_21_22_lc_trk_g0_5
T_21_22_wire_logic_cluster/lc_4/in_1

T_20_20_wire_logic_cluster/lc_2/out
T_15_20_sp12_h_l_0
T_14_20_sp12_v_t_23
T_14_22_lc_trk_g3_4
T_14_22_wire_logic_cluster/lc_0/in_3

T_20_20_wire_logic_cluster/lc_2/out
T_18_20_sp4_h_l_1
T_17_20_sp4_v_t_36
T_16_22_lc_trk_g1_1
T_16_22_wire_logic_cluster/lc_6/in_0

T_20_20_wire_logic_cluster/lc_2/out
T_18_20_sp4_h_l_1
T_20_20_lc_trk_g3_4
T_20_20_input_2_1
T_20_20_wire_logic_cluster/lc_1/in_2

T_20_20_wire_logic_cluster/lc_2/out
T_18_20_sp4_h_l_1
T_17_20_sp4_v_t_36
T_16_22_lc_trk_g1_1
T_16_22_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.if_m7_0_o4_1_ns_1_1_cascade_
T_6_17_wire_logic_cluster/lc_3/ltout
T_6_17_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.if_m7_0_o4_1_ns_1
T_6_17_wire_logic_cluster/lc_4/out
T_6_17_lc_trk_g0_4
T_6_17_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.mult1_un82_sum_axbxc3_1_2
T_5_18_wire_logic_cluster/lc_3/out
T_5_17_lc_trk_g1_3
T_5_17_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.mult1_un75_sum_axbxc3
T_6_17_wire_logic_cluster/lc_1/out
T_5_18_lc_trk_g1_1
T_5_18_wire_logic_cluster/lc_3/in_3

T_6_17_wire_logic_cluster/lc_1/out
T_5_17_lc_trk_g2_1
T_5_17_wire_logic_cluster/lc_6/in_3

T_6_17_wire_logic_cluster/lc_1/out
T_5_17_lc_trk_g2_1
T_5_17_wire_logic_cluster/lc_3/in_0

T_6_17_wire_logic_cluster/lc_1/out
T_5_17_lc_trk_g2_1
T_5_17_wire_logic_cluster/lc_5/in_0

End 

Net : this_vga_signals.mult1_un82_sum_axbxc3_1_cascade_
T_5_17_wire_logic_cluster/lc_1/ltout
T_5_17_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_ppu_map_addr_6
T_14_18_wire_logic_cluster/lc_5/out
T_14_17_sp4_v_t_42
T_11_21_sp4_h_l_0
T_7_21_sp4_h_l_3
T_9_21_lc_trk_g2_6
T_9_21_input_2_4
T_9_21_wire_logic_cluster/lc_4/in_2

T_14_18_wire_logic_cluster/lc_5/out
T_14_18_sp12_h_l_1
T_25_18_sp12_v_t_22
T_25_27_lc_trk_g3_6
T_25_27_input0_1
T_25_27_wire_bram/ram/RADDR_6
T_25_25_upADDR_6
T_25_25_wire_bram/ram/RADDR_6

T_14_18_wire_logic_cluster/lc_5/out
T_14_18_sp12_h_l_1
T_25_18_sp12_v_t_22
T_25_27_lc_trk_g3_6
T_25_27_input0_1
T_25_27_wire_bram/ram/RADDR_6

End 

Net : M_this_ppu_map_addr_0
T_13_16_wire_logic_cluster/lc_4/out
T_14_16_sp12_h_l_0
T_17_16_sp4_h_l_5
T_16_16_sp4_v_t_46
T_15_17_lc_trk_g3_6
T_15_17_input_2_3
T_15_17_wire_logic_cluster/lc_3/in_2

T_13_16_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g1_4
T_13_17_wire_logic_cluster/lc_7/in_0

T_13_16_wire_logic_cluster/lc_4/out
T_14_16_sp12_h_l_0
T_25_16_sp12_v_t_23
T_25_27_lc_trk_g2_3
T_25_27_input0_7
T_25_27_wire_bram/ram/RADDR_0
T_25_25_upADDR_0
T_25_25_wire_bram/ram/RADDR_0

T_13_16_wire_logic_cluster/lc_4/out
T_14_16_sp12_h_l_0
T_25_16_sp12_v_t_23
T_25_27_lc_trk_g2_3
T_25_27_input0_7
T_25_27_wire_bram/ram/RADDR_0

T_13_16_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g1_4
T_13_17_wire_logic_cluster/lc_1/in_0

T_13_16_wire_logic_cluster/lc_4/out
T_13_16_lc_trk_g1_4
T_13_16_wire_logic_cluster/lc_0/in_3

T_13_16_wire_logic_cluster/lc_4/out
T_13_16_lc_trk_g1_4
T_13_16_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.mult1_un75_sum_axbxc3_1_cascade_
T_6_17_wire_logic_cluster/lc_0/ltout
T_6_17_wire_logic_cluster/lc_1/in_2

End 

Net : this_ppu.un1_M_surface_y_d_cry_3
T_14_18_wire_logic_cluster/lc_4/cout
T_14_18_wire_logic_cluster/lc_5/in_3

Net : this_vga_signals.mult1_un89_sum_axbxc3_1
T_5_17_wire_logic_cluster/lc_4/out
T_6_17_lc_trk_g1_4
T_6_17_wire_logic_cluster/lc_7/in_0

End 

Net : this_ppu.M_screen_y_q_esr_RNIPAAV8Z0Z_4
T_14_16_wire_logic_cluster/lc_1/out
T_14_14_sp4_v_t_47
T_14_18_lc_trk_g0_2
T_14_18_wire_logic_cluster/lc_5/in_1

End 

Net : this_ppu.un3_M_screen_y_d_0_c4
T_13_15_wire_logic_cluster/lc_1/out
T_13_12_sp4_v_t_42
T_13_13_lc_trk_g3_2
T_13_13_wire_logic_cluster/lc_0/in_3

T_13_15_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g3_1
T_14_14_wire_logic_cluster/lc_7/in_1

End 

Net : this_ppu.M_state_q_RNISP3R6Z0Z_10
T_12_21_wire_logic_cluster/lc_7/out
T_12_20_lc_trk_g1_7
T_12_20_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_vga_signals_address_2
T_6_17_wire_logic_cluster/lc_2/out
T_6_17_sp4_h_l_9
T_8_17_lc_trk_g3_4
T_8_17_input0_5
T_8_17_wire_bram/ram/RADDR_2

End 

Net : this_ppu.un1_M_pixel_cnt_q_1_cry_0_0_c_RNOZ0
T_13_20_wire_logic_cluster/lc_7/out
T_12_20_lc_trk_g2_7
T_12_20_wire_logic_cluster/lc_0/in_1

End 

Net : this_ppu.N_783_cascade_
T_13_20_wire_logic_cluster/lc_6/ltout
T_13_20_wire_logic_cluster/lc_7/in_2

End 

Net : N_52_0
T_12_18_wire_logic_cluster/lc_7/out
T_13_17_sp4_v_t_47
T_13_20_lc_trk_g1_7
T_13_20_wire_logic_cluster/lc_5/in_1

T_12_18_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g3_7
T_13_19_wire_logic_cluster/lc_3/in_3

T_12_18_wire_logic_cluster/lc_7/out
T_13_17_sp4_v_t_47
T_14_17_sp4_h_l_3
T_17_13_sp4_v_t_44
T_17_16_lc_trk_g0_4
T_17_16_wire_logic_cluster/lc_3/in_1

End 

Net : this_ppu.M_pixel_cnt_q_RNO_0Z0Z_7
T_12_20_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g2_7
T_13_19_wire_logic_cluster/lc_4/in_3

End 

Net : this_ppu.un1_M_pixel_cnt_q_1_cry_6
T_12_20_wire_logic_cluster/lc_6/cout
T_12_20_wire_logic_cluster/lc_7/in_3

End 

Net : this_ppu.un1_M_surface_y_d_cry_2
T_14_18_wire_logic_cluster/lc_3/cout
T_14_18_wire_logic_cluster/lc_4/in_3

Net : this_start_data_delay.N_245_0_cascade_
T_21_20_wire_logic_cluster/lc_0/ltout
T_21_20_wire_logic_cluster/lc_1/in_2

End 

Net : M_this_state_qZ0Z_7
T_21_20_wire_logic_cluster/lc_4/out
T_21_20_lc_trk_g1_4
T_21_20_wire_logic_cluster/lc_0/in_3

T_21_20_wire_logic_cluster/lc_4/out
T_21_20_lc_trk_g1_4
T_21_20_wire_logic_cluster/lc_2/in_3

T_21_20_wire_logic_cluster/lc_4/out
T_21_12_sp12_v_t_23
T_21_16_lc_trk_g2_0
T_21_16_wire_logic_cluster/lc_1/in_3

T_21_20_wire_logic_cluster/lc_4/out
T_21_20_lc_trk_g1_4
T_21_20_wire_logic_cluster/lc_3/in_0

T_21_20_wire_logic_cluster/lc_4/out
T_21_20_lc_trk_g1_4
T_21_20_wire_logic_cluster/lc_7/in_0

T_21_20_wire_logic_cluster/lc_4/out
T_21_20_lc_trk_g1_4
T_21_20_wire_logic_cluster/lc_4/in_3

End 

Net : bfn_16_16_0_
T_16_16_wire_logic_cluster/carry_in_mux/cout
T_16_16_wire_logic_cluster/lc_0/in_3

Net : this_vga_signals.un1_M_vcounter_q_cry_7_c_RNIRHSHZ0
T_16_16_wire_logic_cluster/lc_0/out
T_17_13_sp4_v_t_41
T_18_17_sp4_h_l_10
T_22_17_sp4_h_l_6
T_21_17_lc_trk_g1_6
T_21_17_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_17_13_sp4_v_t_41
T_18_17_sp4_h_l_10
T_20_17_lc_trk_g2_7
T_20_17_wire_logic_cluster/lc_4/in_3

End 

Net : this_ppu.M_screen_y_q_esr_RNIQBAV8Z0Z_5
T_14_16_wire_logic_cluster/lc_6/out
T_14_15_sp4_v_t_44
T_14_18_lc_trk_g1_4
T_14_18_wire_logic_cluster/lc_6/in_1

End 

Net : this_ppu.oam_cache.M_oam_cache_read_data_14
T_11_14_wire_logic_cluster/lc_7/out
T_12_13_lc_trk_g2_7
T_12_13_wire_logic_cluster/lc_6/in_3

End 

Net : this_ppu.M_oam_cache_read_data_i_14
T_12_13_wire_logic_cluster/lc_6/out
T_12_13_sp4_h_l_1
T_15_13_sp4_v_t_43
T_15_17_lc_trk_g1_6
T_15_17_wire_logic_cluster/lc_6/in_1

End 

Net : this_vga_signals.mult1_un82_sum_axbxc3_1
T_5_17_wire_logic_cluster/lc_1/out
T_5_17_lc_trk_g0_1
T_5_17_wire_logic_cluster/lc_4/in_1

T_5_17_wire_logic_cluster/lc_1/out
T_5_17_lc_trk_g0_1
T_5_17_wire_logic_cluster/lc_7/in_0

End 

Net : M_this_vga_signals_address_1
T_5_17_wire_logic_cluster/lc_7/out
T_3_17_sp12_h_l_1
T_8_17_lc_trk_g1_5
T_8_17_input0_6
T_8_17_wire_bram/ram/RADDR_1

End 

Net : M_this_vga_signals_address_6
T_5_17_wire_logic_cluster/lc_0/out
T_2_17_sp12_h_l_0
T_8_17_lc_trk_g0_7
T_8_17_input0_1
T_8_17_wire_bram/ram/RADDR_6

End 

Net : this_ppu.oam_cache.M_oam_cache_read_data_11
T_16_17_wire_logic_cluster/lc_2/out
T_16_17_lc_trk_g0_2
T_16_17_wire_logic_cluster/lc_1/in_3

End 

Net : this_ppu.M_oam_cache_read_data_i_11
T_16_17_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g3_1
T_15_17_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.M_hcounter_qZ0Z_5
T_7_17_wire_logic_cluster/lc_4/out
T_6_17_lc_trk_g3_4
T_6_17_wire_logic_cluster/lc_6/in_1

T_7_17_wire_logic_cluster/lc_4/out
T_6_18_lc_trk_g1_4
T_6_18_wire_logic_cluster/lc_6/in_1

T_7_17_wire_logic_cluster/lc_4/out
T_6_18_lc_trk_g1_4
T_6_18_wire_logic_cluster/lc_7/in_0

T_7_17_wire_logic_cluster/lc_4/out
T_6_17_sp4_h_l_0
T_9_17_sp4_v_t_37
T_9_18_lc_trk_g3_5
T_9_18_wire_logic_cluster/lc_0/in_0

T_7_17_wire_logic_cluster/lc_4/out
T_6_17_lc_trk_g3_4
T_6_17_input_2_3
T_6_17_wire_logic_cluster/lc_3/in_2

T_7_17_wire_logic_cluster/lc_4/out
T_6_18_lc_trk_g0_4
T_6_18_wire_logic_cluster/lc_0/in_0

T_7_17_wire_logic_cluster/lc_4/out
T_6_17_lc_trk_g3_4
T_6_17_wire_logic_cluster/lc_4/in_1

T_7_17_wire_logic_cluster/lc_4/out
T_6_17_lc_trk_g2_4
T_6_17_wire_logic_cluster/lc_0/in_0

T_7_17_wire_logic_cluster/lc_4/out
T_7_17_lc_trk_g3_4
T_7_17_wire_logic_cluster/lc_4/in_1

T_7_17_wire_logic_cluster/lc_4/out
T_6_17_sp4_h_l_0
T_5_17_sp4_v_t_43
T_5_18_lc_trk_g3_3
T_5_18_input_2_4
T_5_18_wire_logic_cluster/lc_4/in_2

T_7_17_wire_logic_cluster/lc_4/out
T_6_17_sp4_h_l_0
T_5_17_sp4_v_t_43
T_5_18_lc_trk_g3_3
T_5_18_wire_logic_cluster/lc_6/in_0

End 

Net : this_ppu.offset_x
T_13_16_wire_logic_cluster/lc_6/out
T_13_13_sp4_v_t_36
T_14_17_sp4_h_l_7
T_15_17_lc_trk_g3_7
T_15_17_input_2_0
T_15_17_wire_logic_cluster/lc_0/in_2

T_13_16_wire_logic_cluster/lc_6/out
T_13_13_sp4_v_t_36
T_13_9_sp4_v_t_44
T_13_11_lc_trk_g2_1
T_13_11_wire_logic_cluster/lc_4/in_1

T_13_16_wire_logic_cluster/lc_6/out
T_13_13_sp4_v_t_36
T_13_9_sp4_v_t_44
T_13_11_lc_trk_g2_1
T_13_11_wire_logic_cluster/lc_4/in_3

T_13_16_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g1_6
T_13_17_wire_logic_cluster/lc_6/in_3

T_13_16_wire_logic_cluster/lc_6/out
T_13_16_lc_trk_g2_6
T_13_16_wire_logic_cluster/lc_3/in_3

T_13_16_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g1_6
T_13_17_wire_logic_cluster/lc_0/in_3

T_13_16_wire_logic_cluster/lc_6/out
T_13_16_lc_trk_g2_6
T_13_16_wire_logic_cluster/lc_6/in_0

End 

Net : this_vga_signals.M_vcounter_d7lto9_i_a2_1
T_16_16_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g3_5
T_15_16_wire_logic_cluster/lc_2/in_0

End 

Net : this_vga_signals.M_vcounter_d8
T_15_16_wire_logic_cluster/lc_2/out
T_15_15_sp4_v_t_36
T_16_15_sp4_h_l_6
T_17_15_lc_trk_g2_6
T_17_15_wire_logic_cluster/lc_6/in_0

T_15_16_wire_logic_cluster/lc_2/out
T_15_15_sp4_v_t_36
T_12_15_sp4_h_l_1
T_11_15_sp4_v_t_36
T_11_18_lc_trk_g1_4
T_11_18_wire_logic_cluster/lc_4/in_1

T_15_16_wire_logic_cluster/lc_2/out
T_16_13_sp4_v_t_45
T_13_17_sp4_h_l_8
T_12_17_sp4_v_t_39
T_12_18_lc_trk_g2_7
T_12_18_wire_logic_cluster/lc_0/in_1

End 

Net : this_ppu.M_screen_y_q_esr_RNIM7AV8Z0Z_1
T_14_16_wire_logic_cluster/lc_5/out
T_14_15_sp4_v_t_42
T_14_18_lc_trk_g1_2
T_14_18_wire_logic_cluster/lc_2/in_1

End 

Net : M_this_ppu_vga_is_drawing_cascade_
T_14_16_wire_logic_cluster/lc_4/ltout
T_14_16_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.mult1_un61_sum_axbxc3_2
T_6_18_wire_logic_cluster/lc_0/out
T_5_18_lc_trk_g2_0
T_5_18_wire_logic_cluster/lc_3/in_1

T_6_18_wire_logic_cluster/lc_0/out
T_6_18_lc_trk_g1_0
T_6_18_wire_logic_cluster/lc_4/in_3

End 

Net : this_ppu.M_state_q_inv_1
T_12_14_wire_logic_cluster/lc_5/out
T_12_14_sp12_h_l_1
T_11_14_sp12_v_t_22
T_11_15_sp4_v_t_44
T_12_19_sp4_h_l_9
T_8_19_sp4_h_l_0
T_10_19_lc_trk_g3_5
T_10_19_input_2_2
T_10_19_wire_logic_cluster/lc_2/in_2

T_12_14_wire_logic_cluster/lc_5/out
T_12_14_sp12_h_l_1
T_11_14_sp12_v_t_22
T_11_21_lc_trk_g3_2
T_11_21_wire_logic_cluster/lc_3/in_0

T_12_14_wire_logic_cluster/lc_5/out
T_12_14_sp12_h_l_1
T_11_14_sp12_v_t_22
T_11_15_sp4_v_t_44
T_10_19_lc_trk_g2_1
T_10_19_wire_logic_cluster/lc_1/in_0

T_12_14_wire_logic_cluster/lc_5/out
T_12_13_sp4_v_t_42
T_13_17_sp4_h_l_7
T_15_17_lc_trk_g3_2
T_15_17_wire_logic_cluster/lc_1/in_0

T_12_14_wire_logic_cluster/lc_5/out
T_12_13_sp4_v_t_42
T_13_17_sp4_h_l_7
T_16_13_sp4_v_t_42
T_15_17_lc_trk_g1_7
T_15_17_wire_logic_cluster/lc_2/in_0

T_12_14_wire_logic_cluster/lc_5/out
T_12_13_sp4_v_t_42
T_13_17_sp4_h_l_7
T_16_13_sp4_v_t_42
T_17_13_sp4_h_l_7
T_16_13_lc_trk_g0_7
T_16_13_wire_logic_cluster/lc_4/in_3

T_12_14_wire_logic_cluster/lc_5/out
T_13_10_sp4_v_t_46
T_13_11_lc_trk_g3_6
T_13_11_wire_logic_cluster/lc_2/in_3

T_12_14_wire_logic_cluster/lc_5/out
T_12_14_sp12_h_l_1
T_18_14_sp4_h_l_6
T_21_14_sp4_v_t_43
T_20_16_lc_trk_g0_6
T_20_16_wire_logic_cluster/lc_1/in_3

T_12_14_wire_logic_cluster/lc_5/out
T_12_13_sp4_v_t_42
T_13_17_sp4_h_l_7
T_14_17_lc_trk_g3_7
T_14_17_wire_logic_cluster/lc_7/in_3

T_12_14_wire_logic_cluster/lc_5/out
T_13_10_sp4_v_t_46
T_13_11_lc_trk_g2_6
T_13_11_wire_logic_cluster/lc_4/in_0

T_12_14_wire_logic_cluster/lc_5/out
T_13_10_sp4_v_t_46
T_13_11_lc_trk_g3_6
T_13_11_wire_logic_cluster/lc_0/in_3

T_12_14_wire_logic_cluster/lc_5/out
T_13_10_sp4_v_t_46
T_14_10_sp4_h_l_4
T_13_10_lc_trk_g0_4
T_13_10_wire_logic_cluster/lc_5/in_3

T_12_14_wire_logic_cluster/lc_5/out
T_13_10_sp4_v_t_46
T_13_12_lc_trk_g3_3
T_13_12_wire_logic_cluster/lc_5/in_3

End 

Net : this_ppu.M_state_qZ0Z_7
T_12_17_wire_logic_cluster/lc_0/out
T_12_13_sp4_v_t_37
T_12_14_lc_trk_g2_5
T_12_14_wire_logic_cluster/lc_5/in_0

T_12_17_wire_logic_cluster/lc_0/out
T_12_15_sp4_v_t_45
T_12_19_lc_trk_g0_0
T_12_19_wire_logic_cluster/lc_0/in_0

T_12_17_wire_logic_cluster/lc_0/out
T_12_15_sp4_v_t_45
T_12_16_lc_trk_g2_5
T_12_16_wire_logic_cluster/lc_2/in_1

T_12_17_wire_logic_cluster/lc_0/out
T_13_17_lc_trk_g1_0
T_13_17_wire_logic_cluster/lc_6/in_1

T_12_17_wire_logic_cluster/lc_0/out
T_13_17_lc_trk_g1_0
T_13_17_wire_logic_cluster/lc_3/in_0

T_12_17_wire_logic_cluster/lc_0/out
T_11_17_sp4_h_l_8
T_14_13_sp4_v_t_45
T_13_16_lc_trk_g3_5
T_13_16_wire_logic_cluster/lc_2/in_0

T_12_17_wire_logic_cluster/lc_0/out
T_11_17_lc_trk_g3_0
T_11_17_input_2_3
T_11_17_wire_logic_cluster/lc_3/in_2

End 

Net : this_ppu.M_screen_y_q_esr_RNIRCAV8Z0Z_6
T_14_16_wire_logic_cluster/lc_7/out
T_14_14_sp4_v_t_43
T_14_18_lc_trk_g0_6
T_14_18_wire_logic_cluster/lc_7/in_1

End 

Net : M_this_ppu_spr_addr_5
T_10_19_wire_logic_cluster/lc_2/out
T_10_17_sp12_v_t_23
T_11_17_sp12_h_l_0
T_22_17_sp12_v_t_23
T_22_15_sp4_v_t_47
T_23_15_sp4_h_l_10
T_26_11_sp4_v_t_41
T_23_11_sp4_h_l_10
T_25_11_lc_trk_g3_7
T_25_11_input0_2
T_25_11_wire_bram/ram/RADDR_5

T_10_19_wire_logic_cluster/lc_2/out
T_10_17_sp12_v_t_23
T_11_17_sp12_h_l_0
T_22_17_sp12_v_t_23
T_22_15_sp4_v_t_47
T_23_15_sp4_h_l_10
T_26_11_sp4_v_t_41
T_25_13_lc_trk_g0_4
T_25_13_input0_2
T_25_13_wire_bram/ram/RADDR_5

T_10_19_wire_logic_cluster/lc_2/out
T_10_17_sp12_v_t_23
T_10_5_sp12_v_t_23
T_11_5_sp12_h_l_0
T_18_5_sp4_h_l_9
T_22_5_sp4_h_l_5
T_25_1_sp4_v_t_46
T_25_3_lc_trk_g3_3
T_25_3_input0_2
T_25_3_wire_bram/ram/RADDR_5

T_10_19_wire_logic_cluster/lc_2/out
T_10_17_sp12_v_t_23
T_10_5_sp12_v_t_23
T_11_5_sp12_h_l_0
T_20_5_sp4_h_l_11
T_23_1_sp4_v_t_46
T_24_1_sp4_h_l_11
T_25_1_lc_trk_g3_3
T_25_1_input0_2
T_25_1_wire_bram/ram/RADDR_5

T_10_19_wire_logic_cluster/lc_2/out
T_10_17_sp12_v_t_23
T_11_17_sp12_h_l_0
T_22_17_sp12_v_t_23
T_22_15_sp4_v_t_47
T_23_15_sp4_h_l_10
T_25_15_lc_trk_g3_7
T_25_15_input0_2
T_25_15_wire_bram/ram/RADDR_5

T_10_19_wire_logic_cluster/lc_2/out
T_10_17_sp12_v_t_23
T_10_5_sp12_v_t_23
T_11_5_sp12_h_l_0
T_23_5_sp12_h_l_0
T_25_5_lc_trk_g1_7
T_25_5_input0_2
T_25_5_wire_bram/ram/RADDR_5

T_10_19_wire_logic_cluster/lc_2/out
T_10_9_sp12_v_t_23
T_10_0_span12_vert_16
T_10_1_sp4_v_t_41
T_7_1_sp4_h_l_4
T_8_1_lc_trk_g2_4
T_8_1_input0_2
T_8_1_wire_bram/ram/RADDR_5

T_10_19_wire_logic_cluster/lc_2/out
T_10_9_sp12_v_t_23
T_10_7_sp4_v_t_47
T_10_3_sp4_v_t_47
T_7_3_sp4_h_l_4
T_8_3_lc_trk_g2_4
T_8_3_input0_2
T_8_3_wire_bram/ram/RADDR_5

T_10_19_wire_logic_cluster/lc_2/out
T_5_19_sp12_h_l_0
T_16_7_sp12_v_t_23
T_17_7_sp12_h_l_0
T_25_7_lc_trk_g1_3
T_25_7_input0_2
T_25_7_wire_bram/ram/RADDR_5

T_10_19_wire_logic_cluster/lc_2/out
T_10_17_sp12_v_t_23
T_11_17_sp12_h_l_0
T_23_17_sp12_h_l_0
T_25_17_lc_trk_g1_7
T_25_17_input0_2
T_25_17_wire_bram/ram/RADDR_5

T_10_19_wire_logic_cluster/lc_2/out
T_10_9_sp12_v_t_23
T_11_9_sp12_h_l_0
T_23_9_sp12_h_l_0
T_25_9_lc_trk_g1_7
T_25_9_input0_2
T_25_9_wire_bram/ram/RADDR_5

T_10_19_wire_logic_cluster/lc_2/out
T_10_17_sp12_v_t_23
T_10_5_sp12_v_t_23
T_0_5_span12_horz_4
T_8_5_lc_trk_g0_4
T_8_5_input0_2
T_8_5_wire_bram/ram/RADDR_5

T_10_19_wire_logic_cluster/lc_2/out
T_11_19_sp4_h_l_4
T_10_19_sp4_v_t_41
T_10_23_sp4_v_t_42
T_7_27_sp4_h_l_7
T_8_27_lc_trk_g3_7
T_8_27_input0_2
T_8_27_wire_bram/ram/RADDR_5

T_10_19_wire_logic_cluster/lc_2/out
T_10_17_sp12_v_t_23
T_10_21_sp4_v_t_41
T_7_25_sp4_h_l_4
T_8_25_lc_trk_g2_4
T_8_25_input0_2
T_8_25_wire_bram/ram/RADDR_5

T_10_19_wire_logic_cluster/lc_2/out
T_10_9_sp12_v_t_23
T_10_7_sp4_v_t_47
T_7_7_sp4_h_l_4
T_8_7_lc_trk_g2_4
T_8_7_input0_2
T_8_7_wire_bram/ram/RADDR_5

T_10_19_wire_logic_cluster/lc_2/out
T_11_19_sp4_h_l_4
T_10_19_sp4_v_t_41
T_7_23_sp4_h_l_4
T_8_23_lc_trk_g2_4
T_8_23_input0_2
T_8_23_wire_bram/ram/RADDR_5

End 

Net : M_this_spr_ram_read_data_3_cascade_
T_12_13_wire_logic_cluster/lc_4/ltout
T_12_13_wire_logic_cluster/lc_5/in_2

End 

Net : N_25_0_i
T_12_13_wire_logic_cluster/lc_5/out
T_12_6_sp12_v_t_22
T_0_18_span12_horz_1
T_8_18_lc_trk_g0_1
T_8_18_wire_bram/ram/WDATA_3

End 

Net : this_ppu.un1_M_surface_y_d_cry_1
T_14_18_wire_logic_cluster/lc_2/cout
T_14_18_wire_logic_cluster/lc_3/in_3

Net : this_ppu.un1_M_pixel_cnt_q_1_cry_4
T_12_20_wire_logic_cluster/lc_4/cout
T_12_20_wire_logic_cluster/lc_5/in_3

Net : this_ppu.M_pixel_cnt_q_RNO_0Z0Z_5
T_12_20_wire_logic_cluster/lc_5/out
T_12_19_lc_trk_g1_5
T_12_19_wire_logic_cluster/lc_3/in_3

End 

Net : M_this_ppu_map_addr_7
T_14_18_wire_logic_cluster/lc_6/out
T_15_17_sp4_v_t_45
T_12_21_sp4_h_l_8
T_8_21_sp4_h_l_11
T_9_21_lc_trk_g2_3
T_9_21_input_2_5
T_9_21_wire_logic_cluster/lc_5/in_2

T_14_18_wire_logic_cluster/lc_6/out
T_13_18_sp12_h_l_0
T_22_18_sp4_h_l_11
T_25_18_sp4_v_t_41
T_25_22_sp4_v_t_41
T_25_26_sp4_v_t_42
T_25_27_lc_trk_g2_2
T_25_27_input0_0
T_25_27_wire_bram/ram/RADDR_7
T_25_25_upADDR_7
T_25_25_wire_bram/ram/RADDR_7

T_14_18_wire_logic_cluster/lc_6/out
T_13_18_sp12_h_l_0
T_22_18_sp4_h_l_11
T_25_18_sp4_v_t_41
T_25_22_sp4_v_t_41
T_25_26_sp4_v_t_42
T_25_27_lc_trk_g2_2
T_25_27_input0_0
T_25_27_wire_bram/ram/RADDR_7

End 

Net : M_this_vga_signals_address_3
T_6_18_wire_logic_cluster/lc_2/out
T_6_17_sp4_v_t_36
T_7_17_sp4_h_l_6
T_8_17_lc_trk_g2_6
T_8_17_input0_4
T_8_17_wire_bram/ram/RADDR_3

End 

Net : M_this_vga_signals_address_5
T_6_18_wire_logic_cluster/lc_3/out
T_7_17_sp4_v_t_39
T_8_17_sp4_h_l_2
T_8_17_lc_trk_g1_7
T_8_17_input0_2
T_8_17_wire_bram/ram/RADDR_5

End 

Net : this_vga_signals.N_933_1
T_10_18_wire_logic_cluster/lc_5/out
T_11_14_sp4_v_t_46
T_8_18_sp4_h_l_11
T_7_18_lc_trk_g1_3
T_7_18_wire_logic_cluster/lc_0/cen

End 

Net : this_vga_signals.N_1188_1_cascade_
T_10_18_wire_logic_cluster/lc_4/ltout
T_10_18_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.M_hcounter_qZ0Z_4
T_7_17_wire_logic_cluster/lc_3/out
T_7_17_sp4_h_l_11
T_9_17_lc_trk_g2_6
T_9_17_wire_logic_cluster/lc_1/in_3

T_7_17_wire_logic_cluster/lc_3/out
T_6_18_lc_trk_g1_3
T_6_18_wire_logic_cluster/lc_7/in_3

T_7_17_wire_logic_cluster/lc_3/out
T_7_17_sp4_h_l_11
T_6_17_lc_trk_g1_3
T_6_17_wire_logic_cluster/lc_3/in_3

T_7_17_wire_logic_cluster/lc_3/out
T_6_18_lc_trk_g1_3
T_6_18_input_2_0
T_6_18_wire_logic_cluster/lc_0/in_2

T_7_17_wire_logic_cluster/lc_3/out
T_6_18_lc_trk_g1_3
T_6_18_wire_logic_cluster/lc_1/in_1

T_7_17_wire_logic_cluster/lc_3/out
T_7_17_sp4_h_l_11
T_6_17_lc_trk_g1_3
T_6_17_input_2_0
T_6_17_wire_logic_cluster/lc_0/in_2

T_7_17_wire_logic_cluster/lc_3/out
T_7_17_sp4_h_l_11
T_6_17_sp4_v_t_46
T_5_18_lc_trk_g3_6
T_5_18_wire_logic_cluster/lc_3/in_0

T_7_17_wire_logic_cluster/lc_3/out
T_7_17_lc_trk_g1_3
T_7_17_wire_logic_cluster/lc_3/in_1

T_7_17_wire_logic_cluster/lc_3/out
T_7_17_sp4_h_l_11
T_6_17_sp4_v_t_46
T_5_18_lc_trk_g3_6
T_5_18_wire_logic_cluster/lc_5/in_0

T_7_17_wire_logic_cluster/lc_3/out
T_5_17_sp4_h_l_3
T_4_17_sp4_v_t_44
T_4_19_lc_trk_g2_1
T_4_19_input_2_5
T_4_19_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_vga_signals_address_4
T_6_18_wire_logic_cluster/lc_4/out
T_6_17_sp4_v_t_40
T_7_17_sp4_h_l_10
T_8_17_lc_trk_g3_2
T_8_17_input0_3
T_8_17_wire_bram/ram/RADDR_4

End 

Net : this_ppu.M_state_q_RNISP3R6_4Z0Z_10
T_13_20_wire_logic_cluster/lc_3/out
T_12_20_lc_trk_g2_3
T_12_20_wire_logic_cluster/lc_6/in_1

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_6
T_16_15_wire_logic_cluster/lc_6/cout
T_16_15_wire_logic_cluster/lc_7/in_3

Net : this_vga_signals.un1_M_vcounter_q_cry_6_c_RNIPERHZ0
T_16_15_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_42
T_18_17_sp4_h_l_1
T_22_17_sp4_h_l_4
T_21_17_lc_trk_g0_4
T_21_17_wire_logic_cluster/lc_1/in_3

T_16_15_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_42
T_18_17_sp4_h_l_1
T_20_17_lc_trk_g2_4
T_20_17_wire_logic_cluster/lc_3/in_3

End 

Net : this_ppu.un1_M_surface_y_d_cry_0
T_14_18_wire_logic_cluster/lc_1/cout
T_14_18_wire_logic_cluster/lc_2/in_3

Net : M_this_ppu_spr_addr_3
T_11_21_wire_logic_cluster/lc_3/out
T_5_21_sp12_h_l_1
T_17_21_sp12_h_l_1
T_23_21_sp4_h_l_6
T_26_17_sp4_v_t_43
T_26_13_sp4_v_t_39
T_26_9_sp4_v_t_39
T_26_5_sp4_v_t_39
T_23_5_sp4_h_l_2
T_26_1_sp4_v_t_39
T_26_0_span4_vert_5
T_25_1_lc_trk_g1_5
T_25_1_input0_4
T_25_1_wire_bram/ram/RADDR_3

T_11_21_wire_logic_cluster/lc_3/out
T_5_21_sp12_h_l_1
T_17_21_sp12_h_l_1
T_23_21_sp4_h_l_6
T_26_17_sp4_v_t_43
T_26_13_sp4_v_t_39
T_26_9_sp4_v_t_39
T_26_5_sp4_v_t_39
T_23_5_sp4_h_l_2
T_26_1_sp4_v_t_39
T_25_3_lc_trk_g0_2
T_25_3_input0_4
T_25_3_wire_bram/ram/RADDR_3

T_11_21_wire_logic_cluster/lc_3/out
T_5_21_sp12_h_l_1
T_17_21_sp12_h_l_1
T_23_21_sp4_h_l_6
T_26_17_sp4_v_t_43
T_26_13_sp4_v_t_39
T_26_9_sp4_v_t_39
T_26_5_sp4_v_t_39
T_23_5_sp4_h_l_2
T_25_5_lc_trk_g3_7
T_25_5_input0_4
T_25_5_wire_bram/ram/RADDR_3

T_11_21_wire_logic_cluster/lc_3/out
T_5_21_sp12_h_l_1
T_17_21_sp12_h_l_1
T_23_21_sp4_h_l_6
T_26_17_sp4_v_t_43
T_26_13_sp4_v_t_39
T_26_9_sp4_v_t_39
T_26_5_sp4_v_t_39
T_25_7_lc_trk_g0_2
T_25_7_input0_4
T_25_7_wire_bram/ram/RADDR_3

T_11_21_wire_logic_cluster/lc_3/out
T_9_21_sp4_h_l_3
T_8_17_sp4_v_t_38
T_8_13_sp4_v_t_38
T_8_9_sp4_v_t_38
T_8_5_sp4_v_t_46
T_9_5_sp4_h_l_11
T_8_1_sp4_v_t_46
T_8_0_span4_vert_7
T_8_1_lc_trk_g1_7
T_8_1_input0_4
T_8_1_wire_bram/ram/RADDR_3

T_11_21_wire_logic_cluster/lc_3/out
T_5_21_sp12_h_l_1
T_17_21_sp12_h_l_1
T_23_21_sp4_h_l_6
T_26_17_sp4_v_t_43
T_26_13_sp4_v_t_39
T_26_9_sp4_v_t_39
T_25_11_lc_trk_g0_2
T_25_11_input0_4
T_25_11_wire_bram/ram/RADDR_3

T_11_21_wire_logic_cluster/lc_3/out
T_9_21_sp4_h_l_3
T_8_17_sp4_v_t_38
T_8_13_sp4_v_t_38
T_8_9_sp4_v_t_38
T_8_5_sp4_v_t_46
T_9_5_sp4_h_l_11
T_8_1_sp4_v_t_46
T_8_3_lc_trk_g3_3
T_8_3_input0_4
T_8_3_wire_bram/ram/RADDR_3

T_11_21_wire_logic_cluster/lc_3/out
T_5_21_sp12_h_l_1
T_17_21_sp12_h_l_1
T_23_21_sp4_h_l_6
T_26_17_sp4_v_t_43
T_26_13_sp4_v_t_39
T_25_15_lc_trk_g0_2
T_25_15_input0_4
T_25_15_wire_bram/ram/RADDR_3

T_11_21_wire_logic_cluster/lc_3/out
T_9_21_sp4_h_l_3
T_8_17_sp4_v_t_38
T_8_13_sp4_v_t_38
T_8_9_sp4_v_t_38
T_8_5_sp4_v_t_46
T_9_5_sp4_h_l_11
T_8_5_lc_trk_g1_3
T_8_5_input0_4
T_8_5_wire_bram/ram/RADDR_3

T_11_21_wire_logic_cluster/lc_3/out
T_5_21_sp12_h_l_1
T_17_21_sp12_h_l_1
T_16_9_sp12_v_t_22
T_17_9_sp12_h_l_1
T_25_9_lc_trk_g0_2
T_25_9_input0_4
T_25_9_wire_bram/ram/RADDR_3

T_11_21_wire_logic_cluster/lc_3/out
T_11_17_sp4_v_t_43
T_12_17_sp4_h_l_11
T_16_17_sp4_h_l_2
T_20_17_sp4_h_l_2
T_23_13_sp4_v_t_45
T_24_13_sp4_h_l_1
T_25_13_lc_trk_g3_1
T_25_13_input0_4
T_25_13_wire_bram/ram/RADDR_3

T_11_21_wire_logic_cluster/lc_3/out
T_9_21_sp4_h_l_3
T_8_17_sp4_v_t_38
T_8_13_sp4_v_t_38
T_8_9_sp4_v_t_38
T_8_5_sp4_v_t_46
T_8_7_lc_trk_g3_3
T_8_7_input0_4
T_8_7_wire_bram/ram/RADDR_3

T_11_21_wire_logic_cluster/lc_3/out
T_11_17_sp4_v_t_43
T_12_17_sp4_h_l_11
T_16_17_sp4_h_l_2
T_20_17_sp4_h_l_2
T_24_17_sp4_h_l_2
T_25_17_lc_trk_g2_2
T_25_17_input0_4
T_25_17_wire_bram/ram/RADDR_3

T_11_21_wire_logic_cluster/lc_3/out
T_9_21_sp4_h_l_3
T_8_21_sp4_v_t_44
T_8_25_sp4_v_t_37
T_8_27_lc_trk_g2_0
T_8_27_input0_4
T_8_27_wire_bram/ram/RADDR_3

T_11_21_wire_logic_cluster/lc_3/out
T_9_21_sp4_h_l_3
T_8_21_sp4_v_t_44
T_8_23_lc_trk_g3_1
T_8_23_input0_4
T_8_23_wire_bram/ram/RADDR_3

T_11_21_wire_logic_cluster/lc_3/out
T_9_21_sp4_h_l_3
T_8_21_sp4_v_t_44
T_8_25_lc_trk_g1_1
T_8_25_input0_4
T_8_25_wire_bram/ram/RADDR_3

End 

Net : this_ppu.un1_M_pixel_cnt_q_1_cry_3
T_12_20_wire_logic_cluster/lc_3/cout
T_12_20_wire_logic_cluster/lc_4/in_3

Net : this_ppu.M_pixel_cnt_q_RNO_0Z0Z_4
T_12_20_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g1_4
T_12_19_wire_logic_cluster/lc_6/in_3

End 

Net : M_this_ppu_map_addr_8
T_14_18_wire_logic_cluster/lc_7/out
T_15_17_sp4_v_t_47
T_12_21_sp4_h_l_3
T_8_21_sp4_h_l_3
T_9_21_lc_trk_g3_3
T_9_21_input_2_6
T_9_21_wire_logic_cluster/lc_6/in_2

T_14_18_wire_logic_cluster/lc_7/out
T_14_13_sp12_v_t_22
T_15_25_sp12_h_l_1
T_26_25_sp12_v_t_22
T_26_26_sp4_v_t_44
T_25_27_lc_trk_g3_4
T_25_27_input2_7
T_25_27_wire_bram/ram/RADDR_8
T_25_25_upADDR_8
T_25_25_wire_bram/ram/RADDR_8

T_14_18_wire_logic_cluster/lc_7/out
T_14_13_sp12_v_t_22
T_15_25_sp12_h_l_1
T_26_25_sp12_v_t_22
T_26_26_sp4_v_t_44
T_25_27_lc_trk_g3_4
T_25_27_input2_7
T_25_27_wire_bram/ram/RADDR_8

End 

Net : M_this_state_qZ0Z_8
T_21_20_wire_logic_cluster/lc_7/out
T_21_15_sp12_v_t_22
T_21_16_lc_trk_g3_6
T_21_16_wire_logic_cluster/lc_5/in_0

T_21_20_wire_logic_cluster/lc_7/out
T_21_19_sp4_v_t_46
T_21_15_sp4_v_t_46
T_18_15_sp4_h_l_5
T_14_15_sp4_h_l_8
T_15_15_lc_trk_g3_0
T_15_15_wire_logic_cluster/lc_4/in_1

T_21_20_wire_logic_cluster/lc_7/out
T_20_20_lc_trk_g3_7
T_20_20_wire_logic_cluster/lc_0/in_0

T_21_20_wire_logic_cluster/lc_7/out
T_21_19_sp4_v_t_46
T_21_15_sp4_v_t_46
T_18_15_sp4_h_l_5
T_17_15_lc_trk_g1_5
T_17_15_wire_logic_cluster/lc_1/in_3

T_21_20_wire_logic_cluster/lc_7/out
T_11_20_sp12_h_l_1
T_15_20_lc_trk_g0_2
T_15_20_wire_logic_cluster/lc_7/in_3

T_21_20_wire_logic_cluster/lc_7/out
T_21_19_sp4_v_t_46
T_21_20_lc_trk_g2_6
T_21_20_wire_logic_cluster/lc_7/in_3

T_21_20_wire_logic_cluster/lc_7/out
T_21_19_sp4_v_t_46
T_21_15_sp4_v_t_46
T_21_18_lc_trk_g0_6
T_21_18_wire_logic_cluster/lc_4/in_0

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_5_c_RNINBQHZ0
T_16_15_wire_logic_cluster/lc_6/out
T_16_12_sp4_v_t_36
T_17_16_sp4_h_l_7
T_20_16_sp4_v_t_37
T_20_17_lc_trk_g3_5
T_20_17_wire_logic_cluster/lc_1/in_3

T_16_15_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_41
T_17_17_sp4_h_l_10
T_21_17_sp4_h_l_10
T_21_17_lc_trk_g1_7
T_21_17_wire_logic_cluster/lc_5/in_3

T_16_15_wire_logic_cluster/lc_6/out
T_16_12_sp4_v_t_36
T_17_16_sp4_h_l_7
T_19_16_lc_trk_g2_2
T_19_16_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_5
T_16_15_wire_logic_cluster/lc_5/cout
T_16_15_wire_logic_cluster/lc_6/in_3

Net : this_spr_ram.mem_radregZ0Z_12
T_12_14_wire_logic_cluster/lc_6/out
T_13_12_sp4_v_t_40
T_13_8_sp4_v_t_40
T_13_9_lc_trk_g2_0
T_13_9_wire_logic_cluster/lc_6/in_0

T_12_14_wire_logic_cluster/lc_6/out
T_12_8_sp12_v_t_23
T_12_12_lc_trk_g3_0
T_12_12_input_2_3
T_12_12_wire_logic_cluster/lc_3/in_2

T_12_14_wire_logic_cluster/lc_6/out
T_12_8_sp12_v_t_23
T_12_10_lc_trk_g2_4
T_12_10_input_2_0
T_12_10_wire_logic_cluster/lc_0/in_2

T_12_14_wire_logic_cluster/lc_6/out
T_12_15_lc_trk_g1_6
T_12_15_wire_logic_cluster/lc_4/in_1

End 

Net : N_2_0_cascade_
T_10_18_wire_logic_cluster/lc_6/ltout
T_10_18_wire_logic_cluster/lc_7/in_2

End 

Net : this_ppu.un1_M_pixel_cnt_q_1_cry_2
T_12_20_wire_logic_cluster/lc_2/cout
T_12_20_wire_logic_cluster/lc_3/in_3

Net : this_ppu.M_pixel_cnt_q_RNO_0Z0Z_3
T_12_20_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g0_3
T_12_19_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_4
T_16_15_wire_logic_cluster/lc_4/cout
T_16_15_wire_logic_cluster/lc_5/in_3

Net : this_vga_signals.un1_M_vcounter_q_cry_4_c_RNIL8PHZ0
T_16_15_wire_logic_cluster/lc_5/out
T_17_15_sp4_h_l_10
T_20_15_sp4_v_t_47
T_20_19_sp4_v_t_36
T_19_20_lc_trk_g2_4
T_19_20_wire_logic_cluster/lc_5/in_3

T_16_15_wire_logic_cluster/lc_5/out
T_17_15_sp4_h_l_10
T_20_15_sp4_v_t_47
T_19_16_lc_trk_g3_7
T_19_16_wire_logic_cluster/lc_7/in_3

T_16_15_wire_logic_cluster/lc_5/out
T_17_15_sp4_h_l_10
T_20_15_sp4_v_t_47
T_19_19_lc_trk_g2_2
T_19_19_wire_logic_cluster/lc_7/in_3

End 

Net : this_ppu.M_state_qZ0Z_5
T_12_15_wire_logic_cluster/lc_0/out
T_12_14_lc_trk_g0_0
T_12_14_wire_logic_cluster/lc_5/in_1

T_12_15_wire_logic_cluster/lc_0/out
T_12_11_sp12_v_t_23
T_12_19_lc_trk_g3_0
T_12_19_wire_logic_cluster/lc_0/in_1

T_12_15_wire_logic_cluster/lc_0/out
T_13_15_lc_trk_g1_0
T_13_15_wire_logic_cluster/lc_0/in_3

T_12_15_wire_logic_cluster/lc_0/out
T_13_15_lc_trk_g1_0
T_13_15_wire_logic_cluster/lc_5/in_0

T_12_15_wire_logic_cluster/lc_0/out
T_13_14_lc_trk_g2_0
T_13_14_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.M_hcounter_qZ0Z_1
T_10_17_wire_logic_cluster/lc_1/out
T_9_17_lc_trk_g2_1
T_9_17_wire_logic_cluster/lc_1/in_0

T_10_17_wire_logic_cluster/lc_1/out
T_6_17_sp12_h_l_1
T_5_17_lc_trk_g1_1
T_5_17_input_2_6
T_5_17_wire_logic_cluster/lc_6/in_2

T_10_17_wire_logic_cluster/lc_1/out
T_6_17_sp12_h_l_1
T_5_17_lc_trk_g1_1
T_5_17_wire_logic_cluster/lc_2/in_0

T_10_17_wire_logic_cluster/lc_1/out
T_6_17_sp12_h_l_1
T_5_17_lc_trk_g1_1
T_5_17_wire_logic_cluster/lc_3/in_1

T_10_17_wire_logic_cluster/lc_1/out
T_6_17_sp12_h_l_1
T_5_17_lc_trk_g1_1
T_5_17_wire_logic_cluster/lc_5/in_1

T_10_17_wire_logic_cluster/lc_1/out
T_6_17_sp12_h_l_1
T_7_17_lc_trk_g0_5
T_7_17_wire_logic_cluster/lc_0/in_1

T_10_17_wire_logic_cluster/lc_1/out
T_10_17_lc_trk_g3_1
T_10_17_wire_logic_cluster/lc_1/in_3

T_10_17_wire_logic_cluster/lc_1/out
T_6_17_sp12_h_l_1
T_5_17_sp12_v_t_22
T_5_18_lc_trk_g2_6
T_5_18_wire_logic_cluster/lc_5/in_1

T_10_17_wire_logic_cluster/lc_1/out
T_6_17_sp12_h_l_1
T_5_17_sp12_v_t_22
T_5_16_sp4_v_t_46
T_4_19_lc_trk_g3_6
T_4_19_wire_logic_cluster/lc_5/in_0

End 

Net : M_this_ppu_spr_addr_6
T_16_13_wire_logic_cluster/lc_4/out
T_17_13_sp12_h_l_0
T_16_1_sp12_v_t_23
T_17_1_sp12_h_l_0
T_22_1_sp4_h_l_7
T_25_1_sp4_v_t_42
T_25_3_lc_trk_g2_7
T_25_3_input0_1
T_25_3_wire_bram/ram/RADDR_6

T_16_13_wire_logic_cluster/lc_4/out
T_16_5_sp12_v_t_23
T_16_17_sp12_v_t_23
T_16_23_sp4_v_t_39
T_13_27_sp4_h_l_7
T_9_27_sp4_h_l_7
T_8_27_lc_trk_g0_7
T_8_27_input0_1
T_8_27_wire_bram/ram/RADDR_6

T_16_13_wire_logic_cluster/lc_4/out
T_16_5_sp12_v_t_23
T_16_17_sp12_v_t_23
T_16_23_sp4_v_t_39
T_13_23_sp4_h_l_2
T_9_23_sp4_h_l_5
T_8_23_lc_trk_g0_5
T_8_23_input0_1
T_8_23_wire_bram/ram/RADDR_6

T_16_13_wire_logic_cluster/lc_4/out
T_16_5_sp12_v_t_23
T_16_17_sp12_v_t_23
T_16_21_sp4_v_t_41
T_13_25_sp4_h_l_4
T_9_25_sp4_h_l_0
T_8_25_lc_trk_g1_0
T_8_25_input0_1
T_8_25_wire_bram/ram/RADDR_6

T_16_13_wire_logic_cluster/lc_4/out
T_17_13_sp12_h_l_0
T_16_1_sp12_v_t_23
T_5_1_sp12_h_l_0
T_6_1_sp4_h_l_3
T_8_1_lc_trk_g3_6
T_8_1_input0_1
T_8_1_wire_bram/ram/RADDR_6

T_16_13_wire_logic_cluster/lc_4/out
T_17_13_sp12_h_l_0
T_22_13_sp4_h_l_7
T_25_9_sp4_v_t_42
T_25_5_sp4_v_t_42
T_25_7_lc_trk_g2_7
T_25_7_input0_1
T_25_7_wire_bram/ram/RADDR_6

T_16_13_wire_logic_cluster/lc_4/out
T_17_13_sp12_h_l_0
T_22_13_sp4_h_l_7
T_25_9_sp4_v_t_42
T_26_9_sp4_h_l_0
T_25_9_lc_trk_g1_0
T_25_9_input0_1
T_25_9_wire_bram/ram/RADDR_6

T_16_13_wire_logic_cluster/lc_4/out
T_17_13_sp12_h_l_0
T_16_1_sp12_v_t_23
T_17_1_sp12_h_l_0
T_25_1_lc_trk_g0_3
T_25_1_input0_1
T_25_1_wire_bram/ram/RADDR_6

T_16_13_wire_logic_cluster/lc_4/out
T_16_5_sp12_v_t_23
T_16_3_sp4_v_t_47
T_13_3_sp4_h_l_4
T_9_3_sp4_h_l_0
T_8_3_lc_trk_g1_0
T_8_3_input0_1
T_8_3_wire_bram/ram/RADDR_6

T_16_13_wire_logic_cluster/lc_4/out
T_16_5_sp12_v_t_23
T_16_3_sp4_v_t_47
T_13_7_sp4_h_l_10
T_9_7_sp4_h_l_1
T_8_7_lc_trk_g0_1
T_8_7_input0_1
T_8_7_wire_bram/ram/RADDR_6

T_16_13_wire_logic_cluster/lc_4/out
T_17_13_sp12_h_l_0
T_22_13_sp4_h_l_7
T_25_9_sp4_v_t_42
T_25_11_lc_trk_g2_7
T_25_11_input0_1
T_25_11_wire_bram/ram/RADDR_6

T_16_13_wire_logic_cluster/lc_4/out
T_17_13_sp12_h_l_0
T_22_13_sp4_h_l_7
T_25_13_sp4_v_t_42
T_25_15_lc_trk_g2_7
T_25_15_input0_1
T_25_15_wire_bram/ram/RADDR_6

T_16_13_wire_logic_cluster/lc_4/out
T_17_13_sp12_h_l_0
T_22_13_sp4_h_l_7
T_25_13_sp4_v_t_42
T_25_17_lc_trk_g0_7
T_25_17_input0_1
T_25_17_wire_bram/ram/RADDR_6

T_16_13_wire_logic_cluster/lc_4/out
T_17_13_sp12_h_l_0
T_22_13_sp4_h_l_7
T_26_13_sp4_h_l_10
T_25_13_lc_trk_g1_2
T_25_13_input0_1
T_25_13_wire_bram/ram/RADDR_6

T_16_13_wire_logic_cluster/lc_4/out
T_16_5_sp12_v_t_23
T_5_5_sp12_h_l_0
T_8_5_lc_trk_g1_0
T_8_5_input0_1
T_8_5_wire_bram/ram/RADDR_6

T_16_13_wire_logic_cluster/lc_4/out
T_16_5_sp12_v_t_23
T_17_5_sp12_h_l_0
T_25_5_lc_trk_g0_3
T_25_5_input0_1
T_25_5_wire_bram/ram/RADDR_6

End 

Net : M_this_map_ram_read_data_0
T_25_26_wire_bram/ram/RDATA_1
T_25_23_sp4_v_t_36
T_22_23_sp4_h_l_7
T_18_23_sp4_h_l_10
T_17_19_sp4_v_t_47
T_17_15_sp4_v_t_36
T_17_11_sp4_v_t_36
T_16_13_lc_trk_g0_1
T_16_13_wire_logic_cluster/lc_4/in_1

End 

Net : this_ppu.M_state_qZ0Z_4
T_13_15_wire_logic_cluster/lc_3/out
T_12_14_lc_trk_g2_3
T_12_14_input_2_5
T_12_14_wire_logic_cluster/lc_5/in_2

T_13_15_wire_logic_cluster/lc_3/out
T_13_14_sp12_v_t_22
T_13_20_lc_trk_g3_5
T_13_20_wire_logic_cluster/lc_6/in_0

T_13_15_wire_logic_cluster/lc_3/out
T_13_14_sp4_v_t_38
T_12_17_lc_trk_g2_6
T_12_17_wire_logic_cluster/lc_6/in_0

T_13_15_wire_logic_cluster/lc_3/out
T_13_14_sp12_v_t_22
T_13_20_lc_trk_g3_5
T_13_20_wire_logic_cluster/lc_1/in_3

T_13_15_wire_logic_cluster/lc_3/out
T_11_15_sp4_h_l_3
T_10_15_sp4_v_t_44
T_10_19_lc_trk_g1_1
T_10_19_wire_logic_cluster/lc_6/in_0

T_13_15_wire_logic_cluster/lc_3/out
T_7_15_sp12_h_l_1
T_9_15_lc_trk_g1_6
T_9_15_wire_logic_cluster/lc_2/in_3

T_13_15_wire_logic_cluster/lc_3/out
T_11_15_sp4_h_l_3
T_11_15_lc_trk_g0_6
T_11_15_wire_logic_cluster/lc_0/in_0

T_13_15_wire_logic_cluster/lc_3/out
T_13_15_lc_trk_g2_3
T_13_15_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.N_1188_1
T_10_18_wire_logic_cluster/lc_4/out
T_11_17_sp4_v_t_41
T_8_17_sp4_h_l_4
T_7_17_lc_trk_g0_4
T_7_17_wire_logic_cluster/lc_5/s_r

T_10_18_wire_logic_cluster/lc_4/out
T_11_17_sp4_v_t_41
T_8_17_sp4_h_l_4
T_7_17_lc_trk_g0_4
T_7_17_wire_logic_cluster/lc_5/s_r

T_10_18_wire_logic_cluster/lc_4/out
T_11_17_sp4_v_t_41
T_8_17_sp4_h_l_4
T_7_17_lc_trk_g0_4
T_7_17_wire_logic_cluster/lc_5/s_r

T_10_18_wire_logic_cluster/lc_4/out
T_11_17_sp4_v_t_41
T_8_17_sp4_h_l_4
T_7_17_lc_trk_g0_4
T_7_17_wire_logic_cluster/lc_5/s_r

T_10_18_wire_logic_cluster/lc_4/out
T_11_17_sp4_v_t_41
T_8_17_sp4_h_l_4
T_7_17_lc_trk_g0_4
T_7_17_wire_logic_cluster/lc_5/s_r

T_10_18_wire_logic_cluster/lc_4/out
T_11_17_sp4_v_t_41
T_8_17_sp4_h_l_4
T_7_17_lc_trk_g0_4
T_7_17_wire_logic_cluster/lc_5/s_r

T_10_18_wire_logic_cluster/lc_4/out
T_11_17_sp4_v_t_41
T_8_17_sp4_h_l_4
T_7_17_lc_trk_g0_4
T_7_17_wire_logic_cluster/lc_5/s_r

T_10_18_wire_logic_cluster/lc_4/out
T_8_18_sp4_h_l_5
T_7_18_lc_trk_g1_5
T_7_18_wire_logic_cluster/lc_5/s_r

T_10_18_wire_logic_cluster/lc_4/out
T_10_17_lc_trk_g0_4
T_10_17_wire_logic_cluster/lc_5/s_r

T_10_18_wire_logic_cluster/lc_4/out
T_10_17_lc_trk_g0_4
T_10_17_wire_logic_cluster/lc_5/s_r

End 

Net : this_vga_signals.mult1_un89_sum_axbxc3_0_cascade_
T_5_17_wire_logic_cluster/lc_3/ltout
T_5_17_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_ppu_spr_addr_4
T_10_19_wire_logic_cluster/lc_1/out
T_6_19_sp12_h_l_1
T_18_19_sp12_h_l_1
T_22_19_sp4_h_l_4
T_25_15_sp4_v_t_41
T_25_11_sp4_v_t_41
T_25_7_sp4_v_t_41
T_25_3_sp4_v_t_41
T_25_0_span4_vert_24
T_25_3_lc_trk_g1_0
T_25_3_input0_3
T_25_3_wire_bram/ram/RADDR_4

T_10_19_wire_logic_cluster/lc_1/out
T_6_19_sp12_h_l_1
T_18_19_sp12_h_l_1
T_22_19_sp4_h_l_4
T_25_15_sp4_v_t_41
T_25_11_sp4_v_t_41
T_25_7_sp4_v_t_41
T_25_3_sp4_v_t_41
T_25_0_span4_vert_24
T_25_1_lc_trk_g3_0
T_25_1_input0_3
T_25_1_wire_bram/ram/RADDR_4

T_10_19_wire_logic_cluster/lc_1/out
T_6_19_sp12_h_l_1
T_18_19_sp12_h_l_1
T_22_19_sp4_h_l_4
T_25_15_sp4_v_t_41
T_25_11_sp4_v_t_41
T_25_7_sp4_v_t_41
T_25_3_sp4_v_t_41
T_25_5_lc_trk_g3_4
T_25_5_input0_3
T_25_5_wire_bram/ram/RADDR_4

T_10_19_wire_logic_cluster/lc_1/out
T_6_19_sp12_h_l_1
T_5_7_sp12_v_t_22
T_6_7_sp12_h_l_1
T_6_7_sp4_h_l_0
T_9_3_sp4_v_t_43
T_9_0_span4_vert_26
T_8_3_lc_trk_g1_2
T_8_3_input0_3
T_8_3_wire_bram/ram/RADDR_4

T_10_19_wire_logic_cluster/lc_1/out
T_6_19_sp12_h_l_1
T_5_7_sp12_v_t_22
T_6_7_sp12_h_l_1
T_6_7_sp4_h_l_0
T_9_3_sp4_v_t_43
T_9_0_span4_vert_26
T_8_1_lc_trk_g1_2
T_8_1_input0_3
T_8_1_wire_bram/ram/RADDR_4

T_10_19_wire_logic_cluster/lc_1/out
T_6_19_sp12_h_l_1
T_18_19_sp12_h_l_1
T_22_19_sp4_h_l_4
T_25_15_sp4_v_t_41
T_25_11_sp4_v_t_41
T_25_7_sp4_v_t_41
T_25_9_lc_trk_g3_4
T_25_9_input0_3
T_25_9_wire_bram/ram/RADDR_4

T_10_19_wire_logic_cluster/lc_1/out
T_6_19_sp12_h_l_1
T_18_19_sp12_h_l_1
T_22_19_sp4_h_l_4
T_25_15_sp4_v_t_41
T_25_11_sp4_v_t_41
T_26_11_sp4_h_l_4
T_25_11_lc_trk_g1_4
T_25_11_input0_3
T_25_11_wire_bram/ram/RADDR_4

T_10_19_wire_logic_cluster/lc_1/out
T_6_19_sp12_h_l_1
T_5_7_sp12_v_t_22
T_6_7_sp12_h_l_1
T_6_7_sp4_h_l_0
T_9_3_sp4_v_t_43
T_8_5_lc_trk_g1_6
T_8_5_input0_3
T_8_5_wire_bram/ram/RADDR_4

T_10_19_wire_logic_cluster/lc_1/out
T_6_19_sp12_h_l_1
T_18_19_sp12_h_l_1
T_22_19_sp4_h_l_4
T_25_15_sp4_v_t_41
T_25_11_sp4_v_t_41
T_25_13_lc_trk_g3_4
T_25_13_input0_3
T_25_13_wire_bram/ram/RADDR_4

T_10_19_wire_logic_cluster/lc_1/out
T_6_19_sp12_h_l_1
T_18_19_sp12_h_l_1
T_22_19_sp4_h_l_4
T_25_15_sp4_v_t_41
T_26_15_sp4_h_l_9
T_25_15_lc_trk_g0_1
T_25_15_input0_3
T_25_15_wire_bram/ram/RADDR_4

T_10_19_wire_logic_cluster/lc_1/out
T_6_19_sp12_h_l_1
T_5_7_sp12_v_t_22
T_6_7_sp12_h_l_1
T_18_7_sp12_h_l_1
T_25_7_lc_trk_g0_1
T_25_7_input0_3
T_25_7_wire_bram/ram/RADDR_4

T_10_19_wire_logic_cluster/lc_1/out
T_6_19_sp12_h_l_1
T_18_19_sp12_h_l_1
T_22_19_sp4_h_l_4
T_25_15_sp4_v_t_41
T_25_17_lc_trk_g3_4
T_25_17_input0_3
T_25_17_wire_bram/ram/RADDR_4

T_10_19_wire_logic_cluster/lc_1/out
T_6_19_sp12_h_l_1
T_5_7_sp12_v_t_22
T_6_7_sp12_h_l_1
T_8_7_lc_trk_g1_6
T_8_7_input0_3
T_8_7_wire_bram/ram/RADDR_4

T_10_19_wire_logic_cluster/lc_1/out
T_9_19_sp4_h_l_10
T_8_19_sp4_v_t_47
T_8_23_sp4_v_t_47
T_8_25_lc_trk_g3_2
T_8_25_input0_3
T_8_25_wire_bram/ram/RADDR_4

T_10_19_wire_logic_cluster/lc_1/out
T_9_19_sp4_h_l_10
T_8_19_sp4_v_t_47
T_8_23_sp4_v_t_36
T_8_27_lc_trk_g0_1
T_8_27_input0_3
T_8_27_wire_bram/ram/RADDR_4

T_10_19_wire_logic_cluster/lc_1/out
T_9_19_sp4_h_l_10
T_8_19_sp4_v_t_47
T_8_23_lc_trk_g1_2
T_8_23_input0_3
T_8_23_wire_bram/ram/RADDR_4

End 

Net : this_vga_signals.M_hcounter_qZ0Z_0
T_10_17_wire_logic_cluster/lc_2/out
T_9_17_lc_trk_g2_2
T_9_17_wire_logic_cluster/lc_1/in_1

T_10_17_wire_logic_cluster/lc_2/out
T_5_17_sp12_h_l_0
T_5_17_lc_trk_g0_3
T_5_17_wire_logic_cluster/lc_2/in_1

T_10_17_wire_logic_cluster/lc_2/out
T_5_17_sp12_h_l_0
T_7_17_lc_trk_g1_7
T_7_17_input_2_0
T_7_17_wire_logic_cluster/lc_0/in_2

T_10_17_wire_logic_cluster/lc_2/out
T_10_17_lc_trk_g2_2
T_10_17_wire_logic_cluster/lc_2/in_0

T_10_17_wire_logic_cluster/lc_2/out
T_10_17_lc_trk_g2_2
T_10_17_wire_logic_cluster/lc_1/in_1

T_10_17_wire_logic_cluster/lc_2/out
T_5_17_sp12_h_l_0
T_4_17_sp12_v_t_23
T_4_19_lc_trk_g2_4
T_4_19_wire_logic_cluster/lc_5/in_3

End 

Net : this_ppu.M_state_qZ0Z_6
T_13_15_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_5/in_3

T_13_15_wire_logic_cluster/lc_5/out
T_14_13_sp4_v_t_38
T_14_16_lc_trk_g0_6
T_14_16_wire_logic_cluster/lc_2/in_0

T_13_15_wire_logic_cluster/lc_5/out
T_12_16_lc_trk_g1_5
T_12_16_wire_logic_cluster/lc_2/in_0

End 

Net : this_ppu.M_pixel_cnt_q_RNO_0Z0Z_2
T_12_20_wire_logic_cluster/lc_2/out
T_12_19_lc_trk_g1_2
T_12_19_wire_logic_cluster/lc_2/in_3

End 

Net : this_ppu.un1_M_pixel_cnt_q_1_cry_1
T_12_20_wire_logic_cluster/lc_1/cout
T_12_20_wire_logic_cluster/lc_2/in_3

Net : M_this_ppu_spr_addr_9
T_13_11_wire_logic_cluster/lc_0/out
T_10_11_sp12_h_l_0
T_19_11_sp4_h_l_11
T_22_7_sp4_v_t_46
T_23_7_sp4_h_l_11
T_26_3_sp4_v_t_46
T_26_0_span4_vert_31
T_25_3_lc_trk_g1_7
T_25_3_input2_6
T_25_3_wire_bram/ram/RADDR_9

T_13_11_wire_logic_cluster/lc_0/out
T_10_11_sp12_h_l_0
T_19_11_sp4_h_l_11
T_22_7_sp4_v_t_46
T_23_7_sp4_h_l_11
T_26_3_sp4_v_t_46
T_26_0_span4_vert_31
T_25_1_lc_trk_g1_7
T_25_1_input2_6
T_25_1_wire_bram/ram/RADDR_9

T_13_11_wire_logic_cluster/lc_0/out
T_10_11_sp12_h_l_0
T_19_11_sp4_h_l_11
T_23_11_sp4_h_l_7
T_26_11_sp4_v_t_42
T_26_15_sp4_v_t_38
T_25_17_lc_trk_g1_3
T_25_17_input2_6
T_25_17_wire_bram/ram/RADDR_9

T_13_11_wire_logic_cluster/lc_0/out
T_10_11_sp12_h_l_0
T_19_11_sp4_h_l_11
T_22_7_sp4_v_t_46
T_23_7_sp4_h_l_11
T_26_3_sp4_v_t_46
T_25_5_lc_trk_g0_0
T_25_5_input2_6
T_25_5_wire_bram/ram/RADDR_9

T_13_11_wire_logic_cluster/lc_0/out
T_10_11_sp12_h_l_0
T_9_11_sp12_v_t_23
T_9_19_sp4_v_t_37
T_9_23_sp4_v_t_45
T_8_25_lc_trk_g2_0
T_8_25_input2_6
T_8_25_wire_bram/ram/RADDR_9

T_13_11_wire_logic_cluster/lc_0/out
T_10_11_sp12_h_l_0
T_9_11_sp12_v_t_23
T_9_19_sp4_v_t_37
T_9_23_sp4_v_t_38
T_8_27_lc_trk_g1_3
T_8_27_input2_6
T_8_27_wire_bram/ram/RADDR_9

T_13_11_wire_logic_cluster/lc_0/out
T_10_11_sp12_h_l_0
T_19_11_sp4_h_l_11
T_23_11_sp4_h_l_7
T_26_11_sp4_v_t_37
T_25_13_lc_trk_g0_0
T_25_13_input2_6
T_25_13_wire_bram/ram/RADDR_9

T_13_11_wire_logic_cluster/lc_0/out
T_10_11_sp12_h_l_0
T_19_11_sp4_h_l_11
T_23_11_sp4_h_l_7
T_26_7_sp4_v_t_36
T_25_9_lc_trk_g1_1
T_25_9_input2_6
T_25_9_wire_bram/ram/RADDR_9

T_13_11_wire_logic_cluster/lc_0/out
T_10_11_sp12_h_l_0
T_19_11_sp4_h_l_11
T_23_11_sp4_h_l_7
T_26_11_sp4_v_t_42
T_25_15_lc_trk_g1_7
T_25_15_input2_6
T_25_15_wire_bram/ram/RADDR_9

T_13_11_wire_logic_cluster/lc_0/out
T_10_11_sp12_h_l_0
T_19_11_sp4_h_l_11
T_22_7_sp4_v_t_46
T_23_7_sp4_h_l_11
T_25_7_lc_trk_g2_6
T_25_7_input2_6
T_25_7_wire_bram/ram/RADDR_9

T_13_11_wire_logic_cluster/lc_0/out
T_10_11_sp12_h_l_0
T_9_11_sp12_v_t_23
T_0_23_span12_horz_7
T_8_23_lc_trk_g1_7
T_8_23_input2_6
T_8_23_wire_bram/ram/RADDR_9

T_13_11_wire_logic_cluster/lc_0/out
T_13_7_sp4_v_t_37
T_10_7_sp4_h_l_0
T_9_3_sp4_v_t_37
T_9_0_span4_vert_32
T_8_3_lc_trk_g2_0
T_8_3_input2_6
T_8_3_wire_bram/ram/RADDR_9

T_13_11_wire_logic_cluster/lc_0/out
T_13_7_sp4_v_t_37
T_10_7_sp4_h_l_0
T_9_3_sp4_v_t_37
T_9_0_span4_vert_32
T_8_1_lc_trk_g2_0
T_8_1_input2_6
T_8_1_wire_bram/ram/RADDR_9

T_13_11_wire_logic_cluster/lc_0/out
T_10_11_sp12_h_l_0
T_19_11_sp4_h_l_11
T_23_11_sp4_h_l_7
T_25_11_lc_trk_g2_2
T_25_11_input2_6
T_25_11_wire_bram/ram/RADDR_9

T_13_11_wire_logic_cluster/lc_0/out
T_13_7_sp4_v_t_37
T_10_7_sp4_h_l_0
T_9_3_sp4_v_t_37
T_8_5_lc_trk_g0_0
T_8_5_input2_6
T_8_5_wire_bram/ram/RADDR_9

T_13_11_wire_logic_cluster/lc_0/out
T_13_7_sp4_v_t_37
T_10_7_sp4_h_l_0
T_6_7_sp4_h_l_3
T_8_7_lc_trk_g2_6
T_8_7_input2_6
T_8_7_wire_bram/ram/RADDR_9

End 

Net : M_this_map_ram_read_data_3
T_25_25_wire_bram/ram/RDATA_13
T_20_25_sp12_h_l_0
T_19_13_sp12_v_t_23
T_19_11_sp4_v_t_47
T_16_11_sp4_h_l_4
T_12_11_sp4_h_l_4
T_13_11_lc_trk_g3_4
T_13_11_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_spr_ram_write_en_0_i_1_0
T_15_15_wire_logic_cluster/lc_4/out
T_15_14_sp4_v_t_40
T_12_14_sp4_h_l_11
T_11_14_lc_trk_g0_3
T_11_14_wire_logic_cluster/lc_0/in_3

T_15_15_wire_logic_cluster/lc_4/out
T_15_7_sp12_v_t_23
T_16_7_sp12_h_l_0
T_19_7_lc_trk_g0_0
T_19_7_wire_logic_cluster/lc_3/in_1

T_15_15_wire_logic_cluster/lc_4/out
T_15_13_sp4_v_t_37
T_15_9_sp4_v_t_45
T_12_9_sp4_h_l_2
T_11_5_sp4_v_t_42
T_11_7_lc_trk_g2_7
T_11_7_wire_logic_cluster/lc_2/in_3

T_15_15_wire_logic_cluster/lc_4/out
T_15_7_sp12_v_t_23
T_16_7_sp12_h_l_0
T_18_7_lc_trk_g1_7
T_18_7_wire_logic_cluster/lc_3/in_3

T_15_15_wire_logic_cluster/lc_4/out
T_15_13_sp4_v_t_37
T_15_9_sp4_v_t_45
T_12_9_sp4_h_l_2
T_11_9_lc_trk_g1_2
T_11_9_wire_logic_cluster/lc_6/in_3

T_15_15_wire_logic_cluster/lc_4/out
T_15_13_sp4_v_t_37
T_16_13_sp4_h_l_5
T_20_13_sp4_h_l_1
T_20_13_lc_trk_g1_4
T_20_13_wire_logic_cluster/lc_0/in_3

T_15_15_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_45
T_16_11_sp4_h_l_1
T_20_11_sp4_h_l_9
T_20_11_lc_trk_g1_4
T_20_11_wire_logic_cluster/lc_4/in_3

End 

Net : M_this_delay_clk_out_0
T_14_20_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g0_5
T_15_20_wire_logic_cluster/lc_6/in_3

T_14_20_wire_logic_cluster/lc_5/out
T_14_19_sp4_v_t_42
T_13_22_lc_trk_g3_2
T_13_22_wire_logic_cluster/lc_2/in_1

T_14_20_wire_logic_cluster/lc_5/out
T_14_20_lc_trk_g3_5
T_14_20_wire_logic_cluster/lc_3/in_3

T_14_20_wire_logic_cluster/lc_5/out
T_14_20_lc_trk_g3_5
T_14_20_wire_logic_cluster/lc_1/in_1

T_14_20_wire_logic_cluster/lc_5/out
T_14_20_lc_trk_g3_5
T_14_20_wire_logic_cluster/lc_2/in_0

End 

Net : N_220_0
T_15_20_wire_logic_cluster/lc_6/out
T_15_14_sp12_v_t_23
T_15_15_lc_trk_g3_7
T_15_15_wire_logic_cluster/lc_4/in_0

T_15_20_wire_logic_cluster/lc_6/out
T_14_20_sp4_h_l_4
T_18_20_sp4_h_l_4
T_20_20_lc_trk_g2_1
T_20_20_wire_logic_cluster/lc_0/in_3

T_15_20_wire_logic_cluster/lc_6/out
T_14_20_sp4_h_l_4
T_17_20_sp4_v_t_41
T_17_21_lc_trk_g3_1
T_17_21_input_2_0
T_17_21_wire_logic_cluster/lc_0/in_2

T_15_20_wire_logic_cluster/lc_6/out
T_14_20_sp4_h_l_4
T_17_20_sp4_v_t_41
T_17_23_lc_trk_g0_1
T_17_23_wire_logic_cluster/lc_0/in_1

T_15_20_wire_logic_cluster/lc_6/out
T_14_20_sp4_h_l_4
T_17_16_sp4_v_t_47
T_17_12_sp4_v_t_43
T_17_15_lc_trk_g1_3
T_17_15_wire_logic_cluster/lc_1/in_1

T_15_20_wire_logic_cluster/lc_6/out
T_14_20_sp4_h_l_4
T_13_20_sp4_v_t_47
T_13_24_lc_trk_g1_2
T_13_24_wire_logic_cluster/lc_4/in_1

T_15_20_wire_logic_cluster/lc_6/out
T_14_20_sp4_h_l_4
T_18_20_sp4_h_l_4
T_21_20_sp4_v_t_41
T_21_21_lc_trk_g2_1
T_21_21_input_2_1
T_21_21_wire_logic_cluster/lc_1/in_2

T_15_20_wire_logic_cluster/lc_6/out
T_14_20_sp4_h_l_4
T_18_20_sp4_h_l_4
T_21_20_sp4_v_t_41
T_20_21_lc_trk_g3_1
T_20_21_wire_logic_cluster/lc_1/in_1

T_15_20_wire_logic_cluster/lc_6/out
T_16_19_sp4_v_t_45
T_17_23_sp4_h_l_8
T_19_23_lc_trk_g3_5
T_19_23_wire_logic_cluster/lc_3/in_1

T_15_20_wire_logic_cluster/lc_6/out
T_14_20_sp4_h_l_4
T_13_20_sp4_v_t_47
T_13_21_lc_trk_g2_7
T_13_21_wire_logic_cluster/lc_2/in_1

T_15_20_wire_logic_cluster/lc_6/out
T_16_20_lc_trk_g1_6
T_16_20_wire_logic_cluster/lc_3/in_0

T_15_20_wire_logic_cluster/lc_6/out
T_14_20_lc_trk_g3_6
T_14_20_wire_logic_cluster/lc_7/in_0

T_15_20_wire_logic_cluster/lc_6/out
T_14_20_sp4_h_l_4
T_18_20_sp4_h_l_4
T_20_20_lc_trk_g2_1
T_20_20_wire_logic_cluster/lc_1/in_0

T_15_20_wire_logic_cluster/lc_6/out
T_14_20_sp4_h_l_4
T_18_20_sp4_h_l_4
T_20_20_lc_trk_g2_1
T_20_20_wire_logic_cluster/lc_6/in_1

T_15_20_wire_logic_cluster/lc_6/out
T_14_20_sp4_h_l_4
T_17_20_sp4_v_t_41
T_16_22_lc_trk_g0_4
T_16_22_wire_logic_cluster/lc_5/in_1

T_15_20_wire_logic_cluster/lc_6/out
T_14_20_sp4_h_l_4
T_17_20_sp4_v_t_41
T_16_22_lc_trk_g1_4
T_16_22_wire_logic_cluster/lc_6/in_3

T_15_20_wire_logic_cluster/lc_6/out
T_14_20_sp12_h_l_0
T_22_20_lc_trk_g1_3
T_22_20_wire_logic_cluster/lc_5/in_3

T_15_20_wire_logic_cluster/lc_6/out
T_15_18_sp4_v_t_41
T_14_22_lc_trk_g1_4
T_14_22_wire_logic_cluster/lc_0/in_1

T_15_20_wire_logic_cluster/lc_6/out
T_15_20_lc_trk_g3_6
T_15_20_wire_logic_cluster/lc_7/in_0

End 

Net : this_spr_ram.mem_WE_0
T_11_14_wire_logic_cluster/lc_0/out
T_8_14_sp12_h_l_0
T_7_14_sp12_v_t_23
T_8_26_sp12_h_l_0
T_9_26_sp4_h_l_3
T_8_26_sp4_v_t_38
T_8_28_lc_trk_g3_3
T_8_28_wire_bram/ram/WCLKE

T_11_14_wire_logic_cluster/lc_0/out
T_8_14_sp12_h_l_0
T_7_14_sp12_v_t_23
T_8_26_sp12_h_l_0
T_8_26_lc_trk_g1_3
T_8_26_wire_bram/ram/WCLKE

End 

Net : this_ppu.M_surface_x_qZ0Z_2
T_13_17_wire_logic_cluster/lc_5/out
T_14_17_sp4_h_l_10
T_15_17_lc_trk_g2_2
T_15_17_input_2_2
T_15_17_wire_logic_cluster/lc_2/in_2

T_13_17_wire_logic_cluster/lc_5/out
T_13_17_lc_trk_g3_5
T_13_17_wire_logic_cluster/lc_7/in_1

T_13_17_wire_logic_cluster/lc_5/out
T_13_16_lc_trk_g0_5
T_13_16_wire_logic_cluster/lc_3/in_0

T_13_17_wire_logic_cluster/lc_5/out
T_13_17_lc_trk_g3_5
T_13_17_wire_logic_cluster/lc_1/in_3

T_13_17_wire_logic_cluster/lc_5/out
T_13_17_lc_trk_g3_5
T_13_17_wire_logic_cluster/lc_5/in_3

End 

Net : M_this_ppu_spr_addr_1
T_15_17_wire_logic_cluster/lc_1/out
T_11_17_sp12_h_l_1
T_23_17_sp12_h_l_1
T_23_17_sp4_h_l_0
T_26_13_sp4_v_t_37
T_23_13_sp4_h_l_6
T_26_9_sp4_v_t_37
T_23_9_sp4_h_l_6
T_26_5_sp4_v_t_43
T_26_1_sp4_v_t_43
T_23_1_sp4_h_l_0
T_25_1_lc_trk_g3_5
T_25_1_input0_6
T_25_1_wire_bram/ram/RADDR_1

T_15_17_wire_logic_cluster/lc_1/out
T_11_17_sp12_h_l_1
T_23_17_sp12_h_l_1
T_23_17_sp4_h_l_0
T_26_13_sp4_v_t_37
T_23_13_sp4_h_l_6
T_26_9_sp4_v_t_37
T_23_9_sp4_h_l_6
T_26_5_sp4_v_t_43
T_26_1_sp4_v_t_43
T_25_3_lc_trk_g0_6
T_25_3_input0_6
T_25_3_wire_bram/ram/RADDR_1

T_15_17_wire_logic_cluster/lc_1/out
T_11_17_sp12_h_l_1
T_23_17_sp12_h_l_1
T_23_17_sp4_h_l_0
T_26_13_sp4_v_t_37
T_23_13_sp4_h_l_6
T_26_9_sp4_v_t_37
T_23_9_sp4_h_l_6
T_26_5_sp4_v_t_43
T_25_7_lc_trk_g0_6
T_25_7_input0_6
T_25_7_wire_bram/ram/RADDR_1

T_15_17_wire_logic_cluster/lc_1/out
T_11_17_sp12_h_l_1
T_23_17_sp12_h_l_1
T_23_17_sp4_h_l_0
T_26_13_sp4_v_t_37
T_23_13_sp4_h_l_6
T_26_9_sp4_v_t_37
T_23_9_sp4_h_l_6
T_25_9_lc_trk_g3_3
T_25_9_input0_6
T_25_9_wire_bram/ram/RADDR_1

T_15_17_wire_logic_cluster/lc_1/out
T_11_17_sp12_h_l_1
T_23_17_sp12_h_l_1
T_23_17_sp4_h_l_0
T_26_13_sp4_v_t_37
T_23_13_sp4_h_l_6
T_26_9_sp4_v_t_37
T_25_11_lc_trk_g0_0
T_25_11_input0_6
T_25_11_wire_bram/ram/RADDR_1

T_15_17_wire_logic_cluster/lc_1/out
T_15_14_sp12_v_t_22
T_15_2_sp12_v_t_22
T_15_1_sp4_v_t_46
T_12_1_sp4_h_l_11
T_8_1_sp4_h_l_7
T_8_1_lc_trk_g0_2
T_8_1_input0_6
T_8_1_wire_bram/ram/RADDR_1

T_15_17_wire_logic_cluster/lc_1/out
T_11_17_sp12_h_l_1
T_23_17_sp12_h_l_1
T_23_17_sp4_h_l_0
T_26_13_sp4_v_t_37
T_23_13_sp4_h_l_6
T_25_13_lc_trk_g3_3
T_25_13_input0_6
T_25_13_wire_bram/ram/RADDR_1

T_15_17_wire_logic_cluster/lc_1/out
T_15_15_sp4_v_t_47
T_12_15_sp4_h_l_10
T_11_11_sp4_v_t_38
T_11_7_sp4_v_t_43
T_11_3_sp4_v_t_43
T_8_3_sp4_h_l_6
T_8_3_lc_trk_g1_3
T_8_3_input0_6
T_8_3_wire_bram/ram/RADDR_1

T_15_17_wire_logic_cluster/lc_1/out
T_11_17_sp12_h_l_1
T_23_17_sp12_h_l_1
T_23_17_sp4_h_l_0
T_26_13_sp4_v_t_37
T_25_15_lc_trk_g0_0
T_25_15_input0_6
T_25_15_wire_bram/ram/RADDR_1

T_15_17_wire_logic_cluster/lc_1/out
T_15_15_sp4_v_t_47
T_15_19_sp4_v_t_43
T_12_23_sp4_h_l_11
T_11_23_sp4_v_t_40
T_8_27_sp4_h_l_10
T_8_27_lc_trk_g1_7
T_8_27_input0_6
T_8_27_wire_bram/ram/RADDR_1

T_15_17_wire_logic_cluster/lc_1/out
T_15_15_sp4_v_t_47
T_12_15_sp4_h_l_10
T_11_11_sp4_v_t_38
T_11_7_sp4_v_t_43
T_8_7_sp4_h_l_6
T_8_7_lc_trk_g1_3
T_8_7_input0_6
T_8_7_wire_bram/ram/RADDR_1

T_15_17_wire_logic_cluster/lc_1/out
T_15_14_sp12_v_t_22
T_15_21_sp4_v_t_38
T_12_25_sp4_h_l_3
T_8_25_sp4_h_l_6
T_8_25_lc_trk_g1_3
T_8_25_input0_6
T_8_25_wire_bram/ram/RADDR_1

T_15_17_wire_logic_cluster/lc_1/out
T_11_17_sp12_h_l_1
T_22_5_sp12_v_t_22
T_23_5_sp12_h_l_1
T_25_5_lc_trk_g0_6
T_25_5_input0_6
T_25_5_wire_bram/ram/RADDR_1

T_15_17_wire_logic_cluster/lc_1/out
T_11_17_sp12_h_l_1
T_10_5_sp12_v_t_22
T_0_5_span12_horz_5
T_8_5_lc_trk_g1_5
T_8_5_input0_6
T_8_5_wire_bram/ram/RADDR_1

T_15_17_wire_logic_cluster/lc_1/out
T_15_15_sp4_v_t_47
T_15_19_sp4_v_t_43
T_12_23_sp4_h_l_11
T_8_23_sp4_h_l_7
T_8_23_lc_trk_g0_2
T_8_23_input0_6
T_8_23_wire_bram/ram/RADDR_1

T_15_17_wire_logic_cluster/lc_1/out
T_11_17_sp12_h_l_1
T_23_17_sp12_h_l_1
T_25_17_lc_trk_g0_6
T_25_17_input0_6
T_25_17_wire_bram/ram/RADDR_1

End 

Net : N_58_0_cascade_
T_13_19_wire_logic_cluster/lc_2/ltout
T_13_19_wire_logic_cluster/lc_3/in_2

End 

Net : this_ppu.M_oam_cache_cnt_d_0_sqmuxa_i_2_0
T_13_19_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_46
T_12_17_lc_trk_g3_6
T_12_17_wire_logic_cluster/lc_6/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_47
T_14_17_lc_trk_g2_7
T_14_17_wire_logic_cluster/lc_1/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_12_15_sp4_v_t_46
T_11_17_lc_trk_g0_0
T_11_17_wire_logic_cluster/lc_2/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_12_15_sp4_v_t_46
T_11_17_lc_trk_g0_0
T_11_17_wire_logic_cluster/lc_7/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_12_15_sp4_v_t_46
T_11_18_lc_trk_g3_6
T_11_18_input_2_7
T_11_18_wire_logic_cluster/lc_7/in_2

T_13_19_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_46
T_13_17_lc_trk_g3_6
T_13_17_wire_logic_cluster/lc_5/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_46
T_12_17_lc_trk_g3_6
T_12_17_wire_logic_cluster/lc_1/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_47
T_14_17_lc_trk_g2_7
T_14_17_wire_logic_cluster/lc_3/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_13_15_sp4_v_t_43
T_13_16_lc_trk_g3_3
T_13_16_wire_logic_cluster/lc_1/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_47
T_14_17_lc_trk_g2_7
T_14_17_wire_logic_cluster/lc_0/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_46
T_13_17_lc_trk_g3_6
T_13_17_wire_logic_cluster/lc_2/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_13_15_sp4_v_t_43
T_13_16_lc_trk_g2_3
T_13_16_wire_logic_cluster/lc_4/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_13_15_sp4_v_t_43
T_13_16_lc_trk_g2_3
T_13_16_wire_logic_cluster/lc_6/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_47
T_14_17_lc_trk_g2_7
T_14_17_wire_logic_cluster/lc_4/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_47
T_14_17_lc_trk_g2_7
T_14_17_wire_logic_cluster/lc_2/in_3

End 

Net : this_ppu.N_784_0
T_12_17_wire_logic_cluster/lc_6/out
T_12_16_lc_trk_g0_6
T_12_16_wire_logic_cluster/lc_5/in_3

T_12_17_wire_logic_cluster/lc_6/out
T_12_16_sp4_v_t_44
T_9_20_sp4_h_l_2
T_9_20_lc_trk_g0_7
T_9_20_wire_logic_cluster/lc_5/in_0

T_12_17_wire_logic_cluster/lc_6/out
T_12_16_sp4_v_t_44
T_9_20_sp4_h_l_2
T_9_20_lc_trk_g0_7
T_9_20_wire_logic_cluster/lc_2/in_1

T_12_17_wire_logic_cluster/lc_6/out
T_12_16_sp4_v_t_44
T_9_20_sp4_h_l_2
T_9_20_lc_trk_g0_7
T_9_20_wire_logic_cluster/lc_0/in_1

End 

Net : this_start_data_delay.M_last_qZ0
T_14_20_wire_logic_cluster/lc_2/out
T_15_20_lc_trk_g1_2
T_15_20_wire_logic_cluster/lc_6/in_1

T_14_20_wire_logic_cluster/lc_2/out
T_14_19_sp4_v_t_36
T_13_22_lc_trk_g2_4
T_13_22_wire_logic_cluster/lc_2/in_0

T_14_20_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g2_2
T_14_20_wire_logic_cluster/lc_3/in_1

T_14_20_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g3_2
T_14_20_wire_logic_cluster/lc_1/in_0

T_14_20_wire_logic_cluster/lc_2/out
T_15_21_lc_trk_g2_2
T_15_21_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_ppu_map_addr_9
T_14_19_wire_logic_cluster/lc_0/out
T_15_19_sp4_h_l_0
T_11_19_sp4_h_l_3
T_10_19_sp4_v_t_44
T_9_21_lc_trk_g0_2
T_9_21_wire_logic_cluster/lc_7/in_1

T_14_19_wire_logic_cluster/lc_0/out
T_14_15_sp12_v_t_23
T_15_27_sp12_h_l_0
T_25_27_lc_trk_g1_7
T_25_27_input2_6
T_25_27_wire_bram/ram/RADDR_9
T_25_25_upADDR_9
T_25_25_wire_bram/ram/RADDR_9

T_14_19_wire_logic_cluster/lc_0/out
T_14_15_sp12_v_t_23
T_15_27_sp12_h_l_0
T_25_27_lc_trk_g1_7
T_25_27_input2_6
T_25_27_wire_bram/ram/RADDR_9

End 

Net : M_this_ppu_map_addr_2
T_13_17_wire_logic_cluster/lc_2/out
T_11_17_sp4_h_l_1
T_15_17_sp4_h_l_1
T_15_17_lc_trk_g1_4
T_15_17_input_2_5
T_15_17_wire_logic_cluster/lc_5/in_2

T_13_17_wire_logic_cluster/lc_2/out
T_13_15_sp12_v_t_23
T_14_27_sp12_h_l_0
T_26_27_sp12_h_l_0
T_25_27_lc_trk_g1_0
T_25_27_input0_5
T_25_27_wire_bram/ram/RADDR_2
T_25_25_upADDR_2
T_25_25_wire_bram/ram/RADDR_2

T_13_17_wire_logic_cluster/lc_2/out
T_13_16_lc_trk_g0_2
T_13_16_wire_logic_cluster/lc_7/in_1

T_13_17_wire_logic_cluster/lc_2/out
T_13_15_sp12_v_t_23
T_14_27_sp12_h_l_0
T_26_27_sp12_h_l_0
T_25_27_lc_trk_g1_0
T_25_27_input0_5
T_25_27_wire_bram/ram/RADDR_2

T_13_17_wire_logic_cluster/lc_2/out
T_13_16_lc_trk_g1_2
T_13_16_wire_logic_cluster/lc_0/in_1

T_13_17_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g3_2
T_13_17_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_3
T_16_15_wire_logic_cluster/lc_3/cout
T_16_15_wire_logic_cluster/lc_4/in_3

Net : this_vga_signals.un1_M_vcounter_q_cry_3_c_RNIJ5OHZ0
T_16_15_wire_logic_cluster/lc_4/out
T_17_15_sp4_h_l_8
T_20_15_sp4_v_t_45
T_19_16_lc_trk_g3_5
T_19_16_wire_logic_cluster/lc_0/in_0

T_16_15_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_41
T_18_18_sp4_h_l_10
T_17_18_lc_trk_g1_2
T_17_18_wire_logic_cluster/lc_3/in_0

T_16_15_wire_logic_cluster/lc_4/out
T_17_15_sp4_h_l_8
T_20_15_sp4_v_t_45
T_20_19_lc_trk_g1_0
T_20_19_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.M_pcounter_q_3_0
T_10_18_wire_logic_cluster/lc_3/out
T_10_18_lc_trk_g0_3
T_10_18_wire_logic_cluster/lc_0/in_3

End 

Net : this_spr_ram.mem_radregZ0Z_11
T_13_12_wire_logic_cluster/lc_5/out
T_14_8_sp4_v_t_46
T_13_9_lc_trk_g3_6
T_13_9_wire_logic_cluster/lc_6/in_1

T_13_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g2_5
T_12_12_wire_logic_cluster/lc_3/in_0

T_13_12_wire_logic_cluster/lc_5/out
T_13_10_sp4_v_t_39
T_10_10_sp4_h_l_2
T_12_10_lc_trk_g3_7
T_12_10_wire_logic_cluster/lc_0/in_0

T_13_12_wire_logic_cluster/lc_5/out
T_13_11_sp4_v_t_42
T_13_7_sp4_v_t_42
T_12_10_lc_trk_g3_2
T_12_10_wire_logic_cluster/lc_1/in_0

T_13_12_wire_logic_cluster/lc_5/out
T_13_5_sp12_v_t_22
T_13_10_lc_trk_g2_6
T_13_10_input_2_2
T_13_10_wire_logic_cluster/lc_2/in_2

T_13_12_wire_logic_cluster/lc_5/out
T_13_11_sp4_v_t_42
T_12_15_lc_trk_g1_7
T_12_15_wire_logic_cluster/lc_4/in_0

T_13_12_wire_logic_cluster/lc_5/out
T_13_11_sp4_v_t_42
T_10_15_sp4_h_l_7
T_12_15_lc_trk_g3_2
T_12_15_wire_logic_cluster/lc_5/in_0

T_13_12_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g0_5
T_12_13_wire_logic_cluster/lc_4/in_1

End 

Net : this_ppu.M_surface_x_qZ0Z_1
T_14_17_wire_logic_cluster/lc_0/out
T_15_17_lc_trk_g1_0
T_15_17_input_2_1
T_15_17_wire_logic_cluster/lc_1/in_2

T_14_17_wire_logic_cluster/lc_0/out
T_13_17_lc_trk_g2_0
T_13_17_wire_logic_cluster/lc_7/in_3

T_14_17_wire_logic_cluster/lc_0/out
T_13_16_lc_trk_g2_0
T_13_16_wire_logic_cluster/lc_3/in_1

T_14_17_wire_logic_cluster/lc_0/out
T_13_17_lc_trk_g2_0
T_13_17_wire_logic_cluster/lc_0/in_0

T_14_17_wire_logic_cluster/lc_0/out
T_14_17_lc_trk_g1_0
T_14_17_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_ppu_spr_addr_8
T_14_17_wire_logic_cluster/lc_7/out
T_12_17_sp12_h_l_1
T_22_17_sp4_h_l_10
T_25_13_sp4_v_t_47
T_25_9_sp4_v_t_47
T_25_5_sp4_v_t_36
T_25_1_sp4_v_t_44
T_25_0_span4_vert_0
T_25_1_lc_trk_g1_0
T_25_1_input2_7
T_25_1_wire_bram/ram/RADDR_8

T_14_17_wire_logic_cluster/lc_7/out
T_12_17_sp12_h_l_1
T_22_17_sp4_h_l_10
T_25_13_sp4_v_t_47
T_25_9_sp4_v_t_47
T_25_5_sp4_v_t_36
T_25_1_sp4_v_t_44
T_25_3_lc_trk_g2_1
T_25_3_input2_7
T_25_3_wire_bram/ram/RADDR_8

T_14_17_wire_logic_cluster/lc_7/out
T_12_17_sp12_h_l_1
T_22_17_sp4_h_l_10
T_25_13_sp4_v_t_47
T_25_9_sp4_v_t_47
T_25_5_sp4_v_t_36
T_26_5_sp4_h_l_1
T_25_5_lc_trk_g0_1
T_25_5_input2_7
T_25_5_wire_bram/ram/RADDR_8

T_14_17_wire_logic_cluster/lc_7/out
T_14_15_sp4_v_t_43
T_11_15_sp4_h_l_6
T_10_11_sp4_v_t_46
T_10_7_sp4_v_t_46
T_10_3_sp4_v_t_39
T_7_3_sp4_h_l_8
T_8_3_lc_trk_g3_0
T_8_3_input2_7
T_8_3_wire_bram/ram/RADDR_8

T_14_17_wire_logic_cluster/lc_7/out
T_12_17_sp12_h_l_1
T_22_17_sp4_h_l_10
T_25_13_sp4_v_t_47
T_25_9_sp4_v_t_47
T_25_5_sp4_v_t_36
T_25_7_lc_trk_g2_1
T_25_7_input2_7
T_25_7_wire_bram/ram/RADDR_8

T_14_17_wire_logic_cluster/lc_7/out
T_14_12_sp12_v_t_22
T_14_0_span12_vert_22
T_14_1_sp4_v_t_44
T_11_1_sp4_h_l_9
T_7_1_sp4_h_l_9
T_8_1_lc_trk_g2_1
T_8_1_input2_7
T_8_1_wire_bram/ram/RADDR_8

T_14_17_wire_logic_cluster/lc_7/out
T_12_17_sp12_h_l_1
T_22_17_sp4_h_l_10
T_25_13_sp4_v_t_47
T_25_9_sp4_v_t_47
T_26_9_sp4_h_l_10
T_25_9_lc_trk_g1_2
T_25_9_input2_7
T_25_9_wire_bram/ram/RADDR_8

T_14_17_wire_logic_cluster/lc_7/out
T_14_15_sp4_v_t_43
T_14_19_sp4_v_t_39
T_11_23_sp4_h_l_7
T_10_23_sp4_v_t_36
T_7_27_sp4_h_l_6
T_8_27_lc_trk_g3_6
T_8_27_input2_7
T_8_27_wire_bram/ram/RADDR_8

T_14_17_wire_logic_cluster/lc_7/out
T_14_15_sp4_v_t_43
T_11_15_sp4_h_l_6
T_10_11_sp4_v_t_46
T_10_7_sp4_v_t_46
T_7_7_sp4_h_l_5
T_8_7_lc_trk_g2_5
T_8_7_input2_7
T_8_7_wire_bram/ram/RADDR_8

T_14_17_wire_logic_cluster/lc_7/out
T_12_17_sp12_h_l_1
T_22_17_sp4_h_l_10
T_25_13_sp4_v_t_47
T_25_9_sp4_v_t_47
T_25_11_lc_trk_g3_2
T_25_11_input2_7
T_25_11_wire_bram/ram/RADDR_8

T_14_17_wire_logic_cluster/lc_7/out
T_12_17_sp12_h_l_1
T_22_17_sp4_h_l_10
T_25_13_sp4_v_t_47
T_26_13_sp4_h_l_3
T_25_13_lc_trk_g0_3
T_25_13_input2_7
T_25_13_wire_bram/ram/RADDR_8

T_14_17_wire_logic_cluster/lc_7/out
T_14_12_sp12_v_t_22
T_14_21_sp4_v_t_36
T_11_25_sp4_h_l_6
T_7_25_sp4_h_l_6
T_8_25_lc_trk_g3_6
T_8_25_input2_7
T_8_25_wire_bram/ram/RADDR_8

T_14_17_wire_logic_cluster/lc_7/out
T_12_17_sp12_h_l_1
T_11_5_sp12_v_t_22
T_0_5_span12_horz_2
T_8_5_lc_trk_g1_2
T_8_5_input2_7
T_8_5_wire_bram/ram/RADDR_8

T_14_17_wire_logic_cluster/lc_7/out
T_14_15_sp4_v_t_43
T_14_19_sp4_v_t_39
T_11_23_sp4_h_l_7
T_7_23_sp4_h_l_7
T_8_23_lc_trk_g2_7
T_8_23_input2_7
T_8_23_wire_bram/ram/RADDR_8

T_14_17_wire_logic_cluster/lc_7/out
T_12_17_sp12_h_l_1
T_22_17_sp4_h_l_10
T_25_13_sp4_v_t_47
T_25_15_lc_trk_g3_2
T_25_15_input2_7
T_25_15_wire_bram/ram/RADDR_8

T_14_17_wire_logic_cluster/lc_7/out
T_12_17_sp12_h_l_1
T_24_17_sp12_h_l_1
T_25_17_lc_trk_g0_5
T_25_17_input2_7
T_25_17_wire_bram/ram/RADDR_8

End 

Net : M_this_map_ram_read_data_2
T_25_25_wire_bram/ram/RDATA_9
T_16_25_sp12_h_l_0
T_15_13_sp12_v_t_23
T_15_13_sp4_v_t_45
T_14_17_lc_trk_g2_0
T_14_17_wire_logic_cluster/lc_7/in_1

End 

Net : M_this_ppu_spr_addr_2
T_15_17_wire_logic_cluster/lc_2/out
T_15_15_sp12_v_t_23
T_16_15_sp12_h_l_0
T_23_15_sp4_h_l_9
T_26_11_sp4_v_t_44
T_23_11_sp4_h_l_9
T_26_7_sp4_v_t_44
T_23_7_sp4_h_l_9
T_26_3_sp4_v_t_44
T_25_5_lc_trk_g2_1
T_25_5_input0_5
T_25_5_wire_bram/ram/RADDR_2

T_15_17_wire_logic_cluster/lc_2/out
T_15_15_sp12_v_t_23
T_16_15_sp12_h_l_0
T_23_15_sp4_h_l_9
T_26_11_sp4_v_t_44
T_23_11_sp4_h_l_9
T_26_7_sp4_v_t_44
T_23_7_sp4_h_l_9
T_25_7_lc_trk_g3_4
T_25_7_input0_5
T_25_7_wire_bram/ram/RADDR_2

T_15_17_wire_logic_cluster/lc_2/out
T_15_15_sp12_v_t_23
T_16_15_sp12_h_l_0
T_23_15_sp4_h_l_9
T_26_11_sp4_v_t_44
T_23_11_sp4_h_l_9
T_26_7_sp4_v_t_44
T_25_9_lc_trk_g2_1
T_25_9_input0_5
T_25_9_wire_bram/ram/RADDR_2

T_15_17_wire_logic_cluster/lc_2/out
T_15_15_sp12_v_t_23
T_15_3_sp12_v_t_23
T_16_3_sp12_h_l_0
T_23_3_sp4_h_l_9
T_26_0_span4_vert_33
T_25_1_lc_trk_g2_1
T_25_1_input0_5
T_25_1_wire_bram/ram/RADDR_2

T_15_17_wire_logic_cluster/lc_2/out
T_15_15_sp12_v_t_23
T_16_15_sp12_h_l_0
T_23_15_sp4_h_l_9
T_26_11_sp4_v_t_44
T_23_11_sp4_h_l_9
T_25_11_lc_trk_g3_4
T_25_11_input0_5
T_25_11_wire_bram/ram/RADDR_2

T_15_17_wire_logic_cluster/lc_2/out
T_10_17_sp12_h_l_0
T_9_5_sp12_v_t_23
T_9_5_sp4_v_t_45
T_9_1_sp4_v_t_41
T_9_0_span4_vert_0
T_8_1_lc_trk_g1_0
T_8_1_input0_5
T_8_1_wire_bram/ram/RADDR_2

T_15_17_wire_logic_cluster/lc_2/out
T_15_15_sp12_v_t_23
T_16_15_sp12_h_l_0
T_23_15_sp4_h_l_9
T_26_11_sp4_v_t_44
T_25_13_lc_trk_g2_1
T_25_13_input0_5
T_25_13_wire_bram/ram/RADDR_2

T_15_17_wire_logic_cluster/lc_2/out
T_10_17_sp12_h_l_0
T_9_5_sp12_v_t_23
T_9_5_sp4_v_t_45
T_6_5_sp4_h_l_2
T_8_5_lc_trk_g2_7
T_8_5_input0_5
T_8_5_wire_bram/ram/RADDR_2

T_15_17_wire_logic_cluster/lc_2/out
T_15_15_sp12_v_t_23
T_15_3_sp12_v_t_23
T_4_3_sp12_h_l_0
T_8_3_lc_trk_g0_3
T_8_3_input0_5
T_8_3_wire_bram/ram/RADDR_2

T_15_17_wire_logic_cluster/lc_2/out
T_15_15_sp12_v_t_23
T_15_3_sp12_v_t_23
T_16_3_sp12_h_l_0
T_25_3_lc_trk_g1_4
T_25_3_input0_5
T_25_3_wire_bram/ram/RADDR_2

T_15_17_wire_logic_cluster/lc_2/out
T_10_17_sp12_h_l_0
T_9_17_sp12_v_t_23
T_9_19_sp4_v_t_43
T_8_23_lc_trk_g1_6
T_8_23_input0_5
T_8_23_wire_bram/ram/RADDR_2

T_15_17_wire_logic_cluster/lc_2/out
T_10_17_sp12_h_l_0
T_9_17_sp12_v_t_23
T_9_21_sp4_v_t_41
T_8_25_lc_trk_g1_4
T_8_25_input0_5
T_8_25_wire_bram/ram/RADDR_2

T_15_17_wire_logic_cluster/lc_2/out
T_10_17_sp12_h_l_0
T_9_17_sp12_v_t_23
T_9_23_sp4_v_t_39
T_8_27_lc_trk_g1_2
T_8_27_input0_5
T_8_27_wire_bram/ram/RADDR_2

T_15_17_wire_logic_cluster/lc_2/out
T_10_17_sp12_h_l_0
T_9_5_sp12_v_t_23
T_9_5_sp4_v_t_45
T_8_7_lc_trk_g0_3
T_8_7_input0_5
T_8_7_wire_bram/ram/RADDR_2

T_15_17_wire_logic_cluster/lc_2/out
T_15_15_sp12_v_t_23
T_16_15_sp12_h_l_0
T_25_15_lc_trk_g1_4
T_25_15_input0_5
T_25_15_wire_bram/ram/RADDR_2

T_15_17_wire_logic_cluster/lc_2/out
T_10_17_sp12_h_l_0
T_22_17_sp12_h_l_0
T_25_17_lc_trk_g1_0
T_25_17_input0_5
T_25_17_wire_bram/ram/RADDR_2

End 

Net : M_this_oam_ram_write_data_21
T_10_31_wire_logic_cluster/lc_6/out
T_10_31_sp4_h_l_1
T_9_31_sp4_v_t_42
T_8_32_lc_trk_g3_2
T_8_32_wire_bram/ram/WDATA_5

End 

Net : N_222_0
T_13_22_wire_logic_cluster/lc_2/out
T_13_21_sp4_v_t_36
T_13_25_sp4_v_t_44
T_12_28_lc_trk_g3_4
T_12_28_wire_logic_cluster/lc_0/in_1

T_13_22_wire_logic_cluster/lc_2/out
T_14_21_sp4_v_t_37
T_14_25_sp4_v_t_38
T_14_26_lc_trk_g2_6
T_14_26_input_2_0
T_14_26_wire_logic_cluster/lc_0/in_2

T_13_22_wire_logic_cluster/lc_2/out
T_13_21_sp4_v_t_36
T_13_25_sp4_v_t_44
T_12_28_lc_trk_g3_4
T_12_28_wire_logic_cluster/lc_2/in_3

T_13_22_wire_logic_cluster/lc_2/out
T_13_21_sp4_v_t_36
T_13_25_sp4_v_t_44
T_12_27_lc_trk_g2_1
T_12_27_input_2_7
T_12_27_wire_logic_cluster/lc_7/in_2

T_13_22_wire_logic_cluster/lc_2/out
T_13_21_sp4_v_t_36
T_13_25_sp4_v_t_44
T_13_26_lc_trk_g2_4
T_13_26_wire_logic_cluster/lc_0/in_0

T_13_22_wire_logic_cluster/lc_2/out
T_13_21_sp4_v_t_36
T_12_24_lc_trk_g2_4
T_12_24_wire_logic_cluster/lc_4/in_0

End 

Net : M_this_oam_ram_write_data_0_sqmuxa
T_12_28_wire_logic_cluster/lc_0/out
T_11_28_sp4_h_l_8
T_10_28_sp4_v_t_39
T_10_31_lc_trk_g1_7
T_10_31_wire_logic_cluster/lc_6/in_0

T_12_28_wire_logic_cluster/lc_0/out
T_11_28_sp4_h_l_8
T_10_28_sp4_v_t_39
T_10_31_lc_trk_g1_7
T_10_31_wire_logic_cluster/lc_7/in_1

T_12_28_wire_logic_cluster/lc_0/out
T_12_26_sp4_v_t_45
T_12_30_sp4_v_t_46
T_11_31_lc_trk_g3_6
T_11_31_wire_logic_cluster/lc_2/in_3

T_12_28_wire_logic_cluster/lc_0/out
T_11_28_sp4_h_l_8
T_7_28_sp4_h_l_4
T_9_28_lc_trk_g3_1
T_9_28_wire_logic_cluster/lc_5/in_3

T_12_28_wire_logic_cluster/lc_0/out
T_11_28_sp4_h_l_8
T_10_28_sp4_v_t_39
T_10_31_lc_trk_g0_7
T_10_31_wire_logic_cluster/lc_4/in_3

T_12_28_wire_logic_cluster/lc_0/out
T_11_28_sp4_h_l_8
T_10_28_sp4_v_t_39
T_9_30_lc_trk_g1_2
T_9_30_wire_logic_cluster/lc_2/in_1

T_12_28_wire_logic_cluster/lc_0/out
T_11_28_sp4_h_l_8
T_10_28_lc_trk_g1_0
T_10_28_wire_logic_cluster/lc_4/in_3

T_12_28_wire_logic_cluster/lc_0/out
T_11_28_sp4_h_l_8
T_10_28_sp4_v_t_45
T_9_29_lc_trk_g3_5
T_9_29_wire_logic_cluster/lc_5/in_3

T_12_28_wire_logic_cluster/lc_0/out
T_11_28_sp4_h_l_8
T_10_28_sp4_v_t_45
T_9_30_lc_trk_g2_0
T_9_30_wire_logic_cluster/lc_3/in_3

T_12_28_wire_logic_cluster/lc_0/out
T_12_26_sp4_v_t_45
T_12_30_sp4_v_t_46
T_11_31_lc_trk_g3_6
T_11_31_wire_logic_cluster/lc_6/in_3

T_12_28_wire_logic_cluster/lc_0/out
T_12_26_sp4_v_t_45
T_12_30_sp4_v_t_46
T_11_31_lc_trk_g3_6
T_11_31_wire_logic_cluster/lc_3/in_0

T_12_28_wire_logic_cluster/lc_0/out
T_11_28_sp4_h_l_8
T_10_28_lc_trk_g1_0
T_10_28_wire_logic_cluster/lc_0/in_3

T_12_28_wire_logic_cluster/lc_0/out
T_12_28_lc_trk_g0_0
T_12_28_wire_logic_cluster/lc_3/in_1

T_12_28_wire_logic_cluster/lc_0/out
T_11_28_sp4_h_l_8
T_10_28_sp4_v_t_45
T_9_31_lc_trk_g3_5
T_9_31_wire_logic_cluster/lc_7/in_3

T_12_28_wire_logic_cluster/lc_0/out
T_11_28_sp4_h_l_8
T_10_28_sp4_v_t_45
T_9_31_lc_trk_g3_5
T_9_31_wire_logic_cluster/lc_0/in_0

T_12_28_wire_logic_cluster/lc_0/out
T_11_28_sp4_h_l_8
T_10_28_sp4_v_t_45
T_9_31_lc_trk_g3_5
T_9_31_wire_logic_cluster/lc_5/in_3

T_12_28_wire_logic_cluster/lc_0/out
T_11_28_sp4_h_l_8
T_10_28_sp4_v_t_45
T_9_31_lc_trk_g3_5
T_9_31_wire_logic_cluster/lc_3/in_3

T_12_28_wire_logic_cluster/lc_0/out
T_11_28_sp4_h_l_8
T_10_28_sp4_v_t_45
T_9_29_lc_trk_g3_5
T_9_29_wire_logic_cluster/lc_0/in_0

T_12_28_wire_logic_cluster/lc_0/out
T_11_28_sp4_h_l_8
T_10_28_sp4_v_t_45
T_9_29_lc_trk_g3_5
T_9_29_wire_logic_cluster/lc_4/in_0

T_12_28_wire_logic_cluster/lc_0/out
T_11_28_sp4_h_l_8
T_10_28_sp4_v_t_45
T_9_29_lc_trk_g3_5
T_9_29_wire_logic_cluster/lc_2/in_0

T_12_28_wire_logic_cluster/lc_0/out
T_11_28_sp4_h_l_8
T_10_28_sp4_v_t_45
T_9_31_lc_trk_g3_5
T_9_31_wire_logic_cluster/lc_4/in_0

T_12_28_wire_logic_cluster/lc_0/out
T_11_28_sp4_h_l_8
T_7_28_sp4_h_l_4
T_9_28_lc_trk_g3_1
T_9_28_wire_logic_cluster/lc_0/in_0

T_12_28_wire_logic_cluster/lc_0/out
T_11_28_sp4_h_l_8
T_7_28_sp4_h_l_4
T_9_28_lc_trk_g3_1
T_9_28_wire_logic_cluster/lc_4/in_0

T_12_28_wire_logic_cluster/lc_0/out
T_11_29_lc_trk_g1_0
T_11_29_wire_logic_cluster/lc_1/in_0

T_12_28_wire_logic_cluster/lc_0/out
T_11_29_lc_trk_g1_0
T_11_29_wire_logic_cluster/lc_3/in_0

T_12_28_wire_logic_cluster/lc_0/out
T_11_29_lc_trk_g1_0
T_11_29_wire_logic_cluster/lc_6/in_1

T_12_28_wire_logic_cluster/lc_0/out
T_11_29_lc_trk_g1_0
T_11_29_wire_logic_cluster/lc_2/in_1

T_12_28_wire_logic_cluster/lc_0/out
T_11_28_sp4_h_l_8
T_7_28_sp4_h_l_4
T_9_28_lc_trk_g3_1
T_9_28_wire_logic_cluster/lc_7/in_3

T_12_28_wire_logic_cluster/lc_0/out
T_11_28_sp4_h_l_8
T_7_28_sp4_h_l_4
T_9_28_lc_trk_g3_1
T_9_28_wire_logic_cluster/lc_3/in_3

T_12_28_wire_logic_cluster/lc_0/out
T_11_29_lc_trk_g1_0
T_11_29_wire_logic_cluster/lc_7/in_0

T_12_28_wire_logic_cluster/lc_0/out
T_11_28_sp4_h_l_8
T_10_28_sp4_v_t_39
T_7_32_sp4_h_l_2
T_8_32_lc_trk_g2_2
T_8_32_wire_bram/ram/WCLKE

T_12_28_wire_logic_cluster/lc_0/out
T_11_29_lc_trk_g1_0
T_11_29_wire_logic_cluster/lc_5/in_0

T_12_28_wire_logic_cluster/lc_0/out
T_12_26_sp4_v_t_45
T_12_30_sp4_v_t_46
T_9_30_sp4_h_l_11
T_8_30_lc_trk_g1_3
T_8_30_wire_bram/ram/WCLKE

End 

Net : this_ppu.un1_M_pixel_cnt_d_1_sqmuxa_0_a2_1_2
T_11_19_wire_logic_cluster/lc_7/out
T_12_19_lc_trk_g0_7
T_12_19_wire_logic_cluster/lc_0/in_3

End 

Net : this_ppu.N_814
T_12_19_wire_logic_cluster/lc_0/out
T_13_20_lc_trk_g2_0
T_13_20_wire_logic_cluster/lc_7/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_13_17_sp4_v_t_44
T_13_21_lc_trk_g0_1
T_13_21_wire_logic_cluster/lc_6/in_1

T_12_19_wire_logic_cluster/lc_0/out
T_13_20_lc_trk_g2_0
T_13_20_wire_logic_cluster/lc_4/in_0

T_12_19_wire_logic_cluster/lc_0/out
T_13_17_sp4_v_t_44
T_12_21_lc_trk_g2_1
T_12_21_wire_logic_cluster/lc_2/in_1

T_12_19_wire_logic_cluster/lc_0/out
T_13_20_lc_trk_g2_0
T_13_20_wire_logic_cluster/lc_2/in_0

T_12_19_wire_logic_cluster/lc_0/out
T_13_17_sp4_v_t_44
T_12_21_lc_trk_g2_1
T_12_21_input_2_7
T_12_21_wire_logic_cluster/lc_7/in_2

T_12_19_wire_logic_cluster/lc_0/out
T_13_20_lc_trk_g2_0
T_13_20_wire_logic_cluster/lc_3/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_13_17_sp4_v_t_44
T_13_21_lc_trk_g0_1
T_13_21_wire_logic_cluster/lc_5/in_0

T_12_19_wire_logic_cluster/lc_0/out
T_13_20_lc_trk_g2_0
T_13_20_wire_logic_cluster/lc_0/in_0

T_12_19_wire_logic_cluster/lc_0/out
T_12_20_lc_trk_g1_0
T_12_20_wire_logic_cluster/lc_7/in_0

End 

Net : this_ppu.M_state_qZ0Z_9
T_13_15_wire_logic_cluster/lc_6/out
T_12_15_sp4_h_l_4
T_11_15_sp4_v_t_47
T_11_19_lc_trk_g1_2
T_11_19_wire_logic_cluster/lc_7/in_0

T_13_15_wire_logic_cluster/lc_6/out
T_13_14_sp4_v_t_44
T_13_17_lc_trk_g0_4
T_13_17_input_2_6
T_13_17_wire_logic_cluster/lc_6/in_2

T_13_15_wire_logic_cluster/lc_6/out
T_13_14_sp4_v_t_44
T_13_17_lc_trk_g0_4
T_13_17_wire_logic_cluster/lc_4/in_0

T_13_15_wire_logic_cluster/lc_6/out
T_12_15_sp4_h_l_4
T_11_15_sp4_v_t_47
T_11_17_lc_trk_g2_2
T_11_17_wire_logic_cluster/lc_3/in_1

T_13_15_wire_logic_cluster/lc_6/out
T_13_16_lc_trk_g1_6
T_13_16_wire_logic_cluster/lc_2/in_3

T_13_15_wire_logic_cluster/lc_6/out
T_13_14_sp4_v_t_44
T_13_17_lc_trk_g0_4
T_13_17_input_2_0
T_13_17_wire_logic_cluster/lc_0/in_2

T_13_15_wire_logic_cluster/lc_6/out
T_13_15_lc_trk_g0_6
T_13_15_wire_logic_cluster/lc_3/in_1

End 

Net : M_this_spr_ram_write_data_1
T_20_16_wire_logic_cluster/lc_7/out
T_20_13_sp4_v_t_38
T_21_17_sp4_h_l_3
T_24_13_sp4_v_t_44
T_24_9_sp4_v_t_37
T_24_5_sp4_v_t_45
T_24_1_sp4_v_t_45
T_25_1_sp4_h_l_1
T_25_1_lc_trk_g1_4
T_25_1_wire_bram/ram/WDATA_11

T_20_16_wire_logic_cluster/lc_7/out
T_20_13_sp4_v_t_38
T_21_17_sp4_h_l_3
T_24_13_sp4_v_t_44
T_24_9_sp4_v_t_37
T_24_5_sp4_v_t_45
T_25_5_sp4_h_l_1
T_25_5_lc_trk_g1_4
T_25_5_wire_bram/ram/WDATA_11

T_20_16_wire_logic_cluster/lc_7/out
T_20_13_sp4_v_t_38
T_21_17_sp4_h_l_3
T_24_13_sp4_v_t_44
T_24_9_sp4_v_t_37
T_25_9_sp4_h_l_0
T_25_9_lc_trk_g0_5
T_25_9_wire_bram/ram/WDATA_11

T_20_16_wire_logic_cluster/lc_7/out
T_20_11_sp12_v_t_22
T_9_11_sp12_h_l_1
T_8_0_span12_vert_21
T_8_7_lc_trk_g2_1
T_8_7_wire_bram/ram/WDATA_11

T_20_16_wire_logic_cluster/lc_7/out
T_20_11_sp12_v_t_22
T_9_11_sp12_h_l_1
T_8_0_span12_vert_21
T_8_3_lc_trk_g2_1
T_8_3_wire_bram/ram/WDATA_11

T_20_16_wire_logic_cluster/lc_7/out
T_20_11_sp12_v_t_22
T_9_23_sp12_h_l_1
T_8_23_sp12_v_t_22
T_8_25_lc_trk_g2_5
T_8_25_wire_bram/ram/WDATA_11

T_20_16_wire_logic_cluster/lc_7/out
T_20_13_sp4_v_t_38
T_21_17_sp4_h_l_3
T_24_13_sp4_v_t_44
T_25_13_sp4_h_l_9
T_25_13_lc_trk_g1_4
T_25_13_wire_bram/ram/WDATA_11

T_20_16_wire_logic_cluster/lc_7/out
T_20_13_sp4_v_t_38
T_21_17_sp4_h_l_3
T_25_17_sp4_h_l_11
T_25_17_lc_trk_g1_6
T_25_17_wire_bram/ram/WDATA_11

End 

Net : this_start_data_delay.N_424
T_20_20_wire_logic_cluster/lc_0/out
T_20_8_sp12_v_t_23
T_20_16_lc_trk_g2_0
T_20_16_wire_logic_cluster/lc_7/in_1

T_20_20_wire_logic_cluster/lc_0/out
T_21_18_sp4_v_t_44
T_21_14_sp4_v_t_37
T_21_15_lc_trk_g3_5
T_21_15_wire_logic_cluster/lc_3/in_1

T_20_20_wire_logic_cluster/lc_0/out
T_21_19_lc_trk_g2_0
T_21_19_wire_logic_cluster/lc_5/in_1

T_20_20_wire_logic_cluster/lc_0/out
T_20_8_sp12_v_t_23
T_20_15_lc_trk_g2_3
T_20_15_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_spr_ram_write_data_2
T_21_15_wire_logic_cluster/lc_3/out
T_21_14_sp12_v_t_22
T_10_26_sp12_h_l_1
T_10_26_sp4_h_l_0
T_9_22_sp4_v_t_37
T_9_26_sp4_v_t_37
T_8_28_lc_trk_g1_0
T_8_28_wire_bram/ram/WDATA_3

T_21_15_wire_logic_cluster/lc_3/out
T_21_14_sp12_v_t_22
T_10_14_sp12_h_l_1
T_9_2_sp12_v_t_22
T_9_1_sp4_v_t_46
T_8_2_lc_trk_g3_6
T_8_2_wire_bram/ram/WDATA_3

T_21_15_wire_logic_cluster/lc_3/out
T_21_14_sp12_v_t_22
T_10_26_sp12_h_l_1
T_10_26_sp4_h_l_0
T_9_22_sp4_v_t_37
T_8_24_lc_trk_g1_0
T_8_24_wire_bram/ram/WDATA_3

T_21_15_wire_logic_cluster/lc_3/out
T_21_6_sp12_v_t_22
T_10_6_sp12_h_l_1
T_0_6_span12_horz_6
T_8_6_lc_trk_g1_6
T_8_6_wire_bram/ram/WDATA_3

T_21_15_wire_logic_cluster/lc_3/out
T_22_12_sp4_v_t_47
T_22_8_sp4_v_t_43
T_22_4_sp4_v_t_39
T_23_4_sp4_h_l_7
T_25_4_lc_trk_g3_2
T_25_4_wire_bram/ram/WDATA_3

T_21_15_wire_logic_cluster/lc_3/out
T_22_12_sp4_v_t_47
T_22_8_sp4_v_t_43
T_23_8_sp4_h_l_6
T_25_8_lc_trk_g2_3
T_25_8_wire_bram/ram/WDATA_3

T_21_15_wire_logic_cluster/lc_3/out
T_22_12_sp4_v_t_47
T_23_16_sp4_h_l_4
T_25_16_lc_trk_g2_1
T_25_16_wire_bram/ram/WDATA_3

T_21_15_wire_logic_cluster/lc_3/out
T_22_12_sp4_v_t_47
T_23_12_sp4_h_l_10
T_25_12_lc_trk_g2_7
T_25_12_wire_bram/ram/WDATA_3

End 

Net : this_ppu.M_pixel_cnt_q_RNO_0Z0Z_1
T_12_20_wire_logic_cluster/lc_1/out
T_12_19_lc_trk_g1_1
T_12_19_wire_logic_cluster/lc_7/in_3

End 

Net : M_this_oam_ram_write_data_23
T_10_31_wire_logic_cluster/lc_7/out
T_10_31_sp4_h_l_3
T_9_31_sp4_v_t_44
T_8_32_lc_trk_g3_4
T_8_32_wire_bram/ram/WDATA_7

End 

Net : M_this_oam_ram_write_data_19
T_11_31_wire_logic_cluster/lc_2/out
T_11_28_sp4_v_t_44
T_8_32_sp4_h_l_2
T_8_32_lc_trk_g0_7
T_8_32_wire_bram/ram/WDATA_3

End 

Net : this_ppu.M_state_qZ0Z_11
T_9_16_wire_logic_cluster/lc_0/out
T_8_16_sp4_h_l_8
T_11_16_sp4_v_t_36
T_11_19_lc_trk_g1_4
T_11_19_input_2_7
T_11_19_wire_logic_cluster/lc_7/in_2

T_9_16_wire_logic_cluster/lc_0/out
T_8_16_sp4_h_l_8
T_11_16_sp4_v_t_36
T_11_20_sp4_v_t_44
T_11_22_lc_trk_g3_1
T_11_22_wire_logic_cluster/lc_5/in_1

T_9_16_wire_logic_cluster/lc_0/out
T_10_13_sp4_v_t_41
T_11_17_sp4_h_l_10
T_13_17_lc_trk_g2_7
T_13_17_wire_logic_cluster/lc_4/in_3

T_9_16_wire_logic_cluster/lc_0/out
T_8_16_sp4_h_l_8
T_11_16_sp4_v_t_36
T_11_17_lc_trk_g3_4
T_11_17_wire_logic_cluster/lc_3/in_0

T_9_16_wire_logic_cluster/lc_0/out
T_10_13_sp4_v_t_41
T_11_17_sp4_h_l_10
T_12_17_lc_trk_g2_2
T_12_17_wire_logic_cluster/lc_1/in_3

End 

Net : M_this_spr_ram_read_data_2_cascade_
T_12_15_wire_logic_cluster/lc_5/ltout
T_12_15_wire_logic_cluster/lc_6/in_2

End 

Net : GB_BUFFER_M_this_reset_cond_out_g_0_THRU_CO
T_17_30_wire_logic_cluster/lc_2/out
T_17_30_sp4_h_l_9
T_16_30_sp4_v_t_38
T_16_33_lc_trk_g1_6
T_16_33_wire_gbuf/in

End 

Net : N_28_0_i
T_12_15_wire_logic_cluster/lc_6/out
T_12_14_sp4_v_t_44
T_9_18_sp4_h_l_9
T_8_18_lc_trk_g1_1
T_8_18_wire_bram/ram/WDATA_2

End 

Net : N_527_g
T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_15_wire_logic_cluster/lc_5/s_r

End 

Net : M_this_oam_ram_write_data_18
T_9_28_wire_logic_cluster/lc_5/out
T_9_27_sp4_v_t_42
T_9_31_sp4_v_t_47
T_8_32_lc_trk_g3_7
T_8_32_wire_bram/ram/WDATA_2

End 

Net : this_ppu.M_state_qZ0Z_3
T_9_20_wire_logic_cluster/lc_6/out
T_9_19_sp4_v_t_44
T_10_19_sp4_h_l_9
T_11_19_lc_trk_g3_1
T_11_19_wire_logic_cluster/lc_7/in_1

T_9_20_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_41
T_10_22_sp4_h_l_4
T_11_22_lc_trk_g2_4
T_11_22_wire_logic_cluster/lc_5/in_3

T_9_20_wire_logic_cluster/lc_6/out
T_9_20_lc_trk_g3_6
T_9_20_wire_logic_cluster/lc_4/in_1

T_9_20_wire_logic_cluster/lc_6/out
T_10_19_sp4_v_t_45
T_11_23_sp4_h_l_2
T_14_23_sp4_v_t_39
T_14_25_lc_trk_g3_2
T_14_25_wire_logic_cluster/lc_2/in_3

T_9_20_wire_logic_cluster/lc_6/out
T_10_19_sp4_v_t_45
T_11_23_sp4_h_l_2
T_14_19_sp4_v_t_45
T_14_21_lc_trk_g3_0
T_14_21_wire_logic_cluster/lc_5/in_0

T_9_20_wire_logic_cluster/lc_6/out
T_10_19_sp4_v_t_45
T_11_23_sp4_h_l_2
T_14_19_sp4_v_t_45
T_14_21_lc_trk_g3_0
T_14_21_wire_logic_cluster/lc_4/in_1

T_9_20_wire_logic_cluster/lc_6/out
T_9_19_sp4_v_t_44
T_10_19_sp4_h_l_9
T_13_19_sp4_v_t_39
T_12_21_lc_trk_g0_2
T_12_21_wire_logic_cluster/lc_3/in_3

T_9_20_wire_logic_cluster/lc_6/out
T_10_19_sp4_v_t_45
T_11_23_sp4_h_l_2
T_14_19_sp4_v_t_45
T_14_21_lc_trk_g3_0
T_14_21_wire_logic_cluster/lc_6/in_1

T_9_20_wire_logic_cluster/lc_6/out
T_10_19_sp4_v_t_45
T_11_23_sp4_h_l_2
T_14_19_sp4_v_t_45
T_14_20_lc_trk_g2_5
T_14_20_wire_logic_cluster/lc_4/in_3

T_9_20_wire_logic_cluster/lc_6/out
T_9_14_sp12_v_t_23
T_9_26_sp12_v_t_23
T_9_28_lc_trk_g2_4
T_9_28_wire_logic_cluster/lc_6/in_0

T_9_20_wire_logic_cluster/lc_6/out
T_9_14_sp12_v_t_23
T_9_26_sp12_v_t_23
T_9_30_lc_trk_g3_0
T_9_30_wire_logic_cluster/lc_0/in_3

T_9_20_wire_logic_cluster/lc_6/out
T_9_14_sp12_v_t_23
T_9_26_sp12_v_t_23
T_9_30_lc_trk_g3_0
T_9_30_wire_logic_cluster/lc_6/in_3

T_9_20_wire_logic_cluster/lc_6/out
T_9_14_sp12_v_t_23
T_9_26_sp12_v_t_23
T_9_28_lc_trk_g2_4
T_9_28_wire_logic_cluster/lc_1/in_3

T_9_20_wire_logic_cluster/lc_6/out
T_9_14_sp12_v_t_23
T_9_26_sp12_v_t_23
T_9_30_lc_trk_g3_0
T_9_30_wire_logic_cluster/lc_1/in_0

T_9_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_1
T_8_20_sp4_v_t_42
T_7_24_lc_trk_g1_7
T_7_24_wire_logic_cluster/lc_7/in_1

T_9_20_wire_logic_cluster/lc_6/out
T_9_14_sp12_v_t_23
T_9_26_sp12_v_t_23
T_9_30_lc_trk_g3_0
T_9_30_wire_logic_cluster/lc_4/in_3

T_9_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_1
T_5_20_sp4_h_l_1
T_7_20_lc_trk_g3_4
T_7_20_wire_logic_cluster/lc_0/in_1

T_9_20_wire_logic_cluster/lc_6/out
T_10_19_sp4_v_t_45
T_11_23_sp4_h_l_2
T_14_19_sp4_v_t_45
T_14_21_lc_trk_g3_0
T_14_21_wire_logic_cluster/lc_7/in_0

T_9_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_1
T_8_20_sp4_v_t_42
T_7_24_lc_trk_g1_7
T_7_24_wire_logic_cluster/lc_6/in_0

T_9_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_1
T_8_20_sp4_v_t_42
T_7_24_lc_trk_g1_7
T_7_24_wire_logic_cluster/lc_4/in_0

T_9_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_1
T_8_20_sp4_v_t_42
T_7_24_lc_trk_g1_7
T_7_24_wire_logic_cluster/lc_3/in_1

T_9_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_1
T_8_20_sp4_v_t_42
T_7_24_lc_trk_g1_7
T_7_24_wire_logic_cluster/lc_5/in_1

T_9_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_1
T_8_16_sp4_v_t_43
T_7_19_lc_trk_g3_3
T_7_19_wire_logic_cluster/lc_1/in_3

T_9_20_wire_logic_cluster/lc_6/out
T_9_19_sp4_v_t_44
T_9_22_lc_trk_g0_4
T_9_22_wire_logic_cluster/lc_5/in_1

T_9_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_1
T_8_20_sp4_v_t_42
T_8_24_sp4_v_t_38
T_8_20_sp4_v_t_38
T_8_22_lc_trk_g3_3
T_8_22_wire_bram/ram/WCLKE

T_9_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_1
T_8_16_sp4_v_t_43
T_7_19_lc_trk_g3_3
T_7_19_wire_logic_cluster/lc_2/in_0

T_9_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_1
T_8_16_sp4_v_t_43
T_7_19_lc_trk_g3_3
T_7_19_wire_logic_cluster/lc_4/in_0

T_9_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_1
T_8_16_sp4_v_t_43
T_7_19_lc_trk_g3_3
T_7_19_wire_logic_cluster/lc_6/in_0

T_9_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_1
T_8_20_sp4_v_t_42
T_7_21_lc_trk_g3_2
T_7_21_wire_logic_cluster/lc_7/in_0

T_9_20_wire_logic_cluster/lc_6/out
T_9_19_sp4_v_t_44
T_9_22_lc_trk_g0_4
T_9_22_wire_logic_cluster/lc_7/in_1

T_9_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_1
T_8_16_sp4_v_t_43
T_7_19_lc_trk_g3_3
T_7_19_wire_logic_cluster/lc_3/in_1

T_9_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_1
T_8_16_sp4_v_t_43
T_7_19_lc_trk_g3_3
T_7_19_wire_logic_cluster/lc_5/in_3

T_9_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_1
T_8_16_sp4_v_t_43
T_7_19_lc_trk_g3_3
T_7_19_wire_logic_cluster/lc_7/in_3

T_9_20_wire_logic_cluster/lc_6/out
T_9_19_sp4_v_t_44
T_9_22_lc_trk_g1_4
T_9_22_wire_logic_cluster/lc_4/in_1

T_9_20_wire_logic_cluster/lc_6/out
T_9_19_sp4_v_t_44
T_9_22_lc_trk_g0_4
T_9_22_wire_logic_cluster/lc_0/in_0

T_9_20_wire_logic_cluster/lc_6/out
T_9_19_sp4_v_t_44
T_9_22_lc_trk_g1_4
T_9_22_wire_logic_cluster/lc_2/in_3

T_9_20_wire_logic_cluster/lc_6/out
T_9_19_sp4_v_t_44
T_9_22_lc_trk_g1_4
T_9_22_wire_logic_cluster/lc_6/in_3

T_9_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_1
T_8_20_sp4_v_t_42
T_7_21_lc_trk_g3_2
T_7_21_wire_logic_cluster/lc_3/in_0

T_9_20_wire_logic_cluster/lc_6/out
T_8_20_sp12_h_l_0
T_8_20_lc_trk_g1_3
T_8_20_wire_bram/ram/WCLKE

End 

Net : M_this_ppu_map_addr_3
T_13_16_wire_logic_cluster/lc_1/out
T_14_13_sp4_v_t_43
T_15_17_sp4_h_l_6
T_15_17_lc_trk_g1_3
T_15_17_input_2_6
T_15_17_wire_logic_cluster/lc_6/in_2

T_13_16_wire_logic_cluster/lc_1/out
T_13_13_sp12_v_t_22
T_14_25_sp12_h_l_1
T_25_25_sp12_v_t_22
T_25_27_lc_trk_g3_5
T_25_27_input0_4
T_25_27_wire_bram/ram/RADDR_3
T_25_25_upADDR_3
T_25_25_wire_bram/ram/RADDR_3

T_13_16_wire_logic_cluster/lc_1/out
T_13_16_lc_trk_g2_1
T_13_16_input_2_7
T_13_16_wire_logic_cluster/lc_7/in_2

T_13_16_wire_logic_cluster/lc_1/out
T_13_13_sp12_v_t_22
T_14_25_sp12_h_l_1
T_25_25_sp12_v_t_22
T_25_27_lc_trk_g3_5
T_25_27_input0_4
T_25_27_wire_bram/ram/RADDR_3

T_13_16_wire_logic_cluster/lc_1/out
T_13_16_lc_trk_g2_1
T_13_16_wire_logic_cluster/lc_1/in_0

End 

Net : this_vga_signals.M_lcounter_qZ0Z_1
T_12_18_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g0_1
T_12_18_wire_logic_cluster/lc_7/in_0

T_12_18_wire_logic_cluster/lc_1/out
T_12_18_sp4_h_l_7
T_11_18_lc_trk_g1_7
T_11_18_wire_logic_cluster/lc_4/in_0

T_12_18_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g1_1
T_12_18_wire_logic_cluster/lc_1/in_1

End 

Net : M_this_oam_ram_write_data_31
T_10_31_wire_logic_cluster/lc_4/out
T_9_31_sp4_h_l_0
T_8_31_lc_trk_g1_0
T_8_31_wire_bram/ram/WDATA_15

End 

Net : this_vga_signals.M_lcounter_qZ0Z_0
T_12_18_wire_logic_cluster/lc_6/out
T_12_18_lc_trk_g0_6
T_12_18_wire_logic_cluster/lc_7/in_1

T_12_18_wire_logic_cluster/lc_6/out
T_12_18_lc_trk_g0_6
T_12_18_wire_logic_cluster/lc_0/in_0

T_12_18_wire_logic_cluster/lc_6/out
T_12_18_lc_trk_g0_6
T_12_18_wire_logic_cluster/lc_6/in_0

End 

Net : this_ppu.un1_M_pixel_cnt_q_1_axb_0
T_13_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_5
T_12_16_sp4_v_t_40
T_11_19_lc_trk_g3_0
T_11_19_wire_logic_cluster/lc_0/in_1

End 

Net : this_ppu.offset_x_cry_1
T_15_17_wire_logic_cluster/lc_1/cout
T_15_17_wire_logic_cluster/lc_2/in_3

Net : this_ppu.un1_M_pixel_cnt_q_1_cry_0
T_12_20_wire_logic_cluster/lc_0/cout
T_12_20_wire_logic_cluster/lc_1/in_3

Net : M_this_oam_ram_write_data_16
T_9_30_wire_logic_cluster/lc_2/out
T_9_29_sp4_v_t_36
T_8_32_lc_trk_g2_4
T_8_32_wire_bram/ram/WDATA_0

End 

Net : M_this_oam_ram_write_data_22
T_9_30_wire_logic_cluster/lc_3/out
T_9_29_sp4_v_t_38
T_8_32_lc_trk_g2_6
T_8_32_wire_bram/ram/WDATA_6

End 

Net : M_this_oam_ram_write_data_7
T_9_29_wire_logic_cluster/lc_5/out
T_9_28_sp4_v_t_42
T_8_30_lc_trk_g0_7
T_8_30_wire_bram/ram/WDATA_7

End 

Net : M_this_oam_ram_write_data_12
T_10_28_wire_logic_cluster/lc_4/out
T_9_28_sp4_h_l_0
T_8_28_sp4_v_t_37
T_8_29_lc_trk_g3_5
T_8_29_wire_bram/ram/WDATA_12

End 

Net : M_this_ppu_map_addr_1
T_14_17_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g0_4
T_15_17_input_2_4
T_15_17_wire_logic_cluster/lc_4/in_2

T_14_17_wire_logic_cluster/lc_4/out
T_15_17_sp12_h_l_0
T_26_17_sp12_v_t_23
T_26_25_sp4_v_t_37
T_25_27_lc_trk_g0_0
T_25_27_input0_6
T_25_27_wire_bram/ram/RADDR_1
T_25_25_upADDR_1
T_25_25_wire_bram/ram/RADDR_1

T_14_17_wire_logic_cluster/lc_4/out
T_15_17_sp12_h_l_0
T_26_17_sp12_v_t_23
T_26_25_sp4_v_t_37
T_25_27_lc_trk_g0_0
T_25_27_input0_6
T_25_27_wire_bram/ram/RADDR_1

T_14_17_wire_logic_cluster/lc_4/out
T_13_16_lc_trk_g2_4
T_13_16_wire_logic_cluster/lc_7/in_3

T_14_17_wire_logic_cluster/lc_4/out
T_13_16_lc_trk_g2_4
T_13_16_wire_logic_cluster/lc_0/in_0

T_14_17_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g2_4
T_13_17_wire_logic_cluster/lc_1/in_1

T_14_17_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g2_4
T_14_17_input_2_4
T_14_17_wire_logic_cluster/lc_4/in_2

End 

Net : this_ppu.offset_x_cry_0
T_15_17_wire_logic_cluster/lc_0/cout
T_15_17_wire_logic_cluster/lc_1/in_3

Net : this_ppu.M_oam_curr_qc_0_1
T_11_15_wire_logic_cluster/lc_0/out
T_11_16_lc_trk_g1_0
T_11_16_wire_logic_cluster/lc_3/in_0

T_11_15_wire_logic_cluster/lc_0/out
T_11_16_lc_trk_g1_0
T_11_16_wire_logic_cluster/lc_0/in_1

T_11_15_wire_logic_cluster/lc_0/out
T_12_16_lc_trk_g3_0
T_12_16_wire_logic_cluster/lc_6/in_1

T_11_15_wire_logic_cluster/lc_0/out
T_11_15_lc_trk_g1_0
T_11_15_wire_logic_cluster/lc_4/in_1

T_11_15_wire_logic_cluster/lc_0/out
T_11_15_lc_trk_g1_0
T_11_15_wire_logic_cluster/lc_2/in_3

T_11_15_wire_logic_cluster/lc_0/out
T_12_16_lc_trk_g2_0
T_12_16_wire_logic_cluster/lc_7/in_3

End 

Net : this_ppu.N_835_0
T_13_20_wire_logic_cluster/lc_5/out
T_13_19_sp4_v_t_42
T_13_15_sp4_v_t_38
T_10_15_sp4_h_l_9
T_11_15_lc_trk_g2_1
T_11_15_wire_logic_cluster/lc_0/in_3

T_13_20_wire_logic_cluster/lc_5/out
T_13_18_sp4_v_t_39
T_10_18_sp4_h_l_8
T_11_18_lc_trk_g3_0
T_11_18_wire_logic_cluster/lc_6/in_3

T_13_20_wire_logic_cluster/lc_5/out
T_13_21_lc_trk_g1_5
T_13_21_wire_logic_cluster/lc_5/in_3

T_13_20_wire_logic_cluster/lc_5/out
T_12_20_sp4_h_l_2
T_8_20_sp4_h_l_5
T_7_20_sp4_v_t_40
T_7_21_lc_trk_g2_0
T_7_21_wire_logic_cluster/lc_4/in_0

T_13_20_wire_logic_cluster/lc_5/out
T_12_20_sp4_h_l_2
T_8_20_sp4_h_l_5
T_7_20_sp4_v_t_40
T_7_21_lc_trk_g2_0
T_7_21_wire_logic_cluster/lc_6/in_0

T_13_20_wire_logic_cluster/lc_5/out
T_13_19_sp4_v_t_42
T_10_19_sp4_h_l_7
T_11_19_lc_trk_g2_7
T_11_19_wire_logic_cluster/lc_4/in_3

T_13_20_wire_logic_cluster/lc_5/out
T_13_19_sp4_v_t_42
T_10_19_sp4_h_l_7
T_10_19_lc_trk_g1_2
T_10_19_wire_logic_cluster/lc_4/in_3

T_13_20_wire_logic_cluster/lc_5/out
T_12_20_sp4_h_l_2
T_8_20_sp4_h_l_5
T_7_20_sp4_v_t_40
T_7_21_lc_trk_g2_0
T_7_21_wire_logic_cluster/lc_3/in_3

T_13_20_wire_logic_cluster/lc_5/out
T_12_20_sp4_h_l_2
T_8_20_sp4_h_l_5
T_7_20_sp4_v_t_40
T_7_21_lc_trk_g2_0
T_7_21_wire_logic_cluster/lc_5/in_3

T_13_20_wire_logic_cluster/lc_5/out
T_12_20_sp4_h_l_2
T_8_20_sp4_h_l_10
T_7_20_lc_trk_g0_2
T_7_20_input_2_4
T_7_20_wire_logic_cluster/lc_4/in_2

End 

Net : this_spr_ram.mem_WE_10
T_19_7_wire_logic_cluster/lc_3/out
T_19_6_sp4_v_t_38
T_20_6_sp4_h_l_8
T_23_2_sp4_v_t_39
T_24_2_sp4_h_l_2
T_25_2_lc_trk_g2_2
T_25_2_wire_bram/ram/WCLKE

T_19_7_wire_logic_cluster/lc_3/out
T_19_4_sp4_v_t_46
T_20_4_sp4_h_l_11
T_24_4_sp4_h_l_2
T_25_4_lc_trk_g2_2
T_25_4_wire_bram/ram/WCLKE

End 

Net : M_this_oam_ram_write_data_25
T_11_31_wire_logic_cluster/lc_6/out
T_9_31_sp4_h_l_9
T_8_31_lc_trk_g0_1
T_8_31_wire_bram/ram/WDATA_9

End 

Net : M_this_oam_ram_write_data_28
T_11_31_wire_logic_cluster/lc_3/out
T_9_31_sp4_h_l_3
T_8_31_lc_trk_g1_3
T_8_31_wire_bram/ram/WDATA_12

End 

Net : M_this_oam_ram_write_data_10
T_10_28_wire_logic_cluster/lc_0/out
T_10_25_sp4_v_t_40
T_7_29_sp4_h_l_10
T_8_29_lc_trk_g2_2
T_8_29_wire_bram/ram/WDATA_10

End 

Net : this_spr_ram.mem_WE_12
T_11_7_wire_logic_cluster/lc_2/out
T_12_4_sp4_v_t_45
T_9_4_sp4_h_l_2
T_8_0_span4_vert_39
T_8_2_lc_trk_g2_2
T_8_2_wire_bram/ram/WCLKE

T_11_7_wire_logic_cluster/lc_2/out
T_12_4_sp4_v_t_45
T_9_4_sp4_h_l_2
T_8_4_lc_trk_g0_2
T_8_4_wire_bram/ram/WCLKE

End 

Net : M_this_oam_ram_write_data_0
T_12_28_wire_logic_cluster/lc_3/out
T_12_25_sp4_v_t_46
T_9_29_sp4_h_l_4
T_8_29_sp4_v_t_41
T_8_30_lc_trk_g3_1
T_8_30_wire_bram/ram/WDATA_0

End 

Net : this_spr_ram.mem_WE_8
T_18_7_wire_logic_cluster/lc_3/out
T_18_4_sp4_v_t_46
T_19_8_sp4_h_l_11
T_23_8_sp4_h_l_2
T_26_4_sp4_v_t_39
T_25_6_lc_trk_g0_2
T_25_6_wire_bram/ram/WCLKE

T_18_7_wire_logic_cluster/lc_3/out
T_18_4_sp4_v_t_46
T_19_8_sp4_h_l_11
T_23_8_sp4_h_l_7
T_25_8_lc_trk_g2_2
T_25_8_wire_bram/ram/WCLKE

End 

Net : this_ppu.un1_M_surface_y_d_cry_0_0_c_THRU_CO
T_14_18_wire_logic_cluster/lc_0/cout
T_14_18_wire_logic_cluster/lc_1/in_3

Net : this_vga_signals.mult1_un82_sum_c3_0_cascade_
T_5_17_wire_logic_cluster/lc_6/ltout
T_5_17_wire_logic_cluster/lc_7/in_2

End 

Net : N_1248_0
T_14_26_wire_logic_cluster/lc_0/out
T_15_26_sp4_h_l_0
T_14_26_sp4_v_t_43
T_11_26_sp4_h_l_0
T_10_26_sp4_v_t_43
T_10_29_lc_trk_g1_3
T_10_29_wire_logic_cluster/lc_1/cen

T_14_26_wire_logic_cluster/lc_0/out
T_15_26_sp4_h_l_0
T_14_26_sp4_v_t_43
T_11_26_sp4_h_l_0
T_10_26_sp4_v_t_43
T_10_29_lc_trk_g1_3
T_10_29_wire_logic_cluster/lc_1/cen

T_14_26_wire_logic_cluster/lc_0/out
T_14_26_sp4_h_l_5
T_10_26_sp4_h_l_1
T_13_26_sp4_v_t_43
T_12_29_lc_trk_g3_3
T_12_29_wire_logic_cluster/lc_1/cen

T_14_26_wire_logic_cluster/lc_0/out
T_14_26_sp4_h_l_5
T_10_26_sp4_h_l_1
T_13_26_sp4_v_t_43
T_12_29_lc_trk_g3_3
T_12_29_wire_logic_cluster/lc_1/cen

T_14_26_wire_logic_cluster/lc_0/out
T_14_26_sp4_h_l_5
T_10_26_sp4_h_l_1
T_13_26_sp4_v_t_43
T_12_29_lc_trk_g3_3
T_12_29_wire_logic_cluster/lc_1/cen

T_14_26_wire_logic_cluster/lc_0/out
T_14_26_sp4_h_l_5
T_10_26_sp4_h_l_1
T_9_26_sp4_v_t_42
T_9_27_lc_trk_g2_2
T_9_27_wire_logic_cluster/lc_2/cen

T_14_26_wire_logic_cluster/lc_0/out
T_14_26_sp4_h_l_5
T_10_26_sp4_h_l_1
T_9_26_sp4_v_t_42
T_9_27_lc_trk_g2_2
T_9_27_wire_logic_cluster/lc_2/cen

T_14_26_wire_logic_cluster/lc_0/out
T_15_26_sp4_h_l_0
T_14_26_sp4_v_t_43
T_13_29_lc_trk_g3_3
T_13_29_wire_logic_cluster/lc_4/cen

End 

Net : N_2_0
T_10_18_wire_logic_cluster/lc_6/out
T_10_18_lc_trk_g2_6
T_10_18_wire_logic_cluster/lc_1/in_3

End 

Net : this_ppu.M_oam_cache_read_data_16
T_9_19_wire_logic_cluster/lc_3/out
T_9_10_sp12_v_t_22
T_9_17_sp4_v_t_38
T_10_21_sp4_h_l_3
T_11_21_lc_trk_g3_3
T_11_21_wire_logic_cluster/lc_3/in_1

T_9_19_wire_logic_cluster/lc_3/out
T_10_19_lc_trk_g1_3
T_10_19_wire_logic_cluster/lc_0/in_0

End 

Net : M_this_ppu_spr_addr_7
T_20_16_wire_logic_cluster/lc_1/out
T_19_16_sp4_h_l_10
T_23_16_sp4_h_l_1
T_26_12_sp4_v_t_36
T_26_8_sp4_v_t_41
T_26_4_sp4_v_t_41
T_26_0_span4_vert_41
T_25_3_lc_trk_g3_1
T_25_3_input0_0
T_25_3_wire_bram/ram/RADDR_7

T_20_16_wire_logic_cluster/lc_1/out
T_19_16_sp4_h_l_10
T_23_16_sp4_h_l_1
T_26_12_sp4_v_t_36
T_26_8_sp4_v_t_41
T_26_4_sp4_v_t_41
T_26_0_span4_vert_41
T_25_1_lc_trk_g3_1
T_25_1_input0_0
T_25_1_wire_bram/ram/RADDR_7

T_20_16_wire_logic_cluster/lc_1/out
T_20_13_sp12_v_t_22
T_9_13_sp12_h_l_1
T_8_13_sp12_v_t_22
T_8_25_sp12_v_t_22
T_8_27_lc_trk_g3_5
T_8_27_input0_0
T_8_27_wire_bram/ram/RADDR_7

T_20_16_wire_logic_cluster/lc_1/out
T_19_16_sp4_h_l_10
T_23_16_sp4_h_l_1
T_26_12_sp4_v_t_36
T_26_8_sp4_v_t_41
T_26_4_sp4_v_t_41
T_25_7_lc_trk_g3_1
T_25_7_input0_0
T_25_7_wire_bram/ram/RADDR_7

T_20_16_wire_logic_cluster/lc_1/out
T_19_16_sp4_h_l_10
T_23_16_sp4_h_l_1
T_26_12_sp4_v_t_36
T_26_8_sp4_v_t_41
T_26_4_sp4_v_t_41
T_25_5_lc_trk_g3_1
T_25_5_input0_0
T_25_5_wire_bram/ram/RADDR_7

T_20_16_wire_logic_cluster/lc_1/out
T_20_13_sp12_v_t_22
T_9_13_sp12_h_l_1
T_8_13_sp12_v_t_22
T_8_23_lc_trk_g3_5
T_8_23_input0_0
T_8_23_wire_bram/ram/RADDR_7

T_20_16_wire_logic_cluster/lc_1/out
T_20_13_sp12_v_t_22
T_9_13_sp12_h_l_1
T_8_13_sp12_v_t_22
T_8_25_lc_trk_g3_1
T_8_25_input0_0
T_8_25_wire_bram/ram/RADDR_7

T_20_16_wire_logic_cluster/lc_1/out
T_20_13_sp12_v_t_22
T_9_13_sp12_h_l_1
T_8_1_sp12_v_t_22
T_8_7_lc_trk_g3_5
T_8_7_input0_0
T_8_7_wire_bram/ram/RADDR_7

T_20_16_wire_logic_cluster/lc_1/out
T_20_13_sp12_v_t_22
T_9_13_sp12_h_l_1
T_8_1_sp12_v_t_22
T_8_3_lc_trk_g3_5
T_8_3_input0_0
T_8_3_wire_bram/ram/RADDR_7

T_20_16_wire_logic_cluster/lc_1/out
T_20_13_sp12_v_t_22
T_20_1_sp12_v_t_22
T_9_1_sp12_h_l_1
T_8_1_lc_trk_g1_1
T_8_1_input0_0
T_8_1_wire_bram/ram/RADDR_7

T_20_16_wire_logic_cluster/lc_1/out
T_19_16_sp4_h_l_10
T_23_16_sp4_h_l_1
T_26_12_sp4_v_t_36
T_26_8_sp4_v_t_41
T_25_11_lc_trk_g3_1
T_25_11_input0_0
T_25_11_wire_bram/ram/RADDR_7

T_20_16_wire_logic_cluster/lc_1/out
T_19_16_sp4_h_l_10
T_23_16_sp4_h_l_1
T_26_12_sp4_v_t_36
T_26_8_sp4_v_t_41
T_25_9_lc_trk_g3_1
T_25_9_input0_0
T_25_9_wire_bram/ram/RADDR_7

T_20_16_wire_logic_cluster/lc_1/out
T_19_16_sp4_h_l_10
T_23_16_sp4_h_l_1
T_26_12_sp4_v_t_36
T_25_15_lc_trk_g2_4
T_25_15_input0_0
T_25_15_wire_bram/ram/RADDR_7

T_20_16_wire_logic_cluster/lc_1/out
T_19_16_sp4_h_l_10
T_23_16_sp4_h_l_1
T_26_16_sp4_v_t_36
T_25_17_lc_trk_g2_4
T_25_17_input0_0
T_25_17_wire_bram/ram/RADDR_7

T_20_16_wire_logic_cluster/lc_1/out
T_19_16_sp4_h_l_10
T_23_16_sp4_h_l_1
T_26_12_sp4_v_t_36
T_25_13_lc_trk_g2_4
T_25_13_input0_0
T_25_13_wire_bram/ram/RADDR_7

T_20_16_wire_logic_cluster/lc_1/out
T_20_5_sp12_v_t_22
T_9_5_sp12_h_l_1
T_8_5_lc_trk_g1_1
T_8_5_input0_0
T_8_5_wire_bram/ram/RADDR_7

End 

Net : M_this_map_ram_read_data_1
T_25_26_wire_bram/ram/RDATA_5
T_25_23_sp4_v_t_44
T_22_23_sp4_h_l_3
T_21_19_sp4_v_t_45
T_21_15_sp4_v_t_45
T_20_16_lc_trk_g3_5
T_20_16_wire_logic_cluster/lc_1/in_1

End 

Net : N_164
T_19_21_wire_logic_cluster/lc_6/out
T_18_21_sp4_h_l_4
T_14_21_sp4_h_l_7
T_18_21_sp4_h_l_7
T_14_21_sp4_h_l_3
T_15_21_lc_trk_g3_3
T_15_21_wire_logic_cluster/lc_1/cen

T_19_21_wire_logic_cluster/lc_6/out
T_18_21_sp4_h_l_4
T_14_21_sp4_h_l_7
T_18_21_sp4_h_l_7
T_14_21_sp4_h_l_3
T_15_21_lc_trk_g3_3
T_15_21_wire_logic_cluster/lc_1/cen

T_19_21_wire_logic_cluster/lc_6/out
T_18_21_sp4_h_l_4
T_14_21_sp4_h_l_7
T_18_21_sp4_h_l_7
T_14_21_sp4_h_l_3
T_15_21_lc_trk_g3_3
T_15_21_wire_logic_cluster/lc_1/cen

T_19_21_wire_logic_cluster/lc_6/out
T_18_21_sp4_h_l_4
T_14_21_sp4_h_l_7
T_18_21_sp4_h_l_7
T_14_21_sp4_h_l_3
T_15_21_lc_trk_g3_3
T_15_21_wire_logic_cluster/lc_1/cen

T_19_21_wire_logic_cluster/lc_6/out
T_18_21_sp4_h_l_4
T_14_21_sp4_h_l_7
T_18_21_sp4_h_l_7
T_14_21_sp4_h_l_3
T_15_21_lc_trk_g3_3
T_15_21_wire_logic_cluster/lc_1/cen

T_19_21_wire_logic_cluster/lc_6/out
T_18_21_sp4_h_l_4
T_14_21_sp4_h_l_7
T_16_21_lc_trk_g2_2
T_16_21_wire_logic_cluster/lc_3/cen

T_19_21_wire_logic_cluster/lc_6/out
T_18_21_sp4_h_l_4
T_14_21_sp4_h_l_7
T_16_21_lc_trk_g2_2
T_16_21_wire_logic_cluster/lc_3/cen

T_19_21_wire_logic_cluster/lc_6/out
T_18_21_sp4_h_l_4
T_14_21_sp4_h_l_7
T_16_21_lc_trk_g2_2
T_16_21_wire_logic_cluster/lc_3/cen

T_19_21_wire_logic_cluster/lc_6/out
T_18_21_sp4_h_l_4
T_14_21_sp4_h_l_7
T_16_21_lc_trk_g2_2
T_16_21_wire_logic_cluster/lc_3/cen

T_19_21_wire_logic_cluster/lc_6/out
T_18_21_sp4_h_l_4
T_14_21_sp4_h_l_7
T_16_21_lc_trk_g2_2
T_16_21_wire_logic_cluster/lc_3/cen

T_19_21_wire_logic_cluster/lc_6/out
T_18_21_sp4_h_l_4
T_14_21_sp4_h_l_7
T_14_21_lc_trk_g0_2
T_14_21_wire_logic_cluster/lc_0/cen

T_19_21_wire_logic_cluster/lc_6/out
T_18_21_sp4_h_l_4
T_14_21_sp4_h_l_7
T_14_21_lc_trk_g0_2
T_14_21_wire_logic_cluster/lc_0/cen

T_19_21_wire_logic_cluster/lc_6/out
T_18_21_sp4_h_l_4
T_14_21_sp4_h_l_7
T_14_21_lc_trk_g0_2
T_14_21_wire_logic_cluster/lc_0/cen

T_19_21_wire_logic_cluster/lc_6/out
T_18_21_sp4_h_l_4
T_14_21_sp4_h_l_7
T_14_21_lc_trk_g0_2
T_14_21_wire_logic_cluster/lc_0/cen

End 

Net : this_ppu.N_1210_0
T_11_18_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g0_6
T_11_17_wire_logic_cluster/lc_6/in_0

T_11_18_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g0_6
T_11_17_wire_logic_cluster/lc_0/in_0

T_11_18_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g0_6
T_11_17_wire_logic_cluster/lc_1/in_1

T_11_18_wire_logic_cluster/lc_6/out
T_11_18_lc_trk_g2_6
T_11_18_wire_logic_cluster/lc_1/in_3

End 

Net : M_this_oam_ram_write_data_17
T_9_31_wire_logic_cluster/lc_4/out
T_8_32_lc_trk_g1_4
T_8_32_wire_bram/ram/WDATA_1

End 

Net : M_this_oam_ram_write_data_6
T_9_29_wire_logic_cluster/lc_2/out
T_8_30_lc_trk_g0_2
T_8_30_wire_bram/ram/WDATA_6

End 

Net : M_this_oam_ram_write_data_3
T_9_29_wire_logic_cluster/lc_0/out
T_8_30_lc_trk_g1_0
T_8_30_wire_bram/ram/WDATA_3

End 

Net : M_this_oam_ram_write_data_5
T_9_29_wire_logic_cluster/lc_4/out
T_8_30_lc_trk_g1_4
T_8_30_wire_bram/ram/WDATA_5

End 

Net : M_this_oam_ram_write_data_24
T_9_31_wire_logic_cluster/lc_7/out
T_8_31_lc_trk_g3_7
T_8_31_wire_bram/ram/WDATA_8

End 

Net : M_this_oam_ram_write_data_27
T_9_31_wire_logic_cluster/lc_0/out
T_8_31_lc_trk_g3_0
T_8_31_wire_bram/ram/WDATA_11

End 

Net : M_this_oam_ram_write_data_29
T_9_31_wire_logic_cluster/lc_5/out
T_8_31_lc_trk_g2_5
T_8_31_wire_bram/ram/WDATA_13

End 

Net : M_this_oam_ram_write_data_30
T_9_31_wire_logic_cluster/lc_3/out
T_8_31_lc_trk_g3_3
T_8_31_wire_bram/ram/WDATA_14

End 

Net : M_last_q_RNIE8SF1
T_17_21_wire_logic_cluster/lc_0/out
T_18_21_sp4_h_l_0
T_21_21_sp4_v_t_40
T_21_24_lc_trk_g0_0
T_21_24_input_2_0
T_21_24_wire_logic_cluster/lc_0/in_2

T_17_21_wire_logic_cluster/lc_0/out
T_18_21_sp4_h_l_0
T_21_21_sp4_v_t_40
T_21_24_lc_trk_g1_0
T_21_24_wire_logic_cluster/lc_0/in_3

End 

Net : un1_M_this_ext_address_q_cry_14
T_21_25_wire_logic_cluster/lc_6/cout
T_21_25_wire_logic_cluster/lc_7/in_3

End 

Net : M_this_oam_ram_write_data_14
T_9_28_wire_logic_cluster/lc_0/out
T_8_29_lc_trk_g0_0
T_8_29_wire_bram/ram/WDATA_14

End 

Net : M_this_oam_ram_write_data_15
T_9_28_wire_logic_cluster/lc_4/out
T_8_29_lc_trk_g1_4
T_8_29_wire_bram/ram/WDATA_15

End 

Net : M_this_oam_ram_write_data_1
T_11_29_wire_logic_cluster/lc_1/out
T_11_26_sp4_v_t_42
T_8_30_sp4_h_l_0
T_8_30_lc_trk_g0_5
T_8_30_wire_bram/ram/WDATA_1

End 

Net : M_this_oam_ram_write_data_2
T_11_29_wire_logic_cluster/lc_3/out
T_11_26_sp4_v_t_46
T_8_30_sp4_h_l_11
T_8_30_lc_trk_g0_6
T_8_30_wire_bram/ram/WDATA_2

End 

Net : this_ppu.N_807
T_13_21_wire_logic_cluster/lc_5/out
T_14_19_sp4_v_t_38
T_11_19_sp4_h_l_9
T_12_19_lc_trk_g2_1
T_12_19_wire_logic_cluster/lc_7/in_0

T_13_21_wire_logic_cluster/lc_5/out
T_14_19_sp4_v_t_38
T_11_19_sp4_h_l_9
T_12_19_lc_trk_g2_1
T_12_19_wire_logic_cluster/lc_3/in_0

T_13_21_wire_logic_cluster/lc_5/out
T_14_19_sp4_v_t_38
T_11_19_sp4_h_l_9
T_11_19_lc_trk_g0_4
T_11_19_wire_logic_cluster/lc_0/in_0

T_13_21_wire_logic_cluster/lc_5/out
T_12_21_sp4_h_l_2
T_11_17_sp4_v_t_39
T_11_18_lc_trk_g2_7
T_11_18_wire_logic_cluster/lc_2/in_1

T_13_21_wire_logic_cluster/lc_5/out
T_14_19_sp4_v_t_38
T_11_19_sp4_h_l_9
T_12_19_lc_trk_g2_1
T_12_19_wire_logic_cluster/lc_2/in_1

T_13_21_wire_logic_cluster/lc_5/out
T_14_19_sp4_v_t_38
T_11_19_sp4_h_l_9
T_12_19_lc_trk_g2_1
T_12_19_wire_logic_cluster/lc_4/in_1

T_13_21_wire_logic_cluster/lc_5/out
T_14_19_sp4_v_t_38
T_11_19_sp4_h_l_9
T_12_19_lc_trk_g2_1
T_12_19_wire_logic_cluster/lc_6/in_1

End 

Net : this_spr_ram.mem_WE_14
T_11_9_wire_logic_cluster/lc_6/out
T_12_8_sp4_v_t_45
T_9_8_sp4_h_l_2
T_8_4_sp4_v_t_39
T_8_6_lc_trk_g2_2
T_8_6_wire_bram/ram/WCLKE

T_11_9_wire_logic_cluster/lc_6/out
T_12_8_sp4_v_t_45
T_9_8_sp4_h_l_2
T_8_8_lc_trk_g0_2
T_8_8_wire_bram/ram/WCLKE

End 

Net : M_this_oam_ram_write_data_13
T_9_28_wire_logic_cluster/lc_3/out
T_8_29_lc_trk_g0_3
T_8_29_wire_bram/ram/WDATA_13

End 

Net : M_this_oam_ram_write_data_8
T_9_28_wire_logic_cluster/lc_7/out
T_8_29_lc_trk_g1_7
T_8_29_wire_bram/ram/WDATA_8

End 

Net : M_this_oam_ram_write_data_20
T_11_29_wire_logic_cluster/lc_2/out
T_11_28_sp4_v_t_36
T_8_32_sp4_h_l_1
T_8_32_lc_trk_g0_4
T_8_32_wire_bram/ram/WDATA_4

End 

Net : M_this_oam_ram_write_data_4
T_11_29_wire_logic_cluster/lc_6/out
T_11_26_sp4_v_t_36
T_8_30_sp4_h_l_1
T_8_30_lc_trk_g0_4
T_8_30_wire_bram/ram/WDATA_4

End 

Net : this_spr_ram.mem_WE_6
T_20_11_wire_logic_cluster/lc_4/out
T_18_11_sp4_h_l_5
T_22_11_sp4_h_l_1
T_25_11_sp4_v_t_43
T_25_12_lc_trk_g3_3
T_25_12_wire_bram/ram/WCLKE

T_20_11_wire_logic_cluster/lc_4/out
T_18_11_sp4_h_l_5
T_22_11_sp4_h_l_1
T_25_7_sp4_v_t_42
T_25_10_lc_trk_g0_2
T_25_10_wire_bram/ram/WCLKE

End 

Net : this_spr_ram.mem_WE_4
T_20_13_wire_logic_cluster/lc_0/out
T_21_10_sp4_v_t_41
T_22_14_sp4_h_l_10
T_25_14_sp4_v_t_47
T_25_16_lc_trk_g2_2
T_25_16_wire_bram/ram/WCLKE

T_20_13_wire_logic_cluster/lc_0/out
T_20_10_sp4_v_t_40
T_21_14_sp4_h_l_11
T_25_14_sp4_h_l_7
T_25_14_lc_trk_g0_2
T_25_14_wire_bram/ram/WCLKE

End 

Net : N_1264_0
T_21_21_wire_logic_cluster/lc_1/out
T_21_18_sp4_v_t_42
T_18_18_sp4_h_l_7
T_14_18_sp4_h_l_3
T_15_18_lc_trk_g3_3
T_15_18_wire_logic_cluster/lc_1/cen

T_21_21_wire_logic_cluster/lc_1/out
T_21_18_sp4_v_t_42
T_18_18_sp4_h_l_7
T_14_18_sp4_h_l_3
T_15_18_lc_trk_g3_3
T_15_18_wire_logic_cluster/lc_1/cen

T_21_21_wire_logic_cluster/lc_1/out
T_21_18_sp4_v_t_42
T_18_18_sp4_h_l_7
T_14_18_sp4_h_l_3
T_15_18_lc_trk_g3_3
T_15_18_wire_logic_cluster/lc_1/cen

T_21_21_wire_logic_cluster/lc_1/out
T_21_18_sp4_v_t_42
T_18_18_sp4_h_l_7
T_14_18_sp4_h_l_3
T_15_18_lc_trk_g3_3
T_15_18_wire_logic_cluster/lc_1/cen

T_21_21_wire_logic_cluster/lc_1/out
T_21_18_sp4_v_t_42
T_18_18_sp4_h_l_7
T_14_18_sp4_h_l_3
T_15_18_lc_trk_g3_3
T_15_18_wire_logic_cluster/lc_1/cen

T_21_21_wire_logic_cluster/lc_1/out
T_21_18_sp4_v_t_42
T_18_18_sp4_h_l_7
T_14_18_sp4_h_l_3
T_15_18_lc_trk_g3_3
T_15_18_wire_logic_cluster/lc_1/cen

T_21_21_wire_logic_cluster/lc_1/out
T_21_18_sp4_v_t_42
T_18_18_sp4_h_l_7
T_14_18_sp4_h_l_3
T_15_18_lc_trk_g3_3
T_15_18_wire_logic_cluster/lc_1/cen

T_21_21_wire_logic_cluster/lc_1/out
T_21_18_sp4_v_t_42
T_18_18_sp4_h_l_7
T_14_18_sp4_h_l_3
T_15_18_lc_trk_g3_3
T_15_18_wire_logic_cluster/lc_1/cen

End 

Net : M_this_data_count_qZ0Z_2
T_14_21_wire_logic_cluster/lc_1/out
T_15_21_lc_trk_g0_1
T_15_21_wire_logic_cluster/lc_7/in_0

T_14_21_wire_logic_cluster/lc_1/out
T_15_17_sp4_v_t_38
T_15_19_lc_trk_g3_3
T_15_19_input_2_2
T_15_19_wire_logic_cluster/lc_2/in_2

T_14_21_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g1_1
T_14_21_wire_logic_cluster/lc_1/in_3

End 

Net : N_930
T_16_21_wire_logic_cluster/lc_5/out
T_15_21_sp4_h_l_2
T_19_21_sp4_h_l_5
T_19_21_lc_trk_g0_0
T_19_21_wire_logic_cluster/lc_5/in_1

T_16_21_wire_logic_cluster/lc_5/out
T_15_21_sp4_h_l_2
T_19_21_sp4_h_l_5
T_22_21_sp4_v_t_40
T_22_22_lc_trk_g2_0
T_22_22_wire_logic_cluster/lc_0/in_0

T_16_21_wire_logic_cluster/lc_5/out
T_17_20_sp4_v_t_43
T_17_16_sp4_v_t_44
T_18_16_sp4_h_l_9
T_20_16_lc_trk_g2_4
T_20_16_wire_logic_cluster/lc_5/in_1

T_16_21_wire_logic_cluster/lc_5/out
T_15_21_sp4_h_l_2
T_19_21_sp4_h_l_5
T_22_17_sp4_v_t_46
T_22_20_lc_trk_g0_6
T_22_20_wire_logic_cluster/lc_1/in_3

T_16_21_wire_logic_cluster/lc_5/out
T_15_21_sp4_h_l_2
T_19_21_sp4_h_l_5
T_22_21_sp4_v_t_40
T_21_22_lc_trk_g3_0
T_21_22_wire_logic_cluster/lc_7/in_0

T_16_21_wire_logic_cluster/lc_5/out
T_15_21_sp4_h_l_2
T_19_21_sp4_h_l_5
T_22_21_sp4_v_t_40
T_21_22_lc_trk_g3_0
T_21_22_wire_logic_cluster/lc_5/in_0

T_16_21_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g2_5
T_15_21_wire_logic_cluster/lc_5/in_0

T_16_21_wire_logic_cluster/lc_5/out
T_15_21_sp4_h_l_2
T_19_21_sp4_h_l_5
T_22_17_sp4_v_t_46
T_22_20_lc_trk_g0_6
T_22_20_wire_logic_cluster/lc_5/in_1

End 

Net : this_start_data_delay.N_233_0_cascade_
T_19_21_wire_logic_cluster/lc_5/ltout
T_19_21_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.M_this_state_q_srsts_i_a2_0_9Z0Z_11
T_15_21_wire_logic_cluster/lc_7/out
T_15_21_sp4_h_l_3
T_16_21_lc_trk_g2_3
T_16_21_wire_logic_cluster/lc_5/in_0

End 

Net : un1_M_this_ext_address_q_cry_13
T_21_25_wire_logic_cluster/lc_5/cout
T_21_25_wire_logic_cluster/lc_6/in_3

Net : this_start_data_delay.N_341
T_20_22_wire_logic_cluster/lc_2/out
T_20_21_lc_trk_g1_2
T_20_21_wire_logic_cluster/lc_6/in_3

End 

Net : this_start_data_delay.N_23_1_0
T_20_21_wire_logic_cluster/lc_1/out
T_20_22_lc_trk_g0_1
T_20_22_wire_logic_cluster/lc_2/in_1

T_20_21_wire_logic_cluster/lc_1/out
T_21_17_sp4_v_t_38
T_21_18_lc_trk_g2_6
T_21_18_wire_logic_cluster/lc_2/in_0

T_20_21_wire_logic_cluster/lc_1/out
T_21_17_sp4_v_t_38
T_21_18_lc_trk_g2_6
T_21_18_wire_logic_cluster/lc_0/in_0

T_20_21_wire_logic_cluster/lc_1/out
T_21_21_lc_trk_g0_1
T_21_21_wire_logic_cluster/lc_4/in_1

T_20_21_wire_logic_cluster/lc_1/out
T_21_22_lc_trk_g3_1
T_21_22_wire_logic_cluster/lc_5/in_3

T_20_21_wire_logic_cluster/lc_1/out
T_20_21_lc_trk_g2_1
T_20_21_wire_logic_cluster/lc_0/in_1

T_20_21_wire_logic_cluster/lc_1/out
T_21_20_lc_trk_g3_1
T_21_20_wire_logic_cluster/lc_7/in_1

T_20_21_wire_logic_cluster/lc_1/out
T_21_21_lc_trk_g1_1
T_21_21_wire_logic_cluster/lc_3/in_3

End 

Net : M_this_data_count_qZ0Z_1
T_14_21_wire_logic_cluster/lc_0/out
T_15_21_lc_trk_g0_0
T_15_21_wire_logic_cluster/lc_7/in_1

T_14_21_wire_logic_cluster/lc_0/out
T_15_17_sp4_v_t_36
T_15_19_lc_trk_g3_1
T_15_19_wire_logic_cluster/lc_1/in_1

T_14_21_wire_logic_cluster/lc_0/out
T_14_21_lc_trk_g1_0
T_14_21_wire_logic_cluster/lc_0/in_3

End 

Net : N_295
T_17_23_wire_logic_cluster/lc_0/out
T_17_21_sp4_v_t_45
T_18_21_sp4_h_l_1
T_19_21_lc_trk_g2_1
T_19_21_wire_logic_cluster/lc_6/in_1

T_17_23_wire_logic_cluster/lc_0/out
T_17_21_sp4_v_t_45
T_18_21_sp4_h_l_1
T_21_21_sp4_v_t_36
T_21_25_lc_trk_g0_1
T_21_25_wire_logic_cluster/lc_0/in_1

T_17_23_wire_logic_cluster/lc_0/out
T_17_21_sp4_v_t_45
T_18_21_sp4_h_l_1
T_21_21_sp4_v_t_36
T_21_25_lc_trk_g1_1
T_21_25_wire_logic_cluster/lc_1/in_1

T_17_23_wire_logic_cluster/lc_0/out
T_17_21_sp4_v_t_45
T_18_21_sp4_h_l_1
T_21_21_sp4_v_t_36
T_21_25_lc_trk_g0_1
T_21_25_wire_logic_cluster/lc_2/in_1

T_17_23_wire_logic_cluster/lc_0/out
T_17_21_sp4_v_t_45
T_18_21_sp4_h_l_1
T_21_21_sp4_v_t_36
T_21_25_lc_trk_g1_1
T_21_25_wire_logic_cluster/lc_3/in_1

T_17_23_wire_logic_cluster/lc_0/out
T_17_21_sp4_v_t_45
T_18_21_sp4_h_l_1
T_21_21_sp4_v_t_36
T_21_25_lc_trk_g0_1
T_21_25_wire_logic_cluster/lc_4/in_1

T_17_23_wire_logic_cluster/lc_0/out
T_17_21_sp4_v_t_45
T_18_21_sp4_h_l_1
T_21_21_sp4_v_t_36
T_21_25_lc_trk_g1_1
T_21_25_wire_logic_cluster/lc_5/in_1

T_17_23_wire_logic_cluster/lc_0/out
T_17_21_sp4_v_t_45
T_18_21_sp4_h_l_1
T_21_21_sp4_v_t_36
T_21_25_lc_trk_g0_1
T_21_25_wire_logic_cluster/lc_6/in_1

T_17_23_wire_logic_cluster/lc_0/out
T_17_21_sp4_v_t_45
T_18_21_sp4_h_l_1
T_21_21_sp4_v_t_36
T_21_24_lc_trk_g0_4
T_21_24_wire_logic_cluster/lc_0/in_0

T_17_23_wire_logic_cluster/lc_0/out
T_17_21_sp4_v_t_45
T_18_21_sp4_h_l_1
T_21_21_sp4_v_t_36
T_21_24_lc_trk_g0_4
T_21_24_wire_logic_cluster/lc_2/in_0

T_17_23_wire_logic_cluster/lc_0/out
T_17_21_sp4_v_t_45
T_18_21_sp4_h_l_1
T_21_21_sp4_v_t_36
T_21_24_lc_trk_g0_4
T_21_24_wire_logic_cluster/lc_4/in_0

T_17_23_wire_logic_cluster/lc_0/out
T_17_21_sp4_v_t_45
T_18_21_sp4_h_l_1
T_21_21_sp4_v_t_36
T_21_24_lc_trk_g0_4
T_21_24_wire_logic_cluster/lc_6/in_0

T_17_23_wire_logic_cluster/lc_0/out
T_17_21_sp4_v_t_45
T_18_21_sp4_h_l_1
T_21_21_sp4_v_t_36
T_21_24_lc_trk_g1_4
T_21_24_wire_logic_cluster/lc_1/in_0

T_17_23_wire_logic_cluster/lc_0/out
T_17_21_sp4_v_t_45
T_18_21_sp4_h_l_1
T_21_21_sp4_v_t_36
T_21_24_lc_trk_g1_4
T_21_24_wire_logic_cluster/lc_3/in_0

T_17_23_wire_logic_cluster/lc_0/out
T_17_21_sp4_v_t_45
T_18_21_sp4_h_l_1
T_21_21_sp4_v_t_36
T_21_24_lc_trk_g1_4
T_21_24_wire_logic_cluster/lc_5/in_0

T_17_23_wire_logic_cluster/lc_0/out
T_17_21_sp4_v_t_45
T_18_21_sp4_h_l_1
T_21_21_sp4_v_t_36
T_21_24_lc_trk_g1_4
T_21_24_wire_logic_cluster/lc_7/in_0

T_17_23_wire_logic_cluster/lc_0/out
T_17_21_sp4_v_t_45
T_18_21_sp4_h_l_1
T_21_21_sp4_v_t_36
T_21_25_lc_trk_g1_1
T_21_25_wire_logic_cluster/lc_7/in_1

End 

Net : M_this_oam_ram_write_data_11
T_11_29_wire_logic_cluster/lc_7/out
T_9_29_sp12_h_l_1
T_8_29_lc_trk_g0_1
T_8_29_wire_bram/ram/WDATA_11

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_17
T_14_21_wire_logic_cluster/lc_5/out
T_13_21_sp4_h_l_2
T_9_21_sp4_h_l_10
T_8_21_sp4_v_t_41
T_8_22_lc_trk_g2_1
T_8_22_wire_bram/ram/WDATA_1

End 

Net : M_this_data_count_qZ0Z_3
T_14_21_wire_logic_cluster/lc_2/out
T_15_21_lc_trk_g1_2
T_15_21_input_2_7
T_15_21_wire_logic_cluster/lc_7/in_2

T_14_21_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_45
T_15_19_lc_trk_g3_5
T_15_19_wire_logic_cluster/lc_3/in_1

T_14_21_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g3_2
T_14_21_wire_logic_cluster/lc_2/in_3

End 

Net : un1_M_this_spr_address_q_cry_12
T_17_13_wire_logic_cluster/lc_4/cout
T_17_13_wire_logic_cluster/lc_5/in_3

End 

Net : M_this_spr_ram_write_en_0_i_1
T_17_15_wire_logic_cluster/lc_1/out
T_17_11_sp4_v_t_39
T_17_12_lc_trk_g3_7
T_17_12_input_2_0
T_17_12_wire_logic_cluster/lc_0/in_2

T_17_15_wire_logic_cluster/lc_1/out
T_17_11_sp4_v_t_39
T_17_12_lc_trk_g2_7
T_17_12_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_spr_ram_write_data_0
T_21_19_wire_logic_cluster/lc_5/out
T_22_18_sp4_v_t_43
T_22_14_sp4_v_t_43
T_22_10_sp4_v_t_43
T_22_6_sp4_v_t_43
T_22_2_sp4_v_t_43
T_23_2_sp4_h_l_6
T_25_2_lc_trk_g2_3
T_25_2_wire_bram/ram/WDATA_3

T_21_19_wire_logic_cluster/lc_5/out
T_21_19_sp12_h_l_1
T_20_7_sp12_v_t_22
T_9_7_sp12_h_l_1
T_8_0_span12_vert_13
T_8_4_lc_trk_g3_6
T_8_4_wire_bram/ram/WDATA_3

T_21_19_wire_logic_cluster/lc_5/out
T_13_19_sp12_h_l_1
T_12_19_sp12_v_t_22
T_12_22_sp4_v_t_42
T_9_26_sp4_h_l_7
T_8_26_lc_trk_g0_7
T_8_26_wire_bram/ram/WDATA_3

T_21_19_wire_logic_cluster/lc_5/out
T_22_18_sp4_v_t_43
T_22_14_sp4_v_t_43
T_22_10_sp4_v_t_43
T_22_6_sp4_v_t_43
T_23_6_sp4_h_l_6
T_25_6_lc_trk_g2_3
T_25_6_wire_bram/ram/WDATA_3

T_21_19_wire_logic_cluster/lc_5/out
T_21_19_sp12_h_l_1
T_9_19_sp12_h_l_1
T_8_7_sp12_v_t_22
T_8_8_lc_trk_g3_6
T_8_8_wire_bram/ram/WDATA_3

T_21_19_wire_logic_cluster/lc_5/out
T_22_18_sp4_v_t_43
T_22_14_sp4_v_t_43
T_22_10_sp4_v_t_43
T_23_10_sp4_h_l_6
T_25_10_lc_trk_g2_3
T_25_10_wire_bram/ram/WDATA_3

T_21_19_wire_logic_cluster/lc_5/out
T_22_18_sp4_v_t_43
T_22_14_sp4_v_t_43
T_23_14_sp4_h_l_6
T_25_14_lc_trk_g2_3
T_25_14_wire_bram/ram/WDATA_3

T_21_19_wire_logic_cluster/lc_5/out
T_22_18_sp4_v_t_43
T_23_18_sp4_h_l_6
T_25_18_lc_trk_g2_3
T_25_18_wire_bram/ram/WDATA_3

End 

Net : this_ppu.line_clk.M_last_qZ0
T_17_16_wire_logic_cluster/lc_3/out
T_15_16_sp4_h_l_3
T_14_16_sp4_v_t_44
T_13_20_lc_trk_g2_1
T_13_20_wire_logic_cluster/lc_5/in_0

T_17_16_wire_logic_cluster/lc_3/out
T_15_16_sp4_h_l_3
T_14_16_sp4_v_t_44
T_13_19_lc_trk_g3_4
T_13_19_wire_logic_cluster/lc_3/in_0

End 

Net : this_ppu.N_806
T_12_19_wire_logic_cluster/lc_1/out
T_12_19_lc_trk_g3_1
T_12_19_wire_logic_cluster/lc_4/in_0

T_12_19_wire_logic_cluster/lc_1/out
T_12_19_lc_trk_g3_1
T_12_19_wire_logic_cluster/lc_6/in_0

T_12_19_wire_logic_cluster/lc_1/out
T_11_18_lc_trk_g3_1
T_11_18_wire_logic_cluster/lc_2/in_0

T_12_19_wire_logic_cluster/lc_1/out
T_12_19_lc_trk_g3_1
T_12_19_wire_logic_cluster/lc_7/in_1

T_12_19_wire_logic_cluster/lc_1/out
T_12_19_lc_trk_g3_1
T_12_19_wire_logic_cluster/lc_3/in_1

T_12_19_wire_logic_cluster/lc_1/out
T_11_19_lc_trk_g2_1
T_11_19_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_data_count_qZ0Z_0
T_15_21_wire_logic_cluster/lc_6/out
T_15_21_lc_trk_g2_6
T_15_21_wire_logic_cluster/lc_7/in_3

T_15_21_wire_logic_cluster/lc_6/out
T_16_18_sp4_v_t_37
T_15_19_lc_trk_g2_5
T_15_19_wire_logic_cluster/lc_0/in_1

T_15_21_wire_logic_cluster/lc_6/out
T_15_21_lc_trk_g2_6
T_15_21_wire_logic_cluster/lc_6/in_0

End 

Net : this_ppu.M_state_qZ0Z_1
T_10_19_wire_logic_cluster/lc_5/out
T_11_19_lc_trk_g1_5
T_11_19_wire_logic_cluster/lc_7/in_3

T_10_19_wire_logic_cluster/lc_5/out
T_10_15_sp4_v_t_47
T_9_16_lc_trk_g3_7
T_9_16_wire_logic_cluster/lc_2/in_0

T_10_19_wire_logic_cluster/lc_5/out
T_10_15_sp4_v_t_47
T_9_16_lc_trk_g3_7
T_9_16_wire_logic_cluster/lc_4/in_0

End 

Net : un1_M_this_ext_address_q_cry_12
T_21_25_wire_logic_cluster/lc_4/cout
T_21_25_wire_logic_cluster/lc_5/in_3

Net : this_ppu.M_oam_cache_read_data_15
T_12_17_wire_logic_cluster/lc_2/out
T_13_17_sp4_h_l_4
T_15_17_lc_trk_g2_1
T_15_17_input_2_7
T_15_17_wire_logic_cluster/lc_7/in_2

End 

Net : M_this_spr_ram_write_data_3
T_20_15_wire_logic_cluster/lc_4/out
T_21_15_sp12_h_l_0
T_20_3_sp12_v_t_23
T_21_3_sp12_h_l_0
T_25_3_lc_trk_g0_3
T_25_3_wire_bram/ram/WDATA_11

T_20_15_wire_logic_cluster/lc_4/out
T_20_7_sp12_v_t_23
T_9_19_sp12_h_l_0
T_8_19_sp12_v_t_23
T_8_23_lc_trk_g3_0
T_8_23_wire_bram/ram/WDATA_11

T_20_15_wire_logic_cluster/lc_4/out
T_20_7_sp12_v_t_23
T_9_19_sp12_h_l_0
T_8_19_sp12_v_t_23
T_8_27_lc_trk_g3_0
T_8_27_wire_bram/ram/WDATA_11

T_20_15_wire_logic_cluster/lc_4/out
T_20_7_sp12_v_t_23
T_9_7_sp12_h_l_0
T_8_0_span12_vert_12
T_8_5_lc_trk_g3_4
T_8_5_wire_bram/ram/WDATA_11

T_20_15_wire_logic_cluster/lc_4/out
T_20_7_sp12_v_t_23
T_9_7_sp12_h_l_0
T_8_0_span12_vert_12
T_8_1_lc_trk_g3_4
T_8_1_wire_bram/ram/WDATA_11

T_20_15_wire_logic_cluster/lc_4/out
T_20_7_sp12_v_t_23
T_21_7_sp12_h_l_0
T_25_7_lc_trk_g0_3
T_25_7_wire_bram/ram/WDATA_11

T_20_15_wire_logic_cluster/lc_4/out
T_20_11_sp4_v_t_45
T_21_11_sp4_h_l_8
T_25_11_sp4_h_l_11
T_25_11_lc_trk_g1_6
T_25_11_wire_bram/ram/WDATA_11

T_20_15_wire_logic_cluster/lc_4/out
T_21_15_sp12_h_l_0
T_25_15_lc_trk_g0_3
T_25_15_wire_bram/ram/WDATA_11

End 

Net : M_this_oam_ram_write_data_9
T_11_29_wire_logic_cluster/lc_5/out
T_9_29_sp4_h_l_7
T_8_29_lc_trk_g0_7
T_8_29_wire_bram/ram/WDATA_9

End 

Net : this_ppu.M_oam_cache_cnt_d_0_sqmuxa_i_2_0_0
T_14_17_wire_logic_cluster/lc_1/out
T_14_15_sp4_v_t_47
T_14_11_sp4_v_t_43
T_14_14_lc_trk_g1_3
T_14_14_wire_logic_cluster/lc_1/cen

T_14_17_wire_logic_cluster/lc_1/out
T_14_15_sp4_v_t_47
T_14_11_sp4_v_t_43
T_14_14_lc_trk_g1_3
T_14_14_wire_logic_cluster/lc_1/cen

T_14_17_wire_logic_cluster/lc_1/out
T_14_15_sp4_v_t_47
T_14_11_sp4_v_t_43
T_14_14_lc_trk_g1_3
T_14_14_wire_logic_cluster/lc_1/cen

T_14_17_wire_logic_cluster/lc_1/out
T_14_15_sp4_v_t_47
T_14_11_sp4_v_t_43
T_14_14_lc_trk_g1_3
T_14_14_wire_logic_cluster/lc_1/cen

T_14_17_wire_logic_cluster/lc_1/out
T_14_15_sp4_v_t_47
T_14_11_sp4_v_t_47
T_13_13_lc_trk_g2_2
T_13_13_wire_logic_cluster/lc_0/cen

T_14_17_wire_logic_cluster/lc_1/out
T_15_14_sp4_v_t_43
T_12_18_sp4_h_l_6
T_14_18_lc_trk_g3_3
T_14_18_wire_logic_cluster/lc_0/cen

T_14_17_wire_logic_cluster/lc_1/out
T_15_14_sp4_v_t_43
T_12_18_sp4_h_l_6
T_14_18_lc_trk_g3_3
T_14_18_wire_logic_cluster/lc_0/cen

T_14_17_wire_logic_cluster/lc_1/out
T_15_14_sp4_v_t_43
T_12_18_sp4_h_l_6
T_14_18_lc_trk_g3_3
T_14_18_wire_logic_cluster/lc_0/cen

T_14_17_wire_logic_cluster/lc_1/out
T_15_14_sp4_v_t_43
T_12_18_sp4_h_l_6
T_14_18_lc_trk_g3_3
T_14_18_wire_logic_cluster/lc_0/cen

T_14_17_wire_logic_cluster/lc_1/out
T_15_14_sp4_v_t_43
T_12_18_sp4_h_l_6
T_14_18_lc_trk_g3_3
T_14_18_wire_logic_cluster/lc_0/cen

T_14_17_wire_logic_cluster/lc_1/out
T_15_14_sp4_v_t_43
T_12_18_sp4_h_l_6
T_14_18_lc_trk_g3_3
T_14_18_wire_logic_cluster/lc_0/cen

T_14_17_wire_logic_cluster/lc_1/out
T_15_14_sp4_v_t_43
T_12_18_sp4_h_l_6
T_14_18_lc_trk_g3_3
T_14_18_wire_logic_cluster/lc_0/cen

T_14_17_wire_logic_cluster/lc_1/out
T_14_15_sp4_v_t_47
T_14_19_lc_trk_g0_2
T_14_19_wire_logic_cluster/lc_1/cen

T_14_17_wire_logic_cluster/lc_1/out
T_14_15_sp4_v_t_47
T_14_19_lc_trk_g0_2
T_14_19_wire_logic_cluster/lc_1/cen

T_14_17_wire_logic_cluster/lc_1/out
T_14_15_sp4_v_t_47
T_14_19_lc_trk_g0_2
T_14_19_wire_logic_cluster/lc_1/cen

End 

Net : this_ppu.M_oam_cache_read_data_i_16
T_10_19_wire_logic_cluster/lc_0/out
T_10_19_lc_trk_g0_0
T_10_19_input_2_0
T_10_19_wire_logic_cluster/lc_0/in_2

End 

Net : this_ppu.offset_y_cry_0
T_10_19_wire_logic_cluster/lc_0/cout
T_10_19_wire_logic_cluster/lc_1/in_3

Net : N_3_0_cascade_
T_10_18_wire_logic_cluster/lc_0/ltout
T_10_18_wire_logic_cluster/lc_1/in_2

End 

Net : un1_M_this_spr_address_q_cry_11
T_17_13_wire_logic_cluster/lc_3/cout
T_17_13_wire_logic_cluster/lc_4/in_3

Net : M_this_oam_ram_write_data_0_sqmuxa_cascade_
T_12_28_wire_logic_cluster/lc_0/ltout
T_12_28_wire_logic_cluster/lc_1/in_2

End 

Net : M_this_oam_ram_write_data_26
T_12_28_wire_logic_cluster/lc_1/out
T_12_26_sp4_v_t_47
T_9_30_sp4_h_l_3
T_8_30_sp4_v_t_38
T_8_31_lc_trk_g2_6
T_8_31_wire_bram/ram/WDATA_10

End 

Net : un1_M_this_ext_address_q_cry_11
T_21_25_wire_logic_cluster/lc_3/cout
T_21_25_wire_logic_cluster/lc_4/in_3

Net : this_ppu.M_state_qZ0Z_0
T_11_19_wire_logic_cluster/lc_5/out
T_10_19_sp4_h_l_2
T_14_19_sp4_h_l_10
T_13_19_sp4_v_t_47
T_13_20_lc_trk_g2_7
T_13_20_wire_logic_cluster/lc_6/in_3

T_11_19_wire_logic_cluster/lc_5/out
T_10_19_sp4_h_l_2
T_14_19_sp4_h_l_10
T_13_19_lc_trk_g0_2
T_13_19_wire_logic_cluster/lc_3/in_1

T_11_19_wire_logic_cluster/lc_5/out
T_10_19_sp4_h_l_2
T_14_19_sp4_h_l_10
T_13_19_sp4_v_t_47
T_13_21_lc_trk_g3_2
T_13_21_input_2_5
T_13_21_wire_logic_cluster/lc_5/in_2

T_11_19_wire_logic_cluster/lc_5/out
T_11_12_sp12_v_t_22
T_11_21_sp4_v_t_36
T_8_21_sp4_h_l_1
T_7_17_sp4_v_t_43
T_7_20_lc_trk_g0_3
T_7_20_wire_logic_cluster/lc_4/in_1

T_11_19_wire_logic_cluster/lc_5/out
T_11_12_sp12_v_t_22
T_11_15_lc_trk_g3_2
T_11_15_wire_logic_cluster/lc_0/in_1

T_11_19_wire_logic_cluster/lc_5/out
T_10_19_lc_trk_g2_5
T_10_19_wire_logic_cluster/lc_6/in_3

T_11_19_wire_logic_cluster/lc_5/out
T_11_12_sp12_v_t_22
T_11_21_sp4_v_t_36
T_8_21_sp4_h_l_1
T_7_21_lc_trk_g1_1
T_7_21_wire_logic_cluster/lc_3/in_1

T_11_19_wire_logic_cluster/lc_5/out
T_11_12_sp12_v_t_22
T_11_21_sp4_v_t_36
T_8_21_sp4_h_l_1
T_7_21_lc_trk_g1_1
T_7_21_wire_logic_cluster/lc_5/in_1

T_11_19_wire_logic_cluster/lc_5/out
T_11_12_sp12_v_t_22
T_11_21_sp4_v_t_36
T_8_21_sp4_h_l_1
T_7_21_lc_trk_g1_1
T_7_21_input_2_4
T_7_21_wire_logic_cluster/lc_4/in_2

T_11_19_wire_logic_cluster/lc_5/out
T_11_12_sp12_v_t_22
T_11_21_sp4_v_t_36
T_8_21_sp4_h_l_7
T_7_21_lc_trk_g0_7
T_7_21_wire_logic_cluster/lc_6/in_3

T_11_19_wire_logic_cluster/lc_5/out
T_11_18_lc_trk_g0_5
T_11_18_wire_logic_cluster/lc_6/in_1

T_11_19_wire_logic_cluster/lc_5/out
T_11_19_lc_trk_g2_5
T_11_19_wire_logic_cluster/lc_4/in_1

T_11_19_wire_logic_cluster/lc_5/out
T_10_19_lc_trk_g2_5
T_10_19_wire_logic_cluster/lc_4/in_1

End 

Net : this_ppu.m9_0_a2_4
T_13_19_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g2_5
T_12_18_wire_logic_cluster/lc_4/in_3

End 

Net : this_ppu.offset_y_cry_1
T_10_19_wire_logic_cluster/lc_1/cout
T_10_19_wire_logic_cluster/lc_2/in_3

End 

Net : this_ppu.N_97_mux
T_12_18_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g0_4
T_12_17_input_2_6
T_12_17_wire_logic_cluster/lc_6/in_2

T_12_18_wire_logic_cluster/lc_4/out
T_10_18_sp4_h_l_5
T_13_14_sp4_v_t_40
T_13_15_lc_trk_g2_0
T_13_15_wire_logic_cluster/lc_0/in_0

T_12_18_wire_logic_cluster/lc_4/out
T_12_14_sp4_v_t_45
T_11_15_lc_trk_g3_5
T_11_15_input_2_0
T_11_15_wire_logic_cluster/lc_0/in_2

T_12_18_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g0_4
T_12_19_wire_logic_cluster/lc_1/in_1

T_12_18_wire_logic_cluster/lc_4/out
T_10_18_sp4_h_l_5
T_9_14_sp4_v_t_40
T_9_16_lc_trk_g3_5
T_9_16_wire_logic_cluster/lc_0/in_0

T_12_18_wire_logic_cluster/lc_4/out
T_10_18_sp4_h_l_5
T_13_14_sp4_v_t_40
T_12_15_lc_trk_g3_0
T_12_15_wire_logic_cluster/lc_0/in_1

T_12_18_wire_logic_cluster/lc_4/out
T_12_17_sp4_v_t_40
T_11_19_lc_trk_g0_5
T_11_19_wire_logic_cluster/lc_5/in_0

T_12_18_wire_logic_cluster/lc_4/out
T_13_16_sp4_v_t_36
T_13_19_lc_trk_g1_4
T_13_19_wire_logic_cluster/lc_4/in_1

End 

Net : this_ppu.M_pixel_cnt_qZ1Z_2
T_12_19_wire_logic_cluster/lc_2/out
T_13_19_sp4_h_l_4
T_13_19_lc_trk_g0_1
T_13_19_wire_logic_cluster/lc_5/in_0

T_12_19_wire_logic_cluster/lc_2/out
T_12_20_lc_trk_g0_2
T_12_20_input_2_2
T_12_20_wire_logic_cluster/lc_2/in_2

End 

Net : this_ppu.M_oam_curr_qc_0_1_cascade_
T_11_15_wire_logic_cluster/lc_0/ltout
T_11_15_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.i22_mux
T_11_18_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g1_4
T_12_18_wire_logic_cluster/lc_6/in_1

End 

Net : N_1232_0
T_12_28_wire_logic_cluster/lc_2/out
T_10_28_sp4_h_l_1
T_13_28_sp4_v_t_43
T_12_31_lc_trk_g3_3
T_12_31_wire_logic_cluster/lc_2/cen

T_12_28_wire_logic_cluster/lc_2/out
T_12_28_sp4_h_l_9
T_11_28_sp4_v_t_38
T_11_30_lc_trk_g3_3
T_11_30_wire_logic_cluster/lc_5/cen

T_12_28_wire_logic_cluster/lc_2/out
T_12_28_sp4_h_l_9
T_11_28_sp4_v_t_38
T_11_30_lc_trk_g3_3
T_11_30_wire_logic_cluster/lc_5/cen

T_12_28_wire_logic_cluster/lc_2/out
T_12_28_sp4_h_l_9
T_11_28_sp4_v_t_38
T_10_30_lc_trk_g1_3
T_10_30_wire_logic_cluster/lc_1/cen

T_12_28_wire_logic_cluster/lc_2/out
T_12_28_sp4_h_l_9
T_11_28_sp4_v_t_38
T_10_30_lc_trk_g1_3
T_10_30_wire_logic_cluster/lc_1/cen

T_12_28_wire_logic_cluster/lc_2/out
T_10_28_sp4_h_l_1
T_13_28_sp4_v_t_43
T_13_31_lc_trk_g1_3
T_13_31_wire_logic_cluster/lc_1/cen

T_12_28_wire_logic_cluster/lc_2/out
T_11_27_lc_trk_g2_2
T_11_27_wire_logic_cluster/lc_0/cen

T_12_28_wire_logic_cluster/lc_2/out
T_13_27_lc_trk_g2_2
T_13_27_wire_logic_cluster/lc_2/cen

End 

Net : N_1256_0
T_14_20_wire_logic_cluster/lc_7/out
T_14_18_sp4_v_t_43
T_11_18_sp4_h_l_6
T_13_18_lc_trk_g3_3
T_13_18_wire_logic_cluster/lc_1/cen

T_14_20_wire_logic_cluster/lc_7/out
T_14_18_sp4_v_t_43
T_11_18_sp4_h_l_6
T_13_18_lc_trk_g3_3
T_13_18_wire_logic_cluster/lc_1/cen

T_14_20_wire_logic_cluster/lc_7/out
T_14_18_sp4_v_t_43
T_11_18_sp4_h_l_6
T_13_18_lc_trk_g3_3
T_13_18_wire_logic_cluster/lc_1/cen

T_14_20_wire_logic_cluster/lc_7/out
T_14_18_sp4_v_t_43
T_11_18_sp4_h_l_6
T_13_18_lc_trk_g3_3
T_13_18_wire_logic_cluster/lc_1/cen

T_14_20_wire_logic_cluster/lc_7/out
T_14_18_sp4_v_t_43
T_11_18_sp4_h_l_6
T_13_18_lc_trk_g3_3
T_13_18_wire_logic_cluster/lc_1/cen

T_14_20_wire_logic_cluster/lc_7/out
T_14_18_sp4_v_t_43
T_11_18_sp4_h_l_6
T_13_18_lc_trk_g3_3
T_13_18_wire_logic_cluster/lc_1/cen

T_14_20_wire_logic_cluster/lc_7/out
T_14_18_sp4_v_t_43
T_11_18_sp4_h_l_6
T_13_18_lc_trk_g3_3
T_13_18_wire_logic_cluster/lc_1/cen

T_14_20_wire_logic_cluster/lc_7/out
T_14_18_sp4_v_t_43
T_11_18_sp4_h_l_6
T_13_18_lc_trk_g3_3
T_13_18_wire_logic_cluster/lc_1/cen

End 

Net : this_ppu.M_pixel_cnt_qZ0Z_7
T_13_19_wire_logic_cluster/lc_4/out
T_14_19_sp4_h_l_8
T_13_19_lc_trk_g1_0
T_13_19_input_2_5
T_13_19_wire_logic_cluster/lc_5/in_2

T_13_19_wire_logic_cluster/lc_4/out
T_12_20_lc_trk_g1_4
T_12_20_input_2_7
T_12_20_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.M_vcounter_d7lt8_0_cascade_
T_15_16_wire_logic_cluster/lc_1/ltout
T_15_16_wire_logic_cluster/lc_2/in_2

End 

Net : un1_M_this_spr_address_q_cry_10
T_17_13_wire_logic_cluster/lc_2/cout
T_17_13_wire_logic_cluster/lc_3/in_3

Net : un1_M_this_ext_address_q_cry_10
T_21_25_wire_logic_cluster/lc_2/cout
T_21_25_wire_logic_cluster/lc_3/in_3

Net : M_this_data_count_qZ0Z_12
T_16_21_wire_logic_cluster/lc_1/out
T_16_21_lc_trk_g3_1
T_16_21_wire_logic_cluster/lc_6/in_0

T_16_21_wire_logic_cluster/lc_1/out
T_15_20_lc_trk_g2_1
T_15_20_wire_logic_cluster/lc_4/in_1

T_16_21_wire_logic_cluster/lc_1/out
T_16_21_lc_trk_g3_1
T_16_21_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.M_this_state_q_srsts_i_a2_0_8Z0Z_11
T_16_21_wire_logic_cluster/lc_6/out
T_16_21_lc_trk_g2_6
T_16_21_wire_logic_cluster/lc_5/in_1

End 

Net : this_ppu.oam_cache.M_oam_cache_read_data_17
T_9_19_wire_logic_cluster/lc_2/out
T_9_19_lc_trk_g3_2
T_9_19_wire_logic_cluster/lc_0/in_3

End 

Net : this_ppu.M_oam_cache_read_data_i_17
T_9_19_wire_logic_cluster/lc_0/out
T_10_19_lc_trk_g1_0
T_10_19_input_2_1
T_10_19_wire_logic_cluster/lc_1/in_2

End 

Net : this_ppu.M_pixel_cnt_qZ1Z_0
T_11_19_wire_logic_cluster/lc_0/out
T_11_19_sp4_h_l_5
T_13_19_lc_trk_g2_0
T_13_19_wire_logic_cluster/lc_5/in_3

T_11_19_wire_logic_cluster/lc_0/out
T_12_20_lc_trk_g2_0
T_12_20_input_2_0
T_12_20_wire_logic_cluster/lc_0/in_2

T_11_19_wire_logic_cluster/lc_0/out
T_11_19_sp4_h_l_5
T_14_19_sp4_v_t_40
T_13_20_lc_trk_g3_0
T_13_20_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_map_ram_write_data_6
T_24_25_wire_logic_cluster/lc_7/out
T_25_24_sp4_v_t_47
T_25_27_lc_trk_g0_7
T_25_27_wire_bram/ram/WDATA_9

End 

Net : M_this_map_ram_write_data_4
T_24_25_wire_logic_cluster/lc_5/out
T_25_24_sp4_v_t_43
T_25_28_lc_trk_g1_6
T_25_28_wire_bram/ram/WDATA_1

End 

Net : M_this_state_d_0_sqmuxa
T_14_20_wire_logic_cluster/lc_1/out
T_14_17_sp12_v_t_22
T_15_29_sp12_h_l_1
T_19_29_sp4_h_l_4
T_22_25_sp4_v_t_47
T_23_25_sp4_h_l_3
T_24_25_lc_trk_g2_3
T_24_25_wire_logic_cluster/lc_5/in_0

T_14_20_wire_logic_cluster/lc_1/out
T_14_17_sp12_v_t_22
T_15_29_sp12_h_l_1
T_19_29_sp4_h_l_4
T_22_25_sp4_v_t_47
T_23_25_sp4_h_l_3
T_24_25_lc_trk_g2_3
T_24_25_wire_logic_cluster/lc_7/in_0

T_14_20_wire_logic_cluster/lc_1/out
T_14_17_sp12_v_t_22
T_15_29_sp12_h_l_1
T_26_17_sp12_v_t_22
T_26_20_sp4_v_t_42
T_23_24_sp4_h_l_7
T_24_24_lc_trk_g3_7
T_24_24_wire_logic_cluster/lc_1/in_3

T_14_20_wire_logic_cluster/lc_1/out
T_14_17_sp12_v_t_22
T_15_29_sp12_h_l_1
T_26_17_sp12_v_t_22
T_26_25_lc_trk_g3_1
T_26_25_input_2_0
T_26_25_wire_logic_cluster/lc_0/in_2

T_14_20_wire_logic_cluster/lc_1/out
T_14_17_sp12_v_t_22
T_15_29_sp12_h_l_1
T_19_29_sp4_h_l_4
T_22_25_sp4_v_t_47
T_23_25_sp4_h_l_3
T_24_25_lc_trk_g2_3
T_24_25_wire_logic_cluster/lc_2/in_3

T_14_20_wire_logic_cluster/lc_1/out
T_14_17_sp12_v_t_22
T_15_29_sp12_h_l_1
T_19_29_sp4_h_l_4
T_22_25_sp4_v_t_47
T_23_25_sp4_h_l_3
T_24_25_lc_trk_g2_3
T_24_25_wire_logic_cluster/lc_3/in_0

T_14_20_wire_logic_cluster/lc_1/out
T_14_18_sp4_v_t_47
T_15_22_sp4_h_l_4
T_19_22_sp4_h_l_7
T_22_22_sp4_v_t_42
T_22_25_lc_trk_g1_2
T_22_25_wire_logic_cluster/lc_0/in_3

T_14_20_wire_logic_cluster/lc_1/out
T_14_17_sp12_v_t_22
T_15_29_sp12_h_l_1
T_21_29_sp4_h_l_6
T_24_25_sp4_v_t_43
T_24_27_lc_trk_g2_6
T_24_27_wire_logic_cluster/lc_3/in_3

T_14_20_wire_logic_cluster/lc_1/out
T_14_17_sp12_v_t_22
T_15_29_sp12_h_l_1
T_21_29_sp4_h_l_6
T_24_25_sp4_v_t_43
T_24_27_lc_trk_g2_6
T_24_27_wire_logic_cluster/lc_4/in_0

T_14_20_wire_logic_cluster/lc_1/out
T_14_17_sp12_v_t_22
T_15_29_sp12_h_l_1
T_26_17_sp12_v_t_22
T_26_20_sp4_v_t_42
T_26_24_sp4_v_t_47
T_25_28_lc_trk_g2_2
T_25_28_wire_bram/ram/WCLKE

T_14_20_wire_logic_cluster/lc_1/out
T_14_18_sp4_v_t_47
T_15_22_sp4_h_l_4
T_19_22_sp4_h_l_7
T_22_22_sp4_v_t_42
T_23_26_sp4_h_l_7
T_25_26_lc_trk_g2_2
T_25_26_wire_bram/ram/WCLKE

T_14_20_wire_logic_cluster/lc_1/out
T_14_17_sp12_v_t_22
T_15_29_sp12_h_l_1
T_26_17_sp12_v_t_22
T_26_25_lc_trk_g2_1
T_26_25_wire_logic_cluster/lc_0/in_3

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_16
T_14_21_wire_logic_cluster/lc_4/out
T_13_21_sp4_h_l_0
T_9_21_sp4_h_l_8
T_8_21_sp4_v_t_39
T_8_22_lc_trk_g3_7
T_8_22_wire_bram/ram/WDATA_0

End 

Net : M_this_ppu_map_addr_4
T_14_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g0_3
T_15_17_wire_logic_cluster/lc_7/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp12_v_t_22
T_15_28_sp12_h_l_1
T_23_28_sp4_h_l_8
T_26_24_sp4_v_t_39
T_25_27_lc_trk_g2_7
T_25_27_input0_3
T_25_27_wire_bram/ram/RADDR_4
T_25_25_upADDR_4
T_25_25_wire_bram/ram/RADDR_4

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp12_v_t_22
T_15_28_sp12_h_l_1
T_23_28_sp4_h_l_8
T_26_24_sp4_v_t_39
T_25_27_lc_trk_g2_7
T_25_27_input0_3
T_25_27_wire_bram/ram/RADDR_4

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_lc_trk_g1_3
T_14_17_wire_logic_cluster/lc_3/in_1

End 

Net : M_this_data_count_qZ0Z_11
T_16_21_wire_logic_cluster/lc_3/out
T_16_21_lc_trk_g0_3
T_16_21_wire_logic_cluster/lc_6/in_1

T_16_21_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g2_3
T_15_20_input_2_3
T_15_20_wire_logic_cluster/lc_3/in_2

T_16_21_wire_logic_cluster/lc_3/out
T_16_21_lc_trk_g0_3
T_16_21_wire_logic_cluster/lc_3/in_0

End 

Net : M_this_spr_ram_write_en_0_i_1_0_cascade_
T_15_15_wire_logic_cluster/lc_4/ltout
T_15_15_wire_logic_cluster/lc_5/in_2

End 

Net : this_spr_ram.mem_WE_2
T_15_15_wire_logic_cluster/lc_5/out
T_15_15_sp12_h_l_1
T_14_15_sp12_v_t_22
T_14_20_sp4_v_t_40
T_11_24_sp4_h_l_10
T_7_24_sp4_h_l_10
T_8_24_lc_trk_g2_2
T_8_24_wire_bram/ram/WCLKE

T_15_15_wire_logic_cluster/lc_5/out
T_15_15_sp12_h_l_1
T_26_15_sp12_v_t_22
T_26_16_sp4_v_t_44
T_25_18_lc_trk_g0_2
T_25_18_wire_bram/ram/WCLKE

End 

Net : M_this_data_count_qZ0Z_13
T_16_21_wire_logic_cluster/lc_2/out
T_16_21_lc_trk_g0_2
T_16_21_input_2_6
T_16_21_wire_logic_cluster/lc_6/in_2

T_16_21_wire_logic_cluster/lc_2/out
T_15_20_lc_trk_g2_2
T_15_20_wire_logic_cluster/lc_5/in_1

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_18
T_14_21_wire_logic_cluster/lc_6/out
T_14_18_sp4_v_t_36
T_11_22_sp4_h_l_6
T_7_22_sp4_h_l_9
T_8_22_lc_trk_g3_1
T_8_22_wire_bram/ram/WDATA_2

End 

Net : M_this_data_count_qZ0Z_8
T_15_21_wire_logic_cluster/lc_0/out
T_15_21_lc_trk_g1_0
T_15_21_wire_logic_cluster/lc_1/in_0

T_15_21_wire_logic_cluster/lc_0/out
T_15_20_lc_trk_g1_0
T_15_20_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.M_this_state_q_srsts_i_a2_0_7Z0Z_11
T_15_21_wire_logic_cluster/lc_1/out
T_16_21_lc_trk_g1_1
T_16_21_wire_logic_cluster/lc_5/in_3

End 

Net : this_ppu.M_state_qZ0Z_10
T_12_17_wire_logic_cluster/lc_1/out
T_13_13_sp4_v_t_38
T_13_17_sp4_v_t_38
T_13_20_lc_trk_g1_6
T_13_20_wire_logic_cluster/lc_6/in_1

T_12_17_wire_logic_cluster/lc_1/out
T_12_14_sp12_v_t_22
T_12_19_sp4_v_t_40
T_11_22_lc_trk_g3_0
T_11_22_wire_logic_cluster/lc_5/in_0

T_12_17_wire_logic_cluster/lc_1/out
T_13_13_sp4_v_t_38
T_13_17_sp4_v_t_38
T_13_20_lc_trk_g1_6
T_13_20_wire_logic_cluster/lc_1/in_0

T_12_17_wire_logic_cluster/lc_1/out
T_12_14_sp12_v_t_22
T_12_19_sp4_v_t_40
T_9_19_sp4_h_l_11
T_10_19_lc_trk_g2_3
T_10_19_wire_logic_cluster/lc_6/in_1

T_12_17_wire_logic_cluster/lc_1/out
T_13_13_sp4_v_t_38
T_13_17_sp4_v_t_38
T_10_17_sp4_h_l_3
T_9_13_sp4_v_t_38
T_9_16_lc_trk_g1_6
T_9_16_wire_logic_cluster/lc_0/in_1

End 

Net : un1_M_this_spr_address_q_cry_9
T_17_13_wire_logic_cluster/lc_1/cout
T_17_13_wire_logic_cluster/lc_2/in_3

Net : un1_M_this_ext_address_q_cry_9
T_21_25_wire_logic_cluster/lc_1/cout
T_21_25_wire_logic_cluster/lc_2/in_3

Net : this_start_data_delay.N_332
T_22_22_wire_logic_cluster/lc_0/out
T_22_18_sp4_v_t_37
T_21_20_lc_trk_g1_0
T_21_20_input_2_3
T_21_20_wire_logic_cluster/lc_3/in_2

End 

Net : this_start_data_delay.M_this_state_q_srsts_i_i_1_7_cascade_
T_21_20_wire_logic_cluster/lc_3/ltout
T_21_20_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_data_count_qZ0Z_5
T_15_21_wire_logic_cluster/lc_3/out
T_15_21_lc_trk_g1_3
T_15_21_wire_logic_cluster/lc_1/in_1

T_15_21_wire_logic_cluster/lc_3/out
T_15_18_sp4_v_t_46
T_15_19_lc_trk_g2_6
T_15_19_wire_logic_cluster/lc_5/in_1

T_15_21_wire_logic_cluster/lc_3/out
T_15_21_lc_trk_g1_3
T_15_21_wire_logic_cluster/lc_3/in_3

End 

Net : M_this_data_count_qZ0Z_10
T_16_21_wire_logic_cluster/lc_0/out
T_16_21_lc_trk_g1_0
T_16_21_wire_logic_cluster/lc_6/in_3

T_16_21_wire_logic_cluster/lc_0/out
T_15_20_lc_trk_g3_0
T_15_20_wire_logic_cluster/lc_2/in_1

End 

Net : M_this_data_count_qZ0Z_9
T_15_21_wire_logic_cluster/lc_4/out
T_15_21_lc_trk_g3_4
T_15_21_input_2_1
T_15_21_wire_logic_cluster/lc_1/in_2

T_15_21_wire_logic_cluster/lc_4/out
T_15_20_lc_trk_g1_4
T_15_20_input_2_1
T_15_20_wire_logic_cluster/lc_1/in_2

T_15_21_wire_logic_cluster/lc_4/out
T_15_21_lc_trk_g3_4
T_15_21_wire_logic_cluster/lc_4/in_3

End 

Net : this_start_data_delay.N_337_cascade_
T_21_21_wire_logic_cluster/lc_4/ltout
T_21_21_wire_logic_cluster/lc_5/in_2

End 

Net : N_1240_0
T_12_27_wire_logic_cluster/lc_7/out
T_10_27_sp12_h_l_1
T_10_27_lc_trk_g0_2
T_10_27_wire_logic_cluster/lc_1/cen

T_12_27_wire_logic_cluster/lc_7/out
T_10_27_sp12_h_l_1
T_10_27_lc_trk_g0_2
T_10_27_wire_logic_cluster/lc_1/cen

T_12_27_wire_logic_cluster/lc_7/out
T_10_27_sp12_h_l_1
T_10_27_lc_trk_g0_2
T_10_27_wire_logic_cluster/lc_1/cen

T_12_27_wire_logic_cluster/lc_7/out
T_12_25_sp4_v_t_43
T_11_28_lc_trk_g3_3
T_11_28_wire_logic_cluster/lc_0/cen

T_12_27_wire_logic_cluster/lc_7/out
T_12_25_sp4_v_t_43
T_11_28_lc_trk_g3_3
T_11_28_wire_logic_cluster/lc_0/cen

T_12_27_wire_logic_cluster/lc_7/out
T_12_25_sp4_v_t_43
T_11_28_lc_trk_g3_3
T_11_28_wire_logic_cluster/lc_0/cen

T_12_27_wire_logic_cluster/lc_7/out
T_12_25_sp4_v_t_43
T_11_28_lc_trk_g3_3
T_11_28_wire_logic_cluster/lc_0/cen

T_12_27_wire_logic_cluster/lc_7/out
T_12_25_sp4_v_t_43
T_11_28_lc_trk_g3_3
T_11_28_wire_logic_cluster/lc_0/cen

End 

Net : this_ppu.N_844_cascade_
T_11_19_wire_logic_cluster/lc_4/ltout
T_11_19_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_map_ram_write_data_3
T_24_24_wire_logic_cluster/lc_1/out
T_25_25_lc_trk_g2_1
T_25_25_wire_bram/ram/WDATA_13

End 

Net : M_this_data_count_qZ0Z_4
T_15_21_wire_logic_cluster/lc_2/out
T_15_21_lc_trk_g0_2
T_15_21_wire_logic_cluster/lc_1/in_3

T_15_21_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_44
T_15_19_lc_trk_g2_4
T_15_19_input_2_4
T_15_19_wire_logic_cluster/lc_4/in_2

T_15_21_wire_logic_cluster/lc_2/out
T_15_21_lc_trk_g0_2
T_15_21_wire_logic_cluster/lc_2/in_0

End 

Net : un1_M_this_spr_address_q_cry_8
T_17_13_wire_logic_cluster/lc_0/cout
T_17_13_wire_logic_cluster/lc_1/in_3

Net : un1_M_this_ext_address_q_cry_8
T_21_25_wire_logic_cluster/lc_0/cout
T_21_25_wire_logic_cluster/lc_1/in_3

Net : this_start_data_delay.N_284_0
T_20_16_wire_logic_cluster/lc_5/out
T_20_9_sp12_v_t_22
T_20_20_lc_trk_g3_2
T_20_20_wire_logic_cluster/lc_7/in_0

End 

Net : this_start_data_delay.N_344_cascade_
T_21_22_wire_logic_cluster/lc_5/ltout
T_21_22_wire_logic_cluster/lc_6/in_2

End 

Net : un1_M_this_map_address_q_cry_8
T_26_26_wire_logic_cluster/lc_0/cout
T_26_26_wire_logic_cluster/lc_1/in_3

End 

Net : this_ppu.N_836_cascade_
T_10_19_wire_logic_cluster/lc_4/ltout
T_10_19_wire_logic_cluster/lc_5/in_2

End 

Net : this_ppu.M_pixel_cnt_qZ1Z_1
T_12_19_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g1_7
T_13_19_wire_logic_cluster/lc_5/in_1

T_12_19_wire_logic_cluster/lc_7/out
T_12_20_lc_trk_g0_7
T_12_20_input_2_1
T_12_20_wire_logic_cluster/lc_1/in_2

End 

Net : this_pixel_clk_M_counter_q_i_1
T_10_15_wire_logic_cluster/lc_1/out
T_10_15_lc_trk_g0_1
T_10_15_wire_logic_cluster/lc_5/in_0

T_10_15_wire_logic_cluster/lc_1/out
T_10_15_lc_trk_g0_1
T_10_15_wire_logic_cluster/lc_1/in_0

End 

Net : this_start_data_delay.N_246_0
T_21_20_wire_logic_cluster/lc_6/out
T_22_17_sp4_v_t_37
T_19_21_sp4_h_l_0
T_19_21_lc_trk_g1_5
T_19_21_wire_logic_cluster/lc_6/in_0

T_21_20_wire_logic_cluster/lc_6/out
T_22_19_sp4_v_t_45
T_21_22_lc_trk_g3_5
T_21_22_wire_logic_cluster/lc_7/in_1

T_21_20_wire_logic_cluster/lc_6/out
T_22_19_sp4_v_t_45
T_21_22_lc_trk_g3_5
T_21_22_wire_logic_cluster/lc_5/in_1

End 

Net : this_start_data_delay.N_245_0
T_21_20_wire_logic_cluster/lc_0/out
T_21_20_lc_trk_g2_0
T_21_20_input_2_6
T_21_20_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.M_this_state_q_srsts_i_a2_0_6Z0Z_11_cascade_
T_16_21_wire_logic_cluster/lc_4/ltout
T_16_21_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_data_count_qZ0Z_7
T_14_21_wire_logic_cluster/lc_3/out
T_14_21_sp4_h_l_11
T_16_21_lc_trk_g3_6
T_16_21_wire_logic_cluster/lc_4/in_1

T_14_21_wire_logic_cluster/lc_3/out
T_15_18_sp4_v_t_47
T_15_19_lc_trk_g3_7
T_15_19_wire_logic_cluster/lc_7/in_1

T_14_21_wire_logic_cluster/lc_3/out
T_14_21_lc_trk_g1_3
T_14_21_wire_logic_cluster/lc_3/in_3

End 

Net : this_pixel_clk_M_counter_q_0
T_10_16_wire_logic_cluster/lc_3/out
T_10_15_lc_trk_g1_3
T_10_15_wire_logic_cluster/lc_5/in_1

T_10_16_wire_logic_cluster/lc_3/out
T_10_15_lc_trk_g1_3
T_10_15_wire_logic_cluster/lc_1/in_1

T_10_16_wire_logic_cluster/lc_3/out
T_10_16_lc_trk_g1_3
T_10_16_wire_logic_cluster/lc_3/in_3

End 

Net : this_ppu_N_247
T_11_22_wire_logic_cluster/lc_5/out
T_12_18_sp4_v_t_46
T_12_14_sp4_v_t_42
T_12_10_sp4_v_t_42
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_2/in_0

T_11_22_wire_logic_cluster/lc_5/out
T_12_18_sp4_v_t_46
T_12_14_sp4_v_t_42
T_12_10_sp4_v_t_42
T_12_13_lc_trk_g1_2
T_12_13_wire_logic_cluster/lc_5/in_0

T_11_22_wire_logic_cluster/lc_5/out
T_12_18_sp4_v_t_46
T_12_14_sp4_v_t_42
T_9_14_sp4_h_l_1
T_11_14_lc_trk_g3_4
T_11_14_input_2_1
T_11_14_wire_logic_cluster/lc_1/in_2

T_11_22_wire_logic_cluster/lc_5/out
T_12_18_sp4_v_t_46
T_12_14_sp4_v_t_46
T_12_15_lc_trk_g2_6
T_12_15_wire_logic_cluster/lc_6/in_0

End 

Net : bfn_17_13_0_
T_17_13_wire_logic_cluster/carry_in_mux/cout
T_17_13_wire_logic_cluster/lc_0/in_3

Net : M_this_ppu_spr_addr_0
T_13_11_wire_logic_cluster/lc_4/out
T_14_11_sp12_h_l_0
T_23_11_sp4_h_l_11
T_26_11_sp4_v_t_46
T_26_7_sp4_v_t_42
T_23_7_sp4_h_l_7
T_26_3_sp4_v_t_42
T_25_5_lc_trk_g0_7
T_25_5_input0_7
T_25_5_wire_bram/ram/RADDR_0

T_13_11_wire_logic_cluster/lc_4/out
T_14_11_sp12_h_l_0
T_13_11_sp12_v_t_23
T_13_19_sp4_v_t_37
T_10_23_sp4_h_l_5
T_9_23_sp4_v_t_46
T_8_25_lc_trk_g2_3
T_8_25_input0_7
T_8_25_wire_bram/ram/RADDR_0

T_13_11_wire_logic_cluster/lc_4/out
T_14_11_sp12_h_l_0
T_13_11_sp12_v_t_23
T_13_19_sp4_v_t_37
T_10_23_sp4_h_l_5
T_9_23_sp4_v_t_46
T_8_27_lc_trk_g2_3
T_8_27_input0_7
T_8_27_wire_bram/ram/RADDR_0

T_13_11_wire_logic_cluster/lc_4/out
T_14_11_sp12_h_l_0
T_23_11_sp4_h_l_11
T_26_11_sp4_v_t_46
T_26_7_sp4_v_t_42
T_23_7_sp4_h_l_7
T_25_7_lc_trk_g3_2
T_25_7_input0_7
T_25_7_wire_bram/ram/RADDR_0

T_13_11_wire_logic_cluster/lc_4/out
T_14_11_sp12_h_l_0
T_23_11_sp4_h_l_11
T_26_11_sp4_v_t_46
T_26_7_sp4_v_t_42
T_25_9_lc_trk_g0_7
T_25_9_input0_7
T_25_9_wire_bram/ram/RADDR_0

T_13_11_wire_logic_cluster/lc_4/out
T_14_11_sp12_h_l_0
T_23_11_sp4_h_l_11
T_26_11_sp4_v_t_46
T_26_15_sp4_v_t_39
T_25_17_lc_trk_g1_2
T_25_17_input0_7
T_25_17_wire_bram/ram/RADDR_0

T_13_11_wire_logic_cluster/lc_4/out
T_14_11_sp12_h_l_0
T_13_11_sp12_v_t_23
T_2_23_sp12_h_l_0
T_8_23_lc_trk_g0_7
T_8_23_input0_7
T_8_23_wire_bram/ram/RADDR_0

T_13_11_wire_logic_cluster/lc_4/out
T_14_11_sp12_h_l_0
T_23_11_sp4_h_l_11
T_26_11_sp4_v_t_46
T_25_13_lc_trk_g2_3
T_25_13_input0_7
T_25_13_wire_bram/ram/RADDR_0

T_13_11_wire_logic_cluster/lc_4/out
T_14_11_sp12_h_l_0
T_23_11_sp4_h_l_11
T_26_11_sp4_v_t_46
T_25_15_lc_trk_g2_3
T_25_15_input0_7
T_25_15_wire_bram/ram/RADDR_0

T_13_11_wire_logic_cluster/lc_4/out
T_13_7_sp4_v_t_45
T_10_7_sp4_h_l_8
T_9_3_sp4_v_t_45
T_9_0_span4_vert_28
T_8_3_lc_trk_g1_4
T_8_3_input0_7
T_8_3_wire_bram/ram/RADDR_0

T_13_11_wire_logic_cluster/lc_4/out
T_13_7_sp4_v_t_45
T_10_7_sp4_h_l_8
T_9_3_sp4_v_t_45
T_9_0_span4_vert_28
T_8_1_lc_trk_g1_4
T_8_1_input0_7
T_8_1_wire_bram/ram/RADDR_0

T_13_11_wire_logic_cluster/lc_4/out
T_13_7_sp4_v_t_45
T_10_7_sp4_h_l_8
T_9_3_sp4_v_t_45
T_8_5_lc_trk_g0_3
T_8_5_input0_7
T_8_5_wire_bram/ram/RADDR_0

T_13_11_wire_logic_cluster/lc_4/out
T_13_7_sp4_v_t_45
T_10_7_sp4_h_l_8
T_6_7_sp4_h_l_11
T_8_7_lc_trk_g3_6
T_8_7_input0_7
T_8_7_wire_bram/ram/RADDR_0

T_13_11_wire_logic_cluster/lc_4/out
T_14_11_sp12_h_l_0
T_25_0_span12_vert_20
T_25_3_lc_trk_g3_0
T_25_3_input0_7
T_25_3_wire_bram/ram/RADDR_0

T_13_11_wire_logic_cluster/lc_4/out
T_14_11_sp12_h_l_0
T_25_0_span12_vert_20
T_25_1_lc_trk_g3_4
T_25_1_input0_7
T_25_1_wire_bram/ram/RADDR_0

T_13_11_wire_logic_cluster/lc_4/out
T_14_11_sp12_h_l_0
T_26_11_sp12_h_l_0
T_25_11_lc_trk_g1_0
T_25_11_input0_7
T_25_11_wire_bram/ram/RADDR_0

End 

Net : bfn_21_25_0_
T_21_25_wire_logic_cluster/carry_in_mux/cout
T_21_25_wire_logic_cluster/lc_0/in_3

Net : M_this_spr_address_qZ0Z_12
T_17_13_wire_logic_cluster/lc_4/out
T_10_13_sp12_h_l_0
T_9_13_sp4_h_l_1
T_12_13_sp4_v_t_36
T_11_14_lc_trk_g2_4
T_11_14_wire_logic_cluster/lc_0/in_0

T_17_13_wire_logic_cluster/lc_4/out
T_10_13_sp12_h_l_0
T_9_13_sp4_h_l_1
T_12_13_sp4_v_t_36
T_12_9_sp4_v_t_44
T_12_5_sp4_v_t_44
T_11_7_lc_trk_g0_2
T_11_7_wire_logic_cluster/lc_2/in_0

T_17_13_wire_logic_cluster/lc_4/out
T_17_11_sp4_v_t_37
T_14_15_sp4_h_l_0
T_15_15_lc_trk_g2_0
T_15_15_wire_logic_cluster/lc_5/in_1

T_17_13_wire_logic_cluster/lc_4/out
T_17_11_sp4_v_t_37
T_17_7_sp4_v_t_37
T_18_7_sp4_h_l_5
T_19_7_lc_trk_g2_5
T_19_7_wire_logic_cluster/lc_3/in_0

T_17_13_wire_logic_cluster/lc_4/out
T_18_9_sp4_v_t_44
T_18_5_sp4_v_t_37
T_18_7_lc_trk_g3_0
T_18_7_wire_logic_cluster/lc_3/in_0

T_17_13_wire_logic_cluster/lc_4/out
T_18_9_sp4_v_t_44
T_15_9_sp4_h_l_9
T_11_9_sp4_h_l_9
T_11_9_lc_trk_g0_4
T_11_9_wire_logic_cluster/lc_6/in_0

T_17_13_wire_logic_cluster/lc_4/out
T_17_11_sp4_v_t_37
T_18_11_sp4_h_l_0
T_20_11_lc_trk_g3_5
T_20_11_wire_logic_cluster/lc_4/in_0

T_17_13_wire_logic_cluster/lc_4/out
T_10_13_sp12_h_l_0
T_20_13_lc_trk_g1_7
T_20_13_wire_logic_cluster/lc_0/in_0

T_17_13_wire_logic_cluster/lc_4/out
T_17_13_lc_trk_g3_4
T_17_13_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_map_ram_write_data_2
T_24_25_wire_logic_cluster/lc_3/out
T_25_25_lc_trk_g0_3
T_25_25_wire_bram/ram/WDATA_9

End 

Net : M_this_map_ram_write_data_1
T_24_25_wire_logic_cluster/lc_2/out
T_25_26_lc_trk_g3_2
T_25_26_wire_bram/ram/WDATA_5

End 

Net : bfn_26_26_0_
T_26_26_wire_logic_cluster/carry_in_mux/cout
T_26_26_wire_logic_cluster/lc_0/in_3

Net : this_ppu.M_state_qZ0Z_2
T_9_16_wire_logic_cluster/lc_4/out
T_9_14_sp4_v_t_37
T_9_18_sp4_v_t_38
T_10_22_sp4_h_l_9
T_11_22_lc_trk_g2_1
T_11_22_input_2_5
T_11_22_wire_logic_cluster/lc_5/in_2

T_9_16_wire_logic_cluster/lc_4/out
T_9_8_sp12_v_t_23
T_9_20_lc_trk_g2_0
T_9_20_wire_logic_cluster/lc_4/in_0

T_9_16_wire_logic_cluster/lc_4/out
T_10_15_sp4_v_t_41
T_10_19_lc_trk_g0_4
T_10_19_wire_logic_cluster/lc_4/in_0

T_9_16_wire_logic_cluster/lc_4/out
T_9_8_sp12_v_t_23
T_9_20_lc_trk_g2_0
T_9_20_wire_logic_cluster/lc_6/in_0

End 

Net : N_685_i
T_15_21_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g0_5
T_15_21_wire_logic_cluster/lc_3/in_0

T_15_21_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g2_5
T_14_21_wire_logic_cluster/lc_1/in_0

T_15_21_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g2_5
T_14_21_wire_logic_cluster/lc_3/in_0

T_15_21_wire_logic_cluster/lc_5/out
T_16_21_lc_trk_g1_5
T_16_21_wire_logic_cluster/lc_0/in_0

T_15_21_wire_logic_cluster/lc_5/out
T_16_21_lc_trk_g1_5
T_16_21_wire_logic_cluster/lc_2/in_0

T_15_21_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g0_5
T_15_21_wire_logic_cluster/lc_4/in_1

T_15_21_wire_logic_cluster/lc_5/out
T_16_21_lc_trk_g1_5
T_16_21_wire_logic_cluster/lc_1/in_1

T_15_21_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g2_5
T_14_21_wire_logic_cluster/lc_0/in_1

T_15_21_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g2_5
T_14_21_wire_logic_cluster/lc_2/in_1

T_15_21_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g0_5
T_15_21_wire_logic_cluster/lc_2/in_3

T_15_21_wire_logic_cluster/lc_5/out
T_16_21_lc_trk_g1_5
T_16_21_wire_logic_cluster/lc_3/in_3

T_15_21_wire_logic_cluster/lc_5/out
T_16_21_lc_trk_g1_5
T_16_21_wire_logic_cluster/lc_7/in_3

T_15_21_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g0_5
T_15_21_wire_logic_cluster/lc_0/in_3

End 

Net : this_start_data_delay.N_231_0
T_22_20_wire_logic_cluster/lc_1/out
T_22_16_sp4_v_t_39
T_21_18_lc_trk_g0_2
T_21_18_input_2_2
T_21_18_wire_logic_cluster/lc_2/in_2

T_22_20_wire_logic_cluster/lc_1/out
T_22_16_sp4_v_t_39
T_21_18_lc_trk_g0_2
T_21_18_input_2_0
T_21_18_wire_logic_cluster/lc_0/in_2

T_22_20_wire_logic_cluster/lc_1/out
T_21_20_lc_trk_g2_1
T_21_20_input_2_7
T_21_20_wire_logic_cluster/lc_7/in_2

End 

Net : this_ppu.N_806_cascade_
T_12_19_wire_logic_cluster/lc_1/ltout
T_12_19_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_oam_ram_read_data_13
T_8_29_wire_bram/ram/RDATA_13
T_3_29_sp12_h_l_0
T_14_17_sp12_v_t_23
T_14_25_lc_trk_g3_0
T_14_25_wire_logic_cluster/lc_2/in_1

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_13
T_14_25_wire_logic_cluster/lc_2/out
T_14_25_sp4_h_l_9
T_10_25_sp4_h_l_5
T_9_21_sp4_v_t_47
T_9_17_sp4_v_t_47
T_8_19_lc_trk_g0_1
T_8_19_wire_bram/ram/WDATA_13

End 

Net : this_start_data_delay.M_this_state_q_srsts_0_i_0_i_1Z0Z_6
T_20_21_wire_logic_cluster/lc_4/out
T_20_21_lc_trk_g2_4
T_20_21_input_2_0
T_20_21_wire_logic_cluster/lc_0/in_2

End 

Net : M_this_map_ram_write_data_0
T_22_25_wire_logic_cluster/lc_0/out
T_22_22_sp4_v_t_40
T_23_26_sp4_h_l_5
T_25_26_lc_trk_g3_0
T_25_26_wire_bram/ram/WDATA_1

End 

Net : this_start_data_delay.M_this_state_q_srsts_0_0_0_a2_1Z0Z_0
T_21_22_wire_logic_cluster/lc_7/out
T_21_22_lc_trk_g1_7
T_21_22_wire_logic_cluster/lc_6/in_0

End 

Net : M_this_oam_ram_read_data_27
T_8_31_wire_bram/ram/RDATA_11
T_0_31_span12_horz_0
T_12_19_sp12_v_t_23
T_12_17_sp4_v_t_47
T_13_21_sp4_h_l_10
T_14_21_lc_trk_g2_2
T_14_21_wire_logic_cluster/lc_7/in_1

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_27
T_14_21_wire_logic_cluster/lc_7/out
T_4_21_sp12_h_l_1
T_8_21_lc_trk_g1_2
T_8_21_wire_bram/ram/WDATA_11

End 

Net : this_vga_signals.N_859_cascade_
T_12_18_wire_logic_cluster/lc_0/ltout
T_12_18_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_2
T_16_15_wire_logic_cluster/lc_2/cout
T_16_15_wire_logic_cluster/lc_3/in_3

Net : this_start_data_delay.N_386
T_20_21_wire_logic_cluster/lc_5/out
T_21_21_lc_trk_g1_5
T_21_21_wire_logic_cluster/lc_3/in_1

T_20_21_wire_logic_cluster/lc_5/out
T_20_20_lc_trk_g0_5
T_20_20_wire_logic_cluster/lc_2/in_3

T_20_21_wire_logic_cluster/lc_5/out
T_21_21_lc_trk_g1_5
T_21_21_wire_logic_cluster/lc_5/in_3

T_20_21_wire_logic_cluster/lc_5/out
T_20_21_lc_trk_g1_5
T_20_21_wire_logic_cluster/lc_3/in_3

End 

Net : this_start_data_delay.N_227_0
T_14_20_wire_logic_cluster/lc_3/out
T_8_20_sp12_h_l_1
T_19_20_sp12_v_t_22
T_19_21_lc_trk_g3_6
T_19_21_wire_logic_cluster/lc_5/in_0

T_14_20_wire_logic_cluster/lc_3/out
T_8_20_sp12_h_l_1
T_19_20_sp12_v_t_22
T_19_21_lc_trk_g3_6
T_19_21_wire_logic_cluster/lc_0/in_3

T_14_20_wire_logic_cluster/lc_3/out
T_8_20_sp12_h_l_1
T_19_20_sp12_v_t_22
T_20_20_sp12_h_l_1
T_22_20_lc_trk_g1_6
T_22_20_wire_logic_cluster/lc_1/in_0

T_14_20_wire_logic_cluster/lc_3/out
T_8_20_sp12_h_l_1
T_19_20_sp12_v_t_22
T_20_20_sp12_h_l_1
T_21_20_lc_trk_g1_5
T_21_20_wire_logic_cluster/lc_3/in_1

T_14_20_wire_logic_cluster/lc_3/out
T_8_20_sp12_h_l_1
T_19_20_sp12_v_t_22
T_20_20_sp12_h_l_1
T_22_20_lc_trk_g1_6
T_22_20_wire_logic_cluster/lc_4/in_3

T_14_20_wire_logic_cluster/lc_3/out
T_8_20_sp12_h_l_1
T_19_20_sp12_v_t_22
T_20_20_sp12_h_l_1
T_20_20_lc_trk_g1_2
T_20_20_wire_logic_cluster/lc_6/in_3

End 

Net : M_this_data_count_qZ0Z_6
T_16_21_wire_logic_cluster/lc_7/out
T_16_21_lc_trk_g2_7
T_16_21_wire_logic_cluster/lc_4/in_3

T_16_21_wire_logic_cluster/lc_7/out
T_16_16_sp12_v_t_22
T_16_17_sp4_v_t_44
T_15_19_lc_trk_g0_2
T_15_19_input_2_6
T_15_19_wire_logic_cluster/lc_6/in_2

T_16_21_wire_logic_cluster/lc_7/out
T_16_21_lc_trk_g2_7
T_16_21_wire_logic_cluster/lc_7/in_0

End 

Net : un1_M_this_spr_address_q_cry_6
T_17_12_wire_logic_cluster/lc_6/cout
T_17_12_wire_logic_cluster/lc_7/in_3

Net : M_this_spr_address_qZ0Z_11
T_17_13_wire_logic_cluster/lc_3/out
T_17_13_sp4_h_l_11
T_13_13_sp4_h_l_2
T_12_13_sp4_v_t_39
T_11_14_lc_trk_g2_7
T_11_14_wire_logic_cluster/lc_0/in_1

T_17_13_wire_logic_cluster/lc_3/out
T_17_13_sp4_h_l_11
T_16_13_sp4_v_t_40
T_15_15_lc_trk_g1_5
T_15_15_wire_logic_cluster/lc_5/in_3

T_17_13_wire_logic_cluster/lc_3/out
T_17_13_sp4_h_l_11
T_13_13_sp4_h_l_2
T_12_9_sp4_v_t_42
T_12_5_sp4_v_t_42
T_11_7_lc_trk_g0_7
T_11_7_wire_logic_cluster/lc_2/in_1

T_17_13_wire_logic_cluster/lc_3/out
T_17_13_sp4_h_l_11
T_13_13_sp4_h_l_2
T_12_9_sp4_v_t_42
T_9_9_sp4_h_l_7
T_11_9_lc_trk_g3_2
T_11_9_wire_logic_cluster/lc_6/in_1

T_17_13_wire_logic_cluster/lc_3/out
T_17_13_sp4_h_l_11
T_20_9_sp4_v_t_40
T_20_5_sp4_v_t_40
T_19_7_lc_trk_g1_5
T_19_7_wire_logic_cluster/lc_3/in_3

T_17_13_wire_logic_cluster/lc_3/out
T_18_10_sp4_v_t_47
T_18_6_sp4_v_t_47
T_18_7_lc_trk_g3_7
T_18_7_wire_logic_cluster/lc_3/in_1

T_17_13_wire_logic_cluster/lc_3/out
T_17_13_sp4_h_l_11
T_20_9_sp4_v_t_40
T_20_11_lc_trk_g2_5
T_20_11_wire_logic_cluster/lc_4/in_1

T_17_13_wire_logic_cluster/lc_3/out
T_18_13_sp4_h_l_6
T_20_13_lc_trk_g2_3
T_20_13_wire_logic_cluster/lc_0/in_1

T_17_13_wire_logic_cluster/lc_3/out
T_17_13_lc_trk_g1_3
T_17_13_wire_logic_cluster/lc_3/in_1

End 

Net : M_this_map_ram_write_data_5
T_24_27_wire_logic_cluster/lc_3/out
T_25_28_lc_trk_g2_3
T_25_28_wire_bram/ram/WDATA_5

End 

Net : M_this_map_ram_write_data_7
T_24_27_wire_logic_cluster/lc_4/out
T_25_27_lc_trk_g1_4
T_25_27_wire_bram/ram/WDATA_13

End 

Net : un1_M_this_ext_address_q_cry_6
T_21_24_wire_logic_cluster/lc_6/cout
T_21_24_wire_logic_cluster/lc_7/in_3

Net : M_this_spr_address_qZ0Z_13
T_17_13_wire_logic_cluster/lc_5/out
T_16_13_sp4_h_l_2
T_12_13_sp4_h_l_2
T_11_13_sp4_v_t_39
T_11_14_lc_trk_g3_7
T_11_14_input_2_0
T_11_14_wire_logic_cluster/lc_0/in_2

T_17_13_wire_logic_cluster/lc_5/out
T_18_11_sp4_v_t_38
T_15_15_sp4_h_l_8
T_15_15_lc_trk_g0_5
T_15_15_wire_logic_cluster/lc_5/in_0

T_17_13_wire_logic_cluster/lc_5/out
T_16_13_sp4_h_l_2
T_19_9_sp4_v_t_39
T_19_5_sp4_v_t_47
T_19_7_lc_trk_g3_2
T_19_7_input_2_3
T_19_7_wire_logic_cluster/lc_3/in_2

T_17_13_wire_logic_cluster/lc_5/out
T_16_13_sp4_h_l_2
T_15_9_sp4_v_t_42
T_12_9_sp4_h_l_7
T_11_5_sp4_v_t_37
T_11_7_lc_trk_g2_0
T_11_7_input_2_2
T_11_7_wire_logic_cluster/lc_2/in_2

T_17_13_wire_logic_cluster/lc_5/out
T_18_9_sp4_v_t_46
T_18_5_sp4_v_t_42
T_18_7_lc_trk_g2_7
T_18_7_input_2_3
T_18_7_wire_logic_cluster/lc_3/in_2

T_17_13_wire_logic_cluster/lc_5/out
T_16_13_sp4_h_l_2
T_15_9_sp4_v_t_42
T_12_9_sp4_h_l_7
T_11_9_lc_trk_g1_7
T_11_9_input_2_6
T_11_9_wire_logic_cluster/lc_6/in_2

T_17_13_wire_logic_cluster/lc_5/out
T_18_13_sp4_h_l_10
T_21_9_sp4_v_t_41
T_20_11_lc_trk_g0_4
T_20_11_input_2_4
T_20_11_wire_logic_cluster/lc_4/in_2

T_17_13_wire_logic_cluster/lc_5/out
T_18_13_sp4_h_l_10
T_20_13_lc_trk_g3_7
T_20_13_input_2_0
T_20_13_wire_logic_cluster/lc_0/in_2

T_17_13_wire_logic_cluster/lc_5/out
T_17_13_lc_trk_g2_5
T_17_13_wire_logic_cluster/lc_5/in_0

End 

Net : this_ppu.oam_cache.M_oam_cache_read_data_4
T_10_14_wire_logic_cluster/lc_1/out
T_10_11_sp4_v_t_42
T_11_11_sp4_h_l_7
T_13_11_lc_trk_g2_2
T_13_11_wire_logic_cluster/lc_2/in_0

End 

Net : un1_M_this_map_address_q_cry_6
T_26_25_wire_logic_cluster/lc_6/cout
T_26_25_wire_logic_cluster/lc_7/in_3

Net : un1_M_this_oam_address_q_c4_cascade_
T_12_26_wire_logic_cluster/lc_1/ltout
T_12_26_wire_logic_cluster/lc_2/in_2

End 

Net : un1_M_this_oam_address_q_c6
T_12_26_wire_logic_cluster/lc_2/out
T_11_26_lc_trk_g3_2
T_11_26_wire_logic_cluster/lc_5/in_0

T_12_26_wire_logic_cluster/lc_2/out
T_11_26_lc_trk_g3_2
T_11_26_wire_logic_cluster/lc_4/in_3

End 

Net : un1_M_this_oam_address_q_c2
T_13_24_wire_logic_cluster/lc_4/out
T_13_23_sp4_v_t_40
T_12_26_lc_trk_g3_0
T_12_26_wire_logic_cluster/lc_1/in_0

T_13_24_wire_logic_cluster/lc_4/out
T_12_25_lc_trk_g0_4
T_12_25_wire_logic_cluster/lc_0/in_0

T_13_24_wire_logic_cluster/lc_4/out
T_12_25_lc_trk_g0_4
T_12_25_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_1
T_16_15_wire_logic_cluster/lc_1/cout
T_16_15_wire_logic_cluster/lc_2/in_3

Net : this_ppu.N_796_0
T_7_21_wire_logic_cluster/lc_2/out
T_7_21_sp4_h_l_9
T_10_17_sp4_v_t_44
T_11_17_sp4_h_l_9
T_14_13_sp4_v_t_44
T_13_15_lc_trk_g0_2
T_13_15_wire_logic_cluster/lc_5/in_1

T_7_21_wire_logic_cluster/lc_2/out
T_7_21_sp4_h_l_9
T_10_17_sp4_v_t_44
T_11_17_sp4_h_l_9
T_14_13_sp4_v_t_44
T_13_14_lc_trk_g3_4
T_13_14_input_2_5
T_13_14_wire_logic_cluster/lc_5/in_2

End 

Net : this_ppu.m71_i_o2_0_cascade_
T_7_21_wire_logic_cluster/lc_1/ltout
T_7_21_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_ppu_oam_addr_2
T_11_15_wire_logic_cluster/lc_4/out
T_11_7_sp12_v_t_23
T_11_19_sp12_v_t_23
T_11_17_sp4_v_t_47
T_8_21_sp4_h_l_10
T_7_21_lc_trk_g0_2
T_7_21_wire_logic_cluster/lc_1/in_1

T_11_15_wire_logic_cluster/lc_4/out
T_11_7_sp12_v_t_23
T_11_19_sp12_v_t_23
T_12_19_sp12_h_l_0
T_11_19_sp4_h_l_1
T_10_19_sp4_v_t_36
T_9_20_lc_trk_g2_4
T_9_20_input_2_0
T_9_20_wire_logic_cluster/lc_0/in_2

T_11_15_wire_logic_cluster/lc_4/out
T_11_15_lc_trk_g1_4
T_11_15_wire_logic_cluster/lc_6/in_1

T_11_15_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g3_4
T_12_16_wire_logic_cluster/lc_4/in_3

T_11_15_wire_logic_cluster/lc_4/out
T_11_7_sp12_v_t_23
T_11_19_sp12_v_t_23
T_0_31_span12_horz_3
T_8_31_lc_trk_g0_3
T_8_31_input0_5
T_8_31_wire_bram/ram/RADDR_2
T_8_29_upADDR_2
T_8_29_wire_bram/ram/RADDR_2

T_11_15_wire_logic_cluster/lc_4/out
T_11_7_sp12_v_t_23
T_11_19_sp12_v_t_23
T_0_31_span12_horz_3
T_8_31_lc_trk_g0_3
T_8_31_input0_5
T_8_31_wire_bram/ram/RADDR_2

T_11_15_wire_logic_cluster/lc_4/out
T_11_15_lc_trk_g0_4
T_11_15_input_2_4
T_11_15_wire_logic_cluster/lc_4/in_2

End 

Net : un1_M_this_spr_address_q_cry_5
T_17_12_wire_logic_cluster/lc_5/cout
T_17_12_wire_logic_cluster/lc_6/in_3

Net : un1_M_this_ext_address_q_cry_5
T_21_24_wire_logic_cluster/lc_5/cout
T_21_24_wire_logic_cluster/lc_6/in_3

Net : un1_M_this_map_address_q_cry_5
T_26_25_wire_logic_cluster/lc_5/cout
T_26_25_wire_logic_cluster/lc_6/in_3

Net : this_start_data_delay.N_23_1_0_cascade_
T_20_21_wire_logic_cluster/lc_1/ltout
T_20_21_wire_logic_cluster/lc_2/in_2

End 

Net : this_start_data_delay.N_339_cascade_
T_20_21_wire_logic_cluster/lc_2/ltout
T_20_21_wire_logic_cluster/lc_3/in_2

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_11
T_12_21_wire_logic_cluster/lc_3/out
T_13_21_sp4_h_l_6
T_9_21_sp4_h_l_6
T_8_17_sp4_v_t_46
T_8_19_lc_trk_g2_3
T_8_19_wire_bram/ram/WDATA_11

End 

Net : M_this_oam_ram_read_data_11
T_8_29_wire_bram/ram/RDATA_11
T_8_21_sp12_v_t_23
T_9_21_sp12_h_l_0
T_12_21_lc_trk_g0_0
T_12_21_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_0
T_16_15_wire_logic_cluster/lc_0/cout
T_16_15_wire_logic_cluster/lc_1/in_3

Net : M_this_oam_ram_read_data_12
T_8_29_wire_bram/ram/RDATA_12
T_8_20_sp12_v_t_22
T_9_20_sp12_h_l_1
T_14_20_lc_trk_g0_5
T_14_20_wire_logic_cluster/lc_4/in_1

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_12
T_14_20_wire_logic_cluster/lc_4/out
T_15_19_sp4_v_t_41
T_12_19_sp4_h_l_4
T_8_19_sp4_h_l_4
T_8_19_lc_trk_g1_1
T_8_19_wire_bram/ram/WDATA_12

End 

Net : un1_M_this_spr_address_q_cry_4
T_17_12_wire_logic_cluster/lc_4/cout
T_17_12_wire_logic_cluster/lc_5/in_3

Net : this_ppu.M_pixel_cnt_qZ1Z_4
T_12_19_wire_logic_cluster/lc_6/out
T_12_18_lc_trk_g1_6
T_12_18_wire_logic_cluster/lc_3/in_0

T_12_19_wire_logic_cluster/lc_6/out
T_12_20_lc_trk_g0_6
T_12_20_input_2_4
T_12_20_wire_logic_cluster/lc_4/in_2

End 

Net : this_ppu.m9_0_a2_5_cascade_
T_12_18_wire_logic_cluster/lc_3/ltout
T_12_18_wire_logic_cluster/lc_4/in_2

End 

Net : this_ppu.M_pixel_cnt_qZ1Z_5
T_12_19_wire_logic_cluster/lc_3/out
T_12_18_lc_trk_g1_3
T_12_18_wire_logic_cluster/lc_3/in_1

T_12_19_wire_logic_cluster/lc_3/out
T_12_20_lc_trk_g0_3
T_12_20_input_2_5
T_12_20_wire_logic_cluster/lc_5/in_2

End 

Net : un1_M_this_ext_address_q_cry_4
T_21_24_wire_logic_cluster/lc_4/cout
T_21_24_wire_logic_cluster/lc_5/in_3

Net : un1_M_this_warmup_d_cry_27
T_10_23_wire_logic_cluster/lc_2/cout
T_10_23_wire_logic_cluster/lc_3/in_3

End 

Net : M_this_warmup_qZ0Z_1
T_11_20_wire_logic_cluster/lc_0/out
T_10_20_lc_trk_g3_0
T_10_20_wire_logic_cluster/lc_0/in_1

T_11_20_wire_logic_cluster/lc_0/out
T_11_20_lc_trk_g1_0
T_11_20_wire_logic_cluster/lc_0/in_3

End 

Net : un1_M_this_map_address_q_cry_4
T_26_25_wire_logic_cluster/lc_4/cout
T_26_25_wire_logic_cluster/lc_5/in_3

Net : this_ppu.M_pixel_cnt_qZ0Z_6
T_11_18_wire_logic_cluster/lc_2/out
T_12_18_lc_trk_g1_2
T_12_18_input_2_3
T_12_18_wire_logic_cluster/lc_3/in_2

T_11_18_wire_logic_cluster/lc_2/out
T_12_17_sp4_v_t_37
T_12_20_lc_trk_g1_5
T_12_20_input_2_6
T_12_20_wire_logic_cluster/lc_6/in_2

End 

Net : this_ppu.m71_i_o2_1
T_7_21_wire_logic_cluster/lc_0/out
T_7_21_lc_trk_g1_0
T_7_21_wire_logic_cluster/lc_2/in_3

End 

Net : M_this_ppu_oam_addr_3
T_11_15_wire_logic_cluster/lc_1/out
T_11_13_sp4_v_t_47
T_11_17_sp4_v_t_36
T_8_21_sp4_h_l_6
T_7_21_lc_trk_g1_6
T_7_21_wire_logic_cluster/lc_0/in_1

T_11_15_wire_logic_cluster/lc_1/out
T_10_15_sp4_h_l_10
T_9_15_sp4_v_t_47
T_9_16_lc_trk_g2_7
T_9_16_wire_logic_cluster/lc_3/in_0

T_11_15_wire_logic_cluster/lc_1/out
T_12_16_lc_trk_g2_1
T_12_16_wire_logic_cluster/lc_5/in_0

T_11_15_wire_logic_cluster/lc_1/out
T_10_15_sp4_h_l_10
T_9_15_sp4_v_t_47
T_9_19_sp4_v_t_36
T_9_23_sp4_v_t_44
T_9_27_sp4_v_t_40
T_8_31_lc_trk_g1_5
T_8_31_input0_4
T_8_31_wire_bram/ram/RADDR_3
T_8_29_upADDR_3
T_8_29_wire_bram/ram/RADDR_3

T_11_15_wire_logic_cluster/lc_1/out
T_10_15_sp4_h_l_10
T_9_15_sp4_v_t_47
T_9_19_sp4_v_t_36
T_9_23_sp4_v_t_44
T_9_27_sp4_v_t_40
T_8_31_lc_trk_g1_5
T_8_31_input0_4
T_8_31_wire_bram/ram/RADDR_3

T_11_15_wire_logic_cluster/lc_1/out
T_12_16_lc_trk_g2_1
T_12_16_wire_logic_cluster/lc_0/in_1

T_11_15_wire_logic_cluster/lc_1/out
T_11_15_lc_trk_g3_1
T_11_15_wire_logic_cluster/lc_1/in_1

T_11_15_wire_logic_cluster/lc_1/out
T_11_15_lc_trk_g3_1
T_11_15_input_2_2
T_11_15_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_warmup_qZ0Z_0
T_11_20_wire_logic_cluster/lc_1/out
T_10_20_lc_trk_g3_1
T_10_20_input_2_0
T_10_20_wire_logic_cluster/lc_0/in_2

T_11_20_wire_logic_cluster/lc_1/out
T_11_20_lc_trk_g3_1
T_11_20_wire_logic_cluster/lc_0/in_0

T_11_20_wire_logic_cluster/lc_1/out
T_11_20_lc_trk_g3_1
T_11_20_wire_logic_cluster/lc_1/in_3

End 

Net : this_ppu.N_797
T_13_15_wire_logic_cluster/lc_0/out
T_13_14_lc_trk_g1_0
T_13_14_wire_logic_cluster/lc_5/in_0

End 

Net : un1_M_this_oam_address_q_c4
T_12_26_wire_logic_cluster/lc_1/out
T_12_25_lc_trk_g1_1
T_12_25_wire_logic_cluster/lc_4/in_0

T_12_26_wire_logic_cluster/lc_1/out
T_12_25_lc_trk_g1_1
T_12_25_wire_logic_cluster/lc_3/in_3

End 

Net : M_this_ppu_oam_addr_1
T_11_16_wire_logic_cluster/lc_0/out
T_8_16_sp12_h_l_0
T_7_16_sp12_v_t_23
T_7_21_lc_trk_g2_7
T_7_21_wire_logic_cluster/lc_0/in_3

T_11_16_wire_logic_cluster/lc_0/out
T_11_15_lc_trk_g0_0
T_11_15_wire_logic_cluster/lc_6/in_0

T_11_16_wire_logic_cluster/lc_0/out
T_12_16_lc_trk_g0_0
T_12_16_wire_logic_cluster/lc_4/in_0

T_11_16_wire_logic_cluster/lc_0/out
T_8_16_sp12_h_l_0
T_7_16_sp12_v_t_23
T_0_28_span12_horz_11
T_5_28_sp4_h_l_11
T_8_28_sp4_v_t_46
T_8_31_lc_trk_g0_6
T_8_31_input0_6
T_8_31_wire_bram/ram/RADDR_1
T_8_29_upADDR_1
T_8_29_wire_bram/ram/RADDR_1

T_11_16_wire_logic_cluster/lc_0/out
T_8_16_sp12_h_l_0
T_7_16_sp12_v_t_23
T_0_28_span12_horz_11
T_5_28_sp4_h_l_11
T_8_28_sp4_v_t_46
T_8_31_lc_trk_g0_6
T_8_31_input0_6
T_8_31_wire_bram/ram/RADDR_1

T_11_16_wire_logic_cluster/lc_0/out
T_10_16_sp4_h_l_8
T_9_16_sp4_v_t_39
T_9_20_lc_trk_g0_2
T_9_20_wire_logic_cluster/lc_0/in_0

T_11_16_wire_logic_cluster/lc_0/out
T_10_16_sp4_h_l_8
T_9_16_sp4_v_t_39
T_9_20_lc_trk_g0_2
T_9_20_wire_logic_cluster/lc_2/in_0

T_11_16_wire_logic_cluster/lc_0/out
T_11_16_lc_trk_g0_0
T_11_16_wire_logic_cluster/lc_0/in_0

T_11_16_wire_logic_cluster/lc_0/out
T_11_15_lc_trk_g0_0
T_11_15_wire_logic_cluster/lc_4/in_0

End 

Net : this_ppu.M_pixel_cnt_qZ1Z_3
T_12_19_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g0_4
T_12_18_wire_logic_cluster/lc_3/in_3

T_12_19_wire_logic_cluster/lc_4/out
T_12_20_lc_trk_g0_4
T_12_20_wire_logic_cluster/lc_3/in_1

End 

Net : un1_M_this_spr_address_q_cry_3
T_17_12_wire_logic_cluster/lc_3/cout
T_17_12_wire_logic_cluster/lc_4/in_3

Net : un1_M_this_ext_address_q_cry_3
T_21_24_wire_logic_cluster/lc_3/cout
T_21_24_wire_logic_cluster/lc_4/in_3

Net : un1_M_this_warmup_d_cry_26
T_10_23_wire_logic_cluster/lc_1/cout
T_10_23_wire_logic_cluster/lc_2/in_3

Net : un1_M_this_map_address_q_cry_3
T_26_25_wire_logic_cluster/lc_3/cout
T_26_25_wire_logic_cluster/lc_4/in_3

Net : M_this_warmup_qZ0Z_2
T_10_20_wire_logic_cluster/lc_1/out
T_10_20_lc_trk_g1_1
T_10_20_wire_logic_cluster/lc_1/in_1

End 

Net : this_vga_signals.mult1_un68_sum_c3_2_cascade_
T_6_18_wire_logic_cluster/lc_1/ltout
T_6_18_wire_logic_cluster/lc_2/in_2

End 

Net : this_ppu.oam_cache.N_825_0
T_7_24_wire_logic_cluster/lc_7/out
T_7_24_sp4_h_l_3
T_6_20_sp4_v_t_38
T_7_20_sp4_h_l_8
T_8_20_lc_trk_g3_0
T_8_20_wire_bram/ram/WDATA_1

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_24
T_9_22_wire_logic_cluster/lc_5/out
T_9_21_sp4_v_t_42
T_6_21_sp4_h_l_7
T_8_21_lc_trk_g2_2
T_8_21_wire_bram/ram/WDATA_8

End 

Net : M_this_oam_ram_read_data_24
T_8_31_wire_bram/ram/RDATA_8
T_9_29_sp4_v_t_42
T_9_25_sp4_v_t_47
T_9_21_sp4_v_t_43
T_9_22_lc_trk_g3_3
T_9_22_wire_logic_cluster/lc_5/in_3

End 

Net : un1_M_this_spr_address_q_cry_2
T_17_12_wire_logic_cluster/lc_2/cout
T_17_12_wire_logic_cluster/lc_3/in_3

Net : N_685_i_cascade_
T_15_21_wire_logic_cluster/lc_5/ltout
T_15_21_wire_logic_cluster/lc_6/in_2

End 

Net : this_start_data_delay.M_this_state_q_srsts_i_i_0_1_12_cascade_
T_20_20_wire_logic_cluster/lc_6/ltout
T_20_20_wire_logic_cluster/lc_7/in_2

End 

Net : this_start_data_delay.M_this_state_q_srsts_i_i_0_1_10_cascade_
T_22_20_wire_logic_cluster/lc_4/ltout
T_22_20_wire_logic_cluster/lc_5/in_2

End 

Net : this_ppu.oam_cache.M_oam_cache_read_data_2
T_13_21_wire_logic_cluster/lc_3/out
T_13_17_sp4_v_t_43
T_14_17_sp4_h_l_6
T_14_17_lc_trk_g0_3
T_14_17_wire_logic_cluster/lc_7/in_0

End 

Net : un1_M_this_ext_address_q_cry_2
T_21_24_wire_logic_cluster/lc_2/cout
T_21_24_wire_logic_cluster/lc_3/in_3

Net : un1_M_this_warmup_d_cry_25
T_10_23_wire_logic_cluster/lc_0/cout
T_10_23_wire_logic_cluster/lc_1/in_3

Net : M_this_warmup_qZ0Z_3
T_10_20_wire_logic_cluster/lc_2/out
T_10_20_lc_trk_g1_2
T_10_20_wire_logic_cluster/lc_2/in_1

End 

Net : un1_M_this_map_address_q_cry_2
T_26_25_wire_logic_cluster/lc_2/cout
T_26_25_wire_logic_cluster/lc_3/in_3

Net : this_start_data_delay.N_345_cascade_
T_20_20_wire_logic_cluster/lc_1/ltout
T_20_20_wire_logic_cluster/lc_2/in_2

End 

Net : this_start_data_delay.N_386_cascade_
T_20_21_wire_logic_cluster/lc_5/ltout
T_20_21_wire_logic_cluster/lc_6/in_2

End 

Net : un1_M_this_spr_address_q_cry_1
T_17_12_wire_logic_cluster/lc_1/cout
T_17_12_wire_logic_cluster/lc_2/in_3

Net : this_start_data_delay.N_380
T_19_21_wire_logic_cluster/lc_0/out
T_20_21_lc_trk_g0_0
T_20_21_wire_logic_cluster/lc_5/in_1

T_19_21_wire_logic_cluster/lc_0/out
T_20_21_lc_trk_g0_0
T_20_21_wire_logic_cluster/lc_7/in_1

T_19_21_wire_logic_cluster/lc_0/out
T_20_21_lc_trk_g0_0
T_20_21_wire_logic_cluster/lc_0/in_0

End 

Net : M_this_map_ram_read_data_5
T_25_28_wire_bram/ram/RDATA_5
T_25_26_sp12_v_t_23
T_14_26_sp12_h_l_0
T_13_14_sp12_v_t_23
T_13_12_sp4_v_t_47
T_14_12_sp4_h_l_10
T_13_12_lc_trk_g0_2
T_13_12_wire_logic_cluster/lc_5/in_1

End 

Net : un1_M_this_ext_address_q_cry_1
T_21_24_wire_logic_cluster/lc_1/cout
T_21_24_wire_logic_cluster/lc_2/in_3

Net : bfn_10_23_0_
T_10_23_wire_logic_cluster/carry_in_mux/cout
T_10_23_wire_logic_cluster/lc_0/in_3

Net : M_this_warmup_qZ0Z_4
T_10_20_wire_logic_cluster/lc_3/out
T_10_20_lc_trk_g1_3
T_10_20_wire_logic_cluster/lc_3/in_1

End 

Net : un1_M_this_map_address_q_cry_1
T_26_25_wire_logic_cluster/lc_1/cout
T_26_25_wire_logic_cluster/lc_2/in_3

Net : M_this_oam_ram_read_data_8
T_8_29_wire_bram/ram/RDATA_8
T_8_29_sp4_h_l_3
T_7_25_sp4_v_t_38
T_7_21_sp4_v_t_43
T_7_17_sp4_v_t_44
T_7_19_lc_trk_g2_1
T_7_19_wire_logic_cluster/lc_5/in_0

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_8
T_7_19_wire_logic_cluster/lc_5/out
T_8_19_lc_trk_g1_5
T_8_19_wire_bram/ram/WDATA_8

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_20
T_9_30_wire_logic_cluster/lc_6/out
T_9_28_sp4_v_t_41
T_9_24_sp4_v_t_42
T_9_20_sp4_v_t_38
T_8_22_lc_trk_g1_3
T_8_22_wire_bram/ram/WDATA_4

End 

Net : this_ppu.oam_cache.N_819_0
T_7_24_wire_logic_cluster/lc_6/out
T_8_23_sp4_v_t_45
T_8_19_sp4_v_t_41
T_8_20_lc_trk_g2_1
T_8_20_wire_bram/ram/WDATA_7

End 

Net : this_vga_signals.mult1_un75_sum_axbxc3_cascade_
T_6_17_wire_logic_cluster/lc_1/ltout
T_6_17_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_oam_ram_read_data_26
T_8_31_wire_bram/ram/RDATA_10
T_9_27_sp4_v_t_46
T_9_23_sp4_v_t_42
T_9_19_sp4_v_t_38
T_9_22_lc_trk_g0_6
T_9_22_wire_logic_cluster/lc_7/in_3

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_26
T_9_22_wire_logic_cluster/lc_7/out
T_9_20_sp4_v_t_43
T_8_21_lc_trk_g3_3
T_8_21_wire_bram/ram/WDATA_10

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_23
T_9_22_wire_logic_cluster/lc_4/out
T_8_22_sp4_h_l_0
T_8_22_lc_trk_g0_5
T_8_22_wire_bram/ram/WDATA_7

End 

Net : M_this_map_ram_read_data_6
T_25_27_wire_bram/ram/RDATA_9
T_24_27_sp12_h_l_0
T_23_15_sp12_v_t_23
T_12_15_sp12_h_l_0
T_13_15_sp4_h_l_3
T_12_11_sp4_v_t_45
T_12_14_lc_trk_g0_5
T_12_14_wire_logic_cluster/lc_6/in_3

End 

Net : M_this_oam_address_qZ0Z_0
T_12_24_wire_logic_cluster/lc_4/out
T_13_24_sp4_h_l_8
T_12_24_sp4_v_t_39
T_12_28_lc_trk_g1_2
T_12_28_wire_logic_cluster/lc_0/in_3

T_12_24_wire_logic_cluster/lc_4/out
T_12_22_sp4_v_t_37
T_13_26_sp4_h_l_6
T_14_26_lc_trk_g3_6
T_14_26_wire_logic_cluster/lc_0/in_1

T_12_24_wire_logic_cluster/lc_4/out
T_13_24_lc_trk_g0_4
T_13_24_wire_logic_cluster/lc_4/in_0

T_12_24_wire_logic_cluster/lc_4/out
T_13_24_sp4_h_l_8
T_12_24_sp4_v_t_39
T_12_28_lc_trk_g1_2
T_12_28_wire_logic_cluster/lc_2/in_1

T_12_24_wire_logic_cluster/lc_4/out
T_13_24_sp4_h_l_8
T_12_24_sp4_v_t_39
T_12_27_lc_trk_g1_7
T_12_27_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_4/out
T_12_22_sp4_v_t_37
T_13_26_sp4_h_l_6
T_13_26_lc_trk_g0_3
T_13_26_wire_logic_cluster/lc_0/in_3

T_12_24_wire_logic_cluster/lc_4/out
T_12_24_lc_trk_g1_4
T_12_24_wire_logic_cluster/lc_4/in_3

End 

Net : un1_M_this_spr_address_q_cry_0
T_17_12_wire_logic_cluster/lc_0/cout
T_17_12_wire_logic_cluster/lc_1/in_3

Net : N_465
T_20_21_wire_logic_cluster/lc_7/out
T_21_22_lc_trk_g2_7
T_21_22_wire_logic_cluster/lc_6/in_3

T_20_21_wire_logic_cluster/lc_7/out
T_19_21_lc_trk_g3_7
T_19_21_wire_logic_cluster/lc_3/in_3

End 

Net : this_ppu.oam_cache.M_oam_cache_read_data_18
T_9_19_wire_logic_cluster/lc_7/out
T_10_19_lc_trk_g1_7
T_10_19_wire_logic_cluster/lc_2/in_0

End 

Net : un1_M_this_ext_address_q_cry_0
T_21_24_wire_logic_cluster/lc_0/cout
T_21_24_wire_logic_cluster/lc_1/in_3

Net : M_this_warmup_qZ0Z_5
T_10_20_wire_logic_cluster/lc_4/out
T_10_20_lc_trk_g3_4
T_10_20_wire_logic_cluster/lc_4/in_1

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_31
T_9_28_wire_logic_cluster/lc_6/out
T_10_25_sp4_v_t_37
T_10_21_sp4_v_t_45
T_7_21_sp4_h_l_2
T_8_21_lc_trk_g3_2
T_8_21_wire_bram/ram/WDATA_15

End 

Net : M_this_oam_ram_read_data_31
T_8_31_wire_bram/ram/RDATA_15
T_9_27_sp4_v_t_36
T_9_28_lc_trk_g3_4
T_9_28_wire_logic_cluster/lc_6/in_3

End 

Net : this_ppu.oam_cache.N_821_0
T_7_24_wire_logic_cluster/lc_4/out
T_7_20_sp4_v_t_45
T_8_20_sp4_h_l_8
T_8_20_lc_trk_g0_5
T_8_20_wire_bram/ram/WDATA_5

End 

Net : this_ppu.oam_cache.N_822_0
T_7_24_wire_logic_cluster/lc_5/out
T_8_20_sp4_v_t_46
T_9_20_sp4_h_l_4
T_8_20_lc_trk_g0_4
T_8_20_wire_bram/ram/WDATA_4

End 

Net : this_ppu.oam_cache.N_824_0
T_7_24_wire_logic_cluster/lc_3/out
T_7_20_sp4_v_t_43
T_8_20_sp4_h_l_11
T_8_20_lc_trk_g0_6
T_8_20_wire_bram/ram/WDATA_2

End 

Net : M_this_oam_ram_read_data_14
T_8_29_wire_bram/ram/RDATA_14
T_8_26_sp4_v_t_42
T_8_22_sp4_v_t_47
T_8_18_sp4_v_t_47
T_7_19_lc_trk_g3_7
T_7_19_wire_logic_cluster/lc_1/in_1

End 

Net : un1_M_this_map_address_q_cry_0
T_26_25_wire_logic_cluster/lc_0/cout
T_26_25_wire_logic_cluster/lc_1/in_3

Net : this_ppu.oam_cache.M_oam_cache_write_data_14
T_7_19_wire_logic_cluster/lc_1/out
T_7_19_sp4_h_l_7
T_8_19_lc_trk_g3_7
T_8_19_wire_bram/ram/WDATA_14

End 

Net : N_93
T_19_23_wire_logic_cluster/lc_3/out
T_19_23_sp4_h_l_11
T_23_23_sp4_h_l_2
T_26_23_sp4_v_t_39
T_26_25_lc_trk_g2_2
T_26_25_wire_logic_cluster/lc_0/in_0

T_19_23_wire_logic_cluster/lc_3/out
T_19_23_sp4_h_l_11
T_23_23_sp4_h_l_2
T_26_23_sp4_v_t_39
T_26_25_lc_trk_g2_2
T_26_25_wire_logic_cluster/lc_2/in_0

T_19_23_wire_logic_cluster/lc_3/out
T_19_23_sp4_h_l_11
T_23_23_sp4_h_l_2
T_26_23_sp4_v_t_39
T_26_25_lc_trk_g2_2
T_26_25_wire_logic_cluster/lc_4/in_0

T_19_23_wire_logic_cluster/lc_3/out
T_19_23_sp4_h_l_11
T_23_23_sp4_h_l_2
T_26_23_sp4_v_t_39
T_26_25_lc_trk_g3_2
T_26_25_wire_logic_cluster/lc_5/in_0

T_19_23_wire_logic_cluster/lc_3/out
T_19_23_sp4_h_l_11
T_23_23_sp4_h_l_2
T_26_23_sp4_v_t_39
T_26_25_lc_trk_g2_2
T_26_25_wire_logic_cluster/lc_6/in_0

T_19_23_wire_logic_cluster/lc_3/out
T_19_23_sp4_h_l_11
T_23_23_sp4_h_l_2
T_26_23_sp4_v_t_39
T_26_25_lc_trk_g3_2
T_26_25_wire_logic_cluster/lc_7/in_0

T_19_23_wire_logic_cluster/lc_3/out
T_19_23_sp4_h_l_11
T_23_23_sp4_h_l_2
T_26_23_sp4_v_t_39
T_26_26_lc_trk_g1_7
T_26_26_wire_logic_cluster/lc_0/in_0

T_19_23_wire_logic_cluster/lc_3/out
T_19_23_sp4_h_l_11
T_23_23_sp4_h_l_2
T_26_23_sp4_v_t_39
T_26_25_lc_trk_g3_2
T_26_25_wire_logic_cluster/lc_1/in_0

T_19_23_wire_logic_cluster/lc_3/out
T_19_23_sp4_h_l_11
T_23_23_sp4_h_l_2
T_26_23_sp4_v_t_39
T_26_25_lc_trk_g3_2
T_26_25_wire_logic_cluster/lc_3/in_0

T_19_23_wire_logic_cluster/lc_3/out
T_19_23_sp4_h_l_11
T_23_23_sp4_h_l_2
T_26_23_sp4_v_t_39
T_26_26_lc_trk_g1_7
T_26_26_wire_logic_cluster/lc_1/in_1

T_19_23_wire_logic_cluster/lc_3/out
T_17_23_sp4_h_l_3
T_13_23_sp4_h_l_11
T_16_19_sp4_v_t_40
T_16_21_lc_trk_g3_5
T_16_21_input_2_0
T_16_21_wire_logic_cluster/lc_0/in_2

End 

Net : N_92
T_13_21_wire_logic_cluster/lc_2/out
T_13_18_sp4_v_t_44
T_13_22_sp4_v_t_37
T_10_26_sp4_h_l_5
T_11_26_lc_trk_g2_5
T_11_26_wire_logic_cluster/lc_4/in_1

T_13_21_wire_logic_cluster/lc_2/out
T_13_18_sp4_v_t_44
T_13_22_sp4_v_t_37
T_10_26_sp4_h_l_5
T_11_26_lc_trk_g2_5
T_11_26_input_2_5
T_11_26_wire_logic_cluster/lc_5/in_2

T_13_21_wire_logic_cluster/lc_2/out
T_13_20_sp4_v_t_36
T_13_24_sp4_v_t_36
T_12_25_lc_trk_g2_4
T_12_25_wire_logic_cluster/lc_5/in_1

T_13_21_wire_logic_cluster/lc_2/out
T_13_20_sp4_v_t_36
T_13_24_sp4_v_t_36
T_12_25_lc_trk_g2_4
T_12_25_wire_logic_cluster/lc_3/in_1

T_13_21_wire_logic_cluster/lc_2/out
T_13_18_sp4_v_t_44
T_13_22_sp4_v_t_37
T_13_26_lc_trk_g0_0
T_13_26_input_2_0
T_13_26_wire_logic_cluster/lc_0/in_2

T_13_21_wire_logic_cluster/lc_2/out
T_13_18_sp4_v_t_44
T_13_22_sp4_v_t_37
T_12_25_lc_trk_g2_5
T_12_25_wire_logic_cluster/lc_0/in_3

T_13_21_wire_logic_cluster/lc_2/out
T_13_18_sp4_v_t_44
T_13_22_sp4_v_t_37
T_12_25_lc_trk_g2_5
T_12_25_wire_logic_cluster/lc_4/in_3

T_13_21_wire_logic_cluster/lc_2/out
T_13_20_sp4_v_t_36
T_12_24_lc_trk_g1_1
T_12_24_input_2_4
T_12_24_wire_logic_cluster/lc_4/in_2

T_13_21_wire_logic_cluster/lc_2/out
T_13_21_sp4_h_l_9
T_15_21_lc_trk_g2_4
T_15_21_input_2_0
T_15_21_wire_logic_cluster/lc_0/in_2

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_30
T_9_28_wire_logic_cluster/lc_1/out
T_9_25_sp4_v_t_42
T_9_21_sp4_v_t_38
T_6_21_sp4_h_l_9
T_8_21_lc_trk_g2_4
T_8_21_wire_bram/ram/WDATA_14

End 

Net : M_this_oam_ram_read_data_30
T_8_31_wire_bram/ram/RDATA_14
T_9_27_sp4_v_t_38
T_9_28_lc_trk_g2_6
T_9_28_wire_logic_cluster/lc_1/in_1

End 

Net : this_ppu.oam_cache.M_oam_cache_read_data_3
T_10_12_wire_logic_cluster/lc_2/out
T_10_11_sp4_v_t_36
T_11_11_sp4_h_l_1
T_13_11_lc_trk_g2_4
T_13_11_wire_logic_cluster/lc_0/in_0

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_9
T_7_19_wire_logic_cluster/lc_6/out
T_8_19_lc_trk_g1_6
T_8_19_wire_bram/ram/WDATA_9

End 

Net : M_this_oam_ram_read_data_9
T_8_29_wire_bram/ram/RDATA_9
T_8_23_sp12_v_t_23
T_8_21_sp4_v_t_47
T_8_17_sp4_v_t_47
T_7_19_lc_trk_g0_1
T_7_19_wire_logic_cluster/lc_6/in_1

End 

Net : M_this_warmup_qZ0Z_6
T_10_20_wire_logic_cluster/lc_5/out
T_10_20_lc_trk_g1_5
T_10_20_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_ppu_oam_addr_4
T_11_15_wire_logic_cluster/lc_2/out
T_11_13_sp12_v_t_23
T_11_21_sp4_v_t_37
T_8_21_sp4_h_l_0
T_7_21_lc_trk_g0_0
T_7_21_wire_logic_cluster/lc_2/in_0

T_11_15_wire_logic_cluster/lc_2/out
T_11_12_sp4_v_t_44
T_8_16_sp4_h_l_2
T_9_16_lc_trk_g2_2
T_9_16_wire_logic_cluster/lc_3/in_1

T_11_15_wire_logic_cluster/lc_2/out
T_11_13_sp12_v_t_23
T_11_25_sp12_v_t_23
T_11_27_sp4_v_t_43
T_8_31_sp4_h_l_11
T_8_31_lc_trk_g1_6
T_8_31_input0_3
T_8_31_wire_bram/ram/RADDR_4
T_8_29_upADDR_4
T_8_29_wire_bram/ram/RADDR_4

T_11_15_wire_logic_cluster/lc_2/out
T_11_13_sp12_v_t_23
T_11_25_sp12_v_t_23
T_11_27_sp4_v_t_43
T_8_31_sp4_h_l_11
T_8_31_lc_trk_g1_6
T_8_31_input0_3
T_8_31_wire_bram/ram/RADDR_4

T_11_15_wire_logic_cluster/lc_2/out
T_12_16_lc_trk_g2_2
T_12_16_wire_logic_cluster/lc_0/in_0

T_11_15_wire_logic_cluster/lc_2/out
T_11_15_lc_trk_g1_2
T_11_15_wire_logic_cluster/lc_2/in_1

End 

Net : M_this_ppu_oam_addr_0
T_11_16_wire_logic_cluster/lc_3/out
T_11_15_sp4_v_t_38
T_8_19_sp4_h_l_3
T_7_19_sp4_v_t_38
T_7_21_lc_trk_g3_3
T_7_21_wire_logic_cluster/lc_1/in_3

T_11_16_wire_logic_cluster/lc_3/out
T_11_15_lc_trk_g0_3
T_11_15_wire_logic_cluster/lc_6/in_3

T_11_16_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g1_3
T_12_16_wire_logic_cluster/lc_3/in_1

T_11_16_wire_logic_cluster/lc_3/out
T_11_16_sp4_h_l_11
T_10_16_sp4_v_t_40
T_9_20_lc_trk_g1_5
T_9_20_wire_logic_cluster/lc_5/in_1

T_11_16_wire_logic_cluster/lc_3/out
T_11_7_sp12_v_t_22
T_11_19_sp12_v_t_22
T_0_31_span12_horz_2
T_8_31_lc_trk_g1_2
T_8_31_input0_7
T_8_31_wire_bram/ram/RADDR_0
T_8_29_upADDR_0
T_8_29_wire_bram/ram/RADDR_0

T_11_16_wire_logic_cluster/lc_3/out
T_11_7_sp12_v_t_22
T_11_19_sp12_v_t_22
T_0_31_span12_horz_2
T_8_31_lc_trk_g1_2
T_8_31_input0_7
T_8_31_wire_bram/ram/RADDR_0

T_11_16_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g0_3
T_11_16_input_2_3
T_11_16_wire_logic_cluster/lc_3/in_2

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_19
T_9_30_wire_logic_cluster/lc_4/out
T_9_22_sp12_v_t_23
T_0_22_span12_horz_7
T_8_22_lc_trk_g0_7
T_8_22_wire_bram/ram/WDATA_3

End 

Net : un1_M_this_warmup_d_cry_23
T_10_22_wire_logic_cluster/lc_6/cout
T_10_22_wire_logic_cluster/lc_7/in_3

Net : this_ppu.oam_cache.M_oam_cache_read_data_1
T_17_17_wire_logic_cluster/lc_3/out
T_17_16_sp4_v_t_38
T_18_16_sp4_h_l_8
T_20_16_lc_trk_g2_5
T_20_16_wire_logic_cluster/lc_1/in_0

End 

Net : M_this_warmup_qZ0Z_7
T_10_20_wire_logic_cluster/lc_6/out
T_10_20_lc_trk_g1_6
T_10_20_wire_logic_cluster/lc_6/in_1

End 

Net : this_vga_signals.M_pcounter_q_i_2_0
T_10_18_wire_logic_cluster/lc_2/out
T_10_18_lc_trk_g3_2
T_10_18_wire_logic_cluster/lc_3/in_0

T_10_18_wire_logic_cluster/lc_2/out
T_11_15_sp4_v_t_45
T_8_19_sp4_h_l_8
T_7_19_lc_trk_g0_0
T_7_19_wire_logic_cluster/lc_0/in_0

End 

Net : M_this_data_count_q_s_13
T_15_20_wire_logic_cluster/lc_5/out
T_16_21_lc_trk_g2_5
T_16_21_wire_logic_cluster/lc_2/in_1

End 

Net : M_this_data_count_q_cry_12
T_15_20_wire_logic_cluster/lc_4/cout
T_15_20_wire_logic_cluster/lc_5/in_3

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_22
T_9_22_wire_logic_cluster/lc_2/out
T_8_22_lc_trk_g2_2
T_8_22_wire_bram/ram/WDATA_6

End 

Net : this_ppu.oam_cache.N_826_0
T_7_21_wire_logic_cluster/lc_7/out
T_8_20_lc_trk_g3_7
T_8_20_wire_bram/ram/WDATA_0

End 

Net : this_ppu.oam_cache.N_823_0
T_7_19_wire_logic_cluster/lc_3/out
T_8_20_lc_trk_g2_3
T_8_20_wire_bram/ram/WDATA_3

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_15
T_7_19_wire_logic_cluster/lc_2/out
T_8_19_lc_trk_g1_2
T_8_19_wire_bram/ram/WDATA_15

End 

Net : M_this_oam_ram_read_data_15
T_8_29_wire_bram/ram/RDATA_15
T_8_26_sp4_v_t_40
T_8_22_sp4_v_t_40
T_8_18_sp4_v_t_40
T_7_19_lc_trk_g3_0
T_7_19_wire_logic_cluster/lc_2/in_3

End 

Net : this_ppu.N_60_0
T_13_20_wire_logic_cluster/lc_1/out
T_13_21_lc_trk_g1_1
T_13_21_wire_logic_cluster/lc_5/in_1

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_11_16_sp4_v_t_38
T_11_19_lc_trk_g0_6
T_11_19_wire_logic_cluster/lc_4/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g1_1
T_13_19_wire_logic_cluster/lc_4/in_0

End 

Net : this_vga_signals.M_pcounter_qZ0Z_1
T_9_19_wire_logic_cluster/lc_5/out
T_10_18_lc_trk_g3_5
T_10_18_wire_logic_cluster/lc_3/in_1

T_9_19_wire_logic_cluster/lc_5/out
T_10_18_lc_trk_g2_5
T_10_18_wire_logic_cluster/lc_6/in_1

T_9_19_wire_logic_cluster/lc_5/out
T_8_19_sp4_h_l_2
T_7_19_lc_trk_g1_2
T_7_19_wire_logic_cluster/lc_0/in_1

T_9_19_wire_logic_cluster/lc_5/out
T_9_19_lc_trk_g2_5
T_9_19_wire_logic_cluster/lc_5/in_0

End 

Net : M_this_oam_address_qZ0Z_1
T_13_26_wire_logic_cluster/lc_0/out
T_13_24_sp4_v_t_45
T_12_28_lc_trk_g2_0
T_12_28_wire_logic_cluster/lc_0/in_0

T_13_26_wire_logic_cluster/lc_0/out
T_14_23_sp4_v_t_41
T_13_24_lc_trk_g3_1
T_13_24_input_2_4
T_13_24_wire_logic_cluster/lc_4/in_2

T_13_26_wire_logic_cluster/lc_0/out
T_14_26_lc_trk_g0_0
T_14_26_wire_logic_cluster/lc_0/in_0

T_13_26_wire_logic_cluster/lc_0/out
T_13_24_sp4_v_t_45
T_12_28_lc_trk_g2_0
T_12_28_wire_logic_cluster/lc_2/in_0

T_13_26_wire_logic_cluster/lc_0/out
T_12_27_lc_trk_g1_0
T_12_27_wire_logic_cluster/lc_7/in_0

T_13_26_wire_logic_cluster/lc_0/out
T_13_26_lc_trk_g1_0
T_13_26_wire_logic_cluster/lc_0/in_1

End 

Net : this_ppu_M_screen_y_q_3
T_14_14_wire_logic_cluster/lc_1/out
T_13_14_sp4_h_l_10
T_12_10_sp4_v_t_47
T_12_13_lc_trk_g1_7
T_12_13_wire_logic_cluster/lc_1/in_3

T_14_14_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g0_1
T_14_15_wire_logic_cluster/lc_2/in_1

T_14_14_wire_logic_cluster/lc_1/out
T_13_14_sp4_h_l_10
T_12_10_sp4_v_t_47
T_11_14_lc_trk_g2_2
T_11_14_wire_logic_cluster/lc_1/in_1

T_14_14_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g1_1
T_13_15_wire_logic_cluster/lc_1/in_1

T_14_14_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g0_1
T_14_14_input_2_1
T_14_14_wire_logic_cluster/lc_1/in_2

End 

Net : M_this_ppu_vram_addr_3
T_11_18_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_42
T_12_12_sp4_v_t_38
T_12_13_lc_trk_g2_6
T_12_13_wire_logic_cluster/lc_1/in_1

T_11_18_wire_logic_cluster/lc_7/out
T_11_13_sp12_v_t_22
T_11_14_lc_trk_g3_6
T_11_14_wire_logic_cluster/lc_1/in_0

T_11_18_wire_logic_cluster/lc_7/out
T_11_17_lc_trk_g1_7
T_11_17_wire_logic_cluster/lc_5/in_3

T_11_18_wire_logic_cluster/lc_7/out
T_9_18_sp4_h_l_11
T_8_18_lc_trk_g1_3
T_8_18_input0_4
T_8_18_wire_bram/ram/WADDR_3

T_11_18_wire_logic_cluster/lc_7/out
T_11_18_lc_trk_g0_7
T_11_18_wire_logic_cluster/lc_7/in_0

T_11_18_wire_logic_cluster/lc_7/out
T_11_18_lc_trk_g0_7
T_11_18_wire_logic_cluster/lc_1/in_0

End 

Net : this_vga_signals.N_22_0
T_12_13_wire_logic_cluster/lc_1/out
T_13_11_sp4_v_t_46
T_12_15_lc_trk_g2_3
T_12_15_wire_logic_cluster/lc_6/in_1

T_12_13_wire_logic_cluster/lc_1/out
T_12_13_lc_trk_g1_1
T_12_13_wire_logic_cluster/lc_5/in_1

End 

Net : un1_M_this_warmup_d_cry_22
T_10_22_wire_logic_cluster/lc_5/cout
T_10_22_wire_logic_cluster/lc_6/in_3

Net : M_this_data_count_q_cry_11_THRU_CO
T_15_20_wire_logic_cluster/lc_4/out
T_16_21_lc_trk_g3_4
T_16_21_wire_logic_cluster/lc_1/in_0

End 

Net : M_this_data_count_q_cry_11
T_15_20_wire_logic_cluster/lc_3/cout
T_15_20_wire_logic_cluster/lc_4/in_3

Net : this_ppu.oam_cache.M_oam_cache_write_data_21
T_9_22_wire_logic_cluster/lc_0/out
T_8_22_lc_trk_g3_0
T_8_22_wire_bram/ram/WDATA_5

End 

Net : M_this_spr_address_qZ0Z_9
T_17_13_wire_logic_cluster/lc_1/out
T_17_2_sp12_v_t_22
T_18_2_sp12_h_l_1
T_22_2_sp4_h_l_4
T_25_2_sp4_v_t_44
T_25_6_sp4_v_t_37
T_26_10_sp4_h_l_6
T_25_10_sp4_v_t_37
T_25_14_sp4_v_t_38
T_26_18_sp4_h_l_9
T_25_18_lc_trk_g1_1
T_25_18_input2_6
T_25_18_wire_bram/ram/WADDR_9

T_17_13_wire_logic_cluster/lc_1/out
T_17_2_sp12_v_t_22
T_18_2_sp12_h_l_1
T_22_2_sp4_h_l_4
T_25_2_sp4_v_t_44
T_25_6_sp4_v_t_37
T_26_10_sp4_h_l_6
T_25_10_sp4_v_t_37
T_25_14_sp4_v_t_38
T_25_16_lc_trk_g3_3
T_25_16_input2_6
T_25_16_wire_bram/ram/WADDR_9

T_17_13_wire_logic_cluster/lc_1/out
T_17_2_sp12_v_t_22
T_18_2_sp12_h_l_1
T_22_2_sp4_h_l_4
T_25_2_sp4_v_t_44
T_25_6_sp4_v_t_37
T_26_10_sp4_h_l_6
T_25_10_sp4_v_t_37
T_25_12_lc_trk_g2_0
T_25_12_input2_6
T_25_12_wire_bram/ram/WADDR_9

T_17_13_wire_logic_cluster/lc_1/out
T_17_2_sp12_v_t_22
T_18_2_sp12_h_l_1
T_22_2_sp4_h_l_4
T_25_2_sp4_v_t_44
T_25_6_sp4_v_t_37
T_26_10_sp4_h_l_6
T_25_10_sp4_v_t_37
T_25_14_lc_trk_g0_0
T_25_14_input2_6
T_25_14_wire_bram/ram/WADDR_9

T_17_13_wire_logic_cluster/lc_1/out
T_17_2_sp12_v_t_22
T_18_2_sp12_h_l_1
T_22_2_sp4_h_l_4
T_25_2_sp4_v_t_44
T_25_6_sp4_v_t_37
T_26_10_sp4_h_l_6
T_25_10_lc_trk_g0_6
T_25_10_input2_6
T_25_10_wire_bram/ram/WADDR_9

T_17_13_wire_logic_cluster/lc_1/out
T_17_2_sp12_v_t_22
T_18_2_sp12_h_l_1
T_22_2_sp4_h_l_4
T_25_2_sp4_v_t_44
T_25_6_sp4_v_t_37
T_25_8_lc_trk_g2_0
T_25_8_input2_6
T_25_8_wire_bram/ram/WADDR_9

T_17_13_wire_logic_cluster/lc_1/out
T_13_13_sp12_h_l_1
T_12_13_sp12_v_t_22
T_12_25_sp12_v_t_22
T_12_24_sp4_v_t_46
T_9_28_sp4_h_l_11
T_8_28_lc_trk_g1_3
T_8_28_input2_6
T_8_28_wire_bram/ram/WADDR_9

T_17_13_wire_logic_cluster/lc_1/out
T_17_2_sp12_v_t_22
T_18_2_sp12_h_l_1
T_22_2_sp4_h_l_4
T_25_2_sp4_v_t_44
T_25_4_lc_trk_g3_1
T_25_4_input2_6
T_25_4_wire_bram/ram/WADDR_9

T_17_13_wire_logic_cluster/lc_1/out
T_17_2_sp12_v_t_22
T_18_2_sp12_h_l_1
T_22_2_sp4_h_l_4
T_25_2_sp4_v_t_44
T_25_6_lc_trk_g1_1
T_25_6_input2_6
T_25_6_wire_bram/ram/WADDR_9

T_17_13_wire_logic_cluster/lc_1/out
T_13_13_sp12_h_l_1
T_12_13_sp12_v_t_22
T_12_22_sp4_v_t_36
T_9_26_sp4_h_l_1
T_8_26_lc_trk_g1_1
T_8_26_input2_6
T_8_26_wire_bram/ram/WADDR_9

T_17_13_wire_logic_cluster/lc_1/out
T_13_13_sp12_h_l_1
T_12_13_sp12_v_t_22
T_12_20_sp4_v_t_38
T_9_24_sp4_h_l_3
T_8_24_lc_trk_g1_3
T_8_24_input2_6
T_8_24_wire_bram/ram/WADDR_9

T_17_13_wire_logic_cluster/lc_1/out
T_17_9_sp4_v_t_39
T_14_9_sp4_h_l_8
T_13_5_sp4_v_t_45
T_10_5_sp4_h_l_8
T_9_1_sp4_v_t_45
T_8_4_lc_trk_g3_5
T_8_4_input2_6
T_8_4_wire_bram/ram/WADDR_9

T_17_13_wire_logic_cluster/lc_1/out
T_17_2_sp12_v_t_22
T_18_2_sp12_h_l_1
T_24_2_sp4_h_l_6
T_25_2_lc_trk_g2_6
T_25_2_input2_6
T_25_2_wire_bram/ram/WADDR_9

T_17_13_wire_logic_cluster/lc_1/out
T_17_9_sp4_v_t_39
T_14_9_sp4_h_l_8
T_10_9_sp4_h_l_11
T_9_5_sp4_v_t_41
T_8_6_lc_trk_g3_1
T_8_6_input2_6
T_8_6_wire_bram/ram/WADDR_9

T_17_13_wire_logic_cluster/lc_1/out
T_17_9_sp4_v_t_39
T_14_9_sp4_h_l_8
T_10_9_sp4_h_l_11
T_9_5_sp4_v_t_41
T_8_8_lc_trk_g3_1
T_8_8_input2_6
T_8_8_wire_bram/ram/WADDR_9

T_17_13_wire_logic_cluster/lc_1/out
T_17_2_sp12_v_t_22
T_6_2_sp12_h_l_1
T_8_2_lc_trk_g0_6
T_8_2_input2_6
T_8_2_wire_bram/ram/WADDR_9

T_17_13_wire_logic_cluster/lc_1/out
T_17_13_lc_trk_g3_1
T_17_13_wire_logic_cluster/lc_1/in_1

End 

Net : M_this_oam_ram_read_data_28
T_8_31_wire_bram/ram/RDATA_12
T_9_30_lc_trk_g2_3
T_9_30_wire_logic_cluster/lc_0/in_1

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_28
T_9_30_wire_logic_cluster/lc_0/out
T_9_28_sp4_v_t_45
T_9_24_sp4_v_t_45
T_9_20_sp4_v_t_41
T_8_21_lc_trk_g3_1
T_8_21_wire_bram/ram/WDATA_12

End 

Net : M_this_oam_ram_read_data_25
T_8_31_wire_bram/ram/RDATA_9
T_9_29_sp4_v_t_40
T_9_25_sp4_v_t_36
T_9_21_sp4_v_t_44
T_9_22_lc_trk_g3_4
T_9_22_wire_logic_cluster/lc_6/in_1

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_25
T_9_22_wire_logic_cluster/lc_6/out
T_8_21_lc_trk_g3_6
T_8_21_wire_bram/ram/WDATA_9

End 

Net : M_this_spr_address_qZ0Z_3
T_17_12_wire_logic_cluster/lc_3/out
T_17_3_sp12_v_t_22
T_6_15_sp12_h_l_1
T_5_3_sp12_v_t_22
T_5_2_sp4_v_t_46
T_6_2_sp4_h_l_4
T_9_0_span4_vert_23
T_9_2_sp4_v_t_47
T_6_6_sp4_h_l_10
T_9_6_sp4_v_t_47
T_8_8_lc_trk_g2_2
T_8_8_input0_4
T_8_8_wire_bram/ram/WADDR_3

T_17_12_wire_logic_cluster/lc_3/out
T_17_3_sp12_v_t_22
T_6_15_sp12_h_l_1
T_5_3_sp12_v_t_22
T_5_2_sp4_v_t_46
T_6_2_sp4_h_l_4
T_9_0_span4_vert_23
T_9_2_sp4_v_t_47
T_6_6_sp4_h_l_10
T_8_6_lc_trk_g3_7
T_8_6_input0_4
T_8_6_wire_bram/ram/WADDR_3

T_17_12_wire_logic_cluster/lc_3/out
T_17_3_sp12_v_t_22
T_6_15_sp12_h_l_1
T_5_3_sp12_v_t_22
T_5_2_sp4_v_t_46
T_6_2_sp4_h_l_4
T_9_0_span4_vert_23
T_9_2_sp4_v_t_47
T_8_4_lc_trk_g2_2
T_8_4_input0_4
T_8_4_wire_bram/ram/WADDR_3

T_17_12_wire_logic_cluster/lc_3/out
T_17_3_sp12_v_t_22
T_6_15_sp12_h_l_1
T_5_15_sp12_v_t_22
T_5_22_sp4_v_t_38
T_6_26_sp4_h_l_3
T_8_26_lc_trk_g2_6
T_8_26_input0_4
T_8_26_wire_bram/ram/WADDR_3

T_17_12_wire_logic_cluster/lc_3/out
T_17_3_sp12_v_t_22
T_6_15_sp12_h_l_1
T_5_15_sp12_v_t_22
T_5_24_sp4_v_t_36
T_6_28_sp4_h_l_1
T_8_28_lc_trk_g2_4
T_8_28_input0_4
T_8_28_wire_bram/ram/WADDR_3

T_17_12_wire_logic_cluster/lc_3/out
T_17_3_sp12_v_t_22
T_6_15_sp12_h_l_1
T_5_3_sp12_v_t_22
T_5_2_sp4_v_t_46
T_6_2_sp4_h_l_4
T_8_2_lc_trk_g3_1
T_8_2_input0_4
T_8_2_wire_bram/ram/WADDR_3

T_17_12_wire_logic_cluster/lc_3/out
T_17_3_sp12_v_t_22
T_6_15_sp12_h_l_1
T_5_15_sp12_v_t_22
T_5_20_sp4_v_t_40
T_6_24_sp4_h_l_5
T_8_24_lc_trk_g2_0
T_8_24_input0_4
T_8_24_wire_bram/ram/WADDR_3

T_17_12_wire_logic_cluster/lc_3/out
T_17_12_lc_trk_g3_3
T_17_12_wire_logic_cluster/lc_3/in_1

T_17_12_wire_logic_cluster/lc_3/out
T_17_3_sp12_v_t_22
T_18_3_sp12_h_l_1
T_26_3_sp4_h_l_8
T_25_3_sp4_v_t_45
T_25_4_lc_trk_g3_5
T_25_4_input0_4
T_25_4_wire_bram/ram/WADDR_3

T_17_12_wire_logic_cluster/lc_3/out
T_17_3_sp12_v_t_22
T_18_3_sp12_h_l_1
T_22_3_sp4_h_l_4
T_25_3_sp4_v_t_44
T_25_6_lc_trk_g0_4
T_25_6_input0_4
T_25_6_wire_bram/ram/WADDR_3

T_17_12_wire_logic_cluster/lc_3/out
T_17_3_sp12_v_t_22
T_18_3_sp12_h_l_1
T_22_3_sp4_h_l_4
T_25_0_span4_vert_28
T_25_2_lc_trk_g1_1
T_25_2_input0_4
T_25_2_wire_bram/ram/WADDR_3

T_17_12_wire_logic_cluster/lc_3/out
T_17_11_sp4_v_t_38
T_18_15_sp4_h_l_3
T_22_15_sp4_h_l_3
T_25_11_sp4_v_t_38
T_25_7_sp4_v_t_43
T_25_8_lc_trk_g3_3
T_25_8_input0_4
T_25_8_wire_bram/ram/WADDR_3

T_17_12_wire_logic_cluster/lc_3/out
T_17_11_sp4_v_t_38
T_18_15_sp4_h_l_3
T_22_15_sp4_h_l_3
T_25_11_sp4_v_t_38
T_25_7_sp4_v_t_43
T_25_10_lc_trk_g1_3
T_25_10_input0_4
T_25_10_wire_bram/ram/WADDR_3

T_17_12_wire_logic_cluster/lc_3/out
T_17_11_sp4_v_t_38
T_18_15_sp4_h_l_3
T_22_15_sp4_h_l_3
T_25_15_sp4_v_t_45
T_25_18_lc_trk_g1_5
T_25_18_input0_4
T_25_18_wire_bram/ram/WADDR_3

T_17_12_wire_logic_cluster/lc_3/out
T_17_11_sp4_v_t_38
T_18_15_sp4_h_l_3
T_22_15_sp4_h_l_3
T_25_11_sp4_v_t_44
T_25_14_lc_trk_g0_4
T_25_14_input0_4
T_25_14_wire_bram/ram/WADDR_3

T_17_12_wire_logic_cluster/lc_3/out
T_17_11_sp4_v_t_38
T_18_15_sp4_h_l_3
T_22_15_sp4_h_l_3
T_25_15_sp4_v_t_45
T_25_16_lc_trk_g3_5
T_25_16_input0_4
T_25_16_wire_bram/ram/WADDR_3

T_17_12_wire_logic_cluster/lc_3/out
T_17_11_sp4_v_t_38
T_18_15_sp4_h_l_3
T_22_15_sp4_h_l_3
T_25_11_sp4_v_t_38
T_25_12_lc_trk_g2_6
T_25_12_input0_4
T_25_12_wire_bram/ram/WADDR_3

End 

Net : this_vga_signals.mult1_un54_sum_c3_0
T_6_18_wire_logic_cluster/lc_6/out
T_6_18_lc_trk_g2_6
T_6_18_wire_logic_cluster/lc_3/in_3

End 

Net : M_this_warmup_qZ0Z_8
T_10_20_wire_logic_cluster/lc_7/out
T_10_20_lc_trk_g3_7
T_10_20_wire_logic_cluster/lc_7/in_1

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_10
T_7_19_wire_logic_cluster/lc_7/out
T_8_19_lc_trk_g1_7
T_8_19_wire_bram/ram/WDATA_10

End 

Net : M_this_oam_ram_read_data_10
T_8_29_wire_bram/ram/RDATA_10
T_8_29_sp12_h_l_1
T_7_17_sp12_v_t_22
T_7_19_lc_trk_g3_5
T_7_19_wire_logic_cluster/lc_7/in_1

End 

Net : this_vga_ramdac.m6
T_9_18_wire_logic_cluster/lc_7/out
T_9_15_sp4_v_t_38
T_6_19_sp4_h_l_8
T_6_19_lc_trk_g1_5
T_6_19_wire_logic_cluster/lc_2/in_0

End 

Net : M_this_vram_read_data_0
T_8_18_wire_bram/ram/RDATA_0
T_9_18_lc_trk_g0_7
T_9_18_wire_logic_cluster/lc_7/in_0

T_8_18_wire_bram/ram/RDATA_0
T_9_18_lc_trk_g0_7
T_9_18_wire_logic_cluster/lc_6/in_3

T_8_18_wire_bram/ram/RDATA_0
T_9_17_lc_trk_g3_7
T_9_17_wire_logic_cluster/lc_5/in_3

T_8_18_wire_bram/ram/RDATA_0
T_9_17_lc_trk_g3_7
T_9_17_wire_logic_cluster/lc_3/in_1

T_8_18_wire_bram/ram/RDATA_0
T_9_18_lc_trk_g0_7
T_9_18_wire_logic_cluster/lc_2/in_3

T_8_18_wire_bram/ram/RDATA_0
T_9_18_lc_trk_g0_7
T_9_18_wire_logic_cluster/lc_4/in_3

End 

Net : M_this_oam_ram_read_data_29
T_8_31_wire_bram/ram/RDATA_13
T_9_30_lc_trk_g2_2
T_9_30_wire_logic_cluster/lc_1/in_3

End 

Net : this_ppu.oam_cache.M_oam_cache_write_data_29
T_9_30_wire_logic_cluster/lc_1/out
T_9_19_sp12_v_t_22
T_9_20_sp4_v_t_44
T_8_21_lc_trk_g3_4
T_8_21_wire_bram/ram/WDATA_13

End 

Net : M_this_vram_read_data_2
T_8_18_wire_bram/ram/RDATA_2
T_9_18_lc_trk_g1_5
T_9_18_wire_logic_cluster/lc_7/in_1

T_8_18_wire_bram/ram/RDATA_2
T_9_18_lc_trk_g1_5
T_9_18_wire_logic_cluster/lc_6/in_0

T_8_18_wire_bram/ram/RDATA_2
T_9_18_lc_trk_g1_5
T_9_18_wire_logic_cluster/lc_2/in_0

T_8_18_wire_bram/ram/RDATA_2
T_9_18_lc_trk_g1_5
T_9_18_wire_logic_cluster/lc_4/in_0

T_8_18_wire_bram/ram/RDATA_2
T_9_17_lc_trk_g2_5
T_9_17_input_2_3
T_9_17_wire_logic_cluster/lc_3/in_2

End 

Net : un1_M_this_warmup_d_cry_21
T_10_22_wire_logic_cluster/lc_4/cout
T_10_22_wire_logic_cluster/lc_5/in_3

Net : this_ppu.M_oam_cache_cnt_qZ0Z_1
T_7_21_wire_logic_cluster/lc_5/out
T_7_21_lc_trk_g1_5
T_7_21_wire_logic_cluster/lc_0/in_0

T_7_21_wire_logic_cluster/lc_5/out
T_7_20_lc_trk_g1_5
T_7_20_wire_logic_cluster/lc_1/in_1

T_7_21_wire_logic_cluster/lc_5/out
T_7_21_lc_trk_g2_5
T_7_21_wire_logic_cluster/lc_5/in_0

T_7_21_wire_logic_cluster/lc_5/out
T_8_22_lc_trk_g3_5
T_8_22_input0_6
T_8_22_wire_bram/ram/WADDR_1
T_8_20_upADDR_1
T_8_20_wire_bram/ram/WADDR_1

T_7_21_wire_logic_cluster/lc_5/out
T_8_22_lc_trk_g3_5
T_8_22_input0_6
T_8_22_wire_bram/ram/WADDR_1

End 

Net : M_this_vram_read_data_3
T_8_18_wire_bram/ram/RDATA_3
T_9_18_lc_trk_g1_4
T_9_18_input_2_7
T_9_18_wire_logic_cluster/lc_7/in_2

T_8_18_wire_bram/ram/RDATA_3
T_9_18_lc_trk_g1_4
T_9_18_wire_logic_cluster/lc_6/in_1

T_8_18_wire_bram/ram/RDATA_3
T_9_17_lc_trk_g2_4
T_9_17_wire_logic_cluster/lc_5/in_1

T_8_18_wire_bram/ram/RDATA_3
T_9_18_lc_trk_g1_4
T_9_18_wire_logic_cluster/lc_2/in_1

T_8_18_wire_bram/ram/RDATA_3
T_9_18_lc_trk_g1_4
T_9_18_wire_logic_cluster/lc_4/in_1

T_8_18_wire_bram/ram/RDATA_3
T_9_17_lc_trk_g2_4
T_9_17_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.SUM_3_1
T_5_18_wire_logic_cluster/lc_0/out
T_5_17_lc_trk_g1_0
T_5_17_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_data_count_q_cry_10_THRU_CO
T_15_20_wire_logic_cluster/lc_3/out
T_16_21_lc_trk_g3_3
T_16_21_wire_logic_cluster/lc_3/in_1

End 

Net : M_this_vram_read_data_1
T_8_18_wire_bram/ram/RDATA_1
T_9_18_lc_trk_g0_6
T_9_18_wire_logic_cluster/lc_7/in_3

T_8_18_wire_bram/ram/RDATA_1
T_9_18_lc_trk_g0_6
T_9_18_input_2_6
T_9_18_wire_logic_cluster/lc_6/in_2

T_8_18_wire_bram/ram/RDATA_1
T_9_17_lc_trk_g3_6
T_9_17_wire_logic_cluster/lc_3/in_0

T_8_18_wire_bram/ram/RDATA_1
T_9_17_lc_trk_g3_6
T_9_17_wire_logic_cluster/lc_5/in_0

T_8_18_wire_bram/ram/RDATA_1
T_9_18_lc_trk_g0_6
T_9_18_input_2_2
T_9_18_wire_logic_cluster/lc_2/in_2

T_8_18_wire_bram/ram/RDATA_1
T_9_18_lc_trk_g0_6
T_9_18_input_2_4
T_9_18_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_data_count_q_cry_10
T_15_20_wire_logic_cluster/lc_2/cout
T_15_20_wire_logic_cluster/lc_3/in_3

Net : this_vga_signals.M_pcounter_qZ0Z_0
T_7_19_wire_logic_cluster/lc_0/out
T_7_19_sp4_h_l_5
T_10_15_sp4_v_t_40
T_10_18_lc_trk_g0_0
T_10_18_wire_logic_cluster/lc_0/in_0

T_7_19_wire_logic_cluster/lc_0/out
T_7_19_sp4_h_l_5
T_10_15_sp4_v_t_40
T_10_18_lc_trk_g0_0
T_10_18_input_2_6
T_10_18_wire_logic_cluster/lc_6/in_2

T_7_19_wire_logic_cluster/lc_0/out
T_7_19_sp4_h_l_5
T_9_19_lc_trk_g3_0
T_9_19_input_2_5
T_9_19_wire_logic_cluster/lc_5/in_2

End 

Net : this_ppu.M_oam_cache_cnt_qZ0Z_3
T_7_21_wire_logic_cluster/lc_6/out
T_7_21_lc_trk_g2_6
T_7_21_input_2_0
T_7_21_wire_logic_cluster/lc_0/in_2

T_7_21_wire_logic_cluster/lc_6/out
T_7_20_lc_trk_g0_6
T_7_20_wire_logic_cluster/lc_3/in_1

T_7_21_wire_logic_cluster/lc_6/out
T_7_21_lc_trk_g2_6
T_7_21_input_2_6
T_7_21_wire_logic_cluster/lc_6/in_2

T_7_21_wire_logic_cluster/lc_6/out
T_8_22_lc_trk_g2_6
T_8_22_input0_4
T_8_22_wire_bram/ram/WADDR_3
T_8_20_upADDR_3
T_8_20_wire_bram/ram/WADDR_3

T_7_21_wire_logic_cluster/lc_6/out
T_8_22_lc_trk_g2_6
T_8_22_input0_4
T_8_22_wire_bram/ram/WADDR_3

End 

Net : this_ppu.N_802
T_9_16_wire_logic_cluster/lc_3/out
T_10_15_sp4_v_t_39
T_11_15_sp4_h_l_7
T_13_15_lc_trk_g3_2
T_13_15_input_2_3
T_13_15_wire_logic_cluster/lc_3/in_2

End 

Net : this_ppu.m35_i_a2_4
T_11_15_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_36
T_8_16_sp4_h_l_1
T_9_16_lc_trk_g3_1
T_9_16_wire_logic_cluster/lc_3/in_3

End 

Net : M_this_spr_address_qZ0Z_1
T_17_12_wire_logic_cluster/lc_1/out
T_13_12_sp12_h_l_1
T_25_12_sp12_h_l_1
T_27_12_sp4_h_l_2
T_26_12_sp4_v_t_45
T_26_8_sp4_v_t_45
T_23_8_sp4_h_l_8
T_26_4_sp4_v_t_45
T_23_4_sp4_h_l_2
T_26_0_span4_vert_39
T_25_2_lc_trk_g0_2
T_25_2_input0_6
T_25_2_wire_bram/ram/WADDR_1

T_17_12_wire_logic_cluster/lc_1/out
T_13_12_sp12_h_l_1
T_25_12_sp12_h_l_1
T_27_12_sp4_h_l_2
T_26_12_sp4_v_t_45
T_26_8_sp4_v_t_45
T_23_8_sp4_h_l_8
T_26_4_sp4_v_t_45
T_23_4_sp4_h_l_2
T_25_4_lc_trk_g3_7
T_25_4_input0_6
T_25_4_wire_bram/ram/WADDR_1

T_17_12_wire_logic_cluster/lc_1/out
T_13_12_sp12_h_l_1
T_25_12_sp12_h_l_1
T_27_12_sp4_h_l_2
T_26_12_sp4_v_t_45
T_26_8_sp4_v_t_45
T_23_8_sp4_h_l_8
T_26_4_sp4_v_t_45
T_25_6_lc_trk_g2_0
T_25_6_input0_6
T_25_6_wire_bram/ram/WADDR_1

T_17_12_wire_logic_cluster/lc_1/out
T_13_12_sp12_h_l_1
T_13_12_sp4_h_l_0
T_12_8_sp4_v_t_37
T_9_8_sp4_h_l_6
T_8_4_sp4_v_t_46
T_9_4_sp4_h_l_11
T_8_0_span4_vert_46
T_8_2_lc_trk_g3_3
T_8_2_input0_6
T_8_2_wire_bram/ram/WADDR_1

T_17_12_wire_logic_cluster/lc_1/out
T_13_12_sp12_h_l_1
T_12_12_sp12_v_t_22
T_12_19_sp4_v_t_38
T_9_23_sp4_h_l_8
T_8_23_sp4_v_t_39
T_8_27_sp4_v_t_39
T_8_28_lc_trk_g3_7
T_8_28_input0_6
T_8_28_wire_bram/ram/WADDR_1

T_17_12_wire_logic_cluster/lc_1/out
T_13_12_sp12_h_l_1
T_25_12_sp12_h_l_1
T_27_12_sp4_h_l_2
T_26_12_sp4_v_t_45
T_26_8_sp4_v_t_45
T_23_8_sp4_h_l_8
T_25_8_lc_trk_g3_5
T_25_8_input0_6
T_25_8_wire_bram/ram/WADDR_1

T_17_12_wire_logic_cluster/lc_1/out
T_13_12_sp12_h_l_1
T_13_12_sp4_h_l_0
T_12_8_sp4_v_t_37
T_9_8_sp4_h_l_6
T_8_4_sp4_v_t_46
T_9_4_sp4_h_l_11
T_8_4_lc_trk_g1_3
T_8_4_input0_6
T_8_4_wire_bram/ram/WADDR_1

T_17_12_wire_logic_cluster/lc_1/out
T_17_12_lc_trk_g3_1
T_17_12_wire_logic_cluster/lc_1/in_1

T_17_12_wire_logic_cluster/lc_1/out
T_13_12_sp12_h_l_1
T_12_12_sp12_v_t_22
T_12_19_sp4_v_t_38
T_9_23_sp4_h_l_8
T_8_23_sp4_v_t_39
T_8_26_lc_trk_g1_7
T_8_26_input0_6
T_8_26_wire_bram/ram/WADDR_1

T_17_12_wire_logic_cluster/lc_1/out
T_13_12_sp12_h_l_1
T_25_12_sp12_h_l_1
T_27_12_sp4_h_l_2
T_26_12_sp4_v_t_45
T_26_8_sp4_v_t_45
T_25_10_lc_trk_g2_0
T_25_10_input0_6
T_25_10_wire_bram/ram/WADDR_1

T_17_12_wire_logic_cluster/lc_1/out
T_13_12_sp12_h_l_1
T_25_12_sp12_h_l_1
T_27_12_sp4_h_l_2
T_26_12_sp4_v_t_45
T_26_16_sp4_v_t_45
T_25_18_lc_trk_g2_0
T_25_18_input0_6
T_25_18_wire_bram/ram/WADDR_1

T_17_12_wire_logic_cluster/lc_1/out
T_13_12_sp12_h_l_1
T_13_12_sp4_h_l_0
T_12_8_sp4_v_t_37
T_9_8_sp4_h_l_6
T_8_4_sp4_v_t_46
T_8_6_lc_trk_g3_3
T_8_6_input0_6
T_8_6_wire_bram/ram/WADDR_1

T_17_12_wire_logic_cluster/lc_1/out
T_13_12_sp12_h_l_1
T_25_12_sp12_h_l_1
T_27_12_sp4_h_l_2
T_26_12_sp4_v_t_45
T_25_14_lc_trk_g2_0
T_25_14_input0_6
T_25_14_wire_bram/ram/WADDR_1

T_17_12_wire_logic_cluster/lc_1/out
T_13_12_sp12_h_l_1
T_25_12_sp12_h_l_1
T_27_12_sp4_h_l_2
T_26_12_sp4_v_t_45
T_25_16_lc_trk_g2_0
T_25_16_input0_6
T_25_16_wire_bram/ram/WADDR_1

T_17_12_wire_logic_cluster/lc_1/out
T_13_12_sp12_h_l_1
T_13_12_sp4_h_l_0
T_12_8_sp4_v_t_37
T_9_8_sp4_h_l_6
T_8_8_lc_trk_g0_6
T_8_8_input0_6
T_8_8_wire_bram/ram/WADDR_1

T_17_12_wire_logic_cluster/lc_1/out
T_13_12_sp12_h_l_1
T_12_12_sp12_v_t_22
T_0_24_span12_horz_1
T_8_24_lc_trk_g1_1
T_8_24_input0_6
T_8_24_wire_bram/ram/WADDR_1

T_17_12_wire_logic_cluster/lc_1/out
T_13_12_sp12_h_l_1
T_25_12_sp12_h_l_1
T_25_12_lc_trk_g0_2
T_25_12_input0_6
T_25_12_wire_bram/ram/WADDR_1

End 

Net : M_this_data_count_q_s_8
T_15_20_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_41
T_15_21_lc_trk_g1_4
T_15_21_wire_logic_cluster/lc_0/in_1

End 

Net : bfn_15_20_0_
T_15_20_wire_logic_cluster/carry_in_mux/cout
T_15_20_wire_logic_cluster/lc_0/in_3

Net : M_this_ctrl_flags_qZ0Z_5
T_16_22_wire_logic_cluster/lc_5/out
T_16_21_sp4_v_t_42
T_16_17_sp4_v_t_47
T_13_17_sp4_h_l_10
T_13_17_lc_trk_g0_7
T_13_17_wire_logic_cluster/lc_4/in_1

T_16_22_wire_logic_cluster/lc_5/out
T_16_22_lc_trk_g2_5
T_16_22_wire_logic_cluster/lc_5/in_0

End 

Net : this_ppu.oam_cache.N_820_0
T_7_19_wire_logic_cluster/lc_4/out
T_8_20_lc_trk_g2_4
T_8_20_wire_bram/ram/WDATA_6

End 

Net : un1_M_this_warmup_d_cry_20
T_10_22_wire_logic_cluster/lc_3/cout
T_10_22_wire_logic_cluster/lc_4/in_3

Net : M_this_map_ram_read_data_7
T_25_27_wire_bram/ram/RDATA_13
T_25_17_sp12_v_t_23
T_14_17_sp12_h_l_0
T_13_5_sp12_v_t_23
T_13_10_lc_trk_g2_7
T_13_10_wire_logic_cluster/lc_5/in_0

End 

Net : this_ppu.oam_cache.M_oam_cache_read_dataZ0Z_0
T_16_13_wire_logic_cluster/lc_5/out
T_16_13_lc_trk_g3_5
T_16_13_wire_logic_cluster/lc_4/in_0

End 

Net : M_this_ppu_oam_addr_5
T_12_16_wire_logic_cluster/lc_6/out
T_11_15_lc_trk_g2_6
T_11_15_input_2_6
T_11_15_wire_logic_cluster/lc_6/in_2

T_12_16_wire_logic_cluster/lc_6/out
T_12_15_sp4_v_t_44
T_12_19_sp4_v_t_44
T_12_23_sp4_v_t_44
T_12_27_sp4_v_t_44
T_9_31_sp4_h_l_2
T_8_31_lc_trk_g0_2
T_8_31_input0_2
T_8_31_wire_bram/ram/RADDR_5
T_8_29_upADDR_5
T_8_29_wire_bram/ram/RADDR_5

T_12_16_wire_logic_cluster/lc_6/out
T_12_15_sp4_v_t_44
T_12_19_sp4_v_t_44
T_12_23_sp4_v_t_44
T_12_27_sp4_v_t_44
T_9_31_sp4_h_l_2
T_8_31_lc_trk_g0_2
T_8_31_input0_2
T_8_31_wire_bram/ram/RADDR_5

T_12_16_wire_logic_cluster/lc_6/out
T_12_16_sp4_h_l_1
T_12_16_lc_trk_g0_4
T_12_16_wire_logic_cluster/lc_6/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_12_16_lc_trk_g3_6
T_12_16_input_2_7
T_12_16_wire_logic_cluster/lc_7/in_2

End 

Net : N_241_0
T_16_20_wire_logic_cluster/lc_3/out
T_17_16_sp4_v_t_42
T_17_12_sp4_v_t_38
T_18_12_sp4_h_l_3
T_17_12_lc_trk_g1_3
T_17_12_wire_logic_cluster/lc_0/in_0

T_16_20_wire_logic_cluster/lc_3/out
T_17_16_sp4_v_t_42
T_17_12_sp4_v_t_38
T_18_12_sp4_h_l_3
T_17_12_lc_trk_g0_3
T_17_12_wire_logic_cluster/lc_1/in_0

T_16_20_wire_logic_cluster/lc_3/out
T_17_16_sp4_v_t_42
T_17_12_sp4_v_t_38
T_18_12_sp4_h_l_3
T_17_12_lc_trk_g1_3
T_17_12_wire_logic_cluster/lc_2/in_0

T_16_20_wire_logic_cluster/lc_3/out
T_17_16_sp4_v_t_42
T_17_12_sp4_v_t_38
T_18_12_sp4_h_l_3
T_17_12_lc_trk_g0_3
T_17_12_wire_logic_cluster/lc_3/in_0

T_16_20_wire_logic_cluster/lc_3/out
T_17_16_sp4_v_t_42
T_17_12_sp4_v_t_38
T_18_12_sp4_h_l_3
T_17_12_lc_trk_g1_3
T_17_12_wire_logic_cluster/lc_4/in_0

T_16_20_wire_logic_cluster/lc_3/out
T_17_16_sp4_v_t_42
T_17_12_sp4_v_t_38
T_18_12_sp4_h_l_3
T_17_12_lc_trk_g0_3
T_17_12_wire_logic_cluster/lc_5/in_0

T_16_20_wire_logic_cluster/lc_3/out
T_17_16_sp4_v_t_42
T_17_12_sp4_v_t_38
T_18_12_sp4_h_l_3
T_17_12_lc_trk_g1_3
T_17_12_wire_logic_cluster/lc_6/in_0

T_16_20_wire_logic_cluster/lc_3/out
T_17_16_sp4_v_t_42
T_17_12_sp4_v_t_38
T_18_12_sp4_h_l_3
T_17_12_lc_trk_g0_3
T_17_12_wire_logic_cluster/lc_7/in_0

T_16_20_wire_logic_cluster/lc_3/out
T_17_16_sp4_v_t_42
T_17_12_sp4_v_t_38
T_17_13_lc_trk_g2_6
T_17_13_wire_logic_cluster/lc_2/in_0

T_16_20_wire_logic_cluster/lc_3/out
T_17_16_sp4_v_t_42
T_17_12_sp4_v_t_38
T_17_13_lc_trk_g3_6
T_17_13_wire_logic_cluster/lc_3/in_0

T_16_20_wire_logic_cluster/lc_3/out
T_17_16_sp4_v_t_42
T_17_12_sp4_v_t_38
T_17_13_lc_trk_g2_6
T_17_13_wire_logic_cluster/lc_4/in_0

T_16_20_wire_logic_cluster/lc_3/out
T_17_16_sp4_v_t_42
T_17_12_sp4_v_t_38
T_17_13_lc_trk_g2_6
T_17_13_wire_logic_cluster/lc_0/in_0

T_16_20_wire_logic_cluster/lc_3/out
T_17_16_sp4_v_t_42
T_17_12_sp4_v_t_38
T_17_13_lc_trk_g3_6
T_17_13_wire_logic_cluster/lc_1/in_0

T_16_20_wire_logic_cluster/lc_3/out
T_16_20_sp4_h_l_11
T_20_20_sp4_h_l_2
T_21_20_lc_trk_g2_2
T_21_20_wire_logic_cluster/lc_4/in_0

T_16_20_wire_logic_cluster/lc_3/out
T_17_16_sp4_v_t_42
T_17_12_sp4_v_t_38
T_17_13_lc_trk_g2_6
T_17_13_wire_logic_cluster/lc_5/in_1

T_16_20_wire_logic_cluster/lc_3/out
T_16_21_lc_trk_g1_3
T_16_21_input_2_2
T_16_21_wire_logic_cluster/lc_2/in_2

End 

Net : this_ppu.M_screen_y_qZ0Z_2
T_14_19_wire_logic_cluster/lc_3/out
T_15_15_sp4_v_t_42
T_14_16_lc_trk_g3_2
T_14_16_wire_logic_cluster/lc_0/in_1

T_14_19_wire_logic_cluster/lc_3/out
T_15_15_sp4_v_t_42
T_12_15_sp4_h_l_7
T_13_15_lc_trk_g2_7
T_13_15_wire_logic_cluster/lc_1/in_0

T_14_19_wire_logic_cluster/lc_3/out
T_14_10_sp12_v_t_22
T_14_14_lc_trk_g2_1
T_14_14_wire_logic_cluster/lc_1/in_0

T_14_19_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g0_3
T_14_19_input_2_3
T_14_19_wire_logic_cluster/lc_3/in_2

End 

Net : this_ppu.N_814_cascade_
T_12_19_wire_logic_cluster/lc_0/ltout
T_12_19_wire_logic_cluster/lc_1/in_2

End 

Net : M_this_data_count_q_s_10
T_15_20_wire_logic_cluster/lc_2/out
T_16_21_lc_trk_g3_2
T_16_21_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_data_count_q_cry_9
T_15_20_wire_logic_cluster/lc_1/cout
T_15_20_wire_logic_cluster/lc_2/in_3

Net : this_ppu.oam_cache.mem_1
T_8_20_wire_bram/ram/RDATA_1
T_7_20_sp12_h_l_0
T_18_8_sp12_v_t_23
T_18_16_sp4_v_t_37
T_17_17_lc_trk_g2_5
T_17_17_wire_logic_cluster/lc_3/in_0

End 

Net : N_466
T_21_22_wire_logic_cluster/lc_4/out
T_21_22_lc_trk_g3_4
T_21_22_input_2_7
T_21_22_wire_logic_cluster/lc_7/in_2

T_21_22_wire_logic_cluster/lc_4/out
T_21_14_sp12_v_t_23
T_21_18_lc_trk_g2_0
T_21_18_wire_logic_cluster/lc_5/in_3

T_21_22_wire_logic_cluster/lc_4/out
T_21_18_sp4_v_t_45
T_22_18_sp4_h_l_1
T_23_18_lc_trk_g2_1
T_23_18_wire_logic_cluster/lc_0/in_3

End 

Net : un1_M_this_warmup_d_cry_19
T_10_22_wire_logic_cluster/lc_2/cout
T_10_22_wire_logic_cluster/lc_3/in_3

Net : M_this_warmup_qZ0Z_9
T_10_21_wire_logic_cluster/lc_0/out
T_10_21_lc_trk_g3_0
T_10_21_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_data_count_q_cry_8
T_15_20_wire_logic_cluster/lc_0/cout
T_15_20_wire_logic_cluster/lc_1/in_3

Net : M_this_data_count_q_cry_8_THRU_CO
T_15_20_wire_logic_cluster/lc_1/out
T_15_21_lc_trk_g1_1
T_15_21_wire_logic_cluster/lc_4/in_0

End 

Net : M_this_ppu_vram_addr_7
T_14_17_wire_logic_cluster/lc_2/out
T_14_14_sp4_v_t_44
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_3/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_14_sp4_v_t_44
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_7/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_9_17_sp12_h_l_0
T_8_17_sp12_v_t_23
T_8_18_lc_trk_g3_7
T_8_18_input0_0
T_8_18_wire_bram/ram/WADDR_7

T_14_17_wire_logic_cluster/lc_2/out
T_15_16_sp4_v_t_37
T_14_19_lc_trk_g2_5
T_14_19_wire_logic_cluster/lc_1/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_15_16_sp4_v_t_37
T_14_19_lc_trk_g2_5
T_14_19_wire_logic_cluster/lc_3/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g3_2
T_14_17_wire_logic_cluster/lc_2/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g2_2
T_14_17_input_2_2
T_14_17_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_warmup_qZ0Z_10
T_10_21_wire_logic_cluster/lc_1/out
T_10_21_lc_trk_g3_1
T_10_21_wire_logic_cluster/lc_1/in_1

End 

Net : un1_M_this_warmup_d_cry_18
T_10_22_wire_logic_cluster/lc_1/cout
T_10_22_wire_logic_cluster/lc_2/in_3

Net : this_ppu.M_screen_y_qZ0Z_1
T_14_19_wire_logic_cluster/lc_1/out
T_15_15_sp4_v_t_38
T_14_16_lc_trk_g2_6
T_14_16_wire_logic_cluster/lc_5/in_3

T_14_19_wire_logic_cluster/lc_1/out
T_14_8_sp12_v_t_22
T_14_15_lc_trk_g3_2
T_14_15_wire_logic_cluster/lc_7/in_0

T_14_19_wire_logic_cluster/lc_1/out
T_14_19_lc_trk_g3_1
T_14_19_wire_logic_cluster/lc_1/in_1

T_14_19_wire_logic_cluster/lc_1/out
T_14_19_lc_trk_g3_1
T_14_19_wire_logic_cluster/lc_3/in_1

End 

Net : this_ppu.oam_cache.mem_0
T_8_20_wire_bram/ram/RDATA_0
T_6_20_sp12_h_l_1
T_17_8_sp12_v_t_22
T_17_11_sp4_v_t_42
T_16_13_lc_trk_g1_7
T_16_13_wire_logic_cluster/lc_5/in_3

End 

Net : this_ppu_M_screen_y_q_4
T_13_13_wire_logic_cluster/lc_0/out
T_12_13_sp4_h_l_8
T_15_13_sp4_v_t_36
T_14_16_lc_trk_g2_4
T_14_16_wire_logic_cluster/lc_1/in_3

T_13_13_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g3_0
T_12_13_wire_logic_cluster/lc_2/in_1

T_13_13_wire_logic_cluster/lc_0/out
T_14_11_sp4_v_t_44
T_11_15_sp4_h_l_9
T_13_15_lc_trk_g3_4
T_13_15_wire_logic_cluster/lc_2/in_3

T_13_13_wire_logic_cluster/lc_0/out
T_14_14_lc_trk_g3_0
T_14_14_wire_logic_cluster/lc_7/in_0

T_13_13_wire_logic_cluster/lc_0/out
T_13_13_lc_trk_g1_0
T_13_13_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_data_count_q_cry_6
T_15_19_wire_logic_cluster/lc_6/cout
T_15_19_wire_logic_cluster/lc_7/in_3

Net : M_this_data_count_q_cry_6_THRU_CO
T_15_19_wire_logic_cluster/lc_7/out
T_15_17_sp4_v_t_43
T_14_21_lc_trk_g1_6
T_14_21_input_2_3
T_14_21_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.N_22_0_cascade_
T_12_13_wire_logic_cluster/lc_1/ltout
T_12_13_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_warmup_qZ0Z_11
T_10_21_wire_logic_cluster/lc_2/out
T_10_21_lc_trk_g1_2
T_10_21_wire_logic_cluster/lc_2/in_1

End 

Net : un1_M_this_warmup_d_cry_17
T_10_22_wire_logic_cluster/lc_0/cout
T_10_22_wire_logic_cluster/lc_1/in_3

Net : M_this_data_count_q_cry_3_THRU_CO
T_15_19_wire_logic_cluster/lc_4/out
T_15_17_sp4_v_t_37
T_16_21_sp4_h_l_6
T_15_21_lc_trk_g1_6
T_15_21_wire_logic_cluster/lc_2/in_1

End 

Net : M_this_data_count_q_cry_3
T_15_19_wire_logic_cluster/lc_3/cout
T_15_19_wire_logic_cluster/lc_4/in_3

Net : M_this_data_count_q_cry_4_THRU_CO
T_15_19_wire_logic_cluster/lc_5/out
T_15_12_sp12_v_t_22
T_15_21_lc_trk_g3_6
T_15_21_input_2_3
T_15_21_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_data_count_q_cry_4
T_15_19_wire_logic_cluster/lc_4/cout
T_15_19_wire_logic_cluster/lc_5/in_3

Net : this_ppu.M_oam_cache_cnt_d_0_sqmuxa_i_2_0_cascade_
T_13_19_wire_logic_cluster/lc_3/ltout
T_13_19_wire_logic_cluster/lc_4/in_2

End 

Net : this_ppu.oam_cache.mem_8
T_8_19_wire_bram/ram/RDATA_8
T_9_18_sp4_v_t_47
T_6_18_sp4_h_l_10
T_10_18_sp4_h_l_1
T_14_18_sp4_h_l_4
T_16_18_lc_trk_g2_1
T_16_18_wire_logic_cluster/lc_4/in_3

End 

Net : M_this_data_count_q_cry_5
T_15_19_wire_logic_cluster/lc_5/cout
T_15_19_wire_logic_cluster/lc_6/in_3

Net : M_this_data_count_q_cry_5_THRU_CO
T_15_19_wire_logic_cluster/lc_6/out
T_16_18_sp4_v_t_45
T_16_21_lc_trk_g0_5
T_16_21_input_2_7
T_16_21_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_ramdac.i2_mux_0
T_9_18_wire_logic_cluster/lc_6/out
T_9_19_lc_trk_g0_6
T_9_19_wire_logic_cluster/lc_4/in_0

End 

Net : this_ppu.M_oam_cache_cnt_qZ0Z_0
T_7_21_wire_logic_cluster/lc_3/out
T_7_21_lc_trk_g2_3
T_7_21_wire_logic_cluster/lc_1/in_0

T_7_21_wire_logic_cluster/lc_3/out
T_7_20_lc_trk_g1_3
T_7_20_input_2_0
T_7_20_wire_logic_cluster/lc_0/in_2

T_7_21_wire_logic_cluster/lc_3/out
T_7_21_lc_trk_g2_3
T_7_21_input_2_3
T_7_21_wire_logic_cluster/lc_3/in_2

T_7_21_wire_logic_cluster/lc_3/out
T_8_22_lc_trk_g2_3
T_8_22_input0_7
T_8_22_wire_bram/ram/WADDR_0
T_8_20_upADDR_0
T_8_20_wire_bram/ram/WADDR_0

T_7_21_wire_logic_cluster/lc_3/out
T_8_22_lc_trk_g2_3
T_8_22_input0_7
T_8_22_wire_bram/ram/WADDR_0

End 

Net : this_ppu.oam_cache.mem_7
T_8_20_wire_bram/ram/RDATA_7
T_8_8_sp12_v_t_23
T_8_10_sp4_v_t_43
T_9_10_sp4_h_l_6
T_10_10_lc_trk_g2_6
T_10_10_wire_logic_cluster/lc_1/in_3

End 

Net : this_ppu.oam_cache.mem_4
T_8_20_wire_bram/ram/RDATA_4
T_8_11_sp12_v_t_22
T_8_14_sp4_v_t_42
T_9_14_sp4_h_l_7
T_10_14_lc_trk_g3_7
T_10_14_wire_logic_cluster/lc_1/in_3

End 

Net : M_this_warmup_qZ0Z_12
T_10_21_wire_logic_cluster/lc_3/out
T_10_21_lc_trk_g1_3
T_10_21_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_10_22_0_
T_10_22_wire_logic_cluster/carry_in_mux/cout
T_10_22_wire_logic_cluster/lc_0/in_3

Net : M_this_spr_address_qZ0Z_4
T_17_12_wire_logic_cluster/lc_4/out
T_10_12_sp12_h_l_0
T_22_12_sp12_h_l_0
T_23_12_sp4_h_l_3
T_26_8_sp4_v_t_38
T_23_8_sp4_h_l_9
T_26_4_sp4_v_t_44
T_26_0_span4_vert_40
T_25_2_lc_trk_g0_5
T_25_2_input0_3
T_25_2_wire_bram/ram/WADDR_4

T_17_12_wire_logic_cluster/lc_4/out
T_10_12_sp12_h_l_0
T_22_12_sp12_h_l_0
T_23_12_sp4_h_l_3
T_26_8_sp4_v_t_38
T_23_8_sp4_h_l_9
T_26_4_sp4_v_t_44
T_25_6_lc_trk_g2_1
T_25_6_input0_3
T_25_6_wire_bram/ram/WADDR_4

T_17_12_wire_logic_cluster/lc_4/out
T_10_12_sp12_h_l_0
T_22_12_sp12_h_l_0
T_23_12_sp4_h_l_3
T_26_12_sp4_v_t_38
T_26_16_sp4_v_t_43
T_25_18_lc_trk_g1_6
T_25_18_input0_3
T_25_18_wire_bram/ram/WADDR_4

T_17_12_wire_logic_cluster/lc_4/out
T_10_12_sp12_h_l_0
T_22_12_sp12_h_l_0
T_23_12_sp4_h_l_3
T_26_12_sp4_v_t_38
T_23_16_sp4_h_l_3
T_25_16_lc_trk_g3_6
T_25_16_input0_3
T_25_16_wire_bram/ram/WADDR_4

T_17_12_wire_logic_cluster/lc_4/out
T_10_12_sp12_h_l_0
T_22_12_sp12_h_l_0
T_23_12_sp4_h_l_3
T_26_8_sp4_v_t_38
T_23_8_sp4_h_l_9
T_25_8_lc_trk_g3_4
T_25_8_input0_3
T_25_8_wire_bram/ram/WADDR_4

T_17_12_wire_logic_cluster/lc_4/out
T_10_12_sp12_h_l_0
T_9_12_sp12_v_t_23
T_9_20_sp4_v_t_37
T_9_24_sp4_v_t_38
T_8_26_lc_trk_g0_3
T_8_26_input0_3
T_8_26_wire_bram/ram/WADDR_4

T_17_12_wire_logic_cluster/lc_4/out
T_10_12_sp12_h_l_0
T_22_12_sp12_h_l_0
T_23_12_sp4_h_l_3
T_26_12_sp4_v_t_38
T_25_14_lc_trk_g0_3
T_25_14_input0_3
T_25_14_wire_bram/ram/WADDR_4

T_17_12_wire_logic_cluster/lc_4/out
T_10_12_sp12_h_l_0
T_22_12_sp12_h_l_0
T_23_12_sp4_h_l_3
T_26_8_sp4_v_t_38
T_25_10_lc_trk_g0_3
T_25_10_input0_3
T_25_10_wire_bram/ram/WADDR_4

T_17_12_wire_logic_cluster/lc_4/out
T_10_12_sp12_h_l_0
T_9_12_sp12_v_t_23
T_9_20_sp4_v_t_37
T_6_24_sp4_h_l_0
T_8_24_lc_trk_g2_5
T_8_24_input0_3
T_8_24_wire_bram/ram/WADDR_4

T_17_12_wire_logic_cluster/lc_4/out
T_17_12_lc_trk_g3_4
T_17_12_wire_logic_cluster/lc_4/in_1

T_17_12_wire_logic_cluster/lc_4/out
T_10_12_sp12_h_l_0
T_9_0_span12_vert_23
T_9_6_sp4_v_t_39
T_6_6_sp4_h_l_2
T_8_6_lc_trk_g2_7
T_8_6_input0_3
T_8_6_wire_bram/ram/WADDR_4

T_17_12_wire_logic_cluster/lc_4/out
T_17_4_sp12_v_t_23
T_17_16_sp12_v_t_23
T_6_28_sp12_h_l_0
T_8_28_lc_trk_g0_7
T_8_28_input0_3
T_8_28_wire_bram/ram/WADDR_4

T_17_12_wire_logic_cluster/lc_4/out
T_10_12_sp12_h_l_0
T_9_0_span12_vert_23
T_9_6_sp4_v_t_39
T_8_8_lc_trk_g1_2
T_8_8_input0_3
T_8_8_wire_bram/ram/WADDR_4

T_17_12_wire_logic_cluster/lc_4/out
T_10_12_sp12_h_l_0
T_9_0_span12_vert_23
T_9_0_span4_vert_45
T_8_2_lc_trk_g0_3
T_8_2_input0_3
T_8_2_wire_bram/ram/WADDR_4

T_17_12_wire_logic_cluster/lc_4/out
T_17_4_sp12_v_t_23
T_18_4_sp12_h_l_0
T_25_4_lc_trk_g1_0
T_25_4_input0_3
T_25_4_wire_bram/ram/WADDR_4

T_17_12_wire_logic_cluster/lc_4/out
T_17_4_sp12_v_t_23
T_6_4_sp12_h_l_0
T_8_4_lc_trk_g0_7
T_8_4_input0_3
T_8_4_wire_bram/ram/WADDR_4

T_17_12_wire_logic_cluster/lc_4/out
T_10_12_sp12_h_l_0
T_22_12_sp12_h_l_0
T_25_12_lc_trk_g1_0
T_25_12_input0_3
T_25_12_wire_bram/ram/WADDR_4

End 

Net : this_ppu.M_oam_cache_cnt_qZ0Z_2
T_7_21_wire_logic_cluster/lc_4/out
T_7_21_lc_trk_g3_4
T_7_21_input_2_1
T_7_21_wire_logic_cluster/lc_1/in_2

T_7_21_wire_logic_cluster/lc_4/out
T_7_20_lc_trk_g0_4
T_7_20_input_2_2
T_7_20_wire_logic_cluster/lc_2/in_2

T_7_21_wire_logic_cluster/lc_4/out
T_8_22_lc_trk_g3_4
T_8_22_input0_5
T_8_22_wire_bram/ram/WADDR_2
T_8_20_upADDR_2
T_8_20_wire_bram/ram/WADDR_2

T_7_21_wire_logic_cluster/lc_4/out
T_7_21_lc_trk_g3_4
T_7_21_wire_logic_cluster/lc_4/in_3

T_7_21_wire_logic_cluster/lc_4/out
T_8_22_lc_trk_g3_4
T_8_22_input0_5
T_8_22_wire_bram/ram/WADDR_2

End 

Net : this_ppu.m13_0_a2_0_0
T_10_19_wire_logic_cluster/lc_6/out
T_11_18_sp4_v_t_45
T_11_19_lc_trk_g3_5
T_11_19_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_warmup_qZ0Z_13
T_10_21_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g3_4
T_10_21_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_data_count_q_cry_0_THRU_CO
T_15_19_wire_logic_cluster/lc_1/out
T_16_17_sp4_v_t_46
T_13_21_sp4_h_l_11
T_14_21_lc_trk_g3_3
T_14_21_wire_logic_cluster/lc_0/in_0

End 

Net : M_this_data_count_q_cry_0
T_15_19_wire_logic_cluster/lc_0/cout
T_15_19_wire_logic_cluster/lc_1/in_3

Net : this_ppu.oam_cache.mem_5
T_8_20_wire_bram/ram/RDATA_5
T_8_17_sp4_v_t_44
T_8_13_sp4_v_t_44
T_9_13_sp4_h_l_9
T_11_13_lc_trk_g2_4
T_11_13_wire_logic_cluster/lc_7/in_3

End 

Net : this_ppu.oam_cache.mem_2
T_8_20_wire_bram/ram/RDATA_2
T_7_20_sp4_h_l_2
T_11_20_sp4_h_l_10
T_14_20_sp4_v_t_47
T_13_21_lc_trk_g3_7
T_13_21_wire_logic_cluster/lc_3/in_3

End 

Net : this_ppu.oam_cache.mem_14
T_8_19_wire_bram/ram/RDATA_14
T_8_16_sp4_v_t_42
T_9_16_sp4_h_l_0
T_12_12_sp4_v_t_43
T_11_14_lc_trk_g0_6
T_11_14_wire_logic_cluster/lc_7/in_3

End 

Net : this_ppu.oam_cache.mem_3
T_8_20_wire_bram/ram/RDATA_3
T_8_12_sp12_v_t_23
T_9_12_sp12_h_l_0
T_10_12_lc_trk_g1_4
T_10_12_wire_logic_cluster/lc_2/in_3

End 

Net : this_ppu_M_screen_y_q_5
T_14_14_wire_logic_cluster/lc_7/out
T_15_12_sp4_v_t_42
T_14_16_lc_trk_g1_7
T_14_16_wire_logic_cluster/lc_6/in_0

T_14_14_wire_logic_cluster/lc_7/out
T_15_11_sp4_v_t_39
T_12_15_sp4_h_l_2
T_12_15_lc_trk_g0_7
T_12_15_wire_logic_cluster/lc_6/in_3

T_14_14_wire_logic_cluster/lc_7/out
T_13_15_lc_trk_g0_7
T_13_15_wire_logic_cluster/lc_2/in_1

T_14_14_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g2_7
T_14_14_input_2_7
T_14_14_wire_logic_cluster/lc_7/in_2

End 

Net : this_ppu.m48_i_a2_0
T_9_15_wire_logic_cluster/lc_2/out
T_4_15_sp12_h_l_0
T_12_15_lc_trk_g1_3
T_12_15_input_2_0
T_12_15_wire_logic_cluster/lc_0/in_2

End 

Net : M_this_ctrl_flags_qZ0Z_6
T_14_22_wire_logic_cluster/lc_0/out
T_14_18_sp4_v_t_37
T_11_18_sp4_h_l_0
T_10_14_sp4_v_t_40
T_9_15_lc_trk_g3_0
T_9_15_wire_logic_cluster/lc_2/in_1

T_14_22_wire_logic_cluster/lc_0/out
T_14_18_sp4_v_t_37
T_14_14_sp4_v_t_45
T_13_15_lc_trk_g3_5
T_13_15_input_2_0
T_13_15_wire_logic_cluster/lc_0/in_2

T_14_22_wire_logic_cluster/lc_0/out
T_14_22_lc_trk_g0_0
T_14_22_wire_logic_cluster/lc_0/in_0

End 

Net : M_this_data_count_q_cry_2
T_15_19_wire_logic_cluster/lc_2/cout
T_15_19_wire_logic_cluster/lc_3/in_3

Net : M_this_data_count_q_cry_2_THRU_CO
T_15_19_wire_logic_cluster/lc_3/out
T_15_18_sp4_v_t_38
T_14_21_lc_trk_g2_6
T_14_21_wire_logic_cluster/lc_2/in_0

End 

Net : this_ppu.oam_cache.mem_11
T_8_19_wire_bram/ram/RDATA_11
T_9_17_sp4_v_t_36
T_10_17_sp4_h_l_1
T_14_17_sp4_h_l_1
T_16_17_lc_trk_g3_4
T_16_17_wire_logic_cluster/lc_2/in_3

End 

Net : M_this_warmup_qZ0Z_14
T_10_21_wire_logic_cluster/lc_5/out
T_10_21_lc_trk_g1_5
T_10_21_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_spr_address_qZ0Z_5
T_17_12_wire_logic_cluster/lc_5/out
T_17_5_sp12_v_t_22
T_18_17_sp12_h_l_1
T_26_17_sp4_h_l_8
T_25_17_sp4_v_t_39
T_25_13_sp4_v_t_39
T_25_9_sp4_v_t_39
T_25_10_lc_trk_g3_7
T_25_10_input0_2
T_25_10_wire_bram/ram/WADDR_5

T_17_12_wire_logic_cluster/lc_5/out
T_17_5_sp12_v_t_22
T_18_17_sp12_h_l_1
T_26_17_sp4_h_l_8
T_25_17_sp4_v_t_39
T_25_13_sp4_v_t_39
T_25_9_sp4_v_t_39
T_25_12_lc_trk_g1_7
T_25_12_input0_2
T_25_12_wire_bram/ram/WADDR_5

T_17_12_wire_logic_cluster/lc_5/out
T_17_5_sp12_v_t_22
T_18_17_sp12_h_l_1
T_26_17_sp4_h_l_8
T_25_17_sp4_v_t_39
T_25_13_sp4_v_t_39
T_25_16_lc_trk_g1_7
T_25_16_input0_2
T_25_16_wire_bram/ram/WADDR_5

T_17_12_wire_logic_cluster/lc_5/out
T_17_5_sp12_v_t_22
T_18_17_sp12_h_l_1
T_26_17_sp4_h_l_8
T_25_17_sp4_v_t_39
T_25_13_sp4_v_t_39
T_25_14_lc_trk_g3_7
T_25_14_input0_2
T_25_14_wire_bram/ram/WADDR_5

T_17_12_wire_logic_cluster/lc_5/out
T_17_5_sp12_v_t_22
T_18_5_sp12_h_l_1
T_22_5_sp4_h_l_4
T_25_1_sp4_v_t_41
T_25_2_lc_trk_g3_1
T_25_2_input0_2
T_25_2_wire_bram/ram/WADDR_5

T_17_12_wire_logic_cluster/lc_5/out
T_17_5_sp12_v_t_22
T_18_17_sp12_h_l_1
T_26_17_sp4_h_l_8
T_25_17_sp4_v_t_39
T_25_18_lc_trk_g3_7
T_25_18_input0_2
T_25_18_wire_bram/ram/WADDR_5

T_17_12_wire_logic_cluster/lc_5/out
T_17_5_sp12_v_t_22
T_18_5_sp12_h_l_1
T_22_5_sp4_h_l_4
T_25_1_sp4_v_t_41
T_25_4_lc_trk_g1_1
T_25_4_input0_2
T_25_4_wire_bram/ram/WADDR_5

T_17_12_wire_logic_cluster/lc_5/out
T_9_12_sp12_h_l_1
T_8_12_sp12_v_t_22
T_8_21_sp4_v_t_36
T_8_25_sp4_v_t_36
T_8_26_lc_trk_g2_4
T_8_26_input0_2
T_8_26_wire_bram/ram/WADDR_5

T_17_12_wire_logic_cluster/lc_5/out
T_17_5_sp12_v_t_22
T_18_5_sp12_h_l_1
T_22_5_sp4_h_l_4
T_25_5_sp4_v_t_41
T_25_8_lc_trk_g1_1
T_25_8_input0_2
T_25_8_wire_bram/ram/WADDR_5

T_17_12_wire_logic_cluster/lc_5/out
T_17_5_sp12_v_t_22
T_18_5_sp12_h_l_1
T_22_5_sp4_h_l_4
T_25_5_sp4_v_t_41
T_25_6_lc_trk_g3_1
T_25_6_input0_2
T_25_6_wire_bram/ram/WADDR_5

T_17_12_wire_logic_cluster/lc_5/out
T_9_12_sp12_h_l_1
T_8_12_sp12_v_t_22
T_8_11_sp4_v_t_46
T_8_7_sp4_v_t_46
T_8_8_lc_trk_g2_6
T_8_8_input0_2
T_8_8_wire_bram/ram/WADDR_5

T_17_12_wire_logic_cluster/lc_5/out
T_17_12_lc_trk_g1_5
T_17_12_wire_logic_cluster/lc_5/in_1

T_17_12_wire_logic_cluster/lc_5/out
T_9_12_sp12_h_l_1
T_8_12_sp12_v_t_22
T_8_24_sp12_v_t_22
T_8_28_lc_trk_g3_1
T_8_28_input0_2
T_8_28_wire_bram/ram/WADDR_5

T_17_12_wire_logic_cluster/lc_5/out
T_9_12_sp12_h_l_1
T_8_12_sp12_v_t_22
T_8_24_lc_trk_g3_1
T_8_24_input0_2
T_8_24_wire_bram/ram/WADDR_5

T_17_12_wire_logic_cluster/lc_5/out
T_9_12_sp12_h_l_1
T_8_0_span12_vert_22
T_8_6_lc_trk_g3_5
T_8_6_input0_2
T_8_6_wire_bram/ram/WADDR_5

T_17_12_wire_logic_cluster/lc_5/out
T_9_12_sp12_h_l_1
T_8_0_span12_vert_22
T_8_4_lc_trk_g3_1
T_8_4_input0_2
T_8_4_wire_bram/ram/WADDR_5

T_17_12_wire_logic_cluster/lc_5/out
T_9_12_sp12_h_l_1
T_8_0_span12_vert_22
T_8_2_lc_trk_g3_5
T_8_2_input0_2
T_8_2_wire_bram/ram/WADDR_5

End 

Net : M_this_ext_address_qZ0Z_0
T_21_24_wire_logic_cluster/lc_0/out
T_21_24_lc_trk_g3_0
T_21_24_wire_logic_cluster/lc_0/in_1

T_21_24_wire_logic_cluster/lc_0/out
T_18_24_sp12_h_l_0
T_17_24_sp12_v_t_23
T_17_33_lc_trk_g1_7
T_17_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_M_this_warmup_d_cry_15
T_10_21_wire_logic_cluster/lc_6/cout
T_10_21_wire_logic_cluster/lc_7/in_3

Net : M_this_spr_address_qZ0Z_10
T_17_13_wire_logic_cluster/lc_2/out
T_17_11_sp12_v_t_23
T_6_23_sp12_h_l_0
T_5_23_sp4_h_l_1
T_8_23_sp4_v_t_43
T_9_23_sp4_h_l_11
T_8_23_sp4_v_t_40
T_8_26_lc_trk_g1_0
T_8_26_input2_5
T_8_26_wire_bram/ram/WADDR_10

T_17_13_wire_logic_cluster/lc_2/out
T_17_3_sp12_v_t_23
T_6_3_sp12_h_l_0
T_9_3_sp4_h_l_5
T_8_0_span4_vert_29
T_8_3_sp4_v_t_45
T_8_7_sp4_v_t_45
T_8_8_lc_trk_g2_5
T_8_8_input2_5
T_8_8_wire_bram/ram/WADDR_10

T_17_13_wire_logic_cluster/lc_2/out
T_17_11_sp12_v_t_23
T_6_23_sp12_h_l_0
T_5_23_sp4_h_l_1
T_8_23_sp4_v_t_43
T_8_27_sp4_v_t_43
T_8_28_lc_trk_g2_3
T_8_28_input2_5
T_8_28_wire_bram/ram/WADDR_10

T_17_13_wire_logic_cluster/lc_2/out
T_17_3_sp12_v_t_23
T_18_3_sp12_h_l_0
T_23_3_sp4_h_l_7
T_26_3_sp4_v_t_37
T_26_7_sp4_v_t_37
T_25_8_lc_trk_g2_5
T_25_8_input2_5
T_25_8_wire_bram/ram/WADDR_10

T_17_13_wire_logic_cluster/lc_2/out
T_17_3_sp12_v_t_23
T_18_3_sp12_h_l_0
T_23_3_sp4_h_l_7
T_26_3_sp4_v_t_37
T_26_7_sp4_v_t_37
T_25_10_lc_trk_g2_5
T_25_10_input2_5
T_25_10_wire_bram/ram/WADDR_10

T_17_13_wire_logic_cluster/lc_2/out
T_17_3_sp12_v_t_23
T_6_3_sp12_h_l_0
T_9_3_sp4_h_l_5
T_8_0_span4_vert_29
T_8_3_sp4_v_t_45
T_8_4_lc_trk_g2_5
T_8_4_input2_5
T_8_4_wire_bram/ram/WADDR_10

T_17_13_wire_logic_cluster/lc_2/out
T_17_3_sp12_v_t_23
T_6_3_sp12_h_l_0
T_9_3_sp4_h_l_5
T_8_0_span4_vert_29
T_8_3_sp4_v_t_45
T_8_6_lc_trk_g0_5
T_8_6_input2_5
T_8_6_wire_bram/ram/WADDR_10

T_17_13_wire_logic_cluster/lc_2/out
T_17_3_sp12_v_t_23
T_18_3_sp12_h_l_0
T_23_3_sp4_h_l_7
T_26_3_sp4_v_t_37
T_25_4_lc_trk_g2_5
T_25_4_input2_5
T_25_4_wire_bram/ram/WADDR_10

T_17_13_wire_logic_cluster/lc_2/out
T_17_3_sp12_v_t_23
T_18_3_sp12_h_l_0
T_23_3_sp4_h_l_7
T_26_3_sp4_v_t_37
T_25_6_lc_trk_g2_5
T_25_6_input2_5
T_25_6_wire_bram/ram/WADDR_10

T_17_13_wire_logic_cluster/lc_2/out
T_17_11_sp12_v_t_23
T_6_23_sp12_h_l_0
T_5_23_sp4_h_l_1
T_8_23_sp4_v_t_43
T_8_24_lc_trk_g2_3
T_8_24_input2_5
T_8_24_wire_bram/ram/WADDR_10

T_17_13_wire_logic_cluster/lc_2/out
T_17_3_sp12_v_t_23
T_18_3_sp12_h_l_0
T_27_3_sp4_h_l_11
T_26_0_span4_vert_35
T_25_2_lc_trk_g3_6
T_25_2_input2_5
T_25_2_wire_bram/ram/WADDR_10

T_17_13_wire_logic_cluster/lc_2/out
T_17_3_sp12_v_t_23
T_6_3_sp12_h_l_0
T_9_3_sp4_h_l_5
T_8_0_span4_vert_29
T_8_2_lc_trk_g1_0
T_8_2_input2_5
T_8_2_wire_bram/ram/WADDR_10

T_17_13_wire_logic_cluster/lc_2/out
T_17_12_sp4_v_t_36
T_18_16_sp4_h_l_7
T_22_16_sp4_h_l_10
T_25_12_sp4_v_t_47
T_26_12_sp4_h_l_3
T_25_12_lc_trk_g0_3
T_25_12_input2_5
T_25_12_wire_bram/ram/WADDR_10

T_17_13_wire_logic_cluster/lc_2/out
T_17_12_sp4_v_t_36
T_18_16_sp4_h_l_7
T_22_16_sp4_h_l_10
T_25_16_sp4_v_t_47
T_25_18_lc_trk_g3_2
T_25_18_input2_5
T_25_18_wire_bram/ram/WADDR_10

T_17_13_wire_logic_cluster/lc_2/out
T_17_12_sp4_v_t_36
T_18_16_sp4_h_l_7
T_22_16_sp4_h_l_10
T_25_12_sp4_v_t_47
T_25_14_lc_trk_g3_2
T_25_14_input2_5
T_25_14_wire_bram/ram/WADDR_10

T_17_13_wire_logic_cluster/lc_2/out
T_17_12_sp4_v_t_36
T_18_16_sp4_h_l_7
T_22_16_sp4_h_l_10
T_26_16_sp4_h_l_1
T_25_16_lc_trk_g0_1
T_25_16_input2_5
T_25_16_wire_bram/ram/WADDR_10

T_17_13_wire_logic_cluster/lc_2/out
T_17_13_lc_trk_g1_2
T_17_13_wire_logic_cluster/lc_2/in_1

End 

Net : this_ppu.M_oam_cache_cnt_qZ0Z_4
T_7_20_wire_logic_cluster/lc_4/out
T_7_21_lc_trk_g1_4
T_7_21_wire_logic_cluster/lc_2/in_1

T_7_20_wire_logic_cluster/lc_4/out
T_7_20_lc_trk_g2_4
T_7_20_wire_logic_cluster/lc_4/in_0

End 

Net : this_ppu.M_oam_curr_qZ0Z_6
T_12_16_wire_logic_cluster/lc_7/out
T_10_16_sp4_h_l_11
T_9_16_lc_trk_g0_3
T_9_16_wire_logic_cluster/lc_2/in_3

T_12_16_wire_logic_cluster/lc_7/out
T_12_16_lc_trk_g1_7
T_12_16_wire_logic_cluster/lc_7/in_1

End 

Net : this_ppu.m35_i_a2_3_cascade_
T_9_16_wire_logic_cluster/lc_2/ltout
T_9_16_wire_logic_cluster/lc_3/in_2

End 

Net : this_ppu.oam_cache.mem_9
T_8_19_wire_bram/ram/RDATA_9
T_7_19_sp4_h_l_4
T_11_19_sp4_h_l_7
T_10_19_lc_trk_g0_7
T_10_19_wire_logic_cluster/lc_7/in_0

End 

Net : this_ppu.un1_M_oam_cache_cnt_q_cry_2_THRU_CO
T_7_20_wire_logic_cluster/lc_3/out
T_7_21_lc_trk_g0_3
T_7_21_wire_logic_cluster/lc_6/in_1

End 

Net : this_ppu.un1_M_oam_cache_cnt_q_cry_2
T_7_20_wire_logic_cluster/lc_2/cout
T_7_20_wire_logic_cluster/lc_3/in_3

Net : M_this_spr_address_qZ0Z_0
T_17_12_wire_logic_cluster/lc_0/out
T_17_8_sp12_v_t_23
T_6_8_sp12_h_l_0
T_9_8_sp4_h_l_5
T_8_4_sp4_v_t_47
T_9_4_sp4_h_l_10
T_8_0_span4_vert_47
T_8_2_lc_trk_g3_2
T_8_2_input0_7
T_8_2_wire_bram/ram/WADDR_0

T_17_12_wire_logic_cluster/lc_0/out
T_17_0_span12_vert_23
T_17_12_sp12_v_t_23
T_17_20_sp4_v_t_37
T_14_24_sp4_h_l_0
T_10_24_sp4_h_l_3
T_9_24_sp4_v_t_44
T_8_26_lc_trk_g2_1
T_8_26_input0_7
T_8_26_wire_bram/ram/WADDR_0

T_17_12_wire_logic_cluster/lc_0/out
T_17_0_span12_vert_23
T_17_12_sp12_v_t_23
T_17_20_sp4_v_t_37
T_14_24_sp4_h_l_0
T_10_24_sp4_h_l_3
T_9_24_sp4_v_t_44
T_8_28_lc_trk_g2_1
T_8_28_input0_7
T_8_28_wire_bram/ram/WADDR_0

T_17_12_wire_logic_cluster/lc_0/out
T_17_12_lc_trk_g1_0
T_17_12_wire_logic_cluster/lc_0/in_1

T_17_12_wire_logic_cluster/lc_0/out
T_17_8_sp12_v_t_23
T_6_8_sp12_h_l_0
T_9_8_sp4_h_l_5
T_8_4_sp4_v_t_47
T_9_4_sp4_h_l_10
T_8_4_lc_trk_g1_2
T_8_4_input0_7
T_8_4_wire_bram/ram/WADDR_0

T_17_12_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_44
T_19_10_sp4_h_l_2
T_22_6_sp4_v_t_39
T_23_6_sp4_h_l_2
T_26_2_sp4_v_t_39
T_26_0_span4_vert_15
T_25_2_lc_trk_g1_2
T_25_2_input0_7
T_25_2_wire_bram/ram/WADDR_0

T_17_12_wire_logic_cluster/lc_0/out
T_17_8_sp12_v_t_23
T_6_8_sp12_h_l_0
T_9_8_sp4_h_l_5
T_8_4_sp4_v_t_47
T_8_6_lc_trk_g3_2
T_8_6_input0_7
T_8_6_wire_bram/ram/WADDR_0

T_17_12_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_44
T_19_10_sp4_h_l_2
T_22_6_sp4_v_t_39
T_23_6_sp4_h_l_2
T_26_2_sp4_v_t_39
T_25_4_lc_trk_g1_2
T_25_4_input0_7
T_25_4_wire_bram/ram/WADDR_0

T_17_12_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_44
T_19_14_sp4_h_l_3
T_23_14_sp4_h_l_3
T_26_14_sp4_v_t_38
T_23_18_sp4_h_l_3
T_25_18_lc_trk_g3_6
T_25_18_input0_7
T_25_18_wire_bram/ram/WADDR_0

T_17_12_wire_logic_cluster/lc_0/out
T_17_0_span12_vert_23
T_17_12_sp12_v_t_23
T_6_24_sp12_h_l_0
T_8_24_lc_trk_g0_7
T_8_24_input0_7
T_8_24_wire_bram/ram/WADDR_0

T_17_12_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_44
T_19_14_sp4_h_l_3
T_23_14_sp4_h_l_3
T_26_14_sp4_v_t_38
T_25_16_lc_trk_g0_3
T_25_16_input0_7
T_25_16_wire_bram/ram/WADDR_0

T_17_12_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_44
T_19_10_sp4_h_l_2
T_23_10_sp4_h_l_2
T_26_6_sp4_v_t_45
T_25_8_lc_trk_g0_3
T_25_8_input0_7
T_25_8_wire_bram/ram/WADDR_0

T_17_12_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_44
T_19_10_sp4_h_l_2
T_22_6_sp4_v_t_39
T_23_6_sp4_h_l_2
T_25_6_lc_trk_g2_7
T_25_6_input0_7
T_25_6_wire_bram/ram/WADDR_0

T_17_12_wire_logic_cluster/lc_0/out
T_17_8_sp12_v_t_23
T_6_8_sp12_h_l_0
T_8_8_lc_trk_g0_7
T_8_8_input0_7
T_8_8_wire_bram/ram/WADDR_0

T_17_12_wire_logic_cluster/lc_0/out
T_17_12_sp4_h_l_5
T_21_12_sp4_h_l_8
T_25_12_sp4_h_l_11
T_25_12_lc_trk_g1_6
T_25_12_input0_7
T_25_12_wire_bram/ram/WADDR_0

T_17_12_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_44
T_19_14_sp4_h_l_3
T_23_14_sp4_h_l_3
T_25_14_lc_trk_g3_6
T_25_14_input0_7
T_25_14_wire_bram/ram/WADDR_0

T_17_12_wire_logic_cluster/lc_0/out
T_18_10_sp4_v_t_44
T_19_10_sp4_h_l_2
T_23_10_sp4_h_l_2
T_25_10_lc_trk_g2_7
T_25_10_input0_7
T_25_10_wire_bram/ram/WADDR_0

End 

Net : M_this_warmup_qZ0Z_15
T_10_21_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g1_6
T_10_21_wire_logic_cluster/lc_6/in_1

End 

Net : this_ppu_M_screen_y_q_6
T_14_14_wire_logic_cluster/lc_5/out
T_14_13_sp4_v_t_42
T_11_13_sp4_h_l_7
T_12_13_lc_trk_g3_7
T_12_13_wire_logic_cluster/lc_5/in_3

T_14_14_wire_logic_cluster/lc_5/out
T_14_13_sp4_v_t_42
T_14_16_lc_trk_g0_2
T_14_16_wire_logic_cluster/lc_7/in_3

T_14_14_wire_logic_cluster/lc_5/out
T_14_14_lc_trk_g2_5
T_14_14_wire_logic_cluster/lc_5/in_0

T_14_14_wire_logic_cluster/lc_5/out
T_14_14_lc_trk_g2_5
T_14_14_wire_logic_cluster/lc_6/in_1

End 

Net : M_this_spr_address_qZ0Z_6
T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp12_h_l_0
T_15_12_sp12_v_t_23
T_15_18_sp4_v_t_39
T_15_22_sp4_v_t_47
T_12_26_sp4_h_l_3
T_8_26_sp4_h_l_3
T_8_26_lc_trk_g1_6
T_8_26_input0_1
T_8_26_wire_bram/ram/WADDR_6

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp12_h_l_0
T_15_12_sp12_v_t_23
T_15_20_sp4_v_t_37
T_15_24_sp4_v_t_38
T_12_28_sp4_h_l_3
T_8_28_sp4_h_l_6
T_8_28_lc_trk_g0_3
T_8_28_input0_1
T_8_28_wire_bram/ram/WADDR_6

T_17_12_wire_logic_cluster/lc_6/out
T_17_6_sp12_v_t_23
T_18_6_sp12_h_l_0
T_23_6_sp4_h_l_7
T_26_2_sp4_v_t_42
T_23_2_sp4_h_l_7
T_25_2_lc_trk_g3_2
T_25_2_input0_1
T_25_2_wire_bram/ram/WADDR_6

T_17_12_wire_logic_cluster/lc_6/out
T_17_11_sp4_v_t_44
T_14_11_sp4_h_l_9
T_10_11_sp4_h_l_9
T_9_7_sp4_v_t_39
T_9_3_sp4_v_t_39
T_9_0_span4_vert_29
T_8_2_lc_trk_g3_0
T_8_2_input0_1
T_8_2_wire_bram/ram/WADDR_6

T_17_12_wire_logic_cluster/lc_6/out
T_17_6_sp12_v_t_23
T_18_6_sp12_h_l_0
T_23_6_sp4_h_l_7
T_26_2_sp4_v_t_42
T_25_4_lc_trk_g0_7
T_25_4_input0_1
T_25_4_wire_bram/ram/WADDR_6

T_17_12_wire_logic_cluster/lc_6/out
T_17_11_sp4_v_t_44
T_14_11_sp4_h_l_9
T_10_11_sp4_h_l_9
T_9_7_sp4_v_t_39
T_9_3_sp4_v_t_39
T_8_4_lc_trk_g2_7
T_8_4_input0_1
T_8_4_wire_bram/ram/WADDR_6

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp12_h_l_0
T_23_12_sp4_h_l_9
T_26_12_sp4_v_t_39
T_26_16_sp4_v_t_47
T_25_18_lc_trk_g0_1
T_25_18_input0_1
T_25_18_wire_bram/ram/WADDR_6

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp12_h_l_0
T_23_12_sp4_h_l_9
T_26_8_sp4_v_t_44
T_23_8_sp4_h_l_3
T_25_8_lc_trk_g3_6
T_25_8_input0_1
T_25_8_wire_bram/ram/WADDR_6

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp12_h_l_0
T_15_12_sp12_v_t_23
T_4_24_sp12_h_l_0
T_8_24_lc_trk_g0_3
T_8_24_input0_1
T_8_24_wire_bram/ram/WADDR_6

T_17_12_wire_logic_cluster/lc_6/out
T_17_12_lc_trk_g1_6
T_17_12_wire_logic_cluster/lc_6/in_1

T_17_12_wire_logic_cluster/lc_6/out
T_17_11_sp4_v_t_44
T_14_11_sp4_h_l_9
T_10_11_sp4_h_l_9
T_9_7_sp4_v_t_39
T_8_8_lc_trk_g2_7
T_8_8_input0_1
T_8_8_wire_bram/ram/WADDR_6

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp12_h_l_0
T_23_12_sp4_h_l_9
T_26_12_sp4_v_t_39
T_25_14_lc_trk_g1_2
T_25_14_input0_1
T_25_14_wire_bram/ram/WADDR_6

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp12_h_l_0
T_23_12_sp4_h_l_9
T_26_8_sp4_v_t_44
T_25_10_lc_trk_g2_1
T_25_10_input0_1
T_25_10_wire_bram/ram/WADDR_6

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp12_h_l_0
T_23_12_sp4_h_l_9
T_26_12_sp4_v_t_39
T_25_16_lc_trk_g1_2
T_25_16_input0_1
T_25_16_wire_bram/ram/WADDR_6

T_17_12_wire_logic_cluster/lc_6/out
T_17_6_sp12_v_t_23
T_18_6_sp12_h_l_0
T_25_6_lc_trk_g1_0
T_25_6_input0_1
T_25_6_wire_bram/ram/WADDR_6

T_17_12_wire_logic_cluster/lc_6/out
T_17_6_sp12_v_t_23
T_6_6_sp12_h_l_0
T_8_6_lc_trk_g0_7
T_8_6_input0_1
T_8_6_wire_bram/ram/WADDR_6

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_sp12_h_l_0
T_23_12_sp4_h_l_9
T_25_12_lc_trk_g3_4
T_25_12_input0_1
T_25_12_wire_bram/ram/WADDR_6

End 

Net : M_this_data_count_q_cry_1_THRU_CO
T_15_19_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_36
T_14_21_lc_trk_g2_4
T_14_21_wire_logic_cluster/lc_1/in_1

End 

Net : M_this_data_count_q_cry_1
T_15_19_wire_logic_cluster/lc_1/cout
T_15_19_wire_logic_cluster/lc_2/in_3

Net : M_this_ext_address_qZ0Z_1
T_21_24_wire_logic_cluster/lc_1/out
T_21_24_lc_trk_g3_1
T_21_24_wire_logic_cluster/lc_1/in_1

T_21_24_wire_logic_cluster/lc_1/out
T_22_22_sp4_v_t_46
T_22_26_sp4_v_t_39
T_23_30_sp4_h_l_2
T_26_30_sp4_v_t_42
T_26_33_lc_trk_g0_2
T_26_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_M_this_warmup_d_cry_14
T_10_21_wire_logic_cluster/lc_5/cout
T_10_21_wire_logic_cluster/lc_6/in_3

Net : M_this_spr_address_qZ0Z_7
T_17_12_wire_logic_cluster/lc_7/out
T_7_12_sp12_h_l_1
T_6_12_sp12_v_t_22
T_7_24_sp12_h_l_1
T_9_24_sp4_h_l_2
T_8_24_sp4_v_t_39
T_8_26_lc_trk_g2_2
T_8_26_input0_0
T_8_26_wire_bram/ram/WADDR_7

T_17_12_wire_logic_cluster/lc_7/out
T_7_12_sp12_h_l_1
T_6_12_sp12_v_t_22
T_7_24_sp12_h_l_1
T_9_24_sp4_h_l_2
T_8_24_sp4_v_t_39
T_8_28_lc_trk_g0_2
T_8_28_input0_0
T_8_28_wire_bram/ram/WADDR_7

T_17_12_wire_logic_cluster/lc_7/out
T_15_12_sp12_h_l_1
T_26_12_sp12_v_t_22
T_26_19_sp4_v_t_38
T_26_15_sp4_v_t_43
T_26_11_sp4_v_t_43
T_25_14_lc_trk_g3_3
T_25_14_input0_0
T_25_14_wire_bram/ram/WADDR_7

T_17_12_wire_logic_cluster/lc_7/out
T_15_12_sp12_h_l_1
T_26_0_span12_vert_22
T_26_7_sp4_v_t_38
T_26_3_sp4_v_t_43
T_26_0_span4_vert_30
T_25_2_lc_trk_g3_3
T_25_2_input0_0
T_25_2_wire_bram/ram/WADDR_7

T_17_12_wire_logic_cluster/lc_7/out
T_7_12_sp12_h_l_1
T_6_12_sp12_v_t_22
T_7_24_sp12_h_l_1
T_9_24_sp4_h_l_2
T_8_24_lc_trk_g0_2
T_8_24_input0_0
T_8_24_wire_bram/ram/WADDR_7

T_17_12_wire_logic_cluster/lc_7/out
T_15_12_sp12_h_l_1
T_26_12_sp12_v_t_22
T_26_19_sp4_v_t_38
T_26_15_sp4_v_t_43
T_25_18_lc_trk_g3_3
T_25_18_input0_0
T_25_18_wire_bram/ram/WADDR_7

T_17_12_wire_logic_cluster/lc_7/out
T_15_12_sp12_h_l_1
T_26_12_sp12_v_t_22
T_26_17_sp4_v_t_40
T_26_13_sp4_v_t_36
T_25_16_lc_trk_g2_4
T_25_16_input0_0
T_25_16_wire_bram/ram/WADDR_7

T_17_12_wire_logic_cluster/lc_7/out
T_15_12_sp12_h_l_1
T_26_0_span12_vert_22
T_26_7_sp4_v_t_38
T_26_3_sp4_v_t_43
T_25_4_lc_trk_g3_3
T_25_4_input0_0
T_25_4_wire_bram/ram/WADDR_7

T_17_12_wire_logic_cluster/lc_7/out
T_15_12_sp12_h_l_1
T_26_0_span12_vert_22
T_26_7_sp4_v_t_38
T_26_3_sp4_v_t_43
T_25_6_lc_trk_g3_3
T_25_6_input0_0
T_25_6_wire_bram/ram/WADDR_7

T_17_12_wire_logic_cluster/lc_7/out
T_17_9_sp4_v_t_38
T_14_9_sp4_h_l_3
T_10_9_sp4_h_l_3
T_9_5_sp4_v_t_38
T_9_1_sp4_v_t_38
T_8_2_lc_trk_g2_6
T_8_2_input0_0
T_8_2_wire_bram/ram/WADDR_7

T_17_12_wire_logic_cluster/lc_7/out
T_17_9_sp4_v_t_38
T_14_9_sp4_h_l_3
T_10_9_sp4_h_l_3
T_9_5_sp4_v_t_38
T_9_1_sp4_v_t_38
T_8_4_lc_trk_g2_6
T_8_4_input0_0
T_8_4_wire_bram/ram/WADDR_7

T_17_12_wire_logic_cluster/lc_7/out
T_17_12_lc_trk_g1_7
T_17_12_wire_logic_cluster/lc_7/in_1

T_17_12_wire_logic_cluster/lc_7/out
T_15_12_sp12_h_l_1
T_26_0_span12_vert_22
T_26_7_sp4_v_t_38
T_25_8_lc_trk_g2_6
T_25_8_input0_0
T_25_8_wire_bram/ram/WADDR_7

T_17_12_wire_logic_cluster/lc_7/out
T_15_12_sp12_h_l_1
T_26_0_span12_vert_22
T_26_7_sp4_v_t_38
T_25_10_lc_trk_g2_6
T_25_10_input0_0
T_25_10_wire_bram/ram/WADDR_7

T_17_12_wire_logic_cluster/lc_7/out
T_17_9_sp4_v_t_38
T_14_9_sp4_h_l_3
T_10_9_sp4_h_l_3
T_9_5_sp4_v_t_38
T_8_6_lc_trk_g2_6
T_8_6_input0_0
T_8_6_wire_bram/ram/WADDR_7

T_17_12_wire_logic_cluster/lc_7/out
T_17_9_sp4_v_t_38
T_14_9_sp4_h_l_3
T_10_9_sp4_h_l_6
T_9_5_sp4_v_t_43
T_8_8_lc_trk_g3_3
T_8_8_input0_0
T_8_8_wire_bram/ram/WADDR_7

T_17_12_wire_logic_cluster/lc_7/out
T_15_12_sp12_h_l_1
T_25_12_lc_trk_g0_6
T_25_12_input0_0
T_25_12_wire_bram/ram/WADDR_7

End 

Net : this_ppu.un1_M_oam_cache_cnt_q_cry_1
T_7_20_wire_logic_cluster/lc_1/cout
T_7_20_wire_logic_cluster/lc_2/in_3

Net : this_ppu.un1_M_oam_cache_cnt_q_cry_1_THRU_CO
T_7_20_wire_logic_cluster/lc_2/out
T_7_21_lc_trk_g1_2
T_7_21_wire_logic_cluster/lc_4/in_1

End 

Net : this_ppu.oam_cache.mem_16
T_8_22_wire_bram/ram/RDATA_0
T_7_22_sp4_h_l_6
T_10_18_sp4_v_t_43
T_9_19_lc_trk_g3_3
T_9_19_wire_logic_cluster/lc_3/in_3

End 

Net : M_this_warmup_qZ0Z_16
T_10_21_wire_logic_cluster/lc_7/out
T_10_21_lc_trk_g3_7
T_10_21_wire_logic_cluster/lc_7/in_1

End 

Net : this_ppu.oam_cache.mem_17
T_8_22_wire_bram/ram/RDATA_1
T_8_19_sp4_v_t_36
T_9_19_sp4_h_l_1
T_9_19_lc_trk_g1_4
T_9_19_wire_logic_cluster/lc_2/in_3

End 

Net : this_ppu.oam_cache.mem_6
T_8_20_wire_bram/ram/RDATA_6
T_8_17_sp4_v_t_42
T_9_17_sp4_h_l_7
T_9_17_lc_trk_g0_2
T_9_17_wire_logic_cluster/lc_7/in_3

End 

Net : this_ppu.oam_cache.mem_15
T_8_19_wire_bram/ram/RDATA_15
T_9_17_sp4_v_t_44
T_10_17_sp4_h_l_2
T_12_17_lc_trk_g2_7
T_12_17_wire_logic_cluster/lc_2/in_3

End 

Net : M_this_ext_address_qZ0Z_2
T_21_24_wire_logic_cluster/lc_2/out
T_21_24_lc_trk_g1_2
T_21_24_wire_logic_cluster/lc_2/in_1

T_21_24_wire_logic_cluster/lc_2/out
T_22_23_sp4_v_t_37
T_22_27_sp4_v_t_45
T_22_31_sp4_v_t_46
T_22_33_lc_trk_g0_3
T_22_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_M_this_warmup_d_cry_13
T_10_21_wire_logic_cluster/lc_4/cout
T_10_21_wire_logic_cluster/lc_5/in_3

Net : this_ppu.un1_M_oam_cache_cnt_q_cry_0_THRU_CO
T_7_20_wire_logic_cluster/lc_1/out
T_7_21_lc_trk_g0_1
T_7_21_input_2_5
T_7_21_wire_logic_cluster/lc_5/in_2

End 

Net : this_ppu.un1_M_oam_cache_cnt_q_cry_0
T_7_20_wire_logic_cluster/lc_0/cout
T_7_20_wire_logic_cluster/lc_1/in_3

Net : this_ppu.oam_cache.mem_18
T_8_22_wire_bram/ram/RDATA_2
T_9_18_sp4_v_t_46
T_9_19_lc_trk_g3_6
T_9_19_wire_logic_cluster/lc_7/in_0

End 

Net : M_this_ext_address_qZ0Z_3
T_21_24_wire_logic_cluster/lc_3/out
T_21_24_lc_trk_g1_3
T_21_24_wire_logic_cluster/lc_3/in_1

T_21_24_wire_logic_cluster/lc_3/out
T_22_24_sp4_h_l_6
T_25_24_sp4_v_t_46
T_26_28_sp4_h_l_11
T_30_28_sp4_h_l_2
T_33_28_lc_trk_g1_7
T_33_28_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_M_this_warmup_d_cry_12
T_10_21_wire_logic_cluster/lc_3/cout
T_10_21_wire_logic_cluster/lc_4/in_3

Net : M_this_spr_address_qZ0Z_2
T_17_12_wire_logic_cluster/lc_2/out
T_12_12_sp12_h_l_0
T_11_12_sp12_v_t_23
T_11_20_sp4_v_t_37
T_11_24_sp4_v_t_45
T_8_28_sp4_h_l_1
T_8_28_lc_trk_g1_4
T_8_28_input0_5
T_8_28_wire_bram/ram/WADDR_2

T_17_12_wire_logic_cluster/lc_2/out
T_12_12_sp12_h_l_0
T_11_12_sp12_v_t_23
T_11_18_sp4_v_t_39
T_11_22_sp4_v_t_39
T_8_26_sp4_h_l_7
T_8_26_lc_trk_g1_2
T_8_26_input0_5
T_8_26_wire_bram/ram/WADDR_2

T_17_12_wire_logic_cluster/lc_2/out
T_12_12_sp12_h_l_0
T_11_12_sp12_v_t_23
T_11_10_sp4_v_t_47
T_11_6_sp4_v_t_47
T_8_6_sp4_h_l_4
T_8_6_lc_trk_g0_1
T_8_6_input0_5
T_8_6_wire_bram/ram/WADDR_2

T_17_12_wire_logic_cluster/lc_2/out
T_17_12_lc_trk_g1_2
T_17_12_wire_logic_cluster/lc_2/in_1

T_17_12_wire_logic_cluster/lc_2/out
T_12_12_sp12_h_l_0
T_11_12_sp12_v_t_23
T_11_20_sp4_v_t_37
T_8_24_sp4_h_l_0
T_8_24_lc_trk_g0_5
T_8_24_input0_5
T_8_24_wire_bram/ram/WADDR_2

T_17_12_wire_logic_cluster/lc_2/out
T_12_12_sp12_h_l_0
T_11_0_span12_vert_23
T_11_4_sp4_v_t_41
T_8_4_sp4_h_l_4
T_8_4_lc_trk_g0_1
T_8_4_input0_5
T_8_4_wire_bram/ram/WADDR_2

T_17_12_wire_logic_cluster/lc_2/out
T_12_12_sp12_h_l_0
T_11_0_span12_vert_23
T_11_4_sp4_v_t_41
T_8_8_sp4_h_l_9
T_8_8_lc_trk_g1_4
T_8_8_input0_5
T_8_8_wire_bram/ram/WADDR_2

T_17_12_wire_logic_cluster/lc_2/out
T_18_12_sp4_h_l_4
T_22_12_sp4_h_l_7
T_25_12_sp4_v_t_37
T_25_16_sp4_v_t_37
T_25_18_lc_trk_g3_0
T_25_18_input0_5
T_25_18_wire_bram/ram/WADDR_2

T_17_12_wire_logic_cluster/lc_2/out
T_18_8_sp4_v_t_40
T_19_8_sp4_h_l_5
T_22_4_sp4_v_t_46
T_23_4_sp4_h_l_11
T_25_4_lc_trk_g3_6
T_25_4_input0_5
T_25_4_wire_bram/ram/WADDR_2

T_17_12_wire_logic_cluster/lc_2/out
T_18_8_sp4_v_t_40
T_19_8_sp4_h_l_5
T_23_8_sp4_h_l_5
T_26_4_sp4_v_t_40
T_25_6_lc_trk_g0_5
T_25_6_input0_5
T_25_6_wire_bram/ram/WADDR_2

T_17_12_wire_logic_cluster/lc_2/out
T_17_10_sp12_v_t_23
T_18_10_sp12_h_l_0
T_25_10_lc_trk_g1_0
T_25_10_input0_5
T_25_10_wire_bram/ram/WADDR_2

T_17_12_wire_logic_cluster/lc_2/out
T_17_2_sp12_v_t_23
T_18_2_sp12_h_l_0
T_25_2_lc_trk_g1_0
T_25_2_input0_5
T_25_2_wire_bram/ram/WADDR_2

T_17_12_wire_logic_cluster/lc_2/out
T_17_2_sp12_v_t_23
T_6_2_sp12_h_l_0
T_8_2_lc_trk_g0_7
T_8_2_input0_5
T_8_2_wire_bram/ram/WADDR_2

T_17_12_wire_logic_cluster/lc_2/out
T_18_12_sp4_h_l_4
T_22_12_sp4_h_l_7
T_25_12_sp4_v_t_37
T_25_16_lc_trk_g1_0
T_25_16_input0_5
T_25_16_wire_bram/ram/WADDR_2

T_17_12_wire_logic_cluster/lc_2/out
T_18_12_sp4_h_l_4
T_22_12_sp4_h_l_7
T_25_12_sp4_v_t_37
T_25_14_lc_trk_g3_0
T_25_14_input0_5
T_25_14_wire_bram/ram/WADDR_2

T_17_12_wire_logic_cluster/lc_2/out
T_18_8_sp4_v_t_40
T_19_8_sp4_h_l_5
T_23_8_sp4_h_l_5
T_25_8_lc_trk_g3_0
T_25_8_input0_5
T_25_8_wire_bram/ram/WADDR_2

T_17_12_wire_logic_cluster/lc_2/out
T_18_12_sp4_h_l_4
T_22_12_sp4_h_l_7
T_26_12_sp4_h_l_7
T_25_12_lc_trk_g0_7
T_25_12_input0_5
T_25_12_wire_bram/ram/WADDR_2

End 

Net : M_this_spr_address_qZ0Z_8
T_17_13_wire_logic_cluster/lc_0/out
T_14_13_sp12_h_l_0
T_13_13_sp12_v_t_23
T_13_21_sp4_v_t_37
T_10_25_sp4_h_l_0
T_9_21_sp4_v_t_40
T_8_24_lc_trk_g3_0
T_8_24_input2_7
T_8_24_wire_bram/ram/WADDR_8

T_17_13_wire_logic_cluster/lc_0/out
T_14_13_sp12_h_l_0
T_13_13_sp12_v_t_23
T_13_21_sp4_v_t_37
T_10_25_sp4_h_l_0
T_9_25_sp4_v_t_37
T_8_26_lc_trk_g2_5
T_8_26_input2_7
T_8_26_wire_bram/ram/WADDR_8

T_17_13_wire_logic_cluster/lc_0/out
T_14_13_sp12_h_l_0
T_13_13_sp12_v_t_23
T_13_21_sp4_v_t_37
T_10_25_sp4_h_l_0
T_9_25_sp4_v_t_37
T_8_28_lc_trk_g2_5
T_8_28_input2_7
T_8_28_wire_bram/ram/WADDR_8

T_17_13_wire_logic_cluster/lc_0/out
T_14_13_sp12_h_l_0
T_25_1_sp12_v_t_23
T_25_7_sp4_v_t_39
T_25_3_sp4_v_t_39
T_25_6_lc_trk_g0_7
T_25_6_input2_7
T_25_6_wire_bram/ram/WADDR_8

T_17_13_wire_logic_cluster/lc_0/out
T_14_13_sp12_h_l_0
T_25_1_sp12_v_t_23
T_25_7_sp4_v_t_39
T_25_3_sp4_v_t_39
T_25_4_lc_trk_g2_7
T_25_4_input2_7
T_25_4_wire_bram/ram/WADDR_8

T_17_13_wire_logic_cluster/lc_0/out
T_17_9_sp4_v_t_37
T_14_9_sp4_h_l_6
T_10_9_sp4_h_l_2
T_9_5_sp4_v_t_39
T_9_1_sp4_v_t_39
T_8_2_lc_trk_g2_7
T_8_2_input2_7
T_8_2_wire_bram/ram/WADDR_8

T_17_13_wire_logic_cluster/lc_0/out
T_17_9_sp4_v_t_37
T_14_9_sp4_h_l_6
T_10_9_sp4_h_l_2
T_9_5_sp4_v_t_39
T_9_1_sp4_v_t_40
T_8_4_lc_trk_g3_0
T_8_4_input2_7
T_8_4_wire_bram/ram/WADDR_8

T_17_13_wire_logic_cluster/lc_0/out
T_14_13_sp12_h_l_0
T_25_1_sp12_v_t_23
T_25_7_sp4_v_t_39
T_25_8_lc_trk_g2_7
T_25_8_input2_7
T_25_8_wire_bram/ram/WADDR_8

T_17_13_wire_logic_cluster/lc_0/out
T_14_13_sp12_h_l_0
T_25_1_sp12_v_t_23
T_25_7_sp4_v_t_39
T_25_10_lc_trk_g0_7
T_25_10_input2_7
T_25_10_wire_bram/ram/WADDR_8

T_17_13_wire_logic_cluster/lc_0/out
T_17_9_sp4_v_t_37
T_14_9_sp4_h_l_6
T_10_9_sp4_h_l_9
T_9_5_sp4_v_t_44
T_8_6_lc_trk_g3_4
T_8_6_input2_7
T_8_6_wire_bram/ram/WADDR_8

T_17_13_wire_logic_cluster/lc_0/out
T_17_9_sp4_v_t_37
T_14_9_sp4_h_l_6
T_10_9_sp4_h_l_9
T_9_5_sp4_v_t_44
T_8_8_lc_trk_g3_4
T_8_8_input2_7
T_8_8_wire_bram/ram/WADDR_8

T_17_13_wire_logic_cluster/lc_0/out
T_17_13_lc_trk_g3_0
T_17_13_wire_logic_cluster/lc_0/in_1

T_17_13_wire_logic_cluster/lc_0/out
T_14_13_sp12_h_l_0
T_25_13_sp12_v_t_23
T_25_14_lc_trk_g2_7
T_25_14_input2_7
T_25_14_wire_bram/ram/WADDR_8

T_17_13_wire_logic_cluster/lc_0/out
T_14_13_sp12_h_l_0
T_25_1_sp12_v_t_23
T_25_12_lc_trk_g2_3
T_25_12_input2_7
T_25_12_wire_bram/ram/WADDR_8

T_17_13_wire_logic_cluster/lc_0/out
T_14_13_sp12_h_l_0
T_25_13_sp12_v_t_23
T_25_16_lc_trk_g2_3
T_25_16_input2_7
T_25_16_wire_bram/ram/WADDR_8

T_17_13_wire_logic_cluster/lc_0/out
T_14_13_sp12_h_l_0
T_25_13_sp12_v_t_23
T_25_18_lc_trk_g2_7
T_25_18_input2_7
T_25_18_wire_bram/ram/WADDR_8

T_17_13_wire_logic_cluster/lc_0/out
T_14_13_sp12_h_l_0
T_25_1_sp12_v_t_23
T_25_2_lc_trk_g2_7
T_25_2_input2_7
T_25_2_wire_bram/ram/WADDR_8

End 

Net : this_ppu.oam_cache.mem_13
T_8_19_wire_bram/ram/RDATA_13
T_3_19_sp12_h_l_0
T_11_19_lc_trk_g1_3
T_11_19_wire_logic_cluster/lc_1/in_3

End 

Net : this_ppu.oam_cache.mem_10
T_8_19_wire_bram/ram/RDATA_10
T_8_19_sp12_h_l_1
T_10_19_lc_trk_g0_6
T_10_19_wire_logic_cluster/lc_3/in_3

End 

Net : bfn_7_18_0_
T_7_18_wire_logic_cluster/carry_in_mux/cout
T_7_18_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_data_tmp_qZ0Z_18
T_13_27_wire_logic_cluster/lc_3/out
T_13_24_sp4_v_t_46
T_10_28_sp4_h_l_11
T_9_28_lc_trk_g1_3
T_9_28_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_map_address_qZ0Z_0
T_26_25_wire_logic_cluster/lc_0/out
T_26_25_sp4_h_l_5
T_26_25_lc_trk_g1_0
T_26_25_wire_logic_cluster/lc_0/in_1

T_26_25_wire_logic_cluster/lc_0/out
T_26_25_sp4_h_l_5
T_25_25_sp4_v_t_40
T_25_28_lc_trk_g1_0
T_25_28_input0_7
T_25_28_wire_bram/ram/WADDR_0
T_25_26_upADDR_0
T_25_26_wire_bram/ram/WADDR_0

T_26_25_wire_logic_cluster/lc_0/out
T_26_25_sp4_h_l_5
T_25_25_sp4_v_t_40
T_25_28_lc_trk_g1_0
T_25_28_input0_7
T_25_28_wire_bram/ram/WADDR_0

End 

Net : this_vga_ramdac.N_24_mux_cascade_
T_9_17_wire_logic_cluster/lc_5/ltout
T_9_17_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_ramdac.m16_cascade_
T_9_18_wire_logic_cluster/lc_2/ltout
T_9_18_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_ramdac.m19_cascade_
T_9_18_wire_logic_cluster/lc_4/ltout
T_9_18_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_ramdac.i2_mux_cascade_
T_9_17_wire_logic_cluster/lc_3/ltout
T_9_17_wire_logic_cluster/lc_4/in_2

End 

Net : this_ppu.N_802_cascade_
T_9_16_wire_logic_cluster/lc_3/ltout
T_9_16_wire_logic_cluster/lc_4/in_2

End 

Net : un1_M_this_warmup_d_cry_11
T_10_21_wire_logic_cluster/lc_2/cout
T_10_21_wire_logic_cluster/lc_3/in_3

Net : M_this_ext_address_qZ0Z_4
T_21_24_wire_logic_cluster/lc_4/out
T_21_24_lc_trk_g3_4
T_21_24_wire_logic_cluster/lc_4/in_1

T_21_24_wire_logic_cluster/lc_4/out
T_21_23_sp4_v_t_40
T_22_23_sp4_h_l_10
T_26_23_sp4_h_l_10
T_30_23_sp4_h_l_10
T_33_23_lc_trk_g0_7
T_33_23_wire_io_cluster/io_1/D_OUT_0

End 

Net : M_this_warmup_qZ0Z_17
T_10_22_wire_logic_cluster/lc_0/out
T_10_22_lc_trk_g3_0
T_10_22_wire_logic_cluster/lc_0/in_1

End 

Net : this_ppu.oam_cache.mem_12
T_8_19_wire_bram/ram/RDATA_12
T_9_19_sp4_h_l_6
T_11_19_lc_trk_g2_3
T_11_19_wire_logic_cluster/lc_2/in_3

End 

Net : M_this_data_tmp_qZ0Z_1
T_13_29_wire_logic_cluster/lc_5/out
T_12_29_sp4_h_l_2
T_11_29_lc_trk_g0_2
T_11_29_wire_logic_cluster/lc_1/in_3

End 

Net : M_this_data_tmp_qZ0Z_20
T_11_27_wire_logic_cluster/lc_7/out
T_11_25_sp4_v_t_43
T_11_29_lc_trk_g1_6
T_11_29_wire_logic_cluster/lc_2/in_3

End 

Net : M_this_data_tmp_qZ0Z_0
T_12_29_wire_logic_cluster/lc_0/out
T_12_28_lc_trk_g1_0
T_12_28_wire_logic_cluster/lc_3/in_0

End 

Net : M_this_data_tmp_qZ0Z_19
T_13_31_wire_logic_cluster/lc_2/out
T_11_31_sp4_h_l_1
T_11_31_lc_trk_g1_4
T_11_31_wire_logic_cluster/lc_2/in_1

End 

Net : M_this_ext_address_qZ0Z_5
T_21_24_wire_logic_cluster/lc_5/out
T_21_24_lc_trk_g1_5
T_21_24_wire_logic_cluster/lc_5/in_1

T_21_24_wire_logic_cluster/lc_5/out
T_22_24_sp4_h_l_10
T_26_24_sp4_h_l_10
T_30_24_sp4_h_l_6
T_33_20_span4_vert_t_15
T_33_21_lc_trk_g1_7
T_33_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : M_this_warmup_qZ0Z_18
T_10_22_wire_logic_cluster/lc_1/out
T_10_22_lc_trk_g3_1
T_10_22_wire_logic_cluster/lc_1/in_1

End 

Net : un1_M_this_warmup_d_cry_10
T_10_21_wire_logic_cluster/lc_1/cout
T_10_21_wire_logic_cluster/lc_2/in_3

Net : M_this_data_tmp_qZ0Z_21
T_12_31_wire_logic_cluster/lc_0/out
T_11_31_sp4_h_l_8
T_10_31_lc_trk_g1_0
T_10_31_wire_logic_cluster/lc_6/in_1

End 

Net : this_vga_signals.un1_M_hcounter_d_cry_7
T_7_17_wire_logic_cluster/lc_6/cout
T_7_17_wire_logic_cluster/lc_7/in_3

Net : M_this_warmup_qZ0Z_19
T_10_22_wire_logic_cluster/lc_2/out
T_10_22_lc_trk_g1_2
T_10_22_wire_logic_cluster/lc_2/in_1

End 

Net : M_this_ext_address_qZ0Z_6
T_21_24_wire_logic_cluster/lc_6/out
T_21_24_lc_trk_g1_6
T_21_24_wire_logic_cluster/lc_6/in_1

T_21_24_wire_logic_cluster/lc_6/out
T_20_24_sp12_h_l_0
T_29_24_sp4_h_l_11
T_33_24_span4_horz_7
T_33_20_span4_vert_t_13
T_33_16_span4_vert_t_13
T_33_17_lc_trk_g1_5
T_33_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : un1_M_this_warmup_d_cry_9
T_10_21_wire_logic_cluster/lc_0/cout
T_10_21_wire_logic_cluster/lc_1/in_3

Net : M_this_vga_signals_pixel_clk_0_0
T_10_18_wire_logic_cluster/lc_1/out
T_10_18_lc_trk_g3_1
T_10_18_wire_logic_cluster/lc_7/in_1

End 

Net : this_vga_signals.un1_M_hcounter_d_cry_6
T_7_17_wire_logic_cluster/lc_5/cout
T_7_17_wire_logic_cluster/lc_6/in_3

Net : M_this_warmup_qZ0Z_20
T_10_22_wire_logic_cluster/lc_3/out
T_10_22_lc_trk_g1_3
T_10_22_wire_logic_cluster/lc_3/in_1

End 

Net : M_this_map_address_qZ0Z_1
T_26_25_wire_logic_cluster/lc_1/out
T_26_25_lc_trk_g1_1
T_26_25_wire_logic_cluster/lc_1/in_1

T_26_25_wire_logic_cluster/lc_1/out
T_26_25_sp4_h_l_7
T_25_25_sp4_v_t_42
T_25_28_lc_trk_g0_2
T_25_28_input0_6
T_25_28_wire_bram/ram/WADDR_1
T_25_26_upADDR_1
T_25_26_wire_bram/ram/WADDR_1

T_26_25_wire_logic_cluster/lc_1/out
T_26_25_sp4_h_l_7
T_25_25_sp4_v_t_42
T_25_28_lc_trk_g0_2
T_25_28_input0_6
T_25_28_wire_bram/ram/WADDR_1

End 

Net : M_this_ext_address_qZ0Z_7
T_21_24_wire_logic_cluster/lc_7/out
T_21_24_lc_trk_g3_7
T_21_24_wire_logic_cluster/lc_7/in_1

T_21_24_wire_logic_cluster/lc_7/out
T_19_24_sp12_h_l_1
T_30_12_sp12_v_t_22
T_30_0_span12_vert_22
T_30_5_sp4_v_t_40
T_31_5_sp4_h_l_10
T_33_5_lc_trk_g1_2
T_33_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : bfn_10_21_0_
T_10_21_wire_logic_cluster/carry_in_mux/cout
T_10_21_wire_logic_cluster/lc_0/in_3

Net : M_this_data_tmp_qZ0Z_2
T_12_29_wire_logic_cluster/lc_3/out
T_11_29_lc_trk_g3_3
T_11_29_wire_logic_cluster/lc_3/in_3

End 

Net : M_this_data_tmp_qZ0Z_4
T_12_29_wire_logic_cluster/lc_1/out
T_11_29_lc_trk_g2_1
T_11_29_wire_logic_cluster/lc_6/in_3

End 

Net : M_this_data_tmp_qZ0Z_12
T_11_28_wire_logic_cluster/lc_0/out
T_10_28_lc_trk_g3_0
T_10_28_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_scroll_qZ0Z_3
T_15_18_wire_logic_cluster/lc_3/out
T_9_18_sp12_h_l_1
T_14_18_lc_trk_g1_5
T_14_18_input_2_4
T_14_18_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_oam_address_qZ0Z_2
T_12_25_wire_logic_cluster/lc_5/out
T_12_26_lc_trk_g1_5
T_12_26_wire_logic_cluster/lc_1/in_3

T_12_25_wire_logic_cluster/lc_5/out
T_12_24_sp4_v_t_42
T_12_28_sp4_v_t_47
T_9_32_sp4_h_l_10
T_8_32_lc_trk_g1_2
T_8_32_input0_7
T_8_32_wire_bram/ram/WADDR_0
T_8_30_upADDR_0
T_8_30_wire_bram/ram/WADDR_0

T_12_25_wire_logic_cluster/lc_5/out
T_12_24_sp4_v_t_42
T_12_28_sp4_v_t_47
T_9_32_sp4_h_l_10
T_8_32_lc_trk_g1_2
T_8_32_input0_7
T_8_32_wire_bram/ram/WADDR_0

T_12_25_wire_logic_cluster/lc_5/out
T_12_25_lc_trk_g0_5
T_12_25_wire_logic_cluster/lc_5/in_0

T_12_25_wire_logic_cluster/lc_5/out
T_12_25_lc_trk_g0_5
T_12_25_wire_logic_cluster/lc_0/in_1

End 

Net : this_ppu.un1_M_oam_cache_cnt_q_cry_3
T_7_20_wire_logic_cluster/lc_3/cout
T_7_20_wire_logic_cluster/lc_4/in_3

End 

Net : M_this_oam_address_qZ0Z_3
T_12_25_wire_logic_cluster/lc_0/out
T_12_26_lc_trk_g0_0
T_12_26_wire_logic_cluster/lc_1/in_1

T_12_25_wire_logic_cluster/lc_0/out
T_9_25_sp12_h_l_0
T_8_25_sp12_v_t_23
T_8_32_lc_trk_g3_3
T_8_32_input0_6
T_8_32_wire_bram/ram/WADDR_1
T_8_30_upADDR_1
T_8_30_wire_bram/ram/WADDR_1

T_12_25_wire_logic_cluster/lc_0/out
T_9_25_sp12_h_l_0
T_8_25_sp12_v_t_23
T_8_32_lc_trk_g3_3
T_8_32_input0_6
T_8_32_wire_bram/ram/WADDR_1

T_12_25_wire_logic_cluster/lc_0/out
T_12_25_lc_trk_g0_0
T_12_25_input_2_0
T_12_25_wire_logic_cluster/lc_0/in_2

End 

Net : M_this_data_tmp_qZ0Z_17
T_11_30_wire_logic_cluster/lc_1/out
T_11_30_sp4_h_l_7
T_10_30_sp4_v_t_42
T_9_31_lc_trk_g3_2
T_9_31_wire_logic_cluster/lc_4/in_3

End 

Net : M_this_data_tmp_qZ0Z_10
T_10_27_wire_logic_cluster/lc_7/out
T_10_28_lc_trk_g0_7
T_10_28_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.un1_M_hcounter_d_cry_5
T_7_17_wire_logic_cluster/lc_4/cout
T_7_17_wire_logic_cluster/lc_5/in_3

Net : M_this_data_tmp_qZ0Z_23
T_11_30_wire_logic_cluster/lc_3/out
T_10_31_lc_trk_g1_3
T_10_31_wire_logic_cluster/lc_7/in_3

End 

Net : M_this_map_address_qZ0Z_2
T_26_25_wire_logic_cluster/lc_2/out
T_26_25_lc_trk_g1_2
T_26_25_wire_logic_cluster/lc_2/in_1

T_26_25_wire_logic_cluster/lc_2/out
T_26_24_sp4_v_t_36
T_23_28_sp4_h_l_1
T_25_28_lc_trk_g3_4
T_25_28_input0_5
T_25_28_wire_bram/ram/WADDR_2
T_25_26_upADDR_2
T_25_26_wire_bram/ram/WADDR_2

T_26_25_wire_logic_cluster/lc_2/out
T_26_24_sp4_v_t_36
T_23_28_sp4_h_l_1
T_25_28_lc_trk_g3_4
T_25_28_input0_5
T_25_28_wire_bram/ram/WADDR_2

End 

Net : M_this_warmup_qZ0Z_21
T_10_22_wire_logic_cluster/lc_4/out
T_10_22_lc_trk_g3_4
T_10_22_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_scroll_qZ0Z_0
T_15_18_wire_logic_cluster/lc_0/out
T_14_18_lc_trk_g3_0
T_14_18_input_2_1
T_14_18_wire_logic_cluster/lc_1/in_2

End 

Net : M_this_data_tmp_qZ0Z_11
T_11_28_wire_logic_cluster/lc_6/out
T_11_29_lc_trk_g0_6
T_11_29_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.un1_M_hcounter_d_cry_4
T_7_17_wire_logic_cluster/lc_3/cout
T_7_17_wire_logic_cluster/lc_4/in_3

Net : M_this_ppu_vram_addr_0
T_11_17_wire_logic_cluster/lc_2/out
T_11_17_lc_trk_g3_2
T_11_17_wire_logic_cluster/lc_4/in_3

T_11_17_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g1_2
T_11_18_wire_logic_cluster/lc_0/in_1

T_11_17_wire_logic_cluster/lc_2/out
T_11_14_sp4_v_t_44
T_8_18_sp4_h_l_2
T_8_18_lc_trk_g0_7
T_8_18_input0_7
T_8_18_wire_bram/ram/WADDR_0

T_11_17_wire_logic_cluster/lc_2/out
T_11_17_lc_trk_g0_2
T_11_17_input_2_2
T_11_17_wire_logic_cluster/lc_2/in_2

T_11_17_wire_logic_cluster/lc_2/out
T_11_17_lc_trk_g0_2
T_11_17_input_2_0
T_11_17_wire_logic_cluster/lc_0/in_2

End 

Net : M_this_ppu_vram_addr_1
T_11_17_wire_logic_cluster/lc_0/out
T_11_17_lc_trk_g1_0
T_11_17_wire_logic_cluster/lc_4/in_1

T_11_17_wire_logic_cluster/lc_0/out
T_11_18_lc_trk_g0_0
T_11_18_wire_logic_cluster/lc_0/in_0

T_11_17_wire_logic_cluster/lc_0/out
T_11_14_sp4_v_t_40
T_8_18_sp4_h_l_10
T_8_18_lc_trk_g1_7
T_8_18_input0_6
T_8_18_wire_bram/ram/WADDR_1

T_11_17_wire_logic_cluster/lc_0/out
T_11_17_lc_trk_g1_0
T_11_17_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_map_address_qZ0Z_3
T_26_25_wire_logic_cluster/lc_3/out
T_26_25_lc_trk_g1_3
T_26_25_wire_logic_cluster/lc_3/in_1

T_26_25_wire_logic_cluster/lc_3/out
T_26_24_sp4_v_t_38
T_25_28_lc_trk_g1_3
T_25_28_input0_4
T_25_28_wire_bram/ram/WADDR_3
T_25_26_upADDR_3
T_25_26_wire_bram/ram/WADDR_3

T_26_25_wire_logic_cluster/lc_3/out
T_26_24_sp4_v_t_38
T_25_28_lc_trk_g1_3
T_25_28_input0_4
T_25_28_wire_bram/ram/WADDR_3

End 

Net : M_this_warmup_qZ0Z_22
T_10_22_wire_logic_cluster/lc_5/out
T_10_22_lc_trk_g1_5
T_10_22_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_ppu_vram_addr_2
T_11_17_wire_logic_cluster/lc_7/out
T_11_16_sp4_v_t_46
T_11_18_lc_trk_g3_3
T_11_18_input_2_0
T_11_18_wire_logic_cluster/lc_0/in_2

T_11_17_wire_logic_cluster/lc_7/out
T_11_17_lc_trk_g3_7
T_11_17_wire_logic_cluster/lc_5/in_1

T_11_17_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_38
T_8_18_sp4_h_l_3
T_8_18_lc_trk_g1_6
T_8_18_input0_5
T_8_18_wire_bram/ram/WADDR_2

T_11_17_wire_logic_cluster/lc_7/out
T_11_17_lc_trk_g2_7
T_11_17_input_2_7
T_11_17_wire_logic_cluster/lc_7/in_2

End 

Net : M_this_scroll_qZ0Z_1
T_15_18_wire_logic_cluster/lc_1/out
T_14_18_lc_trk_g3_1
T_14_18_input_2_2
T_14_18_wire_logic_cluster/lc_2/in_2

End 

Net : un1_M_this_warmup_d_cry_7
T_10_20_wire_logic_cluster/lc_6/cout
T_10_20_wire_logic_cluster/lc_7/in_3

Net : M_this_data_tmp_qZ0Z_15
T_11_28_wire_logic_cluster/lc_1/out
T_10_28_sp4_h_l_10
T_9_28_lc_trk_g1_2
T_9_28_wire_logic_cluster/lc_4/in_3

End 

Net : M_this_data_tmp_qZ0Z_16
T_10_30_wire_logic_cluster/lc_6/out
T_9_30_lc_trk_g3_6
T_9_30_wire_logic_cluster/lc_2/in_3

End 

Net : M_this_data_tmp_qZ0Z_6
T_9_27_wire_logic_cluster/lc_2/out
T_9_26_sp4_v_t_36
T_9_29_lc_trk_g1_4
T_9_29_wire_logic_cluster/lc_2/in_3

End 

Net : M_this_data_tmp_qZ0Z_9
T_11_28_wire_logic_cluster/lc_7/out
T_11_29_lc_trk_g1_7
T_11_29_wire_logic_cluster/lc_5/in_3

End 

Net : M_this_data_tmp_qZ0Z_3
T_9_27_wire_logic_cluster/lc_7/out
T_9_26_sp4_v_t_46
T_9_29_lc_trk_g1_6
T_9_29_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_data_tmp_qZ0Z_22
T_10_30_wire_logic_cluster/lc_1/out
T_9_30_lc_trk_g2_1
T_9_30_wire_logic_cluster/lc_3/in_0

End 

Net : this_vga_signals.un1_M_hcounter_d_cry_3
T_7_17_wire_logic_cluster/lc_2/cout
T_7_17_wire_logic_cluster/lc_3/in_3

Net : this_delay_clk.M_pipe_qZ0Z_3
T_3_19_wire_logic_cluster/lc_2/out
T_3_16_sp4_v_t_44
T_4_20_sp4_h_l_3
T_8_20_sp4_h_l_3
T_12_20_sp4_h_l_11
T_14_20_lc_trk_g2_6
T_14_20_wire_logic_cluster/lc_5/in_3

End 

Net : M_this_ext_address_qZ0Z_8
T_21_25_wire_logic_cluster/lc_0/out
T_21_25_lc_trk_g0_0
T_21_25_input_2_0
T_21_25_wire_logic_cluster/lc_0/in_2

T_21_25_wire_logic_cluster/lc_0/out
T_21_25_sp4_h_l_5
T_20_25_sp4_v_t_46
T_20_29_sp4_v_t_42
T_16_33_span4_horz_r_1
T_16_33_lc_trk_g0_1
T_16_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : M_this_oam_address_qZ0Z_4
T_12_25_wire_logic_cluster/lc_3/out
T_12_26_lc_trk_g0_3
T_12_26_wire_logic_cluster/lc_2/in_3

T_12_25_wire_logic_cluster/lc_3/out
T_12_24_sp4_v_t_38
T_12_28_sp4_v_t_43
T_9_32_sp4_h_l_6
T_8_32_lc_trk_g1_6
T_8_32_input0_5
T_8_32_wire_bram/ram/WADDR_2
T_8_30_upADDR_2
T_8_30_wire_bram/ram/WADDR_2

T_12_25_wire_logic_cluster/lc_3/out
T_12_24_sp4_v_t_38
T_12_28_sp4_v_t_43
T_9_32_sp4_h_l_6
T_8_32_lc_trk_g1_6
T_8_32_input0_5
T_8_32_wire_bram/ram/WADDR_2

T_12_25_wire_logic_cluster/lc_3/out
T_12_25_lc_trk_g0_3
T_12_25_wire_logic_cluster/lc_3/in_0

T_12_25_wire_logic_cluster/lc_3/out
T_12_25_lc_trk_g1_3
T_12_25_input_2_4
T_12_25_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_data_tmp_qZ0Z_7
T_10_29_wire_logic_cluster/lc_1/out
T_9_29_lc_trk_g3_1
T_9_29_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_data_tmp_qZ0Z_13
T_11_28_wire_logic_cluster/lc_5/out
T_10_28_sp4_h_l_2
T_9_28_lc_trk_g0_2
T_9_28_wire_logic_cluster/lc_3/in_1

End 

Net : M_this_warmup_qZ0Z_23
T_10_22_wire_logic_cluster/lc_6/out
T_10_22_lc_trk_g1_6
T_10_22_wire_logic_cluster/lc_6/in_1

End 

Net : M_this_map_address_qZ0Z_4
T_26_25_wire_logic_cluster/lc_4/out
T_26_25_lc_trk_g3_4
T_26_25_wire_logic_cluster/lc_4/in_1

T_26_25_wire_logic_cluster/lc_4/out
T_26_24_sp4_v_t_40
T_23_28_sp4_h_l_5
T_25_28_lc_trk_g3_0
T_25_28_input0_3
T_25_28_wire_bram/ram/WADDR_4
T_25_26_upADDR_4
T_25_26_wire_bram/ram/WADDR_4

T_26_25_wire_logic_cluster/lc_4/out
T_26_24_sp4_v_t_40
T_23_28_sp4_h_l_5
T_25_28_lc_trk_g3_0
T_25_28_input0_3
T_25_28_wire_bram/ram/WADDR_4

End 

Net : M_this_scroll_qZ0Z_2
T_15_18_wire_logic_cluster/lc_2/out
T_14_18_lc_trk_g3_2
T_14_18_input_2_3
T_14_18_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_oam_address_qZ0Z_5
T_12_25_wire_logic_cluster/lc_4/out
T_12_26_lc_trk_g1_4
T_12_26_wire_logic_cluster/lc_2/in_1

T_12_25_wire_logic_cluster/lc_4/out
T_12_24_sp4_v_t_40
T_12_28_sp4_v_t_36
T_9_32_sp4_h_l_1
T_8_32_lc_trk_g1_1
T_8_32_input0_4
T_8_32_wire_bram/ram/WADDR_3
T_8_30_upADDR_3
T_8_30_wire_bram/ram/WADDR_3

T_12_25_wire_logic_cluster/lc_4/out
T_12_24_sp4_v_t_40
T_12_28_sp4_v_t_36
T_9_32_sp4_h_l_1
T_8_32_lc_trk_g1_1
T_8_32_input0_4
T_8_32_wire_bram/ram/WADDR_3

T_12_25_wire_logic_cluster/lc_4/out
T_12_25_lc_trk_g1_4
T_12_25_wire_logic_cluster/lc_4/in_1

End 

Net : led_c_1
T_21_22_wire_logic_cluster/lc_6/out
T_20_21_lc_trk_g3_6
T_20_21_wire_logic_cluster/lc_5/in_0

T_21_22_wire_logic_cluster/lc_6/out
T_20_21_lc_trk_g3_6
T_20_21_wire_logic_cluster/lc_4/in_3

T_21_22_wire_logic_cluster/lc_6/out
T_21_21_sp4_v_t_44
T_18_21_sp4_h_l_3
T_19_21_lc_trk_g3_3
T_19_21_wire_logic_cluster/lc_3/in_1

T_21_22_wire_logic_cluster/lc_6/out
T_21_19_sp4_v_t_36
T_20_20_lc_trk_g2_4
T_20_20_wire_logic_cluster/lc_1/in_3

T_21_22_wire_logic_cluster/lc_6/out
T_21_22_lc_trk_g1_6
T_21_22_input_2_5
T_21_22_wire_logic_cluster/lc_5/in_2

T_21_22_wire_logic_cluster/lc_6/out
T_21_22_lc_trk_g1_6
T_21_22_wire_logic_cluster/lc_6/in_1

T_21_22_wire_logic_cluster/lc_6/out
T_12_22_sp12_h_l_0
T_23_10_sp12_v_t_23
T_23_18_lc_trk_g3_0
T_23_18_wire_logic_cluster/lc_0/in_1

T_21_22_wire_logic_cluster/lc_6/out
T_21_16_sp12_v_t_23
T_21_4_sp12_v_t_23
T_22_4_sp12_h_l_0
T_33_4_lc_trk_g0_7
T_33_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : un1_M_this_warmup_d_cry_6
T_10_20_wire_logic_cluster/lc_5/cout
T_10_20_wire_logic_cluster/lc_6/in_3

Net : this_vga_signals.un1_M_hcounter_d_cry_2
T_7_17_wire_logic_cluster/lc_1/cout
T_7_17_wire_logic_cluster/lc_2/in_3

Net : M_this_oam_address_qZ0Z_6
T_11_26_wire_logic_cluster/lc_4/out
T_11_24_sp4_v_t_37
T_11_28_sp4_v_t_45
T_8_32_sp4_h_l_8
T_8_32_lc_trk_g0_5
T_8_32_input0_3
T_8_32_wire_bram/ram/WADDR_4
T_8_30_upADDR_4
T_8_30_wire_bram/ram/WADDR_4

T_11_26_wire_logic_cluster/lc_4/out
T_11_24_sp4_v_t_37
T_11_28_sp4_v_t_45
T_8_32_sp4_h_l_8
T_8_32_lc_trk_g0_5
T_8_32_input0_3
T_8_32_wire_bram/ram/WADDR_4

T_11_26_wire_logic_cluster/lc_4/out
T_11_26_lc_trk_g0_4
T_11_26_wire_logic_cluster/lc_4/in_0

T_11_26_wire_logic_cluster/lc_4/out
T_11_26_lc_trk_g0_4
T_11_26_wire_logic_cluster/lc_5/in_3

End 

Net : M_this_status_flags_qZ0Z_0
T_10_23_wire_logic_cluster/lc_4/out
T_10_21_sp4_v_t_37
T_10_17_sp4_v_t_38
T_11_17_sp4_h_l_3
T_12_17_lc_trk_g3_3
T_12_17_wire_logic_cluster/lc_1/in_1

T_10_23_wire_logic_cluster/lc_4/out
T_10_15_sp12_v_t_23
T_10_19_lc_trk_g2_0
T_10_19_input_2_4
T_10_19_wire_logic_cluster/lc_4/in_2

T_10_23_wire_logic_cluster/lc_4/out
T_10_23_lc_trk_g1_4
T_10_23_wire_logic_cluster/lc_4/in_3

End 

Net : M_this_ext_address_qZ0Z_9
T_21_25_wire_logic_cluster/lc_1/out
T_21_25_lc_trk_g2_1
T_21_25_input_2_1
T_21_25_wire_logic_cluster/lc_1/in_2

T_21_25_wire_logic_cluster/lc_1/out
T_22_25_sp4_h_l_2
T_25_25_sp4_v_t_39
T_25_29_sp4_v_t_47
T_25_33_lc_trk_g0_2
T_25_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : M_this_map_address_qZ0Z_5
T_26_25_wire_logic_cluster/lc_5/out
T_26_25_lc_trk_g1_5
T_26_25_wire_logic_cluster/lc_5/in_1

T_26_25_wire_logic_cluster/lc_5/out
T_26_24_sp4_v_t_42
T_25_28_lc_trk_g1_7
T_25_28_input0_2
T_25_28_wire_bram/ram/WADDR_5
T_25_26_upADDR_5
T_25_26_wire_bram/ram/WADDR_5

T_26_25_wire_logic_cluster/lc_5/out
T_26_24_sp4_v_t_42
T_25_28_lc_trk_g1_7
T_25_28_input0_2
T_25_28_wire_bram/ram/WADDR_5

End 

Net : M_this_warmup_qZ0Z_24
T_10_22_wire_logic_cluster/lc_7/out
T_10_22_lc_trk_g3_7
T_10_22_wire_logic_cluster/lc_7/in_1

End 

Net : M_this_oam_address_qZ0Z_7
T_11_26_wire_logic_cluster/lc_5/out
T_10_26_sp4_h_l_2
T_9_26_sp4_v_t_39
T_9_30_sp4_v_t_39
T_8_32_lc_trk_g0_2
T_8_32_input0_2
T_8_32_wire_bram/ram/WADDR_5
T_8_30_upADDR_5
T_8_30_wire_bram/ram/WADDR_5

T_11_26_wire_logic_cluster/lc_5/out
T_10_26_sp4_h_l_2
T_9_26_sp4_v_t_39
T_9_30_sp4_v_t_39
T_8_32_lc_trk_g0_2
T_8_32_input0_2
T_8_32_wire_bram/ram/WADDR_5

T_11_26_wire_logic_cluster/lc_5/out
T_11_26_lc_trk_g1_5
T_11_26_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_ppu_vram_addr_4
T_11_18_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g0_1
T_11_17_wire_logic_cluster/lc_5/in_0

T_11_18_wire_logic_cluster/lc_1/out
T_11_18_sp4_h_l_7
T_7_18_sp4_h_l_3
T_8_18_lc_trk_g2_3
T_8_18_input0_3
T_8_18_wire_bram/ram/WADDR_4

T_11_18_wire_logic_cluster/lc_1/out
T_11_18_lc_trk_g1_1
T_11_18_wire_logic_cluster/lc_1/in_1

End 

Net : un1_M_this_warmup_d_cry_5
T_10_20_wire_logic_cluster/lc_4/cout
T_10_20_wire_logic_cluster/lc_5/in_3

Net : this_vga_signals.un1_M_hcounter_d_cry_1
T_7_17_wire_logic_cluster/lc_0/cout
T_7_17_wire_logic_cluster/lc_1/in_3

Net : M_this_ext_address_qZ0Z_10
T_21_25_wire_logic_cluster/lc_2/out
T_21_25_lc_trk_g0_2
T_21_25_input_2_2
T_21_25_wire_logic_cluster/lc_2/in_2

T_21_25_wire_logic_cluster/lc_2/out
T_21_25_sp4_h_l_9
T_20_25_sp4_v_t_38
T_20_29_sp4_v_t_38
T_20_33_lc_trk_g0_3
T_20_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : M_this_map_address_qZ0Z_6
T_26_25_wire_logic_cluster/lc_6/out
T_26_25_lc_trk_g1_6
T_26_25_wire_logic_cluster/lc_6/in_1

T_26_25_wire_logic_cluster/lc_6/out
T_26_24_sp4_v_t_44
T_25_28_lc_trk_g2_1
T_25_28_input0_1
T_25_28_wire_bram/ram/WADDR_6
T_25_26_upADDR_6
T_25_26_wire_bram/ram/WADDR_6

T_26_25_wire_logic_cluster/lc_6/out
T_26_24_sp4_v_t_44
T_25_28_lc_trk_g2_1
T_25_28_input0_1
T_25_28_wire_bram/ram/WADDR_6

End 

Net : M_this_scroll_qZ0Z_4
T_15_18_wire_logic_cluster/lc_4/out
T_14_18_lc_trk_g3_4
T_14_18_input_2_5
T_14_18_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_data_tmp_qZ0Z_5
T_10_29_wire_logic_cluster/lc_7/out
T_9_29_lc_trk_g2_7
T_9_29_wire_logic_cluster/lc_4/in_3

End 

Net : M_this_data_tmp_qZ0Z_14
T_10_27_wire_logic_cluster/lc_6/out
T_9_28_lc_trk_g1_6
T_9_28_wire_logic_cluster/lc_0/in_3

End 

Net : un1_M_this_warmup_d_cry_4
T_10_20_wire_logic_cluster/lc_3/cout
T_10_20_wire_logic_cluster/lc_4/in_3

Net : M_this_data_tmp_qZ0Z_8
T_10_27_wire_logic_cluster/lc_5/out
T_9_28_lc_trk_g1_5
T_9_28_wire_logic_cluster/lc_7/in_1

End 

Net : M_this_ext_address_qZ0Z_11
T_21_25_wire_logic_cluster/lc_3/out
T_21_25_lc_trk_g0_3
T_21_25_input_2_3
T_21_25_wire_logic_cluster/lc_3/in_2

T_21_25_wire_logic_cluster/lc_3/out
T_21_25_sp4_h_l_11
T_24_25_sp4_v_t_41
T_24_29_sp4_v_t_42
T_24_33_span4_horz_r_1
T_28_33_span4_horz_r_1
T_30_33_lc_trk_g0_1
T_30_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : this_ppu.oam_cache.M_oam_cache_read_data_5
T_11_13_wire_logic_cluster/lc_7/out
T_11_12_sp4_v_t_46
T_12_12_sp4_h_l_11
T_13_12_lc_trk_g2_3
T_13_12_wire_logic_cluster/lc_5/in_0

End 

Net : M_this_map_address_qZ0Z_7
T_26_25_wire_logic_cluster/lc_7/out
T_26_25_lc_trk_g3_7
T_26_25_wire_logic_cluster/lc_7/in_1

T_26_25_wire_logic_cluster/lc_7/out
T_26_24_sp4_v_t_46
T_23_28_sp4_h_l_4
T_25_28_lc_trk_g3_1
T_25_28_input0_0
T_25_28_wire_bram/ram/WADDR_7
T_25_26_upADDR_7
T_25_26_wire_bram/ram/WADDR_7

T_26_25_wire_logic_cluster/lc_7/out
T_26_24_sp4_v_t_46
T_23_28_sp4_h_l_4
T_25_28_lc_trk_g3_1
T_25_28_input0_0
T_25_28_wire_bram/ram/WADDR_7

End 

Net : this_ppu.M_state_q_inv_1_cascade_
T_12_14_wire_logic_cluster/lc_5/ltout
T_12_14_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_scroll_qZ0Z_5
T_15_18_wire_logic_cluster/lc_5/out
T_14_18_lc_trk_g3_5
T_14_18_input_2_6
T_14_18_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_scroll_qZ0Z_9
T_13_18_wire_logic_cluster/lc_7/out
T_14_17_sp4_v_t_47
T_14_13_sp4_v_t_36
T_14_17_lc_trk_g1_1
T_14_17_input_2_0
T_14_17_wire_logic_cluster/lc_0/in_2

End 

Net : this_ppu.oam_cache.M_oam_cache_read_data_6
T_9_17_wire_logic_cluster/lc_7/out
T_9_14_sp4_v_t_38
T_10_14_sp4_h_l_3
T_12_14_lc_trk_g3_6
T_12_14_wire_logic_cluster/lc_6/in_1

End 

Net : M_this_warmup_qZ0Z_25
T_10_23_wire_logic_cluster/lc_0/out
T_10_23_lc_trk_g3_0
T_10_23_wire_logic_cluster/lc_0/in_1

End 

Net : un1_M_this_warmup_d_cry_3
T_10_20_wire_logic_cluster/lc_2/cout
T_10_20_wire_logic_cluster/lc_3/in_3

Net : M_this_map_address_qZ0Z_8
T_26_26_wire_logic_cluster/lc_0/out
T_27_24_sp4_v_t_44
T_24_28_sp4_h_l_2
T_25_28_lc_trk_g3_2
T_25_28_input2_7
T_25_28_wire_bram/ram/WADDR_8
T_25_26_upADDR_8
T_25_26_wire_bram/ram/WADDR_8

T_26_26_wire_logic_cluster/lc_0/out
T_27_24_sp4_v_t_44
T_24_28_sp4_h_l_2
T_25_28_lc_trk_g3_2
T_25_28_input2_7
T_25_28_wire_bram/ram/WADDR_8

T_26_26_wire_logic_cluster/lc_0/out
T_26_26_lc_trk_g3_0
T_26_26_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_map_address_qZ0Z_9
T_26_26_wire_logic_cluster/lc_1/out
T_27_24_sp4_v_t_46
T_24_28_sp4_h_l_4
T_25_28_lc_trk_g2_4
T_25_28_input2_6
T_25_28_wire_bram/ram/WADDR_9
T_25_26_upADDR_9
T_25_26_wire_bram/ram/WADDR_9

T_26_26_wire_logic_cluster/lc_1/out
T_27_24_sp4_v_t_46
T_24_28_sp4_h_l_4
T_25_28_lc_trk_g2_4
T_25_28_input2_6
T_25_28_wire_bram/ram/WADDR_9

T_26_26_wire_logic_cluster/lc_1/out
T_26_26_lc_trk_g0_1
T_26_26_wire_logic_cluster/lc_1/in_0

End 

Net : M_this_scroll_qZ0Z_8
T_13_18_wire_logic_cluster/lc_6/out
T_13_16_sp4_v_t_41
T_14_16_sp4_h_l_4
T_13_16_lc_trk_g0_4
T_13_16_input_2_6
T_13_16_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_ext_address_qZ0Z_12
T_21_25_wire_logic_cluster/lc_4/out
T_21_25_lc_trk_g0_4
T_21_25_input_2_4
T_21_25_wire_logic_cluster/lc_4/in_2

T_21_25_wire_logic_cluster/lc_4/out
T_21_24_sp4_v_t_40
T_22_24_sp4_h_l_5
T_26_24_sp4_h_l_5
T_30_24_sp4_h_l_5
T_33_24_lc_trk_g1_0
T_33_24_wire_io_cluster/io_1/D_OUT_0

End 

Net : M_this_scroll_qZ0Z_14
T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_13_13_sp4_v_t_45
T_13_16_lc_trk_g1_5
T_13_16_wire_logic_cluster/lc_1/in_3

End 

Net : M_this_scroll_qZ0Z_6
T_15_18_wire_logic_cluster/lc_6/out
T_14_18_lc_trk_g3_6
T_14_18_input_2_7
T_14_18_wire_logic_cluster/lc_7/in_2

End 

Net : un1_M_this_warmup_d_cry_2
T_10_20_wire_logic_cluster/lc_1/cout
T_10_20_wire_logic_cluster/lc_2/in_3

Net : M_this_warmup_qZ0Z_26
T_10_23_wire_logic_cluster/lc_1/out
T_10_23_lc_trk_g3_1
T_10_23_wire_logic_cluster/lc_1/in_1

End 

Net : this_ppu.oam_cache.M_oam_cache_read_dataZ0Z_7
T_10_10_wire_logic_cluster/lc_1/out
T_6_10_sp12_h_l_1
T_13_10_lc_trk_g1_1
T_13_10_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_ext_address_qZ0Z_13
T_21_25_wire_logic_cluster/lc_5/out
T_21_25_lc_trk_g0_5
T_21_25_input_2_5
T_21_25_wire_logic_cluster/lc_5/in_2

T_21_25_wire_logic_cluster/lc_5/out
T_21_25_sp12_h_l_1
T_27_25_sp4_h_l_6
T_30_21_sp4_v_t_37
T_31_21_sp4_h_l_0
T_33_21_lc_trk_g1_0
T_33_21_wire_io_cluster/io_1/D_OUT_0

End 

Net : M_this_ppu_vram_addr_5
T_11_17_wire_logic_cluster/lc_1/out
T_11_14_sp4_v_t_42
T_8_18_sp4_h_l_0
T_8_18_lc_trk_g1_5
T_8_18_input0_2
T_8_18_wire_bram/ram/WADDR_5

T_11_17_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g2_1
T_11_17_wire_logic_cluster/lc_1/in_0

T_11_17_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g2_1
T_11_17_wire_logic_cluster/lc_6/in_3

End 

Net : M_this_ppu_vram_addr_6
T_11_17_wire_logic_cluster/lc_6/out
T_11_14_sp4_v_t_36
T_8_18_sp4_h_l_6
T_8_18_lc_trk_g0_3
T_8_18_input0_1
T_8_18_wire_bram/ram/WADDR_6

T_11_17_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g1_6
T_11_17_wire_logic_cluster/lc_6/in_1

End 

Net : this_ppu.M_screen_y_qZ0Z_7
T_14_14_wire_logic_cluster/lc_6/out
T_14_8_sp12_v_t_23
T_14_19_lc_trk_g3_3
T_14_19_input_2_0
T_14_19_wire_logic_cluster/lc_0/in_2

T_14_14_wire_logic_cluster/lc_6/out
T_14_14_lc_trk_g2_6
T_14_14_input_2_6
T_14_14_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_scroll_qZ0Z_12
T_13_18_wire_logic_cluster/lc_2/out
T_14_14_sp4_v_t_40
T_14_17_lc_trk_g0_0
T_14_17_wire_logic_cluster/lc_4/in_0

End 

Net : M_this_scroll_qZ0Z_11
T_13_18_wire_logic_cluster/lc_1/out
T_13_15_sp4_v_t_42
T_13_16_lc_trk_g2_2
T_13_16_wire_logic_cluster/lc_4/in_0

End 

Net : un1_M_this_warmup_d_cry_1
T_10_20_wire_logic_cluster/lc_0/cout
T_10_20_wire_logic_cluster/lc_1/in_3

Net : M_this_warmup_qZ0Z_27
T_10_23_wire_logic_cluster/lc_2/out
T_10_23_lc_trk_g1_2
T_10_23_wire_logic_cluster/lc_2/in_1

End 

Net : M_this_ext_address_qZ0Z_14
T_21_25_wire_logic_cluster/lc_6/out
T_21_25_lc_trk_g2_6
T_21_25_input_2_6
T_21_25_wire_logic_cluster/lc_6/in_2

T_21_25_wire_logic_cluster/lc_6/out
T_21_19_sp12_v_t_23
T_22_19_sp12_h_l_0
T_27_19_sp4_h_l_7
T_31_19_sp4_h_l_7
T_33_15_span4_vert_t_13
T_33_16_lc_trk_g0_5
T_33_16_wire_io_cluster/io_1/D_OUT_0

End 

Net : this_vga_ramdac.N_3140_reto
T_9_17_wire_logic_cluster/lc_4/out
T_8_17_sp4_h_l_0
T_9_17_lc_trk_g3_0
T_9_17_wire_logic_cluster/lc_4/in_1

T_9_17_wire_logic_cluster/lc_4/out
T_8_17_sp4_h_l_0
T_4_17_sp4_h_l_3
T_4_17_lc_trk_g0_6
T_4_17_wire_logic_cluster/lc_0/in_0

End 

Net : this_vga_ramdac.M_this_vga_ramdac_en_reto
T_9_17_wire_logic_cluster/lc_2/out
T_10_14_sp4_v_t_45
T_9_17_lc_trk_g3_5
T_9_17_input_2_2
T_9_17_wire_logic_cluster/lc_2/in_2

T_9_17_wire_logic_cluster/lc_2/out
T_9_16_sp4_v_t_36
T_6_16_sp4_h_l_7
T_6_16_lc_trk_g0_2
T_6_16_wire_logic_cluster/lc_0/in_0

T_9_17_wire_logic_cluster/lc_2/out
T_4_17_sp12_h_l_0
T_4_17_lc_trk_g0_3
T_4_17_wire_logic_cluster/lc_0/in_3

T_9_17_wire_logic_cluster/lc_2/out
T_4_17_sp12_h_l_0
T_3_17_sp12_v_t_23
T_3_18_lc_trk_g3_7
T_3_18_wire_logic_cluster/lc_4/in_0

T_9_17_wire_logic_cluster/lc_2/out
T_4_17_sp12_h_l_0
T_3_17_sp12_v_t_23
T_3_18_lc_trk_g2_7
T_3_18_wire_logic_cluster/lc_0/in_3

T_9_17_wire_logic_cluster/lc_2/out
T_9_16_sp4_v_t_36
T_6_16_sp4_h_l_7
T_5_16_sp4_v_t_42
T_4_20_lc_trk_g1_7
T_4_20_wire_logic_cluster/lc_0/in_0

T_9_17_wire_logic_cluster/lc_2/out
T_9_16_sp4_v_t_36
T_6_16_sp4_h_l_7
T_5_16_sp4_v_t_42
T_5_20_sp4_v_t_47
T_4_21_lc_trk_g3_7
T_4_21_wire_logic_cluster/lc_4/in_0

End 

Net : M_this_scroll_qZ0Z_10
T_13_18_wire_logic_cluster/lc_0/out
T_13_16_sp4_v_t_45
T_13_17_lc_trk_g2_5
T_13_17_input_2_5
T_13_17_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_state_d_0_sqmuxa_2_cascade_
T_19_21_wire_logic_cluster/lc_2/ltout
T_19_21_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_substate_qZ0
T_19_21_wire_logic_cluster/lc_3/out
T_19_21_lc_trk_g0_3
T_19_21_wire_logic_cluster/lc_2/in_3

T_19_21_wire_logic_cluster/lc_3/out
T_20_21_lc_trk_g1_3
T_20_21_wire_logic_cluster/lc_6/in_0

T_19_21_wire_logic_cluster/lc_3/out
T_19_21_lc_trk_g0_3
T_19_21_wire_logic_cluster/lc_3/in_0

T_19_21_wire_logic_cluster/lc_3/out
T_20_21_lc_trk_g1_3
T_20_21_wire_logic_cluster/lc_3/in_1

End 

Net : this_reset_cond.M_stage_qZ0Z_5
T_15_25_wire_logic_cluster/lc_2/out
T_16_22_sp4_v_t_45
T_16_23_lc_trk_g3_5
T_16_23_wire_logic_cluster/lc_5/in_3

End 

Net : this_reset_cond.M_stage_qZ0Z_6
T_16_23_wire_logic_cluster/lc_5/out
T_17_23_sp4_h_l_10
T_18_23_lc_trk_g3_2
T_18_23_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_ramdac.N_3141_reto
T_9_18_wire_logic_cluster/lc_3/out
T_9_18_lc_trk_g0_3
T_9_18_wire_logic_cluster/lc_3/in_0

T_9_18_wire_logic_cluster/lc_3/out
T_10_18_sp4_h_l_6
T_6_18_sp4_h_l_9
T_2_18_sp4_h_l_0
T_3_18_lc_trk_g3_0
T_3_18_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_ramdac.N_3142_reto
T_9_18_wire_logic_cluster/lc_5/out
T_9_18_lc_trk_g2_5
T_9_18_wire_logic_cluster/lc_5/in_0

T_9_18_wire_logic_cluster/lc_5/out
T_9_17_sp4_v_t_42
T_6_17_sp4_h_l_1
T_5_17_sp4_v_t_42
T_4_20_lc_trk_g3_2
T_4_20_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_ext_address_qZ0Z_15
T_21_25_wire_logic_cluster/lc_7/out
T_21_25_lc_trk_g2_7
T_21_25_wire_logic_cluster/lc_7/in_0

T_21_25_wire_logic_cluster/lc_7/out
T_19_25_sp12_h_l_1
T_30_13_sp12_v_t_22
T_30_1_sp12_v_t_22
T_30_6_sp4_v_t_40
T_31_6_sp4_h_l_5
T_33_6_lc_trk_g0_5
T_33_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : M_this_warmup_qZ0Z_28
T_10_23_wire_logic_cluster/lc_3/out
T_10_23_lc_trk_g1_3
T_10_23_wire_logic_cluster/lc_4/in_0

T_10_23_wire_logic_cluster/lc_3/out
T_10_23_lc_trk_g1_3
T_10_23_wire_logic_cluster/lc_3/in_1

End 

Net : M_this_scroll_qZ0Z_13
T_13_18_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_2/in_0

End 

Net : this_vga_ramdac.N_3138_reto
T_9_17_wire_logic_cluster/lc_6/out
T_9_17_lc_trk_g1_6
T_9_17_wire_logic_cluster/lc_6/in_1

T_9_17_wire_logic_cluster/lc_6/out
T_9_16_sp4_v_t_44
T_6_16_sp4_h_l_9
T_6_16_lc_trk_g1_4
T_6_16_wire_logic_cluster/lc_0/in_3

End 

Net : this_reset_cond.M_stage_qZ0Z_4
T_15_26_wire_logic_cluster/lc_1/out
T_15_25_lc_trk_g0_1
T_15_25_wire_logic_cluster/lc_2/in_1

End 

Net : M_this_scroll_qZ0Z_7
T_15_18_wire_logic_cluster/lc_7/out
T_14_19_lc_trk_g0_7
T_14_19_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_ctrl_flags_qZ0Z_7
T_16_22_wire_logic_cluster/lc_6/out
T_16_22_lc_trk_g2_6
T_16_22_input_2_6
T_16_22_wire_logic_cluster/lc_6/in_2

T_16_22_wire_logic_cluster/lc_6/out
T_16_19_sp4_v_t_36
T_16_15_sp4_v_t_41
T_16_16_lc_trk_g3_1
T_16_16_wire_logic_cluster/lc_6/in_0

End 

Net : this_vga_ramdac.N_3139_reto
T_6_19_wire_logic_cluster/lc_2/out
T_6_19_lc_trk_g0_2
T_6_19_input_2_2
T_6_19_wire_logic_cluster/lc_2/in_2

T_6_19_wire_logic_cluster/lc_2/out
T_7_18_sp4_v_t_37
T_4_18_sp4_h_l_0
T_3_18_lc_trk_g1_0
T_3_18_wire_logic_cluster/lc_4/in_3

End 

Net : M_this_scroll_qZ0Z_15
T_13_18_wire_logic_cluster/lc_5/out
T_14_17_lc_trk_g2_5
T_14_17_input_2_3
T_14_17_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_ramdac.N_3143_reto
T_9_19_wire_logic_cluster/lc_4/out
T_9_19_lc_trk_g0_4
T_9_19_input_2_4
T_9_19_wire_logic_cluster/lc_4/in_2

T_9_19_wire_logic_cluster/lc_4/out
T_10_19_sp4_h_l_8
T_6_19_sp4_h_l_4
T_5_19_sp4_v_t_41
T_4_21_lc_trk_g1_4
T_4_21_wire_logic_cluster/lc_4/in_3

End 

Net : this_delay_clk.M_pipe_qZ0Z_0
T_2_19_wire_logic_cluster/lc_5/out
T_2_19_lc_trk_g1_5
T_2_19_wire_logic_cluster/lc_1/in_3

End 

Net : this_delay_clk.M_pipe_qZ0Z_1
T_2_19_wire_logic_cluster/lc_1/out
T_3_19_lc_trk_g1_1
T_3_19_wire_logic_cluster/lc_3/in_3

End 

Net : this_delay_clk.M_pipe_qZ0Z_2
T_3_19_wire_logic_cluster/lc_3/out
T_3_19_lc_trk_g0_3
T_3_19_wire_logic_cluster/lc_2/in_3

End 

Net : this_reset_cond.M_stage_qZ0Z_2
T_14_26_wire_logic_cluster/lc_2/out
T_14_26_lc_trk_g3_2
T_14_26_wire_logic_cluster/lc_4/in_3

End 

Net : this_reset_cond.M_stage_qZ0Z_1
T_15_26_wire_logic_cluster/lc_0/out
T_14_26_lc_trk_g3_0
T_14_26_wire_logic_cluster/lc_2/in_3

End 

Net : this_reset_cond.M_stage_qZ0Z_0
T_15_26_wire_logic_cluster/lc_2/out
T_15_26_lc_trk_g3_2
T_15_26_wire_logic_cluster/lc_0/in_3

End 

Net : this_reset_cond.M_stage_qZ0Z_3
T_14_26_wire_logic_cluster/lc_4/out
T_15_26_lc_trk_g0_4
T_15_26_wire_logic_cluster/lc_1/in_3

End 

Net : this_reset_cond.M_stage_qZ0Z_7
T_18_23_wire_logic_cluster/lc_0/out
T_18_23_lc_trk_g1_0
T_18_23_wire_logic_cluster/lc_4/in_3

End 

Net : this_reset_cond.M_stage_qZ0Z_8
T_18_23_wire_logic_cluster/lc_4/out
T_18_23_lc_trk_g0_4
T_18_23_wire_logic_cluster/lc_3/in_3

End 

Net : this_ppu.M_state_qZ0Z_8
T_13_14_wire_logic_cluster/lc_5/out
T_13_15_lc_trk_g0_5
T_13_15_wire_logic_cluster/lc_6/in_3

End 

Net : rgb_c_0
T_6_16_wire_logic_cluster/lc_0/out
T_3_16_sp12_h_l_0
T_2_4_sp12_v_t_23
T_2_6_sp4_v_t_43
T_0_6_span4_horz_30
T_0_6_lc_trk_g0_6
T_0_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : rgb_c_1
T_3_18_wire_logic_cluster/lc_4/out
T_0_18_span12_horz_11
T_0_18_lc_trk_g1_3
T_0_18_wire_io_cluster/io_0/D_OUT_0

End 

Net : rgb_c_2
T_4_17_wire_logic_cluster/lc_0/out
T_0_17_span12_horz_0
T_0_17_lc_trk_g0_0
T_0_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : rgb_c_3
T_3_18_wire_logic_cluster/lc_0/out
T_3_18_sp4_h_l_5
T_0_18_span4_horz_25
T_0_18_span4_vert_t_12
T_0_22_span4_vert_t_12
T_0_25_lc_trk_g0_4
T_0_25_wire_io_cluster/io_0/D_OUT_0

End 

Net : rgb_c_4
T_4_20_wire_logic_cluster/lc_0/out
T_4_18_sp4_v_t_45
T_4_22_sp4_v_t_45
T_4_26_sp4_v_t_45
T_0_30_span4_horz_8
T_0_30_lc_trk_g0_0
T_0_30_wire_io_cluster/io_0/D_OUT_0

End 

Net : rgb_c_5
T_4_21_wire_logic_cluster/lc_4/out
T_4_19_sp4_v_t_37
T_4_23_sp4_v_t_45
T_0_27_span4_horz_8
T_0_27_lc_trk_g0_0
T_0_27_wire_io_cluster/io_0/D_OUT_0

End 

Net : rst_n_c
T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_0
T_17_1_sp12_v_t_23
T_17_13_sp12_v_t_23
T_17_19_sp4_v_t_39
T_16_23_lc_trk_g1_2
T_16_23_wire_logic_cluster/lc_5/in_0

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_0
T_17_1_sp12_v_t_23
T_17_13_sp12_v_t_23
T_17_19_sp4_v_t_39
T_18_23_sp4_h_l_8
T_18_23_lc_trk_g1_5
T_18_23_wire_logic_cluster/lc_0/in_0

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_0
T_17_1_sp12_v_t_23
T_17_13_sp12_v_t_23
T_17_19_sp4_v_t_39
T_18_23_sp4_h_l_8
T_18_23_lc_trk_g1_5
T_18_23_wire_logic_cluster/lc_4/in_0

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_0
T_17_1_sp12_v_t_23
T_17_13_sp12_v_t_23
T_17_19_sp4_v_t_39
T_18_23_sp4_h_l_8
T_18_23_lc_trk_g1_5
T_18_23_wire_logic_cluster/lc_3/in_1

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_0
T_17_1_sp12_v_t_23
T_17_13_sp12_v_t_23
T_17_21_sp4_v_t_37
T_14_25_sp4_h_l_0
T_15_25_lc_trk_g3_0
T_15_25_wire_logic_cluster/lc_2/in_3

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_0
T_17_1_sp12_v_t_23
T_17_13_sp12_v_t_23
T_18_25_sp12_h_l_0
T_17_25_sp4_h_l_1
T_16_25_sp4_v_t_36
T_15_26_lc_trk_g2_4
T_15_26_wire_logic_cluster/lc_2/in_0

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_0
T_17_1_sp12_v_t_23
T_17_13_sp12_v_t_23
T_18_25_sp12_h_l_0
T_17_25_sp4_h_l_1
T_16_25_sp4_v_t_36
T_15_26_lc_trk_g2_4
T_15_26_wire_logic_cluster/lc_0/in_0

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_0
T_17_1_sp12_v_t_23
T_17_13_sp12_v_t_23
T_18_25_sp12_h_l_0
T_17_25_sp4_h_l_1
T_16_25_sp4_v_t_36
T_15_26_lc_trk_g2_4
T_15_26_wire_logic_cluster/lc_1/in_1

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_0
T_17_1_sp12_v_t_23
T_17_13_sp12_v_t_23
T_6_25_sp12_h_l_0
T_15_25_sp4_h_l_11
T_14_25_sp4_v_t_40
T_14_26_lc_trk_g2_0
T_14_26_wire_logic_cluster/lc_2/in_0

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_0
T_17_1_sp12_v_t_23
T_17_13_sp12_v_t_23
T_6_25_sp12_h_l_0
T_15_25_sp4_h_l_11
T_14_25_sp4_v_t_40
T_14_26_lc_trk_g2_0
T_14_26_wire_logic_cluster/lc_4/in_0

End 

Net : this_start_data_delay.M_this_state_q_srsts_0_i_0_a2_2_1Z0Z_6
T_20_19_wire_logic_cluster/lc_1/out
T_20_17_sp4_v_t_47
T_19_21_lc_trk_g2_2
T_19_21_input_2_0
T_19_21_wire_logic_cluster/lc_0/in_2

End 

Net : this_start_data_delay.N_387
T_21_19_wire_logic_cluster/lc_4/out
T_21_11_sp12_v_t_23
T_21_21_lc_trk_g3_4
T_21_21_input_2_3
T_21_21_wire_logic_cluster/lc_3/in_2

T_21_19_wire_logic_cluster/lc_4/out
T_21_17_sp4_v_t_37
T_18_21_sp4_h_l_5
T_20_21_lc_trk_g2_0
T_20_21_input_2_4
T_20_21_wire_logic_cluster/lc_4/in_2

End 

Net : port_rw_in
T_0_21_wire_io_cluster/io_1/D_IN_0
T_1_21_lc_trk_g0_2
T_1_21_wire_logic_cluster/lc_7/in_3

T_0_21_wire_io_cluster/io_1/D_IN_0
T_0_21_span12_horz_4
T_11_21_sp12_h_l_0
T_18_21_sp4_h_l_9
T_19_21_lc_trk_g3_1
T_19_21_wire_logic_cluster/lc_0/in_0

End 

Net : port_nmib_1_i
T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_16_11_sp4_v_t_40
T_13_11_sp4_h_l_11
T_9_11_sp4_h_l_2
T_5_11_sp4_h_l_2
T_0_11_span4_horz_10
T_0_11_lc_trk_g1_2
T_0_11_wire_io_cluster/io_1/D_OUT_0

End 

Net : dma_0_i
T_10_7_wire_logic_cluster/lc_3/out
T_4_7_sp12_h_l_1
T_3_7_sp12_v_t_22
T_3_16_sp4_v_t_36
T_0_20_span4_horz_19
T_0_20_span4_vert_t_15
T_0_21_lc_trk_g1_7
T_0_21_wire_io_cluster/io_1/OUT_ENB

T_10_7_wire_logic_cluster/lc_3/out
T_10_6_sp12_v_t_22
T_11_6_sp12_h_l_1
T_23_6_sp12_h_l_1
T_33_6_lc_trk_g1_5
T_33_6_wire_io_cluster/io_1/OUT_ENB

T_10_7_wire_logic_cluster/lc_3/out
T_10_6_sp12_v_t_22
T_11_6_sp12_h_l_1
T_23_6_sp12_h_l_1
T_27_6_sp4_h_l_4
T_31_6_sp4_h_l_7
T_33_2_span4_vert_t_13
T_33_5_lc_trk_g1_5
T_33_5_wire_io_cluster/io_1/OUT_ENB

T_10_7_wire_logic_cluster/lc_3/out
T_10_6_sp12_v_t_22
T_10_18_sp12_v_t_22
T_11_30_sp12_h_l_1
T_13_30_sp4_h_l_2
T_16_30_sp4_v_t_39
T_16_33_lc_trk_g1_7
T_16_33_wire_io_cluster/io_1/OUT_ENB

T_10_7_wire_logic_cluster/lc_3/out
T_10_6_sp12_v_t_22
T_11_6_sp12_h_l_1
T_23_6_sp12_h_l_1
T_27_6_sp4_h_l_4
T_31_6_sp4_h_l_7
T_33_6_span4_vert_t_13
T_33_10_span4_vert_t_13
T_33_14_span4_vert_t_13
T_33_16_lc_trk_g1_1
T_33_16_wire_io_cluster/io_1/OUT_ENB

T_10_7_wire_logic_cluster/lc_3/out
T_4_7_sp12_h_l_1
T_3_7_sp12_v_t_22
T_3_19_sp12_v_t_22
T_4_31_sp12_h_l_1
T_14_31_sp4_h_l_10
T_17_31_sp4_v_t_38
T_17_33_lc_trk_g0_3
T_17_33_wire_io_cluster/io_0/OUT_ENB

T_10_7_wire_logic_cluster/lc_3/out
T_10_6_sp12_v_t_22
T_11_6_sp12_h_l_1
T_23_6_sp12_h_l_1
T_27_6_sp4_h_l_4
T_31_6_sp4_h_l_7
T_33_6_span4_vert_t_13
T_33_10_span4_vert_t_13
T_33_14_span4_vert_t_13
T_33_17_lc_trk_g0_5
T_33_17_wire_io_cluster/io_0/OUT_ENB

T_10_7_wire_logic_cluster/lc_3/out
T_10_6_sp12_v_t_22
T_10_18_sp12_v_t_22
T_11_30_sp12_h_l_1
T_17_30_sp4_h_l_6
T_20_30_sp4_v_t_43
T_20_33_lc_trk_g1_3
T_20_33_wire_io_cluster/io_1/OUT_ENB

T_10_7_wire_logic_cluster/lc_3/out
T_10_6_sp12_v_t_22
T_11_6_sp12_h_l_1
T_23_6_sp12_h_l_1
T_27_6_sp4_h_l_4
T_31_6_sp4_h_l_7
T_33_6_span4_vert_t_13
T_33_10_span4_vert_t_13
T_33_14_span4_vert_t_13
T_33_18_span4_vert_t_13
T_33_21_lc_trk_g0_5
T_33_21_wire_io_cluster/io_0/OUT_ENB

T_10_7_wire_logic_cluster/lc_3/out
T_10_6_sp12_v_t_22
T_11_6_sp12_h_l_1
T_23_6_sp12_h_l_1
T_27_6_sp4_h_l_4
T_31_6_sp4_h_l_7
T_33_6_span4_vert_t_13
T_33_10_span4_vert_t_13
T_33_14_span4_vert_t_13
T_33_18_span4_vert_t_13
T_33_21_lc_trk_g1_5
T_33_21_wire_io_cluster/io_1/OUT_ENB

T_10_7_wire_logic_cluster/lc_3/out
T_10_6_sp12_v_t_22
T_11_6_sp12_h_l_1
T_22_6_sp12_v_t_22
T_22_18_sp12_v_t_22
T_22_30_sp12_v_t_22
T_22_33_lc_trk_g0_2
T_22_33_wire_io_cluster/io_1/OUT_ENB

T_10_7_wire_logic_cluster/lc_3/out
T_10_6_sp12_v_t_22
T_11_6_sp12_h_l_1
T_23_6_sp12_h_l_1
T_27_6_sp4_h_l_4
T_31_6_sp4_h_l_7
T_33_6_span4_vert_t_13
T_33_10_span4_vert_t_13
T_33_14_span4_vert_t_13
T_33_18_span4_vert_t_13
T_33_22_span4_vert_t_13
T_33_23_lc_trk_g1_5
T_33_23_wire_io_cluster/io_1/OUT_ENB

T_10_7_wire_logic_cluster/lc_3/out
T_10_6_sp12_v_t_22
T_11_6_sp12_h_l_1
T_23_6_sp12_h_l_1
T_27_6_sp4_h_l_4
T_31_6_sp4_h_l_7
T_33_6_span4_vert_t_13
T_33_10_span4_vert_t_13
T_33_14_span4_vert_t_13
T_33_18_span4_vert_t_13
T_33_22_span4_vert_t_13
T_33_24_lc_trk_g1_1
T_33_24_wire_io_cluster/io_1/OUT_ENB

T_10_7_wire_logic_cluster/lc_3/out
T_10_6_sp12_v_t_22
T_10_18_sp12_v_t_22
T_11_30_sp12_h_l_1
T_17_30_sp4_h_l_6
T_20_30_sp4_v_t_43
T_20_33_span4_horz_r_3
T_24_33_span4_horz_r_3
T_25_33_lc_trk_g0_7
T_25_33_wire_io_cluster/io_0/OUT_ENB

T_10_7_wire_logic_cluster/lc_3/out
T_10_6_sp12_v_t_22
T_10_18_sp12_v_t_22
T_11_30_sp12_h_l_1
T_17_30_sp4_h_l_6
T_20_30_sp4_v_t_43
T_20_33_span4_horz_r_3
T_24_33_span4_horz_r_3
T_26_33_lc_trk_g0_3
T_26_33_wire_io_cluster/io_0/OUT_ENB

T_10_7_wire_logic_cluster/lc_3/out
T_10_6_sp12_v_t_22
T_11_6_sp12_h_l_1
T_23_6_sp12_h_l_1
T_27_6_sp4_h_l_4
T_31_6_sp4_h_l_7
T_33_6_span4_vert_t_13
T_33_10_span4_vert_t_13
T_33_14_span4_vert_t_13
T_33_18_span4_vert_t_13
T_33_22_span4_vert_t_13
T_33_26_span4_vert_t_13
T_33_28_lc_trk_g0_1
T_33_28_wire_io_cluster/io_0/OUT_ENB

T_10_7_wire_logic_cluster/lc_3/out
T_10_6_sp12_v_t_22
T_10_18_sp12_v_t_22
T_11_30_sp12_h_l_1
T_17_30_sp4_h_l_6
T_20_30_sp4_v_t_43
T_20_33_span4_horz_r_3
T_24_33_span4_horz_r_3
T_28_33_span4_horz_r_3
T_30_33_lc_trk_g1_3
T_30_33_wire_io_cluster/io_1/OUT_ENB

End 

Net : clk_0_c_g
T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_1_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_2_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_1_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_2_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_3_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_4_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_3_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_4_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_5_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_6_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_5_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_6_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_7_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_8_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_7_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_8_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_10_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_9_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_11_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_12_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_13_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_14_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_15_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_16_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_17_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_18_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_17_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_18_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_19_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_20_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_21_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_22_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_23_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_24_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_29_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_29_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_29_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_29_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_2_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_2_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_25_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_26_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_31_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_25_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_26_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_29_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_29_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_30_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_30_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_31_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_27_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_28_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_30_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_30_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_27_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_28_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_29_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_30_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_31_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_32_wire_bram/ram/WCLK

End 

Net : port_data_rw_0_i
T_1_21_wire_logic_cluster/lc_7/out
T_0_22_lc_trk_g0_7
T_0_22_wire_io_cluster/io_1/D_OUT_0

End 

Net : port_data_c_7
T_33_10_wire_io_cluster/io_1/D_IN_0
T_23_10_sp12_h_l_0
T_22_10_sp4_h_l_1
T_21_10_sp4_v_t_42
T_21_14_sp4_v_t_47
T_20_15_lc_trk_g3_7
T_20_15_input_2_4
T_20_15_wire_logic_cluster/lc_4/in_2

T_33_10_wire_io_cluster/io_1/D_IN_0
T_23_10_sp12_h_l_0
T_22_10_sp4_h_l_1
T_21_10_sp4_v_t_42
T_21_14_sp4_v_t_47
T_18_18_sp4_h_l_3
T_14_18_sp4_h_l_11
T_15_18_lc_trk_g2_3
T_15_18_wire_logic_cluster/lc_7/in_0

T_33_10_wire_io_cluster/io_1/D_IN_0
T_23_10_sp12_h_l_0
T_22_10_sp4_h_l_1
T_21_10_sp4_v_t_42
T_21_14_sp4_v_t_47
T_22_18_sp4_h_l_4
T_25_18_sp4_v_t_44
T_25_22_sp4_v_t_44
T_25_26_sp4_v_t_37
T_24_27_lc_trk_g2_5
T_24_27_wire_logic_cluster/lc_4/in_3

T_33_10_wire_io_cluster/io_1/D_IN_0
T_23_10_sp12_h_l_0
T_22_10_sp4_h_l_1
T_21_10_sp4_v_t_42
T_21_14_sp4_v_t_47
T_21_18_sp4_v_t_36
T_21_22_sp4_v_t_36
T_21_25_lc_trk_g1_4
T_21_25_input_2_7
T_21_25_wire_logic_cluster/lc_7/in_2

T_33_10_wire_io_cluster/io_1/D_IN_0
T_23_10_sp12_h_l_0
T_22_10_sp4_h_l_1
T_21_10_sp4_v_t_42
T_21_14_sp4_v_t_47
T_18_18_sp4_h_l_3
T_14_18_sp4_h_l_11
T_13_18_lc_trk_g1_3
T_13_18_wire_logic_cluster/lc_5/in_3

T_33_10_wire_io_cluster/io_1/D_IN_0
T_23_10_sp12_h_l_0
T_22_10_sp4_h_l_1
T_21_10_sp4_v_t_42
T_21_14_sp4_v_t_47
T_18_18_sp4_h_l_3
T_17_18_sp4_v_t_44
T_16_22_lc_trk_g2_1
T_16_22_wire_logic_cluster/lc_6/in_1

T_33_10_wire_io_cluster/io_1/D_IN_0
T_27_10_sp12_h_l_0
T_15_10_sp12_h_l_0
T_14_10_sp12_v_t_23
T_14_22_sp12_v_t_23
T_14_24_sp4_v_t_43
T_11_28_sp4_h_l_11
T_11_28_lc_trk_g0_6
T_11_28_wire_logic_cluster/lc_1/in_3

T_33_10_wire_io_cluster/io_1/D_IN_0
T_27_10_sp12_h_l_0
T_15_10_sp12_h_l_0
T_14_10_sp12_v_t_23
T_14_22_sp12_v_t_23
T_14_26_sp4_v_t_41
T_11_30_sp4_h_l_9
T_11_30_lc_trk_g0_4
T_11_30_wire_logic_cluster/lc_3/in_3

T_33_10_wire_io_cluster/io_1/D_IN_0
T_23_10_sp12_h_l_0
T_11_10_sp12_h_l_0
T_10_10_sp12_v_t_23
T_10_22_sp12_v_t_23
T_10_29_lc_trk_g3_3
T_10_29_wire_logic_cluster/lc_1/in_3

T_33_10_wire_io_cluster/io_1/D_IN_0
T_23_10_sp12_h_l_0
T_11_10_sp12_h_l_0
T_10_10_sp12_v_t_23
T_10_22_sp12_v_t_23
T_10_31_lc_trk_g3_7
T_10_31_wire_logic_cluster/lc_4/in_0

End 

Net : port_data_c_6
T_33_11_wire_io_cluster/io_0/D_IN_0
T_31_11_sp4_h_l_0
T_27_11_sp4_h_l_0
T_23_11_sp4_h_l_3
T_22_11_sp4_v_t_44
T_21_15_lc_trk_g2_1
T_21_15_input_2_3
T_21_15_wire_logic_cluster/lc_3/in_2

T_33_11_wire_io_cluster/io_0/D_IN_0
T_25_11_sp12_h_l_0
T_24_11_sp12_v_t_23
T_24_23_sp12_v_t_23
T_24_25_lc_trk_g2_4
T_24_25_wire_logic_cluster/lc_7/in_3

T_33_11_wire_io_cluster/io_0/D_IN_0
T_25_11_sp12_h_l_0
T_24_11_sp12_v_t_23
T_24_11_sp4_v_t_45
T_21_15_sp4_h_l_8
T_17_15_sp4_h_l_11
T_16_15_sp4_v_t_40
T_15_18_lc_trk_g3_0
T_15_18_wire_logic_cluster/lc_6/in_3

T_33_11_wire_io_cluster/io_0/D_IN_0
T_25_11_sp12_h_l_0
T_24_11_sp12_v_t_23
T_24_17_sp4_v_t_39
T_24_21_sp4_v_t_39
T_21_25_sp4_h_l_2
T_21_25_lc_trk_g1_7
T_21_25_wire_logic_cluster/lc_6/in_0

T_33_11_wire_io_cluster/io_0/D_IN_0
T_31_11_sp4_h_l_0
T_27_11_sp4_h_l_0
T_23_11_sp4_h_l_3
T_22_11_sp4_v_t_44
T_19_15_sp4_h_l_9
T_15_15_sp4_h_l_9
T_14_15_sp4_v_t_38
T_13_18_lc_trk_g2_6
T_13_18_wire_logic_cluster/lc_4/in_0

T_33_11_wire_io_cluster/io_0/D_IN_0
T_31_11_sp4_h_l_0
T_27_11_sp4_h_l_0
T_23_11_sp4_h_l_3
T_22_11_sp4_v_t_44
T_19_15_sp4_h_l_9
T_15_15_sp4_h_l_9
T_14_15_sp4_v_t_38
T_14_19_sp4_v_t_46
T_14_22_lc_trk_g0_6
T_14_22_input_2_0
T_14_22_wire_logic_cluster/lc_0/in_2

T_33_11_wire_io_cluster/io_0/D_IN_0
T_31_11_sp4_h_l_0
T_27_11_sp4_h_l_0
T_23_11_sp4_h_l_3
T_22_11_sp4_v_t_44
T_19_15_sp4_h_l_9
T_15_15_sp4_h_l_9
T_14_15_sp4_v_t_38
T_14_19_sp4_v_t_46
T_14_23_sp4_v_t_46
T_11_27_sp4_h_l_4
T_10_27_lc_trk_g1_4
T_10_27_wire_logic_cluster/lc_6/in_3

T_33_11_wire_io_cluster/io_0/D_IN_0
T_31_11_sp4_h_l_0
T_27_11_sp4_h_l_0
T_23_11_sp4_h_l_3
T_22_11_sp4_v_t_44
T_19_15_sp4_h_l_9
T_15_15_sp4_h_l_9
T_14_15_sp4_v_t_38
T_14_19_sp4_v_t_46
T_11_23_sp4_h_l_4
T_10_23_sp4_v_t_41
T_9_27_lc_trk_g1_4
T_9_27_wire_logic_cluster/lc_2/in_3

T_33_11_wire_io_cluster/io_0/D_IN_0
T_31_11_sp4_h_l_0
T_27_11_sp4_h_l_0
T_23_11_sp4_h_l_3
T_22_11_sp4_v_t_44
T_19_15_sp4_h_l_9
T_15_15_sp4_h_l_9
T_14_15_sp4_v_t_38
T_14_19_sp4_v_t_46
T_11_23_sp4_h_l_4
T_10_23_sp4_v_t_41
T_10_27_sp4_v_t_41
T_10_30_lc_trk_g0_1
T_10_30_wire_logic_cluster/lc_1/in_0

T_33_11_wire_io_cluster/io_0/D_IN_0
T_31_11_sp4_h_l_0
T_27_11_sp4_h_l_0
T_23_11_sp4_h_l_3
T_22_11_sp4_v_t_44
T_19_15_sp4_h_l_9
T_15_15_sp4_h_l_9
T_14_15_sp4_v_t_38
T_14_19_sp4_v_t_46
T_11_23_sp4_h_l_4
T_10_23_sp4_v_t_41
T_10_27_sp4_v_t_42
T_9_31_lc_trk_g1_7
T_9_31_wire_logic_cluster/lc_3/in_1

End 

Net : port_data_c_5
T_33_19_wire_io_cluster/io_1/D_IN_0
T_30_19_sp4_h_l_1
T_26_19_sp4_h_l_4
T_22_19_sp4_h_l_7
T_21_15_sp4_v_t_42
T_20_16_lc_trk_g3_2
T_20_16_input_2_7
T_20_16_wire_logic_cluster/lc_7/in_2

T_33_19_wire_io_cluster/io_1/D_IN_0
T_30_19_sp4_h_l_1
T_26_19_sp4_h_l_4
T_25_19_sp4_v_t_41
T_25_23_sp4_v_t_37
T_24_27_lc_trk_g1_0
T_24_27_wire_logic_cluster/lc_3/in_0

T_33_19_wire_io_cluster/io_1/D_IN_0
T_30_19_sp4_h_l_1
T_26_19_sp4_h_l_4
T_25_19_sp4_v_t_41
T_22_23_sp4_h_l_4
T_21_23_sp4_v_t_41
T_21_25_lc_trk_g3_4
T_21_25_wire_logic_cluster/lc_5/in_0

T_33_19_wire_io_cluster/io_1/D_IN_0
T_23_19_sp12_h_l_0
T_11_19_sp12_h_l_0
T_16_19_sp4_h_l_7
T_15_15_sp4_v_t_37
T_15_18_lc_trk_g1_5
T_15_18_wire_logic_cluster/lc_5/in_3

T_33_19_wire_io_cluster/io_1/D_IN_0
T_30_19_sp4_h_l_1
T_26_19_sp4_h_l_4
T_22_19_sp4_h_l_7
T_18_19_sp4_h_l_3
T_17_19_sp4_v_t_44
T_16_22_lc_trk_g3_4
T_16_22_input_2_5
T_16_22_wire_logic_cluster/lc_5/in_2

T_33_19_wire_io_cluster/io_1/D_IN_0
T_30_19_sp4_h_l_1
T_26_19_sp4_h_l_4
T_22_19_sp4_h_l_7
T_18_19_sp4_h_l_3
T_14_19_sp4_h_l_11
T_13_15_sp4_v_t_46
T_13_18_lc_trk_g0_6
T_13_18_wire_logic_cluster/lc_3/in_3

T_33_19_wire_io_cluster/io_1/D_IN_0
T_23_19_sp12_h_l_0
T_11_19_sp12_h_l_0
T_16_19_sp4_h_l_7
T_15_19_sp4_v_t_36
T_15_23_sp4_v_t_41
T_12_27_sp4_h_l_9
T_11_27_sp4_v_t_38
T_11_28_lc_trk_g2_6
T_11_28_wire_logic_cluster/lc_5/in_3

T_33_19_wire_io_cluster/io_1/D_IN_0
T_31_19_sp12_h_l_0
T_30_19_sp12_v_t_23
T_19_31_sp12_h_l_0
T_7_31_sp12_h_l_0
T_12_31_lc_trk_g1_4
T_12_31_wire_logic_cluster/lc_0/in_3

T_33_19_wire_io_cluster/io_1/D_IN_0
T_23_19_sp12_h_l_0
T_11_19_sp12_h_l_0
T_16_19_sp4_h_l_7
T_15_19_sp4_v_t_36
T_15_23_sp4_v_t_41
T_12_27_sp4_h_l_9
T_11_27_sp4_v_t_38
T_10_29_lc_trk_g0_3
T_10_29_wire_logic_cluster/lc_7/in_0

T_33_19_wire_io_cluster/io_1/D_IN_0
T_31_19_sp12_h_l_0
T_30_19_sp12_v_t_23
T_19_31_sp12_h_l_0
T_7_31_sp12_h_l_0
T_9_31_lc_trk_g0_7
T_9_31_wire_logic_cluster/lc_5/in_0

End 

Net : port_data_c_4
T_33_27_wire_io_cluster/io_1/D_IN_0
T_30_27_sp4_h_l_9
T_26_27_sp4_h_l_9
T_25_23_sp4_v_t_39
T_24_25_lc_trk_g0_2
T_24_25_wire_logic_cluster/lc_5/in_3

T_33_27_wire_io_cluster/io_1/D_IN_0
T_30_27_sp4_h_l_9
T_26_27_sp4_h_l_9
T_22_27_sp4_h_l_5
T_21_23_sp4_v_t_47
T_21_25_lc_trk_g2_2
T_21_25_wire_logic_cluster/lc_4/in_0

T_33_27_wire_io_cluster/io_1/D_IN_0
T_30_27_sp4_h_l_9
T_26_27_sp4_h_l_9
T_25_23_sp4_v_t_39
T_25_19_sp4_v_t_39
T_22_19_sp4_h_l_2
T_21_19_lc_trk_g1_2
T_21_19_input_2_5
T_21_19_wire_logic_cluster/lc_5/in_2

T_33_27_wire_io_cluster/io_1/D_IN_0
T_23_27_sp12_h_l_0
T_11_27_sp12_h_l_0
T_11_27_lc_trk_g1_3
T_11_27_wire_logic_cluster/lc_7/in_3

T_33_27_wire_io_cluster/io_1/D_IN_0
T_23_27_sp12_h_l_0
T_11_27_sp12_h_l_0
T_12_27_sp4_h_l_3
T_11_27_sp4_v_t_44
T_11_28_lc_trk_g3_4
T_11_28_wire_logic_cluster/lc_0/in_3

T_33_27_wire_io_cluster/io_1/D_IN_0
T_30_27_sp4_h_l_9
T_26_27_sp4_h_l_9
T_22_27_sp4_h_l_5
T_18_27_sp4_h_l_5
T_14_27_sp4_h_l_8
T_13_27_sp4_v_t_39
T_12_29_lc_trk_g0_2
T_12_29_wire_logic_cluster/lc_1/in_3

T_33_27_wire_io_cluster/io_1/D_IN_0
T_23_27_sp12_h_l_0
T_11_27_sp12_h_l_0
T_12_27_sp4_h_l_3
T_11_27_sp4_v_t_44
T_11_31_lc_trk_g1_1
T_11_31_wire_logic_cluster/lc_3/in_3

T_33_27_wire_io_cluster/io_1/D_IN_0
T_27_27_sp12_h_l_0
T_26_15_sp12_v_t_23
T_15_15_sp12_h_l_0
T_16_15_sp4_h_l_3
T_15_15_sp4_v_t_44
T_15_18_lc_trk_g0_4
T_15_18_wire_logic_cluster/lc_4/in_0

T_33_27_wire_io_cluster/io_1/D_IN_0
T_30_27_sp4_h_l_9
T_26_27_sp4_h_l_9
T_22_27_sp4_h_l_5
T_18_27_sp4_h_l_5
T_14_27_sp4_h_l_8
T_13_23_sp4_v_t_45
T_13_19_sp4_v_t_46
T_13_15_sp4_v_t_39
T_13_18_lc_trk_g1_7
T_13_18_wire_logic_cluster/lc_2/in_0

End 

Net : port_data_c_3
T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_31_sp4_v_t_41
T_26_31_sp4_h_l_10
T_25_27_sp4_v_t_38
T_25_23_sp4_v_t_46
T_24_24_lc_trk_g3_6
T_24_24_wire_logic_cluster/lc_1/in_0

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_31_sp4_v_t_41
T_26_31_sp4_h_l_10
T_25_27_sp4_v_t_38
T_22_27_sp4_h_l_9
T_21_23_sp4_v_t_39
T_21_25_lc_trk_g3_2
T_21_25_wire_logic_cluster/lc_3/in_0

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_31_sp12_v_t_23
T_18_31_sp12_h_l_0
T_6_31_sp12_h_l_0
T_13_31_lc_trk_g1_0
T_13_31_wire_logic_cluster/lc_2/in_3

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_31_sp12_v_t_23
T_18_31_sp12_h_l_0
T_6_31_sp12_h_l_0
T_9_31_lc_trk_g1_0
T_9_31_wire_logic_cluster/lc_0/in_3

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_31_sp12_v_t_23
T_18_31_sp12_h_l_0
T_17_31_sp4_h_l_1
T_13_31_sp4_h_l_4
T_12_27_sp4_v_t_41
T_11_28_lc_trk_g3_1
T_11_28_wire_logic_cluster/lc_6/in_0

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_27_sp12_v_t_23
T_18_27_sp12_h_l_0
T_6_27_sp12_h_l_0
T_9_27_lc_trk_g1_0
T_9_27_wire_logic_cluster/lc_7/in_0

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_31_sp4_v_t_41
T_26_31_sp4_h_l_10
T_25_27_sp4_v_t_38
T_22_27_sp4_h_l_9
T_21_23_sp4_v_t_39
T_21_19_sp4_v_t_40
T_21_15_sp4_v_t_36
T_18_15_sp4_h_l_1
T_20_15_lc_trk_g2_4
T_20_15_wire_logic_cluster/lc_4/in_0

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_31_sp12_v_t_23
T_29_19_sp12_v_t_23
T_18_19_sp12_h_l_0
T_17_19_sp4_h_l_1
T_16_15_sp4_v_t_36
T_15_18_lc_trk_g2_4
T_15_18_wire_logic_cluster/lc_3/in_3

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_31_sp4_v_t_41
T_26_31_sp4_h_l_10
T_25_27_sp4_v_t_38
T_22_27_sp4_h_l_9
T_21_23_sp4_v_t_39
T_21_19_sp4_v_t_40
T_21_15_sp4_v_t_36
T_18_15_sp4_h_l_1
T_14_15_sp4_h_l_9
T_13_15_sp4_v_t_44
T_13_18_lc_trk_g0_4
T_13_18_wire_logic_cluster/lc_1/in_3

End 

Net : port_data_c_2
T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_29_sp4_v_t_37
T_27_25_sp4_v_t_38
T_24_25_sp4_h_l_9
T_24_25_lc_trk_g0_4
T_24_25_wire_logic_cluster/lc_3/in_3

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_29_sp4_v_t_37
T_27_25_sp4_v_t_38
T_24_25_sp4_h_l_9
T_20_25_sp4_h_l_0
T_21_25_lc_trk_g2_0
T_21_25_wire_logic_cluster/lc_2/in_0

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_29_sp12_v_t_23
T_16_29_sp12_h_l_0
T_4_29_sp12_h_l_0
T_12_29_lc_trk_g1_3
T_12_29_wire_logic_cluster/lc_3/in_3

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_29_sp12_v_t_23
T_16_29_sp12_h_l_0
T_15_29_sp4_h_l_1
T_14_25_sp4_v_t_36
T_13_27_lc_trk_g0_1
T_13_27_wire_logic_cluster/lc_3/in_0

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_29_sp12_v_t_23
T_16_29_sp12_h_l_0
T_17_29_sp4_h_l_3
T_13_29_sp4_h_l_11
T_12_25_sp4_v_t_41
T_12_28_lc_trk_g0_1
T_12_28_wire_logic_cluster/lc_1/in_0

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_29_sp12_v_t_23
T_16_29_sp12_h_l_0
T_15_29_sp4_h_l_1
T_11_29_sp4_h_l_9
T_10_25_sp4_v_t_39
T_10_27_lc_trk_g3_2
T_10_27_wire_logic_cluster/lc_7/in_0

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_29_sp12_v_t_23
T_27_17_sp12_v_t_23
T_27_15_sp4_v_t_47
T_24_15_sp4_h_l_4
T_20_15_sp4_h_l_7
T_21_15_lc_trk_g2_7
T_21_15_wire_logic_cluster/lc_3/in_0

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_29_sp12_v_t_23
T_16_29_sp12_h_l_0
T_15_17_sp12_v_t_23
T_15_18_lc_trk_g2_7
T_15_18_wire_logic_cluster/lc_2/in_3

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_29_sp12_v_t_23
T_16_29_sp12_h_l_0
T_15_29_sp4_h_l_1
T_14_25_sp4_v_t_36
T_14_21_sp4_v_t_44
T_14_17_sp4_v_t_37
T_13_18_lc_trk_g2_5
T_13_18_wire_logic_cluster/lc_0/in_3

End 

Net : port_data_c_1
T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_27_sp12_v_t_23
T_13_29_lc_trk_g3_4
T_13_29_wire_logic_cluster/lc_5/in_0

T_13_33_wire_io_cluster/io_1/D_IN_0
T_12_33_span4_horz_r_2
T_12_30_sp4_v_t_37
T_11_31_lc_trk_g2_5
T_11_31_wire_logic_cluster/lc_6/in_1

T_13_33_wire_io_cluster/io_1/D_IN_0
T_12_33_span4_horz_r_2
T_12_30_sp4_v_t_37
T_9_30_sp4_h_l_0
T_11_30_lc_trk_g3_5
T_11_30_wire_logic_cluster/lc_1/in_3

T_13_33_wire_io_cluster/io_1/D_IN_0
T_12_33_span4_horz_r_2
T_12_30_sp4_v_t_37
T_12_26_sp4_v_t_38
T_11_28_lc_trk_g1_3
T_11_28_wire_logic_cluster/lc_7/in_3

T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_23_sp12_v_t_23
T_13_21_sp4_v_t_47
T_13_17_sp4_v_t_36
T_13_18_lc_trk_g3_4
T_13_18_wire_logic_cluster/lc_7/in_0

T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_23_sp12_v_t_23
T_14_23_sp12_h_l_0
T_19_23_sp4_h_l_7
T_22_23_sp4_v_t_42
T_21_25_lc_trk_g0_7
T_21_25_wire_logic_cluster/lc_1/in_0

T_13_33_wire_io_cluster/io_1/D_IN_0
T_12_33_span4_horz_r_2
T_12_30_sp4_v_t_37
T_12_26_sp4_v_t_38
T_12_22_sp4_v_t_38
T_12_18_sp4_v_t_43
T_13_18_sp4_h_l_11
T_15_18_lc_trk_g2_6
T_15_18_wire_logic_cluster/lc_1/in_3

T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_23_sp12_v_t_23
T_14_23_sp12_h_l_0
T_21_23_sp4_h_l_9
T_24_23_sp4_v_t_39
T_24_25_lc_trk_g2_2
T_24_25_wire_logic_cluster/lc_2/in_0

T_13_33_wire_io_cluster/io_1/D_IN_0
T_12_33_span4_horz_r_2
T_12_30_sp4_v_t_37
T_12_26_sp4_v_t_38
T_12_22_sp4_v_t_38
T_12_18_sp4_v_t_43
T_13_18_sp4_h_l_11
T_17_18_sp4_h_l_7
T_20_14_sp4_v_t_42
T_20_16_lc_trk_g2_7
T_20_16_wire_logic_cluster/lc_7/in_0

End 

Net : port_data_c_0
T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_29_sp4_v_t_41
T_11_29_sp4_h_l_10
T_12_29_lc_trk_g3_2
T_12_29_wire_logic_cluster/lc_0/in_3

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_29_sp4_v_t_41
T_11_29_sp4_h_l_10
T_10_29_sp4_v_t_41
T_10_30_lc_trk_g2_1
T_10_30_wire_logic_cluster/lc_6/in_3

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_29_sp4_v_t_41
T_11_29_sp4_h_l_10
T_10_29_sp4_v_t_41
T_9_31_lc_trk_g1_4
T_9_31_wire_logic_cluster/lc_7/in_0

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_29_sp4_v_t_41
T_11_29_sp4_h_l_10
T_10_25_sp4_v_t_47
T_10_27_lc_trk_g2_2
T_10_27_wire_logic_cluster/lc_5/in_3

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_29_sp4_v_t_41
T_15_29_sp4_h_l_9
T_18_25_sp4_v_t_38
T_19_25_sp4_h_l_8
T_21_25_lc_trk_g3_5
T_21_25_wire_logic_cluster/lc_0/in_0

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_30_sp4_v_t_44
T_14_26_sp4_v_t_40
T_14_22_sp4_v_t_36
T_14_18_sp4_v_t_41
T_15_18_sp4_h_l_9
T_15_18_lc_trk_g1_4
T_15_18_wire_logic_cluster/lc_0/in_3

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_30_sp4_v_t_44
T_14_26_sp4_v_t_40
T_14_22_sp4_v_t_36
T_14_18_sp4_v_t_41
T_11_18_sp4_h_l_4
T_13_18_lc_trk_g2_1
T_13_18_wire_logic_cluster/lc_6/in_3

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_29_sp4_v_t_41
T_15_29_sp4_h_l_9
T_18_25_sp4_v_t_38
T_19_25_sp4_h_l_8
T_23_25_sp4_h_l_4
T_22_25_lc_trk_g0_4
T_22_25_wire_logic_cluster/lc_0/in_0

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_31_sp12_v_t_23
T_14_19_sp12_v_t_23
T_15_19_sp12_h_l_0
T_21_19_lc_trk_g0_7
T_21_19_wire_logic_cluster/lc_5/in_0

End 

Net : port_enb_c
T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_12
T_7_16_sp12_h_l_0
T_16_16_sp4_h_l_11
T_15_16_sp4_v_t_46
T_14_20_lc_trk_g2_3
T_14_20_wire_logic_cluster/lc_2/in_3

T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_12
T_7_16_sp12_h_l_0
T_16_16_sp4_h_l_11
T_15_16_sp4_v_t_46
T_14_20_lc_trk_g2_3
T_14_20_wire_logic_cluster/lc_3/in_0

T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_12
T_7_16_sp12_h_l_0
T_16_16_sp4_h_l_11
T_15_16_sp4_v_t_46
T_14_20_lc_trk_g2_3
T_14_20_input_2_1
T_14_20_wire_logic_cluster/lc_1/in_2

T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_12
T_7_16_sp12_h_l_0
T_16_16_sp4_h_l_11
T_15_16_sp4_v_t_46
T_15_20_lc_trk_g1_3
T_15_20_wire_logic_cluster/lc_6/in_0

T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_12
T_7_16_sp12_h_l_0
T_10_16_sp4_h_l_5
T_13_16_sp4_v_t_47
T_13_20_sp4_v_t_43
T_13_22_lc_trk_g2_6
T_13_22_input_2_2
T_13_22_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.hsync_1_1
T_5_18_wire_logic_cluster/lc_4/out
T_5_18_lc_trk_g1_4
T_5_18_wire_logic_cluster/lc_7/in_0

End 

Net : this_vga_signals.m43_4
T_18_16_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g2_0
T_17_16_wire_logic_cluster/lc_1/in_1

End 

Net : this_vga_signals.m43_5
T_16_16_wire_logic_cluster/lc_4/out
T_17_16_lc_trk_g1_4
T_17_16_wire_logic_cluster/lc_1/in_0

End 

Net : port_address_in_3
T_33_28_wire_io_cluster/io_0/D_IN_0
T_33_28_span12_horz_0
T_21_28_sp12_h_l_0
T_20_16_sp12_v_t_23
T_20_19_lc_trk_g3_3
T_20_19_wire_logic_cluster/lc_1/in_3

T_33_28_wire_io_cluster/io_0/D_IN_0
T_33_28_span12_horz_0
T_21_28_sp12_h_l_0
T_20_16_sp12_v_t_23
T_20_19_lc_trk_g3_3
T_20_19_wire_logic_cluster/lc_0/in_0

End 

Net : port_address_in_4
T_33_23_wire_io_cluster/io_1/D_IN_0
T_23_23_sp12_h_l_0
T_22_23_sp4_h_l_1
T_21_19_sp4_v_t_43
T_21_21_lc_trk_g2_6
T_21_21_wire_logic_cluster/lc_5/in_1

T_33_23_wire_io_cluster/io_1/D_IN_0
T_23_23_sp12_h_l_0
T_22_23_sp4_h_l_1
T_21_19_sp4_v_t_43
T_20_21_lc_trk_g1_6
T_20_21_input_2_7
T_20_21_wire_logic_cluster/lc_7/in_2

T_33_23_wire_io_cluster/io_1/D_IN_0
T_31_23_sp12_h_l_0
T_19_23_sp12_h_l_0
T_20_23_sp4_h_l_3
T_19_23_sp4_v_t_38
T_19_24_lc_trk_g2_6
T_19_24_wire_logic_cluster/lc_0/in_0

T_33_23_wire_io_cluster/io_1/D_IN_0
T_23_23_sp12_h_l_0
T_22_23_sp4_h_l_1
T_21_19_sp4_v_t_43
T_20_20_lc_trk_g3_3
T_20_20_wire_logic_cluster/lc_2/in_0

T_33_23_wire_io_cluster/io_1/D_IN_0
T_23_23_sp12_h_l_0
T_22_23_sp4_h_l_1
T_21_19_sp4_v_t_43
T_22_19_sp4_h_l_11
T_21_19_lc_trk_g0_3
T_21_19_wire_logic_cluster/lc_4/in_1

End 

Net : port_address_in_5
T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_21_span12_horz_0
T_21_21_sp12_h_l_0
T_20_9_sp12_v_t_23
T_20_19_lc_trk_g3_4
T_20_19_wire_logic_cluster/lc_1/in_0

T_33_21_wire_io_cluster/io_0/D_IN_0
T_33_21_span12_horz_0
T_21_21_sp12_h_l_0
T_20_9_sp12_v_t_23
T_20_19_lc_trk_g3_4
T_20_19_wire_logic_cluster/lc_0/in_1

End 

Net : port_address_in_6
T_33_17_wire_io_cluster/io_0/D_IN_0
T_31_17_sp4_h_l_0
T_27_17_sp4_h_l_3
T_23_17_sp4_h_l_6
T_22_17_sp4_v_t_43
T_21_21_lc_trk_g1_6
T_21_21_wire_logic_cluster/lc_0/in_3

End 

Net : port_address_in_7
T_33_5_wire_io_cluster/io_1/D_IN_0
T_31_5_sp12_h_l_0
T_30_5_sp12_v_t_23
T_19_17_sp12_h_l_0
T_22_17_sp4_h_l_5
T_21_17_sp4_v_t_46
T_20_19_lc_trk_g0_0
T_20_19_wire_logic_cluster/lc_1/in_1

T_33_5_wire_io_cluster/io_1/D_IN_0
T_31_5_sp12_h_l_0
T_30_5_sp12_v_t_23
T_19_17_sp12_h_l_0
T_22_17_sp4_h_l_5
T_21_17_sp4_v_t_46
T_20_19_lc_trk_g0_0
T_20_19_input_2_0
T_20_19_wire_logic_cluster/lc_0/in_2

End 

Net : port_clk_c
T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span4_horz_28
T_2_16_sp4_v_t_41
T_2_19_lc_trk_g0_1
T_2_19_wire_logic_cluster/lc_5/in_0

End 

Net : this_start_data_delay.N_467
T_19_24_wire_logic_cluster/lc_0/out
T_19_20_sp12_v_t_23
T_19_21_lc_trk_g2_7
T_19_21_wire_logic_cluster/lc_2/in_1

T_19_24_wire_logic_cluster/lc_0/out
T_20_20_sp4_v_t_36
T_20_21_lc_trk_g3_4
T_20_21_wire_logic_cluster/lc_6/in_1

T_19_24_wire_logic_cluster/lc_0/out
T_20_20_sp4_v_t_36
T_20_21_lc_trk_g3_4
T_20_21_wire_logic_cluster/lc_3/in_0

End 

Net : led_c_7
T_23_18_wire_logic_cluster/lc_0/out
T_23_14_sp12_v_t_23
T_23_2_sp12_v_t_23
T_24_2_sp12_h_l_0
T_33_2_lc_trk_g0_3
T_33_2_wire_io_cluster/io_1/D_OUT_0

End 

Net : this_vga_signals_hsync_1_i
T_5_18_wire_logic_cluster/lc_7/out
T_3_18_sp12_h_l_1
T_2_18_sp12_v_t_22
T_2_30_sp12_v_t_22
T_2_33_lc_trk_g0_2
T_2_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : this_vga_signals_hvisibility_i
T_5_20_wire_logic_cluster/lc_5/out
T_4_20_sp4_h_l_2
T_3_20_sp4_v_t_45
T_3_24_sp4_v_t_46
T_3_28_sp4_v_t_39
T_3_32_sp4_v_t_40
T_3_33_lc_trk_g0_0
T_3_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : this_vga_signals_M_this_state_d28_0_a2_0_1
T_21_21_wire_logic_cluster/lc_0/out
T_20_21_sp4_h_l_8
T_19_21_lc_trk_g1_0
T_19_21_wire_logic_cluster/lc_0/in_1

T_21_21_wire_logic_cluster/lc_0/out
T_21_18_sp4_v_t_40
T_20_19_lc_trk_g3_0
T_20_19_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals_vsync_1_i
T_17_16_wire_logic_cluster/lc_1/out
T_17_13_sp12_v_t_22
T_6_25_sp12_h_l_1
T_8_25_sp4_h_l_2
T_7_25_sp4_v_t_45
T_4_29_sp4_h_l_1
T_3_29_sp4_v_t_42
T_3_33_lc_trk_g0_7
T_3_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : this_vga_signals_vvisibility_i
T_5_24_wire_logic_cluster/lc_2/out
T_5_22_sp12_v_t_23
T_5_33_lc_trk_g1_3
T_5_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : this_vga_signals.un4_hsynclt8_0_cascade_
T_5_18_wire_logic_cluster/lc_6/ltout
T_5_18_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.un4_hsynclt7_cascade_
T_5_18_wire_logic_cluster/lc_5/ltout
T_5_18_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.un2_hsynclto6_0
T_4_19_wire_logic_cluster/lc_5/out
T_5_18_lc_trk_g3_5
T_5_18_wire_logic_cluster/lc_4/in_0

End 

Net : this_vga_signals.un2_hsynclto3_1
T_9_17_wire_logic_cluster/lc_0/out
T_9_17_sp4_h_l_5
T_5_17_sp4_h_l_1
T_4_17_sp4_v_t_36
T_4_19_lc_trk_g3_1
T_4_19_wire_logic_cluster/lc_5/in_1

End 

Net : N_88
T_20_19_wire_logic_cluster/lc_0/out
T_20_17_sp4_v_t_45
T_19_21_lc_trk_g2_0
T_19_21_input_2_2
T_19_21_wire_logic_cluster/lc_2/in_2

End 

Net : N_458_i
T_21_18_wire_logic_cluster/lc_5/out
T_21_18_sp12_h_l_1
T_32_6_sp12_v_t_22
T_32_5_sp4_v_t_46
T_32_1_sp4_v_t_46
T_33_1_span4_horz_4
T_33_1_lc_trk_g0_4
T_33_1_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_422_2_cascade_
T_21_18_wire_logic_cluster/lc_4/ltout
T_21_18_wire_logic_cluster/lc_5/in_2

End 

Net : port_address_in_0
T_16_33_wire_pll/outcoreb
T_16_33_span4_horz_r_0
T_20_31_sp4_v_t_36
T_20_27_sp4_v_t_44
T_20_23_sp4_v_t_40
T_19_24_lc_trk_g3_0
T_19_24_wire_logic_cluster/lc_0/in_3

T_16_33_wire_pll/outcoreb
T_17_21_sp12_v_t_23
T_18_21_sp12_h_l_0
T_20_21_lc_trk_g1_7
T_20_21_wire_logic_cluster/lc_7/in_3

T_16_33_wire_pll/outcoreb
T_16_33_span4_horz_r_0
T_20_31_sp4_v_t_36
T_20_27_sp4_v_t_44
T_20_23_sp4_v_t_40
T_20_19_sp4_v_t_45
T_20_20_lc_trk_g2_5
T_20_20_wire_logic_cluster/lc_2/in_1

T_16_33_wire_pll/outcoreb
T_17_21_sp12_v_t_23
T_18_21_sp12_h_l_0
T_21_21_lc_trk_g1_0
T_21_21_wire_logic_cluster/lc_5/in_0

T_16_33_wire_pll/outcoreb
T_16_33_span4_horz_r_0
T_20_31_sp4_v_t_36
T_20_27_sp4_v_t_44
T_20_23_sp4_v_t_40
T_20_19_sp4_v_t_45
T_21_19_sp4_h_l_8
T_21_19_lc_trk_g1_5
T_21_19_wire_logic_cluster/lc_4/in_0

End 

Net : port_address_in_1
T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_21_sp12_v_t_23
T_15_21_sp12_h_l_0
T_20_21_lc_trk_g1_4
T_20_21_input_2_5
T_20_21_wire_logic_cluster/lc_5/in_2

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_21_sp12_v_t_23
T_15_21_sp12_h_l_0
T_20_21_lc_trk_g1_4
T_20_21_wire_logic_cluster/lc_7/in_0

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_21_sp12_v_t_23
T_15_21_sp12_h_l_0
T_20_21_lc_trk_g1_4
T_20_21_wire_logic_cluster/lc_4/in_1

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_21_sp12_v_t_23
T_15_21_sp12_h_l_0
T_19_21_lc_trk_g1_3
T_19_21_wire_logic_cluster/lc_2/in_0

End 

Net : port_address_in_2
T_22_33_wire_io_cluster/io_1/D_IN_0
T_22_31_sp12_v_t_23
T_22_19_sp12_v_t_23
T_22_17_sp4_v_t_47
T_21_21_lc_trk_g2_2
T_21_21_wire_logic_cluster/lc_0/in_0

End 

Net : CONSTANT_ONE_NET
T_14_20_wire_logic_cluster/lc_0/out
T_15_20_lc_trk_g0_0
T_15_20_input_2_2
T_15_20_wire_logic_cluster/lc_2/in_2

T_14_20_wire_logic_cluster/lc_0/out
T_15_20_lc_trk_g0_0
T_15_20_input_2_0
T_15_20_wire_logic_cluster/lc_0/in_2

T_14_20_wire_logic_cluster/lc_0/out
T_15_20_lc_trk_g0_0
T_15_20_wire_logic_cluster/lc_3/in_1

T_14_20_wire_logic_cluster/lc_0/out
T_15_20_lc_trk_g0_0
T_15_20_input_2_4
T_15_20_wire_logic_cluster/lc_4/in_2

T_14_20_wire_logic_cluster/lc_0/out
T_15_20_lc_trk_g0_0
T_15_20_wire_logic_cluster/lc_1/in_1

T_14_20_wire_logic_cluster/lc_0/out
T_15_19_lc_trk_g3_0
T_15_19_input_2_1
T_15_19_wire_logic_cluster/lc_1/in_2

T_14_20_wire_logic_cluster/lc_0/out
T_15_19_lc_trk_g3_0
T_15_19_wire_logic_cluster/lc_2/in_1

T_14_20_wire_logic_cluster/lc_0/out
T_15_19_lc_trk_g3_0
T_15_19_input_2_3
T_15_19_wire_logic_cluster/lc_3/in_2

T_14_20_wire_logic_cluster/lc_0/out
T_15_19_lc_trk_g3_0
T_15_19_wire_logic_cluster/lc_4/in_1

T_14_20_wire_logic_cluster/lc_0/out
T_15_19_lc_trk_g3_0
T_15_19_input_2_5
T_15_19_wire_logic_cluster/lc_5/in_2

T_14_20_wire_logic_cluster/lc_0/out
T_15_19_lc_trk_g3_0
T_15_19_wire_logic_cluster/lc_6/in_1

T_14_20_wire_logic_cluster/lc_0/out
T_15_19_lc_trk_g3_0
T_15_19_input_2_7
T_15_19_wire_logic_cluster/lc_7/in_2

T_14_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_8
T_9_20_sp4_h_l_8
T_8_16_sp4_v_t_36
T_8_19_lc_trk_g0_4
T_8_19_wire_bram/ram/RE

T_14_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_8
T_9_20_sp4_h_l_8
T_8_20_sp4_v_t_39
T_8_16_sp4_v_t_40
T_8_20_lc_trk_g1_5
T_8_20_wire_bram/ram/WE

T_14_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_8
T_9_20_sp4_h_l_8
T_8_20_sp4_v_t_45
T_8_21_lc_trk_g3_5
T_8_21_wire_bram/ram/RE

T_14_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_8
T_9_20_sp4_h_l_8
T_8_16_sp4_v_t_36
T_8_20_sp4_v_t_41
T_8_22_lc_trk_g2_4
T_8_22_wire_bram/ram/WE

T_14_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_8
T_9_20_sp4_h_l_8
T_8_16_sp4_v_t_36
T_8_17_lc_trk_g2_4
T_8_17_wire_bram/ram/RE

T_14_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_8
T_9_20_sp4_h_l_8
T_8_20_sp4_v_t_39
T_8_16_sp4_v_t_40
T_8_18_lc_trk_g3_5
T_8_18_wire_bram/ram/WE

T_14_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_8
T_9_20_sp4_h_l_8
T_8_20_sp4_v_t_45
T_8_23_lc_trk_g1_5
T_8_23_wire_bram/ram/RE

T_14_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_8
T_9_20_sp4_h_l_8
T_8_16_sp4_v_t_36
T_8_20_sp4_v_t_41
T_8_24_lc_trk_g0_4
T_8_24_wire_bram/ram/WE

T_14_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_8
T_9_20_sp4_h_l_8
T_8_16_sp4_v_t_36
T_8_20_sp4_v_t_41
T_8_24_sp4_v_t_37
T_8_25_lc_trk_g3_5
T_8_25_wire_bram/ram/RE

T_14_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_8
T_9_20_sp4_h_l_8
T_8_20_sp4_v_t_39
T_8_24_sp4_v_t_40
T_8_26_lc_trk_g3_5
T_8_26_wire_bram/ram/WE

T_14_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_8
T_9_20_sp4_h_l_8
T_8_16_sp4_v_t_36
T_8_20_sp4_v_t_41
T_8_24_sp4_v_t_37
T_8_27_lc_trk_g1_5
T_8_27_wire_bram/ram/RE

T_14_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_8
T_9_20_sp4_h_l_8
T_8_20_sp4_v_t_39
T_8_24_sp4_v_t_40
T_8_28_lc_trk_g1_5
T_8_28_wire_bram/ram/WE

T_14_20_wire_logic_cluster/lc_0/out
T_14_20_sp4_h_l_5
T_18_20_sp4_h_l_5
T_22_20_sp4_h_l_8
T_25_16_sp4_v_t_45
T_25_17_lc_trk_g3_5
T_25_17_wire_bram/ram/RE

T_14_20_wire_logic_cluster/lc_0/out
T_14_20_sp4_h_l_5
T_18_20_sp4_h_l_5
T_22_20_sp4_h_l_5
T_25_16_sp4_v_t_40
T_25_18_lc_trk_g3_5
T_25_18_wire_bram/ram/WE

T_14_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_8
T_9_20_sp4_h_l_8
T_5_20_sp4_h_l_11
T_0_20_span4_horz_7
T_0_20_span4_vert_t_13
T_0_21_lc_trk_g0_5
T_0_21_wire_io_cluster/io_1/D_OUT_0

T_14_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_8
T_9_20_sp4_h_l_8
T_8_20_sp4_v_t_39
T_8_24_sp4_v_t_40
T_8_28_sp4_v_t_36
T_8_29_lc_trk_g2_4
T_8_29_wire_bram/ram/RE

T_14_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_8
T_9_20_sp4_h_l_8
T_8_20_sp4_v_t_39
T_8_24_sp4_v_t_40
T_8_28_sp4_v_t_40
T_8_30_lc_trk_g3_5
T_8_30_wire_bram/ram/WE

T_14_20_wire_logic_cluster/lc_0/out
T_14_20_sp4_h_l_5
T_18_20_sp4_h_l_5
T_22_20_sp4_h_l_5
T_25_16_sp4_v_t_40
T_25_12_sp4_v_t_36
T_25_15_lc_trk_g0_4
T_25_15_wire_bram/ram/RE

T_14_20_wire_logic_cluster/lc_0/out
T_14_20_sp4_h_l_5
T_18_20_sp4_h_l_5
T_22_20_sp4_h_l_5
T_25_16_sp4_v_t_40
T_26_16_sp4_h_l_5
T_25_16_lc_trk_g1_5
T_25_16_wire_bram/ram/WE

T_14_20_wire_logic_cluster/lc_0/out
T_14_20_sp4_h_l_5
T_18_20_sp4_h_l_5
T_22_20_sp4_h_l_5
T_25_20_sp4_v_t_47
T_25_24_sp4_v_t_36
T_25_25_lc_trk_g2_4
T_25_25_wire_bram/ram/RE

T_14_20_wire_logic_cluster/lc_0/out
T_14_20_sp4_h_l_5
T_18_20_sp4_h_l_5
T_22_20_sp4_h_l_5
T_25_20_sp4_v_t_40
T_25_24_sp4_v_t_40
T_25_26_lc_trk_g3_5
T_25_26_wire_bram/ram/WE

T_14_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_8
T_9_20_sp4_h_l_8
T_8_20_sp4_v_t_39
T_8_24_sp4_v_t_40
T_8_28_sp4_v_t_36
T_8_31_lc_trk_g0_4
T_8_31_wire_bram/ram/RE

T_14_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_8
T_9_20_sp4_h_l_8
T_8_20_sp4_v_t_39
T_8_24_sp4_v_t_40
T_8_28_sp4_v_t_40
T_8_32_lc_trk_g1_5
T_8_32_wire_bram/ram/WE

T_14_20_wire_logic_cluster/lc_0/out
T_14_20_sp4_h_l_5
T_18_20_sp4_h_l_5
T_22_20_sp4_h_l_8
T_25_16_sp4_v_t_45
T_25_12_sp4_v_t_45
T_25_13_lc_trk_g3_5
T_25_13_wire_bram/ram/RE

T_14_20_wire_logic_cluster/lc_0/out
T_14_20_sp4_h_l_5
T_18_20_sp4_h_l_5
T_22_20_sp4_h_l_8
T_25_16_sp4_v_t_45
T_25_12_sp4_v_t_41
T_25_14_lc_trk_g2_4
T_25_14_wire_bram/ram/WE

T_14_20_wire_logic_cluster/lc_0/out
T_14_20_sp4_h_l_5
T_18_20_sp4_h_l_5
T_22_20_sp4_h_l_5
T_25_20_sp4_v_t_47
T_25_24_sp4_v_t_36
T_25_27_lc_trk_g0_4
T_25_27_wire_bram/ram/RE

T_14_20_wire_logic_cluster/lc_0/out
T_14_20_sp4_h_l_5
T_18_20_sp4_h_l_5
T_22_20_sp4_h_l_5
T_25_20_sp4_v_t_40
T_25_24_sp4_v_t_40
T_25_28_lc_trk_g1_5
T_25_28_wire_bram/ram/WE

T_14_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_8
T_9_20_sp4_h_l_8
T_8_16_sp4_v_t_36
T_8_12_sp4_v_t_36
T_8_8_sp4_v_t_41
T_8_4_sp4_v_t_37
T_8_7_lc_trk_g1_5
T_8_7_wire_bram/ram/RE

T_14_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_8
T_9_20_sp4_h_l_8
T_8_16_sp4_v_t_36
T_8_12_sp4_v_t_36
T_8_8_sp4_v_t_41
T_9_8_sp4_h_l_4
T_8_8_lc_trk_g0_4
T_8_8_wire_bram/ram/WE

T_14_20_wire_logic_cluster/lc_0/out
T_14_20_sp4_h_l_5
T_18_20_sp4_h_l_5
T_22_20_sp4_h_l_5
T_25_16_sp4_v_t_40
T_25_12_sp4_v_t_36
T_25_8_sp4_v_t_36
T_25_11_lc_trk_g0_4
T_25_11_wire_bram/ram/RE

T_14_20_wire_logic_cluster/lc_0/out
T_14_20_sp4_h_l_5
T_18_20_sp4_h_l_5
T_22_20_sp4_h_l_5
T_25_16_sp4_v_t_40
T_25_12_sp4_v_t_36
T_25_8_sp4_v_t_41
T_25_12_lc_trk_g0_4
T_25_12_wire_bram/ram/WE

T_14_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_8
T_9_20_sp4_h_l_8
T_8_16_sp4_v_t_36
T_8_12_sp4_v_t_36
T_8_8_sp4_v_t_41
T_8_4_sp4_v_t_37
T_8_5_lc_trk_g3_5
T_8_5_wire_bram/ram/RE

T_14_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_8
T_9_20_sp4_h_l_8
T_8_16_sp4_v_t_36
T_8_12_sp4_v_t_36
T_8_8_sp4_v_t_41
T_9_8_sp4_h_l_4
T_8_4_sp4_v_t_41
T_8_6_lc_trk_g2_4
T_8_6_wire_bram/ram/WE

T_14_20_wire_logic_cluster/lc_0/out
T_14_20_sp4_h_l_5
T_18_20_sp4_h_l_5
T_22_20_sp4_h_l_5
T_25_16_sp4_v_t_40
T_25_12_sp4_v_t_36
T_25_8_sp4_v_t_41
T_25_10_lc_trk_g2_4
T_25_10_wire_bram/ram/WE

T_14_20_wire_logic_cluster/lc_0/out
T_14_20_sp4_h_l_5
T_18_20_sp4_h_l_5
T_22_20_sp4_h_l_5
T_25_16_sp4_v_t_40
T_25_12_sp4_v_t_36
T_25_8_sp4_v_t_36
T_25_9_lc_trk_g2_4
T_25_9_wire_bram/ram/RE

T_14_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_8
T_9_20_sp4_h_l_8
T_8_16_sp4_v_t_36
T_8_12_sp4_v_t_36
T_8_8_sp4_v_t_41
T_9_8_sp4_h_l_4
T_8_4_sp4_v_t_41
T_8_0_span4_vert_37
T_8_3_lc_trk_g1_5
T_8_3_wire_bram/ram/RE

T_14_20_wire_logic_cluster/lc_0/out
T_14_16_sp12_v_t_23
T_14_4_sp12_v_t_23
T_3_4_sp12_h_l_0
T_8_4_lc_trk_g0_4
T_8_4_wire_bram/ram/WE

T_14_20_wire_logic_cluster/lc_0/out
T_14_20_sp4_h_l_5
T_18_20_sp4_h_l_5
T_22_20_sp4_h_l_5
T_25_16_sp4_v_t_40
T_25_12_sp4_v_t_36
T_25_8_sp4_v_t_36
T_25_4_sp4_v_t_36
T_25_7_lc_trk_g0_4
T_25_7_wire_bram/ram/RE

T_14_20_wire_logic_cluster/lc_0/out
T_14_20_sp4_h_l_5
T_18_20_sp4_h_l_5
T_22_20_sp4_h_l_5
T_25_16_sp4_v_t_40
T_25_12_sp4_v_t_36
T_25_8_sp4_v_t_36
T_25_4_sp4_v_t_41
T_25_8_lc_trk_g0_4
T_25_8_wire_bram/ram/WE

T_14_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_8
T_9_20_sp4_h_l_8
T_8_16_sp4_v_t_36
T_8_12_sp4_v_t_36
T_8_8_sp4_v_t_41
T_9_8_sp4_h_l_4
T_8_4_sp4_v_t_41
T_8_0_span4_vert_37
T_8_1_lc_trk_g3_5
T_8_1_wire_bram/ram/RE

T_14_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_8
T_9_20_sp4_h_l_8
T_8_16_sp4_v_t_36
T_8_12_sp4_v_t_36
T_8_8_sp4_v_t_41
T_9_8_sp4_h_l_4
T_8_4_sp4_v_t_41
T_8_0_span4_vert_41
T_8_2_lc_trk_g2_4
T_8_2_wire_bram/ram/WE

T_14_20_wire_logic_cluster/lc_0/out
T_14_20_sp4_h_l_5
T_18_20_sp4_h_l_5
T_22_20_sp4_h_l_5
T_25_16_sp4_v_t_40
T_25_12_sp4_v_t_36
T_25_8_sp4_v_t_36
T_25_4_sp4_v_t_36
T_25_5_lc_trk_g2_4
T_25_5_wire_bram/ram/RE

T_14_20_wire_logic_cluster/lc_0/out
T_14_20_sp4_h_l_5
T_18_20_sp4_h_l_5
T_22_20_sp4_h_l_5
T_25_16_sp4_v_t_40
T_25_12_sp4_v_t_36
T_25_8_sp4_v_t_36
T_25_4_sp4_v_t_41
T_25_6_lc_trk_g2_4
T_25_6_wire_bram/ram/WE

T_14_20_wire_logic_cluster/lc_0/out
T_14_20_sp4_h_l_5
T_18_20_sp4_h_l_5
T_22_20_sp4_h_l_5
T_25_16_sp4_v_t_40
T_25_12_sp4_v_t_36
T_25_8_sp4_v_t_36
T_25_4_sp4_v_t_41
T_25_0_span4_vert_37
T_25_3_lc_trk_g1_5
T_25_3_wire_bram/ram/RE

T_14_20_wire_logic_cluster/lc_0/out
T_14_20_sp4_h_l_5
T_18_20_sp4_h_l_5
T_22_20_sp4_h_l_5
T_25_16_sp4_v_t_40
T_25_12_sp4_v_t_36
T_25_8_sp4_v_t_36
T_25_4_sp4_v_t_36
T_25_0_span4_vert_41
T_25_4_lc_trk_g0_4
T_25_4_wire_bram/ram/WE

T_14_20_wire_logic_cluster/lc_0/out
T_14_20_sp4_h_l_5
T_18_20_sp4_h_l_5
T_22_20_sp4_h_l_5
T_25_16_sp4_v_t_40
T_25_12_sp4_v_t_36
T_25_8_sp4_v_t_36
T_25_4_sp4_v_t_36
T_25_0_span4_vert_44
T_25_1_lc_trk_g2_4
T_25_1_wire_bram/ram/RE

T_14_20_wire_logic_cluster/lc_0/out
T_14_20_sp4_h_l_5
T_18_20_sp4_h_l_5
T_22_20_sp4_h_l_5
T_25_16_sp4_v_t_40
T_25_12_sp4_v_t_36
T_25_8_sp4_v_t_36
T_25_4_sp4_v_t_36
T_25_0_span4_vert_41
T_25_2_lc_trk_g2_4
T_25_2_wire_bram/ram/WE

T_14_20_wire_logic_cluster/lc_0/out
T_14_20_sp4_h_l_5
T_18_20_sp4_h_l_5
T_22_20_sp4_h_l_5
T_25_16_sp4_v_t_40
T_25_12_sp4_v_t_36
T_25_8_sp4_v_t_36
T_26_8_sp4_h_l_6
T_30_8_sp4_h_l_6
T_33_4_span4_vert_t_15
T_33_6_lc_trk_g1_3
T_33_6_wire_io_cluster/io_0/D_OUT_0

End 

