\hypertarget{struct__hw__sim__sopt5_1_1__hw__sim__sopt5__bitfields}{}\section{\+\_\+hw\+\_\+sim\+\_\+sopt5\+:\+:\+\_\+hw\+\_\+sim\+\_\+sopt5\+\_\+bitfields Struct Reference}
\label{struct__hw__sim__sopt5_1_1__hw__sim__sopt5__bitfields}\index{\+\_\+hw\+\_\+sim\+\_\+sopt5\+::\+\_\+hw\+\_\+sim\+\_\+sopt5\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt5\+::\+\_\+hw\+\_\+sim\+\_\+sopt5\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt5_1_1__hw__sim__sopt5__bitfields_ab9a2e5a65d7fd9904df6de848477c198}{U\+A\+R\+T0\+T\+X\+S\+RC}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt5_1_1__hw__sim__sopt5__bitfields_a71f0e83647d892211da4988ebcd9c062}{U\+A\+R\+T0\+R\+X\+S\+RC}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt5_1_1__hw__sim__sopt5__bitfields_af643aa3312b77d2f017d6935618f2888}{U\+A\+R\+T1\+T\+X\+S\+RC}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt5_1_1__hw__sim__sopt5__bitfields_a919ff4ee1faac818f668d008d13b7d60}{U\+A\+R\+T1\+R\+X\+S\+RC}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt5_1_1__hw__sim__sopt5__bitfields_afee00286e8f832289c563cf144155453}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 24
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+sim\+\_\+sopt5\+::\+\_\+hw\+\_\+sim\+\_\+sopt5\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt5\+::\+\_\+hw\+\_\+sim\+\_\+sopt5\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+sim\+\_\+sopt5\+::\+\_\+hw\+\_\+sim\+\_\+sopt5\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt5\+::\+\_\+hw\+\_\+sim\+\_\+sopt5\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt5\+::\+\_\+hw\+\_\+sim\+\_\+sopt5\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__sim__sopt5_1_1__hw__sim__sopt5__bitfields_afee00286e8f832289c563cf144155453}{}\label{struct__hw__sim__sopt5_1_1__hw__sim__sopt5__bitfields_afee00286e8f832289c563cf144155453}
\mbox{[}31\+:8\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+sopt5\+::\+\_\+hw\+\_\+sim\+\_\+sopt5\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt5\+::\+\_\+hw\+\_\+sim\+\_\+sopt5\+\_\+bitfields}!U\+A\+R\+T0\+R\+X\+S\+RC@{U\+A\+R\+T0\+R\+X\+S\+RC}}
\index{U\+A\+R\+T0\+R\+X\+S\+RC@{U\+A\+R\+T0\+R\+X\+S\+RC}!\+\_\+hw\+\_\+sim\+\_\+sopt5\+::\+\_\+hw\+\_\+sim\+\_\+sopt5\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt5\+::\+\_\+hw\+\_\+sim\+\_\+sopt5\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T0\+R\+X\+S\+RC}{UART0RXSRC}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt5\+::\+\_\+hw\+\_\+sim\+\_\+sopt5\+\_\+bitfields\+::\+U\+A\+R\+T0\+R\+X\+S\+RC}\hypertarget{struct__hw__sim__sopt5_1_1__hw__sim__sopt5__bitfields_a71f0e83647d892211da4988ebcd9c062}{}\label{struct__hw__sim__sopt5_1_1__hw__sim__sopt5__bitfields_a71f0e83647d892211da4988ebcd9c062}
\mbox{[}3\+:2\mbox{]} U\+A\+RT 0 receive data source select \index{\+\_\+hw\+\_\+sim\+\_\+sopt5\+::\+\_\+hw\+\_\+sim\+\_\+sopt5\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt5\+::\+\_\+hw\+\_\+sim\+\_\+sopt5\+\_\+bitfields}!U\+A\+R\+T0\+T\+X\+S\+RC@{U\+A\+R\+T0\+T\+X\+S\+RC}}
\index{U\+A\+R\+T0\+T\+X\+S\+RC@{U\+A\+R\+T0\+T\+X\+S\+RC}!\+\_\+hw\+\_\+sim\+\_\+sopt5\+::\+\_\+hw\+\_\+sim\+\_\+sopt5\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt5\+::\+\_\+hw\+\_\+sim\+\_\+sopt5\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T0\+T\+X\+S\+RC}{UART0TXSRC}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt5\+::\+\_\+hw\+\_\+sim\+\_\+sopt5\+\_\+bitfields\+::\+U\+A\+R\+T0\+T\+X\+S\+RC}\hypertarget{struct__hw__sim__sopt5_1_1__hw__sim__sopt5__bitfields_ab9a2e5a65d7fd9904df6de848477c198}{}\label{struct__hw__sim__sopt5_1_1__hw__sim__sopt5__bitfields_ab9a2e5a65d7fd9904df6de848477c198}
\mbox{[}1\+:0\mbox{]} U\+A\+RT 0 transmit data source select \index{\+\_\+hw\+\_\+sim\+\_\+sopt5\+::\+\_\+hw\+\_\+sim\+\_\+sopt5\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt5\+::\+\_\+hw\+\_\+sim\+\_\+sopt5\+\_\+bitfields}!U\+A\+R\+T1\+R\+X\+S\+RC@{U\+A\+R\+T1\+R\+X\+S\+RC}}
\index{U\+A\+R\+T1\+R\+X\+S\+RC@{U\+A\+R\+T1\+R\+X\+S\+RC}!\+\_\+hw\+\_\+sim\+\_\+sopt5\+::\+\_\+hw\+\_\+sim\+\_\+sopt5\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt5\+::\+\_\+hw\+\_\+sim\+\_\+sopt5\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T1\+R\+X\+S\+RC}{UART1RXSRC}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt5\+::\+\_\+hw\+\_\+sim\+\_\+sopt5\+\_\+bitfields\+::\+U\+A\+R\+T1\+R\+X\+S\+RC}\hypertarget{struct__hw__sim__sopt5_1_1__hw__sim__sopt5__bitfields_a919ff4ee1faac818f668d008d13b7d60}{}\label{struct__hw__sim__sopt5_1_1__hw__sim__sopt5__bitfields_a919ff4ee1faac818f668d008d13b7d60}
\mbox{[}7\+:6\mbox{]} U\+A\+RT 1 receive data source select \index{\+\_\+hw\+\_\+sim\+\_\+sopt5\+::\+\_\+hw\+\_\+sim\+\_\+sopt5\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt5\+::\+\_\+hw\+\_\+sim\+\_\+sopt5\+\_\+bitfields}!U\+A\+R\+T1\+T\+X\+S\+RC@{U\+A\+R\+T1\+T\+X\+S\+RC}}
\index{U\+A\+R\+T1\+T\+X\+S\+RC@{U\+A\+R\+T1\+T\+X\+S\+RC}!\+\_\+hw\+\_\+sim\+\_\+sopt5\+::\+\_\+hw\+\_\+sim\+\_\+sopt5\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt5\+::\+\_\+hw\+\_\+sim\+\_\+sopt5\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T1\+T\+X\+S\+RC}{UART1TXSRC}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt5\+::\+\_\+hw\+\_\+sim\+\_\+sopt5\+\_\+bitfields\+::\+U\+A\+R\+T1\+T\+X\+S\+RC}\hypertarget{struct__hw__sim__sopt5_1_1__hw__sim__sopt5__bitfields_af643aa3312b77d2f017d6935618f2888}{}\label{struct__hw__sim__sopt5_1_1__hw__sim__sopt5__bitfields_af643aa3312b77d2f017d6935618f2888}
\mbox{[}5\+:4\mbox{]} U\+A\+RT 1 transmit data source select 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sim.\+h\end{DoxyCompactItemize}
