Critical Warning (169085): No exact pin location assignment(s) for 8 pins of 192 total pins
	Info (169086): Pin pin_name1 not assigned to an exact location on the device
	Info (169086): Pin pin_name2 not assigned to an exact location on the device
	Info (169086): Pin pin_name4 not assigned to an exact location on the device
	Info (169086): Pin pin_name5 not assigned to an exact location on the device
	Info (169086): Pin USB_clk11 not assigned to an exact location on the device
	Info (169086): Pin Ethernet_rx_clk12 not assigned to an exact location on the device
	Info (169086): Pin clk40_2 not assigned to an exact location on the device
	Info (169086): Pin UI_clk10 not assigned to an exact location on the device
Critical Warning (176598): PLL "altpll2:inst5|altpll:altpll_component|altpll2_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated because it is fed by a remote clock pin "Pin_G21"
Critical Warning (176598): PLL "altpll2:inst5|altpll:altpll_component|altpll2_altpll:auto_generated|pll1" input clock inclk[1] is not fully compensated because it is fed by a remote clock pin "Pin_G22"
Critical Warning: Could not find pin of type addrcmd_2t from pattern inst|sdram|dtb_system_sdram_controller_phy_inst|dtb_system_sdram_phy_inst|dtb_system_sdram_phy_alt_mem_phy_inst|*adc*|addr[*].addr_struct|half_rate.addr_pin|auto_generated|ddio_outa[*]|dataout
Critical Warning: PLL clock inst|sdram|dtb_system_sdram_controller_phy_inst|dtb_system_sdram_phy_inst|dtb_system_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Critical Warning: PLL clock inst|sdram|dtb_system_sdram_controller_phy_inst|dtb_system_sdram_phy_inst|dtb_system_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Critical Warning: PLL clock inst|sdram|dtb_system_sdram_controller_phy_inst|dtb_system_sdram_phy_inst|dtb_system_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Critical Warning: PLL clock inst|sdram|dtb_system_sdram_controller_phy_inst|dtb_system_sdram_phy_inst|dtb_system_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Critical Warning: PLL clock inst|sdram|dtb_system_sdram_controller_phy_inst|dtb_system_sdram_phy_inst|dtb_system_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Critical Warning: PLL clock inst|sdram|dtb_system_sdram_controller_phy_inst|dtb_system_sdram_phy_inst|dtb_system_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Critical Warning: PLL clock inst|sdram|dtb_system_sdram_controller_phy_inst|dtb_system_sdram_phy_inst|dtb_system_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Critical Warning: PLL clock inst|sdram|dtb_system_sdram_controller_phy_inst|dtb_system_sdram_phy_inst|dtb_system_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Critical Warning: Could not find pin of type addrcmd_2t from pattern inst|sdram|dtb_system_sdram_controller_phy_inst|dtb_system_sdram_phy_inst|dtb_system_sdram_phy_alt_mem_phy_inst|*adc*|addr[*].addr_struct|half_rate.addr_pin|auto_generated|ddio_outa[*]|dataout
Critical Warning: PLL clock inst|sdram|dtb_system_sdram_controller_phy_inst|dtb_system_sdram_phy_inst|dtb_system_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Critical Warning: PLL clock inst|sdram|dtb_system_sdram_controller_phy_inst|dtb_system_sdram_phy_inst|dtb_system_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Critical Warning (332148): Timing requirements not met
Critical Warning: Could not find pin of type addrcmd_2t from pattern inst|sdram|dtb_system_sdram_controller_phy_inst|dtb_system_sdram_phy_inst|dtb_system_sdram_phy_alt_mem_phy_inst|*adc*|addr[*].addr_struct|half_rate.addr_pin|auto_generated|ddio_outa[*]|dataout
Critical Warning: ALTMEMPHY PLL, dtb_system:inst|dtb_system_sdram:sdram|dtb_system_sdram_controller_phy:dtb_system_sdram_controller_phy_inst|dtb_system_sdram_phy:dtb_system_sdram_phy_inst|dtb_system_sdram_phy_alt_mem_phy:dtb_system_sdram_phy_alt_mem_phy_inst|dtb_system_sdram_phy_alt_mem_phy_clk_reset:clk|dtb_system_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_n5k3:auto_generated|clk[1], when fed by another PLL, must have bandwidth mode set to High instead of Medium
Critical Warning: ALTMEMPHY PLL, dtb_system:inst|dtb_system_sdram:sdram|dtb_system_sdram_controller_phy:dtb_system_sdram_controller_phy_inst|dtb_system_sdram_phy:dtb_system_sdram_phy_inst|dtb_system_sdram_phy_alt_mem_phy:dtb_system_sdram_phy_alt_mem_phy_inst|dtb_system_sdram_phy_alt_mem_phy_clk_reset:clk|dtb_system_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_n5k3:auto_generated|clk[2], when fed by another PLL, must have bandwidth mode set to High instead of Medium
Critical Warning: Read Capture and Write timing analyses may not be valid due to violated timing model assumptions
Critical Warning (332148): Timing requirements not met
Critical Warning: Could not find pin of type addrcmd_2t from pattern inst|sdram|dtb_system_sdram_controller_phy_inst|dtb_system_sdram_phy_inst|dtb_system_sdram_phy_alt_mem_phy_inst|*adc*|addr[*].addr_struct|half_rate.addr_pin|auto_generated|ddio_outa[*]|dataout
Critical Warning: ALTMEMPHY PLL, dtb_system:inst|dtb_system_sdram:sdram|dtb_system_sdram_controller_phy:dtb_system_sdram_controller_phy_inst|dtb_system_sdram_phy:dtb_system_sdram_phy_inst|dtb_system_sdram_phy_alt_mem_phy:dtb_system_sdram_phy_alt_mem_phy_inst|dtb_system_sdram_phy_alt_mem_phy_clk_reset:clk|dtb_system_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_n5k3:auto_generated|clk[1], when fed by another PLL, must have bandwidth mode set to High instead of Medium
Critical Warning: ALTMEMPHY PLL, dtb_system:inst|dtb_system_sdram:sdram|dtb_system_sdram_controller_phy:dtb_system_sdram_controller_phy_inst|dtb_system_sdram_phy:dtb_system_sdram_phy_inst|dtb_system_sdram_phy_alt_mem_phy:dtb_system_sdram_phy_alt_mem_phy_inst|dtb_system_sdram_phy_alt_mem_phy_clk_reset:clk|dtb_system_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_n5k3:auto_generated|clk[2], when fed by another PLL, must have bandwidth mode set to High instead of Medium
Critical Warning: Read Capture and Write timing analyses may not be valid due to violated timing model assumptions
Critical Warning (332148): Timing requirements not met
Critical Warning: Could not find pin of type addrcmd_2t from pattern inst|sdram|dtb_system_sdram_controller_phy_inst|dtb_system_sdram_phy_inst|dtb_system_sdram_phy_alt_mem_phy_inst|*adc*|addr[*].addr_struct|half_rate.addr_pin|auto_generated|ddio_outa[*]|dataout
Critical Warning: ALTMEMPHY PLL, dtb_system:inst|dtb_system_sdram:sdram|dtb_system_sdram_controller_phy:dtb_system_sdram_controller_phy_inst|dtb_system_sdram_phy:dtb_system_sdram_phy_inst|dtb_system_sdram_phy_alt_mem_phy:dtb_system_sdram_phy_alt_mem_phy_inst|dtb_system_sdram_phy_alt_mem_phy_clk_reset:clk|dtb_system_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_n5k3:auto_generated|clk[1], when fed by another PLL, must have bandwidth mode set to High instead of Medium
Critical Warning: ALTMEMPHY PLL, dtb_system:inst|dtb_system_sdram:sdram|dtb_system_sdram_controller_phy:dtb_system_sdram_controller_phy_inst|dtb_system_sdram_phy:dtb_system_sdram_phy_inst|dtb_system_sdram_phy_alt_mem_phy:dtb_system_sdram_phy_alt_mem_phy_inst|dtb_system_sdram_phy_alt_mem_phy_clk_reset:clk|dtb_system_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_n5k3:auto_generated|clk[2], when fed by another PLL, must have bandwidth mode set to High instead of Medium
Critical Warning: Read Capture and Write timing analyses may not be valid due to violated timing model assumptions
