# compile vhdl design source files
vhdl xil_defaultlib  \
"Test_p1_2_func_synth.vhd" \
"../../../../../processor.srcs/sources_1/imports/p1/Test_p1_2.vhd" \

# Do not sort compile order
nosort
