{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543976225078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543976225078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 09:17:04 2018 " "Processing started: Wed Dec 05 09:17:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543976225078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543976225078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cau2 -c cau2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cau2 -c cau2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543976225078 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543976225421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cau2.v 2 2 " "Found 2 design units, including 2 entities, in source file cau2.v" { { "Info" "ISGN_ENTITY_NAME" "1 cau2 " "Found entity 1: cau2" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau2/cau2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543976225478 ""} { "Info" "ISGN_ENTITY_NAME" "2 demux1_4 " "Found entity 2: demux1_4" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau2/cau2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543976225478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543976225478 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau2.v(5) " "Verilog HDL Instantiation warning at cau2.v(5): instance has no name" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau2/cau2.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1543976225479 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cau2 " "Elaborating entity \"cau2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543976225507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1_4 demux1_4:comb_3 " "Elaborating entity \"demux1_4\" for hierarchy \"demux1_4:comb_3\"" {  } { { "cau2.v" "comb_3" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau2/cau2.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543976225529 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d cau2.v(26) " "Verilog HDL Always Construct warning at cau2.v(26): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau2/cau2.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1543976225535 "|cau2|demux1_4:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d cau2.v(27) " "Verilog HDL Always Construct warning at cau2.v(27): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau2/cau2.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1543976225535 "|cau2|demux1_4:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d cau2.v(28) " "Verilog HDL Always Construct warning at cau2.v(28): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau2/cau2.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1543976225535 "|cau2|demux1_4:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d cau2.v(29) " "Verilog HDL Always Construct warning at cau2.v(29): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau2/cau2.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1543976225536 "|cau2|demux1_4:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f cau2.v(14) " "Verilog HDL Always Construct warning at cau2.v(14): inferring latch(es) for variable \"f\", which holds its previous value in one or more paths through the always construct" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau2/cau2.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1543976225537 "|cau2|demux1_4:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f\[0\] cau2.v(25) " "Inferred latch for \"f\[0\]\" at cau2.v(25)" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau2/cau2.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543976225538 "|cau2|demux1_4:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f\[1\] cau2.v(25) " "Inferred latch for \"f\[1\]\" at cau2.v(25)" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau2/cau2.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543976225538 "|cau2|demux1_4:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f\[2\] cau2.v(25) " "Inferred latch for \"f\[2\]\" at cau2.v(25)" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau2/cau2.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543976225538 "|cau2|demux1_4:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f\[3\] cau2.v(25) " "Inferred latch for \"f\[3\]\" at cau2.v(25)" {  } { { "cau2.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau2/cau2.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543976225539 "|cau2|demux1_4:comb_3"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543976226342 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543976226342 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543976226410 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543976226410 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543976226410 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543976226410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543976226469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 09:17:06 2018 " "Processing ended: Wed Dec 05 09:17:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543976226469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543976226469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543976226469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543976226469 ""}
