// Seed: 3213740863
module module_0;
  assign id_1 = 1 < id_1;
endmodule
macromodule module_1 (
    input wand id_0,
    output supply1 id_1,
    input wand id_2,
    input tri id_3,
    output tri1 id_4,
    input wor id_5,
    output tri id_6,
    output supply1 id_7
);
  wire id_9;
  assign id_1 = 1 - id_2;
  module_0();
endmodule
module module_2 (
    output tri0 id_0,
    output wire id_1,
    input tri0 id_2,
    output supply1 id_3,
    output tri id_4,
    input tri1 id_5,
    input wire id_6,
    input uwire id_7,
    output wire id_8,
    input wor id_9,
    output supply1 id_10,
    output tri0 id_11,
    input uwire id_12,
    input supply0 id_13,
    input tri1 id_14,
    output uwire id_15,
    output wor id_16,
    input wor id_17,
    input uwire id_18
    , id_22,
    input wire id_19,
    output supply1 id_20
);
  assign id_20 = 1;
  wire id_23;
  module_0();
  wire id_24;
  xor (id_0, id_12, id_13, id_14, id_17, id_18, id_19, id_2, id_22, id_23, id_5, id_6, id_7, id_9);
  uwire id_25 = id_9;
endmodule
