<?xml version='1.0'?>
<signals>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|sop~regout</gate>
		<simgen>nllil</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|source_stall_d~regout</gate>
		<simgen>nll0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][21]~regout</gate>
		<simgen>nliil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][20]~regout</gate>
		<simgen>nli0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|sink_ready_ctrl_d~regout</gate>
		<simgen>nl1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_count_sig[7]</gate>
		<simgen>nl1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_count_sig[6]</gate>
		<simgen>nl1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_count_sig[5]</gate>
		<simgen>nl1ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_count_sig[4]</gate>
		<simgen>nl10O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_count_sig[3]</gate>
		<simgen>nl10l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_count_sig[2]</gate>
		<simgen>nl10i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_count_sig[1]</gate>
		<simgen>nl11O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][19]~regout</gate>
		<simgen>nl11l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][18]~regout</gate>
		<simgen>nil0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][17]~regout</gate>
		<simgen>nil0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][16]~regout</gate>
		<simgen>nil1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][15]~regout</gate>
		<simgen>nil1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][14]~regout</gate>
		<simgen>nil1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][13]~regout</gate>
		<simgen>nii0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][12]~regout</gate>
		<simgen>nii0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][11]~regout</gate>
		<simgen>nii0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][10]~regout</gate>
		<simgen>nii1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][9]~regout</gate>
		<simgen>nii1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][8]~regout</gate>
		<simgen>nii1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_count_sig[0]</gate>
		<simgen>ni0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][7]~regout</gate>
		<simgen>ni0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][6]~regout</gate>
		<simgen>ni0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][5]~regout</gate>
		<simgen>ni0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][4]~regout</gate>
		<simgen>ni0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][3]~regout</gate>
		<simgen>ni0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][2]~regout</gate>
		<simgen>n0OOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][1]~regout</gate>
		<simgen>n0Oli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][0]~regout</gate>
		<simgen>n0O1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_real_out[17]</gate>
		<simgen>n0O1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_real_out[16]</gate>
		<simgen>n0lOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_real_out[15]</gate>
		<simgen>n0lOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_real_out[14]</gate>
		<simgen>n0liO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_real_out[13]</gate>
		<simgen>n0iOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_real_out[12]</gate>
		<simgen>n0iOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_real_out[11]</gate>
		<simgen>n0ilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_real_out[10]</gate>
		<simgen>n0iiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_real_out[9]</gate>
		<simgen>n0iil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_real_out[8]</gate>
		<simgen>n0iii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_real_out[7]</gate>
		<simgen>n0i0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_real_out[6]</gate>
		<simgen>n0i0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_real_out[5]</gate>
		<simgen>n0i0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_real_out[4]</gate>
		<simgen>n0i1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_real_out[3]</gate>
		<simgen>n0i1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_real_out[2]</gate>
		<simgen>n0i1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_real_out[1]</gate>
		<simgen>n00OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_real_out[0]</gate>
		<simgen>n00Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_imag_out[17]</gate>
		<simgen>n00Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_imag_out[16]</gate>
		<simgen>n00lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_imag_out[15]</gate>
		<simgen>n00ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_imag_out[14]</gate>
		<simgen>n00li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_imag_out[13]</gate>
		<simgen>n00iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_imag_out[12]</gate>
		<simgen>n00il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_imag_out[11]</gate>
		<simgen>n00ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_imag_out[10]</gate>
		<simgen>n000O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_imag_out[9]</gate>
		<simgen>n000l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_imag_out[8]</gate>
		<simgen>n000i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_imag_out[7]</gate>
		<simgen>n001O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_imag_out[6]</gate>
		<simgen>n001l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_imag_out[5]</gate>
		<simgen>n001i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_imag_out[4]</gate>
		<simgen>n01OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_imag_out[3]</gate>
		<simgen>n01Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_imag_out[2]</gate>
		<simgen>n01Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_imag_out[1]</gate>
		<simgen>n01lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_imag_out[0]</gate>
		<simgen>n01ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|master_source_ena~regout</gate>
		<simgen>n01li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|master_source_sop~regout</gate>
		<simgen>n01iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|exponent_out[5]</gate>
		<simgen>n01il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|exponent_out[4]</gate>
		<simgen>n01ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|exponent_out[3]</gate>
		<simgen>n010O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|exponent_out[2]</gate>
		<simgen>n010l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|exponent_out[1]</gate>
		<simgen>n010i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|exponent_out[0]</gate>
		<simgen>n011O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|oe~regout</gate>
		<simgen>n011l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|sop_out~regout</gate>
		<simgen>n011i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|val_out~regout</gate>
		<simgen>n1OOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|exp_en~regout</gate>
		<simgen>n1OOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_s2_cur.IDLE~regout</gate>
		<simgen>n1OOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_s2_cur.WAIT_FOR_LPP_INPUT~regout</gate>
		<simgen>n1Oll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_s2_cur.START_LPP~regout</gate>
		<simgen>n1Oli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_s2_cur.LPP_OUTPUT_RDY~regout</gate>
		<simgen>n1OiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_s2_cur.LPP_DONE~regout</gate>
		<simgen>n1Oil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_real_in_reg[17]</gate>
		<simgen>n1Oii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_real_in_reg[16]</gate>
		<simgen>n1O0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_real_in_reg[15]</gate>
		<simgen>n1O0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_real_in_reg[14]</gate>
		<simgen>n1O0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_real_in_reg[13]</gate>
		<simgen>n1O1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_real_in_reg[12]</gate>
		<simgen>n1O1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_real_in_reg[11]</gate>
		<simgen>n1O1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_real_in_reg[10]</gate>
		<simgen>n1lOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_real_in_reg[9]</gate>
		<simgen>n1lOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_real_in_reg[8]</gate>
		<simgen>n1lOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_real_in_reg[7]</gate>
		<simgen>n1llO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_real_in_reg[6]</gate>
		<simgen>n1lll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_real_in_reg[5]</gate>
		<simgen>n1lli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_real_in_reg[4]</gate>
		<simgen>n1liO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_real_in_reg[3]</gate>
		<simgen>n1lil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_real_in_reg[2]</gate>
		<simgen>n1lii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_real_in_reg[1]</gate>
		<simgen>n1l0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_real_in_reg[0]</gate>
		<simgen>n1l0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_imag_in_reg[17]</gate>
		<simgen>n1l0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_imag_in_reg[16]</gate>
		<simgen>n1l1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_imag_in_reg[15]</gate>
		<simgen>n1l1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_imag_in_reg[14]</gate>
		<simgen>n1l1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_imag_in_reg[13]</gate>
		<simgen>n1iOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_imag_in_reg[12]</gate>
		<simgen>n1iOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_imag_in_reg[11]</gate>
		<simgen>n1iOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_imag_in_reg[10]</gate>
		<simgen>n1ilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_imag_in_reg[9]</gate>
		<simgen>n1ill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_imag_in_reg[8]</gate>
		<simgen>n1ili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_imag_in_reg[7]</gate>
		<simgen>n1iiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_imag_in_reg[6]</gate>
		<simgen>n1iil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_imag_in_reg[5]</gate>
		<simgen>n1iii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_imag_in_reg[4]</gate>
		<simgen>n1i0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_imag_in_reg[3]</gate>
		<simgen>n1i0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_imag_in_reg[2]</gate>
		<simgen>n1i0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_imag_in_reg[1]</gate>
		<simgen>n1i1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_imag_in_reg[0]</gate>
		<simgen>n1i1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_real_in[17]</gate>
		<simgen>n1i1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_real_in[16]</gate>
		<simgen>n10OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_real_in[15]</gate>
		<simgen>n10Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_real_in[14]</gate>
		<simgen>n10Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_real_in[13]</gate>
		<simgen>n10lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_real_in[12]</gate>
		<simgen>n10ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_real_in[11]</gate>
		<simgen>n10li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_real_in[10]</gate>
		<simgen>n10iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_real_in[9]</gate>
		<simgen>n10il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_real_in[8]</gate>
		<simgen>n10ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_real_in[7]</gate>
		<simgen>n100O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_real_in[6]</gate>
		<simgen>n100l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_real_in[5]</gate>
		<simgen>n100i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_real_in[4]</gate>
		<simgen>n101O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_real_in[3]</gate>
		<simgen>n101l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_real_in[2]</gate>
		<simgen>n101i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_real_in[1]</gate>
		<simgen>n11OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_real_in[0]</gate>
		<simgen>n11Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_imag_in[17]</gate>
		<simgen>n11Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_imag_in[16]</gate>
		<simgen>n11lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_imag_in[15]</gate>
		<simgen>n11ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_imag_in[14]</gate>
		<simgen>n11li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_imag_in[13]</gate>
		<simgen>n11iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_imag_in[12]</gate>
		<simgen>n11il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_imag_in[11]</gate>
		<simgen>n11ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_imag_in[10]</gate>
		<simgen>n110O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_imag_in[9]</gate>
		<simgen>n110l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_imag_in[8]</gate>
		<simgen>n110i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_imag_in[7]</gate>
		<simgen>n111O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_imag_in[6]</gate>
		<simgen>n111l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_imag_in[5]</gate>
		<simgen>n111i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_imag_in[4]</gate>
		<simgen>nlOOOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_imag_in[3]</gate>
		<simgen>nlOOOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_imag_in[2]</gate>
		<simgen>nlOOOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_imag_in[1]</gate>
		<simgen>nlOOlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|core_imag_in[0]</gate>
		<simgen>nlOOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_dirn~regout</gate>
		<simgen>nlOOli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_dirn_held~regout</gate>
		<simgen>nlOOiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_dirn_held_o2~regout</gate>
		<simgen>nlOOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|master_sink_ena~regout</gate>
		<simgen>nlOOii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_s1_cur.IDLE~regout</gate>
		<simgen>nlOO0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_s1_cur.WAIT_FOR_INPUT~regout</gate>
		<simgen>nlOO0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_s1_cur.WRITE_INPUT~regout</gate>
		<simgen>nlOO0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_s1_cur.EARLY_DONE~regout</gate>
		<simgen>nlOO1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_s1_cur.DONE_WRITING~regout</gate>
		<simgen>ni0Oii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|master_sink_ena_reg~regout</gate>
		<simgen>ni11ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|fft_s1_cur.FFT_PROCESS_A~regout</gate>
		<simgen>n0Olil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][22]~regout</gate>
		<simgen>n0Oili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][23]~regout</gate>
		<simgen>n0OiiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][24]~regout</gate>
		<simgen>n0Oiil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][25]~regout</gate>
		<simgen>n0Oiii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][26]~regout</gate>
		<simgen>n0Oi0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][27]~regout</gate>
		<simgen>n0Oi0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][28]~regout</gate>
		<simgen>n0Oi0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][29]~regout</gate>
		<simgen>n0Oi1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][30]~regout</gate>
		<simgen>n0Oi1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][31]~regout</gate>
		<simgen>n0Oi1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][32]~regout</gate>
		<simgen>n0O0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][33]~regout</gate>
		<simgen>n0O0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][34]~regout</gate>
		<simgen>n0O0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[3][35]~regout</gate>
		<simgen>n0O0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][0]~regout</gate>
		<simgen>n0O0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][1]~regout</gate>
		<simgen>n0O0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][2]~regout</gate>
		<simgen>n0O0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][3]~regout</gate>
		<simgen>n0O0il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][4]~regout</gate>
		<simgen>n0O0ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][5]~regout</gate>
		<simgen>n0O00O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][6]~regout</gate>
		<simgen>n0O00l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][7]~regout</gate>
		<simgen>n0O00i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][8]~regout</gate>
		<simgen>n0O01O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][9]~regout</gate>
		<simgen>n0O01l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][10]~regout</gate>
		<simgen>n0O01i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][11]~regout</gate>
		<simgen>n0O1OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][12]~regout</gate>
		<simgen>n0O1Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][13]~regout</gate>
		<simgen>n0O1Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][14]~regout</gate>
		<simgen>n0O1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][15]~regout</gate>
		<simgen>n0O1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][16]~regout</gate>
		<simgen>n0O1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][17]~regout</gate>
		<simgen>n0O1iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][18]~regout</gate>
		<simgen>n0O1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][19]~regout</gate>
		<simgen>n0O1ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][20]~regout</gate>
		<simgen>n0O10O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][21]~regout</gate>
		<simgen>n0O10l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][22]~regout</gate>
		<simgen>n0O10i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][23]~regout</gate>
		<simgen>n0O11O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][24]~regout</gate>
		<simgen>n0O11l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][25]~regout</gate>
		<simgen>n0O11i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][26]~regout</gate>
		<simgen>n0lOOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][27]~regout</gate>
		<simgen>n0lOOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][28]~regout</gate>
		<simgen>n0lOOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][29]~regout</gate>
		<simgen>n0lOlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][30]~regout</gate>
		<simgen>n0lOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][31]~regout</gate>
		<simgen>n0lOli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][32]~regout</gate>
		<simgen>n0lOiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][33]~regout</gate>
		<simgen>n0lOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][34]~regout</gate>
		<simgen>n0lOii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[2][35]~regout</gate>
		<simgen>n0lO0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][0]~regout</gate>
		<simgen>n0lO0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][1]~regout</gate>
		<simgen>n0lO0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][2]~regout</gate>
		<simgen>n0lO1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][3]~regout</gate>
		<simgen>n0lO1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][4]~regout</gate>
		<simgen>n0lO1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][5]~regout</gate>
		<simgen>n0llOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][6]~regout</gate>
		<simgen>n0llOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][7]~regout</gate>
		<simgen>n0llOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][8]~regout</gate>
		<simgen>n0lllO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][9]~regout</gate>
		<simgen>n0llll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][10]~regout</gate>
		<simgen>n0llli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][11]~regout</gate>
		<simgen>n0lliO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][12]~regout</gate>
		<simgen>n0llil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][13]~regout</gate>
		<simgen>n0llii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][14]~regout</gate>
		<simgen>n0ll0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][15]~regout</gate>
		<simgen>n0ll0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][16]~regout</gate>
		<simgen>n0ll0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][17]~regout</gate>
		<simgen>n0ll1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][18]~regout</gate>
		<simgen>n0ll1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][19]~regout</gate>
		<simgen>n0ll1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][20]~regout</gate>
		<simgen>n0liOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][21]~regout</gate>
		<simgen>n0liOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][22]~regout</gate>
		<simgen>n0liOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][23]~regout</gate>
		<simgen>n0lilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][24]~regout</gate>
		<simgen>n0lill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][25]~regout</gate>
		<simgen>n0lili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][26]~regout</gate>
		<simgen>n0liiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][27]~regout</gate>
		<simgen>n0liil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][28]~regout</gate>
		<simgen>n0liii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][29]~regout</gate>
		<simgen>n0li0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][30]~regout</gate>
		<simgen>n0li0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][31]~regout</gate>
		<simgen>n0li0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][32]~regout</gate>
		<simgen>n0li1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][33]~regout</gate>
		<simgen>n0li1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][34]~regout</gate>
		<simgen>n0li1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[1][35]~regout</gate>
		<simgen>n0l0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][0]~regout</gate>
		<simgen>n0l0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][1]~regout</gate>
		<simgen>n0l0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][2]~regout</gate>
		<simgen>n0l0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][3]~regout</gate>
		<simgen>n0l0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][4]~regout</gate>
		<simgen>n0l0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][5]~regout</gate>
		<simgen>n0l0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][6]~regout</gate>
		<simgen>n0l0il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][7]~regout</gate>
		<simgen>n0l0ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][8]~regout</gate>
		<simgen>n0l00O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][9]~regout</gate>
		<simgen>n0l00l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][10]~regout</gate>
		<simgen>n0l00i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][11]~regout</gate>
		<simgen>n0l01O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][12]~regout</gate>
		<simgen>n0l01l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][13]~regout</gate>
		<simgen>n0l01i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][14]~regout</gate>
		<simgen>n0l1OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][15]~regout</gate>
		<simgen>n0l1Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][16]~regout</gate>
		<simgen>n0l1Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][17]~regout</gate>
		<simgen>n0l1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][18]~regout</gate>
		<simgen>n0l1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][19]~regout</gate>
		<simgen>n0l1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][20]~regout</gate>
		<simgen>n0l1iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][21]~regout</gate>
		<simgen>n0l1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][22]~regout</gate>
		<simgen>n0l1ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][23]~regout</gate>
		<simgen>n0l10O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][24]~regout</gate>
		<simgen>n0l10l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][25]~regout</gate>
		<simgen>n0l10i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][26]~regout</gate>
		<simgen>n0l11O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][27]~regout</gate>
		<simgen>n0l11l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][28]~regout</gate>
		<simgen>n0l11i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][29]~regout</gate>
		<simgen>n0iOOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][30]~regout</gate>
		<simgen>n0iOOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][31]~regout</gate>
		<simgen>n0iOOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][32]~regout</gate>
		<simgen>n0iOlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][33]~regout</gate>
		<simgen>n0iOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][34]~regout</gate>
		<simgen>n0iOli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_ram_data_out[0][35]~regout</gate>
		<simgen>n0iOiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rdaddress_c_bus[0]</gate>
		<simgen>n0iOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rdaddress_c_bus[1]</gate>
		<simgen>n0iOii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rdaddress_c_bus[2]</gate>
		<simgen>n0iO0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rdaddress_c_bus[3]</gate>
		<simgen>n0iO0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rdaddress_c_bus[4]</gate>
		<simgen>n0iO0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rdaddress_c_bus[5]</gate>
		<simgen>n0iO1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rdaddress_c_bus[6]</gate>
		<simgen>n0iO1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rdaddress_c_bus[7]</gate>
		<simgen>n0iO1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rdaddress_c_bus[8]</gate>
		<simgen>n0ilOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rdaddress_c_bus[9]</gate>
		<simgen>n0ilOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rdaddress_c_bus[10]</gate>
		<simgen>n0ilOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rdaddress_c_bus[11]</gate>
		<simgen>n0illO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rdaddress_c_bus[12]</gate>
		<simgen>n0illl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rdaddress_c_bus[13]</gate>
		<simgen>n0illi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rdaddress_c_bus[14]</gate>
		<simgen>n0iliO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rdaddress_c_bus[15]</gate>
		<simgen>n0ilil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rdaddress_c_bus[16]</gate>
		<simgen>n0ilii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rdaddress_c_bus[17]</gate>
		<simgen>n0il0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rdaddress_c_bus[18]</gate>
		<simgen>n0il0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rdaddress_c_bus[19]</gate>
		<simgen>n0il0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rdaddress_c_bus[20]</gate>
		<simgen>n0il1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rdaddress_c_bus[21]</gate>
		<simgen>n0il1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rdaddress_c_bus[22]</gate>
		<simgen>n0il1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rdaddress_c_bus[23]</gate>
		<simgen>n0iiOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][1][0]~regout</gate>
		<simgen>n0iiOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][1][1]~regout</gate>
		<simgen>n0iiOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][1][2]~regout</gate>
		<simgen>n0iilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][1][3]~regout</gate>
		<simgen>n0iill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][1][4]~regout</gate>
		<simgen>n0iili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][1][5]~regout</gate>
		<simgen>n0iiiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][1][6]~regout</gate>
		<simgen>n0iiil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][1][7]~regout</gate>
		<simgen>n0iiii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][1][8]~regout</gate>
		<simgen>n0ii0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][1][9]~regout</gate>
		<simgen>n0ii0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][1][10]~regout</gate>
		<simgen>n0ii0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][1][11]~regout</gate>
		<simgen>n0ii1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][1][12]~regout</gate>
		<simgen>n0ii1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][1][13]~regout</gate>
		<simgen>n0ii1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][1][14]~regout</gate>
		<simgen>n0i0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][1][15]~regout</gate>
		<simgen>n0i0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][1][16]~regout</gate>
		<simgen>n0i0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][1][17]~regout</gate>
		<simgen>n0i0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][0][0]~regout</gate>
		<simgen>n0i0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][0][1]~regout</gate>
		<simgen>n0i0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][0][2]~regout</gate>
		<simgen>n0i0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][0][3]~regout</gate>
		<simgen>n0i0il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][0][4]~regout</gate>
		<simgen>n0i0ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][0][5]~regout</gate>
		<simgen>n0i00O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][0][6]~regout</gate>
		<simgen>n0i00l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][0][7]~regout</gate>
		<simgen>n0i00i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][0][8]~regout</gate>
		<simgen>n0i01O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][0][9]~regout</gate>
		<simgen>n0i01l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][0][10]~regout</gate>
		<simgen>n0i01i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][0][11]~regout</gate>
		<simgen>n0i1OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][0][12]~regout</gate>
		<simgen>n0i1Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][0][13]~regout</gate>
		<simgen>n0i1Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][0][14]~regout</gate>
		<simgen>n0i1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][0][15]~regout</gate>
		<simgen>n0i1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][0][16]~regout</gate>
		<simgen>n0i1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[2][0][17]~regout</gate>
		<simgen>n0i1iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][1][0]~regout</gate>
		<simgen>n0i1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][1][1]~regout</gate>
		<simgen>n0i1ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][1][2]~regout</gate>
		<simgen>n0i10O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][1][3]~regout</gate>
		<simgen>n0i10l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][1][4]~regout</gate>
		<simgen>n0i10i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][1][5]~regout</gate>
		<simgen>n0i11O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][1][6]~regout</gate>
		<simgen>n0i11l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][1][7]~regout</gate>
		<simgen>n0i11i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][1][8]~regout</gate>
		<simgen>n00OOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][1][9]~regout</gate>
		<simgen>n00OOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][1][10]~regout</gate>
		<simgen>n00OOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][1][11]~regout</gate>
		<simgen>n00OlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][1][12]~regout</gate>
		<simgen>n00Oll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][1][13]~regout</gate>
		<simgen>n00Oli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][1][14]~regout</gate>
		<simgen>n00OiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][1][15]~regout</gate>
		<simgen>n00Oil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][1][16]~regout</gate>
		<simgen>n00Oii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][1][17]~regout</gate>
		<simgen>n00O0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][0][0]~regout</gate>
		<simgen>n00O0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][0][1]~regout</gate>
		<simgen>n00O0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][0][2]~regout</gate>
		<simgen>n00O1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][0][3]~regout</gate>
		<simgen>n00O1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][0][4]~regout</gate>
		<simgen>n00O1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][0][5]~regout</gate>
		<simgen>n00lOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][0][6]~regout</gate>
		<simgen>n00lOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][0][7]~regout</gate>
		<simgen>n00lOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][0][8]~regout</gate>
		<simgen>n00llO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][0][9]~regout</gate>
		<simgen>n00lll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][0][10]~regout</gate>
		<simgen>n00lli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][0][11]~regout</gate>
		<simgen>n00liO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][0][12]~regout</gate>
		<simgen>n00lil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][0][13]~regout</gate>
		<simgen>n00lii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][0][14]~regout</gate>
		<simgen>n00l0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][0][15]~regout</gate>
		<simgen>n00l0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][0][16]~regout</gate>
		<simgen>n00l0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[1][0][17]~regout</gate>
		<simgen>n00l1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][1][0]~regout</gate>
		<simgen>n00l1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][1][1]~regout</gate>
		<simgen>n00l1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][1][2]~regout</gate>
		<simgen>n00iOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][1][3]~regout</gate>
		<simgen>n00iOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][1][4]~regout</gate>
		<simgen>n00iOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][1][5]~regout</gate>
		<simgen>n00ilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][1][6]~regout</gate>
		<simgen>n00ill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][1][7]~regout</gate>
		<simgen>n00ili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][1][8]~regout</gate>
		<simgen>n00iiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][1][9]~regout</gate>
		<simgen>n00iil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][1][10]~regout</gate>
		<simgen>n00iii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][1][11]~regout</gate>
		<simgen>n00i0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][1][12]~regout</gate>
		<simgen>n00i0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][1][13]~regout</gate>
		<simgen>n00i0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][1][14]~regout</gate>
		<simgen>n00i1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][1][15]~regout</gate>
		<simgen>n00i1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][1][16]~regout</gate>
		<simgen>n00i1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][1][17]~regout</gate>
		<simgen>n000OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][0][0]~regout</gate>
		<simgen>n000Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][0][1]~regout</gate>
		<simgen>n000Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][0][2]~regout</gate>
		<simgen>n000lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][0][3]~regout</gate>
		<simgen>n000ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][0][4]~regout</gate>
		<simgen>n000li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][0][5]~regout</gate>
		<simgen>n000iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][0][6]~regout</gate>
		<simgen>n000il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][0][7]~regout</gate>
		<simgen>n000ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][0][8]~regout</gate>
		<simgen>n0000O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][0][9]~regout</gate>
		<simgen>n0000l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][0][10]~regout</gate>
		<simgen>n0000i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][0][11]~regout</gate>
		<simgen>n0001O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][0][12]~regout</gate>
		<simgen>n0001l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][0][13]~regout</gate>
		<simgen>n0001i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][0][14]~regout</gate>
		<simgen>n001OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][0][15]~regout</gate>
		<simgen>n001Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][0][16]~regout</gate>
		<simgen>n001Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twiddle_data[0][0][17]~regout</gate>
		<simgen>n001lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|sw_r_tdl[4][0]~regout</gate>
		<simgen>n001ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|sw_r_tdl[4][1]~regout</gate>
		<simgen>n001li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|sw_r_tdl[3][0]~regout</gate>
		<simgen>n001iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|sw_r_tdl[3][1]~regout</gate>
		<simgen>n001il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|sw_r_tdl[2][0]~regout</gate>
		<simgen>n001ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|sw_r_tdl[2][1]~regout</gate>
		<simgen>n0010O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|sw_r_tdl[1][0]~regout</gate>
		<simgen>n0010l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|sw_r_tdl[1][1]~regout</gate>
		<simgen>n0010i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|sw_r_tdl[0][0]~regout</gate>
		<simgen>n0011O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|sw_r_tdl[0][1]~regout</gate>
		<simgen>n0011l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|sel_anb_addr~regout</gate>
		<simgen>n0011i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|wren_a[0]</gate>
		<simgen>n01OOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|wren_a[1]</gate>
		<simgen>n01OOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|wren_a[2]</gate>
		<simgen>n01OOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|wren_a[3]</gate>
		<simgen>n01OlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|wren_b[0]</gate>
		<simgen>n01Oll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|wren_b[1]</gate>
		<simgen>n01Oli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|wren_b[2]</gate>
		<simgen>n01OiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|wren_b[3]</gate>
		<simgen>n01Oil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_c_en_vec[0]</gate>
		<simgen>n01Oii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_c_en_vec[1]</gate>
		<simgen>n01O0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_c_en_vec[2]</gate>
		<simgen>n01O0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_c_en_vec[3]</gate>
		<simgen>n01O0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_c_en_vec[4]</gate>
		<simgen>n01O1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_c_en_vec[5]</gate>
		<simgen>n01O1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|lpp_c_en_vec[6]</gate>
		<simgen>n01O1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|wc_vec[0]</gate>
		<simgen>n01lOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|wc_vec[1]</gate>
		<simgen>n01lOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|wc_vec[2]</gate>
		<simgen>n01lOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|wc_vec[3]</gate>
		<simgen>n01llO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|p_cd_en[0]</gate>
		<simgen>n01lll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|p_cd_en[1]</gate>
		<simgen>n01lli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|p_tdl[11][0]~regout</gate>
		<simgen>n01liO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|p_tdl[11][1]~regout</gate>
		<simgen>n01lil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|p_tdl[10][0]~regout</gate>
		<simgen>n01lii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|p_tdl[10][1]~regout</gate>
		<simgen>n01l0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|p_tdl[9][0]~regout</gate>
		<simgen>n01l0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|p_tdl[9][1]~regout</gate>
		<simgen>n01l0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|p_tdl[8][0]~regout</gate>
		<simgen>n01l1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|p_tdl[8][1]~regout</gate>
		<simgen>n01l1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|p_tdl[7][0]~regout</gate>
		<simgen>n01l1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|p_tdl[7][1]~regout</gate>
		<simgen>n01iOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|p_tdl[6][0]~regout</gate>
		<simgen>n01iOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|p_tdl[6][1]~regout</gate>
		<simgen>n01iOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|p_tdl[5][0]~regout</gate>
		<simgen>n01ilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|p_tdl[5][1]~regout</gate>
		<simgen>n01ill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|p_tdl[4][0]~regout</gate>
		<simgen>n01ili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|p_tdl[4][1]~regout</gate>
		<simgen>n01iiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|p_tdl[3][0]~regout</gate>
		<simgen>n01iil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|p_tdl[3][1]~regout</gate>
		<simgen>n01iii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|p_tdl[2][0]~regout</gate>
		<simgen>n01i0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|p_tdl[2][1]~regout</gate>
		<simgen>n01i0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|p_tdl[1][0]~regout</gate>
		<simgen>n01i0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|p_tdl[1][1]~regout</gate>
		<simgen>n01i1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|p_tdl[0][0]~regout</gate>
		<simgen>n01i1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|p_tdl[0][1]~regout</gate>
		<simgen>n01i1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_rdy_vec[0]</gate>
		<simgen>n010OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_rdy_vec[1]</gate>
		<simgen>n010Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_rdy_vec[2]</gate>
		<simgen>n010Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_rdy_vec[3]</gate>
		<simgen>n010lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_rdy_vec[4]</gate>
		<simgen>n010ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_rdy_vec[5]</gate>
		<simgen>n010li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_rdy_vec[6]</gate>
		<simgen>n010iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_rdy_vec[7]</gate>
		<simgen>n010il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|data_rdy_vec[8]</gate>
		<simgen>n010ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_a_not_b_vec[0]</gate>
		<simgen>n0100O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_a_not_b_vec[1]</gate>
		<simgen>n0100l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_a_not_b_vec[2]</gate>
		<simgen>n0100i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_a_not_b_vec[3]</gate>
		<simgen>n0101O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_a_not_b_vec[4]</gate>
		<simgen>n0101l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_a_not_b_vec[5]</gate>
		<simgen>n0101i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_a_not_b_vec[6]</gate>
		<simgen>n011OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_a_not_b_vec[7]</gate>
		<simgen>n011Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_a_not_b_vec[8]</gate>
		<simgen>n011Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_a_not_b_vec[9]</gate>
		<simgen>n011lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_a_not_b_vec[10]</gate>
		<simgen>n011ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_a_not_b_vec[11]</gate>
		<simgen>n011li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_a_not_b_vec[12]</gate>
		<simgen>n011iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_a_not_b_vec[13]</gate>
		<simgen>n011il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_a_not_b_vec[14]</gate>
		<simgen>n011ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_a_not_b_vec[15]</gate>
		<simgen>n0110O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_a_not_b_vec[16]</gate>
		<simgen>n0110l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_a_not_b_vec[17]</gate>
		<simgen>n0110i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_a_not_b_vec[18]</gate>
		<simgen>n0111O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_a_not_b_vec[19]</gate>
		<simgen>n0111l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_a_not_b_vec[20]</gate>
		<simgen>n0111i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_a_not_b_vec[21]</gate>
		<simgen>n1OOOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_a_not_b_vec[22]</gate>
		<simgen>n1OOOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_a_not_b_vec[23]</gate>
		<simgen>n1OOOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_a_not_b_vec[24]</gate>
		<simgen>n1OOlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_a_not_b_vec[25]</gate>
		<simgen>n1OOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_next_block|tdl_arr[0]</gate>
		<simgen>n1OO0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_sop|tdl_arr[0]</gate>
		<simgen>n1OlOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_sop|tdl_arr[1]</gate>
		<simgen>n1OllO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_sop|tdl_arr[2]</gate>
		<simgen>n1Olll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_sop|tdl_arr[3]</gate>
		<simgen>n1Olli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_sop|tdl_arr[4]</gate>
		<simgen>n1OliO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_sop|tdl_arr[5]</gate>
		<simgen>n1Olil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_sop|tdl_arr[6]</gate>
		<simgen>n1Olii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_imag_o[4]</gate>
		<simgen>n1Ol0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_imag_o[3]</gate>
		<simgen>n1O0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_imag_o[2]</gate>
		<simgen>n1l0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_imag_o[1]</gate>
		<simgen>n1l0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_imag_o[0]</gate>
		<simgen>n10OOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_imag_o[5]</gate>
		<simgen>n101Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_imag_o[6]</gate>
		<simgen>n101Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_imag_o[7]</gate>
		<simgen>n101lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_imag_o[8]</gate>
		<simgen>n101ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_imag_o[9]</gate>
		<simgen>n101li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_imag_o[10]</gate>
		<simgen>n101iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_imag_o[11]</gate>
		<simgen>n101il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_imag_o[12]</gate>
		<simgen>n101ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_imag_o[13]</gate>
		<simgen>n1010O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_imag_o[14]</gate>
		<simgen>n1010l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_imag_o[15]</gate>
		<simgen>n1010i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_imag_o[16]</gate>
		<simgen>n1011O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_imag_o[17]</gate>
		<simgen>n1011l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_real_o[0]</gate>
		<simgen>n1011i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_real_o[1]</gate>
		<simgen>n11OOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_real_o[2]</gate>
		<simgen>n11OOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_real_o[3]</gate>
		<simgen>n11OOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_real_o[4]</gate>
		<simgen>n11OlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_real_o[5]</gate>
		<simgen>n11Oll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_real_o[6]</gate>
		<simgen>n11Oli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_real_o[7]</gate>
		<simgen>n11OiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_real_o[8]</gate>
		<simgen>n11Oil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_real_o[9]</gate>
		<simgen>n11Oii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_real_o[10]</gate>
		<simgen>n11O0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_real_o[11]</gate>
		<simgen>n11O0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_real_o[12]</gate>
		<simgen>n11O0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_real_o[13]</gate>
		<simgen>n11O1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_real_o[14]</gate>
		<simgen>n11O1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_real_o[15]</gate>
		<simgen>n11O1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_real_o[16]</gate>
		<simgen>n11lOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_real_o[17]</gate>
		<simgen>n11lOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_i[0]</gate>
		<simgen>n11lOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_i[1]</gate>
		<simgen>n11llO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_i[2]</gate>
		<simgen>n11lll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_i[3]</gate>
		<simgen>n11lli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_i[4]</gate>
		<simgen>n11liO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_i[5]</gate>
		<simgen>n11lil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_i[6]</gate>
		<simgen>n11lii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_i[7]</gate>
		<simgen>n11l0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_i[8]</gate>
		<simgen>n11l0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_i[9]</gate>
		<simgen>n11l0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_i[10]</gate>
		<simgen>n11l1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_i[11]</gate>
		<simgen>n11l1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_i[12]</gate>
		<simgen>n11l1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_i[13]</gate>
		<simgen>n11iOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_i[14]</gate>
		<simgen>n11iOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_i[15]</gate>
		<simgen>n11iOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_i[16]</gate>
		<simgen>n11ilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_i[17]</gate>
		<simgen>n11ill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_i[18]</gate>
		<simgen>n11ili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_i[19]</gate>
		<simgen>n11iiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_r[0]</gate>
		<simgen>n11iil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_r[1]</gate>
		<simgen>n11iii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_r[2]</gate>
		<simgen>n11i0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_r[3]</gate>
		<simgen>n11i0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_r[4]</gate>
		<simgen>n11i0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_r[5]</gate>
		<simgen>n11i1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_r[6]</gate>
		<simgen>n11i1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_r[7]</gate>
		<simgen>n11i1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_r[8]</gate>
		<simgen>n110OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_r[9]</gate>
		<simgen>n110Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_r[10]</gate>
		<simgen>n110Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_r[11]</gate>
		<simgen>n110lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_r[12]</gate>
		<simgen>n110ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_r[13]</gate>
		<simgen>n110li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_r[14]</gate>
		<simgen>n110iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_r[15]</gate>
		<simgen>n110il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_r[16]</gate>
		<simgen>n110ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_r[17]</gate>
		<simgen>n1100O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_r[18]</gate>
		<simgen>n1100l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|output_r[19]</gate>
		<simgen>n1100i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ib[0]</gate>
		<simgen>n1101O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ib[1]</gate>
		<simgen>n1101l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ib[2]</gate>
		<simgen>n1101i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ib[3]</gate>
		<simgen>n111OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ib[4]</gate>
		<simgen>n111Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ib[5]</gate>
		<simgen>n111Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ib[6]</gate>
		<simgen>n111lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ib[7]</gate>
		<simgen>n111ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ib[8]</gate>
		<simgen>n111li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ib[9]</gate>
		<simgen>n111iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ib[10]</gate>
		<simgen>n111il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ib[11]</gate>
		<simgen>n111ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ib[12]</gate>
		<simgen>n1110O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ib[13]</gate>
		<simgen>n1110l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ib[14]</gate>
		<simgen>n1110i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ib[15]</gate>
		<simgen>n1111O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ib[16]</gate>
		<simgen>n1111l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ib[17]</gate>
		<simgen>n1111i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ib[18]</gate>
		<simgen>nlOOOOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_rb[0]</gate>
		<simgen>nlOOOOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_rb[1]</gate>
		<simgen>nlOOOOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_rb[2]</gate>
		<simgen>nlOOOlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_rb[3]</gate>
		<simgen>nlOOOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_rb[4]</gate>
		<simgen>nlOOOli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_rb[5]</gate>
		<simgen>nlOOOiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_rb[6]</gate>
		<simgen>nlOOOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_rb[7]</gate>
		<simgen>nlOOOii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_rb[8]</gate>
		<simgen>nlOOO0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_rb[9]</gate>
		<simgen>nlOOO0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_rb[10]</gate>
		<simgen>nlOOO0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_rb[11]</gate>
		<simgen>nlOOO1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_rb[12]</gate>
		<simgen>nlOOO1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_rb[13]</gate>
		<simgen>nlOOO1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_rb[14]</gate>
		<simgen>nlOOlOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_rb[15]</gate>
		<simgen>nlOOlOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_rb[16]</gate>
		<simgen>nlOOlOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_rb[17]</gate>
		<simgen>nlOOllO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_rb[18]</gate>
		<simgen>nlOOlll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ia[0]</gate>
		<simgen>nlOOlli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ia[1]</gate>
		<simgen>nlOOliO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ia[2]</gate>
		<simgen>nlOOlil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ia[3]</gate>
		<simgen>nlOOlii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ia[4]</gate>
		<simgen>nlOOl0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ia[5]</gate>
		<simgen>nlOOl0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ia[6]</gate>
		<simgen>nlOOl0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ia[7]</gate>
		<simgen>nlOOl1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ia[8]</gate>
		<simgen>nlOOl1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ia[9]</gate>
		<simgen>nlOOl1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ia[10]</gate>
		<simgen>nlOOiOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ia[11]</gate>
		<simgen>nlOOiOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ia[12]</gate>
		<simgen>nlOOiOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ia[13]</gate>
		<simgen>nlOOilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ia[14]</gate>
		<simgen>nlOOill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ia[15]</gate>
		<simgen>nlOOili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ia[16]</gate>
		<simgen>nlOOiiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ia[17]</gate>
		<simgen>nlOOiil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ia[18]</gate>
		<simgen>nlOOiii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ra[0]</gate>
		<simgen>nlOOi0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ra[1]</gate>
		<simgen>nlOOi0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ra[2]</gate>
		<simgen>nlOOi0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ra[3]</gate>
		<simgen>nlOOi1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ra[4]</gate>
		<simgen>nlOOi1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ra[5]</gate>
		<simgen>nlOOi1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ra[6]</gate>
		<simgen>nlOO0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ra[7]</gate>
		<simgen>nlOO0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ra[8]</gate>
		<simgen>nlOO0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ra[9]</gate>
		<simgen>nlOO0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ra[10]</gate>
		<simgen>nlOO0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ra[11]</gate>
		<simgen>nlOO0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ra[12]</gate>
		<simgen>nlOO0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ra[13]</gate>
		<simgen>nlOO0il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ra[14]</gate>
		<simgen>nlOO0ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ra[15]</gate>
		<simgen>nlOO00O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ra[16]</gate>
		<simgen>nlOO00l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ra[17]</gate>
		<simgen>nlOO00i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|result_ra[18]</gate>
		<simgen>nlOO01O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_b[0]</gate>
		<simgen>nlOO01l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_b[1]</gate>
		<simgen>nlOO01i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_b[2]</gate>
		<simgen>nlOO1OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_b[3]</gate>
		<simgen>nlOO1Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_b[4]</gate>
		<simgen>nlOO1Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_b[5]</gate>
		<simgen>nlOO1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_b[6]</gate>
		<simgen>nlOO1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_b[7]</gate>
		<simgen>nlOO1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_b[8]</gate>
		<simgen>nlOO1iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_b[9]</gate>
		<simgen>nlOO1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_b[10]</gate>
		<simgen>nlOO1ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_b[11]</gate>
		<simgen>nlOO10O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_b[12]</gate>
		<simgen>nlOO10l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_b[13]</gate>
		<simgen>nlOO10i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_b[14]</gate>
		<simgen>nlOO11O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_b[15]</gate>
		<simgen>nlOO11l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_b[16]</gate>
		<simgen>nlOO11i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_b[17]</gate>
		<simgen>nlOlOOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_b[18]</gate>
		<simgen>nlOlOOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[0]</gate>
		<simgen>nlOlOOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[1]</gate>
		<simgen>nlOlOlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[2]</gate>
		<simgen>nlOlOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[3]</gate>
		<simgen>nlOlOli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[4]</gate>
		<simgen>nlOlOiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[5]</gate>
		<simgen>nlOlOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[6]</gate>
		<simgen>nlOlOii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[7]</gate>
		<simgen>nlOlO0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[8]</gate>
		<simgen>nlOlO0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[9]</gate>
		<simgen>nlOlO0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[10]</gate>
		<simgen>nlOlO1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[11]</gate>
		<simgen>nlOlO1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[12]</gate>
		<simgen>nlOlO1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[13]</gate>
		<simgen>nlOllOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[14]</gate>
		<simgen>nlOllOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[15]</gate>
		<simgen>nlOllOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[16]</gate>
		<simgen>nlOlllO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[17]</gate>
		<simgen>nlOllll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_a[18]</gate>
		<simgen>nlOllli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_b[0]</gate>
		<simgen>nlOlliO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_b[1]</gate>
		<simgen>nlOllil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_b[2]</gate>
		<simgen>nlOllii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_b[3]</gate>
		<simgen>nlOll0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_b[4]</gate>
		<simgen>nlOll0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_b[5]</gate>
		<simgen>nlOll0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_b[6]</gate>
		<simgen>nlOll1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_b[7]</gate>
		<simgen>nlOll1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_b[8]</gate>
		<simgen>nlOll1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_b[9]</gate>
		<simgen>nlOliOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_b[10]</gate>
		<simgen>nlOliOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_b[11]</gate>
		<simgen>nlOliOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_b[12]</gate>
		<simgen>nlOlilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_b[13]</gate>
		<simgen>nlOlill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_b[14]</gate>
		<simgen>nlOlili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_b[15]</gate>
		<simgen>nlOliiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_b[16]</gate>
		<simgen>nlOliil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_b[17]</gate>
		<simgen>nlOliii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_b[18]</gate>
		<simgen>nlOli0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[0]</gate>
		<simgen>nlOli0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[1]</gate>
		<simgen>nlOli0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[2]</gate>
		<simgen>nlOli1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[3]</gate>
		<simgen>nlOli1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[4]</gate>
		<simgen>nlOli1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[5]</gate>
		<simgen>nlOl0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[6]</gate>
		<simgen>nlOl0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[7]</gate>
		<simgen>nlOl0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[8]</gate>
		<simgen>nlOl0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[9]</gate>
		<simgen>nlOl0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[10]</gate>
		<simgen>nlOl0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[11]</gate>
		<simgen>nlOl0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[12]</gate>
		<simgen>nlOl0il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[13]</gate>
		<simgen>nlOl0ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[14]</gate>
		<simgen>nlOl00O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[15]</gate>
		<simgen>nlOl00l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[16]</gate>
		<simgen>nlOl00i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[17]</gate>
		<simgen>nlOl01O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_a[18]</gate>
		<simgen>nlOl01l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_d[0]</gate>
		<simgen>nlOl01i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_d[1]</gate>
		<simgen>nlOl1OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_d[2]</gate>
		<simgen>nlOl1Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_d[3]</gate>
		<simgen>nlOl1Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_d[4]</gate>
		<simgen>nlOl1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_d[5]</gate>
		<simgen>nlOl1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_d[6]</gate>
		<simgen>nlOl1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_d[7]</gate>
		<simgen>nlOl1iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_d[8]</gate>
		<simgen>nlOl1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_d[9]</gate>
		<simgen>nlOl1ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_d[10]</gate>
		<simgen>nlOl10O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_d[11]</gate>
		<simgen>nlOl10l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_d[12]</gate>
		<simgen>nlOl10i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_d[13]</gate>
		<simgen>nlOl11O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_d[14]</gate>
		<simgen>nlOl11l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_d[15]</gate>
		<simgen>nlOl11i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_d[16]</gate>
		<simgen>nlOiOOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_d[17]</gate>
		<simgen>nlOiOOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_d[18]</gate>
		<simgen>nlOiOOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_c[0]</gate>
		<simgen>nlOiOlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_c[1]</gate>
		<simgen>nlOiOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_c[2]</gate>
		<simgen>nlOiOli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_c[3]</gate>
		<simgen>nlOiOiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_c[4]</gate>
		<simgen>nlOiOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_c[5]</gate>
		<simgen>nlOiOii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_c[6]</gate>
		<simgen>nlOiO0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_c[7]</gate>
		<simgen>nlOiO0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_c[8]</gate>
		<simgen>nlOiO0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_c[9]</gate>
		<simgen>nlOiO1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_c[10]</gate>
		<simgen>nlOiO1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_c[11]</gate>
		<simgen>nlOiO1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_c[12]</gate>
		<simgen>nlOilOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_c[13]</gate>
		<simgen>nlOilOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_c[14]</gate>
		<simgen>nlOilOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_c[15]</gate>
		<simgen>nlOillO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_c[16]</gate>
		<simgen>nlOilll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_c[17]</gate>
		<simgen>nlOilli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_i_c[18]</gate>
		<simgen>nlOiliO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_d[0]</gate>
		<simgen>nlOilil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_d[1]</gate>
		<simgen>nlOilii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_d[2]</gate>
		<simgen>nlOil0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_d[3]</gate>
		<simgen>nlOil0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_d[4]</gate>
		<simgen>nlOil0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_d[5]</gate>
		<simgen>nlOil1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_d[6]</gate>
		<simgen>nlOil1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_d[7]</gate>
		<simgen>nlOil1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_d[8]</gate>
		<simgen>nlOiiOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_d[9]</gate>
		<simgen>nlOiiOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_d[10]</gate>
		<simgen>nlOiiOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_d[11]</gate>
		<simgen>nlOiilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_d[12]</gate>
		<simgen>nlOiill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_d[13]</gate>
		<simgen>nlOiili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_d[14]</gate>
		<simgen>nlOiiiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_d[15]</gate>
		<simgen>nlOiiil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_d[16]</gate>
		<simgen>nlOiiii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_d[17]</gate>
		<simgen>nlOii0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_d[18]</gate>
		<simgen>nlOii0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_c[0]</gate>
		<simgen>nlOii0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_c[1]</gate>
		<simgen>nlOii1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_c[2]</gate>
		<simgen>nlOii1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_c[3]</gate>
		<simgen>nlOii1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_c[4]</gate>
		<simgen>nlOi0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_c[5]</gate>
		<simgen>nlOi0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_c[6]</gate>
		<simgen>nlOi0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_c[7]</gate>
		<simgen>nlOi0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_c[8]</gate>
		<simgen>nlOi0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_c[9]</gate>
		<simgen>nlOi0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_c[10]</gate>
		<simgen>nlOi0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_c[11]</gate>
		<simgen>nlOi0il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_c[12]</gate>
		<simgen>nlOi0ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_c[13]</gate>
		<simgen>nlOi00O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_c[14]</gate>
		<simgen>nlOi00l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_c[15]</gate>
		<simgen>nlOi00i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_c[16]</gate>
		<simgen>nlOi01O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_c[17]</gate>
		<simgen>nlOi01l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|add_in_r_c[18]</gate>
		<simgen>nlOi01i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|sign_vec[0]</gate>
		<simgen>nlOi1OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|sign_vec[1]</gate>
		<simgen>nlOi1Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|sign_vec[3]</gate>
		<simgen>nlOi1Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|sgn_2i~regout</gate>
		<simgen>nlOi1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|sgn_2r~regout</gate>
		<simgen>nlOi1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|sign_sel[0]</gate>
		<simgen>nlOi1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|sign_sel[1]</gate>
		<simgen>nlOi1iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|data_val_i~regout</gate>
		<simgen>nlOi1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|offset_counter[0]</gate>
		<simgen>nlOi1ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|offset_counter[1]</gate>
		<simgen>nlOi10O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|offset_counter[2]</gate>
		<simgen>nlOi10l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|offset_counter[3]</gate>
		<simgen>nlOi10i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|offset_counter[4]</gate>
		<simgen>nlOi11O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|offset_counter[5]</gate>
		<simgen>nlOi11l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|offset_counter[6]</gate>
		<simgen>nlOi11i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|offset_counter[7]</gate>
		<simgen>nlO0OOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|\gen_burst_val:delay_val|tdl_arr[0]</gate>
		<simgen>nlO0Oll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|\gen_burst_val:delay_val|tdl_arr[1]</gate>
		<simgen>nlO0Oli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|\gen_burst_val:delay_val|tdl_arr[2]</gate>
		<simgen>nlO0OiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|\gen_burst_val:delay_val|tdl_arr[3]</gate>
		<simgen>nlO0Oil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:lpp|\gen_burst_val:delay_val|tdl_arr[4]</gate>
		<simgen>nlO0Oii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][0]~regout</gate>
		<simgen>nlO0O0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][1]~regout</gate>
		<simgen>nllOOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][2]~regout</gate>
		<simgen>nllOOli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][3]~regout</gate>
		<simgen>nllOOiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][4]~regout</gate>
		<simgen>nllOOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][5]~regout</gate>
		<simgen>nllOOii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][6]~regout</gate>
		<simgen>nllOO0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][7]~regout</gate>
		<simgen>nllOO0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][8]~regout</gate>
		<simgen>nllOO0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][9]~regout</gate>
		<simgen>nllOO1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][10]~regout</gate>
		<simgen>nllOO1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][11]~regout</gate>
		<simgen>nllOO1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][12]~regout</gate>
		<simgen>nllOlOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][13]~regout</gate>
		<simgen>nllOlOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][14]~regout</gate>
		<simgen>nllOlOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][15]~regout</gate>
		<simgen>nllOllO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][16]~regout</gate>
		<simgen>nllOlll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[7][17]~regout</gate>
		<simgen>nllOlli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][0]~regout</gate>
		<simgen>nllOliO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][1]~regout</gate>
		<simgen>nllOlil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][2]~regout</gate>
		<simgen>nllOlii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][3]~regout</gate>
		<simgen>nllOl0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][4]~regout</gate>
		<simgen>nllOl0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][5]~regout</gate>
		<simgen>nllOl0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][6]~regout</gate>
		<simgen>nllOl1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][7]~regout</gate>
		<simgen>nllOl1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][8]~regout</gate>
		<simgen>nllOl1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][9]~regout</gate>
		<simgen>nllOiOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][10]~regout</gate>
		<simgen>nllOiOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][11]~regout</gate>
		<simgen>nllOiOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][12]~regout</gate>
		<simgen>nllOilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][13]~regout</gate>
		<simgen>nllOill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][14]~regout</gate>
		<simgen>nllOili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][15]~regout</gate>
		<simgen>nllOiiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][16]~regout</gate>
		<simgen>nllOiil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][17]~regout</gate>
		<simgen>nllOiii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][0]~regout</gate>
		<simgen>nllOi0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][1]~regout</gate>
		<simgen>nllOi0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][2]~regout</gate>
		<simgen>nllOi0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][3]~regout</gate>
		<simgen>nllOi1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][4]~regout</gate>
		<simgen>nllOi1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][5]~regout</gate>
		<simgen>nllOi1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][6]~regout</gate>
		<simgen>nllO0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][7]~regout</gate>
		<simgen>nllO0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][8]~regout</gate>
		<simgen>nllO0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][9]~regout</gate>
		<simgen>nllO0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][10]~regout</gate>
		<simgen>nllO0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][11]~regout</gate>
		<simgen>nllO0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][12]~regout</gate>
		<simgen>nllO0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][13]~regout</gate>
		<simgen>nllO0il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][14]~regout</gate>
		<simgen>nllO0ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][15]~regout</gate>
		<simgen>nllO00O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][16]~regout</gate>
		<simgen>nllO00l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[5][17]~regout</gate>
		<simgen>nllO00i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][0]~regout</gate>
		<simgen>nllO01O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][1]~regout</gate>
		<simgen>nllO01l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][2]~regout</gate>
		<simgen>nllO01i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][3]~regout</gate>
		<simgen>nllO1OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][4]~regout</gate>
		<simgen>nllO1Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][5]~regout</gate>
		<simgen>nllO1Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][6]~regout</gate>
		<simgen>nllO1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][7]~regout</gate>
		<simgen>nllO1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][8]~regout</gate>
		<simgen>nllO1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][9]~regout</gate>
		<simgen>nllO1iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][10]~regout</gate>
		<simgen>nllO1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][11]~regout</gate>
		<simgen>nllO1ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][12]~regout</gate>
		<simgen>nllO10O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][13]~regout</gate>
		<simgen>nllO10l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][14]~regout</gate>
		<simgen>nllO10i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][15]~regout</gate>
		<simgen>nllO11O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][16]~regout</gate>
		<simgen>nllO11l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[4][17]~regout</gate>
		<simgen>nllO11i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][0]~regout</gate>
		<simgen>nlllOOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][1]~regout</gate>
		<simgen>nlllOOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][2]~regout</gate>
		<simgen>nlllOOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][3]~regout</gate>
		<simgen>nlllOlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][4]~regout</gate>
		<simgen>nlllOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][5]~regout</gate>
		<simgen>nlllOli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][6]~regout</gate>
		<simgen>nlllOiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][7]~regout</gate>
		<simgen>nlllOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][8]~regout</gate>
		<simgen>nlllOii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][9]~regout</gate>
		<simgen>nlllO0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][10]~regout</gate>
		<simgen>nlllO0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][11]~regout</gate>
		<simgen>nlllO0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][12]~regout</gate>
		<simgen>nlllO1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][13]~regout</gate>
		<simgen>nlllO1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][14]~regout</gate>
		<simgen>nlllO1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][15]~regout</gate>
		<simgen>nllllOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][16]~regout</gate>
		<simgen>nllllOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[3][17]~regout</gate>
		<simgen>nllllOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][0]~regout</gate>
		<simgen>nlllllO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][1]~regout</gate>
		<simgen>nllllll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][2]~regout</gate>
		<simgen>nllllli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][3]~regout</gate>
		<simgen>nlllliO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][4]~regout</gate>
		<simgen>nllllil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][5]~regout</gate>
		<simgen>nllllii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][6]~regout</gate>
		<simgen>nllll0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][7]~regout</gate>
		<simgen>nllll0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][8]~regout</gate>
		<simgen>nllll0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][9]~regout</gate>
		<simgen>nllll1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][10]~regout</gate>
		<simgen>nllll1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][11]~regout</gate>
		<simgen>nllll1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][12]~regout</gate>
		<simgen>nllliOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][13]~regout</gate>
		<simgen>nllliOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][14]~regout</gate>
		<simgen>nllliOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][15]~regout</gate>
		<simgen>nlllilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][16]~regout</gate>
		<simgen>nlllill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[2][17]~regout</gate>
		<simgen>nlllili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][0]~regout</gate>
		<simgen>nllliiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][1]~regout</gate>
		<simgen>nllliil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][2]~regout</gate>
		<simgen>nllliii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][3]~regout</gate>
		<simgen>nllli0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][4]~regout</gate>
		<simgen>nllli0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][5]~regout</gate>
		<simgen>nllli0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][6]~regout</gate>
		<simgen>nllli1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][7]~regout</gate>
		<simgen>nllli1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][8]~regout</gate>
		<simgen>nllli1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][9]~regout</gate>
		<simgen>nlll0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][10]~regout</gate>
		<simgen>nlll0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][11]~regout</gate>
		<simgen>nlll0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][12]~regout</gate>
		<simgen>nlll0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][13]~regout</gate>
		<simgen>nlll0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][14]~regout</gate>
		<simgen>nlll0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][15]~regout</gate>
		<simgen>nlll0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][16]~regout</gate>
		<simgen>nlll0il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[1][17]~regout</gate>
		<simgen>nlll0ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][0]~regout</gate>
		<simgen>nlll00O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][1]~regout</gate>
		<simgen>nlll00l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][2]~regout</gate>
		<simgen>nlll00i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][3]~regout</gate>
		<simgen>nlll01O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][4]~regout</gate>
		<simgen>nlll01l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][5]~regout</gate>
		<simgen>nlll01i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][6]~regout</gate>
		<simgen>nlll1OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][7]~regout</gate>
		<simgen>nlll1Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][8]~regout</gate>
		<simgen>nlll1Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][9]~regout</gate>
		<simgen>nlll1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][10]~regout</gate>
		<simgen>nlll1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][11]~regout</gate>
		<simgen>nlll1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][12]~regout</gate>
		<simgen>nlll1iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][13]~regout</gate>
		<simgen>nlll1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][14]~regout</gate>
		<simgen>nlll1ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][15]~regout</gate>
		<simgen>nlll10O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][16]~regout</gate>
		<simgen>nlll10l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[0][17]~regout</gate>
		<simgen>nlll10i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][0]~regout</gate>
		<simgen>nlll11O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][1]~regout</gate>
		<simgen>nllilil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][2]~regout</gate>
		<simgen>nllilii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][3]~regout</gate>
		<simgen>nllil0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][4]~regout</gate>
		<simgen>nllil0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][5]~regout</gate>
		<simgen>nllil0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][0]~regout</gate>
		<simgen>nllil1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][1]~regout</gate>
		<simgen>nllil1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][2]~regout</gate>
		<simgen>nllil1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][3]~regout</gate>
		<simgen>nlliiOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][4]~regout</gate>
		<simgen>nlliiOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][5]~regout</gate>
		<simgen>nlliiOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][0]~regout</gate>
		<simgen>nlliilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][1]~regout</gate>
		<simgen>nlliill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][2]~regout</gate>
		<simgen>nlliili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][3]~regout</gate>
		<simgen>nlliiiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][4]~regout</gate>
		<simgen>nlliiil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][5]~regout</gate>
		<simgen>nlliiii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][0]~regout</gate>
		<simgen>nllii0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][1]~regout</gate>
		<simgen>nllii0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][2]~regout</gate>
		<simgen>nllii0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][3]~regout</gate>
		<simgen>nllii1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][4]~regout</gate>
		<simgen>nllii1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][5]~regout</gate>
		<simgen>nllii1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[0]</gate>
		<simgen>nlli01i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[1]</gate>
		<simgen>nlli1OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[2]</gate>
		<simgen>nlli1Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[3]</gate>
		<simgen>nlli1Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[0]</gate>
		<simgen>nlli1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[1]</gate>
		<simgen>nlli1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[2]</gate>
		<simgen>nlli1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[3]</gate>
		<simgen>nlli1iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[0]</gate>
		<simgen>nlli1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[1]</gate>
		<simgen>nlli1ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[2]</gate>
		<simgen>nlli10O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[3]</gate>
		<simgen>nlli10l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[0]</gate>
		<simgen>nlli10i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[1]</gate>
		<simgen>nlli11O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[2]</gate>
		<simgen>nlli11l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[3]</gate>
		<simgen>nlli11i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|sw[0]</gate>
		<simgen>nll0OOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|sw[1]</gate>
		<simgen>nll0OOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|count[0]</gate>
		<simgen>nll0OOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|count[1]</gate>
		<simgen>nll0OlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|count[2]</gate>
		<simgen>nll0Oll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|count[3]</gate>
		<simgen>nll0Oli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|count[4]</gate>
		<simgen>nll0OiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|count[5]</gate>
		<simgen>nll0Oil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|en_i~regout</gate>
		<simgen>nll0Oii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|en_d~regout</gate>
		<simgen>nll0O0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|\gen_M4K:delay_swd|tdl_arr[4][0]~regout</gate>
		<simgen>nll0lli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|\gen_M4K:delay_swd|tdl_arr[4][1]~regout</gate>
		<simgen>nll0liO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|\gen_M4K:delay_swd|tdl_arr[3][0]~regout</gate>
		<simgen>nll0lil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|\gen_M4K:delay_swd|tdl_arr[3][1]~regout</gate>
		<simgen>nll0lii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|\gen_M4K:delay_swd|tdl_arr[2][0]~regout</gate>
		<simgen>nll0l0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|\gen_M4K:delay_swd|tdl_arr[2][1]~regout</gate>
		<simgen>nll0l0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|\gen_M4K:delay_swd|tdl_arr[1][0]~regout</gate>
		<simgen>nll0l0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|\gen_M4K:delay_swd|tdl_arr[1][1]~regout</gate>
		<simgen>nll0l1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|\gen_M4K:delay_swd|tdl_arr[0][0]~regout</gate>
		<simgen>nll0l1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|\gen_M4K:delay_swd|tdl_arr[0][1]~regout</gate>
		<simgen>nll0l1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|delay_en|tdl_arr[0]</gate>
		<simgen>nll0ili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|delay_en|tdl_arr[1]</gate>
		<simgen>nll0iiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|delay_en|tdl_arr[2]</gate>
		<simgen>nll0iil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|delay_en|tdl_arr[3]</gate>
		<simgen>nll0iii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|\gen_radix_4_last_pass:gen_lpp_addr|delay_en|tdl_arr[4]</gate>
		<simgen>nll0i0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_temp[3]</gate>
		<simgen>nll00Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_temp[2]</gate>
		<simgen>nll00Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_temp[1]</gate>
		<simgen>nll000O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_temp[0]</gate>
		<simgen>nll000l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_temp[4]</gate>
		<simgen>nll000i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_temp[5]</gate>
		<simgen>nll001O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[6][0]~regout</gate>
		<simgen>nll001l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[6][1]~regout</gate>
		<simgen>nll001i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[6][2]~regout</gate>
		<simgen>nll01OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[6][3]~regout</gate>
		<simgen>nll01Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[6][4]~regout</gate>
		<simgen>nll01Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[6][5]~regout</gate>
		<simgen>nll01lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[5][0]~regout</gate>
		<simgen>nll01ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[5][1]~regout</gate>
		<simgen>nll01li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[5][2]~regout</gate>
		<simgen>nll01iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[5][3]~regout</gate>
		<simgen>nll01il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[5][4]~regout</gate>
		<simgen>nll01ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[5][5]~regout</gate>
		<simgen>nll010O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[4][0]~regout</gate>
		<simgen>nll010l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[4][1]~regout</gate>
		<simgen>nll010i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[4][2]~regout</gate>
		<simgen>nll011O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[4][3]~regout</gate>
		<simgen>nll011l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[4][4]~regout</gate>
		<simgen>nll011i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[4][5]~regout</gate>
		<simgen>nll1OOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[3][0]~regout</gate>
		<simgen>nll1OOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[3][1]~regout</gate>
		<simgen>nll1OOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[3][2]~regout</gate>
		<simgen>nll1OlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[3][3]~regout</gate>
		<simgen>nll1Oll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[3][4]~regout</gate>
		<simgen>nll1Oli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[3][5]~regout</gate>
		<simgen>nll1OiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[2][0]~regout</gate>
		<simgen>nll1Oil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[2][1]~regout</gate>
		<simgen>nll1Oii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[2][2]~regout</gate>
		<simgen>nll1O0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[2][3]~regout</gate>
		<simgen>nll1O0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[2][4]~regout</gate>
		<simgen>nll1O0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[2][5]~regout</gate>
		<simgen>nll1O1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[1][0]~regout</gate>
		<simgen>nll1O1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[1][1]~regout</gate>
		<simgen>nll1O1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[1][2]~regout</gate>
		<simgen>nll1lOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[1][3]~regout</gate>
		<simgen>nll1lOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[1][4]~regout</gate>
		<simgen>nll1lOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[1][5]~regout</gate>
		<simgen>nll1llO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[0][0]~regout</gate>
		<simgen>nll1lll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[0][1]~regout</gate>
		<simgen>nll1lli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[0][2]~regout</gate>
		<simgen>nll1liO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[0][3]~regout</gate>
		<simgen>nll1lil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[0][4]~regout</gate>
		<simgen>nll1lii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|twid_factors|twad_tdl[0][5]~regout</gate>
		<simgen>nll1l0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpc|slb_last[0]</gate>
		<simgen>nll110i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpc|slb_last[1]</gate>
		<simgen>nll111O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpc|slb_last[2]</gate>
		<simgen>nll111l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpc|blk_exp[0]</gate>
		<simgen>nll111i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpc|blk_exp[1]</gate>
		<simgen>nliOOOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpc|blk_exp[2]</gate>
		<simgen>nliOOOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpc|blk_exp[3]</gate>
		<simgen>nliOOOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpc|blk_exp[4]</gate>
		<simgen>nliOOlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpc|blk_exp[5]</gate>
		<simgen>nliOOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpc|blk_exp_acc[0]</gate>
		<simgen>nliOOli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpc|blk_exp_acc[1]</gate>
		<simgen>nliOOiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpc|blk_exp_acc[2]</gate>
		<simgen>nliOOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpc|blk_exp_acc[3]</gate>
		<simgen>nliOOii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpc|blk_exp_acc[4]</gate>
		<simgen>nliOO0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpc|blk_exp_acc[5]</gate>
		<simgen>nliOO0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpc|\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[0]</gate>
		<simgen>nliOliO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpc|\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[1]</gate>
		<simgen>nliOlil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpc|\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[2]</gate>
		<simgen>nliOlii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpc|\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[3]</gate>
		<simgen>nliOl0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpc|\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[4]</gate>
		<simgen>nliOl0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpc|\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[5]</gate>
		<simgen>nliOl0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpc|\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[6]</gate>
		<simgen>nliOl1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpc|\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[7]</gate>
		<simgen>nliOl1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpc|\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[8]</gate>
		<simgen>nliOl1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpc|\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[9]</gate>
		<simgen>nliOiOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_blk_done|tdl_arr[0]</gate>
		<simgen>nliOiOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_blk_done|tdl_arr[1]</gate>
		<simgen>nliOiOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_blk_done|tdl_arr[2]</gate>
		<simgen>nliOilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_blk_done|tdl_arr[3]</gate>
		<simgen>nliOill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_blk_done|tdl_arr[4]</gate>
		<simgen>nliOili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_blk_done|tdl_arr[5]</gate>
		<simgen>nliOiiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_blk_done|tdl_arr[6]</gate>
		<simgen>nliOiil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_blk_done|tdl_arr[7]</gate>
		<simgen>nliOiii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_blk_done|tdl_arr[8]</gate>
		<simgen>nliOi0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_blk_done|tdl_arr[9]</gate>
		<simgen>nliOi0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_blk_done|tdl_arr[10]</gate>
		<simgen>nliOi0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_blk_done|tdl_arr[11]</gate>
		<simgen>nliOi1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_blk_done|tdl_arr[12]</gate>
		<simgen>nliOi1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_blk_done|tdl_arr[13]</gate>
		<simgen>nliOi1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_blk_done|tdl_arr[14]</gate>
		<simgen>nliO0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_blk_done|tdl_arr[15]</gate>
		<simgen>nliO0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_blk_done|tdl_arr[16]</gate>
		<simgen>nliO0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_blk_done|tdl_arr[17]</gate>
		<simgen>nliO0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_blk_done|tdl_arr[18]</gate>
		<simgen>nliO0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_blk_done|tdl_arr[19]</gate>
		<simgen>nliO0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_blk_done|tdl_arr[20]</gate>
		<simgen>nliO0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_blk_done|tdl_arr[21]</gate>
		<simgen>nliO0il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_blk_done|tdl_arr[22]</gate>
		<simgen>nliO0ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_blk_done|tdl_arr[23]</gate>
		<simgen>nliO00O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][1][7]~regout</gate>
		<simgen>nliO00l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][1][6]~regout</gate>
		<simgen>nliO00i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][1][5]~regout</gate>
		<simgen>nliO1OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][1][4]~regout</gate>
		<simgen>nliO1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][1][3]~regout</gate>
		<simgen>nliO1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][1][2]~regout</gate>
		<simgen>nliO10l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][1][1]~regout</gate>
		<simgen>nliO11i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][1][0]~regout</gate>
		<simgen>nlilOOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][1][8]~regout</gate>
		<simgen>nl000Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][1][9]~regout</gate>
		<simgen>nl000lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][1][10]~regout</gate>
		<simgen>nl000ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][1][11]~regout</gate>
		<simgen>nl000li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][1][12]~regout</gate>
		<simgen>nl000iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][1][13]~regout</gate>
		<simgen>nl000il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][1][14]~regout</gate>
		<simgen>nl000ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][1][15]~regout</gate>
		<simgen>nl0000O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][1][16]~regout</gate>
		<simgen>nl0000l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][1][17]~regout</gate>
		<simgen>nl0000i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][0][0]~regout</gate>
		<simgen>nl0001O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][0][1]~regout</gate>
		<simgen>nl0001l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][0][2]~regout</gate>
		<simgen>nl0001i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][0][3]~regout</gate>
		<simgen>nl001OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][0][4]~regout</gate>
		<simgen>nl001Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][0][5]~regout</gate>
		<simgen>nl001Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][0][6]~regout</gate>
		<simgen>nl001lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][0][7]~regout</gate>
		<simgen>nl001ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][0][8]~regout</gate>
		<simgen>nl001li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][0][9]~regout</gate>
		<simgen>nl001iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][0][10]~regout</gate>
		<simgen>nl001il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][0][11]~regout</gate>
		<simgen>nl001ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][0][12]~regout</gate>
		<simgen>nl0010O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][0][13]~regout</gate>
		<simgen>nl0010l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][0][14]~regout</gate>
		<simgen>nl0010i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][0][15]~regout</gate>
		<simgen>nl0011O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][0][16]~regout</gate>
		<simgen>nl0011l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[6][0][17]~regout</gate>
		<simgen>nl0011i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][1][0]~regout</gate>
		<simgen>nl01OOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][1][1]~regout</gate>
		<simgen>nl01OOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][1][2]~regout</gate>
		<simgen>nl01OOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][1][3]~regout</gate>
		<simgen>nl01OlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][1][4]~regout</gate>
		<simgen>nl01Oll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][1][5]~regout</gate>
		<simgen>nl01Oli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][1][6]~regout</gate>
		<simgen>nl01OiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][1][7]~regout</gate>
		<simgen>nl01Oil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][1][8]~regout</gate>
		<simgen>nl01Oii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][1][9]~regout</gate>
		<simgen>nl01O0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][1][10]~regout</gate>
		<simgen>nl01O0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][1][11]~regout</gate>
		<simgen>nl01O0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][1][12]~regout</gate>
		<simgen>nl01O1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][1][13]~regout</gate>
		<simgen>nl01O1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][1][14]~regout</gate>
		<simgen>nl01O1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][1][15]~regout</gate>
		<simgen>nl01lOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][1][16]~regout</gate>
		<simgen>nl01lOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][1][17]~regout</gate>
		<simgen>nl01lOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][0][0]~regout</gate>
		<simgen>nl01llO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][0][1]~regout</gate>
		<simgen>nl01lll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][0][2]~regout</gate>
		<simgen>nl01lli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][0][3]~regout</gate>
		<simgen>nl01liO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][0][4]~regout</gate>
		<simgen>nl01lil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][0][5]~regout</gate>
		<simgen>nl01lii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][0][6]~regout</gate>
		<simgen>nl01l0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][0][7]~regout</gate>
		<simgen>nl01l0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][0][8]~regout</gate>
		<simgen>nl01l0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][0][9]~regout</gate>
		<simgen>nl01l1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][0][10]~regout</gate>
		<simgen>nl01l1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][0][11]~regout</gate>
		<simgen>nl01l1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][0][12]~regout</gate>
		<simgen>nl01iOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][0][13]~regout</gate>
		<simgen>nl01iOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][0][14]~regout</gate>
		<simgen>nl01iOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][0][15]~regout</gate>
		<simgen>nl01ilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][0][16]~regout</gate>
		<simgen>nl01ill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[5][0][17]~regout</gate>
		<simgen>nl01ili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][1][0]~regout</gate>
		<simgen>nl01iiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][1][1]~regout</gate>
		<simgen>nl01iil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][1][2]~regout</gate>
		<simgen>nl01iii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][1][3]~regout</gate>
		<simgen>nl01i0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][1][4]~regout</gate>
		<simgen>nl01i0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][1][5]~regout</gate>
		<simgen>nl01i0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][1][6]~regout</gate>
		<simgen>nl01i1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][1][7]~regout</gate>
		<simgen>nl01i1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][1][8]~regout</gate>
		<simgen>nl01i1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][1][9]~regout</gate>
		<simgen>nl010OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][1][10]~regout</gate>
		<simgen>nl010Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][1][11]~regout</gate>
		<simgen>nl010Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][1][12]~regout</gate>
		<simgen>nl010lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][1][13]~regout</gate>
		<simgen>nl010ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][1][14]~regout</gate>
		<simgen>nl010li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][1][15]~regout</gate>
		<simgen>nl010iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][1][16]~regout</gate>
		<simgen>nl010il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][1][17]~regout</gate>
		<simgen>nl010ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][0][0]~regout</gate>
		<simgen>nl0100O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][0][1]~regout</gate>
		<simgen>nl0100l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][0][2]~regout</gate>
		<simgen>nl0100i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][0][3]~regout</gate>
		<simgen>nl0101O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][0][4]~regout</gate>
		<simgen>nl0101l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][0][5]~regout</gate>
		<simgen>nl0101i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][0][6]~regout</gate>
		<simgen>nl011OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][0][7]~regout</gate>
		<simgen>nl011Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][0][8]~regout</gate>
		<simgen>nl011Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][0][9]~regout</gate>
		<simgen>nl011lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][0][10]~regout</gate>
		<simgen>nl011ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][0][11]~regout</gate>
		<simgen>nl011li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][0][12]~regout</gate>
		<simgen>nl011iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][0][13]~regout</gate>
		<simgen>nl011il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][0][14]~regout</gate>
		<simgen>nl011ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][0][15]~regout</gate>
		<simgen>nl0110O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][0][16]~regout</gate>
		<simgen>nl0110l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[4][0][17]~regout</gate>
		<simgen>nl0110i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][1][0]~regout</gate>
		<simgen>nl0111O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][1][1]~regout</gate>
		<simgen>nl0111l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][1][2]~regout</gate>
		<simgen>nl0111i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][1][3]~regout</gate>
		<simgen>nl1OOOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][1][4]~regout</gate>
		<simgen>nl1OOOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][1][5]~regout</gate>
		<simgen>nl1OOOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][1][6]~regout</gate>
		<simgen>nl1OOlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][1][7]~regout</gate>
		<simgen>nl1OOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][1][8]~regout</gate>
		<simgen>nl1OOli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][1][9]~regout</gate>
		<simgen>nl1OOiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][1][10]~regout</gate>
		<simgen>nl1OOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][1][11]~regout</gate>
		<simgen>nl1OOii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][1][12]~regout</gate>
		<simgen>nl1OO0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][1][13]~regout</gate>
		<simgen>nl1OO0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][1][14]~regout</gate>
		<simgen>nl1OO0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][1][15]~regout</gate>
		<simgen>nl1OO1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][1][16]~regout</gate>
		<simgen>nl1OO1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][1][17]~regout</gate>
		<simgen>nl1OO1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][0][0]~regout</gate>
		<simgen>nl1OlOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][0][1]~regout</gate>
		<simgen>nl1OlOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][0][2]~regout</gate>
		<simgen>nl1OlOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][0][3]~regout</gate>
		<simgen>nl1OllO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][0][4]~regout</gate>
		<simgen>nl1Olll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][0][5]~regout</gate>
		<simgen>nl1Olli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][0][6]~regout</gate>
		<simgen>nl1OliO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][0][7]~regout</gate>
		<simgen>nl1Olil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][0][8]~regout</gate>
		<simgen>nl1Olii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][0][9]~regout</gate>
		<simgen>nl1Ol0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][0][10]~regout</gate>
		<simgen>nl1Ol0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][0][11]~regout</gate>
		<simgen>nl1Ol0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][0][12]~regout</gate>
		<simgen>nl1Ol1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][0][13]~regout</gate>
		<simgen>nl1Ol1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][0][14]~regout</gate>
		<simgen>nl1Ol1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][0][15]~regout</gate>
		<simgen>nl1OiOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][0][16]~regout</gate>
		<simgen>nl1OiOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[3][0][17]~regout</gate>
		<simgen>nl1OiOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][1][0]~regout</gate>
		<simgen>nl1OilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][1][1]~regout</gate>
		<simgen>nl1Oill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][1][2]~regout</gate>
		<simgen>nl1Oili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][1][3]~regout</gate>
		<simgen>nl1OiiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][1][4]~regout</gate>
		<simgen>nl1Oiil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][1][5]~regout</gate>
		<simgen>nl1Oiii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][1][6]~regout</gate>
		<simgen>nl1Oi0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][1][7]~regout</gate>
		<simgen>nl1Oi0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][1][8]~regout</gate>
		<simgen>nl1Oi0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][1][9]~regout</gate>
		<simgen>nl1Oi1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][1][10]~regout</gate>
		<simgen>nl1Oi1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][1][11]~regout</gate>
		<simgen>nl1Oi1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][1][12]~regout</gate>
		<simgen>nl1O0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][1][13]~regout</gate>
		<simgen>nl1O0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][1][14]~regout</gate>
		<simgen>nl1O0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][1][15]~regout</gate>
		<simgen>nl1O0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][1][16]~regout</gate>
		<simgen>nl1O0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][1][17]~regout</gate>
		<simgen>nl1O0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][0][0]~regout</gate>
		<simgen>nl1O0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][0][1]~regout</gate>
		<simgen>nl1O0il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][0][2]~regout</gate>
		<simgen>nl1O0ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][0][3]~regout</gate>
		<simgen>nl1O00O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][0][4]~regout</gate>
		<simgen>nl1O00l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][0][5]~regout</gate>
		<simgen>nl1O00i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][0][6]~regout</gate>
		<simgen>nl1O01O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][0][7]~regout</gate>
		<simgen>nl1O01l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][0][8]~regout</gate>
		<simgen>nl1O01i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][0][9]~regout</gate>
		<simgen>nl1O1OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][0][10]~regout</gate>
		<simgen>nl1O1Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][0][11]~regout</gate>
		<simgen>nl1O1Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][0][12]~regout</gate>
		<simgen>nl1O1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][0][13]~regout</gate>
		<simgen>nl1O1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][0][14]~regout</gate>
		<simgen>nl1O1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][0][15]~regout</gate>
		<simgen>nl1O1iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][0][16]~regout</gate>
		<simgen>nl1O1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[2][0][17]~regout</gate>
		<simgen>nl1O1ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][1][0]~regout</gate>
		<simgen>nl1O10O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][1][1]~regout</gate>
		<simgen>nl1O10l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][1][2]~regout</gate>
		<simgen>nl1O10i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][1][3]~regout</gate>
		<simgen>nl1O11O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][1][4]~regout</gate>
		<simgen>nl1O11l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][1][5]~regout</gate>
		<simgen>nl1O11i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][1][6]~regout</gate>
		<simgen>nl1lOOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][1][7]~regout</gate>
		<simgen>nl1lOOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][1][8]~regout</gate>
		<simgen>nl1lOOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][1][9]~regout</gate>
		<simgen>nl1lOlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][1][10]~regout</gate>
		<simgen>nl1lOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][1][11]~regout</gate>
		<simgen>nl1lOli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][1][12]~regout</gate>
		<simgen>nl1lOiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][1][13]~regout</gate>
		<simgen>nl1lOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][1][14]~regout</gate>
		<simgen>nl1lOii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][1][15]~regout</gate>
		<simgen>nl1lO0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][1][16]~regout</gate>
		<simgen>nl1lO0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][1][17]~regout</gate>
		<simgen>nl1lO0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][0][0]~regout</gate>
		<simgen>nl1lO1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][0][1]~regout</gate>
		<simgen>nl1lO1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][0][2]~regout</gate>
		<simgen>nl1lO1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][0][3]~regout</gate>
		<simgen>nl1llOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][0][4]~regout</gate>
		<simgen>nl1llOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][0][5]~regout</gate>
		<simgen>nl1llOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][0][6]~regout</gate>
		<simgen>nl1lllO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][0][7]~regout</gate>
		<simgen>nl1llll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][0][8]~regout</gate>
		<simgen>nl1llli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][0][9]~regout</gate>
		<simgen>nl1lliO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][0][10]~regout</gate>
		<simgen>nl1llil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][0][11]~regout</gate>
		<simgen>nl1llii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][0][12]~regout</gate>
		<simgen>nl1ll0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][0][13]~regout</gate>
		<simgen>nl1ll0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][0][14]~regout</gate>
		<simgen>nl1ll0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][0][15]~regout</gate>
		<simgen>nl1ll1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][0][16]~regout</gate>
		<simgen>nl1ll1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[1][0][17]~regout</gate>
		<simgen>nl1ll1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][1][0]~regout</gate>
		<simgen>nl1liOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][1][1]~regout</gate>
		<simgen>nl1liOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][1][2]~regout</gate>
		<simgen>nl1liOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][1][3]~regout</gate>
		<simgen>nl1lilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][1][4]~regout</gate>
		<simgen>nl1lill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][1][5]~regout</gate>
		<simgen>nl1lili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][1][6]~regout</gate>
		<simgen>nl1liiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][1][7]~regout</gate>
		<simgen>nl1liil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][1][8]~regout</gate>
		<simgen>nl1liii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][1][9]~regout</gate>
		<simgen>nl1li0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][1][10]~regout</gate>
		<simgen>nl1li0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][1][11]~regout</gate>
		<simgen>nl1li0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][1][12]~regout</gate>
		<simgen>nl1li1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][1][13]~regout</gate>
		<simgen>nl1li1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][1][14]~regout</gate>
		<simgen>nl1li1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][1][15]~regout</gate>
		<simgen>nl1l0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][1][16]~regout</gate>
		<simgen>nl1l0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][1][17]~regout</gate>
		<simgen>nl1l0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][0][0]~regout</gate>
		<simgen>nl1l0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][0][1]~regout</gate>
		<simgen>nl1l0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][0][2]~regout</gate>
		<simgen>nl1l0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][0][3]~regout</gate>
		<simgen>nl1l0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][0][4]~regout</gate>
		<simgen>nl1l0il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][0][5]~regout</gate>
		<simgen>nl1l0ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][0][6]~regout</gate>
		<simgen>nl1l00O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][0][7]~regout</gate>
		<simgen>nl1l00l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][0][8]~regout</gate>
		<simgen>nl1l00i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][0][9]~regout</gate>
		<simgen>nl1l01O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][0][10]~regout</gate>
		<simgen>nl1l01l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][0][11]~regout</gate>
		<simgen>nl1l01i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][0][12]~regout</gate>
		<simgen>nl1l1OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][0][13]~regout</gate>
		<simgen>nl1l1Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][0][14]~regout</gate>
		<simgen>nl1l1Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][0][15]~regout</gate>
		<simgen>nl1l1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][0][16]~regout</gate>
		<simgen>nl1l1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|reg_no_twiddle[0][0][17]~regout</gate>
		<simgen>nl1l1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][1][0]~regout</gate>
		<simgen>nl1l1iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][1][1]~regout</gate>
		<simgen>nl1l1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][1][2]~regout</gate>
		<simgen>nl1l1ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][1][3]~regout</gate>
		<simgen>nl1l10O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][1][4]~regout</gate>
		<simgen>nl1l10l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][1][5]~regout</gate>
		<simgen>nl1l10i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][1][6]~regout</gate>
		<simgen>nl1l11O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][1][7]~regout</gate>
		<simgen>nl1l11l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][1][8]~regout</gate>
		<simgen>nl1l11i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][1][9]~regout</gate>
		<simgen>nl1iOOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][1][10]~regout</gate>
		<simgen>nl1iOOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][1][11]~regout</gate>
		<simgen>nl1iOOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][1][12]~regout</gate>
		<simgen>nl1iOlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][1][13]~regout</gate>
		<simgen>nl1iOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][1][14]~regout</gate>
		<simgen>nl1iOli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][1][15]~regout</gate>
		<simgen>nl1iOiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][1][16]~regout</gate>
		<simgen>nl1iOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][1][17]~regout</gate>
		<simgen>nl1iOii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][1][18]~regout</gate>
		<simgen>nl1iO0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][1][19]~regout</gate>
		<simgen>nl1iO0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][0][0]~regout</gate>
		<simgen>nl1iO0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][0][1]~regout</gate>
		<simgen>nl1iO1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][0][2]~regout</gate>
		<simgen>nl1iO1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][0][3]~regout</gate>
		<simgen>nl1iO1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][0][4]~regout</gate>
		<simgen>nl1ilOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][0][5]~regout</gate>
		<simgen>nl1ilOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][0][6]~regout</gate>
		<simgen>nl1ilOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][0][7]~regout</gate>
		<simgen>nl1illO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][0][8]~regout</gate>
		<simgen>nl1illl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][0][9]~regout</gate>
		<simgen>nl1illi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][0][10]~regout</gate>
		<simgen>nl1iliO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][0][11]~regout</gate>
		<simgen>nl1ilil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][0][12]~regout</gate>
		<simgen>nl1ilii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][0][13]~regout</gate>
		<simgen>nl1il0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][0][14]~regout</gate>
		<simgen>nl1il0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][0][15]~regout</gate>
		<simgen>nl1il0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][0][16]~regout</gate>
		<simgen>nl1il1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][0][17]~regout</gate>
		<simgen>nl1il1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][0][18]~regout</gate>
		<simgen>nl1il1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[3][0][19]~regout</gate>
		<simgen>nl1iiOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][1][0]~regout</gate>
		<simgen>nl1iiOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][1][1]~regout</gate>
		<simgen>nl1iiOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][1][2]~regout</gate>
		<simgen>nl1iilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][1][3]~regout</gate>
		<simgen>nl1iill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][1][4]~regout</gate>
		<simgen>nl1iili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][1][5]~regout</gate>
		<simgen>nl1iiiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][1][6]~regout</gate>
		<simgen>nl1iiil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][1][7]~regout</gate>
		<simgen>nl1iiii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][1][8]~regout</gate>
		<simgen>nl1ii0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][1][9]~regout</gate>
		<simgen>nl1ii0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][1][10]~regout</gate>
		<simgen>nl1ii0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][1][11]~regout</gate>
		<simgen>nl1ii1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][1][12]~regout</gate>
		<simgen>nl1ii1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][1][13]~regout</gate>
		<simgen>nl1ii1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][1][14]~regout</gate>
		<simgen>nl1i0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][1][15]~regout</gate>
		<simgen>nl1i0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][1][16]~regout</gate>
		<simgen>nl1i0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][1][17]~regout</gate>
		<simgen>nl1i0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][1][18]~regout</gate>
		<simgen>nl1i0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][1][19]~regout</gate>
		<simgen>nl1i0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][0][0]~regout</gate>
		<simgen>nl1i0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][0][1]~regout</gate>
		<simgen>nl1i0il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][0][2]~regout</gate>
		<simgen>nl1i0ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][0][3]~regout</gate>
		<simgen>nl1i00O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][0][4]~regout</gate>
		<simgen>nl1i00l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][0][5]~regout</gate>
		<simgen>nl1i00i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][0][6]~regout</gate>
		<simgen>nl1i01O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][0][7]~regout</gate>
		<simgen>nl1i01l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][0][8]~regout</gate>
		<simgen>nl1i01i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][0][9]~regout</gate>
		<simgen>nl1i1OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][0][10]~regout</gate>
		<simgen>nl1i1Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][0][11]~regout</gate>
		<simgen>nl1i1Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][0][12]~regout</gate>
		<simgen>nl1i1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][0][13]~regout</gate>
		<simgen>nl1i1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][0][14]~regout</gate>
		<simgen>nl1i1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][0][15]~regout</gate>
		<simgen>nl1i1iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][0][16]~regout</gate>
		<simgen>nl1i1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][0][17]~regout</gate>
		<simgen>nl1i1ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][0][18]~regout</gate>
		<simgen>nl1i10O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[2][0][19]~regout</gate>
		<simgen>nl1i10l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][1][0]~regout</gate>
		<simgen>nl1i10i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][1][1]~regout</gate>
		<simgen>nl1i11O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][1][2]~regout</gate>
		<simgen>nl1i11l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][1][3]~regout</gate>
		<simgen>nl1i11i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][1][4]~regout</gate>
		<simgen>nl10OOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][1][5]~regout</gate>
		<simgen>nl10OOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][1][6]~regout</gate>
		<simgen>nl10OOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][1][7]~regout</gate>
		<simgen>nl10OlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][1][8]~regout</gate>
		<simgen>nl10Oll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][1][9]~regout</gate>
		<simgen>nl10Oli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][1][10]~regout</gate>
		<simgen>nl10OiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][1][11]~regout</gate>
		<simgen>nl10Oil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][1][12]~regout</gate>
		<simgen>nl10Oii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][1][13]~regout</gate>
		<simgen>nl10O0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][1][14]~regout</gate>
		<simgen>nl10O0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][1][15]~regout</gate>
		<simgen>nl10O0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][1][16]~regout</gate>
		<simgen>nl10O1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][1][17]~regout</gate>
		<simgen>nl10O1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][1][18]~regout</gate>
		<simgen>nl10O1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][1][19]~regout</gate>
		<simgen>nl10lOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][0][0]~regout</gate>
		<simgen>nl10lOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][0][1]~regout</gate>
		<simgen>nl10lOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][0][2]~regout</gate>
		<simgen>nl10llO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][0][3]~regout</gate>
		<simgen>nl10lll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][0][4]~regout</gate>
		<simgen>nl10lli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][0][5]~regout</gate>
		<simgen>nl10liO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][0][6]~regout</gate>
		<simgen>nl10lil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][0][7]~regout</gate>
		<simgen>nl10lii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][0][8]~regout</gate>
		<simgen>nl10l0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][0][9]~regout</gate>
		<simgen>nl10l0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][0][10]~regout</gate>
		<simgen>nl10l0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][0][11]~regout</gate>
		<simgen>nl10l1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][0][12]~regout</gate>
		<simgen>nl10l1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][0][13]~regout</gate>
		<simgen>nl10l1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][0][14]~regout</gate>
		<simgen>nl10iOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][0][15]~regout</gate>
		<simgen>nl10iOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][0][16]~regout</gate>
		<simgen>nl10iOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][0][17]~regout</gate>
		<simgen>nl10ilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][0][18]~regout</gate>
		<simgen>nl10ill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[1][0][19]~regout</gate>
		<simgen>nl10ili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][1][0]~regout</gate>
		<simgen>nl10iiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][1][1]~regout</gate>
		<simgen>nl10iil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][1][2]~regout</gate>
		<simgen>nl10iii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][1][3]~regout</gate>
		<simgen>nl10i0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][1][4]~regout</gate>
		<simgen>nl10i0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][1][5]~regout</gate>
		<simgen>nl10i0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][1][6]~regout</gate>
		<simgen>nl10i1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][1][7]~regout</gate>
		<simgen>nl10i1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][1][8]~regout</gate>
		<simgen>nl10i1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][1][9]~regout</gate>
		<simgen>nl100OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][1][10]~regout</gate>
		<simgen>nl100Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][1][11]~regout</gate>
		<simgen>nl100Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][1][12]~regout</gate>
		<simgen>nl100lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][1][13]~regout</gate>
		<simgen>nl100ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][1][14]~regout</gate>
		<simgen>nl100li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][1][15]~regout</gate>
		<simgen>nl100iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][1][16]~regout</gate>
		<simgen>nl100il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][1][17]~regout</gate>
		<simgen>nl100ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][1][18]~regout</gate>
		<simgen>nl1000O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][1][19]~regout</gate>
		<simgen>nl1000l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][0][0]~regout</gate>
		<simgen>nl1000i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][0][1]~regout</gate>
		<simgen>nl1001O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][0][2]~regout</gate>
		<simgen>nl1001l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][0][3]~regout</gate>
		<simgen>nl1001i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][0][4]~regout</gate>
		<simgen>nl101OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][0][5]~regout</gate>
		<simgen>nl101Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][0][6]~regout</gate>
		<simgen>nl101Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][0][7]~regout</gate>
		<simgen>nl101lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][0][8]~regout</gate>
		<simgen>nl101ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][0][9]~regout</gate>
		<simgen>nl101li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][0][10]~regout</gate>
		<simgen>nl101iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][0][11]~regout</gate>
		<simgen>nl101il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][0][12]~regout</gate>
		<simgen>nl101ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][0][13]~regout</gate>
		<simgen>nl1010O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][0][14]~regout</gate>
		<simgen>nl1010l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][0][15]~regout</gate>
		<simgen>nl1010i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][0][16]~regout</gate>
		<simgen>nl1011O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][0][17]~regout</gate>
		<simgen>nl1011l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][0][18]~regout</gate>
		<simgen>nl1011i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st2[0][0][19]~regout</gate>
		<simgen>nl11OOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][1][0]~regout</gate>
		<simgen>nl11OOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][1][1]~regout</gate>
		<simgen>nl11OOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][1][2]~regout</gate>
		<simgen>nl11OlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][1][3]~regout</gate>
		<simgen>nl11Oll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][1][4]~regout</gate>
		<simgen>nl11Oli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][1][5]~regout</gate>
		<simgen>nl11OiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][1][6]~regout</gate>
		<simgen>nl11Oil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][1][7]~regout</gate>
		<simgen>nl11Oii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][1][8]~regout</gate>
		<simgen>nl11O0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][1][9]~regout</gate>
		<simgen>nl11O0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][1][10]~regout</gate>
		<simgen>nl11O0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][1][11]~regout</gate>
		<simgen>nl11O1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][1][12]~regout</gate>
		<simgen>nl11O1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][1][13]~regout</gate>
		<simgen>nl11O1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][1][14]~regout</gate>
		<simgen>nl11lOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][1][15]~regout</gate>
		<simgen>nl11lOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][1][16]~regout</gate>
		<simgen>nl11lOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][1][17]~regout</gate>
		<simgen>nl11llO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][1][18]~regout</gate>
		<simgen>nl11lll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][0][0]~regout</gate>
		<simgen>nl11lli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][0][1]~regout</gate>
		<simgen>nl11liO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][0][2]~regout</gate>
		<simgen>nl11lil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][0][3]~regout</gate>
		<simgen>nl11lii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][0][4]~regout</gate>
		<simgen>nl11l0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][0][5]~regout</gate>
		<simgen>nl11l0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][0][6]~regout</gate>
		<simgen>nl11l0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][0][7]~regout</gate>
		<simgen>nl11l1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][0][8]~regout</gate>
		<simgen>nl11l1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][0][9]~regout</gate>
		<simgen>nl11l1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][0][10]~regout</gate>
		<simgen>nl11iOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][0][11]~regout</gate>
		<simgen>nl11iOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][0][12]~regout</gate>
		<simgen>nl11iOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][0][13]~regout</gate>
		<simgen>nl11ilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][0][14]~regout</gate>
		<simgen>nl11ill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][0][15]~regout</gate>
		<simgen>nl11ili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][0][16]~regout</gate>
		<simgen>nl11iiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][0][17]~regout</gate>
		<simgen>nl11iil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[3][0][18]~regout</gate>
		<simgen>nl11iii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][1][0]~regout</gate>
		<simgen>nl11i0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][1][1]~regout</gate>
		<simgen>nl11i0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][1][2]~regout</gate>
		<simgen>nl11i0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][1][3]~regout</gate>
		<simgen>nl11i1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][1][4]~regout</gate>
		<simgen>nl11i1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][1][5]~regout</gate>
		<simgen>nl11i1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][1][6]~regout</gate>
		<simgen>nl110OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][1][7]~regout</gate>
		<simgen>nl110Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][1][8]~regout</gate>
		<simgen>nl110Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][1][9]~regout</gate>
		<simgen>nl110lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][1][10]~regout</gate>
		<simgen>nl110ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][1][11]~regout</gate>
		<simgen>nl110li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][1][12]~regout</gate>
		<simgen>nl110iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][1][13]~regout</gate>
		<simgen>nl110il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][1][14]~regout</gate>
		<simgen>nl110ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][1][15]~regout</gate>
		<simgen>nl1100O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][1][16]~regout</gate>
		<simgen>nl1100l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][1][17]~regout</gate>
		<simgen>nl1100i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][1][18]~regout</gate>
		<simgen>nl1101O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][0][0]~regout</gate>
		<simgen>nl1101l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][0][1]~regout</gate>
		<simgen>nl1101i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][0][2]~regout</gate>
		<simgen>nl111OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][0][3]~regout</gate>
		<simgen>nl111Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][0][4]~regout</gate>
		<simgen>nl111Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][0][5]~regout</gate>
		<simgen>nl111lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][0][6]~regout</gate>
		<simgen>nl111ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][0][7]~regout</gate>
		<simgen>nl111li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][0][8]~regout</gate>
		<simgen>nl111iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][0][9]~regout</gate>
		<simgen>nl111il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][0][10]~regout</gate>
		<simgen>nl111ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][0][11]~regout</gate>
		<simgen>nl1110O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][0][12]~regout</gate>
		<simgen>nl1110l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][0][13]~regout</gate>
		<simgen>nl1110i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][0][14]~regout</gate>
		<simgen>nl1111O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][0][15]~regout</gate>
		<simgen>nl1111l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][0][16]~regout</gate>
		<simgen>nl1111i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][0][17]~regout</gate>
		<simgen>niOOOOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[2][0][18]~regout</gate>
		<simgen>niOOOOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][1][0]~regout</gate>
		<simgen>niOOOOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][1][1]~regout</gate>
		<simgen>niOOOlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][1][2]~regout</gate>
		<simgen>niOOOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][1][3]~regout</gate>
		<simgen>niOOOli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][1][4]~regout</gate>
		<simgen>niOOOiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][1][5]~regout</gate>
		<simgen>niOOOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][1][6]~regout</gate>
		<simgen>niOOOii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][1][7]~regout</gate>
		<simgen>niOOO0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][1][8]~regout</gate>
		<simgen>niOOO0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][1][9]~regout</gate>
		<simgen>niOOO0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][1][10]~regout</gate>
		<simgen>niOOO1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][1][11]~regout</gate>
		<simgen>niOOO1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][1][12]~regout</gate>
		<simgen>niOOO1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][1][13]~regout</gate>
		<simgen>niOOlOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][1][14]~regout</gate>
		<simgen>niOOlOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][1][15]~regout</gate>
		<simgen>niOOlOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][1][16]~regout</gate>
		<simgen>niOOllO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][1][17]~regout</gate>
		<simgen>niOOlll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][1][18]~regout</gate>
		<simgen>niOOlli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][0][0]~regout</gate>
		<simgen>niOOliO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][0][1]~regout</gate>
		<simgen>niOOlil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][0][2]~regout</gate>
		<simgen>niOOlii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][0][3]~regout</gate>
		<simgen>niOOl0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][0][4]~regout</gate>
		<simgen>niOOl0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][0][5]~regout</gate>
		<simgen>niOOl0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][0][6]~regout</gate>
		<simgen>niOOl1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][0][7]~regout</gate>
		<simgen>niOOl1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][0][8]~regout</gate>
		<simgen>niOOl1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][0][9]~regout</gate>
		<simgen>niOOiOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][0][10]~regout</gate>
		<simgen>niOOiOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][0][11]~regout</gate>
		<simgen>niOOiOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][0][12]~regout</gate>
		<simgen>niOOilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][0][13]~regout</gate>
		<simgen>niOOill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][0][14]~regout</gate>
		<simgen>niOOili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][0][15]~regout</gate>
		<simgen>niOOiiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][0][16]~regout</gate>
		<simgen>niOOiil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][0][17]~regout</gate>
		<simgen>niOOiii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[1][0][18]~regout</gate>
		<simgen>niOOi0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][1][0]~regout</gate>
		<simgen>niOOi0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][1][1]~regout</gate>
		<simgen>niOOi0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][1][2]~regout</gate>
		<simgen>niOOi1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][1][3]~regout</gate>
		<simgen>niOOi1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][1][4]~regout</gate>
		<simgen>niOOi1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][1][5]~regout</gate>
		<simgen>niOO0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][1][6]~regout</gate>
		<simgen>niOO0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][1][7]~regout</gate>
		<simgen>niOO0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][1][8]~regout</gate>
		<simgen>niOO0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][1][9]~regout</gate>
		<simgen>niOO0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][1][10]~regout</gate>
		<simgen>niOO0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][1][11]~regout</gate>
		<simgen>niOO0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][1][12]~regout</gate>
		<simgen>niOO0il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][1][13]~regout</gate>
		<simgen>niOO0ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][1][14]~regout</gate>
		<simgen>niOO00O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][1][15]~regout</gate>
		<simgen>niOO00l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][1][16]~regout</gate>
		<simgen>niOO00i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][1][17]~regout</gate>
		<simgen>niOO01O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][1][18]~regout</gate>
		<simgen>niOO01l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][0][0]~regout</gate>
		<simgen>niOO01i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][0][1]~regout</gate>
		<simgen>niOO1OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][0][2]~regout</gate>
		<simgen>niOO1Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][0][3]~regout</gate>
		<simgen>niOO1Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][0][4]~regout</gate>
		<simgen>niOO1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][0][5]~regout</gate>
		<simgen>niOO1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][0][6]~regout</gate>
		<simgen>niOO1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][0][7]~regout</gate>
		<simgen>niOO1iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][0][8]~regout</gate>
		<simgen>niOO1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][0][9]~regout</gate>
		<simgen>niOO1ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][0][10]~regout</gate>
		<simgen>niOO10O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][0][11]~regout</gate>
		<simgen>niOO10l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][0][12]~regout</gate>
		<simgen>niOO10i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][0][13]~regout</gate>
		<simgen>niOO11O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][0][14]~regout</gate>
		<simgen>niOO11l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][0][15]~regout</gate>
		<simgen>niOO11i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][0][16]~regout</gate>
		<simgen>niOlOOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][0][17]~regout</gate>
		<simgen>niOlOOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|butterfly_st1[0][0][18]~regout</gate>
		<simgen>niOlOOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[0]</gate>
		<simgen>niOlOlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[1]</gate>
		<simgen>niOlOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[2]</gate>
		<simgen>niOlOli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[3]</gate>
		<simgen>niOlOiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[4]</gate>
		<simgen>niOlOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[5]</gate>
		<simgen>niOlOii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[6]</gate>
		<simgen>niOlO0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[7]</gate>
		<simgen>niOlO0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[8]</gate>
		<simgen>niOlO0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[9]</gate>
		<simgen>niOlO1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[10]</gate>
		<simgen>niOlO1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[11]</gate>
		<simgen>niOlO1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[12]</gate>
		<simgen>niOllOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[13]</gate>
		<simgen>niOllOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[14]</gate>
		<simgen>niOllOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[15]</gate>
		<simgen>niOlllO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[16]</gate>
		<simgen>niOllll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[17]</gate>
		<simgen>niOllli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[18]</gate>
		<simgen>niOlliO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[19]</gate>
		<simgen>niOllil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[20]</gate>
		<simgen>niOllii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[21]</gate>
		<simgen>niOll0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[22]</gate>
		<simgen>niOll0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[23]</gate>
		<simgen>niOll0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[24]</gate>
		<simgen>niOll1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[25]</gate>
		<simgen>niOll1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[26]</gate>
		<simgen>niOll1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[27]</gate>
		<simgen>niOliOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[28]</gate>
		<simgen>niOliOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[29]</gate>
		<simgen>niOliOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[30]</gate>
		<simgen>niOlilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[31]</gate>
		<simgen>niOlill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[32]</gate>
		<simgen>niOlili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[33]</gate>
		<simgen>niOliiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[34]</gate>
		<simgen>niOliil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_i_tmp[35]</gate>
		<simgen>niOliii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[0]</gate>
		<simgen>niOli0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[1]</gate>
		<simgen>niOli0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[2]</gate>
		<simgen>niOli0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[3]</gate>
		<simgen>niOli1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[4]</gate>
		<simgen>niOli1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[5]</gate>
		<simgen>niOli1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[6]</gate>
		<simgen>niOl0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[7]</gate>
		<simgen>niOl0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[8]</gate>
		<simgen>niOl0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[9]</gate>
		<simgen>niOl0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[10]</gate>
		<simgen>niOl0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[11]</gate>
		<simgen>niOl0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[12]</gate>
		<simgen>niOl0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[13]</gate>
		<simgen>niOl0il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[14]</gate>
		<simgen>niOl0ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[15]</gate>
		<simgen>niOl00O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[16]</gate>
		<simgen>niOl00l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[17]</gate>
		<simgen>niOl00i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[18]</gate>
		<simgen>niOl01O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[19]</gate>
		<simgen>niOl01l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[20]</gate>
		<simgen>niOl01i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[21]</gate>
		<simgen>niOl1OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[22]</gate>
		<simgen>niOl1Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[23]</gate>
		<simgen>niOl1Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[24]</gate>
		<simgen>niOl1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[25]</gate>
		<simgen>niOl1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[26]</gate>
		<simgen>niOl1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[27]</gate>
		<simgen>niOl1iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[28]</gate>
		<simgen>niOl1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[29]</gate>
		<simgen>niOl1ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[30]</gate>
		<simgen>niOl10O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[31]</gate>
		<simgen>niOl10l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[32]</gate>
		<simgen>niOl10i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[33]</gate>
		<simgen>niOl11O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[34]</gate>
		<simgen>niOl11l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|result_r_tmp[35]</gate>
		<simgen>niOl11i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][0]~regout</gate>
		<simgen>niOiOOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][1]~regout</gate>
		<simgen>niOiOOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][2]~regout</gate>
		<simgen>niOiOOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][3]~regout</gate>
		<simgen>niOiOlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][4]~regout</gate>
		<simgen>niOiOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][5]~regout</gate>
		<simgen>niOiOli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][6]~regout</gate>
		<simgen>niOiOiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][7]~regout</gate>
		<simgen>niOiOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][8]~regout</gate>
		<simgen>niOiOii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][9]~regout</gate>
		<simgen>niOiO0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][10]~regout</gate>
		<simgen>niOiO0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][11]~regout</gate>
		<simgen>niOiO0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][12]~regout</gate>
		<simgen>niOiO1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][13]~regout</gate>
		<simgen>niOiO1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][14]~regout</gate>
		<simgen>niOiO1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][15]~regout</gate>
		<simgen>niOilOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][16]~regout</gate>
		<simgen>niOilOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][17]~regout</gate>
		<simgen>niOilOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][0]~regout</gate>
		<simgen>niOillO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][1]~regout</gate>
		<simgen>niOilll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][2]~regout</gate>
		<simgen>niOilli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][3]~regout</gate>
		<simgen>niOiliO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][4]~regout</gate>
		<simgen>niOilil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][5]~regout</gate>
		<simgen>niOilii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][6]~regout</gate>
		<simgen>niOil0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][7]~regout</gate>
		<simgen>niOil0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][8]~regout</gate>
		<simgen>niOil0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][9]~regout</gate>
		<simgen>niOil1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][10]~regout</gate>
		<simgen>niOil1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][11]~regout</gate>
		<simgen>niOil1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][12]~regout</gate>
		<simgen>niOiiOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][13]~regout</gate>
		<simgen>niOiiOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][14]~regout</gate>
		<simgen>niOiiOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][15]~regout</gate>
		<simgen>niOiilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][16]~regout</gate>
		<simgen>niOiill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][17]~regout</gate>
		<simgen>niOiili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][0]~regout</gate>
		<simgen>niOiiiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][1]~regout</gate>
		<simgen>niOiiil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][2]~regout</gate>
		<simgen>niOiiii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][3]~regout</gate>
		<simgen>niOii0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][4]~regout</gate>
		<simgen>niOii0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][5]~regout</gate>
		<simgen>niOii0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][6]~regout</gate>
		<simgen>niOii1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][7]~regout</gate>
		<simgen>niOii1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][8]~regout</gate>
		<simgen>niOii1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][9]~regout</gate>
		<simgen>niOi0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][10]~regout</gate>
		<simgen>niOi0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][11]~regout</gate>
		<simgen>niOi0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][12]~regout</gate>
		<simgen>niOi0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][13]~regout</gate>
		<simgen>niOi0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][14]~regout</gate>
		<simgen>niOi0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][15]~regout</gate>
		<simgen>niOi0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][16]~regout</gate>
		<simgen>niOi0il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][17]~regout</gate>
		<simgen>niOi0ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][0]~regout</gate>
		<simgen>niOi00O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][1]~regout</gate>
		<simgen>niOi00l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][2]~regout</gate>
		<simgen>niOi00i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][3]~regout</gate>
		<simgen>niOi01O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][4]~regout</gate>
		<simgen>niOi01l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][5]~regout</gate>
		<simgen>niOi01i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][6]~regout</gate>
		<simgen>niOi1OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][7]~regout</gate>
		<simgen>niOi1Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][8]~regout</gate>
		<simgen>niOi1Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][9]~regout</gate>
		<simgen>niOi1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][10]~regout</gate>
		<simgen>niOi1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][11]~regout</gate>
		<simgen>niOi1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][12]~regout</gate>
		<simgen>niOi1iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][13]~regout</gate>
		<simgen>niOi1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][14]~regout</gate>
		<simgen>niOi1ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][15]~regout</gate>
		<simgen>niOi10O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][16]~regout</gate>
		<simgen>niOi10l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm3|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][17]~regout</gate>
		<simgen>niOi10i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[0]</gate>
		<simgen>niO0OOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[1]</gate>
		<simgen>niO0OOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[2]</gate>
		<simgen>niO0OlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[3]</gate>
		<simgen>niO0Oll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[4]</gate>
		<simgen>niO0Oli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[5]</gate>
		<simgen>niO0OiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[6]</gate>
		<simgen>niO0Oil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[7]</gate>
		<simgen>niO0Oii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[8]</gate>
		<simgen>niO0O0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[9]</gate>
		<simgen>niO0O0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[10]</gate>
		<simgen>niO0O0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[11]</gate>
		<simgen>niO0O1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[12]</gate>
		<simgen>niO0O1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[13]</gate>
		<simgen>niO0O1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[14]</gate>
		<simgen>niO0lOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[15]</gate>
		<simgen>niO0lOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[16]</gate>
		<simgen>niO0lOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[17]</gate>
		<simgen>niO0llO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[18]</gate>
		<simgen>niO0lll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[19]</gate>
		<simgen>niO0lli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[20]</gate>
		<simgen>niO0liO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[21]</gate>
		<simgen>niO0lil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[22]</gate>
		<simgen>niO0lii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[23]</gate>
		<simgen>niO0l0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[24]</gate>
		<simgen>niO0l0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[25]</gate>
		<simgen>niO0l0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[26]</gate>
		<simgen>niO0l1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[27]</gate>
		<simgen>niO0l1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[28]</gate>
		<simgen>niO0l1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[29]</gate>
		<simgen>niO0iOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[30]</gate>
		<simgen>niO0iOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[31]</gate>
		<simgen>niO0iOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[32]</gate>
		<simgen>niO0ilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[33]</gate>
		<simgen>niO0ill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[34]</gate>
		<simgen>niO0ili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_i_tmp[35]</gate>
		<simgen>niO0iiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[0]</gate>
		<simgen>niO0iil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[1]</gate>
		<simgen>niO0iii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[2]</gate>
		<simgen>niO0i0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[3]</gate>
		<simgen>niO0i0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[4]</gate>
		<simgen>niO0i0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[5]</gate>
		<simgen>niO0i1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[6]</gate>
		<simgen>niO0i1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[7]</gate>
		<simgen>niO0i1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[8]</gate>
		<simgen>niO00OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[9]</gate>
		<simgen>niO00Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[10]</gate>
		<simgen>niO00Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[11]</gate>
		<simgen>niO00lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[12]</gate>
		<simgen>niO00ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[13]</gate>
		<simgen>niO00li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[14]</gate>
		<simgen>niO00iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[15]</gate>
		<simgen>niO00il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[16]</gate>
		<simgen>niO00ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[17]</gate>
		<simgen>niO000O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[18]</gate>
		<simgen>niO000l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[19]</gate>
		<simgen>niO000i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[20]</gate>
		<simgen>niO001O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[21]</gate>
		<simgen>niO001l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[22]</gate>
		<simgen>niO001i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[23]</gate>
		<simgen>niO01OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[24]</gate>
		<simgen>niO01Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[25]</gate>
		<simgen>niO01Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[26]</gate>
		<simgen>niO01lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[27]</gate>
		<simgen>niO01ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[28]</gate>
		<simgen>niO01li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[29]</gate>
		<simgen>niO01iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[30]</gate>
		<simgen>niO01il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[31]</gate>
		<simgen>niO01ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[32]</gate>
		<simgen>niO010O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[33]</gate>
		<simgen>niO010l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[34]</gate>
		<simgen>niO010i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|result_r_tmp[35]</gate>
		<simgen>niO011O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][0]~regout</gate>
		<simgen>niO011l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][1]~regout</gate>
		<simgen>niO011i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][2]~regout</gate>
		<simgen>niO1OOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][3]~regout</gate>
		<simgen>niO1OOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][4]~regout</gate>
		<simgen>niO1OOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][5]~regout</gate>
		<simgen>niO1OlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][6]~regout</gate>
		<simgen>niO1Oll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][7]~regout</gate>
		<simgen>niO1Oli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][8]~regout</gate>
		<simgen>niO1OiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][9]~regout</gate>
		<simgen>niO1Oil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][10]~regout</gate>
		<simgen>niO1Oii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][11]~regout</gate>
		<simgen>niO1O0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][12]~regout</gate>
		<simgen>niO1O0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][13]~regout</gate>
		<simgen>niO1O0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][14]~regout</gate>
		<simgen>niO1O1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][15]~regout</gate>
		<simgen>niO1O1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][16]~regout</gate>
		<simgen>niO1O1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][17]~regout</gate>
		<simgen>niO1lOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][0]~regout</gate>
		<simgen>niO1lOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][1]~regout</gate>
		<simgen>niO1lOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][2]~regout</gate>
		<simgen>niO1llO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][3]~regout</gate>
		<simgen>niO1lll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][4]~regout</gate>
		<simgen>niO1lli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][5]~regout</gate>
		<simgen>niO1liO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][6]~regout</gate>
		<simgen>niO1lil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][7]~regout</gate>
		<simgen>niO1lii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][8]~regout</gate>
		<simgen>niO1l0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][9]~regout</gate>
		<simgen>niO1l0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][10]~regout</gate>
		<simgen>niO1l0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][11]~regout</gate>
		<simgen>niO1l1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][12]~regout</gate>
		<simgen>niO1l1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][13]~regout</gate>
		<simgen>niO1l1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][14]~regout</gate>
		<simgen>niO1iOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][15]~regout</gate>
		<simgen>niO1iOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][16]~regout</gate>
		<simgen>niO1iOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][17]~regout</gate>
		<simgen>niO1ilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][0]~regout</gate>
		<simgen>niO1ill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][1]~regout</gate>
		<simgen>niO1ili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][2]~regout</gate>
		<simgen>niO1iiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][3]~regout</gate>
		<simgen>niO1iil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][4]~regout</gate>
		<simgen>niO1iii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][5]~regout</gate>
		<simgen>niO1i0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][6]~regout</gate>
		<simgen>niO1i0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][7]~regout</gate>
		<simgen>niO1i0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][8]~regout</gate>
		<simgen>niO1i1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][9]~regout</gate>
		<simgen>niO1i1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][10]~regout</gate>
		<simgen>niO1i1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][11]~regout</gate>
		<simgen>niO10OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][12]~regout</gate>
		<simgen>niO10Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][13]~regout</gate>
		<simgen>niO10Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][14]~regout</gate>
		<simgen>niO10lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][15]~regout</gate>
		<simgen>niO10ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][16]~regout</gate>
		<simgen>niO10li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][17]~regout</gate>
		<simgen>niO10iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][0]~regout</gate>
		<simgen>niO10il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][1]~regout</gate>
		<simgen>niO10ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][2]~regout</gate>
		<simgen>niO100O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][3]~regout</gate>
		<simgen>niO100l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][4]~regout</gate>
		<simgen>niO100i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][5]~regout</gate>
		<simgen>niO101O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][6]~regout</gate>
		<simgen>niO101l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][7]~regout</gate>
		<simgen>niO101i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][8]~regout</gate>
		<simgen>niO11OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][9]~regout</gate>
		<simgen>niO11Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][10]~regout</gate>
		<simgen>niO11Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][11]~regout</gate>
		<simgen>niO11lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][12]~regout</gate>
		<simgen>niO11ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][13]~regout</gate>
		<simgen>niO11li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][14]~regout</gate>
		<simgen>niO11iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][15]~regout</gate>
		<simgen>niO11il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][16]~regout</gate>
		<simgen>niO11ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm2|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][17]~regout</gate>
		<simgen>niO110O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[0]</gate>
		<simgen>niO111i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[1]</gate>
		<simgen>nilOOOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[2]</gate>
		<simgen>nilOOOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[3]</gate>
		<simgen>nilOOOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[4]</gate>
		<simgen>nilOOlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[5]</gate>
		<simgen>nilOOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[6]</gate>
		<simgen>nilOOli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[7]</gate>
		<simgen>nilOOiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[8]</gate>
		<simgen>nilOOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[9]</gate>
		<simgen>nilOOii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[10]</gate>
		<simgen>nilOO0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[11]</gate>
		<simgen>nilOO0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[12]</gate>
		<simgen>nilOO0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[13]</gate>
		<simgen>nilOO1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[14]</gate>
		<simgen>nilOO1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[15]</gate>
		<simgen>nilOO1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[16]</gate>
		<simgen>nilOlOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[17]</gate>
		<simgen>nilOlOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[18]</gate>
		<simgen>nilOlOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[19]</gate>
		<simgen>nilOllO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[20]</gate>
		<simgen>nilOlll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[21]</gate>
		<simgen>nilOlli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[22]</gate>
		<simgen>nilOliO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[23]</gate>
		<simgen>nilOlil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[24]</gate>
		<simgen>nilOlii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[25]</gate>
		<simgen>nilOl0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[26]</gate>
		<simgen>nilOl0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[27]</gate>
		<simgen>nilOl0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[28]</gate>
		<simgen>nilOl1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[29]</gate>
		<simgen>nilOl1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[30]</gate>
		<simgen>nilOl1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[31]</gate>
		<simgen>nilOiOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[32]</gate>
		<simgen>nilOiOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[33]</gate>
		<simgen>nilOiOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[34]</gate>
		<simgen>nilOilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_i_tmp[35]</gate>
		<simgen>nilOill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[0]</gate>
		<simgen>nilOili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[1]</gate>
		<simgen>nilOiiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[2]</gate>
		<simgen>nilOiil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[3]</gate>
		<simgen>nilOiii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[4]</gate>
		<simgen>nilOi0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[5]</gate>
		<simgen>nilOi0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[6]</gate>
		<simgen>nilOi0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[7]</gate>
		<simgen>nilOi1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[8]</gate>
		<simgen>nilOi1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[9]</gate>
		<simgen>nilOi1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[10]</gate>
		<simgen>nilO0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[11]</gate>
		<simgen>nilO0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[12]</gate>
		<simgen>nilO0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[13]</gate>
		<simgen>nilO0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[14]</gate>
		<simgen>nilO0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[15]</gate>
		<simgen>nilO0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[16]</gate>
		<simgen>nilO0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[17]</gate>
		<simgen>nilO0il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[18]</gate>
		<simgen>nilO0ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[19]</gate>
		<simgen>nilO00O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[20]</gate>
		<simgen>nilO00l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[21]</gate>
		<simgen>nilO00i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[22]</gate>
		<simgen>nilO01O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[23]</gate>
		<simgen>nilO01l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[24]</gate>
		<simgen>nilO01i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[25]</gate>
		<simgen>nilO1OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[26]</gate>
		<simgen>nilO1Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[27]</gate>
		<simgen>nilO1Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[28]</gate>
		<simgen>nilO1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[29]</gate>
		<simgen>nilO1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[30]</gate>
		<simgen>nilO1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[31]</gate>
		<simgen>nilO1iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[32]</gate>
		<simgen>nilO1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[33]</gate>
		<simgen>nilO1ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[34]</gate>
		<simgen>nilO10O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|result_r_tmp[35]</gate>
		<simgen>nilO10l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][0]~regout</gate>
		<simgen>nilO10i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][1]~regout</gate>
		<simgen>nilO11O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][2]~regout</gate>
		<simgen>nilO11l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][3]~regout</gate>
		<simgen>nilO11i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][4]~regout</gate>
		<simgen>nillOOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][5]~regout</gate>
		<simgen>nillOOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][6]~regout</gate>
		<simgen>nillOOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][7]~regout</gate>
		<simgen>nillOlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][8]~regout</gate>
		<simgen>nillOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][9]~regout</gate>
		<simgen>nillOli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][10]~regout</gate>
		<simgen>nillOiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][11]~regout</gate>
		<simgen>nillOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][12]~regout</gate>
		<simgen>nillOii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][13]~regout</gate>
		<simgen>nillO0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][14]~regout</gate>
		<simgen>nillO0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][15]~regout</gate>
		<simgen>nillO0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][16]~regout</gate>
		<simgen>nillO1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][17]~regout</gate>
		<simgen>nillO1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][0]~regout</gate>
		<simgen>nillO1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][1]~regout</gate>
		<simgen>nilllOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][2]~regout</gate>
		<simgen>nilllOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][3]~regout</gate>
		<simgen>nilllOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][4]~regout</gate>
		<simgen>nillllO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][5]~regout</gate>
		<simgen>nilllll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][6]~regout</gate>
		<simgen>nilllli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][7]~regout</gate>
		<simgen>nillliO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][8]~regout</gate>
		<simgen>nilllil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][9]~regout</gate>
		<simgen>nilllii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][10]~regout</gate>
		<simgen>nilll0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][11]~regout</gate>
		<simgen>nilll0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][12]~regout</gate>
		<simgen>nilll0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][13]~regout</gate>
		<simgen>nilll1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][14]~regout</gate>
		<simgen>nilll1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][15]~regout</gate>
		<simgen>nilll1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][16]~regout</gate>
		<simgen>nilliOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][17]~regout</gate>
		<simgen>nilliOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][0]~regout</gate>
		<simgen>nilliOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][1]~regout</gate>
		<simgen>nillilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][2]~regout</gate>
		<simgen>nillill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][3]~regout</gate>
		<simgen>nillili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][4]~regout</gate>
		<simgen>nilliiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][5]~regout</gate>
		<simgen>nilliil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][6]~regout</gate>
		<simgen>nilliii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][7]~regout</gate>
		<simgen>nilli0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][8]~regout</gate>
		<simgen>nilli0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][9]~regout</gate>
		<simgen>nilli0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][10]~regout</gate>
		<simgen>nilli1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][11]~regout</gate>
		<simgen>nilli1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][12]~regout</gate>
		<simgen>nilli1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][13]~regout</gate>
		<simgen>nill0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][14]~regout</gate>
		<simgen>nill0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][15]~regout</gate>
		<simgen>nill0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][16]~regout</gate>
		<simgen>nill0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[1][17]~regout</gate>
		<simgen>nill0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][0]~regout</gate>
		<simgen>nill0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][1]~regout</gate>
		<simgen>nill0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][2]~regout</gate>
		<simgen>nill0il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][3]~regout</gate>
		<simgen>nill0ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][4]~regout</gate>
		<simgen>nill00O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][5]~regout</gate>
		<simgen>nill00l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][6]~regout</gate>
		<simgen>nill00i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][7]~regout</gate>
		<simgen>nill01O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][8]~regout</gate>
		<simgen>nill01l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][9]~regout</gate>
		<simgen>nill01i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][10]~regout</gate>
		<simgen>nill1OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][11]~regout</gate>
		<simgen>nill1Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][12]~regout</gate>
		<simgen>nill1Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][13]~regout</gate>
		<simgen>nill1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][14]~regout</gate>
		<simgen>nill1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][15]~regout</gate>
		<simgen>nill1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][16]~regout</gate>
		<simgen>nill1iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_da0:gen_std:cm1|\gen_ma:gen_ma_full:real_delay|tdl_arr[0][17]~regout</gate>
		<simgen>nill1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[3][0]~regout</gate>
		<simgen>nil01il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[3][1]~regout</gate>
		<simgen>nil01ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[3][2]~regout</gate>
		<simgen>nil010O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[3][3]~regout</gate>
		<simgen>nil010l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[3][4]~regout</gate>
		<simgen>nil010i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[3][5]~regout</gate>
		<simgen>nil011O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[3][6]~regout</gate>
		<simgen>nil011l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[3][7]~regout</gate>
		<simgen>nil011i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[3][8]~regout</gate>
		<simgen>nil1OOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[3][9]~regout</gate>
		<simgen>nil1OOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[3][10]~regout</gate>
		<simgen>nil1OOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[3][11]~regout</gate>
		<simgen>nil1OlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[3][12]~regout</gate>
		<simgen>nil1Oll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[3][13]~regout</gate>
		<simgen>nil1Oli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[3][14]~regout</gate>
		<simgen>nil1OiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[3][15]~regout</gate>
		<simgen>nil1Oil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[3][16]~regout</gate>
		<simgen>nil1Oii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[3][17]~regout</gate>
		<simgen>nil1O0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[2][0]~regout</gate>
		<simgen>nil1O0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[2][1]~regout</gate>
		<simgen>nil1O0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[2][2]~regout</gate>
		<simgen>nil1O1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[2][3]~regout</gate>
		<simgen>nil1O1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[2][4]~regout</gate>
		<simgen>nil1O1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[2][5]~regout</gate>
		<simgen>nil1lOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[2][6]~regout</gate>
		<simgen>nil1lOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[2][7]~regout</gate>
		<simgen>nil1lOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[2][8]~regout</gate>
		<simgen>nil1llO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[2][9]~regout</gate>
		<simgen>nil1lll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[2][10]~regout</gate>
		<simgen>nil1lli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[2][11]~regout</gate>
		<simgen>nil1liO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[2][12]~regout</gate>
		<simgen>nil1lil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[2][13]~regout</gate>
		<simgen>nil1lii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[2][14]~regout</gate>
		<simgen>nil1l0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[2][15]~regout</gate>
		<simgen>nil1l0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[2][16]~regout</gate>
		<simgen>nil1l0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[2][17]~regout</gate>
		<simgen>nil1l1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[1][0]~regout</gate>
		<simgen>nil1l1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[1][1]~regout</gate>
		<simgen>nil1l1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[1][2]~regout</gate>
		<simgen>nil1iOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[1][3]~regout</gate>
		<simgen>nil1iOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[1][4]~regout</gate>
		<simgen>nil1iOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[1][5]~regout</gate>
		<simgen>nil1ilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[1][6]~regout</gate>
		<simgen>nil1ill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[1][7]~regout</gate>
		<simgen>nil1ili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[1][8]~regout</gate>
		<simgen>nil1iiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[1][9]~regout</gate>
		<simgen>nil1iil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[1][10]~regout</gate>
		<simgen>nil1iii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[1][11]~regout</gate>
		<simgen>nil1i0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[1][12]~regout</gate>
		<simgen>nil1i0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[1][13]~regout</gate>
		<simgen>nil1i0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[1][14]~regout</gate>
		<simgen>nil1i1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[1][15]~regout</gate>
		<simgen>nil1i1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[1][16]~regout</gate>
		<simgen>nil1i1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[1][17]~regout</gate>
		<simgen>nil10OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[0][0]~regout</gate>
		<simgen>nil10Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[0][1]~regout</gate>
		<simgen>nil10Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[0][2]~regout</gate>
		<simgen>nil10lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[0][3]~regout</gate>
		<simgen>nil10ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[0][4]~regout</gate>
		<simgen>nil10li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[0][5]~regout</gate>
		<simgen>nil10iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[0][6]~regout</gate>
		<simgen>nil10il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[0][7]~regout</gate>
		<simgen>nil10ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[0][8]~regout</gate>
		<simgen>nil100O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[0][9]~regout</gate>
		<simgen>nil100l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[0][10]~regout</gate>
		<simgen>nil100i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[0][11]~regout</gate>
		<simgen>nil101O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[0][12]~regout</gate>
		<simgen>nil101l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[0][13]~regout</gate>
		<simgen>nil101i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[0][14]~regout</gate>
		<simgen>nil11OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[0][15]~regout</gate>
		<simgen>nil11Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[0][16]~regout</gate>
		<simgen>nil11Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|i_array_out[0][17]~regout</gate>
		<simgen>nil11lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[3][0]~regout</gate>
		<simgen>nil11ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[3][1]~regout</gate>
		<simgen>nil11li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[3][2]~regout</gate>
		<simgen>nil11iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[3][3]~regout</gate>
		<simgen>nil11il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[3][4]~regout</gate>
		<simgen>nil11ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[3][5]~regout</gate>
		<simgen>nil110O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[3][6]~regout</gate>
		<simgen>nil110l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[3][7]~regout</gate>
		<simgen>nil110i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[3][8]~regout</gate>
		<simgen>nil111O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[3][9]~regout</gate>
		<simgen>nil111l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[3][10]~regout</gate>
		<simgen>nil111i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[3][11]~regout</gate>
		<simgen>niiOOOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[3][12]~regout</gate>
		<simgen>niiOOOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[3][13]~regout</gate>
		<simgen>niiOOOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[3][14]~regout</gate>
		<simgen>niiOOlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[3][15]~regout</gate>
		<simgen>niiOOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[3][16]~regout</gate>
		<simgen>niiOOli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[3][17]~regout</gate>
		<simgen>niiOOiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[2][0]~regout</gate>
		<simgen>niiOOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[2][1]~regout</gate>
		<simgen>niiOOii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[2][2]~regout</gate>
		<simgen>niiOO0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[2][3]~regout</gate>
		<simgen>niiOO0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[2][4]~regout</gate>
		<simgen>niiOO0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[2][5]~regout</gate>
		<simgen>niiOO1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[2][6]~regout</gate>
		<simgen>niiOO1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[2][7]~regout</gate>
		<simgen>niiOO1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[2][8]~regout</gate>
		<simgen>niiOlOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[2][9]~regout</gate>
		<simgen>niiOlOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[2][10]~regout</gate>
		<simgen>niiOlOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[2][11]~regout</gate>
		<simgen>niiOllO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[2][12]~regout</gate>
		<simgen>niiOlll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[2][13]~regout</gate>
		<simgen>niiOlli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[2][14]~regout</gate>
		<simgen>niiOliO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[2][15]~regout</gate>
		<simgen>niiOlil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[2][16]~regout</gate>
		<simgen>niiOlii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[2][17]~regout</gate>
		<simgen>niiOl0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[1][0]~regout</gate>
		<simgen>niiOl0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[1][1]~regout</gate>
		<simgen>niiOl0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[1][2]~regout</gate>
		<simgen>niiOl1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[1][3]~regout</gate>
		<simgen>niiOl1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[1][4]~regout</gate>
		<simgen>niiOl1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[1][5]~regout</gate>
		<simgen>niiOiOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[1][6]~regout</gate>
		<simgen>niiOiOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[1][7]~regout</gate>
		<simgen>niiOiOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[1][8]~regout</gate>
		<simgen>niiOilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[1][9]~regout</gate>
		<simgen>niiOill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[1][10]~regout</gate>
		<simgen>niiOili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[1][11]~regout</gate>
		<simgen>niiOiiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[1][12]~regout</gate>
		<simgen>niiOiil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[1][13]~regout</gate>
		<simgen>niiOiii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[1][14]~regout</gate>
		<simgen>niiOi0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[1][15]~regout</gate>
		<simgen>niiOi0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[1][16]~regout</gate>
		<simgen>niiOi0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[1][17]~regout</gate>
		<simgen>niiOi1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[0][0]~regout</gate>
		<simgen>niiOi1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[0][1]~regout</gate>
		<simgen>niiOi1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[0][2]~regout</gate>
		<simgen>niiO0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[0][3]~regout</gate>
		<simgen>niiO0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[0][4]~regout</gate>
		<simgen>niiO0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[0][5]~regout</gate>
		<simgen>niiO0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[0][6]~regout</gate>
		<simgen>niiO0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[0][7]~regout</gate>
		<simgen>niiO0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[0][8]~regout</gate>
		<simgen>niiO0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[0][9]~regout</gate>
		<simgen>niiO0il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[0][10]~regout</gate>
		<simgen>niiO0ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[0][11]~regout</gate>
		<simgen>niiO00O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[0][12]~regout</gate>
		<simgen>niiO00l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[0][13]~regout</gate>
		<simgen>niiO00i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[0][14]~regout</gate>
		<simgen>niiO01O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[0][15]~regout</gate>
		<simgen>niiO01l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[0][16]~regout</gate>
		<simgen>niiO01i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_scale|r_array_out[0][17]~regout</gate>
		<simgen>niiO1OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_detect|del_np_cnt[4]</gate>
		<simgen>ni0li1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_detect|del_np_cnt[3]</gate>
		<simgen>ni0li1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_detect|del_np_cnt[2]</gate>
		<simgen>ni0li1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_detect|del_np_cnt[1]</gate>
		<simgen>ni0l0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_detect|del_np_cnt[0]</gate>
		<simgen>ni0l0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_detect|sdetd.IDLE~regout</gate>
		<simgen>ni0l0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_detect|sdetd.BLOCK_READY~regout</gate>
		<simgen>ni0l1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_detect|sdetd.ENABLE~regout</gate>
		<simgen>ni0l1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_detect|sdetd.GBLK~regout</gate>
		<simgen>ni0iOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_detect|sdetd.SLBI~regout</gate>
		<simgen>ni0il0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_detect|sdetd.DISABLE~regout</gate>
		<simgen>ni0il0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_detect|gain_lut_8pts[3]</gate>
		<simgen>ni0ii1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_detect|gain_lut_8pts[2]</gate>
		<simgen>ni0ii1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_detect|gain_lut_8pts[1]</gate>
		<simgen>ni0ii1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_detect|gain_lut_8pts[0]</gate>
		<simgen>ni00ilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_detect|gain_lut_blk[3]</gate>
		<simgen>ni00iiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_detect|gain_lut_blk[2]</gate>
		<simgen>ni00iil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_detect|gain_lut_blk[1]</gate>
		<simgen>ni00iii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_detect|gain_lut_blk[0]</gate>
		<simgen>ni00i1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_detect|slb_i[3]</gate>
		<simgen>ni001Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_detect|slb_i[2]</gate>
		<simgen>ni001Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_detect|slb_i[1]</gate>
		<simgen>ni001il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_detect|slb_i[0]</gate>
		<simgen>ni001ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_detect|\gen_blk_float:gen_b:delay_next_blk|tdl_arr[0]</gate>
		<simgen>ni01O1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_detect|\gen_blk_float:gen_b:delay_next_pass|tdl_arr[0]</gate>
		<simgen>ni01lil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_detect|\gen_blk_float:gen_b:delay_next_pass|tdl_arr[1]</gate>
		<simgen>ni01lii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_detect|\gen_blk_float:gen_b:delay_next_pass|tdl_arr[2]</gate>
		<simgen>ni01l0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_detect|\gen_blk_float:gen_b:delay_next_pass|tdl_arr[3]</gate>
		<simgen>ni01l0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_detect|\gen_blk_float:gen_b:delay_next_pass|tdl_arr[4]</gate>
		<simgen>ni01l0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_detect|\gen_blk_float:gen_b:delay_next_pass|tdl_arr[5]</gate>
		<simgen>ni01l1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|bfpdft|\gen_disc:bfp_detect|\gen_blk_float:gen_b:delay_next_pass|tdl_arr[6]</gate>
		<simgen>ni01l1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[7][0]~regout</gate>
		<simgen>ni01iil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[7][1]~regout</gate>
		<simgen>ni1liOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[7][2]~regout</gate>
		<simgen>ni1lilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[7][3]~regout</gate>
		<simgen>ni1lill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[7][4]~regout</gate>
		<simgen>ni1lili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[7][5]~regout</gate>
		<simgen>ni1liiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[7][6]~regout</gate>
		<simgen>ni1liil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[7][7]~regout</gate>
		<simgen>ni1liii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[7][8]~regout</gate>
		<simgen>ni1li0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[7][9]~regout</gate>
		<simgen>ni1li0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[7][10]~regout</gate>
		<simgen>ni1li0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[7][11]~regout</gate>
		<simgen>ni1li1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[7][12]~regout</gate>
		<simgen>ni1li1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[7][13]~regout</gate>
		<simgen>ni1li1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[7][14]~regout</gate>
		<simgen>ni1l0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[7][15]~regout</gate>
		<simgen>ni1l0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[7][16]~regout</gate>
		<simgen>ni1l0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[7][17]~regout</gate>
		<simgen>ni1l0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[6][0]~regout</gate>
		<simgen>ni1l0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[6][1]~regout</gate>
		<simgen>ni1l0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[6][2]~regout</gate>
		<simgen>ni1l0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[6][3]~regout</gate>
		<simgen>ni1l0il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[6][4]~regout</gate>
		<simgen>ni1l0ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[6][5]~regout</gate>
		<simgen>ni1l00O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[6][6]~regout</gate>
		<simgen>ni1l00l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[6][7]~regout</gate>
		<simgen>ni1l00i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[6][8]~regout</gate>
		<simgen>ni1l01O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[6][9]~regout</gate>
		<simgen>ni1l01l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[6][10]~regout</gate>
		<simgen>ni1l01i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[6][11]~regout</gate>
		<simgen>ni1l1OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[6][12]~regout</gate>
		<simgen>ni1l1Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[6][13]~regout</gate>
		<simgen>ni1l1Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[6][14]~regout</gate>
		<simgen>ni1l1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[6][15]~regout</gate>
		<simgen>ni1l1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[6][16]~regout</gate>
		<simgen>ni1l1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[6][17]~regout</gate>
		<simgen>ni1l1iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[5][0]~regout</gate>
		<simgen>ni1l1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[5][1]~regout</gate>
		<simgen>ni1l1ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[5][2]~regout</gate>
		<simgen>ni1l10O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[5][3]~regout</gate>
		<simgen>ni1l10l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[5][4]~regout</gate>
		<simgen>ni1l10i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[5][5]~regout</gate>
		<simgen>ni1l11O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[5][6]~regout</gate>
		<simgen>ni1l11l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[5][7]~regout</gate>
		<simgen>ni1l11i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[5][8]~regout</gate>
		<simgen>ni1iOOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[5][9]~regout</gate>
		<simgen>ni1iOOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[5][10]~regout</gate>
		<simgen>ni1iOOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[5][11]~regout</gate>
		<simgen>ni1iOlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[5][12]~regout</gate>
		<simgen>ni1iOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[5][13]~regout</gate>
		<simgen>ni1iOli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[5][14]~regout</gate>
		<simgen>ni1iOiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[5][15]~regout</gate>
		<simgen>ni1iOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[5][16]~regout</gate>
		<simgen>ni1iOii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[5][17]~regout</gate>
		<simgen>ni1iO0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[4][0]~regout</gate>
		<simgen>ni1iO0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[4][1]~regout</gate>
		<simgen>ni1iO0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[4][2]~regout</gate>
		<simgen>ni1iO1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[4][3]~regout</gate>
		<simgen>ni1iO1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[4][4]~regout</gate>
		<simgen>ni1iO1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[4][5]~regout</gate>
		<simgen>ni1ilOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[4][6]~regout</gate>
		<simgen>ni1ilOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[4][7]~regout</gate>
		<simgen>ni1ilOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[4][8]~regout</gate>
		<simgen>ni1illO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[4][9]~regout</gate>
		<simgen>ni1illl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[4][10]~regout</gate>
		<simgen>ni1illi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[4][11]~regout</gate>
		<simgen>ni1iliO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[4][12]~regout</gate>
		<simgen>ni1ilil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[4][13]~regout</gate>
		<simgen>ni1ilii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[4][14]~regout</gate>
		<simgen>ni1il0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[4][15]~regout</gate>
		<simgen>ni1il0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[4][16]~regout</gate>
		<simgen>ni1il0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[4][17]~regout</gate>
		<simgen>ni1il1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[3][0]~regout</gate>
		<simgen>ni1il1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[3][1]~regout</gate>
		<simgen>ni1il1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[3][2]~regout</gate>
		<simgen>ni1iiOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[3][3]~regout</gate>
		<simgen>ni1iiOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[3][4]~regout</gate>
		<simgen>ni1iiOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[3][5]~regout</gate>
		<simgen>ni1iilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[3][6]~regout</gate>
		<simgen>ni1iill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[3][7]~regout</gate>
		<simgen>ni1iili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[3][8]~regout</gate>
		<simgen>ni1iiiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[3][9]~regout</gate>
		<simgen>ni1iiil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[3][10]~regout</gate>
		<simgen>ni1iiii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[3][11]~regout</gate>
		<simgen>ni1ii0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[3][12]~regout</gate>
		<simgen>ni1ii0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[3][13]~regout</gate>
		<simgen>ni1ii0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[3][14]~regout</gate>
		<simgen>ni1ii1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[3][15]~regout</gate>
		<simgen>ni1ii1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[3][16]~regout</gate>
		<simgen>ni1ii1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[3][17]~regout</gate>
		<simgen>ni1i0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[2][0]~regout</gate>
		<simgen>ni1i0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[2][1]~regout</gate>
		<simgen>ni1i0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[2][2]~regout</gate>
		<simgen>ni1i0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[2][3]~regout</gate>
		<simgen>ni1i0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[2][4]~regout</gate>
		<simgen>ni1i0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[2][5]~regout</gate>
		<simgen>ni1i0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[2][6]~regout</gate>
		<simgen>ni1i0il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[2][7]~regout</gate>
		<simgen>ni1i0ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[2][8]~regout</gate>
		<simgen>ni1i00O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[2][9]~regout</gate>
		<simgen>ni1i00l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[2][10]~regout</gate>
		<simgen>ni1i00i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[2][11]~regout</gate>
		<simgen>ni1i01O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[2][12]~regout</gate>
		<simgen>ni1i01l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[2][13]~regout</gate>
		<simgen>ni1i01i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[2][14]~regout</gate>
		<simgen>ni1i1OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[2][15]~regout</gate>
		<simgen>ni1i1Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[2][16]~regout</gate>
		<simgen>ni1i1Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[2][17]~regout</gate>
		<simgen>ni1i1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[1][0]~regout</gate>
		<simgen>ni1i1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[1][1]~regout</gate>
		<simgen>ni1i1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[1][2]~regout</gate>
		<simgen>ni1i1iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[1][3]~regout</gate>
		<simgen>ni1i1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[1][4]~regout</gate>
		<simgen>ni1i1ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[1][5]~regout</gate>
		<simgen>ni1i10O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[1][6]~regout</gate>
		<simgen>ni1i10l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[1][7]~regout</gate>
		<simgen>ni1i10i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[1][8]~regout</gate>
		<simgen>ni1i11O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[1][9]~regout</gate>
		<simgen>ni1i11l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[1][10]~regout</gate>
		<simgen>ni1i11i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[1][11]~regout</gate>
		<simgen>ni10OOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[1][12]~regout</gate>
		<simgen>ni10OOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[1][13]~regout</gate>
		<simgen>ni10OOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[1][14]~regout</gate>
		<simgen>ni10OlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[1][15]~regout</gate>
		<simgen>ni10Oll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[1][16]~regout</gate>
		<simgen>ni10Oli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[1][17]~regout</gate>
		<simgen>ni10OiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[0][0]~regout</gate>
		<simgen>ni10Oil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[0][1]~regout</gate>
		<simgen>ni10Oii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[0][2]~regout</gate>
		<simgen>ni10O0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[0][3]~regout</gate>
		<simgen>ni10O0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[0][4]~regout</gate>
		<simgen>ni10O0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[0][5]~regout</gate>
		<simgen>ni10O1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[0][6]~regout</gate>
		<simgen>ni10O1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[0][7]~regout</gate>
		<simgen>ni10O1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[0][8]~regout</gate>
		<simgen>ni10lOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[0][9]~regout</gate>
		<simgen>ni10lOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[0][10]~regout</gate>
		<simgen>ni10lOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[0][11]~regout</gate>
		<simgen>ni10llO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[0][12]~regout</gate>
		<simgen>ni10lll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[0][13]~regout</gate>
		<simgen>ni10lli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[0][14]~regout</gate>
		<simgen>ni10liO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[0][15]~regout</gate>
		<simgen>ni10lil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[0][16]~regout</gate>
		<simgen>ni10lii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_bfp_data|ram_in_reg[0][17]~regout</gate>
		<simgen>ni10l0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[7][0]~regout</gate>
		<simgen>ni10l0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[7][1]~regout</gate>
		<simgen>n0OOlli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[7][2]~regout</gate>
		<simgen>n0OOliO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[7][3]~regout</gate>
		<simgen>n0OOlil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[7][4]~regout</gate>
		<simgen>n0OOlii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[7][5]~regout</gate>
		<simgen>n0OOl0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[7][6]~regout</gate>
		<simgen>n0OOl0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[7][7]~regout</gate>
		<simgen>n0OOl0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[7][8]~regout</gate>
		<simgen>n0OOl1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[7][9]~regout</gate>
		<simgen>n0OOl1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[7][10]~regout</gate>
		<simgen>n0OOl1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[7][11]~regout</gate>
		<simgen>n0OOiOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[7][12]~regout</gate>
		<simgen>n0OOiOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[7][13]~regout</gate>
		<simgen>n0OOiOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[7][14]~regout</gate>
		<simgen>n0OOilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[7][15]~regout</gate>
		<simgen>n0OOill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[7][16]~regout</gate>
		<simgen>n0OOili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[7][17]~regout</gate>
		<simgen>n0OOiiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[6][0]~regout</gate>
		<simgen>n0OOiil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[6][1]~regout</gate>
		<simgen>n0OOiii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[6][2]~regout</gate>
		<simgen>n0OOi0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[6][3]~regout</gate>
		<simgen>n0OOi0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[6][4]~regout</gate>
		<simgen>n0OOi0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[6][5]~regout</gate>
		<simgen>n0OOi1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[6][6]~regout</gate>
		<simgen>n0OOi1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[6][7]~regout</gate>
		<simgen>n0OOi1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[6][8]~regout</gate>
		<simgen>n0OO0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[6][9]~regout</gate>
		<simgen>n0OO0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[6][10]~regout</gate>
		<simgen>n0OO0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[6][11]~regout</gate>
		<simgen>n0OO0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[6][12]~regout</gate>
		<simgen>n0OO0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[6][13]~regout</gate>
		<simgen>n0OO0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[6][14]~regout</gate>
		<simgen>n0OO0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[6][15]~regout</gate>
		<simgen>n0OO0il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[6][16]~regout</gate>
		<simgen>n0OO0ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[6][17]~regout</gate>
		<simgen>n0OO00O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[5][0]~regout</gate>
		<simgen>n0OO00l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[5][1]~regout</gate>
		<simgen>n0OO00i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[5][2]~regout</gate>
		<simgen>n0OO01O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[5][3]~regout</gate>
		<simgen>n0OO01l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[5][4]~regout</gate>
		<simgen>n0OO01i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[5][5]~regout</gate>
		<simgen>n0OO1OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[5][6]~regout</gate>
		<simgen>n0OO1Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[5][7]~regout</gate>
		<simgen>n0OO1Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[5][8]~regout</gate>
		<simgen>n0OO1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[5][9]~regout</gate>
		<simgen>n0OO1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[5][10]~regout</gate>
		<simgen>n0OO1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[5][11]~regout</gate>
		<simgen>n0OO1iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[5][12]~regout</gate>
		<simgen>n0OO1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[5][13]~regout</gate>
		<simgen>n0OO1ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[5][14]~regout</gate>
		<simgen>n0OO10O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[5][15]~regout</gate>
		<simgen>n0OO10l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[5][16]~regout</gate>
		<simgen>n0OO10i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[5][17]~regout</gate>
		<simgen>n0OO11O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[4][0]~regout</gate>
		<simgen>n0OO11l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[4][1]~regout</gate>
		<simgen>n0OO11i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[4][2]~regout</gate>
		<simgen>n0OlOOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[4][3]~regout</gate>
		<simgen>n0OlOOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[4][4]~regout</gate>
		<simgen>n0OlOOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[4][5]~regout</gate>
		<simgen>n0OlOlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[4][6]~regout</gate>
		<simgen>n0OlOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[4][7]~regout</gate>
		<simgen>n0OlOli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[4][8]~regout</gate>
		<simgen>n0OlOiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[4][9]~regout</gate>
		<simgen>n0OlOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[4][10]~regout</gate>
		<simgen>n0OlOii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[4][11]~regout</gate>
		<simgen>n0OlO0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[4][12]~regout</gate>
		<simgen>n0OlO0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[4][13]~regout</gate>
		<simgen>n0OlO0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[4][14]~regout</gate>
		<simgen>n0OlO1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[4][15]~regout</gate>
		<simgen>n0OlO1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[4][16]~regout</gate>
		<simgen>n0OlO1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[4][17]~regout</gate>
		<simgen>n0OllOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[3][0]~regout</gate>
		<simgen>n0OllOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[3][1]~regout</gate>
		<simgen>n0OllOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[3][2]~regout</gate>
		<simgen>n0OlllO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[3][3]~regout</gate>
		<simgen>n0Ollll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[3][4]~regout</gate>
		<simgen>n0Ollli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[3][5]~regout</gate>
		<simgen>n0OlliO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[3][6]~regout</gate>
		<simgen>n0Ollil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[3][7]~regout</gate>
		<simgen>n0Ollii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[3][8]~regout</gate>
		<simgen>n0Oll0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[3][9]~regout</gate>
		<simgen>n0Oll0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[3][10]~regout</gate>
		<simgen>n0Oll0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[3][11]~regout</gate>
		<simgen>n0Oll1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[3][12]~regout</gate>
		<simgen>n0Oll1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[3][13]~regout</gate>
		<simgen>n0Oll1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[3][14]~regout</gate>
		<simgen>n0OliOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[3][15]~regout</gate>
		<simgen>n0OliOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[3][16]~regout</gate>
		<simgen>n0OliOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[3][17]~regout</gate>
		<simgen>n0OlilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[2][0]~regout</gate>
		<simgen>n0Olill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[2][1]~regout</gate>
		<simgen>n0Olili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[2][2]~regout</gate>
		<simgen>n0OliiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[2][3]~regout</gate>
		<simgen>n0Oliil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[2][4]~regout</gate>
		<simgen>n0Oliii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[2][5]~regout</gate>
		<simgen>n0Oli0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[2][6]~regout</gate>
		<simgen>n0Oli0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[2][7]~regout</gate>
		<simgen>n0Oli0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[2][8]~regout</gate>
		<simgen>n0Oli1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[2][9]~regout</gate>
		<simgen>n0Oli1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[2][10]~regout</gate>
		<simgen>n0Oli1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[2][11]~regout</gate>
		<simgen>n0Ol0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[2][12]~regout</gate>
		<simgen>n0Ol0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[2][13]~regout</gate>
		<simgen>n0Ol0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[2][14]~regout</gate>
		<simgen>n0Ol0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[2][15]~regout</gate>
		<simgen>n0Ol0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[2][16]~regout</gate>
		<simgen>n0Ol0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[2][17]~regout</gate>
		<simgen>n0Ol0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[1][0]~regout</gate>
		<simgen>n0Ol0il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[1][1]~regout</gate>
		<simgen>n0Ol0ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[1][2]~regout</gate>
		<simgen>n0Ol00O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[1][3]~regout</gate>
		<simgen>n0Ol00l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[1][4]~regout</gate>
		<simgen>n0Ol00i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[1][5]~regout</gate>
		<simgen>n0Ol01O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[1][6]~regout</gate>
		<simgen>n0Ol01l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[1][7]~regout</gate>
		<simgen>n0Ol01i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[1][8]~regout</gate>
		<simgen>n0Ol1OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[1][9]~regout</gate>
		<simgen>n0Ol1Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[1][10]~regout</gate>
		<simgen>n0Ol1Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[1][11]~regout</gate>
		<simgen>n0Ol1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[1][12]~regout</gate>
		<simgen>n0Ol1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[1][13]~regout</gate>
		<simgen>n0Ol1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[1][14]~regout</gate>
		<simgen>n0Ol1iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[1][15]~regout</gate>
		<simgen>n0Ol1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[1][16]~regout</gate>
		<simgen>n0Ol1ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[1][17]~regout</gate>
		<simgen>n0Ol10O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[0][0]~regout</gate>
		<simgen>n0Ol10l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[0][1]~regout</gate>
		<simgen>n0Ol10i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[0][2]~regout</gate>
		<simgen>n0Ol11O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[0][3]~regout</gate>
		<simgen>n0Ol11l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[0][4]~regout</gate>
		<simgen>n0Ol11i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[0][5]~regout</gate>
		<simgen>n0OiOOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[0][6]~regout</gate>
		<simgen>n0OiOOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[0][7]~regout</gate>
		<simgen>n0OiOOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[0][8]~regout</gate>
		<simgen>n0OiOlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[0][9]~regout</gate>
		<simgen>n0OiOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[0][10]~regout</gate>
		<simgen>n0OiOli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[0][11]~regout</gate>
		<simgen>n0OiOiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[0][12]~regout</gate>
		<simgen>n0OiOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[0][13]~regout</gate>
		<simgen>n0OiOii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[0][14]~regout</gate>
		<simgen>n0OiO0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[0][15]~regout</gate>
		<simgen>n0OiO0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[0][16]~regout</gate>
		<simgen>n0OiO0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr_data|ram_in_reg[0][17]~regout</gate>
		<simgen>n0OiO1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|ram_in_reg[3][0]~regout</gate>
		<simgen>n0OiO1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|ram_in_reg[3][1]~regout</gate>
		<simgen>n0Oiiii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|ram_in_reg[3][2]~regout</gate>
		<simgen>n0Oii0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|ram_in_reg[3][3]~regout</gate>
		<simgen>n0Oii0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|ram_in_reg[3][4]~regout</gate>
		<simgen>n0Oii0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|ram_in_reg[3][5]~regout</gate>
		<simgen>n0Oii1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|ram_in_reg[2][0]~regout</gate>
		<simgen>n0Oii1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|ram_in_reg[2][1]~regout</gate>
		<simgen>n0Oii1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|ram_in_reg[2][2]~regout</gate>
		<simgen>n0Oi0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|ram_in_reg[2][3]~regout</gate>
		<simgen>n0Oi0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|ram_in_reg[2][4]~regout</gate>
		<simgen>n0Oi0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|ram_in_reg[2][5]~regout</gate>
		<simgen>n0Oi0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|ram_in_reg[1][0]~regout</gate>
		<simgen>n0Oi0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|ram_in_reg[1][1]~regout</gate>
		<simgen>n0Oi0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|ram_in_reg[1][2]~regout</gate>
		<simgen>n0Oi0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|ram_in_reg[1][3]~regout</gate>
		<simgen>n0Oi0il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|ram_in_reg[1][4]~regout</gate>
		<simgen>n0Oi0ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|ram_in_reg[1][5]~regout</gate>
		<simgen>n0Oi00O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|ram_in_reg[0][0]~regout</gate>
		<simgen>n0Oi00l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|ram_in_reg[0][1]~regout</gate>
		<simgen>n0Oi00i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|ram_in_reg[0][2]~regout</gate>
		<simgen>n0Oi01O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|ram_in_reg[0][3]~regout</gate>
		<simgen>n0Oi01l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|ram_in_reg[0][4]~regout</gate>
		<simgen>n0Oi01i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|ram_in_reg[0][5]~regout</gate>
		<simgen>n0Oi1OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[15][0]~regout</gate>
		<simgen>n0Oi1Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[15][1]~regout</gate>
		<simgen>n0Oi1Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[15][2]~regout</gate>
		<simgen>n0Oi1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[15][3]~regout</gate>
		<simgen>n0Oi1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[15][4]~regout</gate>
		<simgen>n0Oi1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[15][5]~regout</gate>
		<simgen>n0Oi1iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[14][0]~regout</gate>
		<simgen>n0Oi1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[14][1]~regout</gate>
		<simgen>n0Oi1ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[14][2]~regout</gate>
		<simgen>n0Oi10O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[14][3]~regout</gate>
		<simgen>n0Oi10l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[14][4]~regout</gate>
		<simgen>n0Oi10i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[14][5]~regout</gate>
		<simgen>n0Oi11O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[13][0]~regout</gate>
		<simgen>n0Oi11l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[13][1]~regout</gate>
		<simgen>n0Oi11i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[13][2]~regout</gate>
		<simgen>n0O0OOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[13][3]~regout</gate>
		<simgen>n0O0OOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[13][4]~regout</gate>
		<simgen>n0O0OOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[13][5]~regout</gate>
		<simgen>n0O0OlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[12][0]~regout</gate>
		<simgen>n0O0Oll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[12][1]~regout</gate>
		<simgen>n0O0Oli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[12][2]~regout</gate>
		<simgen>n0O0OiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[12][3]~regout</gate>
		<simgen>n0O0Oil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[12][4]~regout</gate>
		<simgen>n0O0Oii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[12][5]~regout</gate>
		<simgen>n0O0O0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[11][0]~regout</gate>
		<simgen>n0O0O0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[11][1]~regout</gate>
		<simgen>n0O0O0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[11][2]~regout</gate>
		<simgen>n0O0O1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[11][3]~regout</gate>
		<simgen>n0O0O1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[11][4]~regout</gate>
		<simgen>n0O0O1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[11][5]~regout</gate>
		<simgen>n0O0lOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[10][0]~regout</gate>
		<simgen>n0O0lOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[10][1]~regout</gate>
		<simgen>n0O0lOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[10][2]~regout</gate>
		<simgen>n0O0llO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[10][3]~regout</gate>
		<simgen>n0O0lll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[10][4]~regout</gate>
		<simgen>n0O0lli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[10][5]~regout</gate>
		<simgen>n0O0liO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[9][0]~regout</gate>
		<simgen>n0O0lil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[9][1]~regout</gate>
		<simgen>n0O0lii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[9][2]~regout</gate>
		<simgen>n0O0l0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[9][3]~regout</gate>
		<simgen>n0O0l0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[9][4]~regout</gate>
		<simgen>n0O0l0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[9][5]~regout</gate>
		<simgen>n0O0l1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[8][0]~regout</gate>
		<simgen>n0O0l1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[8][1]~regout</gate>
		<simgen>n0O0l1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[8][2]~regout</gate>
		<simgen>n0O0iOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[8][3]~regout</gate>
		<simgen>n0O0iOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[8][4]~regout</gate>
		<simgen>n0O0iOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[8][5]~regout</gate>
		<simgen>n0O0ilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[7][0]~regout</gate>
		<simgen>n0O0ill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[7][1]~regout</gate>
		<simgen>n0O0ili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[7][2]~regout</gate>
		<simgen>n0O0iiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[7][3]~regout</gate>
		<simgen>n0O0iil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[7][4]~regout</gate>
		<simgen>n0O0iii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[7][5]~regout</gate>
		<simgen>n0O0i0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[6][0]~regout</gate>
		<simgen>n0O0i0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[6][1]~regout</gate>
		<simgen>n0O0i0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[6][2]~regout</gate>
		<simgen>n0O0i1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[6][3]~regout</gate>
		<simgen>n0O0i1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[6][4]~regout</gate>
		<simgen>n0O0i1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[6][5]~regout</gate>
		<simgen>n0O00OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[5][0]~regout</gate>
		<simgen>n0O00Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[5][1]~regout</gate>
		<simgen>n0O00Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[5][2]~regout</gate>
		<simgen>n0O00lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[5][3]~regout</gate>
		<simgen>n0O00ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[5][4]~regout</gate>
		<simgen>n0O00li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[5][5]~regout</gate>
		<simgen>n0O00iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[4][0]~regout</gate>
		<simgen>n0O00il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[4][1]~regout</gate>
		<simgen>n0O00ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[4][2]~regout</gate>
		<simgen>n0O000O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[4][3]~regout</gate>
		<simgen>n0O000l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[4][4]~regout</gate>
		<simgen>n0O000i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[4][5]~regout</gate>
		<simgen>n0O001O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[3][0]~regout</gate>
		<simgen>n0O001l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[3][1]~regout</gate>
		<simgen>n0O001i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[3][2]~regout</gate>
		<simgen>n0O01OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[3][3]~regout</gate>
		<simgen>n0O01Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[3][4]~regout</gate>
		<simgen>n0O01Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[3][5]~regout</gate>
		<simgen>n0O01lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[2][0]~regout</gate>
		<simgen>n0O01ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[2][1]~regout</gate>
		<simgen>n0O01li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[2][2]~regout</gate>
		<simgen>n0O01iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[2][3]~regout</gate>
		<simgen>n0O01il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[2][4]~regout</gate>
		<simgen>n0O01ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[2][5]~regout</gate>
		<simgen>n0O010O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[1][0]~regout</gate>
		<simgen>n0O010l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[1][1]~regout</gate>
		<simgen>n0O010i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[1][2]~regout</gate>
		<simgen>n0O011O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[1][3]~regout</gate>
		<simgen>n0O011l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[1][4]~regout</gate>
		<simgen>n0O011i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[1][5]~regout</gate>
		<simgen>n0O1OOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[0][0]~regout</gate>
		<simgen>n0O1OOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[0][1]~regout</gate>
		<simgen>n0O1OOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[0][2]~regout</gate>
		<simgen>n0O1OlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[0][3]~regout</gate>
		<simgen>n0O1Oll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[0][4]~regout</gate>
		<simgen>n0O1Oli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_3_arr[0][5]~regout</gate>
		<simgen>n0O1OiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[15][0]~regout</gate>
		<simgen>n0O1Oil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[15][1]~regout</gate>
		<simgen>n0O1Oii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[15][2]~regout</gate>
		<simgen>n0O1O0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[15][3]~regout</gate>
		<simgen>n0O1O0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[15][4]~regout</gate>
		<simgen>n0O1O0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[15][5]~regout</gate>
		<simgen>n0O1O1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[14][0]~regout</gate>
		<simgen>n0O1O1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[14][1]~regout</gate>
		<simgen>n0O1O1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[14][2]~regout</gate>
		<simgen>n0O1lOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[14][3]~regout</gate>
		<simgen>n0O1lOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[14][4]~regout</gate>
		<simgen>n0O1lOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[14][5]~regout</gate>
		<simgen>n0O1llO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[13][0]~regout</gate>
		<simgen>n0O1lll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[13][1]~regout</gate>
		<simgen>n0O1lli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[13][2]~regout</gate>
		<simgen>n0O1liO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[13][3]~regout</gate>
		<simgen>n0O1lil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[13][4]~regout</gate>
		<simgen>n0O1lii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[13][5]~regout</gate>
		<simgen>n0O1l0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[12][0]~regout</gate>
		<simgen>n0O1l0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[12][1]~regout</gate>
		<simgen>n0O1l0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[12][2]~regout</gate>
		<simgen>n0O1l1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[12][3]~regout</gate>
		<simgen>n0O1l1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[12][4]~regout</gate>
		<simgen>n0O1l1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[12][5]~regout</gate>
		<simgen>n0O1iOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[11][0]~regout</gate>
		<simgen>n0O1iOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[11][1]~regout</gate>
		<simgen>n0O1iOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[11][2]~regout</gate>
		<simgen>n0O1ilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[11][3]~regout</gate>
		<simgen>n0O1ill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[11][4]~regout</gate>
		<simgen>n0O1ili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[11][5]~regout</gate>
		<simgen>n0O1iiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[10][0]~regout</gate>
		<simgen>n0O1iil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[10][1]~regout</gate>
		<simgen>n0O1iii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[10][2]~regout</gate>
		<simgen>n0O1i0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[10][3]~regout</gate>
		<simgen>n0O1i0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[10][4]~regout</gate>
		<simgen>n0O1i0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[10][5]~regout</gate>
		<simgen>n0O1i1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[9][0]~regout</gate>
		<simgen>n0O1i1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[9][1]~regout</gate>
		<simgen>n0O1i1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[9][2]~regout</gate>
		<simgen>n0O10OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[9][3]~regout</gate>
		<simgen>n0O10Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[9][4]~regout</gate>
		<simgen>n0O10Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[9][5]~regout</gate>
		<simgen>n0O10lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[8][0]~regout</gate>
		<simgen>n0O10ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[8][1]~regout</gate>
		<simgen>n0O10li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[8][2]~regout</gate>
		<simgen>n0O10iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[8][3]~regout</gate>
		<simgen>n0O10il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[8][4]~regout</gate>
		<simgen>n0O10ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[8][5]~regout</gate>
		<simgen>n0O100O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[7][0]~regout</gate>
		<simgen>n0O100l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[7][1]~regout</gate>
		<simgen>n0O100i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[7][2]~regout</gate>
		<simgen>n0O101O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[7][3]~regout</gate>
		<simgen>n0O101l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[7][4]~regout</gate>
		<simgen>n0O101i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[7][5]~regout</gate>
		<simgen>n0O11OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[6][0]~regout</gate>
		<simgen>n0O11Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[6][1]~regout</gate>
		<simgen>n0O11Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[6][2]~regout</gate>
		<simgen>n0O11lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[6][3]~regout</gate>
		<simgen>n0O11ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[6][4]~regout</gate>
		<simgen>n0O11li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[6][5]~regout</gate>
		<simgen>n0O11iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[5][0]~regout</gate>
		<simgen>n0O11il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[5][1]~regout</gate>
		<simgen>n0O11ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[5][2]~regout</gate>
		<simgen>n0O110O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[5][3]~regout</gate>
		<simgen>n0O110l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[5][4]~regout</gate>
		<simgen>n0O110i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[5][5]~regout</gate>
		<simgen>n0O111O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[4][0]~regout</gate>
		<simgen>n0O111l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[4][1]~regout</gate>
		<simgen>n0O111i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[4][2]~regout</gate>
		<simgen>n0lOOOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[4][3]~regout</gate>
		<simgen>n0lOOOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[4][4]~regout</gate>
		<simgen>n0lOOOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[4][5]~regout</gate>
		<simgen>n0lOOlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[3][0]~regout</gate>
		<simgen>n0lOOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[3][1]~regout</gate>
		<simgen>n0lOOli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[3][2]~regout</gate>
		<simgen>n0lOOiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[3][3]~regout</gate>
		<simgen>n0lOOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[3][4]~regout</gate>
		<simgen>n0lOOii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[3][5]~regout</gate>
		<simgen>n0lOO0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[2][0]~regout</gate>
		<simgen>n0lOO0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[2][1]~regout</gate>
		<simgen>n0lOO0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[2][2]~regout</gate>
		<simgen>n0lOO1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[2][3]~regout</gate>
		<simgen>n0lOO1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[2][4]~regout</gate>
		<simgen>n0lOO1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[2][5]~regout</gate>
		<simgen>n0lOlOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[1][0]~regout</gate>
		<simgen>n0lOlOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[1][1]~regout</gate>
		<simgen>n0lOlOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[1][2]~regout</gate>
		<simgen>n0lOllO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[1][3]~regout</gate>
		<simgen>n0lOlll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[1][4]~regout</gate>
		<simgen>n0lOlli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[1][5]~regout</gate>
		<simgen>n0lOliO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[0][0]~regout</gate>
		<simgen>n0lOlil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[0][1]~regout</gate>
		<simgen>n0lOlii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[0][2]~regout</gate>
		<simgen>n0lOl0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[0][3]~regout</gate>
		<simgen>n0lOl0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[0][4]~regout</gate>
		<simgen>n0lOl0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_2_arr[0][5]~regout</gate>
		<simgen>n0lOl1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[15][0]~regout</gate>
		<simgen>n0lOl1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[15][1]~regout</gate>
		<simgen>n0lOl1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[15][2]~regout</gate>
		<simgen>n0lOiOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[15][3]~regout</gate>
		<simgen>n0lOiOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[15][4]~regout</gate>
		<simgen>n0lOiOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[15][5]~regout</gate>
		<simgen>n0lOilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[14][0]~regout</gate>
		<simgen>n0lOill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[14][1]~regout</gate>
		<simgen>n0lOili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[14][2]~regout</gate>
		<simgen>n0lOiiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[14][3]~regout</gate>
		<simgen>n0lOiil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[14][4]~regout</gate>
		<simgen>n0lOiii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[14][5]~regout</gate>
		<simgen>n0lOi0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[13][0]~regout</gate>
		<simgen>n0lOi0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[13][1]~regout</gate>
		<simgen>n0lOi0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[13][2]~regout</gate>
		<simgen>n0lOi1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[13][3]~regout</gate>
		<simgen>n0lOi1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[13][4]~regout</gate>
		<simgen>n0lOi1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[13][5]~regout</gate>
		<simgen>n0lO0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[12][0]~regout</gate>
		<simgen>n0lO0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[12][1]~regout</gate>
		<simgen>n0lO0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[12][2]~regout</gate>
		<simgen>n0lO0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[12][3]~regout</gate>
		<simgen>n0lO0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[12][4]~regout</gate>
		<simgen>n0lO0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[12][5]~regout</gate>
		<simgen>n0lO0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[11][0]~regout</gate>
		<simgen>n0lO0il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[11][1]~regout</gate>
		<simgen>n0lO0ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[11][2]~regout</gate>
		<simgen>n0lO00O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[11][3]~regout</gate>
		<simgen>n0lO00l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[11][4]~regout</gate>
		<simgen>n0lO00i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[11][5]~regout</gate>
		<simgen>n0lO01O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[10][0]~regout</gate>
		<simgen>n0lO01l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[10][1]~regout</gate>
		<simgen>n0lO01i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[10][2]~regout</gate>
		<simgen>n0lO1OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[10][3]~regout</gate>
		<simgen>n0lO1Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[10][4]~regout</gate>
		<simgen>n0lO1Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[10][5]~regout</gate>
		<simgen>n0lO1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[9][0]~regout</gate>
		<simgen>n0lO1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[9][1]~regout</gate>
		<simgen>n0lO1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[9][2]~regout</gate>
		<simgen>n0lO1iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[9][3]~regout</gate>
		<simgen>n0lO1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[9][4]~regout</gate>
		<simgen>n0lO1ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[9][5]~regout</gate>
		<simgen>n0lO10O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[8][0]~regout</gate>
		<simgen>n0lO10l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[8][1]~regout</gate>
		<simgen>n0lO10i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[8][2]~regout</gate>
		<simgen>n0lO11O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[8][3]~regout</gate>
		<simgen>n0lO11l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[8][4]~regout</gate>
		<simgen>n0lO11i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[8][5]~regout</gate>
		<simgen>n0llOOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[7][0]~regout</gate>
		<simgen>n0llOOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[7][1]~regout</gate>
		<simgen>n0llOOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[7][2]~regout</gate>
		<simgen>n0llOlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[7][3]~regout</gate>
		<simgen>n0llOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[7][4]~regout</gate>
		<simgen>n0llOli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[7][5]~regout</gate>
		<simgen>n0llOiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[6][0]~regout</gate>
		<simgen>n0llOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[6][1]~regout</gate>
		<simgen>n0llOii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[6][2]~regout</gate>
		<simgen>n0llO0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[6][3]~regout</gate>
		<simgen>n0llO0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[6][4]~regout</gate>
		<simgen>n0llO0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[6][5]~regout</gate>
		<simgen>n0llO1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[5][0]~regout</gate>
		<simgen>n0llO1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[5][1]~regout</gate>
		<simgen>n0llO1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[5][2]~regout</gate>
		<simgen>n0lllOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[5][3]~regout</gate>
		<simgen>n0lllOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[5][4]~regout</gate>
		<simgen>n0lllOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[5][5]~regout</gate>
		<simgen>n0llllO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[4][0]~regout</gate>
		<simgen>n0lllll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[4][1]~regout</gate>
		<simgen>n0lllli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[4][2]~regout</gate>
		<simgen>n0llliO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[4][3]~regout</gate>
		<simgen>n0lllil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[4][4]~regout</gate>
		<simgen>n0lllii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[4][5]~regout</gate>
		<simgen>n0lll0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[3][0]~regout</gate>
		<simgen>n0lll0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[3][1]~regout</gate>
		<simgen>n0lll0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[3][2]~regout</gate>
		<simgen>n0lll1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[3][3]~regout</gate>
		<simgen>n0lll1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[3][4]~regout</gate>
		<simgen>n0lll1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[3][5]~regout</gate>
		<simgen>n0lliOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[2][0]~regout</gate>
		<simgen>n0lliOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[2][1]~regout</gate>
		<simgen>n0lliOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[2][2]~regout</gate>
		<simgen>n0llilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[2][3]~regout</gate>
		<simgen>n0llill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[2][4]~regout</gate>
		<simgen>n0llili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[2][5]~regout</gate>
		<simgen>n0lliiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[1][0]~regout</gate>
		<simgen>n0lliil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[1][1]~regout</gate>
		<simgen>n0lliii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[1][2]~regout</gate>
		<simgen>n0lli0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[1][3]~regout</gate>
		<simgen>n0lli0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[1][4]~regout</gate>
		<simgen>n0lli0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[1][5]~regout</gate>
		<simgen>n0lli1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[0][0]~regout</gate>
		<simgen>n0lli1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[0][1]~regout</gate>
		<simgen>n0lli1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[0][2]~regout</gate>
		<simgen>n0ll0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[0][3]~regout</gate>
		<simgen>n0ll0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[0][4]~regout</gate>
		<simgen>n0ll0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_1_arr[0][5]~regout</gate>
		<simgen>n0ll0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[15][0]~regout</gate>
		<simgen>n0ll0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[15][1]~regout</gate>
		<simgen>n0ll0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[15][2]~regout</gate>
		<simgen>n0ll0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[15][3]~regout</gate>
		<simgen>n0ll0il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[15][4]~regout</gate>
		<simgen>n0ll0ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[15][5]~regout</gate>
		<simgen>n0ll00O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[14][0]~regout</gate>
		<simgen>n0ll00l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[14][1]~regout</gate>
		<simgen>n0ll00i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[14][2]~regout</gate>
		<simgen>n0ll01O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[14][3]~regout</gate>
		<simgen>n0ll01l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[14][4]~regout</gate>
		<simgen>n0ll01i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[14][5]~regout</gate>
		<simgen>n0ll1OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[13][0]~regout</gate>
		<simgen>n0ll1Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[13][1]~regout</gate>
		<simgen>n0ll1Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[13][2]~regout</gate>
		<simgen>n0ll1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[13][3]~regout</gate>
		<simgen>n0ll1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[13][4]~regout</gate>
		<simgen>n0ll1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[13][5]~regout</gate>
		<simgen>n0ll1iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[12][0]~regout</gate>
		<simgen>n0ll1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[12][1]~regout</gate>
		<simgen>n0ll1ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[12][2]~regout</gate>
		<simgen>n0ll10O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[12][3]~regout</gate>
		<simgen>n0ll10l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[12][4]~regout</gate>
		<simgen>n0ll10i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[12][5]~regout</gate>
		<simgen>n0ll11O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[11][0]~regout</gate>
		<simgen>n0ll11l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[11][1]~regout</gate>
		<simgen>n0ll11i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[11][2]~regout</gate>
		<simgen>n0liOOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[11][3]~regout</gate>
		<simgen>n0liOOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[11][4]~regout</gate>
		<simgen>n0liOOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[11][5]~regout</gate>
		<simgen>n0liOlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[10][0]~regout</gate>
		<simgen>n0liOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[10][1]~regout</gate>
		<simgen>n0liOli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[10][2]~regout</gate>
		<simgen>n0liOiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[10][3]~regout</gate>
		<simgen>n0liOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[10][4]~regout</gate>
		<simgen>n0liOii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[10][5]~regout</gate>
		<simgen>n0liO0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[9][0]~regout</gate>
		<simgen>n0liO0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[9][1]~regout</gate>
		<simgen>n0liO0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[9][2]~regout</gate>
		<simgen>n0liO1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[9][3]~regout</gate>
		<simgen>n0liO1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[9][4]~regout</gate>
		<simgen>n0liO1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[9][5]~regout</gate>
		<simgen>n0lilOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[8][0]~regout</gate>
		<simgen>n0lilOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[8][1]~regout</gate>
		<simgen>n0lilOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[8][2]~regout</gate>
		<simgen>n0lillO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[8][3]~regout</gate>
		<simgen>n0lilll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[8][4]~regout</gate>
		<simgen>n0lilli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[8][5]~regout</gate>
		<simgen>n0liliO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[7][0]~regout</gate>
		<simgen>n0lilil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[7][1]~regout</gate>
		<simgen>n0lilii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[7][2]~regout</gate>
		<simgen>n0lil0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[7][3]~regout</gate>
		<simgen>n0lil0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[7][4]~regout</gate>
		<simgen>n0lil0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[7][5]~regout</gate>
		<simgen>n0lil1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[6][0]~regout</gate>
		<simgen>n0lil1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[6][1]~regout</gate>
		<simgen>n0lil1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[6][2]~regout</gate>
		<simgen>n0liiOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[6][3]~regout</gate>
		<simgen>n0liiOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[6][4]~regout</gate>
		<simgen>n0liiOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[6][5]~regout</gate>
		<simgen>n0liilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[5][0]~regout</gate>
		<simgen>n0liill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[5][1]~regout</gate>
		<simgen>n0liili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[5][2]~regout</gate>
		<simgen>n0liiiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[5][3]~regout</gate>
		<simgen>n0liiil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[5][4]~regout</gate>
		<simgen>n0liiii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[5][5]~regout</gate>
		<simgen>n0lii0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[4][0]~regout</gate>
		<simgen>n0lii0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[4][1]~regout</gate>
		<simgen>n0lii0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[4][2]~regout</gate>
		<simgen>n0lii1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[4][3]~regout</gate>
		<simgen>n0lii1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[4][4]~regout</gate>
		<simgen>n0lii1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[4][5]~regout</gate>
		<simgen>n0li0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[3][0]~regout</gate>
		<simgen>n0li0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[3][1]~regout</gate>
		<simgen>n0li0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[3][2]~regout</gate>
		<simgen>n0li0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[3][3]~regout</gate>
		<simgen>n0li0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[3][4]~regout</gate>
		<simgen>n0li0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[3][5]~regout</gate>
		<simgen>n0li0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[2][0]~regout</gate>
		<simgen>n0li0il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[2][1]~regout</gate>
		<simgen>n0li0ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[2][2]~regout</gate>
		<simgen>n0li00O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[2][3]~regout</gate>
		<simgen>n0li00l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[2][4]~regout</gate>
		<simgen>n0li00i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[2][5]~regout</gate>
		<simgen>n0li01O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[1][0]~regout</gate>
		<simgen>n0li01l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[1][1]~regout</gate>
		<simgen>n0li01i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[1][2]~regout</gate>
		<simgen>n0li1OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[1][3]~regout</gate>
		<simgen>n0li1Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[1][4]~regout</gate>
		<simgen>n0li1Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[1][5]~regout</gate>
		<simgen>n0li1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[0][0]~regout</gate>
		<simgen>n0li1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[0][1]~regout</gate>
		<simgen>n0li1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[0][2]~regout</gate>
		<simgen>n0li1iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[0][3]~regout</gate>
		<simgen>n0li1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[0][4]~regout</gate>
		<simgen>n0li1ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_wr|sw_0_arr[0][5]~regout</gate>
		<simgen>n0li10O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa[0]</gate>
		<simgen>n0l0OOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa[1]</gate>
		<simgen>n0l0OOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd[0]</gate>
		<simgen>n0l0OlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd[1]</gate>
		<simgen>n0l0Oll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[16][0]~regout</gate>
		<simgen>n0l0Oli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[16][1]~regout</gate>
		<simgen>n0l0OiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[15][0]~regout</gate>
		<simgen>n0l0Oil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[15][1]~regout</gate>
		<simgen>n0l0Oii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[14][0]~regout</gate>
		<simgen>n0l0O0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[14][1]~regout</gate>
		<simgen>n0l0O0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[13][0]~regout</gate>
		<simgen>n0l0O0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[13][1]~regout</gate>
		<simgen>n0l0O1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[12][0]~regout</gate>
		<simgen>n0l0O1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[12][1]~regout</gate>
		<simgen>n0l0O1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[11][0]~regout</gate>
		<simgen>n0l0lOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[11][1]~regout</gate>
		<simgen>n0l0lOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[10][0]~regout</gate>
		<simgen>n0l0lOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[10][1]~regout</gate>
		<simgen>n0l0llO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[9][0]~regout</gate>
		<simgen>n0l0lll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[9][1]~regout</gate>
		<simgen>n0l0lli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[8][0]~regout</gate>
		<simgen>n0l0liO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[8][1]~regout</gate>
		<simgen>n0l0lil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[7][0]~regout</gate>
		<simgen>n0l0lii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[7][1]~regout</gate>
		<simgen>n0l0l0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[6][0]~regout</gate>
		<simgen>n0l0l0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[6][1]~regout</gate>
		<simgen>n0l0l0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[5][0]~regout</gate>
		<simgen>n0l0l1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[5][1]~regout</gate>
		<simgen>n0l0l1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[4][0]~regout</gate>
		<simgen>n0l0l1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[4][1]~regout</gate>
		<simgen>n0l0iOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[3][0]~regout</gate>
		<simgen>n0l0iOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[3][1]~regout</gate>
		<simgen>n0l0iOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[2][0]~regout</gate>
		<simgen>n0l0ilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[2][1]~regout</gate>
		<simgen>n0l0ill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[1][0]~regout</gate>
		<simgen>n0l0ili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[1][1]~regout</gate>
		<simgen>n0l0iiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[0][0]~regout</gate>
		<simgen>n0l0iil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swa_tdl[0][1]~regout</gate>
		<simgen>n0l0iii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[16][0]~regout</gate>
		<simgen>n0l0i0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[16][1]~regout</gate>
		<simgen>n0l0i0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[15][0]~regout</gate>
		<simgen>n0l0i0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[15][1]~regout</gate>
		<simgen>n0l0i1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[14][0]~regout</gate>
		<simgen>n0l0i1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[14][1]~regout</gate>
		<simgen>n0l0i1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[13][0]~regout</gate>
		<simgen>n0l00OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[13][1]~regout</gate>
		<simgen>n0l00Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[12][0]~regout</gate>
		<simgen>n0l00Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[12][1]~regout</gate>
		<simgen>n0l00lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[11][0]~regout</gate>
		<simgen>n0l00ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[11][1]~regout</gate>
		<simgen>n0l00li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[10][0]~regout</gate>
		<simgen>n0l00iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[10][1]~regout</gate>
		<simgen>n0l00il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[9][0]~regout</gate>
		<simgen>n0l00ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[9][1]~regout</gate>
		<simgen>n0l000O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[8][0]~regout</gate>
		<simgen>n0l000l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[8][1]~regout</gate>
		<simgen>n0l000i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[7][0]~regout</gate>
		<simgen>n0l001O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[7][1]~regout</gate>
		<simgen>n0l001l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[6][0]~regout</gate>
		<simgen>n0l001i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[6][1]~regout</gate>
		<simgen>n0l01OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[5][0]~regout</gate>
		<simgen>n0l01Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[5][1]~regout</gate>
		<simgen>n0l01Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[4][0]~regout</gate>
		<simgen>n0l01lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[4][1]~regout</gate>
		<simgen>n0l01ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[3][0]~regout</gate>
		<simgen>n0l01li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[3][1]~regout</gate>
		<simgen>n0l01iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[2][0]~regout</gate>
		<simgen>n0l01il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[2][1]~regout</gate>
		<simgen>n0l01ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[1][0]~regout</gate>
		<simgen>n0l010O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[1][1]~regout</gate>
		<simgen>n0l010l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[0][0]~regout</gate>
		<simgen>n0l010i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|get_wr_swtiches|swd_tdl[0][1]~regout</gate>
		<simgen>n0l011O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_rd|ram_in_reg[3][0]~regout</gate>
		<simgen>n0l011l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_rd|ram_in_reg[3][1]~regout</gate>
		<simgen>n0l1lii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_rd|ram_in_reg[3][2]~regout</gate>
		<simgen>n0l1l0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_rd|ram_in_reg[3][3]~regout</gate>
		<simgen>n0l1l0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_rd|ram_in_reg[3][4]~regout</gate>
		<simgen>n0l1l0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_rd|ram_in_reg[3][5]~regout</gate>
		<simgen>n0l1l1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_rd|ram_in_reg[2][0]~regout</gate>
		<simgen>n0l1l1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_rd|ram_in_reg[2][1]~regout</gate>
		<simgen>n0l1l1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_rd|ram_in_reg[2][2]~regout</gate>
		<simgen>n0l1iOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_rd|ram_in_reg[2][3]~regout</gate>
		<simgen>n0l1iOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_rd|ram_in_reg[2][4]~regout</gate>
		<simgen>n0l1iOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_rd|ram_in_reg[2][5]~regout</gate>
		<simgen>n0l1ilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_rd|ram_in_reg[1][0]~regout</gate>
		<simgen>n0l1ill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_rd|ram_in_reg[1][1]~regout</gate>
		<simgen>n0l1ili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_rd|ram_in_reg[1][2]~regout</gate>
		<simgen>n0l1iiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_rd|ram_in_reg[1][3]~regout</gate>
		<simgen>n0l1iil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_rd|ram_in_reg[1][4]~regout</gate>
		<simgen>n0l1iii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_rd|ram_in_reg[1][5]~regout</gate>
		<simgen>n0l1i0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_rd|ram_in_reg[0][0]~regout</gate>
		<simgen>n0l1i0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_rd|ram_in_reg[0][1]~regout</gate>
		<simgen>n0l1i0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_rd|ram_in_reg[0][2]~regout</gate>
		<simgen>n0l1i1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_rd|ram_in_reg[0][3]~regout</gate>
		<simgen>n0l1i1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_rd|ram_in_reg[0][4]~regout</gate>
		<simgen>n0l1i1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ram_cxb_rd|ram_in_reg[0][5]~regout</gate>
		<simgen>n0l10OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rd_adgen|rd_addr_d[0]</gate>
		<simgen>n0l101O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rd_adgen|rd_addr_d[1]</gate>
		<simgen>n0l101l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rd_adgen|rd_addr_d[2]</gate>
		<simgen>n0l101i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rd_adgen|rd_addr_d[3]</gate>
		<simgen>n0l11OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rd_adgen|rd_addr_d[4]</gate>
		<simgen>n0l11Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rd_adgen|rd_addr_d[5]</gate>
		<simgen>n0l11Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rd_adgen|rd_addr_c[0]</gate>
		<simgen>n0l11lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rd_adgen|rd_addr_c[1]</gate>
		<simgen>n0l11ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rd_adgen|rd_addr_c[2]</gate>
		<simgen>n0l11li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rd_adgen|rd_addr_c[3]</gate>
		<simgen>n0l11iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rd_adgen|rd_addr_c[4]</gate>
		<simgen>n0l11il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rd_adgen|rd_addr_c[5]</gate>
		<simgen>n0l11ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rd_adgen|rd_addr_b[0]</gate>
		<simgen>n0l110O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rd_adgen|rd_addr_b[1]</gate>
		<simgen>n0l110l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rd_adgen|rd_addr_b[2]</gate>
		<simgen>n0l110i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rd_adgen|rd_addr_b[3]</gate>
		<simgen>n0l111O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rd_adgen|rd_addr_b[4]</gate>
		<simgen>n0l111l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rd_adgen|rd_addr_b[5]</gate>
		<simgen>n0l111i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rd_adgen|rd_addr_a[0]</gate>
		<simgen>n0iOOOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rd_adgen|rd_addr_a[1]</gate>
		<simgen>n0iOOOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rd_adgen|rd_addr_a[2]</gate>
		<simgen>n0iOOOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rd_adgen|rd_addr_a[3]</gate>
		<simgen>n0iOOlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rd_adgen|rd_addr_a[4]</gate>
		<simgen>n0iOOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rd_adgen|rd_addr_a[5]</gate>
		<simgen>n0iOOli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rd_adgen|sw[0]</gate>
		<simgen>n0iOOiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|rd_adgen|sw[1]</gate>
		<simgen>n0iOOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_a_bus[0]</gate>
		<simgen>n0iOlli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_a_bus[1]</gate>
		<simgen>n0ii1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_a_bus[2]</gate>
		<simgen>n0ii1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_a_bus[3]</gate>
		<simgen>n0ii1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_a_bus[4]</gate>
		<simgen>n0ii1iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_a_bus[5]</gate>
		<simgen>n0ii1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_a_bus[6]</gate>
		<simgen>n0ii1ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_a_bus[7]</gate>
		<simgen>n0ii10O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_a_bus[8]</gate>
		<simgen>n0ii10l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_a_bus[9]</gate>
		<simgen>n0ii10i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_a_bus[10]</gate>
		<simgen>n0ii11O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_a_bus[11]</gate>
		<simgen>n0ii11l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_a_bus[12]</gate>
		<simgen>n0ii11i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_a_bus[13]</gate>
		<simgen>n0i0OOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_a_bus[14]</gate>
		<simgen>n0i0OOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_a_bus[15]</gate>
		<simgen>n0i0OOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_a_bus[16]</gate>
		<simgen>n0i0OlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_a_bus[17]</gate>
		<simgen>n0i0Oll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_a_bus[18]</gate>
		<simgen>n0i0Oli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_a_bus[19]</gate>
		<simgen>n0i0OiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_a_bus[20]</gate>
		<simgen>n0i0Oil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_a_bus[21]</gate>
		<simgen>n0i0Oii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_a_bus[22]</gate>
		<simgen>n0i0O0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_a_bus[23]</gate>
		<simgen>n0i0O0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_b_bus[0]</gate>
		<simgen>n0i0O0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_b_bus[1]</gate>
		<simgen>n0i0O1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_b_bus[2]</gate>
		<simgen>n0i0O1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_b_bus[3]</gate>
		<simgen>n0i0O1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_b_bus[4]</gate>
		<simgen>n0i0lOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_b_bus[5]</gate>
		<simgen>n0i0lOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_b_bus[6]</gate>
		<simgen>n0i0lOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_b_bus[7]</gate>
		<simgen>n0i0llO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_b_bus[8]</gate>
		<simgen>n0i0lll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_b_bus[9]</gate>
		<simgen>n0i0lli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_b_bus[10]</gate>
		<simgen>n0i0liO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_b_bus[11]</gate>
		<simgen>n0i0lil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_b_bus[12]</gate>
		<simgen>n0i0lii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_b_bus[13]</gate>
		<simgen>n0i0l0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_b_bus[14]</gate>
		<simgen>n0i0l0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_b_bus[15]</gate>
		<simgen>n0i0l0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_b_bus[16]</gate>
		<simgen>n0i0l1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_b_bus[17]</gate>
		<simgen>n0i0l1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_b_bus[18]</gate>
		<simgen>n0i0l1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_b_bus[19]</gate>
		<simgen>n0i0iOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_b_bus[20]</gate>
		<simgen>n0i0iOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_b_bus[21]</gate>
		<simgen>n0i0iOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_b_bus[22]</gate>
		<simgen>n0i0ilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|rdaddress_b_bus[23]</gate>
		<simgen>n0i0ill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[0]</gate>
		<simgen>n0i0ili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[1]</gate>
		<simgen>n0i0iiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[2]</gate>
		<simgen>n0i0iil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[3]</gate>
		<simgen>n0i0iii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[4]</gate>
		<simgen>n0i0i0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[5]</gate>
		<simgen>n0i0i0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[6]</gate>
		<simgen>n0i0i0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[7]</gate>
		<simgen>n0i0i1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[8]</gate>
		<simgen>n0i0i1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[9]</gate>
		<simgen>n0i0i1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[10]</gate>
		<simgen>n0i00OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[11]</gate>
		<simgen>n0i00Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[12]</gate>
		<simgen>n0i00Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[13]</gate>
		<simgen>n0i00lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[14]</gate>
		<simgen>n0i00ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[15]</gate>
		<simgen>n0i00li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[16]</gate>
		<simgen>n0i00iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[17]</gate>
		<simgen>n0i00il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[18]</gate>
		<simgen>n0i00ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[19]</gate>
		<simgen>n0i000O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[20]</gate>
		<simgen>n0i000l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[21]</gate>
		<simgen>n0i000i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[22]</gate>
		<simgen>n0i001O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[23]</gate>
		<simgen>n0i001l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[24]</gate>
		<simgen>n0i001i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[25]</gate>
		<simgen>n0i01OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[26]</gate>
		<simgen>n0i01Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[27]</gate>
		<simgen>n0i01Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[28]</gate>
		<simgen>n0i01lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[29]</gate>
		<simgen>n0i01ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[30]</gate>
		<simgen>n0i01li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[31]</gate>
		<simgen>n0i01iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[32]</gate>
		<simgen>n0i01il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[33]</gate>
		<simgen>n0i01ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[34]</gate>
		<simgen>n0i010O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out3[35]</gate>
		<simgen>n0i010l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[0]</gate>
		<simgen>n0i010i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[1]</gate>
		<simgen>n0i011O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[2]</gate>
		<simgen>n0i011l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[3]</gate>
		<simgen>n0i011i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[4]</gate>
		<simgen>n0i1OOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[5]</gate>
		<simgen>n0i1OOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[6]</gate>
		<simgen>n0i1OOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[7]</gate>
		<simgen>n0i1OlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[8]</gate>
		<simgen>n0i1Oll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[9]</gate>
		<simgen>n0i1Oli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[10]</gate>
		<simgen>n0i1OiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[11]</gate>
		<simgen>n0i1Oil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[12]</gate>
		<simgen>n0i1Oii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[13]</gate>
		<simgen>n0i1O0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[14]</gate>
		<simgen>n0i1O0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[15]</gate>
		<simgen>n0i1O0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[16]</gate>
		<simgen>n0i1O1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[17]</gate>
		<simgen>n0i1O1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[18]</gate>
		<simgen>n0i1O1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[19]</gate>
		<simgen>n0i1lOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[20]</gate>
		<simgen>n0i1lOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[21]</gate>
		<simgen>n0i1lOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[22]</gate>
		<simgen>n0i1llO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[23]</gate>
		<simgen>n0i1lll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[24]</gate>
		<simgen>n0i1lli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[25]</gate>
		<simgen>n0i1liO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[26]</gate>
		<simgen>n0i1lil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[27]</gate>
		<simgen>n0i1lii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[28]</gate>
		<simgen>n0i1l0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[29]</gate>
		<simgen>n0i1l0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[30]</gate>
		<simgen>n0i1l0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[31]</gate>
		<simgen>n0i1l1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[32]</gate>
		<simgen>n0i1l1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[33]</gate>
		<simgen>n0i1l1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[34]</gate>
		<simgen>n0i1iOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out2[35]</gate>
		<simgen>n0i1iOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[0]</gate>
		<simgen>n0i1iOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[1]</gate>
		<simgen>n0i1ilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[2]</gate>
		<simgen>n0i1ill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[3]</gate>
		<simgen>n0i1ili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[4]</gate>
		<simgen>n0i1iiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[5]</gate>
		<simgen>n0i1iil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[6]</gate>
		<simgen>n0i1iii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[7]</gate>
		<simgen>n0i1i0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[8]</gate>
		<simgen>n0i1i0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[9]</gate>
		<simgen>n0i1i0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[10]</gate>
		<simgen>n0i1i1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[11]</gate>
		<simgen>n0i1i1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[12]</gate>
		<simgen>n0i1i1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[13]</gate>
		<simgen>n0i10OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[14]</gate>
		<simgen>n0i10Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[15]</gate>
		<simgen>n0i10Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[16]</gate>
		<simgen>n0i10lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[17]</gate>
		<simgen>n0i10ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[18]</gate>
		<simgen>n0i10li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[19]</gate>
		<simgen>n0i10iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[20]</gate>
		<simgen>n0i10il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[21]</gate>
		<simgen>n0i10ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[22]</gate>
		<simgen>n0i100O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[23]</gate>
		<simgen>n0i100l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[24]</gate>
		<simgen>n0i100i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[25]</gate>
		<simgen>n0i101O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[26]</gate>
		<simgen>n0i101l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[27]</gate>
		<simgen>n0i101i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[28]</gate>
		<simgen>n0i11OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[29]</gate>
		<simgen>n0i11Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[30]</gate>
		<simgen>n0i11Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[31]</gate>
		<simgen>n0i11lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[32]</gate>
		<simgen>n0i11ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[33]</gate>
		<simgen>n0i11li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[34]</gate>
		<simgen>n0i11iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out1[35]</gate>
		<simgen>n0i11il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[0]</gate>
		<simgen>n0i11ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[1]</gate>
		<simgen>n0i110O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[2]</gate>
		<simgen>n0i110l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[3]</gate>
		<simgen>n0i110i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[4]</gate>
		<simgen>n0i111O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[5]</gate>
		<simgen>n0i111l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[6]</gate>
		<simgen>n0i111i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[7]</gate>
		<simgen>n00OOOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[8]</gate>
		<simgen>n00OOOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[9]</gate>
		<simgen>n00OOOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[10]</gate>
		<simgen>n00OOlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[11]</gate>
		<simgen>n00OOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[12]</gate>
		<simgen>n00OOli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[13]</gate>
		<simgen>n00OOiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[14]</gate>
		<simgen>n00OOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[15]</gate>
		<simgen>n00OOii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[16]</gate>
		<simgen>n00OO0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[17]</gate>
		<simgen>n00OO0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[18]</gate>
		<simgen>n00OO0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[19]</gate>
		<simgen>n00OO1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[20]</gate>
		<simgen>n00OO1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[21]</gate>
		<simgen>n00OO1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[22]</gate>
		<simgen>n00OlOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[23]</gate>
		<simgen>n00OlOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[24]</gate>
		<simgen>n00OlOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[25]</gate>
		<simgen>n00OllO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[26]</gate>
		<simgen>n00Olll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[27]</gate>
		<simgen>n00Olli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[28]</gate>
		<simgen>n00OliO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[29]</gate>
		<simgen>n00Olil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[30]</gate>
		<simgen>n00Olii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[31]</gate>
		<simgen>n00Ol0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[32]</gate>
		<simgen>n00Ol0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[33]</gate>
		<simgen>n00Ol0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[34]</gate>
		<simgen>n00Ol1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|ram_data_out0[35]</gate>
		<simgen>n00Ol1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[0]</gate>
		<simgen>n00Ol1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[1]</gate>
		<simgen>n00OiOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[2]</gate>
		<simgen>n00OiOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[3]</gate>
		<simgen>n00OiOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[4]</gate>
		<simgen>n00OilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[5]</gate>
		<simgen>n00Oill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[6]</gate>
		<simgen>n00Oili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[7]</gate>
		<simgen>n00OiiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[8]</gate>
		<simgen>n00Oiil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[9]</gate>
		<simgen>n00Oiii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[10]</gate>
		<simgen>n00Oi0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[11]</gate>
		<simgen>n00Oi0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[12]</gate>
		<simgen>n00Oi0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[13]</gate>
		<simgen>n00Oi1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[14]</gate>
		<simgen>n00Oi1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[15]</gate>
		<simgen>n00Oi1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[16]</gate>
		<simgen>n00O0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[17]</gate>
		<simgen>n00O0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[18]</gate>
		<simgen>n00O0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[19]</gate>
		<simgen>n00O0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[20]</gate>
		<simgen>n00O0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[21]</gate>
		<simgen>n00O0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[22]</gate>
		<simgen>n00O0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[23]</gate>
		<simgen>n00O0il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[24]</gate>
		<simgen>n00O0ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[25]</gate>
		<simgen>n00O00O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[26]</gate>
		<simgen>n00O00l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[27]</gate>
		<simgen>n00O00i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[28]</gate>
		<simgen>n00O01O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[29]</gate>
		<simgen>n00O01l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[30]</gate>
		<simgen>n00O01i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[31]</gate>
		<simgen>n00O1OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[32]</gate>
		<simgen>n00O1Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[33]</gate>
		<simgen>n00O1Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[34]</gate>
		<simgen>n00O1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[35]</gate>
		<simgen>n00O1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[36]</gate>
		<simgen>n00O1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[37]</gate>
		<simgen>n00O1iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[38]</gate>
		<simgen>n00O1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[39]</gate>
		<simgen>n00O1ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[40]</gate>
		<simgen>n00O10O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[41]</gate>
		<simgen>n00O10l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[42]</gate>
		<simgen>n00O10i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[43]</gate>
		<simgen>n00O11O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[44]</gate>
		<simgen>n00O11l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[45]</gate>
		<simgen>n00O11i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[46]</gate>
		<simgen>n00lOOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[47]</gate>
		<simgen>n00lOOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[48]</gate>
		<simgen>n00lOOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[49]</gate>
		<simgen>n00lOlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[50]</gate>
		<simgen>n00lOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[51]</gate>
		<simgen>n00lOli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[52]</gate>
		<simgen>n00lOiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[53]</gate>
		<simgen>n00lOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[54]</gate>
		<simgen>n00lOii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[55]</gate>
		<simgen>n00lO0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[56]</gate>
		<simgen>n00lO0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[57]</gate>
		<simgen>n00lO0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[58]</gate>
		<simgen>n00lO1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[59]</gate>
		<simgen>n00lO1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[60]</gate>
		<simgen>n00lO1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[61]</gate>
		<simgen>n00llOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[62]</gate>
		<simgen>n00llOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[63]</gate>
		<simgen>n00llOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[64]</gate>
		<simgen>n00lllO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[65]</gate>
		<simgen>n00llll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[66]</gate>
		<simgen>n00llli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[67]</gate>
		<simgen>n00lliO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[68]</gate>
		<simgen>n00llil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[69]</gate>
		<simgen>n00llii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[70]</gate>
		<simgen>n00ll0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[71]</gate>
		<simgen>n00ll0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[72]</gate>
		<simgen>n00ll0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[73]</gate>
		<simgen>n00ll1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[74]</gate>
		<simgen>n00ll1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[75]</gate>
		<simgen>n00ll1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[76]</gate>
		<simgen>n00liOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[77]</gate>
		<simgen>n00liOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[78]</gate>
		<simgen>n00liOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[79]</gate>
		<simgen>n00lilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[80]</gate>
		<simgen>n00lill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[81]</gate>
		<simgen>n00lili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[82]</gate>
		<simgen>n00liiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[83]</gate>
		<simgen>n00liil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[84]</gate>
		<simgen>n00liii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[85]</gate>
		<simgen>n00li0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[86]</gate>
		<simgen>n00li0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[87]</gate>
		<simgen>n00li0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[88]</gate>
		<simgen>n00li1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[89]</gate>
		<simgen>n00li1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[90]</gate>
		<simgen>n00li1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[91]</gate>
		<simgen>n00l0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[92]</gate>
		<simgen>n00l0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[93]</gate>
		<simgen>n00l0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[94]</gate>
		<simgen>n00l0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[95]</gate>
		<simgen>n00l0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[96]</gate>
		<simgen>n00l0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[97]</gate>
		<simgen>n00l0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[98]</gate>
		<simgen>n00l0il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[99]</gate>
		<simgen>n00l0ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[100]</gate>
		<simgen>n00l00O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[101]</gate>
		<simgen>n00l00l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[102]</gate>
		<simgen>n00l00i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[103]</gate>
		<simgen>n00l01O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[104]</gate>
		<simgen>n00l01l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[105]</gate>
		<simgen>n00l01i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[106]</gate>
		<simgen>n00l1OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[107]</gate>
		<simgen>n00l1Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[108]</gate>
		<simgen>n00l1Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[109]</gate>
		<simgen>n00l1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[110]</gate>
		<simgen>n00l1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[111]</gate>
		<simgen>n00l1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[112]</gate>
		<simgen>n00l1iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[113]</gate>
		<simgen>n00l1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[114]</gate>
		<simgen>n00l1ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[115]</gate>
		<simgen>n00l10O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[116]</gate>
		<simgen>n00l10l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[117]</gate>
		<simgen>n00l10i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[118]</gate>
		<simgen>n00l11O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[119]</gate>
		<simgen>n00l11l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[120]</gate>
		<simgen>n00l11i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[121]</gate>
		<simgen>n00iOOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[122]</gate>
		<simgen>n00iOOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[123]</gate>
		<simgen>n00iOOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[124]</gate>
		<simgen>n00iOlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[125]</gate>
		<simgen>n00iOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[126]</gate>
		<simgen>n00iOli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[127]</gate>
		<simgen>n00iOiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[128]</gate>
		<simgen>n00iOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[129]</gate>
		<simgen>n00iOii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[130]</gate>
		<simgen>n00iO0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[131]</gate>
		<simgen>n00iO0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[132]</gate>
		<simgen>n00iO0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[133]</gate>
		<simgen>n00iO1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[134]</gate>
		<simgen>n00iO1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[135]</gate>
		<simgen>n00iO1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[136]</gate>
		<simgen>n00ilOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[137]</gate>
		<simgen>n00ilOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[138]</gate>
		<simgen>n00ilOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[139]</gate>
		<simgen>n00illO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[140]</gate>
		<simgen>n00illl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[141]</gate>
		<simgen>n00illi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[142]</gate>
		<simgen>n00iliO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|b_ram_data_in_bus[143]</gate>
		<simgen>n00ilil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_b_bus[0]</gate>
		<simgen>n00ilii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_b_bus[1]</gate>
		<simgen>n00il0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_b_bus[2]</gate>
		<simgen>n00il0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_b_bus[3]</gate>
		<simgen>n00il0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_b_bus[4]</gate>
		<simgen>n00il1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_b_bus[5]</gate>
		<simgen>n00il1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_b_bus[6]</gate>
		<simgen>n00il1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_b_bus[7]</gate>
		<simgen>n00iiOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_b_bus[8]</gate>
		<simgen>n00iiOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_b_bus[9]</gate>
		<simgen>n00iiOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_b_bus[10]</gate>
		<simgen>n00iilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_b_bus[11]</gate>
		<simgen>n00iill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_b_bus[12]</gate>
		<simgen>n00iili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_b_bus[13]</gate>
		<simgen>n00iiiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_b_bus[14]</gate>
		<simgen>n00iiil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_b_bus[15]</gate>
		<simgen>n00iiii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_b_bus[16]</gate>
		<simgen>n00ii0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_b_bus[17]</gate>
		<simgen>n00ii0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_b_bus[18]</gate>
		<simgen>n00ii0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_b_bus[19]</gate>
		<simgen>n00ii1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_b_bus[20]</gate>
		<simgen>n00ii1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_b_bus[21]</gate>
		<simgen>n00ii1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_b_bus[22]</gate>
		<simgen>n00i0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_b_bus[23]</gate>
		<simgen>n00i0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[0]</gate>
		<simgen>n00i0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[1]</gate>
		<simgen>n00i0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[2]</gate>
		<simgen>n00i0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[3]</gate>
		<simgen>n00i0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[4]</gate>
		<simgen>n00i0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[5]</gate>
		<simgen>n00i0il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[6]</gate>
		<simgen>n00i0ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[7]</gate>
		<simgen>n00i00O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[8]</gate>
		<simgen>n00i00l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[9]</gate>
		<simgen>n00i00i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[10]</gate>
		<simgen>n00i01O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[11]</gate>
		<simgen>n00i01l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[12]</gate>
		<simgen>n00i01i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[13]</gate>
		<simgen>n00i1OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[14]</gate>
		<simgen>n00i1Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[15]</gate>
		<simgen>n00i1Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[16]</gate>
		<simgen>n00i1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[17]</gate>
		<simgen>n00i1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[18]</gate>
		<simgen>n00i1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[19]</gate>
		<simgen>n00i1iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[20]</gate>
		<simgen>n00i1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[21]</gate>
		<simgen>n00i1ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[22]</gate>
		<simgen>n00i10O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[23]</gate>
		<simgen>n00i10l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[24]</gate>
		<simgen>n00i10i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[25]</gate>
		<simgen>n00i11O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[26]</gate>
		<simgen>n00i11l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[27]</gate>
		<simgen>n00i11i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[28]</gate>
		<simgen>n000OOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[29]</gate>
		<simgen>n000OOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[30]</gate>
		<simgen>n000OOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[31]</gate>
		<simgen>n000OlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[32]</gate>
		<simgen>n000Oll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[33]</gate>
		<simgen>n000Oli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[34]</gate>
		<simgen>n000OiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[35]</gate>
		<simgen>n000Oil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[36]</gate>
		<simgen>n000Oii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[37]</gate>
		<simgen>n000O0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[38]</gate>
		<simgen>n000O0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[39]</gate>
		<simgen>n000O0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[40]</gate>
		<simgen>n000O1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[41]</gate>
		<simgen>n000O1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[42]</gate>
		<simgen>n000O1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[43]</gate>
		<simgen>n000lOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[44]</gate>
		<simgen>n000lOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[45]</gate>
		<simgen>n000lOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[46]</gate>
		<simgen>n000llO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[47]</gate>
		<simgen>n000lll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[48]</gate>
		<simgen>n000lli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[49]</gate>
		<simgen>n000liO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[50]</gate>
		<simgen>n000lil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[51]</gate>
		<simgen>n000lii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[52]</gate>
		<simgen>n000l0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[53]</gate>
		<simgen>n000l0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[54]</gate>
		<simgen>n000l0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[55]</gate>
		<simgen>n000l1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[56]</gate>
		<simgen>n000l1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[57]</gate>
		<simgen>n000l1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[58]</gate>
		<simgen>n000iOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[59]</gate>
		<simgen>n000iOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[60]</gate>
		<simgen>n000iOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[61]</gate>
		<simgen>n000ilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[62]</gate>
		<simgen>n000ill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[63]</gate>
		<simgen>n000ili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[64]</gate>
		<simgen>n000iiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[65]</gate>
		<simgen>n000iil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[66]</gate>
		<simgen>n000iii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[67]</gate>
		<simgen>n000i0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[68]</gate>
		<simgen>n000i0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[69]</gate>
		<simgen>n000i0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[70]</gate>
		<simgen>n000i1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[71]</gate>
		<simgen>n000i1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[72]</gate>
		<simgen>n000i1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[73]</gate>
		<simgen>n0000OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[74]</gate>
		<simgen>n0000Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[75]</gate>
		<simgen>n0000Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[76]</gate>
		<simgen>n0000lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[77]</gate>
		<simgen>n0000ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[78]</gate>
		<simgen>n0000li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[79]</gate>
		<simgen>n0000iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[80]</gate>
		<simgen>n0000il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[81]</gate>
		<simgen>n0000ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[82]</gate>
		<simgen>n00000O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[83]</gate>
		<simgen>n00000l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[84]</gate>
		<simgen>n00000i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[85]</gate>
		<simgen>n00001O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[86]</gate>
		<simgen>n00001l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[87]</gate>
		<simgen>n00001i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[88]</gate>
		<simgen>n0001OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[89]</gate>
		<simgen>n0001Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[90]</gate>
		<simgen>n0001Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[91]</gate>
		<simgen>n0001lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[92]</gate>
		<simgen>n0001ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[93]</gate>
		<simgen>n0001li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[94]</gate>
		<simgen>n0001iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[95]</gate>
		<simgen>n0001il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[96]</gate>
		<simgen>n0001ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[97]</gate>
		<simgen>n00010O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[98]</gate>
		<simgen>n00010l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[99]</gate>
		<simgen>n00010i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[100]</gate>
		<simgen>n00011O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[101]</gate>
		<simgen>n00011l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[102]</gate>
		<simgen>n00011i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[103]</gate>
		<simgen>n001OOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[104]</gate>
		<simgen>n001OOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[105]</gate>
		<simgen>n001OOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[106]</gate>
		<simgen>n001OlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[107]</gate>
		<simgen>n001Oll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[108]</gate>
		<simgen>n001Oli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[109]</gate>
		<simgen>n001OiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[110]</gate>
		<simgen>n001Oil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[111]</gate>
		<simgen>n001Oii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[112]</gate>
		<simgen>n001O0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[113]</gate>
		<simgen>n001O0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[114]</gate>
		<simgen>n001O0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[115]</gate>
		<simgen>n001O1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[116]</gate>
		<simgen>n001O1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[117]</gate>
		<simgen>n001O1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[118]</gate>
		<simgen>n001lOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[119]</gate>
		<simgen>n001lOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[120]</gate>
		<simgen>n001lOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[121]</gate>
		<simgen>n001llO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[122]</gate>
		<simgen>n001lll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[123]</gate>
		<simgen>n001lli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[124]</gate>
		<simgen>n001liO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[125]</gate>
		<simgen>n001lil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[126]</gate>
		<simgen>n001lii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[127]</gate>
		<simgen>n001l0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[128]</gate>
		<simgen>n001l0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[129]</gate>
		<simgen>n001l0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[130]</gate>
		<simgen>n001l1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[131]</gate>
		<simgen>n001l1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[132]</gate>
		<simgen>n001l1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[133]</gate>
		<simgen>n001iOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[134]</gate>
		<simgen>n001iOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[135]</gate>
		<simgen>n001iOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[136]</gate>
		<simgen>n001ilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[137]</gate>
		<simgen>n001ill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[138]</gate>
		<simgen>n001ili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[139]</gate>
		<simgen>n001iiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[140]</gate>
		<simgen>n001iil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[141]</gate>
		<simgen>n001iii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[142]</gate>
		<simgen>n001i0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|a_ram_data_in_bus[143]</gate>
		<simgen>n001i0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_a_bus[0]</gate>
		<simgen>n001i0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_a_bus[1]</gate>
		<simgen>n001i1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_a_bus[2]</gate>
		<simgen>n001i1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_a_bus[3]</gate>
		<simgen>n001i1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_a_bus[4]</gate>
		<simgen>n0010OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_a_bus[5]</gate>
		<simgen>n0010Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_a_bus[6]</gate>
		<simgen>n0010Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_a_bus[7]</gate>
		<simgen>n0010lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_a_bus[8]</gate>
		<simgen>n0010ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_a_bus[9]</gate>
		<simgen>n0010li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_a_bus[10]</gate>
		<simgen>n0010iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_a_bus[11]</gate>
		<simgen>n0010il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_a_bus[12]</gate>
		<simgen>n0010ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_a_bus[13]</gate>
		<simgen>n00100O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_a_bus[14]</gate>
		<simgen>n00100l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_a_bus[15]</gate>
		<simgen>n00100i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_a_bus[16]</gate>
		<simgen>n00101O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_a_bus[17]</gate>
		<simgen>n00101l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_a_bus[18]</gate>
		<simgen>n00101i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_a_bus[19]</gate>
		<simgen>n0011OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_a_bus[20]</gate>
		<simgen>n0011Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_a_bus[21]</gate>
		<simgen>n0011Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_a_bus[22]</gate>
		<simgen>n0011lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ccc|wraddress_a_bus[23]</gate>
		<simgen>n0011ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_sel_anb|tdl_arr[0]</gate>
		<simgen>n0011li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_sel_anb|tdl_arr[1]</gate>
		<simgen>n0011iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|sw[0]</gate>
		<simgen>n0011il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|wr_addr[5]</gate>
		<simgen>n0011ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|wr_addr[4]</gate>
		<simgen>n01OO1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|wr_addr[3]</gate>
		<simgen>n01OO1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|wr_addr[2]</gate>
		<simgen>n01Olii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|wr_addr[1]</gate>
		<simgen>n01Ol0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|wr_addr[0]</gate>
		<simgen>n01Ol0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|sw[1]</gate>
		<simgen>n01lOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|wr_address_i_int[0]</gate>
		<simgen>n01lOli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|wr_address_i_int[1]</gate>
		<simgen>n01lOiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|wr_address_i_int[2]</gate>
		<simgen>n01lOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|wr_address_i_int[3]</gate>
		<simgen>n01lOii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|wr_address_i_int[4]</gate>
		<simgen>n01lO0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|wr_address_i_int[5]</gate>
		<simgen>n01lO0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_i[0]</gate>
		<simgen>n01lO0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_i[1]</gate>
		<simgen>n01lO1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_i[2]</gate>
		<simgen>n01lO1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_i[3]</gate>
		<simgen>n01lO1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_i[4]</gate>
		<simgen>n01llOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_i[5]</gate>
		<simgen>n01llOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_i[6]</gate>
		<simgen>n01llOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_i[7]</gate>
		<simgen>n01lllO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_i[8]</gate>
		<simgen>n01llll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_i[9]</gate>
		<simgen>n01llli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_i[10]</gate>
		<simgen>n01lliO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_i[11]</gate>
		<simgen>n01llil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_i[12]</gate>
		<simgen>n01llii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_i[13]</gate>
		<simgen>n01ll0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_i[14]</gate>
		<simgen>n01ll0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_i[15]</gate>
		<simgen>n01ll0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_i[16]</gate>
		<simgen>n01ll1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_i[17]</gate>
		<simgen>n01ll1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_r[0]</gate>
		<simgen>n01ll1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_r[1]</gate>
		<simgen>n01liOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_r[2]</gate>
		<simgen>n01liOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_r[3]</gate>
		<simgen>n01liOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_r[4]</gate>
		<simgen>n01lilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_r[5]</gate>
		<simgen>n01lill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_r[6]</gate>
		<simgen>n01lili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_r[7]</gate>
		<simgen>n01liiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_r[8]</gate>
		<simgen>n01liil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_r[9]</gate>
		<simgen>n01liii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_r[10]</gate>
		<simgen>n01li0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_r[11]</gate>
		<simgen>n01li0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_r[12]</gate>
		<simgen>n01li0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_r[13]</gate>
		<simgen>n01li1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_r[14]</gate>
		<simgen>n01li1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_r[15]</gate>
		<simgen>n01li1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_r[16]</gate>
		<simgen>n01l0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_in_r[17]</gate>
		<simgen>n01l0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|wren[0]</gate>
		<simgen>n01l0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|wren[1]</gate>
		<simgen>n01l0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|wren[2]</gate>
		<simgen>n01l0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|wren[3]</gate>
		<simgen>n01l0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|disable_wr~regout</gate>
		<simgen>n01l0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|rdy_for_next_block~regout</gate>
		<simgen>n01l0il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|burst_count_en~regout</gate>
		<simgen>n01l0ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|data_rdy_int~regout</gate>
		<simgen>n01l00O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|anb~regout</gate>
		<simgen>n01l00l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|count[0]</gate>
		<simgen>n01l00i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|count[1]</gate>
		<simgen>n01l01O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|count[2]</gate>
		<simgen>n01l01l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|count[3]</gate>
		<simgen>n01l01i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|count[4]</gate>
		<simgen>n01l1OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|count[5]</gate>
		<simgen>n01l1Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|count[6]</gate>
		<simgen>n01l1Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|count[7]</gate>
		<simgen>n01l1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|writer|\gen_quad:gen_se_writer:gen_burst_rdy:delay_swd|tdl_arr[0]</gate>
		<simgen>n01l1iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|sel_we|wc_i~regout</gate>
		<simgen>n01l1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|sel_we|wc_i_d~regout</gate>
		<simgen>n01l1ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|sel_we|lpp_c_i~regout</gate>
		<simgen>n01l11i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|sel_we|wait_count[0]</gate>
		<simgen>n01iO1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|sel_we|wait_count[1]</gate>
		<simgen>n01ilOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|sel_we|wait_count[2]</gate>
		<simgen>n01ilOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|sel_we|wait_count[3]</gate>
		<simgen>n01ilOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|sel_we|wc_state.ENABLE~regout</gate>
		<simgen>n01illO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|sel_we|wc_state.WAIT_LAT~regout</gate>
		<simgen>n01illl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|sel_we|wc_state.IDLE~regout</gate>
		<simgen>n01illi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_swd|tdl_arr[0]</gate>
		<simgen>n01iilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_swd|tdl_arr[1]</gate>
		<simgen>n01iill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_swd|tdl_arr[2]</gate>
		<simgen>n01iili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_swd|tdl_arr[3]</gate>
		<simgen>n01iiiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_swd|tdl_arr[4]</gate>
		<simgen>n01iiil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_swd|tdl_arr[5]</gate>
		<simgen>n01iiii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_swd|tdl_arr[6]</gate>
		<simgen>n01ii0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_swd|tdl_arr[7]</gate>
		<simgen>n01ii0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_swd|tdl_arr[8]</gate>
		<simgen>n01ii0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|delay_swd|tdl_arr[9]</gate>
		<simgen>n01ii1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ctrl|next_pass_id~regout</gate>
		<simgen>n01ii1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ctrl|k_state.IDLE~regout</gate>
		<simgen>n010OOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ctrl|k_state.RUN_CNT~regout</gate>
		<simgen>n010OlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ctrl|k_state.NEXT_PASS_UPD~regout</gate>
		<simgen>n010O1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ctrl|k_state.HOLD~regout</gate>
		<simgen>n010O1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ctrl|next_pass_i~regout</gate>
		<simgen>n010lOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ctrl|blk_done_int~regout</gate>
		<simgen>n010l1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ctrl|del_npi_cnt[0]</gate>
		<simgen>n010iOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ctrl|del_npi_cnt[1]</gate>
		<simgen>n010iOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ctrl|del_npi_cnt[2]</gate>
		<simgen>n010ilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ctrl|del_npi_cnt[3]</gate>
		<simgen>n010ill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ctrl|del_npi_cnt[4]</gate>
		<simgen>n010ili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ctrl|p[0]</gate>
		<simgen>n010iiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ctrl|p[1]</gate>
		<simgen>n010iil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ctrl|k[0]</gate>
		<simgen>n010iii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ctrl|k[1]</gate>
		<simgen>n010i0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ctrl|k[2]</gate>
		<simgen>n010i0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ctrl|k[3]</gate>
		<simgen>n010i0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ctrl|k[4]</gate>
		<simgen>n010i1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ctrl|k[5]</gate>
		<simgen>n010i1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ctrl|k[6]</gate>
		<simgen>n010i1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ctrl|k[7]</gate>
		<simgen>n0100OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ctrl|k_count[0]</gate>
		<simgen>n0100Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ctrl|k_count[1]</gate>
		<simgen>n0100Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ctrl|k_count[2]</gate>
		<simgen>n0100lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ctrl|k_count[3]</gate>
		<simgen>n0100ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ctrl|k_count[4]</gate>
		<simgen>n0100li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ctrl|k_count[5]</gate>
		<simgen>n0100iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ctrl|next_block_d4~regout</gate>
		<simgen>n0100il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ctrl|next_block_d3~regout</gate>
		<simgen>n0100ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ctrl|next_block_d2~regout</gate>
		<simgen>n01000O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|ctrl|next_block_d~regout</gate>
		<simgen>n01000l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_interface_controller_1|stall_reg~regout</gate>
		<simgen>n0101li</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_interface_controller_1|sink_stall_reg~regout</gate>
		<simgen>n0101iO</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_interface_controller_1|source_stall_reg~regout</gate>
		<simgen>n0101il</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_interface_controller_1|source_packet_error[1]</gate>
		<simgen>n0101ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_interface_controller_1|source_packet_error[0]</gate>
		<simgen>n01010O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_count_int[7]</gate>
		<simgen>n011iii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_count_int[6]</gate>
		<simgen>n011i0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_count_int[5]</gate>
		<simgen>n011i0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_count_int[4]</gate>
		<simgen>n011i1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_count_int[3]</gate>
		<simgen>n011i1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_count_int[2]</gate>
		<simgen>n011i1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_count_int[1]</gate>
		<simgen>n0110OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_count_int[0]</gate>
		<simgen>n0110Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_count_int1[7]</gate>
		<simgen>n0110Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_count_int1[6]</gate>
		<simgen>n0110ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_count_int1[5]</gate>
		<simgen>n0110li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_count_int1[4]</gate>
		<simgen>n0110iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_count_int1[3]</gate>
		<simgen>n0110il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_count_int1[2]</gate>
		<simgen>n0110ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_count_int1[1]</gate>
		<simgen>n01100O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_count_int1[0]</gate>
		<simgen>n0111lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|source_state.start~regout</gate>
		<simgen>n0111ll</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|source_state.sop~regout</gate>
		<simgen>n0111iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|source_state.run1~regout</gate>
		<simgen>n0111il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|source_state.st_err~regout</gate>
		<simgen>n0111ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|source_state.end1~regout</gate>
		<simgen>n01110O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[41]</gate>
		<simgen>n01110l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[40]</gate>
		<simgen>n01111O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[39]</gate>
		<simgen>n01111l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[38]</gate>
		<simgen>n01111i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[37]</gate>
		<simgen>n1OOOOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[36]</gate>
		<simgen>n1OOOOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[35]</gate>
		<simgen>n1OOOOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[34]</gate>
		<simgen>n1OOOlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[33]</gate>
		<simgen>n1OOOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[32]</gate>
		<simgen>n1OOOli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[31]</gate>
		<simgen>n1OOOiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[30]</gate>
		<simgen>n1OOOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[29]</gate>
		<simgen>n1OOOii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[28]</gate>
		<simgen>n1OOO0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[27]</gate>
		<simgen>n1OOO0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[26]</gate>
		<simgen>n1OOO0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[25]</gate>
		<simgen>n1OOO1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[24]</gate>
		<simgen>n1OOO1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[23]</gate>
		<simgen>n1OOO1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[22]</gate>
		<simgen>n1OOlOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[21]</gate>
		<simgen>n1OOlOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[20]</gate>
		<simgen>n1OOlOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[19]</gate>
		<simgen>n1OOllO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[18]</gate>
		<simgen>n1OOlll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[17]</gate>
		<simgen>n1OOlli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[16]</gate>
		<simgen>n1OOliO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[15]</gate>
		<simgen>n1OOlil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[14]</gate>
		<simgen>n1OOlii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[13]</gate>
		<simgen>n1OOl0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[12]</gate>
		<simgen>n1OOl0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[11]</gate>
		<simgen>n1OOl0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[10]</gate>
		<simgen>n1OOl1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[9]</gate>
		<simgen>n1OOl1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[8]</gate>
		<simgen>n1OOl1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[7]</gate>
		<simgen>n1OOiOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[6]</gate>
		<simgen>n1OOiOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[5]</gate>
		<simgen>n1OOiOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[4]</gate>
		<simgen>n1OOilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[3]</gate>
		<simgen>n1OOill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[2]</gate>
		<simgen>n1OOili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[1]</gate>
		<simgen>n1OOiiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_data[0]</gate>
		<simgen>n1OOiil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_valid_s~regout</gate>
		<simgen>n1OOiii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|valid_ctrl_int~regout</gate>
		<simgen>n1OOi0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|valid_ctrl_int1~regout</gate>
		<simgen>n1OOi0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_sop_s~regout</gate>
		<simgen>n1OOi0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_eop_s~regout</gate>
		<simgen>n1OOi1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_error[1]</gate>
		<simgen>n1OOi1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|at_source_error[0]</gate>
		<simgen>n1OOi1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[41]</gate>
		<simgen>n1OO0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[40]</gate>
		<simgen>n1OO0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[39]</gate>
		<simgen>n1OO0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[38]</gate>
		<simgen>n1OO0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[37]</gate>
		<simgen>n1OO0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[36]</gate>
		<simgen>n1OO0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[35]</gate>
		<simgen>n1OO0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[34]</gate>
		<simgen>n1OO0il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[33]</gate>
		<simgen>n1OO0ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[32]</gate>
		<simgen>n1OO00O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[31]</gate>
		<simgen>n1OO00l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[30]</gate>
		<simgen>n1OO00i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[29]</gate>
		<simgen>n1OO01O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[28]</gate>
		<simgen>n1OO01l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[27]</gate>
		<simgen>n1OO01i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[26]</gate>
		<simgen>n1OO1OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[25]</gate>
		<simgen>n1OO1Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[24]</gate>
		<simgen>n1OO1Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[23]</gate>
		<simgen>n1OO1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[22]</gate>
		<simgen>n1OO1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[21]</gate>
		<simgen>n1OO1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[20]</gate>
		<simgen>n1OO1iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[19]</gate>
		<simgen>n1OO1il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[18]</gate>
		<simgen>n1OO1ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[17]</gate>
		<simgen>n1OO10O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[16]</gate>
		<simgen>n1OO10l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[15]</gate>
		<simgen>n1OO10i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[14]</gate>
		<simgen>n1OO11O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[13]</gate>
		<simgen>n1OO11l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[12]</gate>
		<simgen>n1OO11i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[11]</gate>
		<simgen>n1OlOOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[10]</gate>
		<simgen>n1OlOOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[9]</gate>
		<simgen>n1OlOOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[8]</gate>
		<simgen>n1OlOlO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[7]</gate>
		<simgen>n1OlOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[6]</gate>
		<simgen>n1OlOli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[5]</gate>
		<simgen>n1OlOiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[4]</gate>
		<simgen>n1OlOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[3]</gate>
		<simgen>n1OlOii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[2]</gate>
		<simgen>n1OlO0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[1]</gate>
		<simgen>n1OlO0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int[0]</gate>
		<simgen>n1OlO0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[41]</gate>
		<simgen>n1OlO1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[40]</gate>
		<simgen>n1OlO1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[39]</gate>
		<simgen>n1OlO1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[38]</gate>
		<simgen>n1OllOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[37]</gate>
		<simgen>n1OllOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[36]</gate>
		<simgen>n1OllOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[35]</gate>
		<simgen>n1OlllO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[34]</gate>
		<simgen>n1Ollll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[33]</gate>
		<simgen>n1Ollli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[32]</gate>
		<simgen>n1OlliO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[31]</gate>
		<simgen>n1Ollil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[30]</gate>
		<simgen>n1Ollii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[29]</gate>
		<simgen>n1Oll0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[28]</gate>
		<simgen>n1Oll0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[27]</gate>
		<simgen>n1Oll0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[26]</gate>
		<simgen>n1Oll1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[25]</gate>
		<simgen>n1Oll1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[24]</gate>
		<simgen>n1Oll1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[23]</gate>
		<simgen>n1OliOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[22]</gate>
		<simgen>n1OliOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[21]</gate>
		<simgen>n1OliOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[20]</gate>
		<simgen>n1OlilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[19]</gate>
		<simgen>n1Olill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[18]</gate>
		<simgen>n1Olili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[17]</gate>
		<simgen>n1OliiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[16]</gate>
		<simgen>n1Oliil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[15]</gate>
		<simgen>n1Oliii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[14]</gate>
		<simgen>n1Oli0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[13]</gate>
		<simgen>n1Oli0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[12]</gate>
		<simgen>n1Oli0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[11]</gate>
		<simgen>n1Oli1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[10]</gate>
		<simgen>n1Oli1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[9]</gate>
		<simgen>n1Oli1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[8]</gate>
		<simgen>n1Ol0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[7]</gate>
		<simgen>n1Ol0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[6]</gate>
		<simgen>n1Ol0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[5]</gate>
		<simgen>n1Ol0lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[4]</gate>
		<simgen>n1Ol0ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[3]</gate>
		<simgen>n1Ol0li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[2]</gate>
		<simgen>n1Ol0iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[1]</gate>
		<simgen>n1Ol0il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|was_stalled~regout</gate>
		<simgen>n1Oiiil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|data_int1[0]</gate>
		<simgen>n1Oii0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|first_data~regout</gate>
		<simgen>n1Oi0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_source_1|source_stall_int_d~regout</gate>
		<simgen>n1Oi0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|count[7]</gate>
		<simgen>n1O11lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|count[6]</gate>
		<simgen>n1O11ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|count[5]</gate>
		<simgen>n1O11li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|count[4]</gate>
		<simgen>n1O11iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|count[3]</gate>
		<simgen>n1O11il</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|count[2]</gate>
		<simgen>n1O11ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|count[1]</gate>
		<simgen>n1O110O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|count[0]</gate>
		<simgen>n1O110l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|max_reached~regout</gate>
		<simgen>n1O110i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|sink_state.start~regout</gate>
		<simgen>n1O111l</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|sink_state.stall~regout</gate>
		<simgen>n1O111i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|sink_state.run1~regout</gate>
		<simgen>n1lOOOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|sink_state.st_err~regout</gate>
		<simgen>n1lOOOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|sink_state.end1~regout</gate>
		<simgen>n1lOOOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|sink_out_state.normal~regout</gate>
		<simgen>n1lOOlO</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|sink_out_state.empty_and_not_ready~regout</gate>
		<simgen>n1lOOll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|sink_out_state.empty_and_ready~regout</gate>
		<simgen>n1lOOli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|packet_error_s[1]</gate>
		<simgen>n1lOOiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|packet_error_s[0]</gate>
		<simgen>n1lOOil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_ready_s~regout</gate>
		<simgen>n1lOOii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|sink_stall_s~regout</gate>
		<simgen>n1lOO0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_sop_int~regout</gate>
		<simgen>n1lOO0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_eop_int~regout</gate>
		<simgen>n1lOO0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[35]</gate>
		<simgen>n1lOO1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[34]</gate>
		<simgen>n1lOO1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[33]</gate>
		<simgen>n1lOlOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[32]</gate>
		<simgen>n1lOlOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[31]</gate>
		<simgen>n1lOlOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[30]</gate>
		<simgen>n1lOllO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[29]</gate>
		<simgen>n1lOlll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[28]</gate>
		<simgen>n1lOlli</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[27]</gate>
		<simgen>n1lOliO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[26]</gate>
		<simgen>n1lOlil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[25]</gate>
		<simgen>n1lOlii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[24]</gate>
		<simgen>n1lOl0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[23]</gate>
		<simgen>n1lOl0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[22]</gate>
		<simgen>n1lOl0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[21]</gate>
		<simgen>n1lOl1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[20]</gate>
		<simgen>n1lOl1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[19]</gate>
		<simgen>n1lOl1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[18]</gate>
		<simgen>n1lOiOO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[17]</gate>
		<simgen>n1lOiOl</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[16]</gate>
		<simgen>n1lOiOi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[15]</gate>
		<simgen>n1lOilO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[14]</gate>
		<simgen>n1lOill</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[13]</gate>
		<simgen>n1lOili</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[12]</gate>
		<simgen>n1lOiiO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[11]</gate>
		<simgen>n1lOiil</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[10]</gate>
		<simgen>n1lOiii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[9]</gate>
		<simgen>n1lOi0O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[8]</gate>
		<simgen>n1lOi0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[7]</gate>
		<simgen>n1lOi0i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[6]</gate>
		<simgen>n1lOi1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[5]</gate>
		<simgen>n1lOi1l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[4]</gate>
		<simgen>n1lOi1i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[3]</gate>
		<simgen>n1lO0OO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[2]</gate>
		<simgen>n1lO0Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[1]</gate>
		<simgen>n1lO0Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|at_sink_data_int[0]</gate>
		<simgen>n1lO01l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|out_cnt[7]</gate>
		<simgen>n1lO01i</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|out_cnt[6]</gate>
		<simgen>n1lO1Ol</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|out_cnt[5]</gate>
		<simgen>n1lO1Oi</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|out_cnt[4]</gate>
		<simgen>n1lO1lO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|out_cnt[3]</gate>
		<simgen>n1lO1ll</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|out_cnt[2]</gate>
		<simgen>n1lO1li</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|out_cnt[1]</gate>
		<simgen>n1lO1iO</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|out_cnt[0]</gate>
		<simgen>n1lO1ii</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|send_sop_s~regout</gate>
		<simgen>n1lO10O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|sink_start~regout</gate>
		<simgen>n1llO0l</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\asj_fft_si_se_so_bb_fft_110_inst|auk_dsp_atlantic_sink_1|send_eop_s~regout</gate>
		<simgen>n1llO1O</simgen>
		<is_inverted>0</is_inverted>
	</signal>
</signals>
