0.6
2017.4
Dec 15 2017
20:57:24
/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.sim/sim_1/synth/timing/xsim/aurora_top_time_synth.v,1530579947,verilog,,,,CFGLUT5_HD724;CFGLUT5_HD725;CFGLUT5_HD726;CFGLUT5_HD727;CFGLUT5_HD728;CFGLUT5_HD729;CFGLUT5_HD730;CFGLUT5_HD731;CFGLUT5_HD732;CFGLUT5_HD733;CFGLUT5_HD734;CFGLUT5_HD735;CFGLUT5_HD736;CFGLUT5_HD737;CFGLUT5_HD738;CFGLUT5_HD739;CFGLUT5_HD740;CFGLUT5_HD741;CFGLUT5_HD742;CFGLUT5_HD743;CFGLUT5_HD744;CFGLUT5_HD745;CFGLUT5_HD746;CFGLUT5_HD747;CFGLUT5_HD748;CFGLUT5_HD749;CFGLUT5_HD750;CFGLUT5_HD751;CFGLUT5_HD752;CFGLUT5_HD753;CFGLUT5_HD754;CFGLUT5_HD755;CFGLUT5_HD756;CFGLUT5_HD757;CFGLUT5_HD758;CFGLUT5_HD759;CFGLUT5_HD760;CFGLUT5_HD761;CFGLUT5_HD762;CFGLUT5_HD763;CFGLUT5_HD764;CFGLUT5_HD765;CFGLUT5_HD766;CFGLUT5_HD767;CFGLUT5_HD768;CFGLUT5_HD769;CFGLUT5_HD770;CFGLUT5_HD771;CFGLUT5_HD772;CFGLUT5_HD773;CFGLUT5_HD774;CFGLUT5_HD775;CFGLUT5_HD776;CFGLUT5_HD777;CFGLUT5_HD778;CFGLUT5_HD779;CFGLUT5_HD780;CFGLUT5_HD781;CFGLUT5_HD782;CFGLUT5_HD783;CFGLUT5_HD784;CFGLUT5_HD785;CFGLUT5_HD786;CFGLUT5_HD787;CFGLUT5_HD788;CFGLUT5_HD789;CFGLUT5_HD790;CFGLUT5_HD791;CFGLUT5_HD792;CFGLUT5_HD793;CFGLUT5_HD794;CFGLUT5_HD795;CFGLUT5_HD796;CFGLUT5_HD797;CFGLUT5_HD798;CFGLUT5_HD799;CFGLUT5_HD800;CFGLUT5_HD801;CFGLUT5_HD802;CFGLUT5_HD803;CFGLUT5_HD804;CFGLUT5_HD805;CFGLUT5_HD806;CFGLUT5_HD807;CFGLUT5_HD808;CFGLUT5_HD809;CFGLUT5_HD810;CFGLUT5_HD811;CFGLUT5_HD812;CFGLUT5_HD813;CFGLUT5_HD814;CFGLUT5_HD815;CFGLUT5_HD816;CFGLUT5_HD817;CFGLUT5_HD818;CFGLUT5_HD819;CFGLUT5_HD820;CFGLUT5_HD821;CFGLUT5_HD822;CFGLUT5_UNIQ_BASE_;aurora_top;bitslip_fsm;block_sync;clk_wiz_1;clk_wiz_1_clk_wiz_1_clk_wiz;cmd_oserdes;cmd_oserdes_cmd_oserdes_selectio_wiz;dbg_hub_CV;descrambler;gearbox32to66;gearbox66to32;glbl;ila_1;ila_1_blk_mem_gen_generic_cstr;ila_1_blk_mem_gen_prim_width;ila_1_blk_mem_gen_prim_width__parameterized0;ila_1_blk_mem_gen_prim_width__parameterized1;ila_1_blk_mem_gen_prim_width__parameterized2;ila_1_blk_mem_gen_prim_wrapper;ila_1_blk_mem_gen_prim_wrapper__parameterized0;ila_1_blk_mem_gen_prim_wrapper__parameterized1;ila_1_blk_mem_gen_prim_wrapper__parameterized2;ila_1_blk_mem_gen_top;ila_1_blk_mem_gen_v8_3_6;ila_1_blk_mem_gen_v8_3_6_synth;ila_1_ila_v6_2_5_ila;ila_1_ila_v6_2_5_ila_cap_addrgen;ila_1_ila_v6_2_5_ila_cap_ctrl_legacy;ila_1_ila_v6_2_5_ila_cap_sample_counter;ila_1_ila_v6_2_5_ila_cap_window_counter;ila_1_ila_v6_2_5_ila_core;ila_1_ila_v6_2_5_ila_register;ila_1_ila_v6_2_5_ila_reset_ctrl;ila_1_ila_v6_2_5_ila_trace_memory;ila_1_ila_v6_2_5_ila_trig_match;ila_1_ila_v6_2_5_ila_trigger;ila_1_ltlib_v1_0_0_all_typeA;ila_1_ltlib_v1_0_0_all_typeA_20;ila_1_ltlib_v1_0_0_all_typeA_22;ila_1_ltlib_v1_0_0_all_typeA__parameterized0;ila_1_ltlib_v1_0_0_all_typeA__parameterized0_9;ila_1_ltlib_v1_0_0_all_typeA__parameterized1;ila_1_ltlib_v1_0_0_all_typeA__parameterized1_49;ila_1_ltlib_v1_0_0_all_typeA__parameterized1_57;ila_1_ltlib_v1_0_0_all_typeA_slice;ila_1_ltlib_v1_0_0_all_typeA_slice_17;ila_1_ltlib_v1_0_0_all_typeA_slice_18;ila_1_ltlib_v1_0_0_all_typeA_slice_21;ila_1_ltlib_v1_0_0_all_typeA_slice_23;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized0;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized0_10;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized0_11;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized0_12;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized0_13;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized0_14;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized0_15;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized0_16;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized0_2;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized0_3;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized0_4;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized0_5;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized0_6;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized0_7;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized1;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized1_50;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized1_58;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized2;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized2_51;ila_1_ltlib_v1_0_0_all_typeA_slice__parameterized2_59;ila_1_ltlib_v1_0_0_allx_typeA;ila_1_ltlib_v1_0_0_allx_typeA__parameterized0;ila_1_ltlib_v1_0_0_allx_typeA__parameterized0_19;ila_1_ltlib_v1_0_0_allx_typeA__parameterized1;ila_1_ltlib_v1_0_0_allx_typeA__parameterized1_8;ila_1_ltlib_v1_0_0_allx_typeA_nodelay;ila_1_ltlib_v1_0_0_allx_typeA_nodelay_48;ila_1_ltlib_v1_0_0_allx_typeA_nodelay_56;ila_1_ltlib_v1_0_0_async_edge_xfer;ila_1_ltlib_v1_0_0_async_edge_xfer_24;ila_1_ltlib_v1_0_0_async_edge_xfer_25;ila_1_ltlib_v1_0_0_async_edge_xfer_26;ila_1_ltlib_v1_0_0_cfglut4;ila_1_ltlib_v1_0_0_cfglut4_52;ila_1_ltlib_v1_0_0_cfglut5;ila_1_ltlib_v1_0_0_cfglut5_46;ila_1_ltlib_v1_0_0_cfglut5_53;ila_1_ltlib_v1_0_0_cfglut6;ila_1_ltlib_v1_0_0_cfglut6_54;ila_1_ltlib_v1_0_0_cfglut6__parameterized0;ila_1_ltlib_v1_0_0_cfglut7;ila_1_ltlib_v1_0_0_cfglut7_45;ila_1_ltlib_v1_0_0_generic_memrd;ila_1_ltlib_v1_0_0_match;ila_1_ltlib_v1_0_0_match__parameterized0;ila_1_ltlib_v1_0_0_match__parameterized0_0;ila_1_ltlib_v1_0_0_match__parameterized1;ila_1_ltlib_v1_0_0_match__parameterized1_1;ila_1_ltlib_v1_0_0_match_nodelay;ila_1_ltlib_v1_0_0_match_nodelay_47;ila_1_ltlib_v1_0_0_match_nodelay_55;ila_1_ltlib_v1_0_0_rising_edge_detection;ila_1_ltlib_v1_0_0_rising_edge_detection_27;ila_1_xsdbs_v1_0_2_reg__parameterized17;ila_1_xsdbs_v1_0_2_reg__parameterized18;ila_1_xsdbs_v1_0_2_reg__parameterized19;ila_1_xsdbs_v1_0_2_reg__parameterized20;ila_1_xsdbs_v1_0_2_reg__parameterized32;ila_1_xsdbs_v1_0_2_reg__parameterized33;ila_1_xsdbs_v1_0_2_reg__parameterized34;ila_1_xsdbs_v1_0_2_reg__parameterized35;ila_1_xsdbs_v1_0_2_reg__parameterized36;ila_1_xsdbs_v1_0_2_reg__parameterized37;ila_1_xsdbs_v1_0_2_reg__parameterized38;ila_1_xsdbs_v1_0_2_reg__parameterized39;ila_1_xsdbs_v1_0_2_reg__parameterized40;ila_1_xsdbs_v1_0_2_reg__parameterized41;ila_1_xsdbs_v1_0_2_reg__parameterized42;ila_1_xsdbs_v1_0_2_reg__parameterized43;ila_1_xsdbs_v1_0_2_reg__parameterized45;ila_1_xsdbs_v1_0_2_reg__parameterized47;ila_1_xsdbs_v1_0_2_reg__parameterized50;ila_1_xsdbs_v1_0_2_reg_ctl;ila_1_xsdbs_v1_0_2_reg_ctl_31;ila_1_xsdbs_v1_0_2_reg_ctl_32;ila_1_xsdbs_v1_0_2_reg_ctl_33;ila_1_xsdbs_v1_0_2_reg_ctl_34;ila_1_xsdbs_v1_0_2_reg_ctl_37;ila_1_xsdbs_v1_0_2_reg_ctl_39;ila_1_xsdbs_v1_0_2_reg_ctl_40;ila_1_xsdbs_v1_0_2_reg_ctl_41;ila_1_xsdbs_v1_0_2_reg_ctl_42;ila_1_xsdbs_v1_0_2_reg_ctl_43;ila_1_xsdbs_v1_0_2_reg_ctl__parameterized0;ila_1_xsdbs_v1_0_2_reg_ctl__parameterized1;ila_1_xsdbs_v1_0_2_reg_ctl__parameterized1_35;ila_1_xsdbs_v1_0_2_reg_ctl__parameterized1_38;ila_1_xsdbs_v1_0_2_reg_p2s;ila_1_xsdbs_v1_0_2_reg_p2s__parameterized0;ila_1_xsdbs_v1_0_2_reg_p2s__parameterized1;ila_1_xsdbs_v1_0_2_reg_p2s__parameterized2;ila_1_xsdbs_v1_0_2_reg_p2s__parameterized3;ila_1_xsdbs_v1_0_2_reg_p2s__parameterized4;ila_1_xsdbs_v1_0_2_reg_stat;ila_1_xsdbs_v1_0_2_reg_stat_28;ila_1_xsdbs_v1_0_2_reg_stat_29;ila_1_xsdbs_v1_0_2_reg_stat_30;ila_1_xsdbs_v1_0_2_reg_stat_36;ila_1_xsdbs_v1_0_2_reg_stat_44;ila_1_xsdbs_v1_0_2_reg_stream;ila_1_xsdbs_v1_0_2_reg_stream__parameterized0;ila_1_xsdbs_v1_0_2_xsdbs;lcd;scrambler;selectio_wiz_0;selectio_wiz_0_selectio_wiz_0_selectio_wiz;u_ila_0_CV;vio_0;vio_0_vio_v3_0_17_decoder;vio_0_vio_v3_0_17_probe_out_all;vio_0_vio_v3_0_17_probe_out_one;vio_0_vio_v3_0_17_probe_out_one_0;vio_0_vio_v3_0_17_probe_out_one_1;vio_0_vio_v3_0_17_probe_out_one_2;vio_0_vio_v3_0_17_vio;vio_0_xsdbs_v1_0_2_xsdbs,,xil_defaultlib,../../../../../../aurora.srcs/sources_1/ip/clk_wiz_1;/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
