
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004932                       # Number of seconds simulated
sim_ticks                                  4932253000                       # Number of ticks simulated
final_tick                                 4932253000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  48046                       # Simulator instruction rate (inst/s)
host_op_rate                                   101948                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               63287137                       # Simulator tick rate (ticks/s)
host_mem_usage                                2210196                       # Number of bytes of host memory used
host_seconds                                    77.93                       # Real time elapsed on the host
sim_insts                                     3744478                       # Number of instructions simulated
sim_ops                                       7945257                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             26624                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             60736                       # Number of bytes read from this memory
system.physmem.bytes_read::total                87360                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        26624                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           26624                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                416                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                949                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1365                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst              5397939                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             12314048                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                17711987                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         5397939                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5397939                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             5397939                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            12314048                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               17711987                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                        865.006969                       # Cycle average of tags in use
system.l2.total_refs                               11                       # Total number of references to valid blocks.
system.l2.sampled_refs                            933                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.011790                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            15.409322                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             370.193687                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             479.403960                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.003762                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.090379                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.117042                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.211183                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                    1                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                    7                       # number of ReadReq hits
system.l2.ReadReq_hits::total                       8                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               21                       # number of Writeback hits
system.l2.Writeback_hits::total                    21                       # number of Writeback hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                     7                       # number of demand (read+write) hits
system.l2.demand_hits::total                        8                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data                    7                       # number of overall hits
system.l2.overall_hits::total                       8                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                417                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                499                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   916                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              450                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 450                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 417                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 949                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1366                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                417                       # number of overall misses
system.l2.overall_misses::cpu.data                949                       # number of overall misses
system.l2.overall_misses::total                  1366                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     22095000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     26366000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        48461000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     23724500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      23724500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      22095000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      50090500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         72185500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     22095000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     50090500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        72185500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              418                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              506                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 924                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           21                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                21                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            450                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               450                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               418                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               956                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1374                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              418                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              956                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1374                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.997608                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.986166                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.991342                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.997608                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.992678                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994178                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.997608                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.992678                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994178                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52985.611511                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52837.675351                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52905.021834                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52721.111111                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52721.111111                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52985.611511                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52782.402529                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52844.436310                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52985.611511                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52782.402529                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52844.436310                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           417                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           499                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              916                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          450                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            450                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            417                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            949                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1366                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           417                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           949                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1366                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     17004500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     20340500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     37345000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     18158000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     18158000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     17004500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     38498500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     55503000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     17004500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     38498500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     55503000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.997608                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.986166                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.991342                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.997608                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.992678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994178                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.997608                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.992678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994178                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40778.177458                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40762.525050                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40769.650655                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40351.111111                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40351.111111                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40778.177458                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40567.439410                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40631.771596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40778.177458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40567.439410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40631.771596                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 1037647                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1037647                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            126203                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               614263                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  589826                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.021737                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                 1341                       # Number of system calls
system.cpu.numCycles                          9864507                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             578305                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        4199545                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1037647                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             589826                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2593959                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  252737                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                6520666                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                    535103                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  5378                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            9819452                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.898812                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.609707                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7273754     74.07%     74.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   302606      3.08%     77.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   164173      1.67%     78.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   120783      1.23%     80.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1958136     19.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              9819452                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.105190                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.425723                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1989050                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               5199323                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1736212                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                768345                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 126522                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8688006                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 126522                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2532778                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2912558                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           9640                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1453268                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2784686                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8560506                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                2134803                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                   492                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands             9825228                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              21183678                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19202764                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1980914                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               9277947                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   547281                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1347                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1348                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4780118                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               746865                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              764146                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1336                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                3                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8233742                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1359                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   8196610                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               305                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          123612                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       123375                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             17                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       9819452                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.834732                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.963566                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4601246     46.86%     46.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3101712     31.59%     78.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1295432     13.19%     91.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              780214      7.95%     99.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               40848      0.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         9819452                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   20206     19.74%     19.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     19.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     19.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 82177     80.26%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            199857      2.44%      2.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6265671     76.44%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              224221      2.74%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               745226      9.09%     90.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              761635      9.29%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                8196610                       # Type of FU issued
system.cpu.iq.rate                           0.830919                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      102383                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012491                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           25024703                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7749905                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7528858                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1290657                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             608813                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       601183                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7412767                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  686369                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             7684                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        12787                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         5743                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 126522                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  106080                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                131124                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8235101                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             88981                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                746865                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               764146                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1348                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 125680                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              5                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          33946                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        92259                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               126205                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               8135764                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                740644                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             60846                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1500854                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   956833                       # Number of branches executed
system.cpu.iew.exec_stores                     760210                       # Number of stores executed
system.cpu.iew.exec_rate                     0.824751                       # Inst execution rate
system.cpu.iew.wb_sent                        8130054                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8130041                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3113420                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3765920                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.824171                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.826736                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          289950                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1342                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            126203                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      9692930                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.819696                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.024639                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4849310     50.03%     50.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2877328     29.68%     79.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       965911      9.97%     89.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       865417      8.93%     98.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       134964      1.39%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      9692930                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3744478                       # Number of instructions committed
system.cpu.commit.committedOps                7945257                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1492481                       # Number of memory references committed
system.cpu.commit.loads                        734078                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     956802                       # Number of branches committed
system.cpu.commit.fp_insts                     598767                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   7732762                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                134964                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     17793173                       # The number of ROB reads
system.cpu.rob.rob_writes                    16596936                       # The number of ROB writes
system.cpu.timesIdled                             764                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           45055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3744478                       # Number of Instructions Simulated
system.cpu.committedOps                       7945257                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total               3744478                       # Number of Instructions Simulated
system.cpu.cpi                               2.634414                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.634414                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.379591                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.379591                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 16444162                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9184340                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    769261                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   210845                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 3209256                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                371.189540                       # Cycle average of tags in use
system.cpu.icache.total_refs                   534651                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    417                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                1282.136691                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     371.189540                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.362490                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.362490                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst       534651                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          534651                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        534651                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           534651                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       534651                       # number of overall hits
system.cpu.icache.overall_hits::total          534651                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          452                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           452                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          452                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            452                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          452                       # number of overall misses
system.cpu.icache.overall_misses::total           452                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     25067500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25067500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     25067500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25067500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     25067500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25067500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       535103                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       535103                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       535103                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       535103                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       535103                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       535103                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000845                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000845                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000845                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000845                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000845                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000845                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55459.070796                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55459.070796                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55459.070796                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55459.070796                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55459.070796                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55459.070796                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           34                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           34                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           34                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           34                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           34                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           34                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          418                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          418                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          418                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          418                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          418                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          418                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     22523000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     22523000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     22523000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     22523000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     22523000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     22523000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000781                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000781                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000781                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000781                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000781                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000781                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53882.775120                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53882.775120                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53882.775120                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53882.775120                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53882.775120                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53882.775120                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                     79                       # number of replacements
system.cpu.dcache.tagsinuse                858.194356                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  1491229                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                    956                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                1559.862971                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     858.194356                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.838080                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.838080                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data       732725                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          732725                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       758504                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         758504                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       1491229                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1491229                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1491229                       # number of overall hits
system.cpu.dcache.overall_hits::total         1491229                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          942                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           942                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          450                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          450                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         1392                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1392                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1392                       # number of overall misses
system.cpu.dcache.overall_misses::total          1392                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     49728500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     49728500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     25074500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     25074500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     74803000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     74803000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     74803000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     74803000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       733667                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       733667                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1492621                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1492621                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1492621                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1492621                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001284                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001284                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000593                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000593                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000933                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000933                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000933                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000933                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 52790.339703                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52790.339703                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55721.111111                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55721.111111                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 53737.787356                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53737.787356                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 53737.787356                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53737.787356                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          109                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.800000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks           21                       # number of writebacks
system.cpu.dcache.writebacks::total                21                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          436                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          436                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          436                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          436                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          436                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          436                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          506                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          506                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          450                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          450                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          956                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          956                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          956                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          956                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     26944000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     26944000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     24174500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24174500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     51118500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     51118500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     51118500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     51118500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000690                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000690                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000593                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000593                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000640                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000640                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000640                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000640                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53249.011858                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53249.011858                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53721.111111                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53721.111111                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53471.234310                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53471.234310                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53471.234310                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53471.234310                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
