Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon May 26 19:09:18 2025
| Host         : SENILKA-E14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Nanoprocessor_Interface_timing_summary_routed.rpt -pb Nanoprocessor_Interface_timing_summary_routed.pb -rpx Nanoprocessor_Interface_timing_summary_routed.rpx -warn_on_violation
| Design       : Nanoprocessor_Interface
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: NanoprocessorComponent/SlowClk/Count_reg[17]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: NanoprocessorComponent/SlowClk/Count_reg[25]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.281        0.000                      0                   26        0.308        0.000                      0                   26        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.281        0.000                      0                   26        0.308        0.000                      0                   26        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.281ns  (required time - arrival time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 1.930ns (69.966%)  route 0.828ns (30.034%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.621     5.142    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y22         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  NanoprocessorComponent/SlowClk/Count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.480    NanoprocessorComponent/SlowClk/Count_reg_n_0_[2]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.984 r  NanoprocessorComponent/SlowClk/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.984    NanoprocessorComponent/SlowClk/Count_reg[0]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.101 r  NanoprocessorComponent/SlowClk/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.101    NanoprocessorComponent/SlowClk/Count_reg[4]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.218 r  NanoprocessorComponent/SlowClk/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.227    NanoprocessorComponent/SlowClk/Count_reg[8]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.344 r  NanoprocessorComponent/SlowClk/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.344    NanoprocessorComponent/SlowClk/Count_reg[12]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  NanoprocessorComponent/SlowClk/Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.461    NanoprocessorComponent/SlowClk/Count_reg[16]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.578 r  NanoprocessorComponent/SlowClk/Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.578    NanoprocessorComponent/SlowClk/Count_reg[20]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.901 r  NanoprocessorComponent/SlowClk/Count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.901    NanoprocessorComponent/SlowClk/Count_reg[24]_i_1_n_6
    SLICE_X64Y28         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507    14.848    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y28         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[25]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X64Y28         FDRE (Setup_fdre_C_D)        0.109    15.182    NanoprocessorComponent/SlowClk/Count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  7.281    

Slack (MET) :             7.385ns  (required time - arrival time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 1.826ns (68.790%)  route 0.828ns (31.210%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.621     5.142    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y22         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  NanoprocessorComponent/SlowClk/Count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.480    NanoprocessorComponent/SlowClk/Count_reg_n_0_[2]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.984 r  NanoprocessorComponent/SlowClk/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.984    NanoprocessorComponent/SlowClk/Count_reg[0]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.101 r  NanoprocessorComponent/SlowClk/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.101    NanoprocessorComponent/SlowClk/Count_reg[4]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.218 r  NanoprocessorComponent/SlowClk/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.227    NanoprocessorComponent/SlowClk/Count_reg[8]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.344 r  NanoprocessorComponent/SlowClk/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.344    NanoprocessorComponent/SlowClk/Count_reg[12]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  NanoprocessorComponent/SlowClk/Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.461    NanoprocessorComponent/SlowClk/Count_reg[16]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.578 r  NanoprocessorComponent/SlowClk/Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.578    NanoprocessorComponent/SlowClk/Count_reg[20]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.797 r  NanoprocessorComponent/SlowClk/Count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.797    NanoprocessorComponent/SlowClk/Count_reg[24]_i_1_n_7
    SLICE_X64Y28         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507    14.848    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y28         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[24]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X64Y28         FDRE (Setup_fdre_C_D)        0.109    15.182    NanoprocessorComponent/SlowClk/Count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -7.797    
  -------------------------------------------------------------------
                         slack                                  7.385    

Slack (MET) :             7.396ns  (required time - arrival time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 1.813ns (68.636%)  route 0.828ns (31.364%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.621     5.142    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y22         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  NanoprocessorComponent/SlowClk/Count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.480    NanoprocessorComponent/SlowClk/Count_reg_n_0_[2]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.984 r  NanoprocessorComponent/SlowClk/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.984    NanoprocessorComponent/SlowClk/Count_reg[0]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.101 r  NanoprocessorComponent/SlowClk/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.101    NanoprocessorComponent/SlowClk/Count_reg[4]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.218 r  NanoprocessorComponent/SlowClk/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.227    NanoprocessorComponent/SlowClk/Count_reg[8]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.344 r  NanoprocessorComponent/SlowClk/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.344    NanoprocessorComponent/SlowClk/Count_reg[12]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  NanoprocessorComponent/SlowClk/Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.461    NanoprocessorComponent/SlowClk/Count_reg[16]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.784 r  NanoprocessorComponent/SlowClk/Count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.784    NanoprocessorComponent/SlowClk/Count_reg[20]_i_1_n_6
    SLICE_X64Y27         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.505    14.846    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y27         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[21]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)        0.109    15.180    NanoprocessorComponent/SlowClk/Count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                  7.396    

Slack (MET) :             7.404ns  (required time - arrival time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 1.805ns (68.541%)  route 0.828ns (31.459%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.621     5.142    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y22         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  NanoprocessorComponent/SlowClk/Count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.480    NanoprocessorComponent/SlowClk/Count_reg_n_0_[2]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.984 r  NanoprocessorComponent/SlowClk/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.984    NanoprocessorComponent/SlowClk/Count_reg[0]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.101 r  NanoprocessorComponent/SlowClk/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.101    NanoprocessorComponent/SlowClk/Count_reg[4]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.218 r  NanoprocessorComponent/SlowClk/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.227    NanoprocessorComponent/SlowClk/Count_reg[8]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.344 r  NanoprocessorComponent/SlowClk/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.344    NanoprocessorComponent/SlowClk/Count_reg[12]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  NanoprocessorComponent/SlowClk/Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.461    NanoprocessorComponent/SlowClk/Count_reg[16]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.776 r  NanoprocessorComponent/SlowClk/Count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.776    NanoprocessorComponent/SlowClk/Count_reg[20]_i_1_n_4
    SLICE_X64Y27         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.505    14.846    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y27         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[23]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)        0.109    15.180    NanoprocessorComponent/SlowClk/Count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                          -7.776    
  -------------------------------------------------------------------
                         slack                                  7.404    

Slack (MET) :             7.480ns  (required time - arrival time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 1.729ns (67.606%)  route 0.828ns (32.394%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.621     5.142    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y22         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  NanoprocessorComponent/SlowClk/Count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.480    NanoprocessorComponent/SlowClk/Count_reg_n_0_[2]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.984 r  NanoprocessorComponent/SlowClk/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.984    NanoprocessorComponent/SlowClk/Count_reg[0]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.101 r  NanoprocessorComponent/SlowClk/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.101    NanoprocessorComponent/SlowClk/Count_reg[4]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.218 r  NanoprocessorComponent/SlowClk/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.227    NanoprocessorComponent/SlowClk/Count_reg[8]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.344 r  NanoprocessorComponent/SlowClk/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.344    NanoprocessorComponent/SlowClk/Count_reg[12]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  NanoprocessorComponent/SlowClk/Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.461    NanoprocessorComponent/SlowClk/Count_reg[16]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.700 r  NanoprocessorComponent/SlowClk/Count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.700    NanoprocessorComponent/SlowClk/Count_reg[20]_i_1_n_5
    SLICE_X64Y27         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.505    14.846    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y27         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[22]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)        0.109    15.180    NanoprocessorComponent/SlowClk/Count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                  7.480    

Slack (MET) :             7.500ns  (required time - arrival time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 1.709ns (67.351%)  route 0.828ns (32.649%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.621     5.142    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y22         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  NanoprocessorComponent/SlowClk/Count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.480    NanoprocessorComponent/SlowClk/Count_reg_n_0_[2]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.984 r  NanoprocessorComponent/SlowClk/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.984    NanoprocessorComponent/SlowClk/Count_reg[0]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.101 r  NanoprocessorComponent/SlowClk/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.101    NanoprocessorComponent/SlowClk/Count_reg[4]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.218 r  NanoprocessorComponent/SlowClk/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.227    NanoprocessorComponent/SlowClk/Count_reg[8]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.344 r  NanoprocessorComponent/SlowClk/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.344    NanoprocessorComponent/SlowClk/Count_reg[12]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  NanoprocessorComponent/SlowClk/Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.461    NanoprocessorComponent/SlowClk/Count_reg[16]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.680 r  NanoprocessorComponent/SlowClk/Count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.680    NanoprocessorComponent/SlowClk/Count_reg[20]_i_1_n_7
    SLICE_X64Y27         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.505    14.846    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y27         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[20]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)        0.109    15.180    NanoprocessorComponent/SlowClk/Count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                          -7.680    
  -------------------------------------------------------------------
                         slack                                  7.500    

Slack (MET) :             7.512ns  (required time - arrival time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 1.696ns (67.182%)  route 0.828ns (32.818%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.621     5.142    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y22         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  NanoprocessorComponent/SlowClk/Count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.480    NanoprocessorComponent/SlowClk/Count_reg_n_0_[2]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.984 r  NanoprocessorComponent/SlowClk/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.984    NanoprocessorComponent/SlowClk/Count_reg[0]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.101 r  NanoprocessorComponent/SlowClk/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.101    NanoprocessorComponent/SlowClk/Count_reg[4]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.218 r  NanoprocessorComponent/SlowClk/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.227    NanoprocessorComponent/SlowClk/Count_reg[8]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.344 r  NanoprocessorComponent/SlowClk/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.344    NanoprocessorComponent/SlowClk/Count_reg[12]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.667 r  NanoprocessorComponent/SlowClk/Count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.667    NanoprocessorComponent/SlowClk/Count_reg[16]_i_1_n_6
    SLICE_X64Y26         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.504    14.845    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y26         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[17]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X64Y26         FDRE (Setup_fdre_C_D)        0.109    15.179    NanoprocessorComponent/SlowClk/Count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                  7.512    

Slack (MET) :             7.520ns  (required time - arrival time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 1.688ns (67.078%)  route 0.828ns (32.922%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.621     5.142    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y22         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  NanoprocessorComponent/SlowClk/Count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.480    NanoprocessorComponent/SlowClk/Count_reg_n_0_[2]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.984 r  NanoprocessorComponent/SlowClk/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.984    NanoprocessorComponent/SlowClk/Count_reg[0]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.101 r  NanoprocessorComponent/SlowClk/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.101    NanoprocessorComponent/SlowClk/Count_reg[4]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.218 r  NanoprocessorComponent/SlowClk/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.227    NanoprocessorComponent/SlowClk/Count_reg[8]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.344 r  NanoprocessorComponent/SlowClk/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.344    NanoprocessorComponent/SlowClk/Count_reg[12]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.659 r  NanoprocessorComponent/SlowClk/Count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.659    NanoprocessorComponent/SlowClk/Count_reg[16]_i_1_n_4
    SLICE_X64Y26         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.504    14.845    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y26         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[19]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X64Y26         FDRE (Setup_fdre_C_D)        0.109    15.179    NanoprocessorComponent/SlowClk/Count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                  7.520    

Slack (MET) :             7.596ns  (required time - arrival time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 1.612ns (66.053%)  route 0.828ns (33.947%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.621     5.142    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y22         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  NanoprocessorComponent/SlowClk/Count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.480    NanoprocessorComponent/SlowClk/Count_reg_n_0_[2]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.984 r  NanoprocessorComponent/SlowClk/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.984    NanoprocessorComponent/SlowClk/Count_reg[0]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.101 r  NanoprocessorComponent/SlowClk/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.101    NanoprocessorComponent/SlowClk/Count_reg[4]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.218 r  NanoprocessorComponent/SlowClk/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.227    NanoprocessorComponent/SlowClk/Count_reg[8]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.344 r  NanoprocessorComponent/SlowClk/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.344    NanoprocessorComponent/SlowClk/Count_reg[12]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.583 r  NanoprocessorComponent/SlowClk/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.583    NanoprocessorComponent/SlowClk/Count_reg[16]_i_1_n_5
    SLICE_X64Y26         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.504    14.845    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y26         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[18]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X64Y26         FDRE (Setup_fdre_C_D)        0.109    15.179    NanoprocessorComponent/SlowClk/Count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                  7.596    

Slack (MET) :             7.616ns  (required time - arrival time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 1.592ns (65.772%)  route 0.828ns (34.228%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.621     5.142    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y22         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  NanoprocessorComponent/SlowClk/Count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.480    NanoprocessorComponent/SlowClk/Count_reg_n_0_[2]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.984 r  NanoprocessorComponent/SlowClk/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.984    NanoprocessorComponent/SlowClk/Count_reg[0]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.101 r  NanoprocessorComponent/SlowClk/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.101    NanoprocessorComponent/SlowClk/Count_reg[4]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.218 r  NanoprocessorComponent/SlowClk/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.227    NanoprocessorComponent/SlowClk/Count_reg[8]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.344 r  NanoprocessorComponent/SlowClk/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.344    NanoprocessorComponent/SlowClk/Count_reg[12]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.563 r  NanoprocessorComponent/SlowClk/Count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.563    NanoprocessorComponent/SlowClk/Count_reg[16]_i_1_n_7
    SLICE_X64Y26         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.504    14.845    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y26         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[16]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X64Y26         FDRE (Setup_fdre_C_D)        0.109    15.179    NanoprocessorComponent/SlowClk/Count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -7.563    
  -------------------------------------------------------------------
                         slack                                  7.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.585     1.468    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y22         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 f  NanoprocessorComponent/SlowClk/Count_reg[0]/Q
                         net (fo=1, routed)           0.163     1.795    NanoprocessorComponent/SlowClk/Count_reg_n_0_[0]
    SLICE_X64Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.840 r  NanoprocessorComponent/SlowClk/Count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.840    NanoprocessorComponent/SlowClk/Count[0]_i_2_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.910 r  NanoprocessorComponent/SlowClk/Count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.910    NanoprocessorComponent/SlowClk/Count_reg[0]_i_1_n_7
    SLICE_X64Y22         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.853     1.980    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y22         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    NanoprocessorComponent/SlowClk/Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.585     1.468    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y22         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  NanoprocessorComponent/SlowClk/Count_reg[3]/Q
                         net (fo=1, routed)           0.173     1.805    NanoprocessorComponent/SlowClk/Count_reg_n_0_[3]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.914 r  NanoprocessorComponent/SlowClk/Count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.914    NanoprocessorComponent/SlowClk/Count_reg[0]_i_1_n_4
    SLICE_X64Y22         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.853     1.980    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y22         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    NanoprocessorComponent/SlowClk/Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.583     1.466    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y26         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  NanoprocessorComponent/SlowClk/Count_reg[16]/Q
                         net (fo=1, routed)           0.170     1.801    NanoprocessorComponent/SlowClk/Count_reg_n_0_[16]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.916 r  NanoprocessorComponent/SlowClk/Count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.916    NanoprocessorComponent/SlowClk/Count_reg[16]_i_1_n_7
    SLICE_X64Y26         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.851     1.978    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y26         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[16]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    NanoprocessorComponent/SlowClk/Count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.585     1.468    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y27         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  NanoprocessorComponent/SlowClk/Count_reg[20]/Q
                         net (fo=1, routed)           0.170     1.803    NanoprocessorComponent/SlowClk/Count_reg_n_0_[20]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.918 r  NanoprocessorComponent/SlowClk/Count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.918    NanoprocessorComponent/SlowClk/Count_reg[20]_i_1_n_7
    SLICE_X64Y27         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.853     1.980    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y27         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[20]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.134     1.602    NanoprocessorComponent/SlowClk/Count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.585     1.468    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y28         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  NanoprocessorComponent/SlowClk/Count_reg[24]/Q
                         net (fo=1, routed)           0.170     1.803    NanoprocessorComponent/SlowClk/Count_reg_n_0_[24]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.918 r  NanoprocessorComponent/SlowClk/Count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.918    NanoprocessorComponent/SlowClk/Count_reg[24]_i_1_n_7
    SLICE_X64Y28         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.854     1.981    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y28         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[24]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.134     1.602    NanoprocessorComponent/SlowClk/Count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.583     1.466    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y23         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  NanoprocessorComponent/SlowClk/Count_reg[4]/Q
                         net (fo=1, routed)           0.170     1.801    NanoprocessorComponent/SlowClk/Count_reg_n_0_[4]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.916 r  NanoprocessorComponent/SlowClk/Count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.916    NanoprocessorComponent/SlowClk/Count_reg[4]_i_1_n_7
    SLICE_X64Y23         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.851     1.978    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y23         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[4]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     1.600    NanoprocessorComponent/SlowClk/Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.273ns (58.435%)  route 0.194ns (41.565%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.583     1.466    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y26         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  NanoprocessorComponent/SlowClk/Count_reg[19]/Q
                         net (fo=1, routed)           0.194     1.824    NanoprocessorComponent/SlowClk/Count_reg_n_0_[19]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.933 r  NanoprocessorComponent/SlowClk/Count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.933    NanoprocessorComponent/SlowClk/Count_reg[16]_i_1_n_4
    SLICE_X64Y26         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.851     1.978    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y26         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[19]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    NanoprocessorComponent/SlowClk/Count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.273ns (57.848%)  route 0.199ns (42.152%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.585     1.468    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y27         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  NanoprocessorComponent/SlowClk/Count_reg[23]/Q
                         net (fo=1, routed)           0.199     1.831    NanoprocessorComponent/SlowClk/Count_reg_n_0_[23]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.940 r  NanoprocessorComponent/SlowClk/Count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.940    NanoprocessorComponent/SlowClk/Count_reg[20]_i_1_n_4
    SLICE_X64Y27         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.853     1.980    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y27         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[23]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.134     1.602    NanoprocessorComponent/SlowClk/Count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.273ns (57.848%)  route 0.199ns (42.152%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.583     1.466    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y23         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  NanoprocessorComponent/SlowClk/Count_reg[7]/Q
                         net (fo=1, routed)           0.199     1.829    NanoprocessorComponent/SlowClk/Count_reg_n_0_[7]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.938 r  NanoprocessorComponent/SlowClk/Count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.938    NanoprocessorComponent/SlowClk/Count_reg[4]_i_1_n_4
    SLICE_X64Y23         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.851     1.978    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y23         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[7]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     1.600    NanoprocessorComponent/SlowClk/Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 NanoprocessorComponent/SlowClk/Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NanoprocessorComponent/SlowClk/Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.585     1.468    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y22         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 f  NanoprocessorComponent/SlowClk/Count_reg[0]/Q
                         net (fo=1, routed)           0.163     1.795    NanoprocessorComponent/SlowClk/Count_reg_n_0_[0]
    SLICE_X64Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.840 r  NanoprocessorComponent/SlowClk/Count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.840    NanoprocessorComponent/SlowClk/Count[0]_i_2_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.945 r  NanoprocessorComponent/SlowClk/Count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.945    NanoprocessorComponent/SlowClk/Count_reg[0]_i_1_n_6
    SLICE_X64Y22         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.853     1.980    NanoprocessorComponent/SlowClk/clk
    SLICE_X64Y22         FDRE                                         r  NanoprocessorComponent/SlowClk/Count_reg[1]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    NanoprocessorComponent/SlowClk/Count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.343    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   NanoprocessorComponent/SlowClk/Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   NanoprocessorComponent/SlowClk/Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   NanoprocessorComponent/SlowClk/Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   NanoprocessorComponent/SlowClk/Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   NanoprocessorComponent/SlowClk/Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   NanoprocessorComponent/SlowClk/Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   NanoprocessorComponent/SlowClk/Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   NanoprocessorComponent/SlowClk/Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   NanoprocessorComponent/SlowClk/Count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   NanoprocessorComponent/SlowClk/Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   NanoprocessorComponent/SlowClk/Count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   NanoprocessorComponent/SlowClk/Count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   NanoprocessorComponent/SlowClk/Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   NanoprocessorComponent/SlowClk/Count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   NanoprocessorComponent/SlowClk/Count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   NanoprocessorComponent/SlowClk/Count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   NanoprocessorComponent/SlowClk/Count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   NanoprocessorComponent/SlowClk/Count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   NanoprocessorComponent/SlowClk/Count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   NanoprocessorComponent/SlowClk/Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   NanoprocessorComponent/SlowClk/Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   NanoprocessorComponent/SlowClk/Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   NanoprocessorComponent/SlowClk/Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   NanoprocessorComponent/SlowClk/Count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   NanoprocessorComponent/SlowClk/Count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   NanoprocessorComponent/SlowClk/Count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   NanoprocessorComponent/SlowClk/Count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   NanoprocessorComponent/SlowClk/Count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   NanoprocessorComponent/SlowClk/Count_reg[18]/C



