# Maintainer: Felix Yan <felixonmars@archlinux.org>
# Contributor: Marcin (CTRL) Wieczorek <marcin@marcin.co>
# Contributor: Jeffrey Tolar <tolar.jeffrey at gmail dot com>

pkgname=verilator
pkgver=4.002
pkgrel=1
pkgdesc='The fastest free Verilog HDL simulator'
url='http://www.veripool.org/projects/verilator/wiki/Intro'
arch=('x86_64')
license=('LGPL')
depends=('gcc-libs')
makedepends=('gcc')
source=("http://www.veripool.org/ftp/verilator-$pkgver.tgz")
sha512sums=('6d9f6f93e81f99aca90cb1c5ca0da5c1a8495eb9c38c147b06ec6229c24d3b47fd005d3106d422a0cff6798168c04bb2dca8c30f7e83675bfacefb6dbafaf9e3')

build() {
  cd verilator-$pkgver

  ./configure --prefix=/usr
  make
}

package() {
  cd verilator-$pkgver

  make install DESTDIR="$pkgdir"
}
