{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709687088567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709687088568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 19:04:48 2024 " "Processing started: Tue Mar 05 19:04:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709687088568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1709687088568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_16bit -c alu_16bit --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_16bit -c alu_16bit --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1709687088569 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1709687088805 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1709687088805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitextractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitextractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitExtractor " "Found entity 1: DigitExtractor" {  } { { "DigitExtractor.sv" "" { Text "C:/Users/nicva/16_bit/DigitExtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709687094404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709687094404 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu_16bit.sv(26) " "Verilog HDL information at alu_16bit.sv(26): always construct contains both blocking and non-blocking assignments" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/16_bit/alu_16bit.sv" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1709687094405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_16bit " "Found entity 1: alu_16bit" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/16_bit/alu_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709687094405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709687094405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_16bit " "Found entity 1: adder_16bit" {  } { { "adder_16bit.sv" "" { Text "C:/Users/nicva/16_bit/adder_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709687094406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709687094406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_16bit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_16bit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_16bit_tb " "Found entity 1: alu_16bit_tb" {  } { { "alu_16bit_tb.sv" "" { Text "C:/Users/nicva/16_bit/alu_16bit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709687094407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709687094407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_16bit " "Found entity 1: and_16bit" {  } { { "and_16bit.sv" "" { Text "C:/Users/nicva/16_bit/and_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709687094408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709687094408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file divider_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divider_16bit " "Found entity 1: divider_16bit" {  } { { "divider_16bit.sv" "" { Text "C:/Users/nicva/16_bit/divider_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709687094408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709687094408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_16bit " "Found entity 1: multiplier_16bit" {  } { { "multiplier_16bit.sv" "" { Text "C:/Users/nicva/16_bit/multiplier_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709687094409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709687094409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_16bit " "Found entity 1: or_16bit" {  } { { "or_16bit.sv" "" { Text "C:/Users/nicva/16_bit/or_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709687094410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709687094410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentoutput.sv 1 1 " "Found 1 design units, including 1 entities, in source file segmentoutput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segmentOutput " "Found entity 1: segmentOutput" {  } { { "segmentOutput.sv" "" { Text "C:/Users/nicva/16_bit/segmentOutput.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709687094411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709687094411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft_16bit " "Found entity 1: shiftLeft_16bit" {  } { { "shiftLeft_16bit.sv" "" { Text "C:/Users/nicva/16_bit/shiftLeft_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709687094411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709687094411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftright_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRight_16bit " "Found entity 1: shiftRight_16bit" {  } { { "shiftRight_16bit.sv" "" { Text "C:/Users/nicva/16_bit/shiftRight_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709687094412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709687094412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file subtractor_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_16bit " "Found entity 1: subtractor_16bit" {  } { { "subtractor_16bit.sv" "" { Text "C:/Users/nicva/16_bit/subtractor_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709687094413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709687094413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_16bit " "Found entity 1: xor_16bit" {  } { { "xor_16bit.sv" "" { Text "C:/Users/nicva/16_bit/xor_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709687094414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709687094414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_CFlag alu_16bit.sv(15) " "Verilog HDL Implicit Net warning at alu_16bit.sv(15): created implicit net for \"add_CFlag\"" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/16_bit/alu_16bit.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687094414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_VFlag alu_16bit.sv(15) " "Verilog HDL Implicit Net warning at alu_16bit.sv(15): created implicit net for \"add_VFlag\"" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/16_bit/alu_16bit.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687094414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_ZFlag alu_16bit.sv(15) " "Verilog HDL Implicit Net warning at alu_16bit.sv(15): created implicit net for \"add_ZFlag\"" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/16_bit/alu_16bit.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687094414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_CFlag alu_16bit.sv(16) " "Verilog HDL Implicit Net warning at alu_16bit.sv(16): created implicit net for \"sub_CFlag\"" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/16_bit/alu_16bit.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687094414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_VFlag alu_16bit.sv(16) " "Verilog HDL Implicit Net warning at alu_16bit.sv(16): created implicit net for \"sub_VFlag\"" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/16_bit/alu_16bit.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687094414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_ZFlag alu_16bit.sv(16) " "Verilog HDL Implicit Net warning at alu_16bit.sv(16): created implicit net for \"sub_ZFlag\"" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/16_bit/alu_16bit.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687094414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_NFlag alu_16bit.sv(16) " "Verilog HDL Implicit Net warning at alu_16bit.sv(16): created implicit net for \"sub_NFlag\"" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/16_bit/alu_16bit.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687094414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mul_VFlag alu_16bit.sv(17) " "Verilog HDL Implicit Net warning at alu_16bit.sv(17): created implicit net for \"mul_VFlag\"" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/16_bit/alu_16bit.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687094414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mul_ZFlag alu_16bit.sv(17) " "Verilog HDL Implicit Net warning at alu_16bit.sv(17): created implicit net for \"mul_ZFlag\"" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/16_bit/alu_16bit.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687094414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "div_VFlag alu_16bit.sv(18) " "Verilog HDL Implicit Net warning at alu_16bit.sv(18): created implicit net for \"div_VFlag\"" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/16_bit/alu_16bit.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687094414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "div_ZFlag alu_16bit.sv(18) " "Verilog HDL Implicit Net warning at alu_16bit.sv(18): created implicit net for \"div_ZFlag\"" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/16_bit/alu_16bit.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687094414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and_ZFlag alu_16bit.sv(19) " "Verilog HDL Implicit Net warning at alu_16bit.sv(19): created implicit net for \"and_ZFlag\"" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/16_bit/alu_16bit.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687094414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or_ZFlag alu_16bit.sv(20) " "Verilog HDL Implicit Net warning at alu_16bit.sv(20): created implicit net for \"or_ZFlag\"" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/16_bit/alu_16bit.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687094414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xor_ZFlag alu_16bit.sv(21) " "Verilog HDL Implicit Net warning at alu_16bit.sv(21): created implicit net for \"xor_ZFlag\"" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/16_bit/alu_16bit.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687094414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_ZFlag alu_16bit.sv(22) " "Verilog HDL Implicit Net warning at alu_16bit.sv(22): created implicit net for \"left_ZFlag\"" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/16_bit/alu_16bit.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687094414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_CFlag alu_16bit.sv(22) " "Verilog HDL Implicit Net warning at alu_16bit.sv(22): created implicit net for \"left_CFlag\"" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/16_bit/alu_16bit.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687094414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_ZFlag alu_16bit.sv(23) " "Verilog HDL Implicit Net warning at alu_16bit.sv(23): created implicit net for \"right_ZFlag\"" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/16_bit/alu_16bit.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687094414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_CFlag alu_16bit.sv(23) " "Verilog HDL Implicit Net warning at alu_16bit.sv(23): created implicit net for \"right_CFlag\"" {  } { { "alu_16bit.sv" "" { Text "C:/Users/nicva/16_bit/alu_16bit.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709687094414 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_16bit " "Elaborating entity \"alu_16bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1709687094432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_16bit adder_16bit:adder " "Elaborating entity \"adder_16bit\" for hierarchy \"adder_16bit:adder\"" {  } { { "alu_16bit.sv" "adder" { Text "C:/Users/nicva/16_bit/alu_16bit.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709687094434 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sum\[4\] 0 adder_16bit.sv(4) " "Net \"sum\[4\]\" at adder_16bit.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "adder_16bit.sv" "" { Text "C:/Users/nicva/16_bit/adder_16bit.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1709687094434 "|alu_16bit|adder_16bit:adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_16bit subtractor_16bit:subtractor " "Elaborating entity \"subtractor_16bit\" for hierarchy \"subtractor_16bit:subtractor\"" {  } { { "alu_16bit.sv" "subtractor" { Text "C:/Users/nicva/16_bit/alu_16bit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709687094434 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "diff\[16\] subtractor_16bit.sv(4) " "Output port \"diff\[16\]\" at subtractor_16bit.sv(4) has no driver" {  } { { "subtractor_16bit.sv" "" { Text "C:/Users/nicva/16_bit/subtractor_16bit.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1709687094435 "|alu_16bit|subtractor_16bit:subtractor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_16bit multiplier_16bit:multiplier " "Elaborating entity \"multiplier_16bit\" for hierarchy \"multiplier_16bit:multiplier\"" {  } { { "alu_16bit.sv" "multiplier" { Text "C:/Users/nicva/16_bit/alu_16bit.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709687094435 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 multiplier_16bit.sv(17) " "Verilog HDL assignment warning at multiplier_16bit.sv(17): truncated value with size 16 to match size of target (8)" {  } { { "multiplier_16bit.sv" "" { Text "C:/Users/nicva/16_bit/multiplier_16bit.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1709687094436 "|alu_16bit|multiplier_16bit:multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_16bit divider_16bit:divider " "Elaborating entity \"divider_16bit\" for hierarchy \"divider_16bit:divider\"" {  } { { "alu_16bit.sv" "divider" { Text "C:/Users/nicva/16_bit/alu_16bit.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709687094436 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "overflow divider_16bit.sv(5) " "Output port \"overflow\" at divider_16bit.sv(5) has no driver" {  } { { "divider_16bit.sv" "" { Text "C:/Users/nicva/16_bit/divider_16bit.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1709687094437 "|alu_16bit|divider_16bit:divider"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "zero divider_16bit.sv(8) " "Output port \"zero\" at divider_16bit.sv(8) has no driver" {  } { { "divider_16bit.sv" "" { Text "C:/Users/nicva/16_bit/divider_16bit.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1709687094437 "|alu_16bit|divider_16bit:divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_16bit and_16bit:andd " "Elaborating entity \"and_16bit\" for hierarchy \"and_16bit:andd\"" {  } { { "alu_16bit.sv" "andd" { Text "C:/Users/nicva/16_bit/alu_16bit.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709687094443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_16bit or_16bit:orr " "Elaborating entity \"or_16bit\" for hierarchy \"or_16bit:orr\"" {  } { { "alu_16bit.sv" "orr" { Text "C:/Users/nicva/16_bit/alu_16bit.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709687094444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_16bit xor_16bit:xorr " "Elaborating entity \"xor_16bit\" for hierarchy \"xor_16bit:xorr\"" {  } { { "alu_16bit.sv" "xorr" { Text "C:/Users/nicva/16_bit/alu_16bit.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709687094444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft_16bit shiftLeft_16bit:left " "Elaborating entity \"shiftLeft_16bit\" for hierarchy \"shiftLeft_16bit:left\"" {  } { { "alu_16bit.sv" "left" { Text "C:/Users/nicva/16_bit/alu_16bit.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709687094445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRight_16bit shiftRight_16bit:right " "Elaborating entity \"shiftRight_16bit\" for hierarchy \"shiftRight_16bit:right\"" {  } { { "alu_16bit.sv" "right" { Text "C:/Users/nicva/16_bit/alu_16bit.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709687094446 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1709687094486 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nicva/16_bit/output_files/alu_16bit.map.smsg " "Generated suppressed messages file C:/Users/nicva/16_bit/output_files/alu_16bit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1709687094504 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709687094512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 19:04:54 2024 " "Processing ended: Tue Mar 05 19:04:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709687094512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709687094512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709687094512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1709687094512 ""}
