 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : msrv32_wr_en_generator
Version: T-2022.03-SP4
Date   : Sat Aug 30 03:27:11 2025
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: rf_wr_en_reg_in
              (input port)
  Endpoint: wr_en_integer_file_out
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  rf_wr_en_reg_in (in)                     0.00       0.00 r
  U6/Z (IVP)                               0.19       0.19 f
  U7/Z (NR2)                               0.55       0.74 r
  wr_en_integer_file_out (out)             0.00       0.74 r
  data arrival time                                   0.74
  -----------------------------------------------------------
  (Path is unconstrained)


1
