<?xml version='1.0'?>
<island simulinkPath='ca_interp/DUT/Summer_DUC/Poly_phase Interp' topLevelEntity='ca_interp_DUT_Summer_DUC_Poly_phase_Interp'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='in_1_0_imag_In1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_0_imag_In1_tpl' stm='' highLevelName='In1' highLevelIndex='1' vector='0' complex='1'/>
    <port name='in_1_0_real_In1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_0_real_In1_tpl' stm='' highLevelName='In1' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_1_1_imag_In1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_1_imag_In1_tpl' stm='' highLevelName='In1' highLevelIndex='1' vector='1' complex='1'/>
    <port name='in_1_1_real_In1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_1_real_In1_tpl' stm='' highLevelName='In1' highLevelIndex='1' vector='1' complex='0'/>
    <port name='in_1_2_imag_In1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_2_imag_In1_tpl' stm='' highLevelName='In1' highLevelIndex='1' vector='2' complex='1'/>
    <port name='in_1_2_real_In1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_2_real_In1_tpl' stm='' highLevelName='In1' highLevelIndex='1' vector='2' complex='0'/>
    <port name='in_1_3_imag_In1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_3_imag_In1_tpl' stm='' highLevelName='In1' highLevelIndex='1' vector='3' complex='1'/>
    <port name='in_1_3_real_In1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_3_real_In1_tpl' stm='' highLevelName='In1' highLevelIndex='1' vector='3' complex='0'/>
    <port name='in_2_In2_tpl' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_in_2_In2_tpl' stm='' highLevelName='In2' highLevelIndex='2' vector='0' complex='0'/>
    <port name='in_3_In3_tpl' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_in_3_In3_tpl' stm='' highLevelName='In3' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_1_0_imag_q_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_0_imag_q_tpl' stm='' highLevelName='q' highLevelIndex='1' vector='0' complex='1'/>
    <port name='out_1_0_real_q_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_0_real_q_tpl' stm='' highLevelName='q' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_1_1_imag_q_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_1_imag_q_tpl' stm='' highLevelName='q' highLevelIndex='1' vector='1' complex='1'/>
    <port name='out_1_1_real_q_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_1_real_q_tpl' stm='' highLevelName='q' highLevelIndex='1' vector='1' complex='0'/>
    <port name='out_1_2_imag_q_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_2_imag_q_tpl' stm='' highLevelName='q' highLevelIndex='1' vector='2' complex='1'/>
    <port name='out_1_2_real_q_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_2_real_q_tpl' stm='' highLevelName='q' highLevelIndex='1' vector='2' complex='0'/>
    <port name='out_1_3_imag_q_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_3_imag_q_tpl' stm='' highLevelName='q' highLevelIndex='1' vector='3' complex='1'/>
    <port name='out_1_3_real_q_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_3_real_q_tpl' stm='' highLevelName='q' highLevelIndex='1' vector='3' complex='0'/>
    <port name='out_1_4_imag_q_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_4_imag_q_tpl' stm='' highLevelName='q' highLevelIndex='1' vector='4' complex='1'/>
    <port name='out_1_4_real_q_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_4_real_q_tpl' stm='' highLevelName='q' highLevelIndex='1' vector='4' complex='0'/>
    <port name='out_1_5_imag_q_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_5_imag_q_tpl' stm='' highLevelName='q' highLevelIndex='1' vector='5' complex='1'/>
    <port name='out_1_5_real_q_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_5_real_q_tpl' stm='' highLevelName='q' highLevelIndex='1' vector='5' complex='0'/>
    <port name='out_1_6_imag_q_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_6_imag_q_tpl' stm='' highLevelName='q' highLevelIndex='1' vector='6' complex='1'/>
    <port name='out_1_6_real_q_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_6_real_q_tpl' stm='' highLevelName='q' highLevelIndex='1' vector='6' complex='0'/>
    <port name='out_1_7_imag_q_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_7_imag_q_tpl' stm='' highLevelName='q' highLevelIndex='1' vector='7' complex='1'/>
    <port name='out_1_7_real_q_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_7_real_q_tpl' stm='' highLevelName='q' highLevelIndex='1' vector='7' complex='0'/>
    <port name='out_2_qv_tpl' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_2_qv_tpl' stm='' highLevelName='qv' highLevelIndex='2' vector='0' complex='0'/>
    <port name='out_3_qc_tpl' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_3_qc_tpl' stm='' highLevelName='qc' highLevelIndex='3' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_mf.v' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf_ver'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/tennm_atoms.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/tennm_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/mentor/tennm_atoms_ncrypt.sv' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
</island>
