
Accelerometer_Inclination_Test_Platform.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007420  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005c8  080075c0  080075c0  000085c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b88  08007b88  000091d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007b88  08007b88  00008b88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007b90  08007b90  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b90  08007b90  00008b90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007b94  08007b94  00008b94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007b98  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a8  200001d4  08007d6c  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000047c  08007d6c  0000947c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e0e8  00000000  00000000  00009204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e6e  00000000  00000000  000172ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e98  00000000  00000000  00019160  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b69  00000000  00000000  00019ff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000177fa  00000000  00000000  0001ab61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fcfe  00000000  00000000  0003235b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092899  00000000  00000000  00042059  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d48f2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f70  00000000  00000000  000d4938  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008a  00000000  00000000  000d98a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080075a8 	.word	0x080075a8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	080075a8 	.word	0x080075a8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96a 	b.w	8000ea4 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	460c      	mov	r4, r1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d14e      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf4:	4694      	mov	ip, r2
 8000bf6:	458c      	cmp	ip, r1
 8000bf8:	4686      	mov	lr, r0
 8000bfa:	fab2 f282 	clz	r2, r2
 8000bfe:	d962      	bls.n	8000cc6 <__udivmoddi4+0xde>
 8000c00:	b14a      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c02:	f1c2 0320 	rsb	r3, r2, #32
 8000c06:	4091      	lsls	r1, r2
 8000c08:	fa20 f303 	lsr.w	r3, r0, r3
 8000c0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c10:	4319      	orrs	r1, r3
 8000c12:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c1a:	fa1f f68c 	uxth.w	r6, ip
 8000c1e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c26:	fb07 1114 	mls	r1, r7, r4, r1
 8000c2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2e:	fb04 f106 	mul.w	r1, r4, r6
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c3e:	f080 8112 	bcs.w	8000e66 <__udivmoddi4+0x27e>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 810f 	bls.w	8000e66 <__udivmoddi4+0x27e>
 8000c48:	3c02      	subs	r4, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a59      	subs	r1, r3, r1
 8000c4e:	fa1f f38e 	uxth.w	r3, lr
 8000c52:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c56:	fb07 1110 	mls	r1, r7, r0, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb00 f606 	mul.w	r6, r0, r6
 8000c62:	429e      	cmp	r6, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x94>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c6e:	f080 80fc 	bcs.w	8000e6a <__udivmoddi4+0x282>
 8000c72:	429e      	cmp	r6, r3
 8000c74:	f240 80f9 	bls.w	8000e6a <__udivmoddi4+0x282>
 8000c78:	4463      	add	r3, ip
 8000c7a:	3802      	subs	r0, #2
 8000c7c:	1b9b      	subs	r3, r3, r6
 8000c7e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11d      	cbz	r5, 8000c8e <__udivmoddi4+0xa6>
 8000c86:	40d3      	lsrs	r3, r2
 8000c88:	2200      	movs	r2, #0
 8000c8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d905      	bls.n	8000ca2 <__udivmoddi4+0xba>
 8000c96:	b10d      	cbz	r5, 8000c9c <__udivmoddi4+0xb4>
 8000c98:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e7f5      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000ca2:	fab3 f183 	clz	r1, r3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d146      	bne.n	8000d38 <__udivmoddi4+0x150>
 8000caa:	42a3      	cmp	r3, r4
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0xcc>
 8000cae:	4290      	cmp	r0, r2
 8000cb0:	f0c0 80f0 	bcc.w	8000e94 <__udivmoddi4+0x2ac>
 8000cb4:	1a86      	subs	r6, r0, r2
 8000cb6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	2d00      	cmp	r5, #0
 8000cbe:	d0e6      	beq.n	8000c8e <__udivmoddi4+0xa6>
 8000cc0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cc4:	e7e3      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	f040 8090 	bne.w	8000dec <__udivmoddi4+0x204>
 8000ccc:	eba1 040c 	sub.w	r4, r1, ip
 8000cd0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd4:	fa1f f78c 	uxth.w	r7, ip
 8000cd8:	2101      	movs	r1, #1
 8000cda:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cde:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce2:	fb08 4416 	mls	r4, r8, r6, r4
 8000ce6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cea:	fb07 f006 	mul.w	r0, r7, r6
 8000cee:	4298      	cmp	r0, r3
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x11c>
 8000cf2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cf6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x11a>
 8000cfc:	4298      	cmp	r0, r3
 8000cfe:	f200 80cd 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000d02:	4626      	mov	r6, r4
 8000d04:	1a1c      	subs	r4, r3, r0
 8000d06:	fa1f f38e 	uxth.w	r3, lr
 8000d0a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d0e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d16:	fb00 f707 	mul.w	r7, r0, r7
 8000d1a:	429f      	cmp	r7, r3
 8000d1c:	d908      	bls.n	8000d30 <__udivmoddi4+0x148>
 8000d1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d22:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x146>
 8000d28:	429f      	cmp	r7, r3
 8000d2a:	f200 80b0 	bhi.w	8000e8e <__udivmoddi4+0x2a6>
 8000d2e:	4620      	mov	r0, r4
 8000d30:	1bdb      	subs	r3, r3, r7
 8000d32:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d36:	e7a5      	b.n	8000c84 <__udivmoddi4+0x9c>
 8000d38:	f1c1 0620 	rsb	r6, r1, #32
 8000d3c:	408b      	lsls	r3, r1
 8000d3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d42:	431f      	orrs	r7, r3
 8000d44:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d48:	fa04 f301 	lsl.w	r3, r4, r1
 8000d4c:	ea43 030c 	orr.w	r3, r3, ip
 8000d50:	40f4      	lsrs	r4, r6
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	0c38      	lsrs	r0, r7, #16
 8000d58:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d5c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d60:	fa1f fc87 	uxth.w	ip, r7
 8000d64:	fb00 441e 	mls	r4, r0, lr, r4
 8000d68:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d6c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d70:	45a1      	cmp	r9, r4
 8000d72:	fa02 f201 	lsl.w	r2, r2, r1
 8000d76:	d90a      	bls.n	8000d8e <__udivmoddi4+0x1a6>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d7e:	f080 8084 	bcs.w	8000e8a <__udivmoddi4+0x2a2>
 8000d82:	45a1      	cmp	r9, r4
 8000d84:	f240 8081 	bls.w	8000e8a <__udivmoddi4+0x2a2>
 8000d88:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d8c:	443c      	add	r4, r7
 8000d8e:	eba4 0409 	sub.w	r4, r4, r9
 8000d92:	fa1f f983 	uxth.w	r9, r3
 8000d96:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d9a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d9e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da6:	45a4      	cmp	ip, r4
 8000da8:	d907      	bls.n	8000dba <__udivmoddi4+0x1d2>
 8000daa:	193c      	adds	r4, r7, r4
 8000dac:	f103 30ff 	add.w	r0, r3, #4294967295
 8000db0:	d267      	bcs.n	8000e82 <__udivmoddi4+0x29a>
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d965      	bls.n	8000e82 <__udivmoddi4+0x29a>
 8000db6:	3b02      	subs	r3, #2
 8000db8:	443c      	add	r4, r7
 8000dba:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dbe:	fba0 9302 	umull	r9, r3, r0, r2
 8000dc2:	eba4 040c 	sub.w	r4, r4, ip
 8000dc6:	429c      	cmp	r4, r3
 8000dc8:	46ce      	mov	lr, r9
 8000dca:	469c      	mov	ip, r3
 8000dcc:	d351      	bcc.n	8000e72 <__udivmoddi4+0x28a>
 8000dce:	d04e      	beq.n	8000e6e <__udivmoddi4+0x286>
 8000dd0:	b155      	cbz	r5, 8000de8 <__udivmoddi4+0x200>
 8000dd2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dd6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dda:	fa04 f606 	lsl.w	r6, r4, r6
 8000dde:	40cb      	lsrs	r3, r1
 8000de0:	431e      	orrs	r6, r3
 8000de2:	40cc      	lsrs	r4, r1
 8000de4:	e9c5 6400 	strd	r6, r4, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	e750      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000dec:	f1c2 0320 	rsb	r3, r2, #32
 8000df0:	fa20 f103 	lsr.w	r1, r0, r3
 8000df4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dfc:	4094      	lsls	r4, r2
 8000dfe:	430c      	orrs	r4, r1
 8000e00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e04:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e08:	fa1f f78c 	uxth.w	r7, ip
 8000e0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e10:	fb08 3110 	mls	r1, r8, r0, r3
 8000e14:	0c23      	lsrs	r3, r4, #16
 8000e16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1a:	fb00 f107 	mul.w	r1, r0, r7
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	d908      	bls.n	8000e34 <__udivmoddi4+0x24c>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e2a:	d22c      	bcs.n	8000e86 <__udivmoddi4+0x29e>
 8000e2c:	4299      	cmp	r1, r3
 8000e2e:	d92a      	bls.n	8000e86 <__udivmoddi4+0x29e>
 8000e30:	3802      	subs	r0, #2
 8000e32:	4463      	add	r3, ip
 8000e34:	1a5b      	subs	r3, r3, r1
 8000e36:	b2a4      	uxth	r4, r4
 8000e38:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e3c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e44:	fb01 f307 	mul.w	r3, r1, r7
 8000e48:	42a3      	cmp	r3, r4
 8000e4a:	d908      	bls.n	8000e5e <__udivmoddi4+0x276>
 8000e4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e50:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e54:	d213      	bcs.n	8000e7e <__udivmoddi4+0x296>
 8000e56:	42a3      	cmp	r3, r4
 8000e58:	d911      	bls.n	8000e7e <__udivmoddi4+0x296>
 8000e5a:	3902      	subs	r1, #2
 8000e5c:	4464      	add	r4, ip
 8000e5e:	1ae4      	subs	r4, r4, r3
 8000e60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e64:	e739      	b.n	8000cda <__udivmoddi4+0xf2>
 8000e66:	4604      	mov	r4, r0
 8000e68:	e6f0      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e6a:	4608      	mov	r0, r1
 8000e6c:	e706      	b.n	8000c7c <__udivmoddi4+0x94>
 8000e6e:	45c8      	cmp	r8, r9
 8000e70:	d2ae      	bcs.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e72:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e76:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e7a:	3801      	subs	r0, #1
 8000e7c:	e7a8      	b.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e7e:	4631      	mov	r1, r6
 8000e80:	e7ed      	b.n	8000e5e <__udivmoddi4+0x276>
 8000e82:	4603      	mov	r3, r0
 8000e84:	e799      	b.n	8000dba <__udivmoddi4+0x1d2>
 8000e86:	4630      	mov	r0, r6
 8000e88:	e7d4      	b.n	8000e34 <__udivmoddi4+0x24c>
 8000e8a:	46d6      	mov	lr, sl
 8000e8c:	e77f      	b.n	8000d8e <__udivmoddi4+0x1a6>
 8000e8e:	4463      	add	r3, ip
 8000e90:	3802      	subs	r0, #2
 8000e92:	e74d      	b.n	8000d30 <__udivmoddi4+0x148>
 8000e94:	4606      	mov	r6, r0
 8000e96:	4623      	mov	r3, r4
 8000e98:	4608      	mov	r0, r1
 8000e9a:	e70f      	b.n	8000cbc <__udivmoddi4+0xd4>
 8000e9c:	3e02      	subs	r6, #2
 8000e9e:	4463      	add	r3, ip
 8000ea0:	e730      	b.n	8000d04 <__udivmoddi4+0x11c>
 8000ea2:	bf00      	nop

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <adxl_tx>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//* Private Functions
void adxl_tx(uint8_t address, uint8_t value) {
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	4603      	mov	r3, r0
 8000eb0:	460a      	mov	r2, r1
 8000eb2:	71fb      	strb	r3, [r7, #7]
 8000eb4:	4613      	mov	r3, r2
 8000eb6:	71bb      	strb	r3, [r7, #6]
  uint8_t data[2];
  data[0] = address | BIT_6_MASK;  // Multibyte write enabled
 8000eb8:	79fb      	ldrb	r3, [r7, #7]
 8000eba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ebe:	b2db      	uxtb	r3, r3
 8000ec0:	733b      	strb	r3, [r7, #12]
  data[1] = value;
 8000ec2:	79bb      	ldrb	r3, [r7, #6]
 8000ec4:	737b      	strb	r3, [r7, #13]
  HAL_GPIO_WritePin(ADXL_CS_GPIO_Port, ADXL_CS_Pin, GPIO_PIN_RESET); // Pull the cs pin low to enable the slave
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000ecc:	4809      	ldr	r0, [pc, #36]	@ (8000ef4 <adxl_tx+0x4c>)
 8000ece:	f001 f86b 	bl	8001fa8 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi3, data, sizeof(data), ADXL_TIMEOUT); // Transmit the address and data
 8000ed2:	f107 010c 	add.w	r1, r7, #12
 8000ed6:	2364      	movs	r3, #100	@ 0x64
 8000ed8:	2202      	movs	r2, #2
 8000eda:	4807      	ldr	r0, [pc, #28]	@ (8000ef8 <adxl_tx+0x50>)
 8000edc:	f001 fd9f 	bl	8002a1e <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(ADXL_CS_GPIO_Port, ADXL_CS_Pin, GPIO_PIN_SET); // Pull the cs pin high to disable the slave
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000ee6:	4803      	ldr	r0, [pc, #12]	@ (8000ef4 <adxl_tx+0x4c>)
 8000ee8:	f001 f85e 	bl	8001fa8 <HAL_GPIO_WritePin>
}
 8000eec:	bf00      	nop
 8000eee:	3710      	adds	r7, #16
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	40020400 	.word	0x40020400
 8000ef8:	200001f0 	.word	0x200001f0

08000efc <adxl_rx>:

void adxl_rx(uint8_t address) {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	4603      	mov	r3, r0
 8000f04:	71fb      	strb	r3, [r7, #7]
  address |= BIT_7_MASK;  // Read operation
 8000f06:	79fb      	ldrb	r3, [r7, #7]
 8000f08:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000f0c:	b2db      	uxtb	r3, r3
 8000f0e:	71fb      	strb	r3, [r7, #7]
  address |= BIT_6_MASK;  // Multibyte read
 8000f10:	79fb      	ldrb	r3, [r7, #7]
 8000f12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f16:	b2db      	uxtb	r3, r3
 8000f18:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(ADXL_CS_GPIO_Port, ADXL_CS_Pin, GPIO_PIN_RESET);  // Pull the cs pin low to enable the slave
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000f20:	480c      	ldr	r0, [pc, #48]	@ (8000f54 <adxl_rx+0x58>)
 8000f22:	f001 f841 	bl	8001fa8 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi3, &address, ADXL_ADDRESS_SIZE, ADXL_TIMEOUT);  // Send single-byte address from where you want to read data
 8000f26:	1df9      	adds	r1, r7, #7
 8000f28:	2364      	movs	r3, #100	@ 0x64
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	480a      	ldr	r0, [pc, #40]	@ (8000f58 <adxl_rx+0x5c>)
 8000f2e:	f001 fd76 	bl	8002a1e <HAL_SPI_Transmit>
  HAL_SPI_Receive(&hspi3, adxl_rx_buf, ADXL_DATA_SIZE, ADXL_TIMEOUT);  // Read the 6 bytes of data
 8000f32:	2364      	movs	r3, #100	@ 0x64
 8000f34:	2206      	movs	r2, #6
 8000f36:	4909      	ldr	r1, [pc, #36]	@ (8000f5c <adxl_rx+0x60>)
 8000f38:	4807      	ldr	r0, [pc, #28]	@ (8000f58 <adxl_rx+0x5c>)
 8000f3a:	f001 feb4 	bl	8002ca6 <HAL_SPI_Receive>
  HAL_GPIO_WritePin(ADXL_CS_GPIO_Port, ADXL_CS_Pin, GPIO_PIN_SET);  // Pull the cs pin high to disable the slave
 8000f3e:	2201      	movs	r2, #1
 8000f40:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000f44:	4803      	ldr	r0, [pc, #12]	@ (8000f54 <adxl_rx+0x58>)
 8000f46:	f001 f82f 	bl	8001fa8 <HAL_GPIO_WritePin>
}
 8000f4a:	bf00      	nop
 8000f4c:	3708      	adds	r7, #8
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	40020400 	.word	0x40020400
 8000f58:	200001f0 	.word	0x200001f0
 8000f5c:	20000320 	.word	0x20000320

08000f60 <adxl_init>:

void adxl_init(void) {
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
  HAL_Delay(2000);
 8000f64:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000f68:	f000 fd90 	bl	8001a8c <HAL_Delay>
  adxl_tx(ADXL_DATA_FORMAT, BIT_0_MASK);  // Data format range = +/- 4g
 8000f6c:	2101      	movs	r1, #1
 8000f6e:	2031      	movs	r0, #49	@ 0x31
 8000f70:	f7ff ff9a 	bl	8000ea8 <adxl_tx>
  adxl_tx(ADXL_POWER_CTL, BIT_RESET_MASK);  // Reset all bits
 8000f74:	2100      	movs	r1, #0
 8000f76:	202d      	movs	r0, #45	@ 0x2d
 8000f78:	f7ff ff96 	bl	8000ea8 <adxl_tx>
  adxl_tx(ADXL_POWER_CTL, BIT_3_MASK);  // Set power control mode to measure
 8000f7c:	2108      	movs	r1, #8
 8000f7e:	202d      	movs	r0, #45	@ 0x2d
 8000f80:	f7ff ff92 	bl	8000ea8 <adxl_tx>
}
 8000f84:	bf00      	nop
 8000f86:	bd80      	pop	{r7, pc}

08000f88 <adxl_id>:

void adxl_id(void) {
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b088      	sub	sp, #32
 8000f8c:	af00      	add	r7, sp, #0
  uint8_t device_id = 0;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	77fb      	strb	r3, [r7, #31]
  adxl_rx(ADXL_DEVID); // Assuming this will populate 'adxl_rx_buf' with the Device ID
 8000f92:	2000      	movs	r0, #0
 8000f94:	f7ff ffb2 	bl	8000efc <adxl_rx>
  device_id = adxl_rx_buf[0]; // Assuming the ID is the first byte read
 8000f98:	4b11      	ldr	r3, [pc, #68]	@ (8000fe0 <adxl_id+0x58>)
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	77fb      	strb	r3, [r7, #31]

  #ifdef DEBUG
    char debug_buf[30];
    sprintf(debug_buf, "Device ID: 0x%X\r\n", device_id);
 8000f9e:	7ffa      	ldrb	r2, [r7, #31]
 8000fa0:	463b      	mov	r3, r7
 8000fa2:	4910      	ldr	r1, [pc, #64]	@ (8000fe4 <adxl_id+0x5c>)
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f004 f9d1 	bl	800534c <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)debug_buf, strlen(debug_buf), ADXL_TIMEOUT);
 8000faa:	463b      	mov	r3, r7
 8000fac:	4618      	mov	r0, r3
 8000fae:	f7ff f967 	bl	8000280 <strlen>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	b29a      	uxth	r2, r3
 8000fb6:	4639      	mov	r1, r7
 8000fb8:	2364      	movs	r3, #100	@ 0x64
 8000fba:	480b      	ldr	r0, [pc, #44]	@ (8000fe8 <adxl_id+0x60>)
 8000fbc:	f003 f8f0 	bl	80041a0 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart2, (uint8_t*)debug_buf, strlen(debug_buf), ADXL_TIMEOUT);
 8000fc0:	463b      	mov	r3, r7
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f7ff f95c 	bl	8000280 <strlen>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	b29a      	uxth	r2, r3
 8000fcc:	4639      	mov	r1, r7
 8000fce:	2364      	movs	r3, #100	@ 0x64
 8000fd0:	4806      	ldr	r0, [pc, #24]	@ (8000fec <adxl_id+0x64>)
 8000fd2:	f003 f8e5 	bl	80041a0 <HAL_UART_Transmit>
  #endif
}
 8000fd6:	bf00      	nop
 8000fd8:	3720      	adds	r7, #32
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	20000320 	.word	0x20000320
 8000fe4:	080075c0 	.word	0x080075c0
 8000fe8:	20000290 	.word	0x20000290
 8000fec:	200002d8 	.word	0x200002d8

08000ff0 <startup_state_handler>:
  }
  return STATUS_SUCCESS;
}

//* Event Handlers
system_state_t startup_state_handler(void) {
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
  // PWM
  // Internal Clock (HCLK) = 100 MHz. If Prescaler = (100 - 1) & Max Timer Count = (20000 - 1),
  // then f = 100 MHz / 100 = 1 MHz, T = 1 us, and PWM f = 1/(20000 * T) = 50 Hz
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	4807      	ldr	r0, [pc, #28]	@ (8001014 <startup_state_handler+0x24>)
 8000ff8:	f002 fb02 	bl	8003600 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000ffc:	2104      	movs	r1, #4
 8000ffe:	4805      	ldr	r0, [pc, #20]	@ (8001014 <startup_state_handler+0x24>)
 8001000:	f002 fafe 	bl	8003600 <HAL_TIM_PWM_Start>

  // Accelerometer
  adxl_init();
 8001004:	f7ff ffac 	bl	8000f60 <adxl_init>
  adxl_id();
 8001008:	f7ff ffbe 	bl	8000f88 <adxl_id>

  return INSTRUCTION_STATE;
 800100c:	2301      	movs	r3, #1
}
 800100e:	4618      	mov	r0, r3
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	20000248 	.word	0x20000248

08001018 <instruction_state_handler>:

system_state_t instruction_state_handler(void) {
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  // Processes incoming instructions over UART
  return INSTRUCTION_STATE;
 800101c:	2301      	movs	r3, #1
}
 800101e:	4618      	mov	r0, r3
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr

08001028 <edit_sequence_state_handler>:

system_state_t edit_sequence_state_handler(void) {
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  // Allow user to define and store a sequence
  return INSTRUCTION_STATE;
 800102c:	2301      	movs	r3, #1
}
 800102e:	4618      	mov	r0, r3
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr

08001038 <run_state_handler>:

system_state_t run_state_handler(void) {
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
  // Listen for stop commands
  // Run test setpoint
  // Calls move servo function
  return INSTRUCTION_STATE;
 800103c:	2301      	movs	r3, #1
}
 800103e:	4618      	mov	r0, r3
 8001040:	46bd      	mov	sp, r7
 8001042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001046:	4770      	bx	lr

08001048 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800104e:	f000 fcab 	bl	80019a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001052:	f000 f835 	bl	80010c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001056:	f000 f9a5 	bl	80013a4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800105a:	f000 f979 	bl	8001350 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 800105e:	f000 f897 	bl	8001190 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8001062:	f000 f94b 	bl	80012fc <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001066:	f000 f8c9 	bl	80011fc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  //* Startup State
  system_state_t next_state_e = STARTUP_STATE;
 800106a:	2300      	movs	r3, #0
 800106c:	71fb      	strb	r3, [r7, #7]

    /* USER CODE BEGIN 3 */

    //* State Handlers
    // Perform functions for given state, then return the value of the next state
    switch (next_state_e) {
 800106e:	79fb      	ldrb	r3, [r7, #7]
 8001070:	2b03      	cmp	r3, #3
 8001072:	d81f      	bhi.n	80010b4 <main+0x6c>
 8001074:	a201      	add	r2, pc, #4	@ (adr r2, 800107c <main+0x34>)
 8001076:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800107a:	bf00      	nop
 800107c:	0800108d 	.word	0x0800108d
 8001080:	08001097 	.word	0x08001097
 8001084:	080010a1 	.word	0x080010a1
 8001088:	080010ab 	.word	0x080010ab
      case STARTUP_STATE:
        next_state_e = startup_state_handler();
 800108c:	f7ff ffb0 	bl	8000ff0 <startup_state_handler>
 8001090:	4603      	mov	r3, r0
 8001092:	71fb      	strb	r3, [r7, #7]
        break;
 8001094:	e013      	b.n	80010be <main+0x76>
      case INSTRUCTION_STATE:
        next_state_e = instruction_state_handler();
 8001096:	f7ff ffbf 	bl	8001018 <instruction_state_handler>
 800109a:	4603      	mov	r3, r0
 800109c:	71fb      	strb	r3, [r7, #7]
        break;
 800109e:	e00e      	b.n	80010be <main+0x76>
      case EDIT_SEQUENCE_STATE:
        next_state_e = edit_sequence_state_handler();
 80010a0:	f7ff ffc2 	bl	8001028 <edit_sequence_state_handler>
 80010a4:	4603      	mov	r3, r0
 80010a6:	71fb      	strb	r3, [r7, #7]
        break;
 80010a8:	e009      	b.n	80010be <main+0x76>
      case RUN_STATE:
        next_state_e = run_state_handler();
 80010aa:	f7ff ffc5 	bl	8001038 <run_state_handler>
 80010ae:	4603      	mov	r3, r0
 80010b0:	71fb      	strb	r3, [r7, #7]
        break;
 80010b2:	e004      	b.n	80010be <main+0x76>
      default:
        next_state_e = startup_state_handler();
 80010b4:	f7ff ff9c 	bl	8000ff0 <startup_state_handler>
 80010b8:	4603      	mov	r3, r0
 80010ba:	71fb      	strb	r3, [r7, #7]
        break;
 80010bc:	bf00      	nop
    switch (next_state_e) {
 80010be:	e7d6      	b.n	800106e <main+0x26>

080010c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b094      	sub	sp, #80	@ 0x50
 80010c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010c6:	f107 0320 	add.w	r3, r7, #32
 80010ca:	2230      	movs	r2, #48	@ 0x30
 80010cc:	2100      	movs	r1, #0
 80010ce:	4618      	mov	r0, r3
 80010d0:	f004 f99f 	bl	8005412 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010d4:	f107 030c 	add.w	r3, r7, #12
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	605a      	str	r2, [r3, #4]
 80010de:	609a      	str	r2, [r3, #8]
 80010e0:	60da      	str	r2, [r3, #12]
 80010e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010e4:	2300      	movs	r3, #0
 80010e6:	60bb      	str	r3, [r7, #8]
 80010e8:	4b27      	ldr	r3, [pc, #156]	@ (8001188 <SystemClock_Config+0xc8>)
 80010ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ec:	4a26      	ldr	r2, [pc, #152]	@ (8001188 <SystemClock_Config+0xc8>)
 80010ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80010f4:	4b24      	ldr	r3, [pc, #144]	@ (8001188 <SystemClock_Config+0xc8>)
 80010f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010fc:	60bb      	str	r3, [r7, #8]
 80010fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001100:	2300      	movs	r3, #0
 8001102:	607b      	str	r3, [r7, #4]
 8001104:	4b21      	ldr	r3, [pc, #132]	@ (800118c <SystemClock_Config+0xcc>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a20      	ldr	r2, [pc, #128]	@ (800118c <SystemClock_Config+0xcc>)
 800110a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800110e:	6013      	str	r3, [r2, #0]
 8001110:	4b1e      	ldr	r3, [pc, #120]	@ (800118c <SystemClock_Config+0xcc>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001118:	607b      	str	r3, [r7, #4]
 800111a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800111c:	2301      	movs	r3, #1
 800111e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001120:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001124:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001126:	2302      	movs	r3, #2
 8001128:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800112a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800112e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001130:	2304      	movs	r3, #4
 8001132:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001134:	2364      	movs	r3, #100	@ 0x64
 8001136:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001138:	2302      	movs	r3, #2
 800113a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800113c:	2304      	movs	r3, #4
 800113e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001140:	f107 0320 	add.w	r3, r7, #32
 8001144:	4618      	mov	r0, r3
 8001146:	f000 ff49 	bl	8001fdc <HAL_RCC_OscConfig>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001150:	f000 f9ae 	bl	80014b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001154:	230f      	movs	r3, #15
 8001156:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001158:	2302      	movs	r3, #2
 800115a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800115c:	2300      	movs	r3, #0
 800115e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001160:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001164:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001166:	2300      	movs	r3, #0
 8001168:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800116a:	f107 030c 	add.w	r3, r7, #12
 800116e:	2103      	movs	r1, #3
 8001170:	4618      	mov	r0, r3
 8001172:	f001 f9ab 	bl	80024cc <HAL_RCC_ClockConfig>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800117c:	f000 f998 	bl	80014b0 <Error_Handler>
  }
}
 8001180:	bf00      	nop
 8001182:	3750      	adds	r7, #80	@ 0x50
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	40023800 	.word	0x40023800
 800118c:	40007000 	.word	0x40007000

08001190 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001194:	4b17      	ldr	r3, [pc, #92]	@ (80011f4 <MX_SPI3_Init+0x64>)
 8001196:	4a18      	ldr	r2, [pc, #96]	@ (80011f8 <MX_SPI3_Init+0x68>)
 8001198:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800119a:	4b16      	ldr	r3, [pc, #88]	@ (80011f4 <MX_SPI3_Init+0x64>)
 800119c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80011a0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80011a2:	4b14      	ldr	r3, [pc, #80]	@ (80011f4 <MX_SPI3_Init+0x64>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80011a8:	4b12      	ldr	r3, [pc, #72]	@ (80011f4 <MX_SPI3_Init+0x64>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80011ae:	4b11      	ldr	r3, [pc, #68]	@ (80011f4 <MX_SPI3_Init+0x64>)
 80011b0:	2202      	movs	r2, #2
 80011b2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 80011b4:	4b0f      	ldr	r3, [pc, #60]	@ (80011f4 <MX_SPI3_Init+0x64>)
 80011b6:	2201      	movs	r2, #1
 80011b8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80011ba:	4b0e      	ldr	r3, [pc, #56]	@ (80011f4 <MX_SPI3_Init+0x64>)
 80011bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80011c0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80011c2:	4b0c      	ldr	r3, [pc, #48]	@ (80011f4 <MX_SPI3_Init+0x64>)
 80011c4:	2228      	movs	r2, #40	@ 0x28
 80011c6:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011c8:	4b0a      	ldr	r3, [pc, #40]	@ (80011f4 <MX_SPI3_Init+0x64>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80011ce:	4b09      	ldr	r3, [pc, #36]	@ (80011f4 <MX_SPI3_Init+0x64>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011d4:	4b07      	ldr	r3, [pc, #28]	@ (80011f4 <MX_SPI3_Init+0x64>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 80011da:	4b06      	ldr	r3, [pc, #24]	@ (80011f4 <MX_SPI3_Init+0x64>)
 80011dc:	220a      	movs	r2, #10
 80011de:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80011e0:	4804      	ldr	r0, [pc, #16]	@ (80011f4 <MX_SPI3_Init+0x64>)
 80011e2:	f001 fb93 	bl	800290c <HAL_SPI_Init>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80011ec:	f000 f960 	bl	80014b0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80011f0:	bf00      	nop
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	200001f0 	.word	0x200001f0
 80011f8:	40003c00 	.word	0x40003c00

080011fc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b08e      	sub	sp, #56	@ 0x38
 8001200:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001202:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001206:	2200      	movs	r2, #0
 8001208:	601a      	str	r2, [r3, #0]
 800120a:	605a      	str	r2, [r3, #4]
 800120c:	609a      	str	r2, [r3, #8]
 800120e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001210:	f107 0320 	add.w	r3, r7, #32
 8001214:	2200      	movs	r2, #0
 8001216:	601a      	str	r2, [r3, #0]
 8001218:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800121a:	1d3b      	adds	r3, r7, #4
 800121c:	2200      	movs	r2, #0
 800121e:	601a      	str	r2, [r3, #0]
 8001220:	605a      	str	r2, [r3, #4]
 8001222:	609a      	str	r2, [r3, #8]
 8001224:	60da      	str	r2, [r3, #12]
 8001226:	611a      	str	r2, [r3, #16]
 8001228:	615a      	str	r2, [r3, #20]
 800122a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800122c:	4b32      	ldr	r3, [pc, #200]	@ (80012f8 <MX_TIM2_Init+0xfc>)
 800122e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001232:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100 - 1;
 8001234:	4b30      	ldr	r3, [pc, #192]	@ (80012f8 <MX_TIM2_Init+0xfc>)
 8001236:	2263      	movs	r2, #99	@ 0x63
 8001238:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800123a:	4b2f      	ldr	r3, [pc, #188]	@ (80012f8 <MX_TIM2_Init+0xfc>)
 800123c:	2200      	movs	r2, #0
 800123e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000 - 1;
 8001240:	4b2d      	ldr	r3, [pc, #180]	@ (80012f8 <MX_TIM2_Init+0xfc>)
 8001242:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001246:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001248:	4b2b      	ldr	r3, [pc, #172]	@ (80012f8 <MX_TIM2_Init+0xfc>)
 800124a:	2200      	movs	r2, #0
 800124c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800124e:	4b2a      	ldr	r3, [pc, #168]	@ (80012f8 <MX_TIM2_Init+0xfc>)
 8001250:	2280      	movs	r2, #128	@ 0x80
 8001252:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001254:	4828      	ldr	r0, [pc, #160]	@ (80012f8 <MX_TIM2_Init+0xfc>)
 8001256:	f002 f92b 	bl	80034b0 <HAL_TIM_Base_Init>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001260:	f000 f926 	bl	80014b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001264:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001268:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800126a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800126e:	4619      	mov	r1, r3
 8001270:	4821      	ldr	r0, [pc, #132]	@ (80012f8 <MX_TIM2_Init+0xfc>)
 8001272:	f002 fb37 	bl	80038e4 <HAL_TIM_ConfigClockSource>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800127c:	f000 f918 	bl	80014b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001280:	481d      	ldr	r0, [pc, #116]	@ (80012f8 <MX_TIM2_Init+0xfc>)
 8001282:	f002 f964 	bl	800354e <HAL_TIM_PWM_Init>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800128c:	f000 f910 	bl	80014b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001290:	2300      	movs	r3, #0
 8001292:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001294:	2300      	movs	r3, #0
 8001296:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001298:	f107 0320 	add.w	r3, r7, #32
 800129c:	4619      	mov	r1, r3
 800129e:	4816      	ldr	r0, [pc, #88]	@ (80012f8 <MX_TIM2_Init+0xfc>)
 80012a0:	f002 fec0 	bl	8004024 <HAL_TIMEx_MasterConfigSynchronization>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d001      	beq.n	80012ae <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80012aa:	f000 f901 	bl	80014b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012ae:	2360      	movs	r3, #96	@ 0x60
 80012b0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80012b2:	2300      	movs	r3, #0
 80012b4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012b6:	2300      	movs	r3, #0
 80012b8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012ba:	2300      	movs	r3, #0
 80012bc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012be:	1d3b      	adds	r3, r7, #4
 80012c0:	2200      	movs	r2, #0
 80012c2:	4619      	mov	r1, r3
 80012c4:	480c      	ldr	r0, [pc, #48]	@ (80012f8 <MX_TIM2_Init+0xfc>)
 80012c6:	f002 fa4b 	bl	8003760 <HAL_TIM_PWM_ConfigChannel>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80012d0:	f000 f8ee 	bl	80014b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80012d4:	1d3b      	adds	r3, r7, #4
 80012d6:	2204      	movs	r2, #4
 80012d8:	4619      	mov	r1, r3
 80012da:	4807      	ldr	r0, [pc, #28]	@ (80012f8 <MX_TIM2_Init+0xfc>)
 80012dc:	f002 fa40 	bl	8003760 <HAL_TIM_PWM_ConfigChannel>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80012e6:	f000 f8e3 	bl	80014b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80012ea:	4803      	ldr	r0, [pc, #12]	@ (80012f8 <MX_TIM2_Init+0xfc>)
 80012ec:	f000 f976 	bl	80015dc <HAL_TIM_MspPostInit>

}
 80012f0:	bf00      	nop
 80012f2:	3738      	adds	r7, #56	@ 0x38
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	20000248 	.word	0x20000248

080012fc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001300:	4b11      	ldr	r3, [pc, #68]	@ (8001348 <MX_USART1_UART_Init+0x4c>)
 8001302:	4a12      	ldr	r2, [pc, #72]	@ (800134c <MX_USART1_UART_Init+0x50>)
 8001304:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = BAUD_RATE;
 8001306:	4b10      	ldr	r3, [pc, #64]	@ (8001348 <MX_USART1_UART_Init+0x4c>)
 8001308:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800130c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800130e:	4b0e      	ldr	r3, [pc, #56]	@ (8001348 <MX_USART1_UART_Init+0x4c>)
 8001310:	2200      	movs	r2, #0
 8001312:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001314:	4b0c      	ldr	r3, [pc, #48]	@ (8001348 <MX_USART1_UART_Init+0x4c>)
 8001316:	2200      	movs	r2, #0
 8001318:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800131a:	4b0b      	ldr	r3, [pc, #44]	@ (8001348 <MX_USART1_UART_Init+0x4c>)
 800131c:	2200      	movs	r2, #0
 800131e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001320:	4b09      	ldr	r3, [pc, #36]	@ (8001348 <MX_USART1_UART_Init+0x4c>)
 8001322:	220c      	movs	r2, #12
 8001324:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001326:	4b08      	ldr	r3, [pc, #32]	@ (8001348 <MX_USART1_UART_Init+0x4c>)
 8001328:	2200      	movs	r2, #0
 800132a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800132c:	4b06      	ldr	r3, [pc, #24]	@ (8001348 <MX_USART1_UART_Init+0x4c>)
 800132e:	2200      	movs	r2, #0
 8001330:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001332:	4805      	ldr	r0, [pc, #20]	@ (8001348 <MX_USART1_UART_Init+0x4c>)
 8001334:	f002 fee4 	bl	8004100 <HAL_UART_Init>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800133e:	f000 f8b7 	bl	80014b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001342:	bf00      	nop
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	20000290 	.word	0x20000290
 800134c:	40011000 	.word	0x40011000

08001350 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001354:	4b11      	ldr	r3, [pc, #68]	@ (800139c <MX_USART2_UART_Init+0x4c>)
 8001356:	4a12      	ldr	r2, [pc, #72]	@ (80013a0 <MX_USART2_UART_Init+0x50>)
 8001358:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = BAUD_RATE;
 800135a:	4b10      	ldr	r3, [pc, #64]	@ (800139c <MX_USART2_UART_Init+0x4c>)
 800135c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001360:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001362:	4b0e      	ldr	r3, [pc, #56]	@ (800139c <MX_USART2_UART_Init+0x4c>)
 8001364:	2200      	movs	r2, #0
 8001366:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001368:	4b0c      	ldr	r3, [pc, #48]	@ (800139c <MX_USART2_UART_Init+0x4c>)
 800136a:	2200      	movs	r2, #0
 800136c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800136e:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <MX_USART2_UART_Init+0x4c>)
 8001370:	2200      	movs	r2, #0
 8001372:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001374:	4b09      	ldr	r3, [pc, #36]	@ (800139c <MX_USART2_UART_Init+0x4c>)
 8001376:	220c      	movs	r2, #12
 8001378:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800137a:	4b08      	ldr	r3, [pc, #32]	@ (800139c <MX_USART2_UART_Init+0x4c>)
 800137c:	2200      	movs	r2, #0
 800137e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001380:	4b06      	ldr	r3, [pc, #24]	@ (800139c <MX_USART2_UART_Init+0x4c>)
 8001382:	2200      	movs	r2, #0
 8001384:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001386:	4805      	ldr	r0, [pc, #20]	@ (800139c <MX_USART2_UART_Init+0x4c>)
 8001388:	f002 feba 	bl	8004100 <HAL_UART_Init>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001392:	f000 f88d 	bl	80014b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	200002d8 	.word	0x200002d8
 80013a0:	40004400 	.word	0x40004400

080013a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b08a      	sub	sp, #40	@ 0x28
 80013a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013aa:	f107 0314 	add.w	r3, r7, #20
 80013ae:	2200      	movs	r2, #0
 80013b0:	601a      	str	r2, [r3, #0]
 80013b2:	605a      	str	r2, [r3, #4]
 80013b4:	609a      	str	r2, [r3, #8]
 80013b6:	60da      	str	r2, [r3, #12]
 80013b8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013ba:	2300      	movs	r3, #0
 80013bc:	613b      	str	r3, [r7, #16]
 80013be:	4b38      	ldr	r3, [pc, #224]	@ (80014a0 <MX_GPIO_Init+0xfc>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c2:	4a37      	ldr	r2, [pc, #220]	@ (80014a0 <MX_GPIO_Init+0xfc>)
 80013c4:	f043 0304 	orr.w	r3, r3, #4
 80013c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ca:	4b35      	ldr	r3, [pc, #212]	@ (80014a0 <MX_GPIO_Init+0xfc>)
 80013cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ce:	f003 0304 	and.w	r3, r3, #4
 80013d2:	613b      	str	r3, [r7, #16]
 80013d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013d6:	2300      	movs	r3, #0
 80013d8:	60fb      	str	r3, [r7, #12]
 80013da:	4b31      	ldr	r3, [pc, #196]	@ (80014a0 <MX_GPIO_Init+0xfc>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013de:	4a30      	ldr	r2, [pc, #192]	@ (80014a0 <MX_GPIO_Init+0xfc>)
 80013e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013e6:	4b2e      	ldr	r3, [pc, #184]	@ (80014a0 <MX_GPIO_Init+0xfc>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013ee:	60fb      	str	r3, [r7, #12]
 80013f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f2:	2300      	movs	r3, #0
 80013f4:	60bb      	str	r3, [r7, #8]
 80013f6:	4b2a      	ldr	r3, [pc, #168]	@ (80014a0 <MX_GPIO_Init+0xfc>)
 80013f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013fa:	4a29      	ldr	r2, [pc, #164]	@ (80014a0 <MX_GPIO_Init+0xfc>)
 80013fc:	f043 0301 	orr.w	r3, r3, #1
 8001400:	6313      	str	r3, [r2, #48]	@ 0x30
 8001402:	4b27      	ldr	r3, [pc, #156]	@ (80014a0 <MX_GPIO_Init+0xfc>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001406:	f003 0301 	and.w	r3, r3, #1
 800140a:	60bb      	str	r3, [r7, #8]
 800140c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800140e:	2300      	movs	r3, #0
 8001410:	607b      	str	r3, [r7, #4]
 8001412:	4b23      	ldr	r3, [pc, #140]	@ (80014a0 <MX_GPIO_Init+0xfc>)
 8001414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001416:	4a22      	ldr	r2, [pc, #136]	@ (80014a0 <MX_GPIO_Init+0xfc>)
 8001418:	f043 0302 	orr.w	r3, r3, #2
 800141c:	6313      	str	r3, [r2, #48]	@ 0x30
 800141e:	4b20      	ldr	r3, [pc, #128]	@ (80014a0 <MX_GPIO_Init+0xfc>)
 8001420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001422:	f003 0302 	and.w	r3, r3, #2
 8001426:	607b      	str	r3, [r7, #4]
 8001428:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800142a:	2200      	movs	r2, #0
 800142c:	2120      	movs	r1, #32
 800142e:	481d      	ldr	r0, [pc, #116]	@ (80014a4 <MX_GPIO_Init+0x100>)
 8001430:	f000 fdba 	bl	8001fa8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ADXL_CS_GPIO_Port, ADXL_CS_Pin, GPIO_PIN_RESET);
 8001434:	2200      	movs	r2, #0
 8001436:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800143a:	481b      	ldr	r0, [pc, #108]	@ (80014a8 <MX_GPIO_Init+0x104>)
 800143c:	f000 fdb4 	bl	8001fa8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001440:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001444:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001446:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800144a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144c:	2300      	movs	r3, #0
 800144e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001450:	f107 0314 	add.w	r3, r7, #20
 8001454:	4619      	mov	r1, r3
 8001456:	4815      	ldr	r0, [pc, #84]	@ (80014ac <MX_GPIO_Init+0x108>)
 8001458:	f000 fc22 	bl	8001ca0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800145c:	2320      	movs	r3, #32
 800145e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001460:	2301      	movs	r3, #1
 8001462:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001464:	2300      	movs	r3, #0
 8001466:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001468:	2300      	movs	r3, #0
 800146a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800146c:	f107 0314 	add.w	r3, r7, #20
 8001470:	4619      	mov	r1, r3
 8001472:	480c      	ldr	r0, [pc, #48]	@ (80014a4 <MX_GPIO_Init+0x100>)
 8001474:	f000 fc14 	bl	8001ca0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADXL_CS_Pin */
  GPIO_InitStruct.Pin = ADXL_CS_Pin;
 8001478:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800147c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800147e:	2301      	movs	r3, #1
 8001480:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001482:	2300      	movs	r3, #0
 8001484:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001486:	2300      	movs	r3, #0
 8001488:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ADXL_CS_GPIO_Port, &GPIO_InitStruct);
 800148a:	f107 0314 	add.w	r3, r7, #20
 800148e:	4619      	mov	r1, r3
 8001490:	4805      	ldr	r0, [pc, #20]	@ (80014a8 <MX_GPIO_Init+0x104>)
 8001492:	f000 fc05 	bl	8001ca0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001496:	bf00      	nop
 8001498:	3728      	adds	r7, #40	@ 0x28
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	40023800 	.word	0x40023800
 80014a4:	40020000 	.word	0x40020000
 80014a8:	40020400 	.word	0x40020400
 80014ac:	40020800 	.word	0x40020800

080014b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014b4:	b672      	cpsid	i
}
 80014b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014b8:	bf00      	nop
 80014ba:	e7fd      	b.n	80014b8 <Error_Handler+0x8>

080014bc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b082      	sub	sp, #8
 80014c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014c2:	2300      	movs	r3, #0
 80014c4:	607b      	str	r3, [r7, #4]
 80014c6:	4b10      	ldr	r3, [pc, #64]	@ (8001508 <HAL_MspInit+0x4c>)
 80014c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014ca:	4a0f      	ldr	r2, [pc, #60]	@ (8001508 <HAL_MspInit+0x4c>)
 80014cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80014d2:	4b0d      	ldr	r3, [pc, #52]	@ (8001508 <HAL_MspInit+0x4c>)
 80014d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014da:	607b      	str	r3, [r7, #4]
 80014dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014de:	2300      	movs	r3, #0
 80014e0:	603b      	str	r3, [r7, #0]
 80014e2:	4b09      	ldr	r3, [pc, #36]	@ (8001508 <HAL_MspInit+0x4c>)
 80014e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014e6:	4a08      	ldr	r2, [pc, #32]	@ (8001508 <HAL_MspInit+0x4c>)
 80014e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80014ee:	4b06      	ldr	r3, [pc, #24]	@ (8001508 <HAL_MspInit+0x4c>)
 80014f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014f6:	603b      	str	r3, [r7, #0]
 80014f8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80014fa:	2007      	movs	r0, #7
 80014fc:	f000 fb9c 	bl	8001c38 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001500:	bf00      	nop
 8001502:	3708      	adds	r7, #8
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	40023800 	.word	0x40023800

0800150c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b08a      	sub	sp, #40	@ 0x28
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001514:	f107 0314 	add.w	r3, r7, #20
 8001518:	2200      	movs	r2, #0
 800151a:	601a      	str	r2, [r3, #0]
 800151c:	605a      	str	r2, [r3, #4]
 800151e:	609a      	str	r2, [r3, #8]
 8001520:	60da      	str	r2, [r3, #12]
 8001522:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a19      	ldr	r2, [pc, #100]	@ (8001590 <HAL_SPI_MspInit+0x84>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d12b      	bne.n	8001586 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800152e:	2300      	movs	r3, #0
 8001530:	613b      	str	r3, [r7, #16]
 8001532:	4b18      	ldr	r3, [pc, #96]	@ (8001594 <HAL_SPI_MspInit+0x88>)
 8001534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001536:	4a17      	ldr	r2, [pc, #92]	@ (8001594 <HAL_SPI_MspInit+0x88>)
 8001538:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800153c:	6413      	str	r3, [r2, #64]	@ 0x40
 800153e:	4b15      	ldr	r3, [pc, #84]	@ (8001594 <HAL_SPI_MspInit+0x88>)
 8001540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001542:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001546:	613b      	str	r3, [r7, #16]
 8001548:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800154a:	2300      	movs	r3, #0
 800154c:	60fb      	str	r3, [r7, #12]
 800154e:	4b11      	ldr	r3, [pc, #68]	@ (8001594 <HAL_SPI_MspInit+0x88>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001552:	4a10      	ldr	r2, [pc, #64]	@ (8001594 <HAL_SPI_MspInit+0x88>)
 8001554:	f043 0302 	orr.w	r3, r3, #2
 8001558:	6313      	str	r3, [r2, #48]	@ 0x30
 800155a:	4b0e      	ldr	r3, [pc, #56]	@ (8001594 <HAL_SPI_MspInit+0x88>)
 800155c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800155e:	f003 0302 	and.w	r3, r3, #2
 8001562:	60fb      	str	r3, [r7, #12]
 8001564:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB3     ------> SPI3_SCK
    PB4     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = ADXL_SCL_Pin|ADXL_SDO_Pin|ADXL_SDA_Pin;
 8001566:	2338      	movs	r3, #56	@ 0x38
 8001568:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800156a:	2302      	movs	r3, #2
 800156c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156e:	2300      	movs	r3, #0
 8001570:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001572:	2303      	movs	r3, #3
 8001574:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001576:	2306      	movs	r3, #6
 8001578:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800157a:	f107 0314 	add.w	r3, r7, #20
 800157e:	4619      	mov	r1, r3
 8001580:	4805      	ldr	r0, [pc, #20]	@ (8001598 <HAL_SPI_MspInit+0x8c>)
 8001582:	f000 fb8d 	bl	8001ca0 <HAL_GPIO_Init>

  /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001586:	bf00      	nop
 8001588:	3728      	adds	r7, #40	@ 0x28
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	40003c00 	.word	0x40003c00
 8001594:	40023800 	.word	0x40023800
 8001598:	40020400 	.word	0x40020400

0800159c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800159c:	b480      	push	{r7}
 800159e:	b085      	sub	sp, #20
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80015ac:	d10d      	bne.n	80015ca <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015ae:	2300      	movs	r3, #0
 80015b0:	60fb      	str	r3, [r7, #12]
 80015b2:	4b09      	ldr	r3, [pc, #36]	@ (80015d8 <HAL_TIM_Base_MspInit+0x3c>)
 80015b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015b6:	4a08      	ldr	r2, [pc, #32]	@ (80015d8 <HAL_TIM_Base_MspInit+0x3c>)
 80015b8:	f043 0301 	orr.w	r3, r3, #1
 80015bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80015be:	4b06      	ldr	r3, [pc, #24]	@ (80015d8 <HAL_TIM_Base_MspInit+0x3c>)
 80015c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015c2:	f003 0301 	and.w	r3, r3, #1
 80015c6:	60fb      	str	r3, [r7, #12]
 80015c8:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80015ca:	bf00      	nop
 80015cc:	3714      	adds	r7, #20
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr
 80015d6:	bf00      	nop
 80015d8:	40023800 	.word	0x40023800

080015dc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b088      	sub	sp, #32
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e4:	f107 030c 	add.w	r3, r7, #12
 80015e8:	2200      	movs	r2, #0
 80015ea:	601a      	str	r2, [r3, #0]
 80015ec:	605a      	str	r2, [r3, #4]
 80015ee:	609a      	str	r2, [r3, #8]
 80015f0:	60da      	str	r2, [r3, #12]
 80015f2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80015fc:	d11d      	bne.n	800163a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015fe:	2300      	movs	r3, #0
 8001600:	60bb      	str	r3, [r7, #8]
 8001602:	4b10      	ldr	r3, [pc, #64]	@ (8001644 <HAL_TIM_MspPostInit+0x68>)
 8001604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001606:	4a0f      	ldr	r2, [pc, #60]	@ (8001644 <HAL_TIM_MspPostInit+0x68>)
 8001608:	f043 0301 	orr.w	r3, r3, #1
 800160c:	6313      	str	r3, [r2, #48]	@ 0x30
 800160e:	4b0d      	ldr	r3, [pc, #52]	@ (8001644 <HAL_TIM_MspPostInit+0x68>)
 8001610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001612:	f003 0301 	and.w	r3, r3, #1
 8001616:	60bb      	str	r3, [r7, #8]
 8001618:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = PWM_X_Pin|PWM_Y_Pin;
 800161a:	2303      	movs	r3, #3
 800161c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800161e:	2302      	movs	r3, #2
 8001620:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001622:	2300      	movs	r3, #0
 8001624:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001626:	2300      	movs	r3, #0
 8001628:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800162a:	2301      	movs	r3, #1
 800162c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800162e:	f107 030c 	add.w	r3, r7, #12
 8001632:	4619      	mov	r1, r3
 8001634:	4804      	ldr	r0, [pc, #16]	@ (8001648 <HAL_TIM_MspPostInit+0x6c>)
 8001636:	f000 fb33 	bl	8001ca0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800163a:	bf00      	nop
 800163c:	3720      	adds	r7, #32
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	40023800 	.word	0x40023800
 8001648:	40020000 	.word	0x40020000

0800164c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b08c      	sub	sp, #48	@ 0x30
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001654:	f107 031c 	add.w	r3, r7, #28
 8001658:	2200      	movs	r2, #0
 800165a:	601a      	str	r2, [r3, #0]
 800165c:	605a      	str	r2, [r3, #4]
 800165e:	609a      	str	r2, [r3, #8]
 8001660:	60da      	str	r2, [r3, #12]
 8001662:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a32      	ldr	r2, [pc, #200]	@ (8001734 <HAL_UART_MspInit+0xe8>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d12d      	bne.n	80016ca <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800166e:	2300      	movs	r3, #0
 8001670:	61bb      	str	r3, [r7, #24]
 8001672:	4b31      	ldr	r3, [pc, #196]	@ (8001738 <HAL_UART_MspInit+0xec>)
 8001674:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001676:	4a30      	ldr	r2, [pc, #192]	@ (8001738 <HAL_UART_MspInit+0xec>)
 8001678:	f043 0310 	orr.w	r3, r3, #16
 800167c:	6453      	str	r3, [r2, #68]	@ 0x44
 800167e:	4b2e      	ldr	r3, [pc, #184]	@ (8001738 <HAL_UART_MspInit+0xec>)
 8001680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001682:	f003 0310 	and.w	r3, r3, #16
 8001686:	61bb      	str	r3, [r7, #24]
 8001688:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800168a:	2300      	movs	r3, #0
 800168c:	617b      	str	r3, [r7, #20]
 800168e:	4b2a      	ldr	r3, [pc, #168]	@ (8001738 <HAL_UART_MspInit+0xec>)
 8001690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001692:	4a29      	ldr	r2, [pc, #164]	@ (8001738 <HAL_UART_MspInit+0xec>)
 8001694:	f043 0301 	orr.w	r3, r3, #1
 8001698:	6313      	str	r3, [r2, #48]	@ 0x30
 800169a:	4b27      	ldr	r3, [pc, #156]	@ (8001738 <HAL_UART_MspInit+0xec>)
 800169c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800169e:	f003 0301 	and.w	r3, r3, #1
 80016a2:	617b      	str	r3, [r7, #20]
 80016a4:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80016a6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80016aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ac:	2302      	movs	r3, #2
 80016ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b0:	2300      	movs	r3, #0
 80016b2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016b4:	2303      	movs	r3, #3
 80016b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80016b8:	2307      	movs	r3, #7
 80016ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016bc:	f107 031c 	add.w	r3, r7, #28
 80016c0:	4619      	mov	r1, r3
 80016c2:	481e      	ldr	r0, [pc, #120]	@ (800173c <HAL_UART_MspInit+0xf0>)
 80016c4:	f000 faec 	bl	8001ca0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80016c8:	e030      	b.n	800172c <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART2)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a1c      	ldr	r2, [pc, #112]	@ (8001740 <HAL_UART_MspInit+0xf4>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d12b      	bne.n	800172c <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 80016d4:	2300      	movs	r3, #0
 80016d6:	613b      	str	r3, [r7, #16]
 80016d8:	4b17      	ldr	r3, [pc, #92]	@ (8001738 <HAL_UART_MspInit+0xec>)
 80016da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016dc:	4a16      	ldr	r2, [pc, #88]	@ (8001738 <HAL_UART_MspInit+0xec>)
 80016de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80016e4:	4b14      	ldr	r3, [pc, #80]	@ (8001738 <HAL_UART_MspInit+0xec>)
 80016e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016ec:	613b      	str	r3, [r7, #16]
 80016ee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016f0:	2300      	movs	r3, #0
 80016f2:	60fb      	str	r3, [r7, #12]
 80016f4:	4b10      	ldr	r3, [pc, #64]	@ (8001738 <HAL_UART_MspInit+0xec>)
 80016f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f8:	4a0f      	ldr	r2, [pc, #60]	@ (8001738 <HAL_UART_MspInit+0xec>)
 80016fa:	f043 0301 	orr.w	r3, r3, #1
 80016fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8001700:	4b0d      	ldr	r3, [pc, #52]	@ (8001738 <HAL_UART_MspInit+0xec>)
 8001702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001704:	f003 0301 	and.w	r3, r3, #1
 8001708:	60fb      	str	r3, [r7, #12]
 800170a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800170c:	230c      	movs	r3, #12
 800170e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001710:	2302      	movs	r3, #2
 8001712:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001714:	2300      	movs	r3, #0
 8001716:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001718:	2303      	movs	r3, #3
 800171a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800171c:	2307      	movs	r3, #7
 800171e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001720:	f107 031c 	add.w	r3, r7, #28
 8001724:	4619      	mov	r1, r3
 8001726:	4805      	ldr	r0, [pc, #20]	@ (800173c <HAL_UART_MspInit+0xf0>)
 8001728:	f000 faba 	bl	8001ca0 <HAL_GPIO_Init>
}
 800172c:	bf00      	nop
 800172e:	3730      	adds	r7, #48	@ 0x30
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	40011000 	.word	0x40011000
 8001738:	40023800 	.word	0x40023800
 800173c:	40020000 	.word	0x40020000
 8001740:	40004400 	.word	0x40004400

08001744 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001748:	bf00      	nop
 800174a:	e7fd      	b.n	8001748 <NMI_Handler+0x4>

0800174c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001750:	bf00      	nop
 8001752:	e7fd      	b.n	8001750 <HardFault_Handler+0x4>

08001754 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001758:	bf00      	nop
 800175a:	e7fd      	b.n	8001758 <MemManage_Handler+0x4>

0800175c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001760:	bf00      	nop
 8001762:	e7fd      	b.n	8001760 <BusFault_Handler+0x4>

08001764 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001768:	bf00      	nop
 800176a:	e7fd      	b.n	8001768 <UsageFault_Handler+0x4>

0800176c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001770:	bf00      	nop
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr

0800177a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800177a:	b480      	push	{r7}
 800177c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800177e:	bf00      	nop
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr

08001788 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800178c:	bf00      	nop
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr

08001796 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001796:	b580      	push	{r7, lr}
 8001798:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800179a:	f000 f957 	bl	8001a4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800179e:	bf00      	nop
 80017a0:	bd80      	pop	{r7, pc}

080017a2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017a2:	b480      	push	{r7}
 80017a4:	af00      	add	r7, sp, #0
  return 1;
 80017a6:	2301      	movs	r3, #1
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr

080017b2 <_kill>:

int _kill(int pid, int sig)
{
 80017b2:	b580      	push	{r7, lr}
 80017b4:	b082      	sub	sp, #8
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	6078      	str	r0, [r7, #4]
 80017ba:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80017bc:	f003 fe7c 	bl	80054b8 <__errno>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2216      	movs	r2, #22
 80017c4:	601a      	str	r2, [r3, #0]
  return -1;
 80017c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3708      	adds	r7, #8
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}

080017d2 <_exit>:

void _exit (int status)
{
 80017d2:	b580      	push	{r7, lr}
 80017d4:	b082      	sub	sp, #8
 80017d6:	af00      	add	r7, sp, #0
 80017d8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80017da:	f04f 31ff 	mov.w	r1, #4294967295
 80017de:	6878      	ldr	r0, [r7, #4]
 80017e0:	f7ff ffe7 	bl	80017b2 <_kill>
  while (1) {}    /* Make sure we hang here */
 80017e4:	bf00      	nop
 80017e6:	e7fd      	b.n	80017e4 <_exit+0x12>

080017e8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b086      	sub	sp, #24
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	60f8      	str	r0, [r7, #12]
 80017f0:	60b9      	str	r1, [r7, #8]
 80017f2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017f4:	2300      	movs	r3, #0
 80017f6:	617b      	str	r3, [r7, #20]
 80017f8:	e00a      	b.n	8001810 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017fa:	f3af 8000 	nop.w
 80017fe:	4601      	mov	r1, r0
 8001800:	68bb      	ldr	r3, [r7, #8]
 8001802:	1c5a      	adds	r2, r3, #1
 8001804:	60ba      	str	r2, [r7, #8]
 8001806:	b2ca      	uxtb	r2, r1
 8001808:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	3301      	adds	r3, #1
 800180e:	617b      	str	r3, [r7, #20]
 8001810:	697a      	ldr	r2, [r7, #20]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	429a      	cmp	r2, r3
 8001816:	dbf0      	blt.n	80017fa <_read+0x12>
  }

  return len;
 8001818:	687b      	ldr	r3, [r7, #4]
}
 800181a:	4618      	mov	r0, r3
 800181c:	3718      	adds	r7, #24
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}

08001822 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001822:	b580      	push	{r7, lr}
 8001824:	b086      	sub	sp, #24
 8001826:	af00      	add	r7, sp, #0
 8001828:	60f8      	str	r0, [r7, #12]
 800182a:	60b9      	str	r1, [r7, #8]
 800182c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800182e:	2300      	movs	r3, #0
 8001830:	617b      	str	r3, [r7, #20]
 8001832:	e009      	b.n	8001848 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001834:	68bb      	ldr	r3, [r7, #8]
 8001836:	1c5a      	adds	r2, r3, #1
 8001838:	60ba      	str	r2, [r7, #8]
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	4618      	mov	r0, r3
 800183e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	3301      	adds	r3, #1
 8001846:	617b      	str	r3, [r7, #20]
 8001848:	697a      	ldr	r2, [r7, #20]
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	429a      	cmp	r2, r3
 800184e:	dbf1      	blt.n	8001834 <_write+0x12>
  }
  return len;
 8001850:	687b      	ldr	r3, [r7, #4]
}
 8001852:	4618      	mov	r0, r3
 8001854:	3718      	adds	r7, #24
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}

0800185a <_close>:

int _close(int file)
{
 800185a:	b480      	push	{r7}
 800185c:	b083      	sub	sp, #12
 800185e:	af00      	add	r7, sp, #0
 8001860:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001862:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001866:	4618      	mov	r0, r3
 8001868:	370c      	adds	r7, #12
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr

08001872 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001872:	b480      	push	{r7}
 8001874:	b083      	sub	sp, #12
 8001876:	af00      	add	r7, sp, #0
 8001878:	6078      	str	r0, [r7, #4]
 800187a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001882:	605a      	str	r2, [r3, #4]
  return 0;
 8001884:	2300      	movs	r3, #0
}
 8001886:	4618      	mov	r0, r3
 8001888:	370c      	adds	r7, #12
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr

08001892 <_isatty>:

int _isatty(int file)
{
 8001892:	b480      	push	{r7}
 8001894:	b083      	sub	sp, #12
 8001896:	af00      	add	r7, sp, #0
 8001898:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800189a:	2301      	movs	r3, #1
}
 800189c:	4618      	mov	r0, r3
 800189e:	370c      	adds	r7, #12
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr

080018a8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b085      	sub	sp, #20
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	60f8      	str	r0, [r7, #12]
 80018b0:	60b9      	str	r1, [r7, #8]
 80018b2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018b4:	2300      	movs	r3, #0
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	3714      	adds	r7, #20
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr
	...

080018c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b086      	sub	sp, #24
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018cc:	4a14      	ldr	r2, [pc, #80]	@ (8001920 <_sbrk+0x5c>)
 80018ce:	4b15      	ldr	r3, [pc, #84]	@ (8001924 <_sbrk+0x60>)
 80018d0:	1ad3      	subs	r3, r2, r3
 80018d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018d8:	4b13      	ldr	r3, [pc, #76]	@ (8001928 <_sbrk+0x64>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d102      	bne.n	80018e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018e0:	4b11      	ldr	r3, [pc, #68]	@ (8001928 <_sbrk+0x64>)
 80018e2:	4a12      	ldr	r2, [pc, #72]	@ (800192c <_sbrk+0x68>)
 80018e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018e6:	4b10      	ldr	r3, [pc, #64]	@ (8001928 <_sbrk+0x64>)
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	4413      	add	r3, r2
 80018ee:	693a      	ldr	r2, [r7, #16]
 80018f0:	429a      	cmp	r2, r3
 80018f2:	d207      	bcs.n	8001904 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018f4:	f003 fde0 	bl	80054b8 <__errno>
 80018f8:	4603      	mov	r3, r0
 80018fa:	220c      	movs	r2, #12
 80018fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001902:	e009      	b.n	8001918 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001904:	4b08      	ldr	r3, [pc, #32]	@ (8001928 <_sbrk+0x64>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800190a:	4b07      	ldr	r3, [pc, #28]	@ (8001928 <_sbrk+0x64>)
 800190c:	681a      	ldr	r2, [r3, #0]
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	4413      	add	r3, r2
 8001912:	4a05      	ldr	r2, [pc, #20]	@ (8001928 <_sbrk+0x64>)
 8001914:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001916:	68fb      	ldr	r3, [r7, #12]
}
 8001918:	4618      	mov	r0, r3
 800191a:	3718      	adds	r7, #24
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}
 8001920:	20020000 	.word	0x20020000
 8001924:	00000400 	.word	0x00000400
 8001928:	20000328 	.word	0x20000328
 800192c:	20000480 	.word	0x20000480

08001930 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001934:	4b06      	ldr	r3, [pc, #24]	@ (8001950 <SystemInit+0x20>)
 8001936:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800193a:	4a05      	ldr	r2, [pc, #20]	@ (8001950 <SystemInit+0x20>)
 800193c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001940:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001944:	bf00      	nop
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	e000ed00 	.word	0xe000ed00

08001954 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001954:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800198c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001958:	480d      	ldr	r0, [pc, #52]	@ (8001990 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800195a:	490e      	ldr	r1, [pc, #56]	@ (8001994 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800195c:	4a0e      	ldr	r2, [pc, #56]	@ (8001998 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800195e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001960:	e002      	b.n	8001968 <LoopCopyDataInit>

08001962 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001962:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001964:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001966:	3304      	adds	r3, #4

08001968 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001968:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800196a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800196c:	d3f9      	bcc.n	8001962 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800196e:	4a0b      	ldr	r2, [pc, #44]	@ (800199c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001970:	4c0b      	ldr	r4, [pc, #44]	@ (80019a0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001972:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001974:	e001      	b.n	800197a <LoopFillZerobss>

08001976 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001976:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001978:	3204      	adds	r2, #4

0800197a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800197a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800197c:	d3fb      	bcc.n	8001976 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800197e:	f7ff ffd7 	bl	8001930 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001982:	f003 fd9f 	bl	80054c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001986:	f7ff fb5f 	bl	8001048 <main>
  bx  lr    
 800198a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800198c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001990:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001994:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001998:	08007b98 	.word	0x08007b98
  ldr r2, =_sbss
 800199c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80019a0:	2000047c 	.word	0x2000047c

080019a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019a4:	e7fe      	b.n	80019a4 <ADC_IRQHandler>
	...

080019a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80019ac:	4b0e      	ldr	r3, [pc, #56]	@ (80019e8 <HAL_Init+0x40>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a0d      	ldr	r2, [pc, #52]	@ (80019e8 <HAL_Init+0x40>)
 80019b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80019b6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80019b8:	4b0b      	ldr	r3, [pc, #44]	@ (80019e8 <HAL_Init+0x40>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a0a      	ldr	r2, [pc, #40]	@ (80019e8 <HAL_Init+0x40>)
 80019be:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80019c2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019c4:	4b08      	ldr	r3, [pc, #32]	@ (80019e8 <HAL_Init+0x40>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a07      	ldr	r2, [pc, #28]	@ (80019e8 <HAL_Init+0x40>)
 80019ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019d0:	2003      	movs	r0, #3
 80019d2:	f000 f931 	bl	8001c38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019d6:	2000      	movs	r0, #0
 80019d8:	f000 f808 	bl	80019ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019dc:	f7ff fd6e 	bl	80014bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019e0:	2300      	movs	r3, #0
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	40023c00 	.word	0x40023c00

080019ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019f4:	4b12      	ldr	r3, [pc, #72]	@ (8001a40 <HAL_InitTick+0x54>)
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	4b12      	ldr	r3, [pc, #72]	@ (8001a44 <HAL_InitTick+0x58>)
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	4619      	mov	r1, r3
 80019fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a02:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a06:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f000 f93b 	bl	8001c86 <HAL_SYSTICK_Config>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d001      	beq.n	8001a1a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a16:	2301      	movs	r3, #1
 8001a18:	e00e      	b.n	8001a38 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2b0f      	cmp	r3, #15
 8001a1e:	d80a      	bhi.n	8001a36 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a20:	2200      	movs	r2, #0
 8001a22:	6879      	ldr	r1, [r7, #4]
 8001a24:	f04f 30ff 	mov.w	r0, #4294967295
 8001a28:	f000 f911 	bl	8001c4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a2c:	4a06      	ldr	r2, [pc, #24]	@ (8001a48 <HAL_InitTick+0x5c>)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a32:	2300      	movs	r3, #0
 8001a34:	e000      	b.n	8001a38 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a36:	2301      	movs	r3, #1
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3708      	adds	r7, #8
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	20000000 	.word	0x20000000
 8001a44:	20000008 	.word	0x20000008
 8001a48:	20000004 	.word	0x20000004

08001a4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a50:	4b06      	ldr	r3, [pc, #24]	@ (8001a6c <HAL_IncTick+0x20>)
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	461a      	mov	r2, r3
 8001a56:	4b06      	ldr	r3, [pc, #24]	@ (8001a70 <HAL_IncTick+0x24>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4413      	add	r3, r2
 8001a5c:	4a04      	ldr	r2, [pc, #16]	@ (8001a70 <HAL_IncTick+0x24>)
 8001a5e:	6013      	str	r3, [r2, #0]
}
 8001a60:	bf00      	nop
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	20000008 	.word	0x20000008
 8001a70:	2000032c 	.word	0x2000032c

08001a74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  return uwTick;
 8001a78:	4b03      	ldr	r3, [pc, #12]	@ (8001a88 <HAL_GetTick+0x14>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr
 8001a86:	bf00      	nop
 8001a88:	2000032c 	.word	0x2000032c

08001a8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b084      	sub	sp, #16
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a94:	f7ff ffee 	bl	8001a74 <HAL_GetTick>
 8001a98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001aa4:	d005      	beq.n	8001ab2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001aa6:	4b0a      	ldr	r3, [pc, #40]	@ (8001ad0 <HAL_Delay+0x44>)
 8001aa8:	781b      	ldrb	r3, [r3, #0]
 8001aaa:	461a      	mov	r2, r3
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	4413      	add	r3, r2
 8001ab0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001ab2:	bf00      	nop
 8001ab4:	f7ff ffde 	bl	8001a74 <HAL_GetTick>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	68bb      	ldr	r3, [r7, #8]
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	68fa      	ldr	r2, [r7, #12]
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	d8f7      	bhi.n	8001ab4 <HAL_Delay+0x28>
  {
  }
}
 8001ac4:	bf00      	nop
 8001ac6:	bf00      	nop
 8001ac8:	3710      	adds	r7, #16
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	20000008 	.word	0x20000008

08001ad4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b085      	sub	sp, #20
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	f003 0307 	and.w	r3, r3, #7
 8001ae2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ae4:	4b0c      	ldr	r3, [pc, #48]	@ (8001b18 <__NVIC_SetPriorityGrouping+0x44>)
 8001ae6:	68db      	ldr	r3, [r3, #12]
 8001ae8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001aea:	68ba      	ldr	r2, [r7, #8]
 8001aec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001af0:	4013      	ands	r3, r2
 8001af2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001afc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b06:	4a04      	ldr	r2, [pc, #16]	@ (8001b18 <__NVIC_SetPriorityGrouping+0x44>)
 8001b08:	68bb      	ldr	r3, [r7, #8]
 8001b0a:	60d3      	str	r3, [r2, #12]
}
 8001b0c:	bf00      	nop
 8001b0e:	3714      	adds	r7, #20
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr
 8001b18:	e000ed00 	.word	0xe000ed00

08001b1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b20:	4b04      	ldr	r3, [pc, #16]	@ (8001b34 <__NVIC_GetPriorityGrouping+0x18>)
 8001b22:	68db      	ldr	r3, [r3, #12]
 8001b24:	0a1b      	lsrs	r3, r3, #8
 8001b26:	f003 0307 	and.w	r3, r3, #7
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr
 8001b34:	e000ed00 	.word	0xe000ed00

08001b38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	4603      	mov	r3, r0
 8001b40:	6039      	str	r1, [r7, #0]
 8001b42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	db0a      	blt.n	8001b62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	b2da      	uxtb	r2, r3
 8001b50:	490c      	ldr	r1, [pc, #48]	@ (8001b84 <__NVIC_SetPriority+0x4c>)
 8001b52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b56:	0112      	lsls	r2, r2, #4
 8001b58:	b2d2      	uxtb	r2, r2
 8001b5a:	440b      	add	r3, r1
 8001b5c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b60:	e00a      	b.n	8001b78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	b2da      	uxtb	r2, r3
 8001b66:	4908      	ldr	r1, [pc, #32]	@ (8001b88 <__NVIC_SetPriority+0x50>)
 8001b68:	79fb      	ldrb	r3, [r7, #7]
 8001b6a:	f003 030f 	and.w	r3, r3, #15
 8001b6e:	3b04      	subs	r3, #4
 8001b70:	0112      	lsls	r2, r2, #4
 8001b72:	b2d2      	uxtb	r2, r2
 8001b74:	440b      	add	r3, r1
 8001b76:	761a      	strb	r2, [r3, #24]
}
 8001b78:	bf00      	nop
 8001b7a:	370c      	adds	r7, #12
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b82:	4770      	bx	lr
 8001b84:	e000e100 	.word	0xe000e100
 8001b88:	e000ed00 	.word	0xe000ed00

08001b8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b089      	sub	sp, #36	@ 0x24
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	60f8      	str	r0, [r7, #12]
 8001b94:	60b9      	str	r1, [r7, #8]
 8001b96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	f003 0307 	and.w	r3, r3, #7
 8001b9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ba0:	69fb      	ldr	r3, [r7, #28]
 8001ba2:	f1c3 0307 	rsb	r3, r3, #7
 8001ba6:	2b04      	cmp	r3, #4
 8001ba8:	bf28      	it	cs
 8001baa:	2304      	movcs	r3, #4
 8001bac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bae:	69fb      	ldr	r3, [r7, #28]
 8001bb0:	3304      	adds	r3, #4
 8001bb2:	2b06      	cmp	r3, #6
 8001bb4:	d902      	bls.n	8001bbc <NVIC_EncodePriority+0x30>
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	3b03      	subs	r3, #3
 8001bba:	e000      	b.n	8001bbe <NVIC_EncodePriority+0x32>
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bc0:	f04f 32ff 	mov.w	r2, #4294967295
 8001bc4:	69bb      	ldr	r3, [r7, #24]
 8001bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bca:	43da      	mvns	r2, r3
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	401a      	ands	r2, r3
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bd4:	f04f 31ff 	mov.w	r1, #4294967295
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	fa01 f303 	lsl.w	r3, r1, r3
 8001bde:	43d9      	mvns	r1, r3
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001be4:	4313      	orrs	r3, r2
         );
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	3724      	adds	r7, #36	@ 0x24
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr
	...

08001bf4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	3b01      	subs	r3, #1
 8001c00:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c04:	d301      	bcc.n	8001c0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c06:	2301      	movs	r3, #1
 8001c08:	e00f      	b.n	8001c2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c0a:	4a0a      	ldr	r2, [pc, #40]	@ (8001c34 <SysTick_Config+0x40>)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	3b01      	subs	r3, #1
 8001c10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c12:	210f      	movs	r1, #15
 8001c14:	f04f 30ff 	mov.w	r0, #4294967295
 8001c18:	f7ff ff8e 	bl	8001b38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c1c:	4b05      	ldr	r3, [pc, #20]	@ (8001c34 <SysTick_Config+0x40>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c22:	4b04      	ldr	r3, [pc, #16]	@ (8001c34 <SysTick_Config+0x40>)
 8001c24:	2207      	movs	r2, #7
 8001c26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c28:	2300      	movs	r3, #0
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	3708      	adds	r7, #8
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	e000e010 	.word	0xe000e010

08001c38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c40:	6878      	ldr	r0, [r7, #4]
 8001c42:	f7ff ff47 	bl	8001ad4 <__NVIC_SetPriorityGrouping>
}
 8001c46:	bf00      	nop
 8001c48:	3708      	adds	r7, #8
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}

08001c4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c4e:	b580      	push	{r7, lr}
 8001c50:	b086      	sub	sp, #24
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	4603      	mov	r3, r0
 8001c56:	60b9      	str	r1, [r7, #8]
 8001c58:	607a      	str	r2, [r7, #4]
 8001c5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c60:	f7ff ff5c 	bl	8001b1c <__NVIC_GetPriorityGrouping>
 8001c64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c66:	687a      	ldr	r2, [r7, #4]
 8001c68:	68b9      	ldr	r1, [r7, #8]
 8001c6a:	6978      	ldr	r0, [r7, #20]
 8001c6c:	f7ff ff8e 	bl	8001b8c <NVIC_EncodePriority>
 8001c70:	4602      	mov	r2, r0
 8001c72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c76:	4611      	mov	r1, r2
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7ff ff5d 	bl	8001b38 <__NVIC_SetPriority>
}
 8001c7e:	bf00      	nop
 8001c80:	3718      	adds	r7, #24
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}

08001c86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c86:	b580      	push	{r7, lr}
 8001c88:	b082      	sub	sp, #8
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	f7ff ffb0 	bl	8001bf4 <SysTick_Config>
 8001c94:	4603      	mov	r3, r0
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	3708      	adds	r7, #8
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
	...

08001ca0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b089      	sub	sp, #36	@ 0x24
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
 8001ca8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001caa:	2300      	movs	r3, #0
 8001cac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	61fb      	str	r3, [r7, #28]
 8001cba:	e159      	b.n	8001f70 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	69fb      	ldr	r3, [r7, #28]
 8001cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	697a      	ldr	r2, [r7, #20]
 8001ccc:	4013      	ands	r3, r2
 8001cce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001cd0:	693a      	ldr	r2, [r7, #16]
 8001cd2:	697b      	ldr	r3, [r7, #20]
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	f040 8148 	bne.w	8001f6a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	f003 0303 	and.w	r3, r3, #3
 8001ce2:	2b01      	cmp	r3, #1
 8001ce4:	d005      	beq.n	8001cf2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001cee:	2b02      	cmp	r3, #2
 8001cf0:	d130      	bne.n	8001d54 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	689b      	ldr	r3, [r3, #8]
 8001cf6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001cf8:	69fb      	ldr	r3, [r7, #28]
 8001cfa:	005b      	lsls	r3, r3, #1
 8001cfc:	2203      	movs	r2, #3
 8001cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001d02:	43db      	mvns	r3, r3
 8001d04:	69ba      	ldr	r2, [r7, #24]
 8001d06:	4013      	ands	r3, r2
 8001d08:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	68da      	ldr	r2, [r3, #12]
 8001d0e:	69fb      	ldr	r3, [r7, #28]
 8001d10:	005b      	lsls	r3, r3, #1
 8001d12:	fa02 f303 	lsl.w	r3, r2, r3
 8001d16:	69ba      	ldr	r2, [r7, #24]
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	69ba      	ldr	r2, [r7, #24]
 8001d20:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d28:	2201      	movs	r2, #1
 8001d2a:	69fb      	ldr	r3, [r7, #28]
 8001d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d30:	43db      	mvns	r3, r3
 8001d32:	69ba      	ldr	r2, [r7, #24]
 8001d34:	4013      	ands	r3, r2
 8001d36:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	091b      	lsrs	r3, r3, #4
 8001d3e:	f003 0201 	and.w	r2, r3, #1
 8001d42:	69fb      	ldr	r3, [r7, #28]
 8001d44:	fa02 f303 	lsl.w	r3, r2, r3
 8001d48:	69ba      	ldr	r2, [r7, #24]
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	69ba      	ldr	r2, [r7, #24]
 8001d52:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	f003 0303 	and.w	r3, r3, #3
 8001d5c:	2b03      	cmp	r3, #3
 8001d5e:	d017      	beq.n	8001d90 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	68db      	ldr	r3, [r3, #12]
 8001d64:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d66:	69fb      	ldr	r3, [r7, #28]
 8001d68:	005b      	lsls	r3, r3, #1
 8001d6a:	2203      	movs	r2, #3
 8001d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d70:	43db      	mvns	r3, r3
 8001d72:	69ba      	ldr	r2, [r7, #24]
 8001d74:	4013      	ands	r3, r2
 8001d76:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	689a      	ldr	r2, [r3, #8]
 8001d7c:	69fb      	ldr	r3, [r7, #28]
 8001d7e:	005b      	lsls	r3, r3, #1
 8001d80:	fa02 f303 	lsl.w	r3, r2, r3
 8001d84:	69ba      	ldr	r2, [r7, #24]
 8001d86:	4313      	orrs	r3, r2
 8001d88:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	69ba      	ldr	r2, [r7, #24]
 8001d8e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f003 0303 	and.w	r3, r3, #3
 8001d98:	2b02      	cmp	r3, #2
 8001d9a:	d123      	bne.n	8001de4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d9c:	69fb      	ldr	r3, [r7, #28]
 8001d9e:	08da      	lsrs	r2, r3, #3
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	3208      	adds	r2, #8
 8001da4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001da8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	f003 0307 	and.w	r3, r3, #7
 8001db0:	009b      	lsls	r3, r3, #2
 8001db2:	220f      	movs	r2, #15
 8001db4:	fa02 f303 	lsl.w	r3, r2, r3
 8001db8:	43db      	mvns	r3, r3
 8001dba:	69ba      	ldr	r2, [r7, #24]
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	691a      	ldr	r2, [r3, #16]
 8001dc4:	69fb      	ldr	r3, [r7, #28]
 8001dc6:	f003 0307 	and.w	r3, r3, #7
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd0:	69ba      	ldr	r2, [r7, #24]
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001dd6:	69fb      	ldr	r3, [r7, #28]
 8001dd8:	08da      	lsrs	r2, r3, #3
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	3208      	adds	r2, #8
 8001dde:	69b9      	ldr	r1, [r7, #24]
 8001de0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001dea:	69fb      	ldr	r3, [r7, #28]
 8001dec:	005b      	lsls	r3, r3, #1
 8001dee:	2203      	movs	r2, #3
 8001df0:	fa02 f303 	lsl.w	r3, r2, r3
 8001df4:	43db      	mvns	r3, r3
 8001df6:	69ba      	ldr	r2, [r7, #24]
 8001df8:	4013      	ands	r3, r2
 8001dfa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	f003 0203 	and.w	r2, r3, #3
 8001e04:	69fb      	ldr	r3, [r7, #28]
 8001e06:	005b      	lsls	r3, r3, #1
 8001e08:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0c:	69ba      	ldr	r2, [r7, #24]
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	69ba      	ldr	r2, [r7, #24]
 8001e16:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	f000 80a2 	beq.w	8001f6a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e26:	2300      	movs	r3, #0
 8001e28:	60fb      	str	r3, [r7, #12]
 8001e2a:	4b57      	ldr	r3, [pc, #348]	@ (8001f88 <HAL_GPIO_Init+0x2e8>)
 8001e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e2e:	4a56      	ldr	r2, [pc, #344]	@ (8001f88 <HAL_GPIO_Init+0x2e8>)
 8001e30:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e34:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e36:	4b54      	ldr	r3, [pc, #336]	@ (8001f88 <HAL_GPIO_Init+0x2e8>)
 8001e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e3e:	60fb      	str	r3, [r7, #12]
 8001e40:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e42:	4a52      	ldr	r2, [pc, #328]	@ (8001f8c <HAL_GPIO_Init+0x2ec>)
 8001e44:	69fb      	ldr	r3, [r7, #28]
 8001e46:	089b      	lsrs	r3, r3, #2
 8001e48:	3302      	adds	r3, #2
 8001e4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e50:	69fb      	ldr	r3, [r7, #28]
 8001e52:	f003 0303 	and.w	r3, r3, #3
 8001e56:	009b      	lsls	r3, r3, #2
 8001e58:	220f      	movs	r2, #15
 8001e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5e:	43db      	mvns	r3, r3
 8001e60:	69ba      	ldr	r2, [r7, #24]
 8001e62:	4013      	ands	r3, r2
 8001e64:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	4a49      	ldr	r2, [pc, #292]	@ (8001f90 <HAL_GPIO_Init+0x2f0>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d019      	beq.n	8001ea2 <HAL_GPIO_Init+0x202>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	4a48      	ldr	r2, [pc, #288]	@ (8001f94 <HAL_GPIO_Init+0x2f4>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d013      	beq.n	8001e9e <HAL_GPIO_Init+0x1fe>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	4a47      	ldr	r2, [pc, #284]	@ (8001f98 <HAL_GPIO_Init+0x2f8>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d00d      	beq.n	8001e9a <HAL_GPIO_Init+0x1fa>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	4a46      	ldr	r2, [pc, #280]	@ (8001f9c <HAL_GPIO_Init+0x2fc>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d007      	beq.n	8001e96 <HAL_GPIO_Init+0x1f6>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	4a45      	ldr	r2, [pc, #276]	@ (8001fa0 <HAL_GPIO_Init+0x300>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d101      	bne.n	8001e92 <HAL_GPIO_Init+0x1f2>
 8001e8e:	2304      	movs	r3, #4
 8001e90:	e008      	b.n	8001ea4 <HAL_GPIO_Init+0x204>
 8001e92:	2307      	movs	r3, #7
 8001e94:	e006      	b.n	8001ea4 <HAL_GPIO_Init+0x204>
 8001e96:	2303      	movs	r3, #3
 8001e98:	e004      	b.n	8001ea4 <HAL_GPIO_Init+0x204>
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	e002      	b.n	8001ea4 <HAL_GPIO_Init+0x204>
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	e000      	b.n	8001ea4 <HAL_GPIO_Init+0x204>
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	69fa      	ldr	r2, [r7, #28]
 8001ea6:	f002 0203 	and.w	r2, r2, #3
 8001eaa:	0092      	lsls	r2, r2, #2
 8001eac:	4093      	lsls	r3, r2
 8001eae:	69ba      	ldr	r2, [r7, #24]
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001eb4:	4935      	ldr	r1, [pc, #212]	@ (8001f8c <HAL_GPIO_Init+0x2ec>)
 8001eb6:	69fb      	ldr	r3, [r7, #28]
 8001eb8:	089b      	lsrs	r3, r3, #2
 8001eba:	3302      	adds	r3, #2
 8001ebc:	69ba      	ldr	r2, [r7, #24]
 8001ebe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ec2:	4b38      	ldr	r3, [pc, #224]	@ (8001fa4 <HAL_GPIO_Init+0x304>)
 8001ec4:	689b      	ldr	r3, [r3, #8]
 8001ec6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	43db      	mvns	r3, r3
 8001ecc:	69ba      	ldr	r2, [r7, #24]
 8001ece:	4013      	ands	r3, r2
 8001ed0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d003      	beq.n	8001ee6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001ede:	69ba      	ldr	r2, [r7, #24]
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ee6:	4a2f      	ldr	r2, [pc, #188]	@ (8001fa4 <HAL_GPIO_Init+0x304>)
 8001ee8:	69bb      	ldr	r3, [r7, #24]
 8001eea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001eec:	4b2d      	ldr	r3, [pc, #180]	@ (8001fa4 <HAL_GPIO_Init+0x304>)
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	43db      	mvns	r3, r3
 8001ef6:	69ba      	ldr	r2, [r7, #24]
 8001ef8:	4013      	ands	r3, r2
 8001efa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d003      	beq.n	8001f10 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001f08:	69ba      	ldr	r2, [r7, #24]
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f10:	4a24      	ldr	r2, [pc, #144]	@ (8001fa4 <HAL_GPIO_Init+0x304>)
 8001f12:	69bb      	ldr	r3, [r7, #24]
 8001f14:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f16:	4b23      	ldr	r3, [pc, #140]	@ (8001fa4 <HAL_GPIO_Init+0x304>)
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	43db      	mvns	r3, r3
 8001f20:	69ba      	ldr	r2, [r7, #24]
 8001f22:	4013      	ands	r3, r2
 8001f24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d003      	beq.n	8001f3a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001f32:	69ba      	ldr	r2, [r7, #24]
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	4313      	orrs	r3, r2
 8001f38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f3a:	4a1a      	ldr	r2, [pc, #104]	@ (8001fa4 <HAL_GPIO_Init+0x304>)
 8001f3c:	69bb      	ldr	r3, [r7, #24]
 8001f3e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f40:	4b18      	ldr	r3, [pc, #96]	@ (8001fa4 <HAL_GPIO_Init+0x304>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	43db      	mvns	r3, r3
 8001f4a:	69ba      	ldr	r2, [r7, #24]
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d003      	beq.n	8001f64 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001f5c:	69ba      	ldr	r2, [r7, #24]
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	4313      	orrs	r3, r2
 8001f62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f64:	4a0f      	ldr	r2, [pc, #60]	@ (8001fa4 <HAL_GPIO_Init+0x304>)
 8001f66:	69bb      	ldr	r3, [r7, #24]
 8001f68:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f6a:	69fb      	ldr	r3, [r7, #28]
 8001f6c:	3301      	adds	r3, #1
 8001f6e:	61fb      	str	r3, [r7, #28]
 8001f70:	69fb      	ldr	r3, [r7, #28]
 8001f72:	2b0f      	cmp	r3, #15
 8001f74:	f67f aea2 	bls.w	8001cbc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001f78:	bf00      	nop
 8001f7a:	bf00      	nop
 8001f7c:	3724      	adds	r7, #36	@ 0x24
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	40023800 	.word	0x40023800
 8001f8c:	40013800 	.word	0x40013800
 8001f90:	40020000 	.word	0x40020000
 8001f94:	40020400 	.word	0x40020400
 8001f98:	40020800 	.word	0x40020800
 8001f9c:	40020c00 	.word	0x40020c00
 8001fa0:	40021000 	.word	0x40021000
 8001fa4:	40013c00 	.word	0x40013c00

08001fa8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b083      	sub	sp, #12
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
 8001fb0:	460b      	mov	r3, r1
 8001fb2:	807b      	strh	r3, [r7, #2]
 8001fb4:	4613      	mov	r3, r2
 8001fb6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001fb8:	787b      	ldrb	r3, [r7, #1]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d003      	beq.n	8001fc6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001fbe:	887a      	ldrh	r2, [r7, #2]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001fc4:	e003      	b.n	8001fce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001fc6:	887b      	ldrh	r3, [r7, #2]
 8001fc8:	041a      	lsls	r2, r3, #16
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	619a      	str	r2, [r3, #24]
}
 8001fce:	bf00      	nop
 8001fd0:	370c      	adds	r7, #12
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr
	...

08001fdc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b086      	sub	sp, #24
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d101      	bne.n	8001fee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	e267      	b.n	80024be <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f003 0301 	and.w	r3, r3, #1
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d075      	beq.n	80020e6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001ffa:	4b88      	ldr	r3, [pc, #544]	@ (800221c <HAL_RCC_OscConfig+0x240>)
 8001ffc:	689b      	ldr	r3, [r3, #8]
 8001ffe:	f003 030c 	and.w	r3, r3, #12
 8002002:	2b04      	cmp	r3, #4
 8002004:	d00c      	beq.n	8002020 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002006:	4b85      	ldr	r3, [pc, #532]	@ (800221c <HAL_RCC_OscConfig+0x240>)
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800200e:	2b08      	cmp	r3, #8
 8002010:	d112      	bne.n	8002038 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002012:	4b82      	ldr	r3, [pc, #520]	@ (800221c <HAL_RCC_OscConfig+0x240>)
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800201a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800201e:	d10b      	bne.n	8002038 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002020:	4b7e      	ldr	r3, [pc, #504]	@ (800221c <HAL_RCC_OscConfig+0x240>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002028:	2b00      	cmp	r3, #0
 800202a:	d05b      	beq.n	80020e4 <HAL_RCC_OscConfig+0x108>
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d157      	bne.n	80020e4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002034:	2301      	movs	r3, #1
 8002036:	e242      	b.n	80024be <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002040:	d106      	bne.n	8002050 <HAL_RCC_OscConfig+0x74>
 8002042:	4b76      	ldr	r3, [pc, #472]	@ (800221c <HAL_RCC_OscConfig+0x240>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a75      	ldr	r2, [pc, #468]	@ (800221c <HAL_RCC_OscConfig+0x240>)
 8002048:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800204c:	6013      	str	r3, [r2, #0]
 800204e:	e01d      	b.n	800208c <HAL_RCC_OscConfig+0xb0>
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002058:	d10c      	bne.n	8002074 <HAL_RCC_OscConfig+0x98>
 800205a:	4b70      	ldr	r3, [pc, #448]	@ (800221c <HAL_RCC_OscConfig+0x240>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a6f      	ldr	r2, [pc, #444]	@ (800221c <HAL_RCC_OscConfig+0x240>)
 8002060:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002064:	6013      	str	r3, [r2, #0]
 8002066:	4b6d      	ldr	r3, [pc, #436]	@ (800221c <HAL_RCC_OscConfig+0x240>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4a6c      	ldr	r2, [pc, #432]	@ (800221c <HAL_RCC_OscConfig+0x240>)
 800206c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002070:	6013      	str	r3, [r2, #0]
 8002072:	e00b      	b.n	800208c <HAL_RCC_OscConfig+0xb0>
 8002074:	4b69      	ldr	r3, [pc, #420]	@ (800221c <HAL_RCC_OscConfig+0x240>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a68      	ldr	r2, [pc, #416]	@ (800221c <HAL_RCC_OscConfig+0x240>)
 800207a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800207e:	6013      	str	r3, [r2, #0]
 8002080:	4b66      	ldr	r3, [pc, #408]	@ (800221c <HAL_RCC_OscConfig+0x240>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a65      	ldr	r2, [pc, #404]	@ (800221c <HAL_RCC_OscConfig+0x240>)
 8002086:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800208a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d013      	beq.n	80020bc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002094:	f7ff fcee 	bl	8001a74 <HAL_GetTick>
 8002098:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800209a:	e008      	b.n	80020ae <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800209c:	f7ff fcea 	bl	8001a74 <HAL_GetTick>
 80020a0:	4602      	mov	r2, r0
 80020a2:	693b      	ldr	r3, [r7, #16]
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	2b64      	cmp	r3, #100	@ 0x64
 80020a8:	d901      	bls.n	80020ae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80020aa:	2303      	movs	r3, #3
 80020ac:	e207      	b.n	80024be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020ae:	4b5b      	ldr	r3, [pc, #364]	@ (800221c <HAL_RCC_OscConfig+0x240>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d0f0      	beq.n	800209c <HAL_RCC_OscConfig+0xc0>
 80020ba:	e014      	b.n	80020e6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020bc:	f7ff fcda 	bl	8001a74 <HAL_GetTick>
 80020c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020c2:	e008      	b.n	80020d6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020c4:	f7ff fcd6 	bl	8001a74 <HAL_GetTick>
 80020c8:	4602      	mov	r2, r0
 80020ca:	693b      	ldr	r3, [r7, #16]
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	2b64      	cmp	r3, #100	@ 0x64
 80020d0:	d901      	bls.n	80020d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80020d2:	2303      	movs	r3, #3
 80020d4:	e1f3      	b.n	80024be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020d6:	4b51      	ldr	r3, [pc, #324]	@ (800221c <HAL_RCC_OscConfig+0x240>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d1f0      	bne.n	80020c4 <HAL_RCC_OscConfig+0xe8>
 80020e2:	e000      	b.n	80020e6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f003 0302 	and.w	r3, r3, #2
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d063      	beq.n	80021ba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80020f2:	4b4a      	ldr	r3, [pc, #296]	@ (800221c <HAL_RCC_OscConfig+0x240>)
 80020f4:	689b      	ldr	r3, [r3, #8]
 80020f6:	f003 030c 	and.w	r3, r3, #12
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d00b      	beq.n	8002116 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020fe:	4b47      	ldr	r3, [pc, #284]	@ (800221c <HAL_RCC_OscConfig+0x240>)
 8002100:	689b      	ldr	r3, [r3, #8]
 8002102:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002106:	2b08      	cmp	r3, #8
 8002108:	d11c      	bne.n	8002144 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800210a:	4b44      	ldr	r3, [pc, #272]	@ (800221c <HAL_RCC_OscConfig+0x240>)
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002112:	2b00      	cmp	r3, #0
 8002114:	d116      	bne.n	8002144 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002116:	4b41      	ldr	r3, [pc, #260]	@ (800221c <HAL_RCC_OscConfig+0x240>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f003 0302 	and.w	r3, r3, #2
 800211e:	2b00      	cmp	r3, #0
 8002120:	d005      	beq.n	800212e <HAL_RCC_OscConfig+0x152>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	68db      	ldr	r3, [r3, #12]
 8002126:	2b01      	cmp	r3, #1
 8002128:	d001      	beq.n	800212e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	e1c7      	b.n	80024be <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800212e:	4b3b      	ldr	r3, [pc, #236]	@ (800221c <HAL_RCC_OscConfig+0x240>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	691b      	ldr	r3, [r3, #16]
 800213a:	00db      	lsls	r3, r3, #3
 800213c:	4937      	ldr	r1, [pc, #220]	@ (800221c <HAL_RCC_OscConfig+0x240>)
 800213e:	4313      	orrs	r3, r2
 8002140:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002142:	e03a      	b.n	80021ba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	68db      	ldr	r3, [r3, #12]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d020      	beq.n	800218e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800214c:	4b34      	ldr	r3, [pc, #208]	@ (8002220 <HAL_RCC_OscConfig+0x244>)
 800214e:	2201      	movs	r2, #1
 8002150:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002152:	f7ff fc8f 	bl	8001a74 <HAL_GetTick>
 8002156:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002158:	e008      	b.n	800216c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800215a:	f7ff fc8b 	bl	8001a74 <HAL_GetTick>
 800215e:	4602      	mov	r2, r0
 8002160:	693b      	ldr	r3, [r7, #16]
 8002162:	1ad3      	subs	r3, r2, r3
 8002164:	2b02      	cmp	r3, #2
 8002166:	d901      	bls.n	800216c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002168:	2303      	movs	r3, #3
 800216a:	e1a8      	b.n	80024be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800216c:	4b2b      	ldr	r3, [pc, #172]	@ (800221c <HAL_RCC_OscConfig+0x240>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f003 0302 	and.w	r3, r3, #2
 8002174:	2b00      	cmp	r3, #0
 8002176:	d0f0      	beq.n	800215a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002178:	4b28      	ldr	r3, [pc, #160]	@ (800221c <HAL_RCC_OscConfig+0x240>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	691b      	ldr	r3, [r3, #16]
 8002184:	00db      	lsls	r3, r3, #3
 8002186:	4925      	ldr	r1, [pc, #148]	@ (800221c <HAL_RCC_OscConfig+0x240>)
 8002188:	4313      	orrs	r3, r2
 800218a:	600b      	str	r3, [r1, #0]
 800218c:	e015      	b.n	80021ba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800218e:	4b24      	ldr	r3, [pc, #144]	@ (8002220 <HAL_RCC_OscConfig+0x244>)
 8002190:	2200      	movs	r2, #0
 8002192:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002194:	f7ff fc6e 	bl	8001a74 <HAL_GetTick>
 8002198:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800219a:	e008      	b.n	80021ae <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800219c:	f7ff fc6a 	bl	8001a74 <HAL_GetTick>
 80021a0:	4602      	mov	r2, r0
 80021a2:	693b      	ldr	r3, [r7, #16]
 80021a4:	1ad3      	subs	r3, r2, r3
 80021a6:	2b02      	cmp	r3, #2
 80021a8:	d901      	bls.n	80021ae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80021aa:	2303      	movs	r3, #3
 80021ac:	e187      	b.n	80024be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021ae:	4b1b      	ldr	r3, [pc, #108]	@ (800221c <HAL_RCC_OscConfig+0x240>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f003 0302 	and.w	r3, r3, #2
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d1f0      	bne.n	800219c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f003 0308 	and.w	r3, r3, #8
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d036      	beq.n	8002234 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	695b      	ldr	r3, [r3, #20]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d016      	beq.n	80021fc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021ce:	4b15      	ldr	r3, [pc, #84]	@ (8002224 <HAL_RCC_OscConfig+0x248>)
 80021d0:	2201      	movs	r2, #1
 80021d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021d4:	f7ff fc4e 	bl	8001a74 <HAL_GetTick>
 80021d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021da:	e008      	b.n	80021ee <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021dc:	f7ff fc4a 	bl	8001a74 <HAL_GetTick>
 80021e0:	4602      	mov	r2, r0
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	1ad3      	subs	r3, r2, r3
 80021e6:	2b02      	cmp	r3, #2
 80021e8:	d901      	bls.n	80021ee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80021ea:	2303      	movs	r3, #3
 80021ec:	e167      	b.n	80024be <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021ee:	4b0b      	ldr	r3, [pc, #44]	@ (800221c <HAL_RCC_OscConfig+0x240>)
 80021f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021f2:	f003 0302 	and.w	r3, r3, #2
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d0f0      	beq.n	80021dc <HAL_RCC_OscConfig+0x200>
 80021fa:	e01b      	b.n	8002234 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021fc:	4b09      	ldr	r3, [pc, #36]	@ (8002224 <HAL_RCC_OscConfig+0x248>)
 80021fe:	2200      	movs	r2, #0
 8002200:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002202:	f7ff fc37 	bl	8001a74 <HAL_GetTick>
 8002206:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002208:	e00e      	b.n	8002228 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800220a:	f7ff fc33 	bl	8001a74 <HAL_GetTick>
 800220e:	4602      	mov	r2, r0
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	1ad3      	subs	r3, r2, r3
 8002214:	2b02      	cmp	r3, #2
 8002216:	d907      	bls.n	8002228 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002218:	2303      	movs	r3, #3
 800221a:	e150      	b.n	80024be <HAL_RCC_OscConfig+0x4e2>
 800221c:	40023800 	.word	0x40023800
 8002220:	42470000 	.word	0x42470000
 8002224:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002228:	4b88      	ldr	r3, [pc, #544]	@ (800244c <HAL_RCC_OscConfig+0x470>)
 800222a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800222c:	f003 0302 	and.w	r3, r3, #2
 8002230:	2b00      	cmp	r3, #0
 8002232:	d1ea      	bne.n	800220a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f003 0304 	and.w	r3, r3, #4
 800223c:	2b00      	cmp	r3, #0
 800223e:	f000 8097 	beq.w	8002370 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002242:	2300      	movs	r3, #0
 8002244:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002246:	4b81      	ldr	r3, [pc, #516]	@ (800244c <HAL_RCC_OscConfig+0x470>)
 8002248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800224a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800224e:	2b00      	cmp	r3, #0
 8002250:	d10f      	bne.n	8002272 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002252:	2300      	movs	r3, #0
 8002254:	60bb      	str	r3, [r7, #8]
 8002256:	4b7d      	ldr	r3, [pc, #500]	@ (800244c <HAL_RCC_OscConfig+0x470>)
 8002258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800225a:	4a7c      	ldr	r2, [pc, #496]	@ (800244c <HAL_RCC_OscConfig+0x470>)
 800225c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002260:	6413      	str	r3, [r2, #64]	@ 0x40
 8002262:	4b7a      	ldr	r3, [pc, #488]	@ (800244c <HAL_RCC_OscConfig+0x470>)
 8002264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002266:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800226a:	60bb      	str	r3, [r7, #8]
 800226c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800226e:	2301      	movs	r3, #1
 8002270:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002272:	4b77      	ldr	r3, [pc, #476]	@ (8002450 <HAL_RCC_OscConfig+0x474>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800227a:	2b00      	cmp	r3, #0
 800227c:	d118      	bne.n	80022b0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800227e:	4b74      	ldr	r3, [pc, #464]	@ (8002450 <HAL_RCC_OscConfig+0x474>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a73      	ldr	r2, [pc, #460]	@ (8002450 <HAL_RCC_OscConfig+0x474>)
 8002284:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002288:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800228a:	f7ff fbf3 	bl	8001a74 <HAL_GetTick>
 800228e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002290:	e008      	b.n	80022a4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002292:	f7ff fbef 	bl	8001a74 <HAL_GetTick>
 8002296:	4602      	mov	r2, r0
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	1ad3      	subs	r3, r2, r3
 800229c:	2b02      	cmp	r3, #2
 800229e:	d901      	bls.n	80022a4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80022a0:	2303      	movs	r3, #3
 80022a2:	e10c      	b.n	80024be <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022a4:	4b6a      	ldr	r3, [pc, #424]	@ (8002450 <HAL_RCC_OscConfig+0x474>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d0f0      	beq.n	8002292 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	2b01      	cmp	r3, #1
 80022b6:	d106      	bne.n	80022c6 <HAL_RCC_OscConfig+0x2ea>
 80022b8:	4b64      	ldr	r3, [pc, #400]	@ (800244c <HAL_RCC_OscConfig+0x470>)
 80022ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022bc:	4a63      	ldr	r2, [pc, #396]	@ (800244c <HAL_RCC_OscConfig+0x470>)
 80022be:	f043 0301 	orr.w	r3, r3, #1
 80022c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80022c4:	e01c      	b.n	8002300 <HAL_RCC_OscConfig+0x324>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	2b05      	cmp	r3, #5
 80022cc:	d10c      	bne.n	80022e8 <HAL_RCC_OscConfig+0x30c>
 80022ce:	4b5f      	ldr	r3, [pc, #380]	@ (800244c <HAL_RCC_OscConfig+0x470>)
 80022d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022d2:	4a5e      	ldr	r2, [pc, #376]	@ (800244c <HAL_RCC_OscConfig+0x470>)
 80022d4:	f043 0304 	orr.w	r3, r3, #4
 80022d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80022da:	4b5c      	ldr	r3, [pc, #368]	@ (800244c <HAL_RCC_OscConfig+0x470>)
 80022dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022de:	4a5b      	ldr	r2, [pc, #364]	@ (800244c <HAL_RCC_OscConfig+0x470>)
 80022e0:	f043 0301 	orr.w	r3, r3, #1
 80022e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80022e6:	e00b      	b.n	8002300 <HAL_RCC_OscConfig+0x324>
 80022e8:	4b58      	ldr	r3, [pc, #352]	@ (800244c <HAL_RCC_OscConfig+0x470>)
 80022ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022ec:	4a57      	ldr	r2, [pc, #348]	@ (800244c <HAL_RCC_OscConfig+0x470>)
 80022ee:	f023 0301 	bic.w	r3, r3, #1
 80022f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80022f4:	4b55      	ldr	r3, [pc, #340]	@ (800244c <HAL_RCC_OscConfig+0x470>)
 80022f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022f8:	4a54      	ldr	r2, [pc, #336]	@ (800244c <HAL_RCC_OscConfig+0x470>)
 80022fa:	f023 0304 	bic.w	r3, r3, #4
 80022fe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d015      	beq.n	8002334 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002308:	f7ff fbb4 	bl	8001a74 <HAL_GetTick>
 800230c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800230e:	e00a      	b.n	8002326 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002310:	f7ff fbb0 	bl	8001a74 <HAL_GetTick>
 8002314:	4602      	mov	r2, r0
 8002316:	693b      	ldr	r3, [r7, #16]
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800231e:	4293      	cmp	r3, r2
 8002320:	d901      	bls.n	8002326 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002322:	2303      	movs	r3, #3
 8002324:	e0cb      	b.n	80024be <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002326:	4b49      	ldr	r3, [pc, #292]	@ (800244c <HAL_RCC_OscConfig+0x470>)
 8002328:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800232a:	f003 0302 	and.w	r3, r3, #2
 800232e:	2b00      	cmp	r3, #0
 8002330:	d0ee      	beq.n	8002310 <HAL_RCC_OscConfig+0x334>
 8002332:	e014      	b.n	800235e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002334:	f7ff fb9e 	bl	8001a74 <HAL_GetTick>
 8002338:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800233a:	e00a      	b.n	8002352 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800233c:	f7ff fb9a 	bl	8001a74 <HAL_GetTick>
 8002340:	4602      	mov	r2, r0
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	f241 3288 	movw	r2, #5000	@ 0x1388
 800234a:	4293      	cmp	r3, r2
 800234c:	d901      	bls.n	8002352 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800234e:	2303      	movs	r3, #3
 8002350:	e0b5      	b.n	80024be <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002352:	4b3e      	ldr	r3, [pc, #248]	@ (800244c <HAL_RCC_OscConfig+0x470>)
 8002354:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002356:	f003 0302 	and.w	r3, r3, #2
 800235a:	2b00      	cmp	r3, #0
 800235c:	d1ee      	bne.n	800233c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800235e:	7dfb      	ldrb	r3, [r7, #23]
 8002360:	2b01      	cmp	r3, #1
 8002362:	d105      	bne.n	8002370 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002364:	4b39      	ldr	r3, [pc, #228]	@ (800244c <HAL_RCC_OscConfig+0x470>)
 8002366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002368:	4a38      	ldr	r2, [pc, #224]	@ (800244c <HAL_RCC_OscConfig+0x470>)
 800236a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800236e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	699b      	ldr	r3, [r3, #24]
 8002374:	2b00      	cmp	r3, #0
 8002376:	f000 80a1 	beq.w	80024bc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800237a:	4b34      	ldr	r3, [pc, #208]	@ (800244c <HAL_RCC_OscConfig+0x470>)
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	f003 030c 	and.w	r3, r3, #12
 8002382:	2b08      	cmp	r3, #8
 8002384:	d05c      	beq.n	8002440 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	699b      	ldr	r3, [r3, #24]
 800238a:	2b02      	cmp	r3, #2
 800238c:	d141      	bne.n	8002412 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800238e:	4b31      	ldr	r3, [pc, #196]	@ (8002454 <HAL_RCC_OscConfig+0x478>)
 8002390:	2200      	movs	r2, #0
 8002392:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002394:	f7ff fb6e 	bl	8001a74 <HAL_GetTick>
 8002398:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800239a:	e008      	b.n	80023ae <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800239c:	f7ff fb6a 	bl	8001a74 <HAL_GetTick>
 80023a0:	4602      	mov	r2, r0
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	2b02      	cmp	r3, #2
 80023a8:	d901      	bls.n	80023ae <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80023aa:	2303      	movs	r3, #3
 80023ac:	e087      	b.n	80024be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023ae:	4b27      	ldr	r3, [pc, #156]	@ (800244c <HAL_RCC_OscConfig+0x470>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d1f0      	bne.n	800239c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	69da      	ldr	r2, [r3, #28]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6a1b      	ldr	r3, [r3, #32]
 80023c2:	431a      	orrs	r2, r3
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023c8:	019b      	lsls	r3, r3, #6
 80023ca:	431a      	orrs	r2, r3
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023d0:	085b      	lsrs	r3, r3, #1
 80023d2:	3b01      	subs	r3, #1
 80023d4:	041b      	lsls	r3, r3, #16
 80023d6:	431a      	orrs	r2, r3
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023dc:	061b      	lsls	r3, r3, #24
 80023de:	491b      	ldr	r1, [pc, #108]	@ (800244c <HAL_RCC_OscConfig+0x470>)
 80023e0:	4313      	orrs	r3, r2
 80023e2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023e4:	4b1b      	ldr	r3, [pc, #108]	@ (8002454 <HAL_RCC_OscConfig+0x478>)
 80023e6:	2201      	movs	r2, #1
 80023e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023ea:	f7ff fb43 	bl	8001a74 <HAL_GetTick>
 80023ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023f0:	e008      	b.n	8002404 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023f2:	f7ff fb3f 	bl	8001a74 <HAL_GetTick>
 80023f6:	4602      	mov	r2, r0
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	1ad3      	subs	r3, r2, r3
 80023fc:	2b02      	cmp	r3, #2
 80023fe:	d901      	bls.n	8002404 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002400:	2303      	movs	r3, #3
 8002402:	e05c      	b.n	80024be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002404:	4b11      	ldr	r3, [pc, #68]	@ (800244c <HAL_RCC_OscConfig+0x470>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800240c:	2b00      	cmp	r3, #0
 800240e:	d0f0      	beq.n	80023f2 <HAL_RCC_OscConfig+0x416>
 8002410:	e054      	b.n	80024bc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002412:	4b10      	ldr	r3, [pc, #64]	@ (8002454 <HAL_RCC_OscConfig+0x478>)
 8002414:	2200      	movs	r2, #0
 8002416:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002418:	f7ff fb2c 	bl	8001a74 <HAL_GetTick>
 800241c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800241e:	e008      	b.n	8002432 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002420:	f7ff fb28 	bl	8001a74 <HAL_GetTick>
 8002424:	4602      	mov	r2, r0
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	1ad3      	subs	r3, r2, r3
 800242a:	2b02      	cmp	r3, #2
 800242c:	d901      	bls.n	8002432 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800242e:	2303      	movs	r3, #3
 8002430:	e045      	b.n	80024be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002432:	4b06      	ldr	r3, [pc, #24]	@ (800244c <HAL_RCC_OscConfig+0x470>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800243a:	2b00      	cmp	r3, #0
 800243c:	d1f0      	bne.n	8002420 <HAL_RCC_OscConfig+0x444>
 800243e:	e03d      	b.n	80024bc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	699b      	ldr	r3, [r3, #24]
 8002444:	2b01      	cmp	r3, #1
 8002446:	d107      	bne.n	8002458 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002448:	2301      	movs	r3, #1
 800244a:	e038      	b.n	80024be <HAL_RCC_OscConfig+0x4e2>
 800244c:	40023800 	.word	0x40023800
 8002450:	40007000 	.word	0x40007000
 8002454:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002458:	4b1b      	ldr	r3, [pc, #108]	@ (80024c8 <HAL_RCC_OscConfig+0x4ec>)
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	699b      	ldr	r3, [r3, #24]
 8002462:	2b01      	cmp	r3, #1
 8002464:	d028      	beq.n	80024b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002470:	429a      	cmp	r2, r3
 8002472:	d121      	bne.n	80024b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800247e:	429a      	cmp	r2, r3
 8002480:	d11a      	bne.n	80024b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002482:	68fa      	ldr	r2, [r7, #12]
 8002484:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002488:	4013      	ands	r3, r2
 800248a:	687a      	ldr	r2, [r7, #4]
 800248c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800248e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002490:	4293      	cmp	r3, r2
 8002492:	d111      	bne.n	80024b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800249e:	085b      	lsrs	r3, r3, #1
 80024a0:	3b01      	subs	r3, #1
 80024a2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80024a4:	429a      	cmp	r2, r3
 80024a6:	d107      	bne.n	80024b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024b2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80024b4:	429a      	cmp	r2, r3
 80024b6:	d001      	beq.n	80024bc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80024b8:	2301      	movs	r3, #1
 80024ba:	e000      	b.n	80024be <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80024bc:	2300      	movs	r3, #0
}
 80024be:	4618      	mov	r0, r3
 80024c0:	3718      	adds	r7, #24
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	40023800 	.word	0x40023800

080024cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b084      	sub	sp, #16
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
 80024d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d101      	bne.n	80024e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024dc:	2301      	movs	r3, #1
 80024de:	e0cc      	b.n	800267a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80024e0:	4b68      	ldr	r3, [pc, #416]	@ (8002684 <HAL_RCC_ClockConfig+0x1b8>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f003 0307 	and.w	r3, r3, #7
 80024e8:	683a      	ldr	r2, [r7, #0]
 80024ea:	429a      	cmp	r2, r3
 80024ec:	d90c      	bls.n	8002508 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024ee:	4b65      	ldr	r3, [pc, #404]	@ (8002684 <HAL_RCC_ClockConfig+0x1b8>)
 80024f0:	683a      	ldr	r2, [r7, #0]
 80024f2:	b2d2      	uxtb	r2, r2
 80024f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024f6:	4b63      	ldr	r3, [pc, #396]	@ (8002684 <HAL_RCC_ClockConfig+0x1b8>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f003 0307 	and.w	r3, r3, #7
 80024fe:	683a      	ldr	r2, [r7, #0]
 8002500:	429a      	cmp	r2, r3
 8002502:	d001      	beq.n	8002508 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	e0b8      	b.n	800267a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 0302 	and.w	r3, r3, #2
 8002510:	2b00      	cmp	r3, #0
 8002512:	d020      	beq.n	8002556 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f003 0304 	and.w	r3, r3, #4
 800251c:	2b00      	cmp	r3, #0
 800251e:	d005      	beq.n	800252c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002520:	4b59      	ldr	r3, [pc, #356]	@ (8002688 <HAL_RCC_ClockConfig+0x1bc>)
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	4a58      	ldr	r2, [pc, #352]	@ (8002688 <HAL_RCC_ClockConfig+0x1bc>)
 8002526:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800252a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f003 0308 	and.w	r3, r3, #8
 8002534:	2b00      	cmp	r3, #0
 8002536:	d005      	beq.n	8002544 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002538:	4b53      	ldr	r3, [pc, #332]	@ (8002688 <HAL_RCC_ClockConfig+0x1bc>)
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	4a52      	ldr	r2, [pc, #328]	@ (8002688 <HAL_RCC_ClockConfig+0x1bc>)
 800253e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002542:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002544:	4b50      	ldr	r3, [pc, #320]	@ (8002688 <HAL_RCC_ClockConfig+0x1bc>)
 8002546:	689b      	ldr	r3, [r3, #8]
 8002548:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	494d      	ldr	r1, [pc, #308]	@ (8002688 <HAL_RCC_ClockConfig+0x1bc>)
 8002552:	4313      	orrs	r3, r2
 8002554:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f003 0301 	and.w	r3, r3, #1
 800255e:	2b00      	cmp	r3, #0
 8002560:	d044      	beq.n	80025ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	2b01      	cmp	r3, #1
 8002568:	d107      	bne.n	800257a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800256a:	4b47      	ldr	r3, [pc, #284]	@ (8002688 <HAL_RCC_ClockConfig+0x1bc>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d119      	bne.n	80025aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	e07f      	b.n	800267a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	2b02      	cmp	r3, #2
 8002580:	d003      	beq.n	800258a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002586:	2b03      	cmp	r3, #3
 8002588:	d107      	bne.n	800259a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800258a:	4b3f      	ldr	r3, [pc, #252]	@ (8002688 <HAL_RCC_ClockConfig+0x1bc>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002592:	2b00      	cmp	r3, #0
 8002594:	d109      	bne.n	80025aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	e06f      	b.n	800267a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800259a:	4b3b      	ldr	r3, [pc, #236]	@ (8002688 <HAL_RCC_ClockConfig+0x1bc>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 0302 	and.w	r3, r3, #2
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d101      	bne.n	80025aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e067      	b.n	800267a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025aa:	4b37      	ldr	r3, [pc, #220]	@ (8002688 <HAL_RCC_ClockConfig+0x1bc>)
 80025ac:	689b      	ldr	r3, [r3, #8]
 80025ae:	f023 0203 	bic.w	r2, r3, #3
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	4934      	ldr	r1, [pc, #208]	@ (8002688 <HAL_RCC_ClockConfig+0x1bc>)
 80025b8:	4313      	orrs	r3, r2
 80025ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80025bc:	f7ff fa5a 	bl	8001a74 <HAL_GetTick>
 80025c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025c2:	e00a      	b.n	80025da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025c4:	f7ff fa56 	bl	8001a74 <HAL_GetTick>
 80025c8:	4602      	mov	r2, r0
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d901      	bls.n	80025da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80025d6:	2303      	movs	r3, #3
 80025d8:	e04f      	b.n	800267a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025da:	4b2b      	ldr	r3, [pc, #172]	@ (8002688 <HAL_RCC_ClockConfig+0x1bc>)
 80025dc:	689b      	ldr	r3, [r3, #8]
 80025de:	f003 020c 	and.w	r2, r3, #12
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d1eb      	bne.n	80025c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80025ec:	4b25      	ldr	r3, [pc, #148]	@ (8002684 <HAL_RCC_ClockConfig+0x1b8>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f003 0307 	and.w	r3, r3, #7
 80025f4:	683a      	ldr	r2, [r7, #0]
 80025f6:	429a      	cmp	r2, r3
 80025f8:	d20c      	bcs.n	8002614 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025fa:	4b22      	ldr	r3, [pc, #136]	@ (8002684 <HAL_RCC_ClockConfig+0x1b8>)
 80025fc:	683a      	ldr	r2, [r7, #0]
 80025fe:	b2d2      	uxtb	r2, r2
 8002600:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002602:	4b20      	ldr	r3, [pc, #128]	@ (8002684 <HAL_RCC_ClockConfig+0x1b8>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f003 0307 	and.w	r3, r3, #7
 800260a:	683a      	ldr	r2, [r7, #0]
 800260c:	429a      	cmp	r2, r3
 800260e:	d001      	beq.n	8002614 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002610:	2301      	movs	r3, #1
 8002612:	e032      	b.n	800267a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f003 0304 	and.w	r3, r3, #4
 800261c:	2b00      	cmp	r3, #0
 800261e:	d008      	beq.n	8002632 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002620:	4b19      	ldr	r3, [pc, #100]	@ (8002688 <HAL_RCC_ClockConfig+0x1bc>)
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	68db      	ldr	r3, [r3, #12]
 800262c:	4916      	ldr	r1, [pc, #88]	@ (8002688 <HAL_RCC_ClockConfig+0x1bc>)
 800262e:	4313      	orrs	r3, r2
 8002630:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f003 0308 	and.w	r3, r3, #8
 800263a:	2b00      	cmp	r3, #0
 800263c:	d009      	beq.n	8002652 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800263e:	4b12      	ldr	r3, [pc, #72]	@ (8002688 <HAL_RCC_ClockConfig+0x1bc>)
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	691b      	ldr	r3, [r3, #16]
 800264a:	00db      	lsls	r3, r3, #3
 800264c:	490e      	ldr	r1, [pc, #56]	@ (8002688 <HAL_RCC_ClockConfig+0x1bc>)
 800264e:	4313      	orrs	r3, r2
 8002650:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002652:	f000 f821 	bl	8002698 <HAL_RCC_GetSysClockFreq>
 8002656:	4602      	mov	r2, r0
 8002658:	4b0b      	ldr	r3, [pc, #44]	@ (8002688 <HAL_RCC_ClockConfig+0x1bc>)
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	091b      	lsrs	r3, r3, #4
 800265e:	f003 030f 	and.w	r3, r3, #15
 8002662:	490a      	ldr	r1, [pc, #40]	@ (800268c <HAL_RCC_ClockConfig+0x1c0>)
 8002664:	5ccb      	ldrb	r3, [r1, r3]
 8002666:	fa22 f303 	lsr.w	r3, r2, r3
 800266a:	4a09      	ldr	r2, [pc, #36]	@ (8002690 <HAL_RCC_ClockConfig+0x1c4>)
 800266c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800266e:	4b09      	ldr	r3, [pc, #36]	@ (8002694 <HAL_RCC_ClockConfig+0x1c8>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4618      	mov	r0, r3
 8002674:	f7ff f9ba 	bl	80019ec <HAL_InitTick>

  return HAL_OK;
 8002678:	2300      	movs	r3, #0
}
 800267a:	4618      	mov	r0, r3
 800267c:	3710      	adds	r7, #16
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	40023c00 	.word	0x40023c00
 8002688:	40023800 	.word	0x40023800
 800268c:	080077fc 	.word	0x080077fc
 8002690:	20000000 	.word	0x20000000
 8002694:	20000004 	.word	0x20000004

08002698 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002698:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800269c:	b094      	sub	sp, #80	@ 0x50
 800269e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80026a0:	2300      	movs	r3, #0
 80026a2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80026a4:	2300      	movs	r3, #0
 80026a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80026a8:	2300      	movs	r3, #0
 80026aa:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80026ac:	2300      	movs	r3, #0
 80026ae:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80026b0:	4b79      	ldr	r3, [pc, #484]	@ (8002898 <HAL_RCC_GetSysClockFreq+0x200>)
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	f003 030c 	and.w	r3, r3, #12
 80026b8:	2b08      	cmp	r3, #8
 80026ba:	d00d      	beq.n	80026d8 <HAL_RCC_GetSysClockFreq+0x40>
 80026bc:	2b08      	cmp	r3, #8
 80026be:	f200 80e1 	bhi.w	8002884 <HAL_RCC_GetSysClockFreq+0x1ec>
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d002      	beq.n	80026cc <HAL_RCC_GetSysClockFreq+0x34>
 80026c6:	2b04      	cmp	r3, #4
 80026c8:	d003      	beq.n	80026d2 <HAL_RCC_GetSysClockFreq+0x3a>
 80026ca:	e0db      	b.n	8002884 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80026cc:	4b73      	ldr	r3, [pc, #460]	@ (800289c <HAL_RCC_GetSysClockFreq+0x204>)
 80026ce:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80026d0:	e0db      	b.n	800288a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80026d2:	4b73      	ldr	r3, [pc, #460]	@ (80028a0 <HAL_RCC_GetSysClockFreq+0x208>)
 80026d4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80026d6:	e0d8      	b.n	800288a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80026d8:	4b6f      	ldr	r3, [pc, #444]	@ (8002898 <HAL_RCC_GetSysClockFreq+0x200>)
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80026e0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80026e2:	4b6d      	ldr	r3, [pc, #436]	@ (8002898 <HAL_RCC_GetSysClockFreq+0x200>)
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d063      	beq.n	80027b6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026ee:	4b6a      	ldr	r3, [pc, #424]	@ (8002898 <HAL_RCC_GetSysClockFreq+0x200>)
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	099b      	lsrs	r3, r3, #6
 80026f4:	2200      	movs	r2, #0
 80026f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80026f8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80026fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002700:	633b      	str	r3, [r7, #48]	@ 0x30
 8002702:	2300      	movs	r3, #0
 8002704:	637b      	str	r3, [r7, #52]	@ 0x34
 8002706:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800270a:	4622      	mov	r2, r4
 800270c:	462b      	mov	r3, r5
 800270e:	f04f 0000 	mov.w	r0, #0
 8002712:	f04f 0100 	mov.w	r1, #0
 8002716:	0159      	lsls	r1, r3, #5
 8002718:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800271c:	0150      	lsls	r0, r2, #5
 800271e:	4602      	mov	r2, r0
 8002720:	460b      	mov	r3, r1
 8002722:	4621      	mov	r1, r4
 8002724:	1a51      	subs	r1, r2, r1
 8002726:	6139      	str	r1, [r7, #16]
 8002728:	4629      	mov	r1, r5
 800272a:	eb63 0301 	sbc.w	r3, r3, r1
 800272e:	617b      	str	r3, [r7, #20]
 8002730:	f04f 0200 	mov.w	r2, #0
 8002734:	f04f 0300 	mov.w	r3, #0
 8002738:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800273c:	4659      	mov	r1, fp
 800273e:	018b      	lsls	r3, r1, #6
 8002740:	4651      	mov	r1, sl
 8002742:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002746:	4651      	mov	r1, sl
 8002748:	018a      	lsls	r2, r1, #6
 800274a:	4651      	mov	r1, sl
 800274c:	ebb2 0801 	subs.w	r8, r2, r1
 8002750:	4659      	mov	r1, fp
 8002752:	eb63 0901 	sbc.w	r9, r3, r1
 8002756:	f04f 0200 	mov.w	r2, #0
 800275a:	f04f 0300 	mov.w	r3, #0
 800275e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002762:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002766:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800276a:	4690      	mov	r8, r2
 800276c:	4699      	mov	r9, r3
 800276e:	4623      	mov	r3, r4
 8002770:	eb18 0303 	adds.w	r3, r8, r3
 8002774:	60bb      	str	r3, [r7, #8]
 8002776:	462b      	mov	r3, r5
 8002778:	eb49 0303 	adc.w	r3, r9, r3
 800277c:	60fb      	str	r3, [r7, #12]
 800277e:	f04f 0200 	mov.w	r2, #0
 8002782:	f04f 0300 	mov.w	r3, #0
 8002786:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800278a:	4629      	mov	r1, r5
 800278c:	024b      	lsls	r3, r1, #9
 800278e:	4621      	mov	r1, r4
 8002790:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002794:	4621      	mov	r1, r4
 8002796:	024a      	lsls	r2, r1, #9
 8002798:	4610      	mov	r0, r2
 800279a:	4619      	mov	r1, r3
 800279c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800279e:	2200      	movs	r2, #0
 80027a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80027a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80027a4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80027a8:	f7fe fa06 	bl	8000bb8 <__aeabi_uldivmod>
 80027ac:	4602      	mov	r2, r0
 80027ae:	460b      	mov	r3, r1
 80027b0:	4613      	mov	r3, r2
 80027b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80027b4:	e058      	b.n	8002868 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027b6:	4b38      	ldr	r3, [pc, #224]	@ (8002898 <HAL_RCC_GetSysClockFreq+0x200>)
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	099b      	lsrs	r3, r3, #6
 80027bc:	2200      	movs	r2, #0
 80027be:	4618      	mov	r0, r3
 80027c0:	4611      	mov	r1, r2
 80027c2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80027c6:	623b      	str	r3, [r7, #32]
 80027c8:	2300      	movs	r3, #0
 80027ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80027cc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80027d0:	4642      	mov	r2, r8
 80027d2:	464b      	mov	r3, r9
 80027d4:	f04f 0000 	mov.w	r0, #0
 80027d8:	f04f 0100 	mov.w	r1, #0
 80027dc:	0159      	lsls	r1, r3, #5
 80027de:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80027e2:	0150      	lsls	r0, r2, #5
 80027e4:	4602      	mov	r2, r0
 80027e6:	460b      	mov	r3, r1
 80027e8:	4641      	mov	r1, r8
 80027ea:	ebb2 0a01 	subs.w	sl, r2, r1
 80027ee:	4649      	mov	r1, r9
 80027f0:	eb63 0b01 	sbc.w	fp, r3, r1
 80027f4:	f04f 0200 	mov.w	r2, #0
 80027f8:	f04f 0300 	mov.w	r3, #0
 80027fc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002800:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002804:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002808:	ebb2 040a 	subs.w	r4, r2, sl
 800280c:	eb63 050b 	sbc.w	r5, r3, fp
 8002810:	f04f 0200 	mov.w	r2, #0
 8002814:	f04f 0300 	mov.w	r3, #0
 8002818:	00eb      	lsls	r3, r5, #3
 800281a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800281e:	00e2      	lsls	r2, r4, #3
 8002820:	4614      	mov	r4, r2
 8002822:	461d      	mov	r5, r3
 8002824:	4643      	mov	r3, r8
 8002826:	18e3      	adds	r3, r4, r3
 8002828:	603b      	str	r3, [r7, #0]
 800282a:	464b      	mov	r3, r9
 800282c:	eb45 0303 	adc.w	r3, r5, r3
 8002830:	607b      	str	r3, [r7, #4]
 8002832:	f04f 0200 	mov.w	r2, #0
 8002836:	f04f 0300 	mov.w	r3, #0
 800283a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800283e:	4629      	mov	r1, r5
 8002840:	028b      	lsls	r3, r1, #10
 8002842:	4621      	mov	r1, r4
 8002844:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002848:	4621      	mov	r1, r4
 800284a:	028a      	lsls	r2, r1, #10
 800284c:	4610      	mov	r0, r2
 800284e:	4619      	mov	r1, r3
 8002850:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002852:	2200      	movs	r2, #0
 8002854:	61bb      	str	r3, [r7, #24]
 8002856:	61fa      	str	r2, [r7, #28]
 8002858:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800285c:	f7fe f9ac 	bl	8000bb8 <__aeabi_uldivmod>
 8002860:	4602      	mov	r2, r0
 8002862:	460b      	mov	r3, r1
 8002864:	4613      	mov	r3, r2
 8002866:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002868:	4b0b      	ldr	r3, [pc, #44]	@ (8002898 <HAL_RCC_GetSysClockFreq+0x200>)
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	0c1b      	lsrs	r3, r3, #16
 800286e:	f003 0303 	and.w	r3, r3, #3
 8002872:	3301      	adds	r3, #1
 8002874:	005b      	lsls	r3, r3, #1
 8002876:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002878:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800287a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800287c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002880:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002882:	e002      	b.n	800288a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002884:	4b05      	ldr	r3, [pc, #20]	@ (800289c <HAL_RCC_GetSysClockFreq+0x204>)
 8002886:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002888:	bf00      	nop
    }
  }
  return sysclockfreq;
 800288a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800288c:	4618      	mov	r0, r3
 800288e:	3750      	adds	r7, #80	@ 0x50
 8002890:	46bd      	mov	sp, r7
 8002892:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002896:	bf00      	nop
 8002898:	40023800 	.word	0x40023800
 800289c:	00f42400 	.word	0x00f42400
 80028a0:	007a1200 	.word	0x007a1200

080028a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028a4:	b480      	push	{r7}
 80028a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80028a8:	4b03      	ldr	r3, [pc, #12]	@ (80028b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80028aa:	681b      	ldr	r3, [r3, #0]
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr
 80028b6:	bf00      	nop
 80028b8:	20000000 	.word	0x20000000

080028bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80028c0:	f7ff fff0 	bl	80028a4 <HAL_RCC_GetHCLKFreq>
 80028c4:	4602      	mov	r2, r0
 80028c6:	4b05      	ldr	r3, [pc, #20]	@ (80028dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80028c8:	689b      	ldr	r3, [r3, #8]
 80028ca:	0a9b      	lsrs	r3, r3, #10
 80028cc:	f003 0307 	and.w	r3, r3, #7
 80028d0:	4903      	ldr	r1, [pc, #12]	@ (80028e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80028d2:	5ccb      	ldrb	r3, [r1, r3]
 80028d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028d8:	4618      	mov	r0, r3
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	40023800 	.word	0x40023800
 80028e0:	0800780c 	.word	0x0800780c

080028e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80028e8:	f7ff ffdc 	bl	80028a4 <HAL_RCC_GetHCLKFreq>
 80028ec:	4602      	mov	r2, r0
 80028ee:	4b05      	ldr	r3, [pc, #20]	@ (8002904 <HAL_RCC_GetPCLK2Freq+0x20>)
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	0b5b      	lsrs	r3, r3, #13
 80028f4:	f003 0307 	and.w	r3, r3, #7
 80028f8:	4903      	ldr	r1, [pc, #12]	@ (8002908 <HAL_RCC_GetPCLK2Freq+0x24>)
 80028fa:	5ccb      	ldrb	r3, [r1, r3]
 80028fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002900:	4618      	mov	r0, r3
 8002902:	bd80      	pop	{r7, pc}
 8002904:	40023800 	.word	0x40023800
 8002908:	0800780c 	.word	0x0800780c

0800290c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d101      	bne.n	800291e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e07b      	b.n	8002a16 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002922:	2b00      	cmp	r3, #0
 8002924:	d108      	bne.n	8002938 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800292e:	d009      	beq.n	8002944 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2200      	movs	r2, #0
 8002934:	61da      	str	r2, [r3, #28]
 8002936:	e005      	b.n	8002944 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2200      	movs	r2, #0
 800293c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2200      	movs	r2, #0
 8002942:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2200      	movs	r2, #0
 8002948:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002950:	b2db      	uxtb	r3, r3
 8002952:	2b00      	cmp	r3, #0
 8002954:	d106      	bne.n	8002964 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2200      	movs	r2, #0
 800295a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800295e:	6878      	ldr	r0, [r7, #4]
 8002960:	f7fe fdd4 	bl	800150c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2202      	movs	r2, #2
 8002968:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800297a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800298c:	431a      	orrs	r2, r3
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	68db      	ldr	r3, [r3, #12]
 8002992:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002996:	431a      	orrs	r2, r3
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	691b      	ldr	r3, [r3, #16]
 800299c:	f003 0302 	and.w	r3, r3, #2
 80029a0:	431a      	orrs	r2, r3
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	695b      	ldr	r3, [r3, #20]
 80029a6:	f003 0301 	and.w	r3, r3, #1
 80029aa:	431a      	orrs	r2, r3
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	699b      	ldr	r3, [r3, #24]
 80029b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80029b4:	431a      	orrs	r2, r3
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	69db      	ldr	r3, [r3, #28]
 80029ba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80029be:	431a      	orrs	r2, r3
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6a1b      	ldr	r3, [r3, #32]
 80029c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029c8:	ea42 0103 	orr.w	r1, r2, r3
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029d0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	430a      	orrs	r2, r1
 80029da:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	699b      	ldr	r3, [r3, #24]
 80029e0:	0c1b      	lsrs	r3, r3, #16
 80029e2:	f003 0104 	and.w	r1, r3, #4
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ea:	f003 0210 	and.w	r2, r3, #16
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	430a      	orrs	r2, r1
 80029f4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	69da      	ldr	r2, [r3, #28]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a04:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002a14:	2300      	movs	r3, #0
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	3708      	adds	r7, #8
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}

08002a1e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a1e:	b580      	push	{r7, lr}
 8002a20:	b088      	sub	sp, #32
 8002a22:	af00      	add	r7, sp, #0
 8002a24:	60f8      	str	r0, [r7, #12]
 8002a26:	60b9      	str	r1, [r7, #8]
 8002a28:	603b      	str	r3, [r7, #0]
 8002a2a:	4613      	mov	r3, r2
 8002a2c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002a2e:	f7ff f821 	bl	8001a74 <HAL_GetTick>
 8002a32:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002a34:	88fb      	ldrh	r3, [r7, #6]
 8002a36:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002a3e:	b2db      	uxtb	r3, r3
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d001      	beq.n	8002a48 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002a44:	2302      	movs	r3, #2
 8002a46:	e12a      	b.n	8002c9e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d002      	beq.n	8002a54 <HAL_SPI_Transmit+0x36>
 8002a4e:	88fb      	ldrh	r3, [r7, #6]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d101      	bne.n	8002a58 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	e122      	b.n	8002c9e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002a5e:	2b01      	cmp	r3, #1
 8002a60:	d101      	bne.n	8002a66 <HAL_SPI_Transmit+0x48>
 8002a62:	2302      	movs	r3, #2
 8002a64:	e11b      	b.n	8002c9e <HAL_SPI_Transmit+0x280>
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	2201      	movs	r2, #1
 8002a6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	2203      	movs	r2, #3
 8002a72:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	68ba      	ldr	r2, [r7, #8]
 8002a80:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	88fa      	ldrh	r2, [r7, #6]
 8002a86:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	88fa      	ldrh	r2, [r7, #6]
 8002a8c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	2200      	movs	r2, #0
 8002a92:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	2200      	movs	r2, #0
 8002a98:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ab4:	d10f      	bne.n	8002ad6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ac4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002ad4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ae0:	2b40      	cmp	r3, #64	@ 0x40
 8002ae2:	d007      	beq.n	8002af4 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002af2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	68db      	ldr	r3, [r3, #12]
 8002af8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002afc:	d152      	bne.n	8002ba4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d002      	beq.n	8002b0c <HAL_SPI_Transmit+0xee>
 8002b06:	8b7b      	ldrh	r3, [r7, #26]
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d145      	bne.n	8002b98 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b10:	881a      	ldrh	r2, [r3, #0]
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b1c:	1c9a      	adds	r2, r3, #2
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002b26:	b29b      	uxth	r3, r3
 8002b28:	3b01      	subs	r3, #1
 8002b2a:	b29a      	uxth	r2, r3
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002b30:	e032      	b.n	8002b98 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	f003 0302 	and.w	r3, r3, #2
 8002b3c:	2b02      	cmp	r3, #2
 8002b3e:	d112      	bne.n	8002b66 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b44:	881a      	ldrh	r2, [r3, #0]
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b50:	1c9a      	adds	r2, r3, #2
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002b5a:	b29b      	uxth	r3, r3
 8002b5c:	3b01      	subs	r3, #1
 8002b5e:	b29a      	uxth	r2, r3
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002b64:	e018      	b.n	8002b98 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002b66:	f7fe ff85 	bl	8001a74 <HAL_GetTick>
 8002b6a:	4602      	mov	r2, r0
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	1ad3      	subs	r3, r2, r3
 8002b70:	683a      	ldr	r2, [r7, #0]
 8002b72:	429a      	cmp	r2, r3
 8002b74:	d803      	bhi.n	8002b7e <HAL_SPI_Transmit+0x160>
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b7c:	d102      	bne.n	8002b84 <HAL_SPI_Transmit+0x166>
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d109      	bne.n	8002b98 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	2201      	movs	r2, #1
 8002b88:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002b94:	2303      	movs	r3, #3
 8002b96:	e082      	b.n	8002c9e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002b9c:	b29b      	uxth	r3, r3
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d1c7      	bne.n	8002b32 <HAL_SPI_Transmit+0x114>
 8002ba2:	e053      	b.n	8002c4c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d002      	beq.n	8002bb2 <HAL_SPI_Transmit+0x194>
 8002bac:	8b7b      	ldrh	r3, [r7, #26]
 8002bae:	2b01      	cmp	r3, #1
 8002bb0:	d147      	bne.n	8002c42 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	330c      	adds	r3, #12
 8002bbc:	7812      	ldrb	r2, [r2, #0]
 8002bbe:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bc4:	1c5a      	adds	r2, r3, #1
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002bce:	b29b      	uxth	r3, r3
 8002bd0:	3b01      	subs	r3, #1
 8002bd2:	b29a      	uxth	r2, r3
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002bd8:	e033      	b.n	8002c42 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	689b      	ldr	r3, [r3, #8]
 8002be0:	f003 0302 	and.w	r3, r3, #2
 8002be4:	2b02      	cmp	r3, #2
 8002be6:	d113      	bne.n	8002c10 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	330c      	adds	r3, #12
 8002bf2:	7812      	ldrb	r2, [r2, #0]
 8002bf4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bfa:	1c5a      	adds	r2, r3, #1
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c04:	b29b      	uxth	r3, r3
 8002c06:	3b01      	subs	r3, #1
 8002c08:	b29a      	uxth	r2, r3
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002c0e:	e018      	b.n	8002c42 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002c10:	f7fe ff30 	bl	8001a74 <HAL_GetTick>
 8002c14:	4602      	mov	r2, r0
 8002c16:	69fb      	ldr	r3, [r7, #28]
 8002c18:	1ad3      	subs	r3, r2, r3
 8002c1a:	683a      	ldr	r2, [r7, #0]
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d803      	bhi.n	8002c28 <HAL_SPI_Transmit+0x20a>
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c26:	d102      	bne.n	8002c2e <HAL_SPI_Transmit+0x210>
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d109      	bne.n	8002c42 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	2201      	movs	r2, #1
 8002c32:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002c3e:	2303      	movs	r3, #3
 8002c40:	e02d      	b.n	8002c9e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c46:	b29b      	uxth	r3, r3
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d1c6      	bne.n	8002bda <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002c4c:	69fa      	ldr	r2, [r7, #28]
 8002c4e:	6839      	ldr	r1, [r7, #0]
 8002c50:	68f8      	ldr	r0, [r7, #12]
 8002c52:	f000 fbd9 	bl	8003408 <SPI_EndRxTxTransaction>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d002      	beq.n	8002c62 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2220      	movs	r2, #32
 8002c60:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d10a      	bne.n	8002c80 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	617b      	str	r3, [r7, #20]
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	68db      	ldr	r3, [r3, #12]
 8002c74:	617b      	str	r3, [r7, #20]
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	617b      	str	r3, [r7, #20]
 8002c7e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	2201      	movs	r2, #1
 8002c84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d001      	beq.n	8002c9c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	e000      	b.n	8002c9e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002c9c:	2300      	movs	r3, #0
  }
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3720      	adds	r7, #32
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}

08002ca6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ca6:	b580      	push	{r7, lr}
 8002ca8:	b088      	sub	sp, #32
 8002caa:	af02      	add	r7, sp, #8
 8002cac:	60f8      	str	r0, [r7, #12]
 8002cae:	60b9      	str	r1, [r7, #8]
 8002cb0:	603b      	str	r3, [r7, #0]
 8002cb2:	4613      	mov	r3, r2
 8002cb4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d001      	beq.n	8002cc6 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8002cc2:	2302      	movs	r3, #2
 8002cc4:	e104      	b.n	8002ed0 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002cce:	d112      	bne.n	8002cf6 <HAL_SPI_Receive+0x50>
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d10e      	bne.n	8002cf6 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	2204      	movs	r2, #4
 8002cdc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002ce0:	88fa      	ldrh	r2, [r7, #6]
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	9300      	str	r3, [sp, #0]
 8002ce6:	4613      	mov	r3, r2
 8002ce8:	68ba      	ldr	r2, [r7, #8]
 8002cea:	68b9      	ldr	r1, [r7, #8]
 8002cec:	68f8      	ldr	r0, [r7, #12]
 8002cee:	f000 f8f3 	bl	8002ed8 <HAL_SPI_TransmitReceive>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	e0ec      	b.n	8002ed0 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002cf6:	f7fe febd 	bl	8001a74 <HAL_GetTick>
 8002cfa:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d002      	beq.n	8002d08 <HAL_SPI_Receive+0x62>
 8002d02:	88fb      	ldrh	r3, [r7, #6]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d101      	bne.n	8002d0c <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	e0e1      	b.n	8002ed0 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002d12:	2b01      	cmp	r3, #1
 8002d14:	d101      	bne.n	8002d1a <HAL_SPI_Receive+0x74>
 8002d16:	2302      	movs	r3, #2
 8002d18:	e0da      	b.n	8002ed0 <HAL_SPI_Receive+0x22a>
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	2204      	movs	r2, #4
 8002d26:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	68ba      	ldr	r2, [r7, #8]
 8002d34:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	88fa      	ldrh	r2, [r7, #6]
 8002d3a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	88fa      	ldrh	r2, [r7, #6]
 8002d40:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	2200      	movs	r2, #0
 8002d46:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	2200      	movs	r2, #0
 8002d52:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	2200      	movs	r2, #0
 8002d58:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	689b      	ldr	r3, [r3, #8]
 8002d64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d68:	d10f      	bne.n	8002d8a <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	681a      	ldr	r2, [r3, #0]
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002d78:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002d88:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d94:	2b40      	cmp	r3, #64	@ 0x40
 8002d96:	d007      	beq.n	8002da8 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	681a      	ldr	r2, [r3, #0]
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002da6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	68db      	ldr	r3, [r3, #12]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d170      	bne.n	8002e92 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002db0:	e035      	b.n	8002e1e <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	f003 0301 	and.w	r3, r3, #1
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	d115      	bne.n	8002dec <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f103 020c 	add.w	r2, r3, #12
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dcc:	7812      	ldrb	r2, [r2, #0]
 8002dce:	b2d2      	uxtb	r2, r2
 8002dd0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dd6:	1c5a      	adds	r2, r3, #1
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002de0:	b29b      	uxth	r3, r3
 8002de2:	3b01      	subs	r3, #1
 8002de4:	b29a      	uxth	r2, r3
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002dea:	e018      	b.n	8002e1e <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002dec:	f7fe fe42 	bl	8001a74 <HAL_GetTick>
 8002df0:	4602      	mov	r2, r0
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	1ad3      	subs	r3, r2, r3
 8002df6:	683a      	ldr	r2, [r7, #0]
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	d803      	bhi.n	8002e04 <HAL_SPI_Receive+0x15e>
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e02:	d102      	bne.n	8002e0a <HAL_SPI_Receive+0x164>
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d109      	bne.n	8002e1e <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2200      	movs	r2, #0
 8002e16:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002e1a:	2303      	movs	r3, #3
 8002e1c:	e058      	b.n	8002ed0 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e22:	b29b      	uxth	r3, r3
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d1c4      	bne.n	8002db2 <HAL_SPI_Receive+0x10c>
 8002e28:	e038      	b.n	8002e9c <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	f003 0301 	and.w	r3, r3, #1
 8002e34:	2b01      	cmp	r3, #1
 8002e36:	d113      	bne.n	8002e60 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	68da      	ldr	r2, [r3, #12]
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e42:	b292      	uxth	r2, r2
 8002e44:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e4a:	1c9a      	adds	r2, r3, #2
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e54:	b29b      	uxth	r3, r3
 8002e56:	3b01      	subs	r3, #1
 8002e58:	b29a      	uxth	r2, r3
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002e5e:	e018      	b.n	8002e92 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002e60:	f7fe fe08 	bl	8001a74 <HAL_GetTick>
 8002e64:	4602      	mov	r2, r0
 8002e66:	697b      	ldr	r3, [r7, #20]
 8002e68:	1ad3      	subs	r3, r2, r3
 8002e6a:	683a      	ldr	r2, [r7, #0]
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d803      	bhi.n	8002e78 <HAL_SPI_Receive+0x1d2>
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e76:	d102      	bne.n	8002e7e <HAL_SPI_Receive+0x1d8>
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d109      	bne.n	8002e92 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	2201      	movs	r2, #1
 8002e82:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2200      	movs	r2, #0
 8002e8a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002e8e:	2303      	movs	r3, #3
 8002e90:	e01e      	b.n	8002ed0 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e96:	b29b      	uxth	r3, r3
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d1c6      	bne.n	8002e2a <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002e9c:	697a      	ldr	r2, [r7, #20]
 8002e9e:	6839      	ldr	r1, [r7, #0]
 8002ea0:	68f8      	ldr	r0, [r7, #12]
 8002ea2:	f000 fa4b 	bl	800333c <SPI_EndRxTransaction>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d002      	beq.n	8002eb2 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2220      	movs	r2, #32
 8002eb0:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d001      	beq.n	8002ece <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e000      	b.n	8002ed0 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8002ece:	2300      	movs	r3, #0
  }
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3718      	adds	r7, #24
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}

08002ed8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b08a      	sub	sp, #40	@ 0x28
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	60f8      	str	r0, [r7, #12]
 8002ee0:	60b9      	str	r1, [r7, #8]
 8002ee2:	607a      	str	r2, [r7, #4]
 8002ee4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002eea:	f7fe fdc3 	bl	8001a74 <HAL_GetTick>
 8002eee:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002ef6:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002efe:	887b      	ldrh	r3, [r7, #2]
 8002f00:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002f02:	7ffb      	ldrb	r3, [r7, #31]
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	d00c      	beq.n	8002f22 <HAL_SPI_TransmitReceive+0x4a>
 8002f08:	69bb      	ldr	r3, [r7, #24]
 8002f0a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002f0e:	d106      	bne.n	8002f1e <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d102      	bne.n	8002f1e <HAL_SPI_TransmitReceive+0x46>
 8002f18:	7ffb      	ldrb	r3, [r7, #31]
 8002f1a:	2b04      	cmp	r3, #4
 8002f1c:	d001      	beq.n	8002f22 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8002f1e:	2302      	movs	r3, #2
 8002f20:	e17f      	b.n	8003222 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d005      	beq.n	8002f34 <HAL_SPI_TransmitReceive+0x5c>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d002      	beq.n	8002f34 <HAL_SPI_TransmitReceive+0x5c>
 8002f2e:	887b      	ldrh	r3, [r7, #2]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d101      	bne.n	8002f38 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e174      	b.n	8003222 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002f3e:	2b01      	cmp	r3, #1
 8002f40:	d101      	bne.n	8002f46 <HAL_SPI_TransmitReceive+0x6e>
 8002f42:	2302      	movs	r3, #2
 8002f44:	e16d      	b.n	8003222 <HAL_SPI_TransmitReceive+0x34a>
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2201      	movs	r2, #1
 8002f4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002f54:	b2db      	uxtb	r3, r3
 8002f56:	2b04      	cmp	r3, #4
 8002f58:	d003      	beq.n	8002f62 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	2205      	movs	r2, #5
 8002f5e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2200      	movs	r2, #0
 8002f66:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	687a      	ldr	r2, [r7, #4]
 8002f6c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	887a      	ldrh	r2, [r7, #2]
 8002f72:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	887a      	ldrh	r2, [r7, #2]
 8002f78:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	68ba      	ldr	r2, [r7, #8]
 8002f7e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	887a      	ldrh	r2, [r7, #2]
 8002f84:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	887a      	ldrh	r2, [r7, #2]
 8002f8a:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2200      	movs	r2, #0
 8002f96:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fa2:	2b40      	cmp	r3, #64	@ 0x40
 8002fa4:	d007      	beq.n	8002fb6 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002fb4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	68db      	ldr	r3, [r3, #12]
 8002fba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002fbe:	d17e      	bne.n	80030be <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d002      	beq.n	8002fce <HAL_SPI_TransmitReceive+0xf6>
 8002fc8:	8afb      	ldrh	r3, [r7, #22]
 8002fca:	2b01      	cmp	r3, #1
 8002fcc:	d16c      	bne.n	80030a8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fd2:	881a      	ldrh	r2, [r3, #0]
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fde:	1c9a      	adds	r2, r3, #2
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002fe8:	b29b      	uxth	r3, r3
 8002fea:	3b01      	subs	r3, #1
 8002fec:	b29a      	uxth	r2, r3
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002ff2:	e059      	b.n	80030a8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	f003 0302 	and.w	r3, r3, #2
 8002ffe:	2b02      	cmp	r3, #2
 8003000:	d11b      	bne.n	800303a <HAL_SPI_TransmitReceive+0x162>
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003006:	b29b      	uxth	r3, r3
 8003008:	2b00      	cmp	r3, #0
 800300a:	d016      	beq.n	800303a <HAL_SPI_TransmitReceive+0x162>
 800300c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800300e:	2b01      	cmp	r3, #1
 8003010:	d113      	bne.n	800303a <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003016:	881a      	ldrh	r2, [r3, #0]
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003022:	1c9a      	adds	r2, r3, #2
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800302c:	b29b      	uxth	r3, r3
 800302e:	3b01      	subs	r3, #1
 8003030:	b29a      	uxth	r2, r3
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003036:	2300      	movs	r3, #0
 8003038:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	f003 0301 	and.w	r3, r3, #1
 8003044:	2b01      	cmp	r3, #1
 8003046:	d119      	bne.n	800307c <HAL_SPI_TransmitReceive+0x1a4>
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800304c:	b29b      	uxth	r3, r3
 800304e:	2b00      	cmp	r3, #0
 8003050:	d014      	beq.n	800307c <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	68da      	ldr	r2, [r3, #12]
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800305c:	b292      	uxth	r2, r2
 800305e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003064:	1c9a      	adds	r2, r3, #2
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800306e:	b29b      	uxth	r3, r3
 8003070:	3b01      	subs	r3, #1
 8003072:	b29a      	uxth	r2, r3
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003078:	2301      	movs	r3, #1
 800307a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800307c:	f7fe fcfa 	bl	8001a74 <HAL_GetTick>
 8003080:	4602      	mov	r2, r0
 8003082:	6a3b      	ldr	r3, [r7, #32]
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003088:	429a      	cmp	r2, r3
 800308a:	d80d      	bhi.n	80030a8 <HAL_SPI_TransmitReceive+0x1d0>
 800308c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800308e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003092:	d009      	beq.n	80030a8 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2201      	movs	r2, #1
 8003098:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2200      	movs	r2, #0
 80030a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80030a4:	2303      	movs	r3, #3
 80030a6:	e0bc      	b.n	8003222 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80030ac:	b29b      	uxth	r3, r3
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d1a0      	bne.n	8002ff4 <HAL_SPI_TransmitReceive+0x11c>
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d19b      	bne.n	8002ff4 <HAL_SPI_TransmitReceive+0x11c>
 80030bc:	e082      	b.n	80031c4 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d002      	beq.n	80030cc <HAL_SPI_TransmitReceive+0x1f4>
 80030c6:	8afb      	ldrh	r3, [r7, #22]
 80030c8:	2b01      	cmp	r3, #1
 80030ca:	d171      	bne.n	80031b0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	330c      	adds	r3, #12
 80030d6:	7812      	ldrb	r2, [r2, #0]
 80030d8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030de:	1c5a      	adds	r2, r3, #1
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80030e8:	b29b      	uxth	r3, r3
 80030ea:	3b01      	subs	r3, #1
 80030ec:	b29a      	uxth	r2, r3
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80030f2:	e05d      	b.n	80031b0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	689b      	ldr	r3, [r3, #8]
 80030fa:	f003 0302 	and.w	r3, r3, #2
 80030fe:	2b02      	cmp	r3, #2
 8003100:	d11c      	bne.n	800313c <HAL_SPI_TransmitReceive+0x264>
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003106:	b29b      	uxth	r3, r3
 8003108:	2b00      	cmp	r3, #0
 800310a:	d017      	beq.n	800313c <HAL_SPI_TransmitReceive+0x264>
 800310c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800310e:	2b01      	cmp	r3, #1
 8003110:	d114      	bne.n	800313c <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	330c      	adds	r3, #12
 800311c:	7812      	ldrb	r2, [r2, #0]
 800311e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003124:	1c5a      	adds	r2, r3, #1
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800312e:	b29b      	uxth	r3, r3
 8003130:	3b01      	subs	r3, #1
 8003132:	b29a      	uxth	r2, r3
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003138:	2300      	movs	r3, #0
 800313a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	f003 0301 	and.w	r3, r3, #1
 8003146:	2b01      	cmp	r3, #1
 8003148:	d119      	bne.n	800317e <HAL_SPI_TransmitReceive+0x2a6>
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800314e:	b29b      	uxth	r3, r3
 8003150:	2b00      	cmp	r3, #0
 8003152:	d014      	beq.n	800317e <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	68da      	ldr	r2, [r3, #12]
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800315e:	b2d2      	uxtb	r2, r2
 8003160:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003166:	1c5a      	adds	r2, r3, #1
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003170:	b29b      	uxth	r3, r3
 8003172:	3b01      	subs	r3, #1
 8003174:	b29a      	uxth	r2, r3
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800317a:	2301      	movs	r3, #1
 800317c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800317e:	f7fe fc79 	bl	8001a74 <HAL_GetTick>
 8003182:	4602      	mov	r2, r0
 8003184:	6a3b      	ldr	r3, [r7, #32]
 8003186:	1ad3      	subs	r3, r2, r3
 8003188:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800318a:	429a      	cmp	r2, r3
 800318c:	d803      	bhi.n	8003196 <HAL_SPI_TransmitReceive+0x2be>
 800318e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003190:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003194:	d102      	bne.n	800319c <HAL_SPI_TransmitReceive+0x2c4>
 8003196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003198:	2b00      	cmp	r3, #0
 800319a:	d109      	bne.n	80031b0 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2201      	movs	r2, #1
 80031a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2200      	movs	r2, #0
 80031a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80031ac:	2303      	movs	r3, #3
 80031ae:	e038      	b.n	8003222 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80031b4:	b29b      	uxth	r3, r3
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d19c      	bne.n	80030f4 <HAL_SPI_TransmitReceive+0x21c>
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80031be:	b29b      	uxth	r3, r3
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d197      	bne.n	80030f4 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80031c4:	6a3a      	ldr	r2, [r7, #32]
 80031c6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80031c8:	68f8      	ldr	r0, [r7, #12]
 80031ca:	f000 f91d 	bl	8003408 <SPI_EndRxTxTransaction>
 80031ce:	4603      	mov	r3, r0
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d008      	beq.n	80031e6 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	2220      	movs	r2, #32
 80031d8:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	2200      	movs	r2, #0
 80031de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80031e2:	2301      	movs	r3, #1
 80031e4:	e01d      	b.n	8003222 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d10a      	bne.n	8003204 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80031ee:	2300      	movs	r3, #0
 80031f0:	613b      	str	r3, [r7, #16]
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	613b      	str	r3, [r7, #16]
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	613b      	str	r3, [r7, #16]
 8003202:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	2201      	movs	r2, #1
 8003208:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	2200      	movs	r2, #0
 8003210:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003218:	2b00      	cmp	r3, #0
 800321a:	d001      	beq.n	8003220 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	e000      	b.n	8003222 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8003220:	2300      	movs	r3, #0
  }
}
 8003222:	4618      	mov	r0, r3
 8003224:	3728      	adds	r7, #40	@ 0x28
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}
	...

0800322c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b088      	sub	sp, #32
 8003230:	af00      	add	r7, sp, #0
 8003232:	60f8      	str	r0, [r7, #12]
 8003234:	60b9      	str	r1, [r7, #8]
 8003236:	603b      	str	r3, [r7, #0]
 8003238:	4613      	mov	r3, r2
 800323a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800323c:	f7fe fc1a 	bl	8001a74 <HAL_GetTick>
 8003240:	4602      	mov	r2, r0
 8003242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003244:	1a9b      	subs	r3, r3, r2
 8003246:	683a      	ldr	r2, [r7, #0]
 8003248:	4413      	add	r3, r2
 800324a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800324c:	f7fe fc12 	bl	8001a74 <HAL_GetTick>
 8003250:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003252:	4b39      	ldr	r3, [pc, #228]	@ (8003338 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	015b      	lsls	r3, r3, #5
 8003258:	0d1b      	lsrs	r3, r3, #20
 800325a:	69fa      	ldr	r2, [r7, #28]
 800325c:	fb02 f303 	mul.w	r3, r2, r3
 8003260:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003262:	e054      	b.n	800330e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	f1b3 3fff 	cmp.w	r3, #4294967295
 800326a:	d050      	beq.n	800330e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800326c:	f7fe fc02 	bl	8001a74 <HAL_GetTick>
 8003270:	4602      	mov	r2, r0
 8003272:	69bb      	ldr	r3, [r7, #24]
 8003274:	1ad3      	subs	r3, r2, r3
 8003276:	69fa      	ldr	r2, [r7, #28]
 8003278:	429a      	cmp	r2, r3
 800327a:	d902      	bls.n	8003282 <SPI_WaitFlagStateUntilTimeout+0x56>
 800327c:	69fb      	ldr	r3, [r7, #28]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d13d      	bne.n	80032fe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	685a      	ldr	r2, [r3, #4]
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003290:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800329a:	d111      	bne.n	80032c0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80032a4:	d004      	beq.n	80032b0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032ae:	d107      	bne.n	80032c0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80032be:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80032c8:	d10f      	bne.n	80032ea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80032d8:	601a      	str	r2, [r3, #0]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	681a      	ldr	r2, [r3, #0]
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80032e8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2201      	movs	r2, #1
 80032ee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	2200      	movs	r2, #0
 80032f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80032fa:	2303      	movs	r3, #3
 80032fc:	e017      	b.n	800332e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d101      	bne.n	8003308 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003304:	2300      	movs	r3, #0
 8003306:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	3b01      	subs	r3, #1
 800330c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	689a      	ldr	r2, [r3, #8]
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	4013      	ands	r3, r2
 8003318:	68ba      	ldr	r2, [r7, #8]
 800331a:	429a      	cmp	r2, r3
 800331c:	bf0c      	ite	eq
 800331e:	2301      	moveq	r3, #1
 8003320:	2300      	movne	r3, #0
 8003322:	b2db      	uxtb	r3, r3
 8003324:	461a      	mov	r2, r3
 8003326:	79fb      	ldrb	r3, [r7, #7]
 8003328:	429a      	cmp	r2, r3
 800332a:	d19b      	bne.n	8003264 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800332c:	2300      	movs	r3, #0
}
 800332e:	4618      	mov	r0, r3
 8003330:	3720      	adds	r7, #32
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	20000000 	.word	0x20000000

0800333c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b086      	sub	sp, #24
 8003340:	af02      	add	r7, sp, #8
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	60b9      	str	r1, [r7, #8]
 8003346:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003350:	d111      	bne.n	8003376 <SPI_EndRxTransaction+0x3a>
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800335a:	d004      	beq.n	8003366 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003364:	d107      	bne.n	8003376 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003374:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800337e:	d12a      	bne.n	80033d6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003388:	d012      	beq.n	80033b0 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	9300      	str	r3, [sp, #0]
 800338e:	68bb      	ldr	r3, [r7, #8]
 8003390:	2200      	movs	r2, #0
 8003392:	2180      	movs	r1, #128	@ 0x80
 8003394:	68f8      	ldr	r0, [r7, #12]
 8003396:	f7ff ff49 	bl	800322c <SPI_WaitFlagStateUntilTimeout>
 800339a:	4603      	mov	r3, r0
 800339c:	2b00      	cmp	r3, #0
 800339e:	d02d      	beq.n	80033fc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033a4:	f043 0220 	orr.w	r2, r3, #32
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80033ac:	2303      	movs	r3, #3
 80033ae:	e026      	b.n	80033fe <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	9300      	str	r3, [sp, #0]
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	2200      	movs	r2, #0
 80033b8:	2101      	movs	r1, #1
 80033ba:	68f8      	ldr	r0, [r7, #12]
 80033bc:	f7ff ff36 	bl	800322c <SPI_WaitFlagStateUntilTimeout>
 80033c0:	4603      	mov	r3, r0
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d01a      	beq.n	80033fc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033ca:	f043 0220 	orr.w	r2, r3, #32
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80033d2:	2303      	movs	r3, #3
 80033d4:	e013      	b.n	80033fe <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	9300      	str	r3, [sp, #0]
 80033da:	68bb      	ldr	r3, [r7, #8]
 80033dc:	2200      	movs	r2, #0
 80033de:	2101      	movs	r1, #1
 80033e0:	68f8      	ldr	r0, [r7, #12]
 80033e2:	f7ff ff23 	bl	800322c <SPI_WaitFlagStateUntilTimeout>
 80033e6:	4603      	mov	r3, r0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d007      	beq.n	80033fc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033f0:	f043 0220 	orr.w	r2, r3, #32
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80033f8:	2303      	movs	r3, #3
 80033fa:	e000      	b.n	80033fe <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80033fc:	2300      	movs	r3, #0
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3710      	adds	r7, #16
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
	...

08003408 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b088      	sub	sp, #32
 800340c:	af02      	add	r7, sp, #8
 800340e:	60f8      	str	r0, [r7, #12]
 8003410:	60b9      	str	r1, [r7, #8]
 8003412:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	9300      	str	r3, [sp, #0]
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	2201      	movs	r2, #1
 800341c:	2102      	movs	r1, #2
 800341e:	68f8      	ldr	r0, [r7, #12]
 8003420:	f7ff ff04 	bl	800322c <SPI_WaitFlagStateUntilTimeout>
 8003424:	4603      	mov	r3, r0
 8003426:	2b00      	cmp	r3, #0
 8003428:	d007      	beq.n	800343a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800342e:	f043 0220 	orr.w	r2, r3, #32
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003436:	2303      	movs	r3, #3
 8003438:	e032      	b.n	80034a0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800343a:	4b1b      	ldr	r3, [pc, #108]	@ (80034a8 <SPI_EndRxTxTransaction+0xa0>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a1b      	ldr	r2, [pc, #108]	@ (80034ac <SPI_EndRxTxTransaction+0xa4>)
 8003440:	fba2 2303 	umull	r2, r3, r2, r3
 8003444:	0d5b      	lsrs	r3, r3, #21
 8003446:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800344a:	fb02 f303 	mul.w	r3, r2, r3
 800344e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003458:	d112      	bne.n	8003480 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	9300      	str	r3, [sp, #0]
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	2200      	movs	r2, #0
 8003462:	2180      	movs	r1, #128	@ 0x80
 8003464:	68f8      	ldr	r0, [r7, #12]
 8003466:	f7ff fee1 	bl	800322c <SPI_WaitFlagStateUntilTimeout>
 800346a:	4603      	mov	r3, r0
 800346c:	2b00      	cmp	r3, #0
 800346e:	d016      	beq.n	800349e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003474:	f043 0220 	orr.w	r2, r3, #32
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800347c:	2303      	movs	r3, #3
 800347e:	e00f      	b.n	80034a0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d00a      	beq.n	800349c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	3b01      	subs	r3, #1
 800348a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003496:	2b80      	cmp	r3, #128	@ 0x80
 8003498:	d0f2      	beq.n	8003480 <SPI_EndRxTxTransaction+0x78>
 800349a:	e000      	b.n	800349e <SPI_EndRxTxTransaction+0x96>
        break;
 800349c:	bf00      	nop
  }

  return HAL_OK;
 800349e:	2300      	movs	r3, #0
}
 80034a0:	4618      	mov	r0, r3
 80034a2:	3718      	adds	r7, #24
 80034a4:	46bd      	mov	sp, r7
 80034a6:	bd80      	pop	{r7, pc}
 80034a8:	20000000 	.word	0x20000000
 80034ac:	165e9f81 	.word	0x165e9f81

080034b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b082      	sub	sp, #8
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d101      	bne.n	80034c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e041      	b.n	8003546 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d106      	bne.n	80034dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2200      	movs	r2, #0
 80034d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	f7fe f860 	bl	800159c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2202      	movs	r2, #2
 80034e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	3304      	adds	r3, #4
 80034ec:	4619      	mov	r1, r3
 80034ee:	4610      	mov	r0, r2
 80034f0:	f000 fac0 	bl	8003a74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2201      	movs	r2, #1
 80034f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2201      	movs	r2, #1
 8003500:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2201      	movs	r2, #1
 8003508:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2201      	movs	r2, #1
 8003510:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2201      	movs	r2, #1
 8003518:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2201      	movs	r2, #1
 8003520:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2201      	movs	r2, #1
 8003528:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2201      	movs	r2, #1
 8003530:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2201      	movs	r2, #1
 8003538:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2201      	movs	r2, #1
 8003540:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003544:	2300      	movs	r3, #0
}
 8003546:	4618      	mov	r0, r3
 8003548:	3708      	adds	r7, #8
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}

0800354e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800354e:	b580      	push	{r7, lr}
 8003550:	b082      	sub	sp, #8
 8003552:	af00      	add	r7, sp, #0
 8003554:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d101      	bne.n	8003560 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800355c:	2301      	movs	r3, #1
 800355e:	e041      	b.n	80035e4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003566:	b2db      	uxtb	r3, r3
 8003568:	2b00      	cmp	r3, #0
 800356a:	d106      	bne.n	800357a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2200      	movs	r2, #0
 8003570:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	f000 f839 	bl	80035ec <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2202      	movs	r2, #2
 800357e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	3304      	adds	r3, #4
 800358a:	4619      	mov	r1, r3
 800358c:	4610      	mov	r0, r2
 800358e:	f000 fa71 	bl	8003a74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2201      	movs	r2, #1
 8003596:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2201      	movs	r2, #1
 800359e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2201      	movs	r2, #1
 80035a6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2201      	movs	r2, #1
 80035ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2201      	movs	r2, #1
 80035b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2201      	movs	r2, #1
 80035be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2201      	movs	r2, #1
 80035c6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2201      	movs	r2, #1
 80035ce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2201      	movs	r2, #1
 80035d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2201      	movs	r2, #1
 80035de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80035e2:	2300      	movs	r3, #0
}
 80035e4:	4618      	mov	r0, r3
 80035e6:	3708      	adds	r7, #8
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}

080035ec <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b083      	sub	sp, #12
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80035f4:	bf00      	nop
 80035f6:	370c      	adds	r7, #12
 80035f8:	46bd      	mov	sp, r7
 80035fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fe:	4770      	bx	lr

08003600 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b084      	sub	sp, #16
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
 8003608:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d109      	bne.n	8003624 <HAL_TIM_PWM_Start+0x24>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003616:	b2db      	uxtb	r3, r3
 8003618:	2b01      	cmp	r3, #1
 800361a:	bf14      	ite	ne
 800361c:	2301      	movne	r3, #1
 800361e:	2300      	moveq	r3, #0
 8003620:	b2db      	uxtb	r3, r3
 8003622:	e022      	b.n	800366a <HAL_TIM_PWM_Start+0x6a>
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	2b04      	cmp	r3, #4
 8003628:	d109      	bne.n	800363e <HAL_TIM_PWM_Start+0x3e>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003630:	b2db      	uxtb	r3, r3
 8003632:	2b01      	cmp	r3, #1
 8003634:	bf14      	ite	ne
 8003636:	2301      	movne	r3, #1
 8003638:	2300      	moveq	r3, #0
 800363a:	b2db      	uxtb	r3, r3
 800363c:	e015      	b.n	800366a <HAL_TIM_PWM_Start+0x6a>
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	2b08      	cmp	r3, #8
 8003642:	d109      	bne.n	8003658 <HAL_TIM_PWM_Start+0x58>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800364a:	b2db      	uxtb	r3, r3
 800364c:	2b01      	cmp	r3, #1
 800364e:	bf14      	ite	ne
 8003650:	2301      	movne	r3, #1
 8003652:	2300      	moveq	r3, #0
 8003654:	b2db      	uxtb	r3, r3
 8003656:	e008      	b.n	800366a <HAL_TIM_PWM_Start+0x6a>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800365e:	b2db      	uxtb	r3, r3
 8003660:	2b01      	cmp	r3, #1
 8003662:	bf14      	ite	ne
 8003664:	2301      	movne	r3, #1
 8003666:	2300      	moveq	r3, #0
 8003668:	b2db      	uxtb	r3, r3
 800366a:	2b00      	cmp	r3, #0
 800366c:	d001      	beq.n	8003672 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e068      	b.n	8003744 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d104      	bne.n	8003682 <HAL_TIM_PWM_Start+0x82>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2202      	movs	r2, #2
 800367c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003680:	e013      	b.n	80036aa <HAL_TIM_PWM_Start+0xaa>
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	2b04      	cmp	r3, #4
 8003686:	d104      	bne.n	8003692 <HAL_TIM_PWM_Start+0x92>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2202      	movs	r2, #2
 800368c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003690:	e00b      	b.n	80036aa <HAL_TIM_PWM_Start+0xaa>
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	2b08      	cmp	r3, #8
 8003696:	d104      	bne.n	80036a2 <HAL_TIM_PWM_Start+0xa2>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2202      	movs	r2, #2
 800369c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80036a0:	e003      	b.n	80036aa <HAL_TIM_PWM_Start+0xaa>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2202      	movs	r2, #2
 80036a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	2201      	movs	r2, #1
 80036b0:	6839      	ldr	r1, [r7, #0]
 80036b2:	4618      	mov	r0, r3
 80036b4:	f000 fc90 	bl	8003fd8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a23      	ldr	r2, [pc, #140]	@ (800374c <HAL_TIM_PWM_Start+0x14c>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d107      	bne.n	80036d2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80036d0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a1d      	ldr	r2, [pc, #116]	@ (800374c <HAL_TIM_PWM_Start+0x14c>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	d018      	beq.n	800370e <HAL_TIM_PWM_Start+0x10e>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036e4:	d013      	beq.n	800370e <HAL_TIM_PWM_Start+0x10e>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a19      	ldr	r2, [pc, #100]	@ (8003750 <HAL_TIM_PWM_Start+0x150>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d00e      	beq.n	800370e <HAL_TIM_PWM_Start+0x10e>
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a17      	ldr	r2, [pc, #92]	@ (8003754 <HAL_TIM_PWM_Start+0x154>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d009      	beq.n	800370e <HAL_TIM_PWM_Start+0x10e>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a16      	ldr	r2, [pc, #88]	@ (8003758 <HAL_TIM_PWM_Start+0x158>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d004      	beq.n	800370e <HAL_TIM_PWM_Start+0x10e>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4a14      	ldr	r2, [pc, #80]	@ (800375c <HAL_TIM_PWM_Start+0x15c>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d111      	bne.n	8003732 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	f003 0307 	and.w	r3, r3, #7
 8003718:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	2b06      	cmp	r3, #6
 800371e:	d010      	beq.n	8003742 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f042 0201 	orr.w	r2, r2, #1
 800372e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003730:	e007      	b.n	8003742 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f042 0201 	orr.w	r2, r2, #1
 8003740:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003742:	2300      	movs	r3, #0
}
 8003744:	4618      	mov	r0, r3
 8003746:	3710      	adds	r7, #16
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}
 800374c:	40010000 	.word	0x40010000
 8003750:	40000400 	.word	0x40000400
 8003754:	40000800 	.word	0x40000800
 8003758:	40000c00 	.word	0x40000c00
 800375c:	40014000 	.word	0x40014000

08003760 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b086      	sub	sp, #24
 8003764:	af00      	add	r7, sp, #0
 8003766:	60f8      	str	r0, [r7, #12]
 8003768:	60b9      	str	r1, [r7, #8]
 800376a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800376c:	2300      	movs	r3, #0
 800376e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003776:	2b01      	cmp	r3, #1
 8003778:	d101      	bne.n	800377e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800377a:	2302      	movs	r3, #2
 800377c:	e0ae      	b.n	80038dc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2201      	movs	r2, #1
 8003782:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2b0c      	cmp	r3, #12
 800378a:	f200 809f 	bhi.w	80038cc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800378e:	a201      	add	r2, pc, #4	@ (adr r2, 8003794 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003794:	080037c9 	.word	0x080037c9
 8003798:	080038cd 	.word	0x080038cd
 800379c:	080038cd 	.word	0x080038cd
 80037a0:	080038cd 	.word	0x080038cd
 80037a4:	08003809 	.word	0x08003809
 80037a8:	080038cd 	.word	0x080038cd
 80037ac:	080038cd 	.word	0x080038cd
 80037b0:	080038cd 	.word	0x080038cd
 80037b4:	0800384b 	.word	0x0800384b
 80037b8:	080038cd 	.word	0x080038cd
 80037bc:	080038cd 	.word	0x080038cd
 80037c0:	080038cd 	.word	0x080038cd
 80037c4:	0800388b 	.word	0x0800388b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	68b9      	ldr	r1, [r7, #8]
 80037ce:	4618      	mov	r0, r3
 80037d0:	f000 f9dc 	bl	8003b8c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	699a      	ldr	r2, [r3, #24]
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f042 0208 	orr.w	r2, r2, #8
 80037e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	699a      	ldr	r2, [r3, #24]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f022 0204 	bic.w	r2, r2, #4
 80037f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	6999      	ldr	r1, [r3, #24]
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	691a      	ldr	r2, [r3, #16]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	430a      	orrs	r2, r1
 8003804:	619a      	str	r2, [r3, #24]
      break;
 8003806:	e064      	b.n	80038d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	68b9      	ldr	r1, [r7, #8]
 800380e:	4618      	mov	r0, r3
 8003810:	f000 fa22 	bl	8003c58 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	699a      	ldr	r2, [r3, #24]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003822:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	699a      	ldr	r2, [r3, #24]
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003832:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	6999      	ldr	r1, [r3, #24]
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	691b      	ldr	r3, [r3, #16]
 800383e:	021a      	lsls	r2, r3, #8
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	430a      	orrs	r2, r1
 8003846:	619a      	str	r2, [r3, #24]
      break;
 8003848:	e043      	b.n	80038d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	68b9      	ldr	r1, [r7, #8]
 8003850:	4618      	mov	r0, r3
 8003852:	f000 fa6d 	bl	8003d30 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	69da      	ldr	r2, [r3, #28]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f042 0208 	orr.w	r2, r2, #8
 8003864:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	69da      	ldr	r2, [r3, #28]
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f022 0204 	bic.w	r2, r2, #4
 8003874:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	69d9      	ldr	r1, [r3, #28]
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	691a      	ldr	r2, [r3, #16]
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	430a      	orrs	r2, r1
 8003886:	61da      	str	r2, [r3, #28]
      break;
 8003888:	e023      	b.n	80038d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	68b9      	ldr	r1, [r7, #8]
 8003890:	4618      	mov	r0, r3
 8003892:	f000 fab7 	bl	8003e04 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	69da      	ldr	r2, [r3, #28]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80038a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	69da      	ldr	r2, [r3, #28]
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	69d9      	ldr	r1, [r3, #28]
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	691b      	ldr	r3, [r3, #16]
 80038c0:	021a      	lsls	r2, r3, #8
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	430a      	orrs	r2, r1
 80038c8:	61da      	str	r2, [r3, #28]
      break;
 80038ca:	e002      	b.n	80038d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	75fb      	strb	r3, [r7, #23]
      break;
 80038d0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2200      	movs	r2, #0
 80038d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80038da:	7dfb      	ldrb	r3, [r7, #23]
}
 80038dc:	4618      	mov	r0, r3
 80038de:	3718      	adds	r7, #24
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bd80      	pop	{r7, pc}

080038e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b084      	sub	sp, #16
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038ee:	2300      	movs	r3, #0
 80038f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038f8:	2b01      	cmp	r3, #1
 80038fa:	d101      	bne.n	8003900 <HAL_TIM_ConfigClockSource+0x1c>
 80038fc:	2302      	movs	r3, #2
 80038fe:	e0b4      	b.n	8003a6a <HAL_TIM_ConfigClockSource+0x186>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2201      	movs	r2, #1
 8003904:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2202      	movs	r2, #2
 800390c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800391e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003926:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	68ba      	ldr	r2, [r7, #8]
 800392e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003938:	d03e      	beq.n	80039b8 <HAL_TIM_ConfigClockSource+0xd4>
 800393a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800393e:	f200 8087 	bhi.w	8003a50 <HAL_TIM_ConfigClockSource+0x16c>
 8003942:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003946:	f000 8086 	beq.w	8003a56 <HAL_TIM_ConfigClockSource+0x172>
 800394a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800394e:	d87f      	bhi.n	8003a50 <HAL_TIM_ConfigClockSource+0x16c>
 8003950:	2b70      	cmp	r3, #112	@ 0x70
 8003952:	d01a      	beq.n	800398a <HAL_TIM_ConfigClockSource+0xa6>
 8003954:	2b70      	cmp	r3, #112	@ 0x70
 8003956:	d87b      	bhi.n	8003a50 <HAL_TIM_ConfigClockSource+0x16c>
 8003958:	2b60      	cmp	r3, #96	@ 0x60
 800395a:	d050      	beq.n	80039fe <HAL_TIM_ConfigClockSource+0x11a>
 800395c:	2b60      	cmp	r3, #96	@ 0x60
 800395e:	d877      	bhi.n	8003a50 <HAL_TIM_ConfigClockSource+0x16c>
 8003960:	2b50      	cmp	r3, #80	@ 0x50
 8003962:	d03c      	beq.n	80039de <HAL_TIM_ConfigClockSource+0xfa>
 8003964:	2b50      	cmp	r3, #80	@ 0x50
 8003966:	d873      	bhi.n	8003a50 <HAL_TIM_ConfigClockSource+0x16c>
 8003968:	2b40      	cmp	r3, #64	@ 0x40
 800396a:	d058      	beq.n	8003a1e <HAL_TIM_ConfigClockSource+0x13a>
 800396c:	2b40      	cmp	r3, #64	@ 0x40
 800396e:	d86f      	bhi.n	8003a50 <HAL_TIM_ConfigClockSource+0x16c>
 8003970:	2b30      	cmp	r3, #48	@ 0x30
 8003972:	d064      	beq.n	8003a3e <HAL_TIM_ConfigClockSource+0x15a>
 8003974:	2b30      	cmp	r3, #48	@ 0x30
 8003976:	d86b      	bhi.n	8003a50 <HAL_TIM_ConfigClockSource+0x16c>
 8003978:	2b20      	cmp	r3, #32
 800397a:	d060      	beq.n	8003a3e <HAL_TIM_ConfigClockSource+0x15a>
 800397c:	2b20      	cmp	r3, #32
 800397e:	d867      	bhi.n	8003a50 <HAL_TIM_ConfigClockSource+0x16c>
 8003980:	2b00      	cmp	r3, #0
 8003982:	d05c      	beq.n	8003a3e <HAL_TIM_ConfigClockSource+0x15a>
 8003984:	2b10      	cmp	r3, #16
 8003986:	d05a      	beq.n	8003a3e <HAL_TIM_ConfigClockSource+0x15a>
 8003988:	e062      	b.n	8003a50 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800399a:	f000 fafd 	bl	8003f98 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80039a6:	68bb      	ldr	r3, [r7, #8]
 80039a8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80039ac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	68ba      	ldr	r2, [r7, #8]
 80039b4:	609a      	str	r2, [r3, #8]
      break;
 80039b6:	e04f      	b.n	8003a58 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80039c8:	f000 fae6 	bl	8003f98 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	689a      	ldr	r2, [r3, #8]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80039da:	609a      	str	r2, [r3, #8]
      break;
 80039dc:	e03c      	b.n	8003a58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80039ea:	461a      	mov	r2, r3
 80039ec:	f000 fa5a 	bl	8003ea4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	2150      	movs	r1, #80	@ 0x50
 80039f6:	4618      	mov	r0, r3
 80039f8:	f000 fab3 	bl	8003f62 <TIM_ITRx_SetConfig>
      break;
 80039fc:	e02c      	b.n	8003a58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003a0a:	461a      	mov	r2, r3
 8003a0c:	f000 fa79 	bl	8003f02 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	2160      	movs	r1, #96	@ 0x60
 8003a16:	4618      	mov	r0, r3
 8003a18:	f000 faa3 	bl	8003f62 <TIM_ITRx_SetConfig>
      break;
 8003a1c:	e01c      	b.n	8003a58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a2a:	461a      	mov	r2, r3
 8003a2c:	f000 fa3a 	bl	8003ea4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	2140      	movs	r1, #64	@ 0x40
 8003a36:	4618      	mov	r0, r3
 8003a38:	f000 fa93 	bl	8003f62 <TIM_ITRx_SetConfig>
      break;
 8003a3c:	e00c      	b.n	8003a58 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681a      	ldr	r2, [r3, #0]
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4619      	mov	r1, r3
 8003a48:	4610      	mov	r0, r2
 8003a4a:	f000 fa8a 	bl	8003f62 <TIM_ITRx_SetConfig>
      break;
 8003a4e:	e003      	b.n	8003a58 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	73fb      	strb	r3, [r7, #15]
      break;
 8003a54:	e000      	b.n	8003a58 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003a56:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2200      	movs	r2, #0
 8003a64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003a68:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3710      	adds	r7, #16
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
	...

08003a74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b085      	sub	sp, #20
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
 8003a7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	4a3a      	ldr	r2, [pc, #232]	@ (8003b70 <TIM_Base_SetConfig+0xfc>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d00f      	beq.n	8003aac <TIM_Base_SetConfig+0x38>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a92:	d00b      	beq.n	8003aac <TIM_Base_SetConfig+0x38>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	4a37      	ldr	r2, [pc, #220]	@ (8003b74 <TIM_Base_SetConfig+0x100>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d007      	beq.n	8003aac <TIM_Base_SetConfig+0x38>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	4a36      	ldr	r2, [pc, #216]	@ (8003b78 <TIM_Base_SetConfig+0x104>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d003      	beq.n	8003aac <TIM_Base_SetConfig+0x38>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	4a35      	ldr	r2, [pc, #212]	@ (8003b7c <TIM_Base_SetConfig+0x108>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d108      	bne.n	8003abe <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ab2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	68fa      	ldr	r2, [r7, #12]
 8003aba:	4313      	orrs	r3, r2
 8003abc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	4a2b      	ldr	r2, [pc, #172]	@ (8003b70 <TIM_Base_SetConfig+0xfc>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d01b      	beq.n	8003afe <TIM_Base_SetConfig+0x8a>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003acc:	d017      	beq.n	8003afe <TIM_Base_SetConfig+0x8a>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	4a28      	ldr	r2, [pc, #160]	@ (8003b74 <TIM_Base_SetConfig+0x100>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d013      	beq.n	8003afe <TIM_Base_SetConfig+0x8a>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	4a27      	ldr	r2, [pc, #156]	@ (8003b78 <TIM_Base_SetConfig+0x104>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d00f      	beq.n	8003afe <TIM_Base_SetConfig+0x8a>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	4a26      	ldr	r2, [pc, #152]	@ (8003b7c <TIM_Base_SetConfig+0x108>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d00b      	beq.n	8003afe <TIM_Base_SetConfig+0x8a>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	4a25      	ldr	r2, [pc, #148]	@ (8003b80 <TIM_Base_SetConfig+0x10c>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d007      	beq.n	8003afe <TIM_Base_SetConfig+0x8a>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	4a24      	ldr	r2, [pc, #144]	@ (8003b84 <TIM_Base_SetConfig+0x110>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d003      	beq.n	8003afe <TIM_Base_SetConfig+0x8a>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	4a23      	ldr	r2, [pc, #140]	@ (8003b88 <TIM_Base_SetConfig+0x114>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d108      	bne.n	8003b10 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	68db      	ldr	r3, [r3, #12]
 8003b0a:	68fa      	ldr	r2, [r7, #12]
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	695b      	ldr	r3, [r3, #20]
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	68fa      	ldr	r2, [r7, #12]
 8003b22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	689a      	ldr	r2, [r3, #8]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	4a0e      	ldr	r2, [pc, #56]	@ (8003b70 <TIM_Base_SetConfig+0xfc>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d103      	bne.n	8003b44 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	691a      	ldr	r2, [r3, #16]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2201      	movs	r2, #1
 8003b48:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	691b      	ldr	r3, [r3, #16]
 8003b4e:	f003 0301 	and.w	r3, r3, #1
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	d105      	bne.n	8003b62 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	691b      	ldr	r3, [r3, #16]
 8003b5a:	f023 0201 	bic.w	r2, r3, #1
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	611a      	str	r2, [r3, #16]
  }
}
 8003b62:	bf00      	nop
 8003b64:	3714      	adds	r7, #20
 8003b66:	46bd      	mov	sp, r7
 8003b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6c:	4770      	bx	lr
 8003b6e:	bf00      	nop
 8003b70:	40010000 	.word	0x40010000
 8003b74:	40000400 	.word	0x40000400
 8003b78:	40000800 	.word	0x40000800
 8003b7c:	40000c00 	.word	0x40000c00
 8003b80:	40014000 	.word	0x40014000
 8003b84:	40014400 	.word	0x40014400
 8003b88:	40014800 	.word	0x40014800

08003b8c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b087      	sub	sp, #28
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
 8003b94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6a1b      	ldr	r3, [r3, #32]
 8003b9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6a1b      	ldr	r3, [r3, #32]
 8003ba0:	f023 0201 	bic.w	r2, r3, #1
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	699b      	ldr	r3, [r3, #24]
 8003bb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003bba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	f023 0303 	bic.w	r3, r3, #3
 8003bc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	68fa      	ldr	r2, [r7, #12]
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	f023 0302 	bic.w	r3, r3, #2
 8003bd4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	697a      	ldr	r2, [r7, #20]
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	4a1c      	ldr	r2, [pc, #112]	@ (8003c54 <TIM_OC1_SetConfig+0xc8>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d10c      	bne.n	8003c02 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	f023 0308 	bic.w	r3, r3, #8
 8003bee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	68db      	ldr	r3, [r3, #12]
 8003bf4:	697a      	ldr	r2, [r7, #20]
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	f023 0304 	bic.w	r3, r3, #4
 8003c00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	4a13      	ldr	r2, [pc, #76]	@ (8003c54 <TIM_OC1_SetConfig+0xc8>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d111      	bne.n	8003c2e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003c10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003c18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	695b      	ldr	r3, [r3, #20]
 8003c1e:	693a      	ldr	r2, [r7, #16]
 8003c20:	4313      	orrs	r3, r2
 8003c22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	699b      	ldr	r3, [r3, #24]
 8003c28:	693a      	ldr	r2, [r7, #16]
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	693a      	ldr	r2, [r7, #16]
 8003c32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	68fa      	ldr	r2, [r7, #12]
 8003c38:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	685a      	ldr	r2, [r3, #4]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	697a      	ldr	r2, [r7, #20]
 8003c46:	621a      	str	r2, [r3, #32]
}
 8003c48:	bf00      	nop
 8003c4a:	371c      	adds	r7, #28
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c52:	4770      	bx	lr
 8003c54:	40010000 	.word	0x40010000

08003c58 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b087      	sub	sp, #28
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
 8003c60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6a1b      	ldr	r3, [r3, #32]
 8003c66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6a1b      	ldr	r3, [r3, #32]
 8003c6c:	f023 0210 	bic.w	r2, r3, #16
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	699b      	ldr	r3, [r3, #24]
 8003c7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003c86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	021b      	lsls	r3, r3, #8
 8003c96:	68fa      	ldr	r2, [r7, #12]
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003c9c:	697b      	ldr	r3, [r7, #20]
 8003c9e:	f023 0320 	bic.w	r3, r3, #32
 8003ca2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	011b      	lsls	r3, r3, #4
 8003caa:	697a      	ldr	r2, [r7, #20]
 8003cac:	4313      	orrs	r3, r2
 8003cae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	4a1e      	ldr	r2, [pc, #120]	@ (8003d2c <TIM_OC2_SetConfig+0xd4>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d10d      	bne.n	8003cd4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003cbe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	68db      	ldr	r3, [r3, #12]
 8003cc4:	011b      	lsls	r3, r3, #4
 8003cc6:	697a      	ldr	r2, [r7, #20]
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003cd2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	4a15      	ldr	r2, [pc, #84]	@ (8003d2c <TIM_OC2_SetConfig+0xd4>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d113      	bne.n	8003d04 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003ce2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003ce4:	693b      	ldr	r3, [r7, #16]
 8003ce6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003cea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	695b      	ldr	r3, [r3, #20]
 8003cf0:	009b      	lsls	r3, r3, #2
 8003cf2:	693a      	ldr	r2, [r7, #16]
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	699b      	ldr	r3, [r3, #24]
 8003cfc:	009b      	lsls	r3, r3, #2
 8003cfe:	693a      	ldr	r2, [r7, #16]
 8003d00:	4313      	orrs	r3, r2
 8003d02:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	693a      	ldr	r2, [r7, #16]
 8003d08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	68fa      	ldr	r2, [r7, #12]
 8003d0e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	685a      	ldr	r2, [r3, #4]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	697a      	ldr	r2, [r7, #20]
 8003d1c:	621a      	str	r2, [r3, #32]
}
 8003d1e:	bf00      	nop
 8003d20:	371c      	adds	r7, #28
 8003d22:	46bd      	mov	sp, r7
 8003d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d28:	4770      	bx	lr
 8003d2a:	bf00      	nop
 8003d2c:	40010000 	.word	0x40010000

08003d30 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b087      	sub	sp, #28
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
 8003d38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6a1b      	ldr	r3, [r3, #32]
 8003d3e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6a1b      	ldr	r3, [r3, #32]
 8003d44:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	69db      	ldr	r3, [r3, #28]
 8003d56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	f023 0303 	bic.w	r3, r3, #3
 8003d66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	68fa      	ldr	r2, [r7, #12]
 8003d6e:	4313      	orrs	r3, r2
 8003d70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003d72:	697b      	ldr	r3, [r7, #20]
 8003d74:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003d78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	689b      	ldr	r3, [r3, #8]
 8003d7e:	021b      	lsls	r3, r3, #8
 8003d80:	697a      	ldr	r2, [r7, #20]
 8003d82:	4313      	orrs	r3, r2
 8003d84:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	4a1d      	ldr	r2, [pc, #116]	@ (8003e00 <TIM_OC3_SetConfig+0xd0>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d10d      	bne.n	8003daa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003d94:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	68db      	ldr	r3, [r3, #12]
 8003d9a:	021b      	lsls	r3, r3, #8
 8003d9c:	697a      	ldr	r2, [r7, #20]
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003da8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	4a14      	ldr	r2, [pc, #80]	@ (8003e00 <TIM_OC3_SetConfig+0xd0>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d113      	bne.n	8003dda <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003db8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003dc0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	695b      	ldr	r3, [r3, #20]
 8003dc6:	011b      	lsls	r3, r3, #4
 8003dc8:	693a      	ldr	r2, [r7, #16]
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	699b      	ldr	r3, [r3, #24]
 8003dd2:	011b      	lsls	r3, r3, #4
 8003dd4:	693a      	ldr	r2, [r7, #16]
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	693a      	ldr	r2, [r7, #16]
 8003dde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	68fa      	ldr	r2, [r7, #12]
 8003de4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	685a      	ldr	r2, [r3, #4]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	697a      	ldr	r2, [r7, #20]
 8003df2:	621a      	str	r2, [r3, #32]
}
 8003df4:	bf00      	nop
 8003df6:	371c      	adds	r7, #28
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfe:	4770      	bx	lr
 8003e00:	40010000 	.word	0x40010000

08003e04 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b087      	sub	sp, #28
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
 8003e0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6a1b      	ldr	r3, [r3, #32]
 8003e12:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6a1b      	ldr	r3, [r3, #32]
 8003e18:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	69db      	ldr	r3, [r3, #28]
 8003e2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003e32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	021b      	lsls	r3, r3, #8
 8003e42:	68fa      	ldr	r2, [r7, #12]
 8003e44:	4313      	orrs	r3, r2
 8003e46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003e48:	693b      	ldr	r3, [r7, #16]
 8003e4a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003e4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	031b      	lsls	r3, r3, #12
 8003e56:	693a      	ldr	r2, [r7, #16]
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	4a10      	ldr	r2, [pc, #64]	@ (8003ea0 <TIM_OC4_SetConfig+0x9c>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d109      	bne.n	8003e78 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003e64:	697b      	ldr	r3, [r7, #20]
 8003e66:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003e6a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	695b      	ldr	r3, [r3, #20]
 8003e70:	019b      	lsls	r3, r3, #6
 8003e72:	697a      	ldr	r2, [r7, #20]
 8003e74:	4313      	orrs	r3, r2
 8003e76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	697a      	ldr	r2, [r7, #20]
 8003e7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	68fa      	ldr	r2, [r7, #12]
 8003e82:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	685a      	ldr	r2, [r3, #4]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	693a      	ldr	r2, [r7, #16]
 8003e90:	621a      	str	r2, [r3, #32]
}
 8003e92:	bf00      	nop
 8003e94:	371c      	adds	r7, #28
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr
 8003e9e:	bf00      	nop
 8003ea0:	40010000 	.word	0x40010000

08003ea4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b087      	sub	sp, #28
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	60f8      	str	r0, [r7, #12]
 8003eac:	60b9      	str	r1, [r7, #8]
 8003eae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6a1b      	ldr	r3, [r3, #32]
 8003eb4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	6a1b      	ldr	r3, [r3, #32]
 8003eba:	f023 0201 	bic.w	r2, r3, #1
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	699b      	ldr	r3, [r3, #24]
 8003ec6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003ec8:	693b      	ldr	r3, [r7, #16]
 8003eca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003ece:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	011b      	lsls	r3, r3, #4
 8003ed4:	693a      	ldr	r2, [r7, #16]
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	f023 030a 	bic.w	r3, r3, #10
 8003ee0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003ee2:	697a      	ldr	r2, [r7, #20]
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	693a      	ldr	r2, [r7, #16]
 8003eee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	697a      	ldr	r2, [r7, #20]
 8003ef4:	621a      	str	r2, [r3, #32]
}
 8003ef6:	bf00      	nop
 8003ef8:	371c      	adds	r7, #28
 8003efa:	46bd      	mov	sp, r7
 8003efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f00:	4770      	bx	lr

08003f02 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f02:	b480      	push	{r7}
 8003f04:	b087      	sub	sp, #28
 8003f06:	af00      	add	r7, sp, #0
 8003f08:	60f8      	str	r0, [r7, #12]
 8003f0a:	60b9      	str	r1, [r7, #8]
 8003f0c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	6a1b      	ldr	r3, [r3, #32]
 8003f12:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	6a1b      	ldr	r3, [r3, #32]
 8003f18:	f023 0210 	bic.w	r2, r3, #16
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	699b      	ldr	r3, [r3, #24]
 8003f24:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003f2c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	031b      	lsls	r3, r3, #12
 8003f32:	693a      	ldr	r2, [r7, #16]
 8003f34:	4313      	orrs	r3, r2
 8003f36:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003f3e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	011b      	lsls	r3, r3, #4
 8003f44:	697a      	ldr	r2, [r7, #20]
 8003f46:	4313      	orrs	r3, r2
 8003f48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	693a      	ldr	r2, [r7, #16]
 8003f4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	697a      	ldr	r2, [r7, #20]
 8003f54:	621a      	str	r2, [r3, #32]
}
 8003f56:	bf00      	nop
 8003f58:	371c      	adds	r7, #28
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f60:	4770      	bx	lr

08003f62 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003f62:	b480      	push	{r7}
 8003f64:	b085      	sub	sp, #20
 8003f66:	af00      	add	r7, sp, #0
 8003f68:	6078      	str	r0, [r7, #4]
 8003f6a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f78:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003f7a:	683a      	ldr	r2, [r7, #0]
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	f043 0307 	orr.w	r3, r3, #7
 8003f84:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	68fa      	ldr	r2, [r7, #12]
 8003f8a:	609a      	str	r2, [r3, #8]
}
 8003f8c:	bf00      	nop
 8003f8e:	3714      	adds	r7, #20
 8003f90:	46bd      	mov	sp, r7
 8003f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f96:	4770      	bx	lr

08003f98 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b087      	sub	sp, #28
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	60f8      	str	r0, [r7, #12]
 8003fa0:	60b9      	str	r1, [r7, #8]
 8003fa2:	607a      	str	r2, [r7, #4]
 8003fa4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003fac:	697b      	ldr	r3, [r7, #20]
 8003fae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003fb2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	021a      	lsls	r2, r3, #8
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	431a      	orrs	r2, r3
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	697a      	ldr	r2, [r7, #20]
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	697a      	ldr	r2, [r7, #20]
 8003fca:	609a      	str	r2, [r3, #8]
}
 8003fcc:	bf00      	nop
 8003fce:	371c      	adds	r7, #28
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd6:	4770      	bx	lr

08003fd8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b087      	sub	sp, #28
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	60f8      	str	r0, [r7, #12]
 8003fe0:	60b9      	str	r1, [r7, #8]
 8003fe2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	f003 031f 	and.w	r3, r3, #31
 8003fea:	2201      	movs	r2, #1
 8003fec:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	6a1a      	ldr	r2, [r3, #32]
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	43db      	mvns	r3, r3
 8003ffa:	401a      	ands	r2, r3
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	6a1a      	ldr	r2, [r3, #32]
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	f003 031f 	and.w	r3, r3, #31
 800400a:	6879      	ldr	r1, [r7, #4]
 800400c:	fa01 f303 	lsl.w	r3, r1, r3
 8004010:	431a      	orrs	r2, r3
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	621a      	str	r2, [r3, #32]
}
 8004016:	bf00      	nop
 8004018:	371c      	adds	r7, #28
 800401a:	46bd      	mov	sp, r7
 800401c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004020:	4770      	bx	lr
	...

08004024 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004024:	b480      	push	{r7}
 8004026:	b085      	sub	sp, #20
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
 800402c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004034:	2b01      	cmp	r3, #1
 8004036:	d101      	bne.n	800403c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004038:	2302      	movs	r3, #2
 800403a:	e050      	b.n	80040de <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2201      	movs	r2, #1
 8004040:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2202      	movs	r2, #2
 8004048:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004062:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	68fa      	ldr	r2, [r7, #12]
 800406a:	4313      	orrs	r3, r2
 800406c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	68fa      	ldr	r2, [r7, #12]
 8004074:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a1c      	ldr	r2, [pc, #112]	@ (80040ec <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d018      	beq.n	80040b2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004088:	d013      	beq.n	80040b2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a18      	ldr	r2, [pc, #96]	@ (80040f0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d00e      	beq.n	80040b2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a16      	ldr	r2, [pc, #88]	@ (80040f4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d009      	beq.n	80040b2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4a15      	ldr	r2, [pc, #84]	@ (80040f8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d004      	beq.n	80040b2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a13      	ldr	r2, [pc, #76]	@ (80040fc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d10c      	bne.n	80040cc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80040b8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	68ba      	ldr	r2, [r7, #8]
 80040c0:	4313      	orrs	r3, r2
 80040c2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	68ba      	ldr	r2, [r7, #8]
 80040ca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2200      	movs	r2, #0
 80040d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80040dc:	2300      	movs	r3, #0
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3714      	adds	r7, #20
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop
 80040ec:	40010000 	.word	0x40010000
 80040f0:	40000400 	.word	0x40000400
 80040f4:	40000800 	.word	0x40000800
 80040f8:	40000c00 	.word	0x40000c00
 80040fc:	40014000 	.word	0x40014000

08004100 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b082      	sub	sp, #8
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d101      	bne.n	8004112 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	e042      	b.n	8004198 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004118:	b2db      	uxtb	r3, r3
 800411a:	2b00      	cmp	r3, #0
 800411c:	d106      	bne.n	800412c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2200      	movs	r2, #0
 8004122:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f7fd fa90 	bl	800164c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2224      	movs	r2, #36	@ 0x24
 8004130:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	68da      	ldr	r2, [r3, #12]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004142:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004144:	6878      	ldr	r0, [r7, #4]
 8004146:	f000 f973 	bl	8004430 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	691a      	ldr	r2, [r3, #16]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004158:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	695a      	ldr	r2, [r3, #20]
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004168:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	68da      	ldr	r2, [r3, #12]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004178:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2200      	movs	r2, #0
 800417e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2220      	movs	r2, #32
 8004184:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2220      	movs	r2, #32
 800418c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2200      	movs	r2, #0
 8004194:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004196:	2300      	movs	r3, #0
}
 8004198:	4618      	mov	r0, r3
 800419a:	3708      	adds	r7, #8
 800419c:	46bd      	mov	sp, r7
 800419e:	bd80      	pop	{r7, pc}

080041a0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b08a      	sub	sp, #40	@ 0x28
 80041a4:	af02      	add	r7, sp, #8
 80041a6:	60f8      	str	r0, [r7, #12]
 80041a8:	60b9      	str	r1, [r7, #8]
 80041aa:	603b      	str	r3, [r7, #0]
 80041ac:	4613      	mov	r3, r2
 80041ae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80041b0:	2300      	movs	r3, #0
 80041b2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041ba:	b2db      	uxtb	r3, r3
 80041bc:	2b20      	cmp	r3, #32
 80041be:	d175      	bne.n	80042ac <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80041c0:	68bb      	ldr	r3, [r7, #8]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d002      	beq.n	80041cc <HAL_UART_Transmit+0x2c>
 80041c6:	88fb      	ldrh	r3, [r7, #6]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d101      	bne.n	80041d0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80041cc:	2301      	movs	r3, #1
 80041ce:	e06e      	b.n	80042ae <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	2200      	movs	r2, #0
 80041d4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	2221      	movs	r2, #33	@ 0x21
 80041da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80041de:	f7fd fc49 	bl	8001a74 <HAL_GetTick>
 80041e2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	88fa      	ldrh	r2, [r7, #6]
 80041e8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	88fa      	ldrh	r2, [r7, #6]
 80041ee:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	689b      	ldr	r3, [r3, #8]
 80041f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041f8:	d108      	bne.n	800420c <HAL_UART_Transmit+0x6c>
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	691b      	ldr	r3, [r3, #16]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d104      	bne.n	800420c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004202:	2300      	movs	r3, #0
 8004204:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	61bb      	str	r3, [r7, #24]
 800420a:	e003      	b.n	8004214 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004210:	2300      	movs	r3, #0
 8004212:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004214:	e02e      	b.n	8004274 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	9300      	str	r3, [sp, #0]
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	2200      	movs	r2, #0
 800421e:	2180      	movs	r1, #128	@ 0x80
 8004220:	68f8      	ldr	r0, [r7, #12]
 8004222:	f000 f848 	bl	80042b6 <UART_WaitOnFlagUntilTimeout>
 8004226:	4603      	mov	r3, r0
 8004228:	2b00      	cmp	r3, #0
 800422a:	d005      	beq.n	8004238 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2220      	movs	r2, #32
 8004230:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004234:	2303      	movs	r3, #3
 8004236:	e03a      	b.n	80042ae <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004238:	69fb      	ldr	r3, [r7, #28]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d10b      	bne.n	8004256 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800423e:	69bb      	ldr	r3, [r7, #24]
 8004240:	881b      	ldrh	r3, [r3, #0]
 8004242:	461a      	mov	r2, r3
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800424c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800424e:	69bb      	ldr	r3, [r7, #24]
 8004250:	3302      	adds	r3, #2
 8004252:	61bb      	str	r3, [r7, #24]
 8004254:	e007      	b.n	8004266 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004256:	69fb      	ldr	r3, [r7, #28]
 8004258:	781a      	ldrb	r2, [r3, #0]
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004260:	69fb      	ldr	r3, [r7, #28]
 8004262:	3301      	adds	r3, #1
 8004264:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800426a:	b29b      	uxth	r3, r3
 800426c:	3b01      	subs	r3, #1
 800426e:	b29a      	uxth	r2, r3
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004278:	b29b      	uxth	r3, r3
 800427a:	2b00      	cmp	r3, #0
 800427c:	d1cb      	bne.n	8004216 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	9300      	str	r3, [sp, #0]
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	2200      	movs	r2, #0
 8004286:	2140      	movs	r1, #64	@ 0x40
 8004288:	68f8      	ldr	r0, [r7, #12]
 800428a:	f000 f814 	bl	80042b6 <UART_WaitOnFlagUntilTimeout>
 800428e:	4603      	mov	r3, r0
 8004290:	2b00      	cmp	r3, #0
 8004292:	d005      	beq.n	80042a0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2220      	movs	r2, #32
 8004298:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800429c:	2303      	movs	r3, #3
 800429e:	e006      	b.n	80042ae <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2220      	movs	r2, #32
 80042a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80042a8:	2300      	movs	r3, #0
 80042aa:	e000      	b.n	80042ae <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80042ac:	2302      	movs	r3, #2
  }
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	3720      	adds	r7, #32
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}

080042b6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80042b6:	b580      	push	{r7, lr}
 80042b8:	b086      	sub	sp, #24
 80042ba:	af00      	add	r7, sp, #0
 80042bc:	60f8      	str	r0, [r7, #12]
 80042be:	60b9      	str	r1, [r7, #8]
 80042c0:	603b      	str	r3, [r7, #0]
 80042c2:	4613      	mov	r3, r2
 80042c4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042c6:	e03b      	b.n	8004340 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042c8:	6a3b      	ldr	r3, [r7, #32]
 80042ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042ce:	d037      	beq.n	8004340 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042d0:	f7fd fbd0 	bl	8001a74 <HAL_GetTick>
 80042d4:	4602      	mov	r2, r0
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	1ad3      	subs	r3, r2, r3
 80042da:	6a3a      	ldr	r2, [r7, #32]
 80042dc:	429a      	cmp	r2, r3
 80042de:	d302      	bcc.n	80042e6 <UART_WaitOnFlagUntilTimeout+0x30>
 80042e0:	6a3b      	ldr	r3, [r7, #32]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d101      	bne.n	80042ea <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80042e6:	2303      	movs	r3, #3
 80042e8:	e03a      	b.n	8004360 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	68db      	ldr	r3, [r3, #12]
 80042f0:	f003 0304 	and.w	r3, r3, #4
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d023      	beq.n	8004340 <UART_WaitOnFlagUntilTimeout+0x8a>
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	2b80      	cmp	r3, #128	@ 0x80
 80042fc:	d020      	beq.n	8004340 <UART_WaitOnFlagUntilTimeout+0x8a>
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	2b40      	cmp	r3, #64	@ 0x40
 8004302:	d01d      	beq.n	8004340 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f003 0308 	and.w	r3, r3, #8
 800430e:	2b08      	cmp	r3, #8
 8004310:	d116      	bne.n	8004340 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004312:	2300      	movs	r3, #0
 8004314:	617b      	str	r3, [r7, #20]
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	617b      	str	r3, [r7, #20]
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	617b      	str	r3, [r7, #20]
 8004326:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004328:	68f8      	ldr	r0, [r7, #12]
 800432a:	f000 f81d 	bl	8004368 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	2208      	movs	r2, #8
 8004332:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	2200      	movs	r2, #0
 8004338:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	e00f      	b.n	8004360 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	4013      	ands	r3, r2
 800434a:	68ba      	ldr	r2, [r7, #8]
 800434c:	429a      	cmp	r2, r3
 800434e:	bf0c      	ite	eq
 8004350:	2301      	moveq	r3, #1
 8004352:	2300      	movne	r3, #0
 8004354:	b2db      	uxtb	r3, r3
 8004356:	461a      	mov	r2, r3
 8004358:	79fb      	ldrb	r3, [r7, #7]
 800435a:	429a      	cmp	r2, r3
 800435c:	d0b4      	beq.n	80042c8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800435e:	2300      	movs	r3, #0
}
 8004360:	4618      	mov	r0, r3
 8004362:	3718      	adds	r7, #24
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}

08004368 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004368:	b480      	push	{r7}
 800436a:	b095      	sub	sp, #84	@ 0x54
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	330c      	adds	r3, #12
 8004376:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004378:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800437a:	e853 3f00 	ldrex	r3, [r3]
 800437e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004382:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004386:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	330c      	adds	r3, #12
 800438e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004390:	643a      	str	r2, [r7, #64]	@ 0x40
 8004392:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004394:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004396:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004398:	e841 2300 	strex	r3, r2, [r1]
 800439c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800439e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d1e5      	bne.n	8004370 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	3314      	adds	r3, #20
 80043aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043ac:	6a3b      	ldr	r3, [r7, #32]
 80043ae:	e853 3f00 	ldrex	r3, [r3]
 80043b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80043b4:	69fb      	ldr	r3, [r7, #28]
 80043b6:	f023 0301 	bic.w	r3, r3, #1
 80043ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	3314      	adds	r3, #20
 80043c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80043c4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80043c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80043ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80043cc:	e841 2300 	strex	r3, r2, [r1]
 80043d0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80043d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d1e5      	bne.n	80043a4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043dc:	2b01      	cmp	r3, #1
 80043de:	d119      	bne.n	8004414 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	330c      	adds	r3, #12
 80043e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	e853 3f00 	ldrex	r3, [r3]
 80043ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	f023 0310 	bic.w	r3, r3, #16
 80043f6:	647b      	str	r3, [r7, #68]	@ 0x44
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	330c      	adds	r3, #12
 80043fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004400:	61ba      	str	r2, [r7, #24]
 8004402:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004404:	6979      	ldr	r1, [r7, #20]
 8004406:	69ba      	ldr	r2, [r7, #24]
 8004408:	e841 2300 	strex	r3, r2, [r1]
 800440c:	613b      	str	r3, [r7, #16]
   return(result);
 800440e:	693b      	ldr	r3, [r7, #16]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d1e5      	bne.n	80043e0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2220      	movs	r2, #32
 8004418:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2200      	movs	r2, #0
 8004420:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004422:	bf00      	nop
 8004424:	3754      	adds	r7, #84	@ 0x54
 8004426:	46bd      	mov	sp, r7
 8004428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442c:	4770      	bx	lr
	...

08004430 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004430:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004434:	b0c0      	sub	sp, #256	@ 0x100
 8004436:	af00      	add	r7, sp, #0
 8004438:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800443c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	691b      	ldr	r3, [r3, #16]
 8004444:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004448:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800444c:	68d9      	ldr	r1, [r3, #12]
 800444e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004452:	681a      	ldr	r2, [r3, #0]
 8004454:	ea40 0301 	orr.w	r3, r0, r1
 8004458:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800445a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800445e:	689a      	ldr	r2, [r3, #8]
 8004460:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004464:	691b      	ldr	r3, [r3, #16]
 8004466:	431a      	orrs	r2, r3
 8004468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800446c:	695b      	ldr	r3, [r3, #20]
 800446e:	431a      	orrs	r2, r3
 8004470:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004474:	69db      	ldr	r3, [r3, #28]
 8004476:	4313      	orrs	r3, r2
 8004478:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800447c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	68db      	ldr	r3, [r3, #12]
 8004484:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004488:	f021 010c 	bic.w	r1, r1, #12
 800448c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004496:	430b      	orrs	r3, r1
 8004498:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800449a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	695b      	ldr	r3, [r3, #20]
 80044a2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80044a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044aa:	6999      	ldr	r1, [r3, #24]
 80044ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	ea40 0301 	orr.w	r3, r0, r1
 80044b6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80044b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	4b8f      	ldr	r3, [pc, #572]	@ (80046fc <UART_SetConfig+0x2cc>)
 80044c0:	429a      	cmp	r2, r3
 80044c2:	d005      	beq.n	80044d0 <UART_SetConfig+0xa0>
 80044c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044c8:	681a      	ldr	r2, [r3, #0]
 80044ca:	4b8d      	ldr	r3, [pc, #564]	@ (8004700 <UART_SetConfig+0x2d0>)
 80044cc:	429a      	cmp	r2, r3
 80044ce:	d104      	bne.n	80044da <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80044d0:	f7fe fa08 	bl	80028e4 <HAL_RCC_GetPCLK2Freq>
 80044d4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80044d8:	e003      	b.n	80044e2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80044da:	f7fe f9ef 	bl	80028bc <HAL_RCC_GetPCLK1Freq>
 80044de:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80044e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044e6:	69db      	ldr	r3, [r3, #28]
 80044e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044ec:	f040 810c 	bne.w	8004708 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80044f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80044f4:	2200      	movs	r2, #0
 80044f6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80044fa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80044fe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004502:	4622      	mov	r2, r4
 8004504:	462b      	mov	r3, r5
 8004506:	1891      	adds	r1, r2, r2
 8004508:	65b9      	str	r1, [r7, #88]	@ 0x58
 800450a:	415b      	adcs	r3, r3
 800450c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800450e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004512:	4621      	mov	r1, r4
 8004514:	eb12 0801 	adds.w	r8, r2, r1
 8004518:	4629      	mov	r1, r5
 800451a:	eb43 0901 	adc.w	r9, r3, r1
 800451e:	f04f 0200 	mov.w	r2, #0
 8004522:	f04f 0300 	mov.w	r3, #0
 8004526:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800452a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800452e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004532:	4690      	mov	r8, r2
 8004534:	4699      	mov	r9, r3
 8004536:	4623      	mov	r3, r4
 8004538:	eb18 0303 	adds.w	r3, r8, r3
 800453c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004540:	462b      	mov	r3, r5
 8004542:	eb49 0303 	adc.w	r3, r9, r3
 8004546:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800454a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	2200      	movs	r2, #0
 8004552:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004556:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800455a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800455e:	460b      	mov	r3, r1
 8004560:	18db      	adds	r3, r3, r3
 8004562:	653b      	str	r3, [r7, #80]	@ 0x50
 8004564:	4613      	mov	r3, r2
 8004566:	eb42 0303 	adc.w	r3, r2, r3
 800456a:	657b      	str	r3, [r7, #84]	@ 0x54
 800456c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004570:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004574:	f7fc fb20 	bl	8000bb8 <__aeabi_uldivmod>
 8004578:	4602      	mov	r2, r0
 800457a:	460b      	mov	r3, r1
 800457c:	4b61      	ldr	r3, [pc, #388]	@ (8004704 <UART_SetConfig+0x2d4>)
 800457e:	fba3 2302 	umull	r2, r3, r3, r2
 8004582:	095b      	lsrs	r3, r3, #5
 8004584:	011c      	lsls	r4, r3, #4
 8004586:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800458a:	2200      	movs	r2, #0
 800458c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004590:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004594:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004598:	4642      	mov	r2, r8
 800459a:	464b      	mov	r3, r9
 800459c:	1891      	adds	r1, r2, r2
 800459e:	64b9      	str	r1, [r7, #72]	@ 0x48
 80045a0:	415b      	adcs	r3, r3
 80045a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80045a4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80045a8:	4641      	mov	r1, r8
 80045aa:	eb12 0a01 	adds.w	sl, r2, r1
 80045ae:	4649      	mov	r1, r9
 80045b0:	eb43 0b01 	adc.w	fp, r3, r1
 80045b4:	f04f 0200 	mov.w	r2, #0
 80045b8:	f04f 0300 	mov.w	r3, #0
 80045bc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80045c0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80045c4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80045c8:	4692      	mov	sl, r2
 80045ca:	469b      	mov	fp, r3
 80045cc:	4643      	mov	r3, r8
 80045ce:	eb1a 0303 	adds.w	r3, sl, r3
 80045d2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80045d6:	464b      	mov	r3, r9
 80045d8:	eb4b 0303 	adc.w	r3, fp, r3
 80045dc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80045e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	2200      	movs	r2, #0
 80045e8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80045ec:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80045f0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80045f4:	460b      	mov	r3, r1
 80045f6:	18db      	adds	r3, r3, r3
 80045f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80045fa:	4613      	mov	r3, r2
 80045fc:	eb42 0303 	adc.w	r3, r2, r3
 8004600:	647b      	str	r3, [r7, #68]	@ 0x44
 8004602:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004606:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800460a:	f7fc fad5 	bl	8000bb8 <__aeabi_uldivmod>
 800460e:	4602      	mov	r2, r0
 8004610:	460b      	mov	r3, r1
 8004612:	4611      	mov	r1, r2
 8004614:	4b3b      	ldr	r3, [pc, #236]	@ (8004704 <UART_SetConfig+0x2d4>)
 8004616:	fba3 2301 	umull	r2, r3, r3, r1
 800461a:	095b      	lsrs	r3, r3, #5
 800461c:	2264      	movs	r2, #100	@ 0x64
 800461e:	fb02 f303 	mul.w	r3, r2, r3
 8004622:	1acb      	subs	r3, r1, r3
 8004624:	00db      	lsls	r3, r3, #3
 8004626:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800462a:	4b36      	ldr	r3, [pc, #216]	@ (8004704 <UART_SetConfig+0x2d4>)
 800462c:	fba3 2302 	umull	r2, r3, r3, r2
 8004630:	095b      	lsrs	r3, r3, #5
 8004632:	005b      	lsls	r3, r3, #1
 8004634:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004638:	441c      	add	r4, r3
 800463a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800463e:	2200      	movs	r2, #0
 8004640:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004644:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004648:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800464c:	4642      	mov	r2, r8
 800464e:	464b      	mov	r3, r9
 8004650:	1891      	adds	r1, r2, r2
 8004652:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004654:	415b      	adcs	r3, r3
 8004656:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004658:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800465c:	4641      	mov	r1, r8
 800465e:	1851      	adds	r1, r2, r1
 8004660:	6339      	str	r1, [r7, #48]	@ 0x30
 8004662:	4649      	mov	r1, r9
 8004664:	414b      	adcs	r3, r1
 8004666:	637b      	str	r3, [r7, #52]	@ 0x34
 8004668:	f04f 0200 	mov.w	r2, #0
 800466c:	f04f 0300 	mov.w	r3, #0
 8004670:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004674:	4659      	mov	r1, fp
 8004676:	00cb      	lsls	r3, r1, #3
 8004678:	4651      	mov	r1, sl
 800467a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800467e:	4651      	mov	r1, sl
 8004680:	00ca      	lsls	r2, r1, #3
 8004682:	4610      	mov	r0, r2
 8004684:	4619      	mov	r1, r3
 8004686:	4603      	mov	r3, r0
 8004688:	4642      	mov	r2, r8
 800468a:	189b      	adds	r3, r3, r2
 800468c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004690:	464b      	mov	r3, r9
 8004692:	460a      	mov	r2, r1
 8004694:	eb42 0303 	adc.w	r3, r2, r3
 8004698:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800469c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	2200      	movs	r2, #0
 80046a4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80046a8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80046ac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80046b0:	460b      	mov	r3, r1
 80046b2:	18db      	adds	r3, r3, r3
 80046b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80046b6:	4613      	mov	r3, r2
 80046b8:	eb42 0303 	adc.w	r3, r2, r3
 80046bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046be:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80046c2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80046c6:	f7fc fa77 	bl	8000bb8 <__aeabi_uldivmod>
 80046ca:	4602      	mov	r2, r0
 80046cc:	460b      	mov	r3, r1
 80046ce:	4b0d      	ldr	r3, [pc, #52]	@ (8004704 <UART_SetConfig+0x2d4>)
 80046d0:	fba3 1302 	umull	r1, r3, r3, r2
 80046d4:	095b      	lsrs	r3, r3, #5
 80046d6:	2164      	movs	r1, #100	@ 0x64
 80046d8:	fb01 f303 	mul.w	r3, r1, r3
 80046dc:	1ad3      	subs	r3, r2, r3
 80046de:	00db      	lsls	r3, r3, #3
 80046e0:	3332      	adds	r3, #50	@ 0x32
 80046e2:	4a08      	ldr	r2, [pc, #32]	@ (8004704 <UART_SetConfig+0x2d4>)
 80046e4:	fba2 2303 	umull	r2, r3, r2, r3
 80046e8:	095b      	lsrs	r3, r3, #5
 80046ea:	f003 0207 	and.w	r2, r3, #7
 80046ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4422      	add	r2, r4
 80046f6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80046f8:	e106      	b.n	8004908 <UART_SetConfig+0x4d8>
 80046fa:	bf00      	nop
 80046fc:	40011000 	.word	0x40011000
 8004700:	40011400 	.word	0x40011400
 8004704:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004708:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800470c:	2200      	movs	r2, #0
 800470e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004712:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004716:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800471a:	4642      	mov	r2, r8
 800471c:	464b      	mov	r3, r9
 800471e:	1891      	adds	r1, r2, r2
 8004720:	6239      	str	r1, [r7, #32]
 8004722:	415b      	adcs	r3, r3
 8004724:	627b      	str	r3, [r7, #36]	@ 0x24
 8004726:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800472a:	4641      	mov	r1, r8
 800472c:	1854      	adds	r4, r2, r1
 800472e:	4649      	mov	r1, r9
 8004730:	eb43 0501 	adc.w	r5, r3, r1
 8004734:	f04f 0200 	mov.w	r2, #0
 8004738:	f04f 0300 	mov.w	r3, #0
 800473c:	00eb      	lsls	r3, r5, #3
 800473e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004742:	00e2      	lsls	r2, r4, #3
 8004744:	4614      	mov	r4, r2
 8004746:	461d      	mov	r5, r3
 8004748:	4643      	mov	r3, r8
 800474a:	18e3      	adds	r3, r4, r3
 800474c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004750:	464b      	mov	r3, r9
 8004752:	eb45 0303 	adc.w	r3, r5, r3
 8004756:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800475a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	2200      	movs	r2, #0
 8004762:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004766:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800476a:	f04f 0200 	mov.w	r2, #0
 800476e:	f04f 0300 	mov.w	r3, #0
 8004772:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004776:	4629      	mov	r1, r5
 8004778:	008b      	lsls	r3, r1, #2
 800477a:	4621      	mov	r1, r4
 800477c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004780:	4621      	mov	r1, r4
 8004782:	008a      	lsls	r2, r1, #2
 8004784:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004788:	f7fc fa16 	bl	8000bb8 <__aeabi_uldivmod>
 800478c:	4602      	mov	r2, r0
 800478e:	460b      	mov	r3, r1
 8004790:	4b60      	ldr	r3, [pc, #384]	@ (8004914 <UART_SetConfig+0x4e4>)
 8004792:	fba3 2302 	umull	r2, r3, r3, r2
 8004796:	095b      	lsrs	r3, r3, #5
 8004798:	011c      	lsls	r4, r3, #4
 800479a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800479e:	2200      	movs	r2, #0
 80047a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80047a4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80047a8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80047ac:	4642      	mov	r2, r8
 80047ae:	464b      	mov	r3, r9
 80047b0:	1891      	adds	r1, r2, r2
 80047b2:	61b9      	str	r1, [r7, #24]
 80047b4:	415b      	adcs	r3, r3
 80047b6:	61fb      	str	r3, [r7, #28]
 80047b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80047bc:	4641      	mov	r1, r8
 80047be:	1851      	adds	r1, r2, r1
 80047c0:	6139      	str	r1, [r7, #16]
 80047c2:	4649      	mov	r1, r9
 80047c4:	414b      	adcs	r3, r1
 80047c6:	617b      	str	r3, [r7, #20]
 80047c8:	f04f 0200 	mov.w	r2, #0
 80047cc:	f04f 0300 	mov.w	r3, #0
 80047d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80047d4:	4659      	mov	r1, fp
 80047d6:	00cb      	lsls	r3, r1, #3
 80047d8:	4651      	mov	r1, sl
 80047da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80047de:	4651      	mov	r1, sl
 80047e0:	00ca      	lsls	r2, r1, #3
 80047e2:	4610      	mov	r0, r2
 80047e4:	4619      	mov	r1, r3
 80047e6:	4603      	mov	r3, r0
 80047e8:	4642      	mov	r2, r8
 80047ea:	189b      	adds	r3, r3, r2
 80047ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80047f0:	464b      	mov	r3, r9
 80047f2:	460a      	mov	r2, r1
 80047f4:	eb42 0303 	adc.w	r3, r2, r3
 80047f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80047fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	2200      	movs	r2, #0
 8004804:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004806:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004808:	f04f 0200 	mov.w	r2, #0
 800480c:	f04f 0300 	mov.w	r3, #0
 8004810:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004814:	4649      	mov	r1, r9
 8004816:	008b      	lsls	r3, r1, #2
 8004818:	4641      	mov	r1, r8
 800481a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800481e:	4641      	mov	r1, r8
 8004820:	008a      	lsls	r2, r1, #2
 8004822:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004826:	f7fc f9c7 	bl	8000bb8 <__aeabi_uldivmod>
 800482a:	4602      	mov	r2, r0
 800482c:	460b      	mov	r3, r1
 800482e:	4611      	mov	r1, r2
 8004830:	4b38      	ldr	r3, [pc, #224]	@ (8004914 <UART_SetConfig+0x4e4>)
 8004832:	fba3 2301 	umull	r2, r3, r3, r1
 8004836:	095b      	lsrs	r3, r3, #5
 8004838:	2264      	movs	r2, #100	@ 0x64
 800483a:	fb02 f303 	mul.w	r3, r2, r3
 800483e:	1acb      	subs	r3, r1, r3
 8004840:	011b      	lsls	r3, r3, #4
 8004842:	3332      	adds	r3, #50	@ 0x32
 8004844:	4a33      	ldr	r2, [pc, #204]	@ (8004914 <UART_SetConfig+0x4e4>)
 8004846:	fba2 2303 	umull	r2, r3, r2, r3
 800484a:	095b      	lsrs	r3, r3, #5
 800484c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004850:	441c      	add	r4, r3
 8004852:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004856:	2200      	movs	r2, #0
 8004858:	673b      	str	r3, [r7, #112]	@ 0x70
 800485a:	677a      	str	r2, [r7, #116]	@ 0x74
 800485c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004860:	4642      	mov	r2, r8
 8004862:	464b      	mov	r3, r9
 8004864:	1891      	adds	r1, r2, r2
 8004866:	60b9      	str	r1, [r7, #8]
 8004868:	415b      	adcs	r3, r3
 800486a:	60fb      	str	r3, [r7, #12]
 800486c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004870:	4641      	mov	r1, r8
 8004872:	1851      	adds	r1, r2, r1
 8004874:	6039      	str	r1, [r7, #0]
 8004876:	4649      	mov	r1, r9
 8004878:	414b      	adcs	r3, r1
 800487a:	607b      	str	r3, [r7, #4]
 800487c:	f04f 0200 	mov.w	r2, #0
 8004880:	f04f 0300 	mov.w	r3, #0
 8004884:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004888:	4659      	mov	r1, fp
 800488a:	00cb      	lsls	r3, r1, #3
 800488c:	4651      	mov	r1, sl
 800488e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004892:	4651      	mov	r1, sl
 8004894:	00ca      	lsls	r2, r1, #3
 8004896:	4610      	mov	r0, r2
 8004898:	4619      	mov	r1, r3
 800489a:	4603      	mov	r3, r0
 800489c:	4642      	mov	r2, r8
 800489e:	189b      	adds	r3, r3, r2
 80048a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80048a2:	464b      	mov	r3, r9
 80048a4:	460a      	mov	r2, r1
 80048a6:	eb42 0303 	adc.w	r3, r2, r3
 80048aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80048ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	2200      	movs	r2, #0
 80048b4:	663b      	str	r3, [r7, #96]	@ 0x60
 80048b6:	667a      	str	r2, [r7, #100]	@ 0x64
 80048b8:	f04f 0200 	mov.w	r2, #0
 80048bc:	f04f 0300 	mov.w	r3, #0
 80048c0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80048c4:	4649      	mov	r1, r9
 80048c6:	008b      	lsls	r3, r1, #2
 80048c8:	4641      	mov	r1, r8
 80048ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80048ce:	4641      	mov	r1, r8
 80048d0:	008a      	lsls	r2, r1, #2
 80048d2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80048d6:	f7fc f96f 	bl	8000bb8 <__aeabi_uldivmod>
 80048da:	4602      	mov	r2, r0
 80048dc:	460b      	mov	r3, r1
 80048de:	4b0d      	ldr	r3, [pc, #52]	@ (8004914 <UART_SetConfig+0x4e4>)
 80048e0:	fba3 1302 	umull	r1, r3, r3, r2
 80048e4:	095b      	lsrs	r3, r3, #5
 80048e6:	2164      	movs	r1, #100	@ 0x64
 80048e8:	fb01 f303 	mul.w	r3, r1, r3
 80048ec:	1ad3      	subs	r3, r2, r3
 80048ee:	011b      	lsls	r3, r3, #4
 80048f0:	3332      	adds	r3, #50	@ 0x32
 80048f2:	4a08      	ldr	r2, [pc, #32]	@ (8004914 <UART_SetConfig+0x4e4>)
 80048f4:	fba2 2303 	umull	r2, r3, r2, r3
 80048f8:	095b      	lsrs	r3, r3, #5
 80048fa:	f003 020f 	and.w	r2, r3, #15
 80048fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4422      	add	r2, r4
 8004906:	609a      	str	r2, [r3, #8]
}
 8004908:	bf00      	nop
 800490a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800490e:	46bd      	mov	sp, r7
 8004910:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004914:	51eb851f 	.word	0x51eb851f

08004918 <__cvt>:
 8004918:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800491c:	ec57 6b10 	vmov	r6, r7, d0
 8004920:	2f00      	cmp	r7, #0
 8004922:	460c      	mov	r4, r1
 8004924:	4619      	mov	r1, r3
 8004926:	463b      	mov	r3, r7
 8004928:	bfbb      	ittet	lt
 800492a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800492e:	461f      	movlt	r7, r3
 8004930:	2300      	movge	r3, #0
 8004932:	232d      	movlt	r3, #45	@ 0x2d
 8004934:	700b      	strb	r3, [r1, #0]
 8004936:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004938:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800493c:	4691      	mov	r9, r2
 800493e:	f023 0820 	bic.w	r8, r3, #32
 8004942:	bfbc      	itt	lt
 8004944:	4632      	movlt	r2, r6
 8004946:	4616      	movlt	r6, r2
 8004948:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800494c:	d005      	beq.n	800495a <__cvt+0x42>
 800494e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004952:	d100      	bne.n	8004956 <__cvt+0x3e>
 8004954:	3401      	adds	r4, #1
 8004956:	2102      	movs	r1, #2
 8004958:	e000      	b.n	800495c <__cvt+0x44>
 800495a:	2103      	movs	r1, #3
 800495c:	ab03      	add	r3, sp, #12
 800495e:	9301      	str	r3, [sp, #4]
 8004960:	ab02      	add	r3, sp, #8
 8004962:	9300      	str	r3, [sp, #0]
 8004964:	ec47 6b10 	vmov	d0, r6, r7
 8004968:	4653      	mov	r3, sl
 800496a:	4622      	mov	r2, r4
 800496c:	f000 fe5c 	bl	8005628 <_dtoa_r>
 8004970:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004974:	4605      	mov	r5, r0
 8004976:	d119      	bne.n	80049ac <__cvt+0x94>
 8004978:	f019 0f01 	tst.w	r9, #1
 800497c:	d00e      	beq.n	800499c <__cvt+0x84>
 800497e:	eb00 0904 	add.w	r9, r0, r4
 8004982:	2200      	movs	r2, #0
 8004984:	2300      	movs	r3, #0
 8004986:	4630      	mov	r0, r6
 8004988:	4639      	mov	r1, r7
 800498a:	f7fc f8a5 	bl	8000ad8 <__aeabi_dcmpeq>
 800498e:	b108      	cbz	r0, 8004994 <__cvt+0x7c>
 8004990:	f8cd 900c 	str.w	r9, [sp, #12]
 8004994:	2230      	movs	r2, #48	@ 0x30
 8004996:	9b03      	ldr	r3, [sp, #12]
 8004998:	454b      	cmp	r3, r9
 800499a:	d31e      	bcc.n	80049da <__cvt+0xc2>
 800499c:	9b03      	ldr	r3, [sp, #12]
 800499e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80049a0:	1b5b      	subs	r3, r3, r5
 80049a2:	4628      	mov	r0, r5
 80049a4:	6013      	str	r3, [r2, #0]
 80049a6:	b004      	add	sp, #16
 80049a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049ac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80049b0:	eb00 0904 	add.w	r9, r0, r4
 80049b4:	d1e5      	bne.n	8004982 <__cvt+0x6a>
 80049b6:	7803      	ldrb	r3, [r0, #0]
 80049b8:	2b30      	cmp	r3, #48	@ 0x30
 80049ba:	d10a      	bne.n	80049d2 <__cvt+0xba>
 80049bc:	2200      	movs	r2, #0
 80049be:	2300      	movs	r3, #0
 80049c0:	4630      	mov	r0, r6
 80049c2:	4639      	mov	r1, r7
 80049c4:	f7fc f888 	bl	8000ad8 <__aeabi_dcmpeq>
 80049c8:	b918      	cbnz	r0, 80049d2 <__cvt+0xba>
 80049ca:	f1c4 0401 	rsb	r4, r4, #1
 80049ce:	f8ca 4000 	str.w	r4, [sl]
 80049d2:	f8da 3000 	ldr.w	r3, [sl]
 80049d6:	4499      	add	r9, r3
 80049d8:	e7d3      	b.n	8004982 <__cvt+0x6a>
 80049da:	1c59      	adds	r1, r3, #1
 80049dc:	9103      	str	r1, [sp, #12]
 80049de:	701a      	strb	r2, [r3, #0]
 80049e0:	e7d9      	b.n	8004996 <__cvt+0x7e>

080049e2 <__exponent>:
 80049e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80049e4:	2900      	cmp	r1, #0
 80049e6:	bfba      	itte	lt
 80049e8:	4249      	neglt	r1, r1
 80049ea:	232d      	movlt	r3, #45	@ 0x2d
 80049ec:	232b      	movge	r3, #43	@ 0x2b
 80049ee:	2909      	cmp	r1, #9
 80049f0:	7002      	strb	r2, [r0, #0]
 80049f2:	7043      	strb	r3, [r0, #1]
 80049f4:	dd29      	ble.n	8004a4a <__exponent+0x68>
 80049f6:	f10d 0307 	add.w	r3, sp, #7
 80049fa:	461d      	mov	r5, r3
 80049fc:	270a      	movs	r7, #10
 80049fe:	461a      	mov	r2, r3
 8004a00:	fbb1 f6f7 	udiv	r6, r1, r7
 8004a04:	fb07 1416 	mls	r4, r7, r6, r1
 8004a08:	3430      	adds	r4, #48	@ 0x30
 8004a0a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004a0e:	460c      	mov	r4, r1
 8004a10:	2c63      	cmp	r4, #99	@ 0x63
 8004a12:	f103 33ff 	add.w	r3, r3, #4294967295
 8004a16:	4631      	mov	r1, r6
 8004a18:	dcf1      	bgt.n	80049fe <__exponent+0x1c>
 8004a1a:	3130      	adds	r1, #48	@ 0x30
 8004a1c:	1e94      	subs	r4, r2, #2
 8004a1e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004a22:	1c41      	adds	r1, r0, #1
 8004a24:	4623      	mov	r3, r4
 8004a26:	42ab      	cmp	r3, r5
 8004a28:	d30a      	bcc.n	8004a40 <__exponent+0x5e>
 8004a2a:	f10d 0309 	add.w	r3, sp, #9
 8004a2e:	1a9b      	subs	r3, r3, r2
 8004a30:	42ac      	cmp	r4, r5
 8004a32:	bf88      	it	hi
 8004a34:	2300      	movhi	r3, #0
 8004a36:	3302      	adds	r3, #2
 8004a38:	4403      	add	r3, r0
 8004a3a:	1a18      	subs	r0, r3, r0
 8004a3c:	b003      	add	sp, #12
 8004a3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a40:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004a44:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004a48:	e7ed      	b.n	8004a26 <__exponent+0x44>
 8004a4a:	2330      	movs	r3, #48	@ 0x30
 8004a4c:	3130      	adds	r1, #48	@ 0x30
 8004a4e:	7083      	strb	r3, [r0, #2]
 8004a50:	70c1      	strb	r1, [r0, #3]
 8004a52:	1d03      	adds	r3, r0, #4
 8004a54:	e7f1      	b.n	8004a3a <__exponent+0x58>
	...

08004a58 <_printf_float>:
 8004a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a5c:	b08d      	sub	sp, #52	@ 0x34
 8004a5e:	460c      	mov	r4, r1
 8004a60:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004a64:	4616      	mov	r6, r2
 8004a66:	461f      	mov	r7, r3
 8004a68:	4605      	mov	r5, r0
 8004a6a:	f000 fcdb 	bl	8005424 <_localeconv_r>
 8004a6e:	6803      	ldr	r3, [r0, #0]
 8004a70:	9304      	str	r3, [sp, #16]
 8004a72:	4618      	mov	r0, r3
 8004a74:	f7fb fc04 	bl	8000280 <strlen>
 8004a78:	2300      	movs	r3, #0
 8004a7a:	930a      	str	r3, [sp, #40]	@ 0x28
 8004a7c:	f8d8 3000 	ldr.w	r3, [r8]
 8004a80:	9005      	str	r0, [sp, #20]
 8004a82:	3307      	adds	r3, #7
 8004a84:	f023 0307 	bic.w	r3, r3, #7
 8004a88:	f103 0208 	add.w	r2, r3, #8
 8004a8c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004a90:	f8d4 b000 	ldr.w	fp, [r4]
 8004a94:	f8c8 2000 	str.w	r2, [r8]
 8004a98:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004a9c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004aa0:	9307      	str	r3, [sp, #28]
 8004aa2:	f8cd 8018 	str.w	r8, [sp, #24]
 8004aa6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004aaa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004aae:	4b9c      	ldr	r3, [pc, #624]	@ (8004d20 <_printf_float+0x2c8>)
 8004ab0:	f04f 32ff 	mov.w	r2, #4294967295
 8004ab4:	f7fc f842 	bl	8000b3c <__aeabi_dcmpun>
 8004ab8:	bb70      	cbnz	r0, 8004b18 <_printf_float+0xc0>
 8004aba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004abe:	4b98      	ldr	r3, [pc, #608]	@ (8004d20 <_printf_float+0x2c8>)
 8004ac0:	f04f 32ff 	mov.w	r2, #4294967295
 8004ac4:	f7fc f81c 	bl	8000b00 <__aeabi_dcmple>
 8004ac8:	bb30      	cbnz	r0, 8004b18 <_printf_float+0xc0>
 8004aca:	2200      	movs	r2, #0
 8004acc:	2300      	movs	r3, #0
 8004ace:	4640      	mov	r0, r8
 8004ad0:	4649      	mov	r1, r9
 8004ad2:	f7fc f80b 	bl	8000aec <__aeabi_dcmplt>
 8004ad6:	b110      	cbz	r0, 8004ade <_printf_float+0x86>
 8004ad8:	232d      	movs	r3, #45	@ 0x2d
 8004ada:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ade:	4a91      	ldr	r2, [pc, #580]	@ (8004d24 <_printf_float+0x2cc>)
 8004ae0:	4b91      	ldr	r3, [pc, #580]	@ (8004d28 <_printf_float+0x2d0>)
 8004ae2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004ae6:	bf94      	ite	ls
 8004ae8:	4690      	movls	r8, r2
 8004aea:	4698      	movhi	r8, r3
 8004aec:	2303      	movs	r3, #3
 8004aee:	6123      	str	r3, [r4, #16]
 8004af0:	f02b 0304 	bic.w	r3, fp, #4
 8004af4:	6023      	str	r3, [r4, #0]
 8004af6:	f04f 0900 	mov.w	r9, #0
 8004afa:	9700      	str	r7, [sp, #0]
 8004afc:	4633      	mov	r3, r6
 8004afe:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004b00:	4621      	mov	r1, r4
 8004b02:	4628      	mov	r0, r5
 8004b04:	f000 f9d2 	bl	8004eac <_printf_common>
 8004b08:	3001      	adds	r0, #1
 8004b0a:	f040 808d 	bne.w	8004c28 <_printf_float+0x1d0>
 8004b0e:	f04f 30ff 	mov.w	r0, #4294967295
 8004b12:	b00d      	add	sp, #52	@ 0x34
 8004b14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b18:	4642      	mov	r2, r8
 8004b1a:	464b      	mov	r3, r9
 8004b1c:	4640      	mov	r0, r8
 8004b1e:	4649      	mov	r1, r9
 8004b20:	f7fc f80c 	bl	8000b3c <__aeabi_dcmpun>
 8004b24:	b140      	cbz	r0, 8004b38 <_printf_float+0xe0>
 8004b26:	464b      	mov	r3, r9
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	bfbc      	itt	lt
 8004b2c:	232d      	movlt	r3, #45	@ 0x2d
 8004b2e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004b32:	4a7e      	ldr	r2, [pc, #504]	@ (8004d2c <_printf_float+0x2d4>)
 8004b34:	4b7e      	ldr	r3, [pc, #504]	@ (8004d30 <_printf_float+0x2d8>)
 8004b36:	e7d4      	b.n	8004ae2 <_printf_float+0x8a>
 8004b38:	6863      	ldr	r3, [r4, #4]
 8004b3a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004b3e:	9206      	str	r2, [sp, #24]
 8004b40:	1c5a      	adds	r2, r3, #1
 8004b42:	d13b      	bne.n	8004bbc <_printf_float+0x164>
 8004b44:	2306      	movs	r3, #6
 8004b46:	6063      	str	r3, [r4, #4]
 8004b48:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	6022      	str	r2, [r4, #0]
 8004b50:	9303      	str	r3, [sp, #12]
 8004b52:	ab0a      	add	r3, sp, #40	@ 0x28
 8004b54:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004b58:	ab09      	add	r3, sp, #36	@ 0x24
 8004b5a:	9300      	str	r3, [sp, #0]
 8004b5c:	6861      	ldr	r1, [r4, #4]
 8004b5e:	ec49 8b10 	vmov	d0, r8, r9
 8004b62:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004b66:	4628      	mov	r0, r5
 8004b68:	f7ff fed6 	bl	8004918 <__cvt>
 8004b6c:	9b06      	ldr	r3, [sp, #24]
 8004b6e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004b70:	2b47      	cmp	r3, #71	@ 0x47
 8004b72:	4680      	mov	r8, r0
 8004b74:	d129      	bne.n	8004bca <_printf_float+0x172>
 8004b76:	1cc8      	adds	r0, r1, #3
 8004b78:	db02      	blt.n	8004b80 <_printf_float+0x128>
 8004b7a:	6863      	ldr	r3, [r4, #4]
 8004b7c:	4299      	cmp	r1, r3
 8004b7e:	dd41      	ble.n	8004c04 <_printf_float+0x1ac>
 8004b80:	f1aa 0a02 	sub.w	sl, sl, #2
 8004b84:	fa5f fa8a 	uxtb.w	sl, sl
 8004b88:	3901      	subs	r1, #1
 8004b8a:	4652      	mov	r2, sl
 8004b8c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004b90:	9109      	str	r1, [sp, #36]	@ 0x24
 8004b92:	f7ff ff26 	bl	80049e2 <__exponent>
 8004b96:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004b98:	1813      	adds	r3, r2, r0
 8004b9a:	2a01      	cmp	r2, #1
 8004b9c:	4681      	mov	r9, r0
 8004b9e:	6123      	str	r3, [r4, #16]
 8004ba0:	dc02      	bgt.n	8004ba8 <_printf_float+0x150>
 8004ba2:	6822      	ldr	r2, [r4, #0]
 8004ba4:	07d2      	lsls	r2, r2, #31
 8004ba6:	d501      	bpl.n	8004bac <_printf_float+0x154>
 8004ba8:	3301      	adds	r3, #1
 8004baa:	6123      	str	r3, [r4, #16]
 8004bac:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d0a2      	beq.n	8004afa <_printf_float+0xa2>
 8004bb4:	232d      	movs	r3, #45	@ 0x2d
 8004bb6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004bba:	e79e      	b.n	8004afa <_printf_float+0xa2>
 8004bbc:	9a06      	ldr	r2, [sp, #24]
 8004bbe:	2a47      	cmp	r2, #71	@ 0x47
 8004bc0:	d1c2      	bne.n	8004b48 <_printf_float+0xf0>
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d1c0      	bne.n	8004b48 <_printf_float+0xf0>
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	e7bd      	b.n	8004b46 <_printf_float+0xee>
 8004bca:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004bce:	d9db      	bls.n	8004b88 <_printf_float+0x130>
 8004bd0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004bd4:	d118      	bne.n	8004c08 <_printf_float+0x1b0>
 8004bd6:	2900      	cmp	r1, #0
 8004bd8:	6863      	ldr	r3, [r4, #4]
 8004bda:	dd0b      	ble.n	8004bf4 <_printf_float+0x19c>
 8004bdc:	6121      	str	r1, [r4, #16]
 8004bde:	b913      	cbnz	r3, 8004be6 <_printf_float+0x18e>
 8004be0:	6822      	ldr	r2, [r4, #0]
 8004be2:	07d0      	lsls	r0, r2, #31
 8004be4:	d502      	bpl.n	8004bec <_printf_float+0x194>
 8004be6:	3301      	adds	r3, #1
 8004be8:	440b      	add	r3, r1
 8004bea:	6123      	str	r3, [r4, #16]
 8004bec:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004bee:	f04f 0900 	mov.w	r9, #0
 8004bf2:	e7db      	b.n	8004bac <_printf_float+0x154>
 8004bf4:	b913      	cbnz	r3, 8004bfc <_printf_float+0x1a4>
 8004bf6:	6822      	ldr	r2, [r4, #0]
 8004bf8:	07d2      	lsls	r2, r2, #31
 8004bfa:	d501      	bpl.n	8004c00 <_printf_float+0x1a8>
 8004bfc:	3302      	adds	r3, #2
 8004bfe:	e7f4      	b.n	8004bea <_printf_float+0x192>
 8004c00:	2301      	movs	r3, #1
 8004c02:	e7f2      	b.n	8004bea <_printf_float+0x192>
 8004c04:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004c08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c0a:	4299      	cmp	r1, r3
 8004c0c:	db05      	blt.n	8004c1a <_printf_float+0x1c2>
 8004c0e:	6823      	ldr	r3, [r4, #0]
 8004c10:	6121      	str	r1, [r4, #16]
 8004c12:	07d8      	lsls	r0, r3, #31
 8004c14:	d5ea      	bpl.n	8004bec <_printf_float+0x194>
 8004c16:	1c4b      	adds	r3, r1, #1
 8004c18:	e7e7      	b.n	8004bea <_printf_float+0x192>
 8004c1a:	2900      	cmp	r1, #0
 8004c1c:	bfd4      	ite	le
 8004c1e:	f1c1 0202 	rsble	r2, r1, #2
 8004c22:	2201      	movgt	r2, #1
 8004c24:	4413      	add	r3, r2
 8004c26:	e7e0      	b.n	8004bea <_printf_float+0x192>
 8004c28:	6823      	ldr	r3, [r4, #0]
 8004c2a:	055a      	lsls	r2, r3, #21
 8004c2c:	d407      	bmi.n	8004c3e <_printf_float+0x1e6>
 8004c2e:	6923      	ldr	r3, [r4, #16]
 8004c30:	4642      	mov	r2, r8
 8004c32:	4631      	mov	r1, r6
 8004c34:	4628      	mov	r0, r5
 8004c36:	47b8      	blx	r7
 8004c38:	3001      	adds	r0, #1
 8004c3a:	d12b      	bne.n	8004c94 <_printf_float+0x23c>
 8004c3c:	e767      	b.n	8004b0e <_printf_float+0xb6>
 8004c3e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004c42:	f240 80dd 	bls.w	8004e00 <_printf_float+0x3a8>
 8004c46:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	f7fb ff43 	bl	8000ad8 <__aeabi_dcmpeq>
 8004c52:	2800      	cmp	r0, #0
 8004c54:	d033      	beq.n	8004cbe <_printf_float+0x266>
 8004c56:	4a37      	ldr	r2, [pc, #220]	@ (8004d34 <_printf_float+0x2dc>)
 8004c58:	2301      	movs	r3, #1
 8004c5a:	4631      	mov	r1, r6
 8004c5c:	4628      	mov	r0, r5
 8004c5e:	47b8      	blx	r7
 8004c60:	3001      	adds	r0, #1
 8004c62:	f43f af54 	beq.w	8004b0e <_printf_float+0xb6>
 8004c66:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004c6a:	4543      	cmp	r3, r8
 8004c6c:	db02      	blt.n	8004c74 <_printf_float+0x21c>
 8004c6e:	6823      	ldr	r3, [r4, #0]
 8004c70:	07d8      	lsls	r0, r3, #31
 8004c72:	d50f      	bpl.n	8004c94 <_printf_float+0x23c>
 8004c74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c78:	4631      	mov	r1, r6
 8004c7a:	4628      	mov	r0, r5
 8004c7c:	47b8      	blx	r7
 8004c7e:	3001      	adds	r0, #1
 8004c80:	f43f af45 	beq.w	8004b0e <_printf_float+0xb6>
 8004c84:	f04f 0900 	mov.w	r9, #0
 8004c88:	f108 38ff 	add.w	r8, r8, #4294967295
 8004c8c:	f104 0a1a 	add.w	sl, r4, #26
 8004c90:	45c8      	cmp	r8, r9
 8004c92:	dc09      	bgt.n	8004ca8 <_printf_float+0x250>
 8004c94:	6823      	ldr	r3, [r4, #0]
 8004c96:	079b      	lsls	r3, r3, #30
 8004c98:	f100 8103 	bmi.w	8004ea2 <_printf_float+0x44a>
 8004c9c:	68e0      	ldr	r0, [r4, #12]
 8004c9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004ca0:	4298      	cmp	r0, r3
 8004ca2:	bfb8      	it	lt
 8004ca4:	4618      	movlt	r0, r3
 8004ca6:	e734      	b.n	8004b12 <_printf_float+0xba>
 8004ca8:	2301      	movs	r3, #1
 8004caa:	4652      	mov	r2, sl
 8004cac:	4631      	mov	r1, r6
 8004cae:	4628      	mov	r0, r5
 8004cb0:	47b8      	blx	r7
 8004cb2:	3001      	adds	r0, #1
 8004cb4:	f43f af2b 	beq.w	8004b0e <_printf_float+0xb6>
 8004cb8:	f109 0901 	add.w	r9, r9, #1
 8004cbc:	e7e8      	b.n	8004c90 <_printf_float+0x238>
 8004cbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	dc39      	bgt.n	8004d38 <_printf_float+0x2e0>
 8004cc4:	4a1b      	ldr	r2, [pc, #108]	@ (8004d34 <_printf_float+0x2dc>)
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	4631      	mov	r1, r6
 8004cca:	4628      	mov	r0, r5
 8004ccc:	47b8      	blx	r7
 8004cce:	3001      	adds	r0, #1
 8004cd0:	f43f af1d 	beq.w	8004b0e <_printf_float+0xb6>
 8004cd4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004cd8:	ea59 0303 	orrs.w	r3, r9, r3
 8004cdc:	d102      	bne.n	8004ce4 <_printf_float+0x28c>
 8004cde:	6823      	ldr	r3, [r4, #0]
 8004ce0:	07d9      	lsls	r1, r3, #31
 8004ce2:	d5d7      	bpl.n	8004c94 <_printf_float+0x23c>
 8004ce4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004ce8:	4631      	mov	r1, r6
 8004cea:	4628      	mov	r0, r5
 8004cec:	47b8      	blx	r7
 8004cee:	3001      	adds	r0, #1
 8004cf0:	f43f af0d 	beq.w	8004b0e <_printf_float+0xb6>
 8004cf4:	f04f 0a00 	mov.w	sl, #0
 8004cf8:	f104 0b1a 	add.w	fp, r4, #26
 8004cfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004cfe:	425b      	negs	r3, r3
 8004d00:	4553      	cmp	r3, sl
 8004d02:	dc01      	bgt.n	8004d08 <_printf_float+0x2b0>
 8004d04:	464b      	mov	r3, r9
 8004d06:	e793      	b.n	8004c30 <_printf_float+0x1d8>
 8004d08:	2301      	movs	r3, #1
 8004d0a:	465a      	mov	r2, fp
 8004d0c:	4631      	mov	r1, r6
 8004d0e:	4628      	mov	r0, r5
 8004d10:	47b8      	blx	r7
 8004d12:	3001      	adds	r0, #1
 8004d14:	f43f aefb 	beq.w	8004b0e <_printf_float+0xb6>
 8004d18:	f10a 0a01 	add.w	sl, sl, #1
 8004d1c:	e7ee      	b.n	8004cfc <_printf_float+0x2a4>
 8004d1e:	bf00      	nop
 8004d20:	7fefffff 	.word	0x7fefffff
 8004d24:	08007814 	.word	0x08007814
 8004d28:	08007818 	.word	0x08007818
 8004d2c:	0800781c 	.word	0x0800781c
 8004d30:	08007820 	.word	0x08007820
 8004d34:	08007824 	.word	0x08007824
 8004d38:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004d3a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004d3e:	4553      	cmp	r3, sl
 8004d40:	bfa8      	it	ge
 8004d42:	4653      	movge	r3, sl
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	4699      	mov	r9, r3
 8004d48:	dc36      	bgt.n	8004db8 <_printf_float+0x360>
 8004d4a:	f04f 0b00 	mov.w	fp, #0
 8004d4e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004d52:	f104 021a 	add.w	r2, r4, #26
 8004d56:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004d58:	9306      	str	r3, [sp, #24]
 8004d5a:	eba3 0309 	sub.w	r3, r3, r9
 8004d5e:	455b      	cmp	r3, fp
 8004d60:	dc31      	bgt.n	8004dc6 <_printf_float+0x36e>
 8004d62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d64:	459a      	cmp	sl, r3
 8004d66:	dc3a      	bgt.n	8004dde <_printf_float+0x386>
 8004d68:	6823      	ldr	r3, [r4, #0]
 8004d6a:	07da      	lsls	r2, r3, #31
 8004d6c:	d437      	bmi.n	8004dde <_printf_float+0x386>
 8004d6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d70:	ebaa 0903 	sub.w	r9, sl, r3
 8004d74:	9b06      	ldr	r3, [sp, #24]
 8004d76:	ebaa 0303 	sub.w	r3, sl, r3
 8004d7a:	4599      	cmp	r9, r3
 8004d7c:	bfa8      	it	ge
 8004d7e:	4699      	movge	r9, r3
 8004d80:	f1b9 0f00 	cmp.w	r9, #0
 8004d84:	dc33      	bgt.n	8004dee <_printf_float+0x396>
 8004d86:	f04f 0800 	mov.w	r8, #0
 8004d8a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004d8e:	f104 0b1a 	add.w	fp, r4, #26
 8004d92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d94:	ebaa 0303 	sub.w	r3, sl, r3
 8004d98:	eba3 0309 	sub.w	r3, r3, r9
 8004d9c:	4543      	cmp	r3, r8
 8004d9e:	f77f af79 	ble.w	8004c94 <_printf_float+0x23c>
 8004da2:	2301      	movs	r3, #1
 8004da4:	465a      	mov	r2, fp
 8004da6:	4631      	mov	r1, r6
 8004da8:	4628      	mov	r0, r5
 8004daa:	47b8      	blx	r7
 8004dac:	3001      	adds	r0, #1
 8004dae:	f43f aeae 	beq.w	8004b0e <_printf_float+0xb6>
 8004db2:	f108 0801 	add.w	r8, r8, #1
 8004db6:	e7ec      	b.n	8004d92 <_printf_float+0x33a>
 8004db8:	4642      	mov	r2, r8
 8004dba:	4631      	mov	r1, r6
 8004dbc:	4628      	mov	r0, r5
 8004dbe:	47b8      	blx	r7
 8004dc0:	3001      	adds	r0, #1
 8004dc2:	d1c2      	bne.n	8004d4a <_printf_float+0x2f2>
 8004dc4:	e6a3      	b.n	8004b0e <_printf_float+0xb6>
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	4631      	mov	r1, r6
 8004dca:	4628      	mov	r0, r5
 8004dcc:	9206      	str	r2, [sp, #24]
 8004dce:	47b8      	blx	r7
 8004dd0:	3001      	adds	r0, #1
 8004dd2:	f43f ae9c 	beq.w	8004b0e <_printf_float+0xb6>
 8004dd6:	9a06      	ldr	r2, [sp, #24]
 8004dd8:	f10b 0b01 	add.w	fp, fp, #1
 8004ddc:	e7bb      	b.n	8004d56 <_printf_float+0x2fe>
 8004dde:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004de2:	4631      	mov	r1, r6
 8004de4:	4628      	mov	r0, r5
 8004de6:	47b8      	blx	r7
 8004de8:	3001      	adds	r0, #1
 8004dea:	d1c0      	bne.n	8004d6e <_printf_float+0x316>
 8004dec:	e68f      	b.n	8004b0e <_printf_float+0xb6>
 8004dee:	9a06      	ldr	r2, [sp, #24]
 8004df0:	464b      	mov	r3, r9
 8004df2:	4442      	add	r2, r8
 8004df4:	4631      	mov	r1, r6
 8004df6:	4628      	mov	r0, r5
 8004df8:	47b8      	blx	r7
 8004dfa:	3001      	adds	r0, #1
 8004dfc:	d1c3      	bne.n	8004d86 <_printf_float+0x32e>
 8004dfe:	e686      	b.n	8004b0e <_printf_float+0xb6>
 8004e00:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004e04:	f1ba 0f01 	cmp.w	sl, #1
 8004e08:	dc01      	bgt.n	8004e0e <_printf_float+0x3b6>
 8004e0a:	07db      	lsls	r3, r3, #31
 8004e0c:	d536      	bpl.n	8004e7c <_printf_float+0x424>
 8004e0e:	2301      	movs	r3, #1
 8004e10:	4642      	mov	r2, r8
 8004e12:	4631      	mov	r1, r6
 8004e14:	4628      	mov	r0, r5
 8004e16:	47b8      	blx	r7
 8004e18:	3001      	adds	r0, #1
 8004e1a:	f43f ae78 	beq.w	8004b0e <_printf_float+0xb6>
 8004e1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e22:	4631      	mov	r1, r6
 8004e24:	4628      	mov	r0, r5
 8004e26:	47b8      	blx	r7
 8004e28:	3001      	adds	r0, #1
 8004e2a:	f43f ae70 	beq.w	8004b0e <_printf_float+0xb6>
 8004e2e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004e32:	2200      	movs	r2, #0
 8004e34:	2300      	movs	r3, #0
 8004e36:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004e3a:	f7fb fe4d 	bl	8000ad8 <__aeabi_dcmpeq>
 8004e3e:	b9c0      	cbnz	r0, 8004e72 <_printf_float+0x41a>
 8004e40:	4653      	mov	r3, sl
 8004e42:	f108 0201 	add.w	r2, r8, #1
 8004e46:	4631      	mov	r1, r6
 8004e48:	4628      	mov	r0, r5
 8004e4a:	47b8      	blx	r7
 8004e4c:	3001      	adds	r0, #1
 8004e4e:	d10c      	bne.n	8004e6a <_printf_float+0x412>
 8004e50:	e65d      	b.n	8004b0e <_printf_float+0xb6>
 8004e52:	2301      	movs	r3, #1
 8004e54:	465a      	mov	r2, fp
 8004e56:	4631      	mov	r1, r6
 8004e58:	4628      	mov	r0, r5
 8004e5a:	47b8      	blx	r7
 8004e5c:	3001      	adds	r0, #1
 8004e5e:	f43f ae56 	beq.w	8004b0e <_printf_float+0xb6>
 8004e62:	f108 0801 	add.w	r8, r8, #1
 8004e66:	45d0      	cmp	r8, sl
 8004e68:	dbf3      	blt.n	8004e52 <_printf_float+0x3fa>
 8004e6a:	464b      	mov	r3, r9
 8004e6c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004e70:	e6df      	b.n	8004c32 <_printf_float+0x1da>
 8004e72:	f04f 0800 	mov.w	r8, #0
 8004e76:	f104 0b1a 	add.w	fp, r4, #26
 8004e7a:	e7f4      	b.n	8004e66 <_printf_float+0x40e>
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	4642      	mov	r2, r8
 8004e80:	e7e1      	b.n	8004e46 <_printf_float+0x3ee>
 8004e82:	2301      	movs	r3, #1
 8004e84:	464a      	mov	r2, r9
 8004e86:	4631      	mov	r1, r6
 8004e88:	4628      	mov	r0, r5
 8004e8a:	47b8      	blx	r7
 8004e8c:	3001      	adds	r0, #1
 8004e8e:	f43f ae3e 	beq.w	8004b0e <_printf_float+0xb6>
 8004e92:	f108 0801 	add.w	r8, r8, #1
 8004e96:	68e3      	ldr	r3, [r4, #12]
 8004e98:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004e9a:	1a5b      	subs	r3, r3, r1
 8004e9c:	4543      	cmp	r3, r8
 8004e9e:	dcf0      	bgt.n	8004e82 <_printf_float+0x42a>
 8004ea0:	e6fc      	b.n	8004c9c <_printf_float+0x244>
 8004ea2:	f04f 0800 	mov.w	r8, #0
 8004ea6:	f104 0919 	add.w	r9, r4, #25
 8004eaa:	e7f4      	b.n	8004e96 <_printf_float+0x43e>

08004eac <_printf_common>:
 8004eac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004eb0:	4616      	mov	r6, r2
 8004eb2:	4698      	mov	r8, r3
 8004eb4:	688a      	ldr	r2, [r1, #8]
 8004eb6:	690b      	ldr	r3, [r1, #16]
 8004eb8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	bfb8      	it	lt
 8004ec0:	4613      	movlt	r3, r2
 8004ec2:	6033      	str	r3, [r6, #0]
 8004ec4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004ec8:	4607      	mov	r7, r0
 8004eca:	460c      	mov	r4, r1
 8004ecc:	b10a      	cbz	r2, 8004ed2 <_printf_common+0x26>
 8004ece:	3301      	adds	r3, #1
 8004ed0:	6033      	str	r3, [r6, #0]
 8004ed2:	6823      	ldr	r3, [r4, #0]
 8004ed4:	0699      	lsls	r1, r3, #26
 8004ed6:	bf42      	ittt	mi
 8004ed8:	6833      	ldrmi	r3, [r6, #0]
 8004eda:	3302      	addmi	r3, #2
 8004edc:	6033      	strmi	r3, [r6, #0]
 8004ede:	6825      	ldr	r5, [r4, #0]
 8004ee0:	f015 0506 	ands.w	r5, r5, #6
 8004ee4:	d106      	bne.n	8004ef4 <_printf_common+0x48>
 8004ee6:	f104 0a19 	add.w	sl, r4, #25
 8004eea:	68e3      	ldr	r3, [r4, #12]
 8004eec:	6832      	ldr	r2, [r6, #0]
 8004eee:	1a9b      	subs	r3, r3, r2
 8004ef0:	42ab      	cmp	r3, r5
 8004ef2:	dc26      	bgt.n	8004f42 <_printf_common+0x96>
 8004ef4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004ef8:	6822      	ldr	r2, [r4, #0]
 8004efa:	3b00      	subs	r3, #0
 8004efc:	bf18      	it	ne
 8004efe:	2301      	movne	r3, #1
 8004f00:	0692      	lsls	r2, r2, #26
 8004f02:	d42b      	bmi.n	8004f5c <_printf_common+0xb0>
 8004f04:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004f08:	4641      	mov	r1, r8
 8004f0a:	4638      	mov	r0, r7
 8004f0c:	47c8      	blx	r9
 8004f0e:	3001      	adds	r0, #1
 8004f10:	d01e      	beq.n	8004f50 <_printf_common+0xa4>
 8004f12:	6823      	ldr	r3, [r4, #0]
 8004f14:	6922      	ldr	r2, [r4, #16]
 8004f16:	f003 0306 	and.w	r3, r3, #6
 8004f1a:	2b04      	cmp	r3, #4
 8004f1c:	bf02      	ittt	eq
 8004f1e:	68e5      	ldreq	r5, [r4, #12]
 8004f20:	6833      	ldreq	r3, [r6, #0]
 8004f22:	1aed      	subeq	r5, r5, r3
 8004f24:	68a3      	ldr	r3, [r4, #8]
 8004f26:	bf0c      	ite	eq
 8004f28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f2c:	2500      	movne	r5, #0
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	bfc4      	itt	gt
 8004f32:	1a9b      	subgt	r3, r3, r2
 8004f34:	18ed      	addgt	r5, r5, r3
 8004f36:	2600      	movs	r6, #0
 8004f38:	341a      	adds	r4, #26
 8004f3a:	42b5      	cmp	r5, r6
 8004f3c:	d11a      	bne.n	8004f74 <_printf_common+0xc8>
 8004f3e:	2000      	movs	r0, #0
 8004f40:	e008      	b.n	8004f54 <_printf_common+0xa8>
 8004f42:	2301      	movs	r3, #1
 8004f44:	4652      	mov	r2, sl
 8004f46:	4641      	mov	r1, r8
 8004f48:	4638      	mov	r0, r7
 8004f4a:	47c8      	blx	r9
 8004f4c:	3001      	adds	r0, #1
 8004f4e:	d103      	bne.n	8004f58 <_printf_common+0xac>
 8004f50:	f04f 30ff 	mov.w	r0, #4294967295
 8004f54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f58:	3501      	adds	r5, #1
 8004f5a:	e7c6      	b.n	8004eea <_printf_common+0x3e>
 8004f5c:	18e1      	adds	r1, r4, r3
 8004f5e:	1c5a      	adds	r2, r3, #1
 8004f60:	2030      	movs	r0, #48	@ 0x30
 8004f62:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004f66:	4422      	add	r2, r4
 8004f68:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004f6c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004f70:	3302      	adds	r3, #2
 8004f72:	e7c7      	b.n	8004f04 <_printf_common+0x58>
 8004f74:	2301      	movs	r3, #1
 8004f76:	4622      	mov	r2, r4
 8004f78:	4641      	mov	r1, r8
 8004f7a:	4638      	mov	r0, r7
 8004f7c:	47c8      	blx	r9
 8004f7e:	3001      	adds	r0, #1
 8004f80:	d0e6      	beq.n	8004f50 <_printf_common+0xa4>
 8004f82:	3601      	adds	r6, #1
 8004f84:	e7d9      	b.n	8004f3a <_printf_common+0x8e>
	...

08004f88 <_printf_i>:
 8004f88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004f8c:	7e0f      	ldrb	r7, [r1, #24]
 8004f8e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004f90:	2f78      	cmp	r7, #120	@ 0x78
 8004f92:	4691      	mov	r9, r2
 8004f94:	4680      	mov	r8, r0
 8004f96:	460c      	mov	r4, r1
 8004f98:	469a      	mov	sl, r3
 8004f9a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004f9e:	d807      	bhi.n	8004fb0 <_printf_i+0x28>
 8004fa0:	2f62      	cmp	r7, #98	@ 0x62
 8004fa2:	d80a      	bhi.n	8004fba <_printf_i+0x32>
 8004fa4:	2f00      	cmp	r7, #0
 8004fa6:	f000 80d2 	beq.w	800514e <_printf_i+0x1c6>
 8004faa:	2f58      	cmp	r7, #88	@ 0x58
 8004fac:	f000 80b9 	beq.w	8005122 <_printf_i+0x19a>
 8004fb0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004fb4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004fb8:	e03a      	b.n	8005030 <_printf_i+0xa8>
 8004fba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004fbe:	2b15      	cmp	r3, #21
 8004fc0:	d8f6      	bhi.n	8004fb0 <_printf_i+0x28>
 8004fc2:	a101      	add	r1, pc, #4	@ (adr r1, 8004fc8 <_printf_i+0x40>)
 8004fc4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004fc8:	08005021 	.word	0x08005021
 8004fcc:	08005035 	.word	0x08005035
 8004fd0:	08004fb1 	.word	0x08004fb1
 8004fd4:	08004fb1 	.word	0x08004fb1
 8004fd8:	08004fb1 	.word	0x08004fb1
 8004fdc:	08004fb1 	.word	0x08004fb1
 8004fe0:	08005035 	.word	0x08005035
 8004fe4:	08004fb1 	.word	0x08004fb1
 8004fe8:	08004fb1 	.word	0x08004fb1
 8004fec:	08004fb1 	.word	0x08004fb1
 8004ff0:	08004fb1 	.word	0x08004fb1
 8004ff4:	08005135 	.word	0x08005135
 8004ff8:	0800505f 	.word	0x0800505f
 8004ffc:	080050ef 	.word	0x080050ef
 8005000:	08004fb1 	.word	0x08004fb1
 8005004:	08004fb1 	.word	0x08004fb1
 8005008:	08005157 	.word	0x08005157
 800500c:	08004fb1 	.word	0x08004fb1
 8005010:	0800505f 	.word	0x0800505f
 8005014:	08004fb1 	.word	0x08004fb1
 8005018:	08004fb1 	.word	0x08004fb1
 800501c:	080050f7 	.word	0x080050f7
 8005020:	6833      	ldr	r3, [r6, #0]
 8005022:	1d1a      	adds	r2, r3, #4
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	6032      	str	r2, [r6, #0]
 8005028:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800502c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005030:	2301      	movs	r3, #1
 8005032:	e09d      	b.n	8005170 <_printf_i+0x1e8>
 8005034:	6833      	ldr	r3, [r6, #0]
 8005036:	6820      	ldr	r0, [r4, #0]
 8005038:	1d19      	adds	r1, r3, #4
 800503a:	6031      	str	r1, [r6, #0]
 800503c:	0606      	lsls	r6, r0, #24
 800503e:	d501      	bpl.n	8005044 <_printf_i+0xbc>
 8005040:	681d      	ldr	r5, [r3, #0]
 8005042:	e003      	b.n	800504c <_printf_i+0xc4>
 8005044:	0645      	lsls	r5, r0, #25
 8005046:	d5fb      	bpl.n	8005040 <_printf_i+0xb8>
 8005048:	f9b3 5000 	ldrsh.w	r5, [r3]
 800504c:	2d00      	cmp	r5, #0
 800504e:	da03      	bge.n	8005058 <_printf_i+0xd0>
 8005050:	232d      	movs	r3, #45	@ 0x2d
 8005052:	426d      	negs	r5, r5
 8005054:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005058:	4859      	ldr	r0, [pc, #356]	@ (80051c0 <_printf_i+0x238>)
 800505a:	230a      	movs	r3, #10
 800505c:	e011      	b.n	8005082 <_printf_i+0xfa>
 800505e:	6821      	ldr	r1, [r4, #0]
 8005060:	6833      	ldr	r3, [r6, #0]
 8005062:	0608      	lsls	r0, r1, #24
 8005064:	f853 5b04 	ldr.w	r5, [r3], #4
 8005068:	d402      	bmi.n	8005070 <_printf_i+0xe8>
 800506a:	0649      	lsls	r1, r1, #25
 800506c:	bf48      	it	mi
 800506e:	b2ad      	uxthmi	r5, r5
 8005070:	2f6f      	cmp	r7, #111	@ 0x6f
 8005072:	4853      	ldr	r0, [pc, #332]	@ (80051c0 <_printf_i+0x238>)
 8005074:	6033      	str	r3, [r6, #0]
 8005076:	bf14      	ite	ne
 8005078:	230a      	movne	r3, #10
 800507a:	2308      	moveq	r3, #8
 800507c:	2100      	movs	r1, #0
 800507e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005082:	6866      	ldr	r6, [r4, #4]
 8005084:	60a6      	str	r6, [r4, #8]
 8005086:	2e00      	cmp	r6, #0
 8005088:	bfa2      	ittt	ge
 800508a:	6821      	ldrge	r1, [r4, #0]
 800508c:	f021 0104 	bicge.w	r1, r1, #4
 8005090:	6021      	strge	r1, [r4, #0]
 8005092:	b90d      	cbnz	r5, 8005098 <_printf_i+0x110>
 8005094:	2e00      	cmp	r6, #0
 8005096:	d04b      	beq.n	8005130 <_printf_i+0x1a8>
 8005098:	4616      	mov	r6, r2
 800509a:	fbb5 f1f3 	udiv	r1, r5, r3
 800509e:	fb03 5711 	mls	r7, r3, r1, r5
 80050a2:	5dc7      	ldrb	r7, [r0, r7]
 80050a4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80050a8:	462f      	mov	r7, r5
 80050aa:	42bb      	cmp	r3, r7
 80050ac:	460d      	mov	r5, r1
 80050ae:	d9f4      	bls.n	800509a <_printf_i+0x112>
 80050b0:	2b08      	cmp	r3, #8
 80050b2:	d10b      	bne.n	80050cc <_printf_i+0x144>
 80050b4:	6823      	ldr	r3, [r4, #0]
 80050b6:	07df      	lsls	r7, r3, #31
 80050b8:	d508      	bpl.n	80050cc <_printf_i+0x144>
 80050ba:	6923      	ldr	r3, [r4, #16]
 80050bc:	6861      	ldr	r1, [r4, #4]
 80050be:	4299      	cmp	r1, r3
 80050c0:	bfde      	ittt	le
 80050c2:	2330      	movle	r3, #48	@ 0x30
 80050c4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80050c8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80050cc:	1b92      	subs	r2, r2, r6
 80050ce:	6122      	str	r2, [r4, #16]
 80050d0:	f8cd a000 	str.w	sl, [sp]
 80050d4:	464b      	mov	r3, r9
 80050d6:	aa03      	add	r2, sp, #12
 80050d8:	4621      	mov	r1, r4
 80050da:	4640      	mov	r0, r8
 80050dc:	f7ff fee6 	bl	8004eac <_printf_common>
 80050e0:	3001      	adds	r0, #1
 80050e2:	d14a      	bne.n	800517a <_printf_i+0x1f2>
 80050e4:	f04f 30ff 	mov.w	r0, #4294967295
 80050e8:	b004      	add	sp, #16
 80050ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050ee:	6823      	ldr	r3, [r4, #0]
 80050f0:	f043 0320 	orr.w	r3, r3, #32
 80050f4:	6023      	str	r3, [r4, #0]
 80050f6:	4833      	ldr	r0, [pc, #204]	@ (80051c4 <_printf_i+0x23c>)
 80050f8:	2778      	movs	r7, #120	@ 0x78
 80050fa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80050fe:	6823      	ldr	r3, [r4, #0]
 8005100:	6831      	ldr	r1, [r6, #0]
 8005102:	061f      	lsls	r7, r3, #24
 8005104:	f851 5b04 	ldr.w	r5, [r1], #4
 8005108:	d402      	bmi.n	8005110 <_printf_i+0x188>
 800510a:	065f      	lsls	r7, r3, #25
 800510c:	bf48      	it	mi
 800510e:	b2ad      	uxthmi	r5, r5
 8005110:	6031      	str	r1, [r6, #0]
 8005112:	07d9      	lsls	r1, r3, #31
 8005114:	bf44      	itt	mi
 8005116:	f043 0320 	orrmi.w	r3, r3, #32
 800511a:	6023      	strmi	r3, [r4, #0]
 800511c:	b11d      	cbz	r5, 8005126 <_printf_i+0x19e>
 800511e:	2310      	movs	r3, #16
 8005120:	e7ac      	b.n	800507c <_printf_i+0xf4>
 8005122:	4827      	ldr	r0, [pc, #156]	@ (80051c0 <_printf_i+0x238>)
 8005124:	e7e9      	b.n	80050fa <_printf_i+0x172>
 8005126:	6823      	ldr	r3, [r4, #0]
 8005128:	f023 0320 	bic.w	r3, r3, #32
 800512c:	6023      	str	r3, [r4, #0]
 800512e:	e7f6      	b.n	800511e <_printf_i+0x196>
 8005130:	4616      	mov	r6, r2
 8005132:	e7bd      	b.n	80050b0 <_printf_i+0x128>
 8005134:	6833      	ldr	r3, [r6, #0]
 8005136:	6825      	ldr	r5, [r4, #0]
 8005138:	6961      	ldr	r1, [r4, #20]
 800513a:	1d18      	adds	r0, r3, #4
 800513c:	6030      	str	r0, [r6, #0]
 800513e:	062e      	lsls	r6, r5, #24
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	d501      	bpl.n	8005148 <_printf_i+0x1c0>
 8005144:	6019      	str	r1, [r3, #0]
 8005146:	e002      	b.n	800514e <_printf_i+0x1c6>
 8005148:	0668      	lsls	r0, r5, #25
 800514a:	d5fb      	bpl.n	8005144 <_printf_i+0x1bc>
 800514c:	8019      	strh	r1, [r3, #0]
 800514e:	2300      	movs	r3, #0
 8005150:	6123      	str	r3, [r4, #16]
 8005152:	4616      	mov	r6, r2
 8005154:	e7bc      	b.n	80050d0 <_printf_i+0x148>
 8005156:	6833      	ldr	r3, [r6, #0]
 8005158:	1d1a      	adds	r2, r3, #4
 800515a:	6032      	str	r2, [r6, #0]
 800515c:	681e      	ldr	r6, [r3, #0]
 800515e:	6862      	ldr	r2, [r4, #4]
 8005160:	2100      	movs	r1, #0
 8005162:	4630      	mov	r0, r6
 8005164:	f7fb f83c 	bl	80001e0 <memchr>
 8005168:	b108      	cbz	r0, 800516e <_printf_i+0x1e6>
 800516a:	1b80      	subs	r0, r0, r6
 800516c:	6060      	str	r0, [r4, #4]
 800516e:	6863      	ldr	r3, [r4, #4]
 8005170:	6123      	str	r3, [r4, #16]
 8005172:	2300      	movs	r3, #0
 8005174:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005178:	e7aa      	b.n	80050d0 <_printf_i+0x148>
 800517a:	6923      	ldr	r3, [r4, #16]
 800517c:	4632      	mov	r2, r6
 800517e:	4649      	mov	r1, r9
 8005180:	4640      	mov	r0, r8
 8005182:	47d0      	blx	sl
 8005184:	3001      	adds	r0, #1
 8005186:	d0ad      	beq.n	80050e4 <_printf_i+0x15c>
 8005188:	6823      	ldr	r3, [r4, #0]
 800518a:	079b      	lsls	r3, r3, #30
 800518c:	d413      	bmi.n	80051b6 <_printf_i+0x22e>
 800518e:	68e0      	ldr	r0, [r4, #12]
 8005190:	9b03      	ldr	r3, [sp, #12]
 8005192:	4298      	cmp	r0, r3
 8005194:	bfb8      	it	lt
 8005196:	4618      	movlt	r0, r3
 8005198:	e7a6      	b.n	80050e8 <_printf_i+0x160>
 800519a:	2301      	movs	r3, #1
 800519c:	4632      	mov	r2, r6
 800519e:	4649      	mov	r1, r9
 80051a0:	4640      	mov	r0, r8
 80051a2:	47d0      	blx	sl
 80051a4:	3001      	adds	r0, #1
 80051a6:	d09d      	beq.n	80050e4 <_printf_i+0x15c>
 80051a8:	3501      	adds	r5, #1
 80051aa:	68e3      	ldr	r3, [r4, #12]
 80051ac:	9903      	ldr	r1, [sp, #12]
 80051ae:	1a5b      	subs	r3, r3, r1
 80051b0:	42ab      	cmp	r3, r5
 80051b2:	dcf2      	bgt.n	800519a <_printf_i+0x212>
 80051b4:	e7eb      	b.n	800518e <_printf_i+0x206>
 80051b6:	2500      	movs	r5, #0
 80051b8:	f104 0619 	add.w	r6, r4, #25
 80051bc:	e7f5      	b.n	80051aa <_printf_i+0x222>
 80051be:	bf00      	nop
 80051c0:	08007826 	.word	0x08007826
 80051c4:	08007837 	.word	0x08007837

080051c8 <std>:
 80051c8:	2300      	movs	r3, #0
 80051ca:	b510      	push	{r4, lr}
 80051cc:	4604      	mov	r4, r0
 80051ce:	e9c0 3300 	strd	r3, r3, [r0]
 80051d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80051d6:	6083      	str	r3, [r0, #8]
 80051d8:	8181      	strh	r1, [r0, #12]
 80051da:	6643      	str	r3, [r0, #100]	@ 0x64
 80051dc:	81c2      	strh	r2, [r0, #14]
 80051de:	6183      	str	r3, [r0, #24]
 80051e0:	4619      	mov	r1, r3
 80051e2:	2208      	movs	r2, #8
 80051e4:	305c      	adds	r0, #92	@ 0x5c
 80051e6:	f000 f914 	bl	8005412 <memset>
 80051ea:	4b0d      	ldr	r3, [pc, #52]	@ (8005220 <std+0x58>)
 80051ec:	6263      	str	r3, [r4, #36]	@ 0x24
 80051ee:	4b0d      	ldr	r3, [pc, #52]	@ (8005224 <std+0x5c>)
 80051f0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80051f2:	4b0d      	ldr	r3, [pc, #52]	@ (8005228 <std+0x60>)
 80051f4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80051f6:	4b0d      	ldr	r3, [pc, #52]	@ (800522c <std+0x64>)
 80051f8:	6323      	str	r3, [r4, #48]	@ 0x30
 80051fa:	4b0d      	ldr	r3, [pc, #52]	@ (8005230 <std+0x68>)
 80051fc:	6224      	str	r4, [r4, #32]
 80051fe:	429c      	cmp	r4, r3
 8005200:	d006      	beq.n	8005210 <std+0x48>
 8005202:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005206:	4294      	cmp	r4, r2
 8005208:	d002      	beq.n	8005210 <std+0x48>
 800520a:	33d0      	adds	r3, #208	@ 0xd0
 800520c:	429c      	cmp	r4, r3
 800520e:	d105      	bne.n	800521c <std+0x54>
 8005210:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005214:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005218:	f000 b978 	b.w	800550c <__retarget_lock_init_recursive>
 800521c:	bd10      	pop	{r4, pc}
 800521e:	bf00      	nop
 8005220:	0800538d 	.word	0x0800538d
 8005224:	080053af 	.word	0x080053af
 8005228:	080053e7 	.word	0x080053e7
 800522c:	0800540b 	.word	0x0800540b
 8005230:	20000330 	.word	0x20000330

08005234 <stdio_exit_handler>:
 8005234:	4a02      	ldr	r2, [pc, #8]	@ (8005240 <stdio_exit_handler+0xc>)
 8005236:	4903      	ldr	r1, [pc, #12]	@ (8005244 <stdio_exit_handler+0x10>)
 8005238:	4803      	ldr	r0, [pc, #12]	@ (8005248 <stdio_exit_handler+0x14>)
 800523a:	f000 b869 	b.w	8005310 <_fwalk_sglue>
 800523e:	bf00      	nop
 8005240:	2000000c 	.word	0x2000000c
 8005244:	08006e6d 	.word	0x08006e6d
 8005248:	2000001c 	.word	0x2000001c

0800524c <cleanup_stdio>:
 800524c:	6841      	ldr	r1, [r0, #4]
 800524e:	4b0c      	ldr	r3, [pc, #48]	@ (8005280 <cleanup_stdio+0x34>)
 8005250:	4299      	cmp	r1, r3
 8005252:	b510      	push	{r4, lr}
 8005254:	4604      	mov	r4, r0
 8005256:	d001      	beq.n	800525c <cleanup_stdio+0x10>
 8005258:	f001 fe08 	bl	8006e6c <_fflush_r>
 800525c:	68a1      	ldr	r1, [r4, #8]
 800525e:	4b09      	ldr	r3, [pc, #36]	@ (8005284 <cleanup_stdio+0x38>)
 8005260:	4299      	cmp	r1, r3
 8005262:	d002      	beq.n	800526a <cleanup_stdio+0x1e>
 8005264:	4620      	mov	r0, r4
 8005266:	f001 fe01 	bl	8006e6c <_fflush_r>
 800526a:	68e1      	ldr	r1, [r4, #12]
 800526c:	4b06      	ldr	r3, [pc, #24]	@ (8005288 <cleanup_stdio+0x3c>)
 800526e:	4299      	cmp	r1, r3
 8005270:	d004      	beq.n	800527c <cleanup_stdio+0x30>
 8005272:	4620      	mov	r0, r4
 8005274:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005278:	f001 bdf8 	b.w	8006e6c <_fflush_r>
 800527c:	bd10      	pop	{r4, pc}
 800527e:	bf00      	nop
 8005280:	20000330 	.word	0x20000330
 8005284:	20000398 	.word	0x20000398
 8005288:	20000400 	.word	0x20000400

0800528c <global_stdio_init.part.0>:
 800528c:	b510      	push	{r4, lr}
 800528e:	4b0b      	ldr	r3, [pc, #44]	@ (80052bc <global_stdio_init.part.0+0x30>)
 8005290:	4c0b      	ldr	r4, [pc, #44]	@ (80052c0 <global_stdio_init.part.0+0x34>)
 8005292:	4a0c      	ldr	r2, [pc, #48]	@ (80052c4 <global_stdio_init.part.0+0x38>)
 8005294:	601a      	str	r2, [r3, #0]
 8005296:	4620      	mov	r0, r4
 8005298:	2200      	movs	r2, #0
 800529a:	2104      	movs	r1, #4
 800529c:	f7ff ff94 	bl	80051c8 <std>
 80052a0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80052a4:	2201      	movs	r2, #1
 80052a6:	2109      	movs	r1, #9
 80052a8:	f7ff ff8e 	bl	80051c8 <std>
 80052ac:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80052b0:	2202      	movs	r2, #2
 80052b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052b6:	2112      	movs	r1, #18
 80052b8:	f7ff bf86 	b.w	80051c8 <std>
 80052bc:	20000468 	.word	0x20000468
 80052c0:	20000330 	.word	0x20000330
 80052c4:	08005235 	.word	0x08005235

080052c8 <__sfp_lock_acquire>:
 80052c8:	4801      	ldr	r0, [pc, #4]	@ (80052d0 <__sfp_lock_acquire+0x8>)
 80052ca:	f000 b920 	b.w	800550e <__retarget_lock_acquire_recursive>
 80052ce:	bf00      	nop
 80052d0:	20000471 	.word	0x20000471

080052d4 <__sfp_lock_release>:
 80052d4:	4801      	ldr	r0, [pc, #4]	@ (80052dc <__sfp_lock_release+0x8>)
 80052d6:	f000 b91b 	b.w	8005510 <__retarget_lock_release_recursive>
 80052da:	bf00      	nop
 80052dc:	20000471 	.word	0x20000471

080052e0 <__sinit>:
 80052e0:	b510      	push	{r4, lr}
 80052e2:	4604      	mov	r4, r0
 80052e4:	f7ff fff0 	bl	80052c8 <__sfp_lock_acquire>
 80052e8:	6a23      	ldr	r3, [r4, #32]
 80052ea:	b11b      	cbz	r3, 80052f4 <__sinit+0x14>
 80052ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052f0:	f7ff bff0 	b.w	80052d4 <__sfp_lock_release>
 80052f4:	4b04      	ldr	r3, [pc, #16]	@ (8005308 <__sinit+0x28>)
 80052f6:	6223      	str	r3, [r4, #32]
 80052f8:	4b04      	ldr	r3, [pc, #16]	@ (800530c <__sinit+0x2c>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d1f5      	bne.n	80052ec <__sinit+0xc>
 8005300:	f7ff ffc4 	bl	800528c <global_stdio_init.part.0>
 8005304:	e7f2      	b.n	80052ec <__sinit+0xc>
 8005306:	bf00      	nop
 8005308:	0800524d 	.word	0x0800524d
 800530c:	20000468 	.word	0x20000468

08005310 <_fwalk_sglue>:
 8005310:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005314:	4607      	mov	r7, r0
 8005316:	4688      	mov	r8, r1
 8005318:	4614      	mov	r4, r2
 800531a:	2600      	movs	r6, #0
 800531c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005320:	f1b9 0901 	subs.w	r9, r9, #1
 8005324:	d505      	bpl.n	8005332 <_fwalk_sglue+0x22>
 8005326:	6824      	ldr	r4, [r4, #0]
 8005328:	2c00      	cmp	r4, #0
 800532a:	d1f7      	bne.n	800531c <_fwalk_sglue+0xc>
 800532c:	4630      	mov	r0, r6
 800532e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005332:	89ab      	ldrh	r3, [r5, #12]
 8005334:	2b01      	cmp	r3, #1
 8005336:	d907      	bls.n	8005348 <_fwalk_sglue+0x38>
 8005338:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800533c:	3301      	adds	r3, #1
 800533e:	d003      	beq.n	8005348 <_fwalk_sglue+0x38>
 8005340:	4629      	mov	r1, r5
 8005342:	4638      	mov	r0, r7
 8005344:	47c0      	blx	r8
 8005346:	4306      	orrs	r6, r0
 8005348:	3568      	adds	r5, #104	@ 0x68
 800534a:	e7e9      	b.n	8005320 <_fwalk_sglue+0x10>

0800534c <siprintf>:
 800534c:	b40e      	push	{r1, r2, r3}
 800534e:	b500      	push	{lr}
 8005350:	b09c      	sub	sp, #112	@ 0x70
 8005352:	ab1d      	add	r3, sp, #116	@ 0x74
 8005354:	9002      	str	r0, [sp, #8]
 8005356:	9006      	str	r0, [sp, #24]
 8005358:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800535c:	4809      	ldr	r0, [pc, #36]	@ (8005384 <siprintf+0x38>)
 800535e:	9107      	str	r1, [sp, #28]
 8005360:	9104      	str	r1, [sp, #16]
 8005362:	4909      	ldr	r1, [pc, #36]	@ (8005388 <siprintf+0x3c>)
 8005364:	f853 2b04 	ldr.w	r2, [r3], #4
 8005368:	9105      	str	r1, [sp, #20]
 800536a:	6800      	ldr	r0, [r0, #0]
 800536c:	9301      	str	r3, [sp, #4]
 800536e:	a902      	add	r1, sp, #8
 8005370:	f001 fbfc 	bl	8006b6c <_svfiprintf_r>
 8005374:	9b02      	ldr	r3, [sp, #8]
 8005376:	2200      	movs	r2, #0
 8005378:	701a      	strb	r2, [r3, #0]
 800537a:	b01c      	add	sp, #112	@ 0x70
 800537c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005380:	b003      	add	sp, #12
 8005382:	4770      	bx	lr
 8005384:	20000018 	.word	0x20000018
 8005388:	ffff0208 	.word	0xffff0208

0800538c <__sread>:
 800538c:	b510      	push	{r4, lr}
 800538e:	460c      	mov	r4, r1
 8005390:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005394:	f000 f86c 	bl	8005470 <_read_r>
 8005398:	2800      	cmp	r0, #0
 800539a:	bfab      	itete	ge
 800539c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800539e:	89a3      	ldrhlt	r3, [r4, #12]
 80053a0:	181b      	addge	r3, r3, r0
 80053a2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80053a6:	bfac      	ite	ge
 80053a8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80053aa:	81a3      	strhlt	r3, [r4, #12]
 80053ac:	bd10      	pop	{r4, pc}

080053ae <__swrite>:
 80053ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053b2:	461f      	mov	r7, r3
 80053b4:	898b      	ldrh	r3, [r1, #12]
 80053b6:	05db      	lsls	r3, r3, #23
 80053b8:	4605      	mov	r5, r0
 80053ba:	460c      	mov	r4, r1
 80053bc:	4616      	mov	r6, r2
 80053be:	d505      	bpl.n	80053cc <__swrite+0x1e>
 80053c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053c4:	2302      	movs	r3, #2
 80053c6:	2200      	movs	r2, #0
 80053c8:	f000 f840 	bl	800544c <_lseek_r>
 80053cc:	89a3      	ldrh	r3, [r4, #12]
 80053ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80053d2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80053d6:	81a3      	strh	r3, [r4, #12]
 80053d8:	4632      	mov	r2, r6
 80053da:	463b      	mov	r3, r7
 80053dc:	4628      	mov	r0, r5
 80053de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80053e2:	f000 b857 	b.w	8005494 <_write_r>

080053e6 <__sseek>:
 80053e6:	b510      	push	{r4, lr}
 80053e8:	460c      	mov	r4, r1
 80053ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053ee:	f000 f82d 	bl	800544c <_lseek_r>
 80053f2:	1c43      	adds	r3, r0, #1
 80053f4:	89a3      	ldrh	r3, [r4, #12]
 80053f6:	bf15      	itete	ne
 80053f8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80053fa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80053fe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005402:	81a3      	strheq	r3, [r4, #12]
 8005404:	bf18      	it	ne
 8005406:	81a3      	strhne	r3, [r4, #12]
 8005408:	bd10      	pop	{r4, pc}

0800540a <__sclose>:
 800540a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800540e:	f000 b80d 	b.w	800542c <_close_r>

08005412 <memset>:
 8005412:	4402      	add	r2, r0
 8005414:	4603      	mov	r3, r0
 8005416:	4293      	cmp	r3, r2
 8005418:	d100      	bne.n	800541c <memset+0xa>
 800541a:	4770      	bx	lr
 800541c:	f803 1b01 	strb.w	r1, [r3], #1
 8005420:	e7f9      	b.n	8005416 <memset+0x4>
	...

08005424 <_localeconv_r>:
 8005424:	4800      	ldr	r0, [pc, #0]	@ (8005428 <_localeconv_r+0x4>)
 8005426:	4770      	bx	lr
 8005428:	20000158 	.word	0x20000158

0800542c <_close_r>:
 800542c:	b538      	push	{r3, r4, r5, lr}
 800542e:	4d06      	ldr	r5, [pc, #24]	@ (8005448 <_close_r+0x1c>)
 8005430:	2300      	movs	r3, #0
 8005432:	4604      	mov	r4, r0
 8005434:	4608      	mov	r0, r1
 8005436:	602b      	str	r3, [r5, #0]
 8005438:	f7fc fa0f 	bl	800185a <_close>
 800543c:	1c43      	adds	r3, r0, #1
 800543e:	d102      	bne.n	8005446 <_close_r+0x1a>
 8005440:	682b      	ldr	r3, [r5, #0]
 8005442:	b103      	cbz	r3, 8005446 <_close_r+0x1a>
 8005444:	6023      	str	r3, [r4, #0]
 8005446:	bd38      	pop	{r3, r4, r5, pc}
 8005448:	2000046c 	.word	0x2000046c

0800544c <_lseek_r>:
 800544c:	b538      	push	{r3, r4, r5, lr}
 800544e:	4d07      	ldr	r5, [pc, #28]	@ (800546c <_lseek_r+0x20>)
 8005450:	4604      	mov	r4, r0
 8005452:	4608      	mov	r0, r1
 8005454:	4611      	mov	r1, r2
 8005456:	2200      	movs	r2, #0
 8005458:	602a      	str	r2, [r5, #0]
 800545a:	461a      	mov	r2, r3
 800545c:	f7fc fa24 	bl	80018a8 <_lseek>
 8005460:	1c43      	adds	r3, r0, #1
 8005462:	d102      	bne.n	800546a <_lseek_r+0x1e>
 8005464:	682b      	ldr	r3, [r5, #0]
 8005466:	b103      	cbz	r3, 800546a <_lseek_r+0x1e>
 8005468:	6023      	str	r3, [r4, #0]
 800546a:	bd38      	pop	{r3, r4, r5, pc}
 800546c:	2000046c 	.word	0x2000046c

08005470 <_read_r>:
 8005470:	b538      	push	{r3, r4, r5, lr}
 8005472:	4d07      	ldr	r5, [pc, #28]	@ (8005490 <_read_r+0x20>)
 8005474:	4604      	mov	r4, r0
 8005476:	4608      	mov	r0, r1
 8005478:	4611      	mov	r1, r2
 800547a:	2200      	movs	r2, #0
 800547c:	602a      	str	r2, [r5, #0]
 800547e:	461a      	mov	r2, r3
 8005480:	f7fc f9b2 	bl	80017e8 <_read>
 8005484:	1c43      	adds	r3, r0, #1
 8005486:	d102      	bne.n	800548e <_read_r+0x1e>
 8005488:	682b      	ldr	r3, [r5, #0]
 800548a:	b103      	cbz	r3, 800548e <_read_r+0x1e>
 800548c:	6023      	str	r3, [r4, #0]
 800548e:	bd38      	pop	{r3, r4, r5, pc}
 8005490:	2000046c 	.word	0x2000046c

08005494 <_write_r>:
 8005494:	b538      	push	{r3, r4, r5, lr}
 8005496:	4d07      	ldr	r5, [pc, #28]	@ (80054b4 <_write_r+0x20>)
 8005498:	4604      	mov	r4, r0
 800549a:	4608      	mov	r0, r1
 800549c:	4611      	mov	r1, r2
 800549e:	2200      	movs	r2, #0
 80054a0:	602a      	str	r2, [r5, #0]
 80054a2:	461a      	mov	r2, r3
 80054a4:	f7fc f9bd 	bl	8001822 <_write>
 80054a8:	1c43      	adds	r3, r0, #1
 80054aa:	d102      	bne.n	80054b2 <_write_r+0x1e>
 80054ac:	682b      	ldr	r3, [r5, #0]
 80054ae:	b103      	cbz	r3, 80054b2 <_write_r+0x1e>
 80054b0:	6023      	str	r3, [r4, #0]
 80054b2:	bd38      	pop	{r3, r4, r5, pc}
 80054b4:	2000046c 	.word	0x2000046c

080054b8 <__errno>:
 80054b8:	4b01      	ldr	r3, [pc, #4]	@ (80054c0 <__errno+0x8>)
 80054ba:	6818      	ldr	r0, [r3, #0]
 80054bc:	4770      	bx	lr
 80054be:	bf00      	nop
 80054c0:	20000018 	.word	0x20000018

080054c4 <__libc_init_array>:
 80054c4:	b570      	push	{r4, r5, r6, lr}
 80054c6:	4d0d      	ldr	r5, [pc, #52]	@ (80054fc <__libc_init_array+0x38>)
 80054c8:	4c0d      	ldr	r4, [pc, #52]	@ (8005500 <__libc_init_array+0x3c>)
 80054ca:	1b64      	subs	r4, r4, r5
 80054cc:	10a4      	asrs	r4, r4, #2
 80054ce:	2600      	movs	r6, #0
 80054d0:	42a6      	cmp	r6, r4
 80054d2:	d109      	bne.n	80054e8 <__libc_init_array+0x24>
 80054d4:	4d0b      	ldr	r5, [pc, #44]	@ (8005504 <__libc_init_array+0x40>)
 80054d6:	4c0c      	ldr	r4, [pc, #48]	@ (8005508 <__libc_init_array+0x44>)
 80054d8:	f002 f866 	bl	80075a8 <_init>
 80054dc:	1b64      	subs	r4, r4, r5
 80054de:	10a4      	asrs	r4, r4, #2
 80054e0:	2600      	movs	r6, #0
 80054e2:	42a6      	cmp	r6, r4
 80054e4:	d105      	bne.n	80054f2 <__libc_init_array+0x2e>
 80054e6:	bd70      	pop	{r4, r5, r6, pc}
 80054e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80054ec:	4798      	blx	r3
 80054ee:	3601      	adds	r6, #1
 80054f0:	e7ee      	b.n	80054d0 <__libc_init_array+0xc>
 80054f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80054f6:	4798      	blx	r3
 80054f8:	3601      	adds	r6, #1
 80054fa:	e7f2      	b.n	80054e2 <__libc_init_array+0x1e>
 80054fc:	08007b90 	.word	0x08007b90
 8005500:	08007b90 	.word	0x08007b90
 8005504:	08007b90 	.word	0x08007b90
 8005508:	08007b94 	.word	0x08007b94

0800550c <__retarget_lock_init_recursive>:
 800550c:	4770      	bx	lr

0800550e <__retarget_lock_acquire_recursive>:
 800550e:	4770      	bx	lr

08005510 <__retarget_lock_release_recursive>:
 8005510:	4770      	bx	lr

08005512 <quorem>:
 8005512:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005516:	6903      	ldr	r3, [r0, #16]
 8005518:	690c      	ldr	r4, [r1, #16]
 800551a:	42a3      	cmp	r3, r4
 800551c:	4607      	mov	r7, r0
 800551e:	db7e      	blt.n	800561e <quorem+0x10c>
 8005520:	3c01      	subs	r4, #1
 8005522:	f101 0814 	add.w	r8, r1, #20
 8005526:	00a3      	lsls	r3, r4, #2
 8005528:	f100 0514 	add.w	r5, r0, #20
 800552c:	9300      	str	r3, [sp, #0]
 800552e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005532:	9301      	str	r3, [sp, #4]
 8005534:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005538:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800553c:	3301      	adds	r3, #1
 800553e:	429a      	cmp	r2, r3
 8005540:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005544:	fbb2 f6f3 	udiv	r6, r2, r3
 8005548:	d32e      	bcc.n	80055a8 <quorem+0x96>
 800554a:	f04f 0a00 	mov.w	sl, #0
 800554e:	46c4      	mov	ip, r8
 8005550:	46ae      	mov	lr, r5
 8005552:	46d3      	mov	fp, sl
 8005554:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005558:	b298      	uxth	r0, r3
 800555a:	fb06 a000 	mla	r0, r6, r0, sl
 800555e:	0c02      	lsrs	r2, r0, #16
 8005560:	0c1b      	lsrs	r3, r3, #16
 8005562:	fb06 2303 	mla	r3, r6, r3, r2
 8005566:	f8de 2000 	ldr.w	r2, [lr]
 800556a:	b280      	uxth	r0, r0
 800556c:	b292      	uxth	r2, r2
 800556e:	1a12      	subs	r2, r2, r0
 8005570:	445a      	add	r2, fp
 8005572:	f8de 0000 	ldr.w	r0, [lr]
 8005576:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800557a:	b29b      	uxth	r3, r3
 800557c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005580:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005584:	b292      	uxth	r2, r2
 8005586:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800558a:	45e1      	cmp	r9, ip
 800558c:	f84e 2b04 	str.w	r2, [lr], #4
 8005590:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005594:	d2de      	bcs.n	8005554 <quorem+0x42>
 8005596:	9b00      	ldr	r3, [sp, #0]
 8005598:	58eb      	ldr	r3, [r5, r3]
 800559a:	b92b      	cbnz	r3, 80055a8 <quorem+0x96>
 800559c:	9b01      	ldr	r3, [sp, #4]
 800559e:	3b04      	subs	r3, #4
 80055a0:	429d      	cmp	r5, r3
 80055a2:	461a      	mov	r2, r3
 80055a4:	d32f      	bcc.n	8005606 <quorem+0xf4>
 80055a6:	613c      	str	r4, [r7, #16]
 80055a8:	4638      	mov	r0, r7
 80055aa:	f001 f97b 	bl	80068a4 <__mcmp>
 80055ae:	2800      	cmp	r0, #0
 80055b0:	db25      	blt.n	80055fe <quorem+0xec>
 80055b2:	4629      	mov	r1, r5
 80055b4:	2000      	movs	r0, #0
 80055b6:	f858 2b04 	ldr.w	r2, [r8], #4
 80055ba:	f8d1 c000 	ldr.w	ip, [r1]
 80055be:	fa1f fe82 	uxth.w	lr, r2
 80055c2:	fa1f f38c 	uxth.w	r3, ip
 80055c6:	eba3 030e 	sub.w	r3, r3, lr
 80055ca:	4403      	add	r3, r0
 80055cc:	0c12      	lsrs	r2, r2, #16
 80055ce:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80055d2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80055d6:	b29b      	uxth	r3, r3
 80055d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80055dc:	45c1      	cmp	r9, r8
 80055de:	f841 3b04 	str.w	r3, [r1], #4
 80055e2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80055e6:	d2e6      	bcs.n	80055b6 <quorem+0xa4>
 80055e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80055ec:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80055f0:	b922      	cbnz	r2, 80055fc <quorem+0xea>
 80055f2:	3b04      	subs	r3, #4
 80055f4:	429d      	cmp	r5, r3
 80055f6:	461a      	mov	r2, r3
 80055f8:	d30b      	bcc.n	8005612 <quorem+0x100>
 80055fa:	613c      	str	r4, [r7, #16]
 80055fc:	3601      	adds	r6, #1
 80055fe:	4630      	mov	r0, r6
 8005600:	b003      	add	sp, #12
 8005602:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005606:	6812      	ldr	r2, [r2, #0]
 8005608:	3b04      	subs	r3, #4
 800560a:	2a00      	cmp	r2, #0
 800560c:	d1cb      	bne.n	80055a6 <quorem+0x94>
 800560e:	3c01      	subs	r4, #1
 8005610:	e7c6      	b.n	80055a0 <quorem+0x8e>
 8005612:	6812      	ldr	r2, [r2, #0]
 8005614:	3b04      	subs	r3, #4
 8005616:	2a00      	cmp	r2, #0
 8005618:	d1ef      	bne.n	80055fa <quorem+0xe8>
 800561a:	3c01      	subs	r4, #1
 800561c:	e7ea      	b.n	80055f4 <quorem+0xe2>
 800561e:	2000      	movs	r0, #0
 8005620:	e7ee      	b.n	8005600 <quorem+0xee>
 8005622:	0000      	movs	r0, r0
 8005624:	0000      	movs	r0, r0
	...

08005628 <_dtoa_r>:
 8005628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800562c:	69c7      	ldr	r7, [r0, #28]
 800562e:	b099      	sub	sp, #100	@ 0x64
 8005630:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005634:	ec55 4b10 	vmov	r4, r5, d0
 8005638:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800563a:	9109      	str	r1, [sp, #36]	@ 0x24
 800563c:	4683      	mov	fp, r0
 800563e:	920e      	str	r2, [sp, #56]	@ 0x38
 8005640:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005642:	b97f      	cbnz	r7, 8005664 <_dtoa_r+0x3c>
 8005644:	2010      	movs	r0, #16
 8005646:	f000 fdfd 	bl	8006244 <malloc>
 800564a:	4602      	mov	r2, r0
 800564c:	f8cb 001c 	str.w	r0, [fp, #28]
 8005650:	b920      	cbnz	r0, 800565c <_dtoa_r+0x34>
 8005652:	4ba7      	ldr	r3, [pc, #668]	@ (80058f0 <_dtoa_r+0x2c8>)
 8005654:	21ef      	movs	r1, #239	@ 0xef
 8005656:	48a7      	ldr	r0, [pc, #668]	@ (80058f4 <_dtoa_r+0x2cc>)
 8005658:	f001 fc68 	bl	8006f2c <__assert_func>
 800565c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005660:	6007      	str	r7, [r0, #0]
 8005662:	60c7      	str	r7, [r0, #12]
 8005664:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005668:	6819      	ldr	r1, [r3, #0]
 800566a:	b159      	cbz	r1, 8005684 <_dtoa_r+0x5c>
 800566c:	685a      	ldr	r2, [r3, #4]
 800566e:	604a      	str	r2, [r1, #4]
 8005670:	2301      	movs	r3, #1
 8005672:	4093      	lsls	r3, r2
 8005674:	608b      	str	r3, [r1, #8]
 8005676:	4658      	mov	r0, fp
 8005678:	f000 feda 	bl	8006430 <_Bfree>
 800567c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005680:	2200      	movs	r2, #0
 8005682:	601a      	str	r2, [r3, #0]
 8005684:	1e2b      	subs	r3, r5, #0
 8005686:	bfb9      	ittee	lt
 8005688:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800568c:	9303      	strlt	r3, [sp, #12]
 800568e:	2300      	movge	r3, #0
 8005690:	6033      	strge	r3, [r6, #0]
 8005692:	9f03      	ldr	r7, [sp, #12]
 8005694:	4b98      	ldr	r3, [pc, #608]	@ (80058f8 <_dtoa_r+0x2d0>)
 8005696:	bfbc      	itt	lt
 8005698:	2201      	movlt	r2, #1
 800569a:	6032      	strlt	r2, [r6, #0]
 800569c:	43bb      	bics	r3, r7
 800569e:	d112      	bne.n	80056c6 <_dtoa_r+0x9e>
 80056a0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80056a2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80056a6:	6013      	str	r3, [r2, #0]
 80056a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80056ac:	4323      	orrs	r3, r4
 80056ae:	f000 854d 	beq.w	800614c <_dtoa_r+0xb24>
 80056b2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80056b4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800590c <_dtoa_r+0x2e4>
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	f000 854f 	beq.w	800615c <_dtoa_r+0xb34>
 80056be:	f10a 0303 	add.w	r3, sl, #3
 80056c2:	f000 bd49 	b.w	8006158 <_dtoa_r+0xb30>
 80056c6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80056ca:	2200      	movs	r2, #0
 80056cc:	ec51 0b17 	vmov	r0, r1, d7
 80056d0:	2300      	movs	r3, #0
 80056d2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80056d6:	f7fb f9ff 	bl	8000ad8 <__aeabi_dcmpeq>
 80056da:	4680      	mov	r8, r0
 80056dc:	b158      	cbz	r0, 80056f6 <_dtoa_r+0xce>
 80056de:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80056e0:	2301      	movs	r3, #1
 80056e2:	6013      	str	r3, [r2, #0]
 80056e4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80056e6:	b113      	cbz	r3, 80056ee <_dtoa_r+0xc6>
 80056e8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80056ea:	4b84      	ldr	r3, [pc, #528]	@ (80058fc <_dtoa_r+0x2d4>)
 80056ec:	6013      	str	r3, [r2, #0]
 80056ee:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8005910 <_dtoa_r+0x2e8>
 80056f2:	f000 bd33 	b.w	800615c <_dtoa_r+0xb34>
 80056f6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80056fa:	aa16      	add	r2, sp, #88	@ 0x58
 80056fc:	a917      	add	r1, sp, #92	@ 0x5c
 80056fe:	4658      	mov	r0, fp
 8005700:	f001 f980 	bl	8006a04 <__d2b>
 8005704:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005708:	4681      	mov	r9, r0
 800570a:	2e00      	cmp	r6, #0
 800570c:	d077      	beq.n	80057fe <_dtoa_r+0x1d6>
 800570e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005710:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8005714:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005718:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800571c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005720:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005724:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005728:	4619      	mov	r1, r3
 800572a:	2200      	movs	r2, #0
 800572c:	4b74      	ldr	r3, [pc, #464]	@ (8005900 <_dtoa_r+0x2d8>)
 800572e:	f7fa fdb3 	bl	8000298 <__aeabi_dsub>
 8005732:	a369      	add	r3, pc, #420	@ (adr r3, 80058d8 <_dtoa_r+0x2b0>)
 8005734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005738:	f7fa ff66 	bl	8000608 <__aeabi_dmul>
 800573c:	a368      	add	r3, pc, #416	@ (adr r3, 80058e0 <_dtoa_r+0x2b8>)
 800573e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005742:	f7fa fdab 	bl	800029c <__adddf3>
 8005746:	4604      	mov	r4, r0
 8005748:	4630      	mov	r0, r6
 800574a:	460d      	mov	r5, r1
 800574c:	f7fa fef2 	bl	8000534 <__aeabi_i2d>
 8005750:	a365      	add	r3, pc, #404	@ (adr r3, 80058e8 <_dtoa_r+0x2c0>)
 8005752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005756:	f7fa ff57 	bl	8000608 <__aeabi_dmul>
 800575a:	4602      	mov	r2, r0
 800575c:	460b      	mov	r3, r1
 800575e:	4620      	mov	r0, r4
 8005760:	4629      	mov	r1, r5
 8005762:	f7fa fd9b 	bl	800029c <__adddf3>
 8005766:	4604      	mov	r4, r0
 8005768:	460d      	mov	r5, r1
 800576a:	f7fb f9fd 	bl	8000b68 <__aeabi_d2iz>
 800576e:	2200      	movs	r2, #0
 8005770:	4607      	mov	r7, r0
 8005772:	2300      	movs	r3, #0
 8005774:	4620      	mov	r0, r4
 8005776:	4629      	mov	r1, r5
 8005778:	f7fb f9b8 	bl	8000aec <__aeabi_dcmplt>
 800577c:	b140      	cbz	r0, 8005790 <_dtoa_r+0x168>
 800577e:	4638      	mov	r0, r7
 8005780:	f7fa fed8 	bl	8000534 <__aeabi_i2d>
 8005784:	4622      	mov	r2, r4
 8005786:	462b      	mov	r3, r5
 8005788:	f7fb f9a6 	bl	8000ad8 <__aeabi_dcmpeq>
 800578c:	b900      	cbnz	r0, 8005790 <_dtoa_r+0x168>
 800578e:	3f01      	subs	r7, #1
 8005790:	2f16      	cmp	r7, #22
 8005792:	d851      	bhi.n	8005838 <_dtoa_r+0x210>
 8005794:	4b5b      	ldr	r3, [pc, #364]	@ (8005904 <_dtoa_r+0x2dc>)
 8005796:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800579a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800579e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80057a2:	f7fb f9a3 	bl	8000aec <__aeabi_dcmplt>
 80057a6:	2800      	cmp	r0, #0
 80057a8:	d048      	beq.n	800583c <_dtoa_r+0x214>
 80057aa:	3f01      	subs	r7, #1
 80057ac:	2300      	movs	r3, #0
 80057ae:	9312      	str	r3, [sp, #72]	@ 0x48
 80057b0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80057b2:	1b9b      	subs	r3, r3, r6
 80057b4:	1e5a      	subs	r2, r3, #1
 80057b6:	bf44      	itt	mi
 80057b8:	f1c3 0801 	rsbmi	r8, r3, #1
 80057bc:	2300      	movmi	r3, #0
 80057be:	9208      	str	r2, [sp, #32]
 80057c0:	bf54      	ite	pl
 80057c2:	f04f 0800 	movpl.w	r8, #0
 80057c6:	9308      	strmi	r3, [sp, #32]
 80057c8:	2f00      	cmp	r7, #0
 80057ca:	db39      	blt.n	8005840 <_dtoa_r+0x218>
 80057cc:	9b08      	ldr	r3, [sp, #32]
 80057ce:	970f      	str	r7, [sp, #60]	@ 0x3c
 80057d0:	443b      	add	r3, r7
 80057d2:	9308      	str	r3, [sp, #32]
 80057d4:	2300      	movs	r3, #0
 80057d6:	930a      	str	r3, [sp, #40]	@ 0x28
 80057d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057da:	2b09      	cmp	r3, #9
 80057dc:	d864      	bhi.n	80058a8 <_dtoa_r+0x280>
 80057de:	2b05      	cmp	r3, #5
 80057e0:	bfc4      	itt	gt
 80057e2:	3b04      	subgt	r3, #4
 80057e4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80057e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057e8:	f1a3 0302 	sub.w	r3, r3, #2
 80057ec:	bfcc      	ite	gt
 80057ee:	2400      	movgt	r4, #0
 80057f0:	2401      	movle	r4, #1
 80057f2:	2b03      	cmp	r3, #3
 80057f4:	d863      	bhi.n	80058be <_dtoa_r+0x296>
 80057f6:	e8df f003 	tbb	[pc, r3]
 80057fa:	372a      	.short	0x372a
 80057fc:	5535      	.short	0x5535
 80057fe:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8005802:	441e      	add	r6, r3
 8005804:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005808:	2b20      	cmp	r3, #32
 800580a:	bfc1      	itttt	gt
 800580c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005810:	409f      	lslgt	r7, r3
 8005812:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005816:	fa24 f303 	lsrgt.w	r3, r4, r3
 800581a:	bfd6      	itet	le
 800581c:	f1c3 0320 	rsble	r3, r3, #32
 8005820:	ea47 0003 	orrgt.w	r0, r7, r3
 8005824:	fa04 f003 	lslle.w	r0, r4, r3
 8005828:	f7fa fe74 	bl	8000514 <__aeabi_ui2d>
 800582c:	2201      	movs	r2, #1
 800582e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005832:	3e01      	subs	r6, #1
 8005834:	9214      	str	r2, [sp, #80]	@ 0x50
 8005836:	e777      	b.n	8005728 <_dtoa_r+0x100>
 8005838:	2301      	movs	r3, #1
 800583a:	e7b8      	b.n	80057ae <_dtoa_r+0x186>
 800583c:	9012      	str	r0, [sp, #72]	@ 0x48
 800583e:	e7b7      	b.n	80057b0 <_dtoa_r+0x188>
 8005840:	427b      	negs	r3, r7
 8005842:	930a      	str	r3, [sp, #40]	@ 0x28
 8005844:	2300      	movs	r3, #0
 8005846:	eba8 0807 	sub.w	r8, r8, r7
 800584a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800584c:	e7c4      	b.n	80057d8 <_dtoa_r+0x1b0>
 800584e:	2300      	movs	r3, #0
 8005850:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005852:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005854:	2b00      	cmp	r3, #0
 8005856:	dc35      	bgt.n	80058c4 <_dtoa_r+0x29c>
 8005858:	2301      	movs	r3, #1
 800585a:	9300      	str	r3, [sp, #0]
 800585c:	9307      	str	r3, [sp, #28]
 800585e:	461a      	mov	r2, r3
 8005860:	920e      	str	r2, [sp, #56]	@ 0x38
 8005862:	e00b      	b.n	800587c <_dtoa_r+0x254>
 8005864:	2301      	movs	r3, #1
 8005866:	e7f3      	b.n	8005850 <_dtoa_r+0x228>
 8005868:	2300      	movs	r3, #0
 800586a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800586c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800586e:	18fb      	adds	r3, r7, r3
 8005870:	9300      	str	r3, [sp, #0]
 8005872:	3301      	adds	r3, #1
 8005874:	2b01      	cmp	r3, #1
 8005876:	9307      	str	r3, [sp, #28]
 8005878:	bfb8      	it	lt
 800587a:	2301      	movlt	r3, #1
 800587c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005880:	2100      	movs	r1, #0
 8005882:	2204      	movs	r2, #4
 8005884:	f102 0514 	add.w	r5, r2, #20
 8005888:	429d      	cmp	r5, r3
 800588a:	d91f      	bls.n	80058cc <_dtoa_r+0x2a4>
 800588c:	6041      	str	r1, [r0, #4]
 800588e:	4658      	mov	r0, fp
 8005890:	f000 fd8e 	bl	80063b0 <_Balloc>
 8005894:	4682      	mov	sl, r0
 8005896:	2800      	cmp	r0, #0
 8005898:	d13c      	bne.n	8005914 <_dtoa_r+0x2ec>
 800589a:	4b1b      	ldr	r3, [pc, #108]	@ (8005908 <_dtoa_r+0x2e0>)
 800589c:	4602      	mov	r2, r0
 800589e:	f240 11af 	movw	r1, #431	@ 0x1af
 80058a2:	e6d8      	b.n	8005656 <_dtoa_r+0x2e>
 80058a4:	2301      	movs	r3, #1
 80058a6:	e7e0      	b.n	800586a <_dtoa_r+0x242>
 80058a8:	2401      	movs	r4, #1
 80058aa:	2300      	movs	r3, #0
 80058ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80058ae:	940b      	str	r4, [sp, #44]	@ 0x2c
 80058b0:	f04f 33ff 	mov.w	r3, #4294967295
 80058b4:	9300      	str	r3, [sp, #0]
 80058b6:	9307      	str	r3, [sp, #28]
 80058b8:	2200      	movs	r2, #0
 80058ba:	2312      	movs	r3, #18
 80058bc:	e7d0      	b.n	8005860 <_dtoa_r+0x238>
 80058be:	2301      	movs	r3, #1
 80058c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80058c2:	e7f5      	b.n	80058b0 <_dtoa_r+0x288>
 80058c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80058c6:	9300      	str	r3, [sp, #0]
 80058c8:	9307      	str	r3, [sp, #28]
 80058ca:	e7d7      	b.n	800587c <_dtoa_r+0x254>
 80058cc:	3101      	adds	r1, #1
 80058ce:	0052      	lsls	r2, r2, #1
 80058d0:	e7d8      	b.n	8005884 <_dtoa_r+0x25c>
 80058d2:	bf00      	nop
 80058d4:	f3af 8000 	nop.w
 80058d8:	636f4361 	.word	0x636f4361
 80058dc:	3fd287a7 	.word	0x3fd287a7
 80058e0:	8b60c8b3 	.word	0x8b60c8b3
 80058e4:	3fc68a28 	.word	0x3fc68a28
 80058e8:	509f79fb 	.word	0x509f79fb
 80058ec:	3fd34413 	.word	0x3fd34413
 80058f0:	08007855 	.word	0x08007855
 80058f4:	0800786c 	.word	0x0800786c
 80058f8:	7ff00000 	.word	0x7ff00000
 80058fc:	08007825 	.word	0x08007825
 8005900:	3ff80000 	.word	0x3ff80000
 8005904:	08007968 	.word	0x08007968
 8005908:	080078c4 	.word	0x080078c4
 800590c:	08007851 	.word	0x08007851
 8005910:	08007824 	.word	0x08007824
 8005914:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005918:	6018      	str	r0, [r3, #0]
 800591a:	9b07      	ldr	r3, [sp, #28]
 800591c:	2b0e      	cmp	r3, #14
 800591e:	f200 80a4 	bhi.w	8005a6a <_dtoa_r+0x442>
 8005922:	2c00      	cmp	r4, #0
 8005924:	f000 80a1 	beq.w	8005a6a <_dtoa_r+0x442>
 8005928:	2f00      	cmp	r7, #0
 800592a:	dd33      	ble.n	8005994 <_dtoa_r+0x36c>
 800592c:	4bad      	ldr	r3, [pc, #692]	@ (8005be4 <_dtoa_r+0x5bc>)
 800592e:	f007 020f 	and.w	r2, r7, #15
 8005932:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005936:	ed93 7b00 	vldr	d7, [r3]
 800593a:	05f8      	lsls	r0, r7, #23
 800593c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005940:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005944:	d516      	bpl.n	8005974 <_dtoa_r+0x34c>
 8005946:	4ba8      	ldr	r3, [pc, #672]	@ (8005be8 <_dtoa_r+0x5c0>)
 8005948:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800594c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005950:	f7fa ff84 	bl	800085c <__aeabi_ddiv>
 8005954:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005958:	f004 040f 	and.w	r4, r4, #15
 800595c:	2603      	movs	r6, #3
 800595e:	4da2      	ldr	r5, [pc, #648]	@ (8005be8 <_dtoa_r+0x5c0>)
 8005960:	b954      	cbnz	r4, 8005978 <_dtoa_r+0x350>
 8005962:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005966:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800596a:	f7fa ff77 	bl	800085c <__aeabi_ddiv>
 800596e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005972:	e028      	b.n	80059c6 <_dtoa_r+0x39e>
 8005974:	2602      	movs	r6, #2
 8005976:	e7f2      	b.n	800595e <_dtoa_r+0x336>
 8005978:	07e1      	lsls	r1, r4, #31
 800597a:	d508      	bpl.n	800598e <_dtoa_r+0x366>
 800597c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005980:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005984:	f7fa fe40 	bl	8000608 <__aeabi_dmul>
 8005988:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800598c:	3601      	adds	r6, #1
 800598e:	1064      	asrs	r4, r4, #1
 8005990:	3508      	adds	r5, #8
 8005992:	e7e5      	b.n	8005960 <_dtoa_r+0x338>
 8005994:	f000 80d2 	beq.w	8005b3c <_dtoa_r+0x514>
 8005998:	427c      	negs	r4, r7
 800599a:	4b92      	ldr	r3, [pc, #584]	@ (8005be4 <_dtoa_r+0x5bc>)
 800599c:	4d92      	ldr	r5, [pc, #584]	@ (8005be8 <_dtoa_r+0x5c0>)
 800599e:	f004 020f 	and.w	r2, r4, #15
 80059a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80059a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80059ae:	f7fa fe2b 	bl	8000608 <__aeabi_dmul>
 80059b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059b6:	1124      	asrs	r4, r4, #4
 80059b8:	2300      	movs	r3, #0
 80059ba:	2602      	movs	r6, #2
 80059bc:	2c00      	cmp	r4, #0
 80059be:	f040 80b2 	bne.w	8005b26 <_dtoa_r+0x4fe>
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d1d3      	bne.n	800596e <_dtoa_r+0x346>
 80059c6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80059c8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	f000 80b7 	beq.w	8005b40 <_dtoa_r+0x518>
 80059d2:	4b86      	ldr	r3, [pc, #536]	@ (8005bec <_dtoa_r+0x5c4>)
 80059d4:	2200      	movs	r2, #0
 80059d6:	4620      	mov	r0, r4
 80059d8:	4629      	mov	r1, r5
 80059da:	f7fb f887 	bl	8000aec <__aeabi_dcmplt>
 80059de:	2800      	cmp	r0, #0
 80059e0:	f000 80ae 	beq.w	8005b40 <_dtoa_r+0x518>
 80059e4:	9b07      	ldr	r3, [sp, #28]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	f000 80aa 	beq.w	8005b40 <_dtoa_r+0x518>
 80059ec:	9b00      	ldr	r3, [sp, #0]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	dd37      	ble.n	8005a62 <_dtoa_r+0x43a>
 80059f2:	1e7b      	subs	r3, r7, #1
 80059f4:	9304      	str	r3, [sp, #16]
 80059f6:	4620      	mov	r0, r4
 80059f8:	4b7d      	ldr	r3, [pc, #500]	@ (8005bf0 <_dtoa_r+0x5c8>)
 80059fa:	2200      	movs	r2, #0
 80059fc:	4629      	mov	r1, r5
 80059fe:	f7fa fe03 	bl	8000608 <__aeabi_dmul>
 8005a02:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a06:	9c00      	ldr	r4, [sp, #0]
 8005a08:	3601      	adds	r6, #1
 8005a0a:	4630      	mov	r0, r6
 8005a0c:	f7fa fd92 	bl	8000534 <__aeabi_i2d>
 8005a10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a14:	f7fa fdf8 	bl	8000608 <__aeabi_dmul>
 8005a18:	4b76      	ldr	r3, [pc, #472]	@ (8005bf4 <_dtoa_r+0x5cc>)
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	f7fa fc3e 	bl	800029c <__adddf3>
 8005a20:	4605      	mov	r5, r0
 8005a22:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005a26:	2c00      	cmp	r4, #0
 8005a28:	f040 808d 	bne.w	8005b46 <_dtoa_r+0x51e>
 8005a2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a30:	4b71      	ldr	r3, [pc, #452]	@ (8005bf8 <_dtoa_r+0x5d0>)
 8005a32:	2200      	movs	r2, #0
 8005a34:	f7fa fc30 	bl	8000298 <__aeabi_dsub>
 8005a38:	4602      	mov	r2, r0
 8005a3a:	460b      	mov	r3, r1
 8005a3c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005a40:	462a      	mov	r2, r5
 8005a42:	4633      	mov	r3, r6
 8005a44:	f7fb f870 	bl	8000b28 <__aeabi_dcmpgt>
 8005a48:	2800      	cmp	r0, #0
 8005a4a:	f040 828b 	bne.w	8005f64 <_dtoa_r+0x93c>
 8005a4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a52:	462a      	mov	r2, r5
 8005a54:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005a58:	f7fb f848 	bl	8000aec <__aeabi_dcmplt>
 8005a5c:	2800      	cmp	r0, #0
 8005a5e:	f040 8128 	bne.w	8005cb2 <_dtoa_r+0x68a>
 8005a62:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005a66:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005a6a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	f2c0 815a 	blt.w	8005d26 <_dtoa_r+0x6fe>
 8005a72:	2f0e      	cmp	r7, #14
 8005a74:	f300 8157 	bgt.w	8005d26 <_dtoa_r+0x6fe>
 8005a78:	4b5a      	ldr	r3, [pc, #360]	@ (8005be4 <_dtoa_r+0x5bc>)
 8005a7a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005a7e:	ed93 7b00 	vldr	d7, [r3]
 8005a82:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	ed8d 7b00 	vstr	d7, [sp]
 8005a8a:	da03      	bge.n	8005a94 <_dtoa_r+0x46c>
 8005a8c:	9b07      	ldr	r3, [sp, #28]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	f340 8101 	ble.w	8005c96 <_dtoa_r+0x66e>
 8005a94:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005a98:	4656      	mov	r6, sl
 8005a9a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a9e:	4620      	mov	r0, r4
 8005aa0:	4629      	mov	r1, r5
 8005aa2:	f7fa fedb 	bl	800085c <__aeabi_ddiv>
 8005aa6:	f7fb f85f 	bl	8000b68 <__aeabi_d2iz>
 8005aaa:	4680      	mov	r8, r0
 8005aac:	f7fa fd42 	bl	8000534 <__aeabi_i2d>
 8005ab0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005ab4:	f7fa fda8 	bl	8000608 <__aeabi_dmul>
 8005ab8:	4602      	mov	r2, r0
 8005aba:	460b      	mov	r3, r1
 8005abc:	4620      	mov	r0, r4
 8005abe:	4629      	mov	r1, r5
 8005ac0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005ac4:	f7fa fbe8 	bl	8000298 <__aeabi_dsub>
 8005ac8:	f806 4b01 	strb.w	r4, [r6], #1
 8005acc:	9d07      	ldr	r5, [sp, #28]
 8005ace:	eba6 040a 	sub.w	r4, r6, sl
 8005ad2:	42a5      	cmp	r5, r4
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	460b      	mov	r3, r1
 8005ad8:	f040 8117 	bne.w	8005d0a <_dtoa_r+0x6e2>
 8005adc:	f7fa fbde 	bl	800029c <__adddf3>
 8005ae0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005ae4:	4604      	mov	r4, r0
 8005ae6:	460d      	mov	r5, r1
 8005ae8:	f7fb f81e 	bl	8000b28 <__aeabi_dcmpgt>
 8005aec:	2800      	cmp	r0, #0
 8005aee:	f040 80f9 	bne.w	8005ce4 <_dtoa_r+0x6bc>
 8005af2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005af6:	4620      	mov	r0, r4
 8005af8:	4629      	mov	r1, r5
 8005afa:	f7fa ffed 	bl	8000ad8 <__aeabi_dcmpeq>
 8005afe:	b118      	cbz	r0, 8005b08 <_dtoa_r+0x4e0>
 8005b00:	f018 0f01 	tst.w	r8, #1
 8005b04:	f040 80ee 	bne.w	8005ce4 <_dtoa_r+0x6bc>
 8005b08:	4649      	mov	r1, r9
 8005b0a:	4658      	mov	r0, fp
 8005b0c:	f000 fc90 	bl	8006430 <_Bfree>
 8005b10:	2300      	movs	r3, #0
 8005b12:	7033      	strb	r3, [r6, #0]
 8005b14:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005b16:	3701      	adds	r7, #1
 8005b18:	601f      	str	r7, [r3, #0]
 8005b1a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	f000 831d 	beq.w	800615c <_dtoa_r+0xb34>
 8005b22:	601e      	str	r6, [r3, #0]
 8005b24:	e31a      	b.n	800615c <_dtoa_r+0xb34>
 8005b26:	07e2      	lsls	r2, r4, #31
 8005b28:	d505      	bpl.n	8005b36 <_dtoa_r+0x50e>
 8005b2a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005b2e:	f7fa fd6b 	bl	8000608 <__aeabi_dmul>
 8005b32:	3601      	adds	r6, #1
 8005b34:	2301      	movs	r3, #1
 8005b36:	1064      	asrs	r4, r4, #1
 8005b38:	3508      	adds	r5, #8
 8005b3a:	e73f      	b.n	80059bc <_dtoa_r+0x394>
 8005b3c:	2602      	movs	r6, #2
 8005b3e:	e742      	b.n	80059c6 <_dtoa_r+0x39e>
 8005b40:	9c07      	ldr	r4, [sp, #28]
 8005b42:	9704      	str	r7, [sp, #16]
 8005b44:	e761      	b.n	8005a0a <_dtoa_r+0x3e2>
 8005b46:	4b27      	ldr	r3, [pc, #156]	@ (8005be4 <_dtoa_r+0x5bc>)
 8005b48:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005b4a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005b4e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005b52:	4454      	add	r4, sl
 8005b54:	2900      	cmp	r1, #0
 8005b56:	d053      	beq.n	8005c00 <_dtoa_r+0x5d8>
 8005b58:	4928      	ldr	r1, [pc, #160]	@ (8005bfc <_dtoa_r+0x5d4>)
 8005b5a:	2000      	movs	r0, #0
 8005b5c:	f7fa fe7e 	bl	800085c <__aeabi_ddiv>
 8005b60:	4633      	mov	r3, r6
 8005b62:	462a      	mov	r2, r5
 8005b64:	f7fa fb98 	bl	8000298 <__aeabi_dsub>
 8005b68:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005b6c:	4656      	mov	r6, sl
 8005b6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b72:	f7fa fff9 	bl	8000b68 <__aeabi_d2iz>
 8005b76:	4605      	mov	r5, r0
 8005b78:	f7fa fcdc 	bl	8000534 <__aeabi_i2d>
 8005b7c:	4602      	mov	r2, r0
 8005b7e:	460b      	mov	r3, r1
 8005b80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b84:	f7fa fb88 	bl	8000298 <__aeabi_dsub>
 8005b88:	3530      	adds	r5, #48	@ 0x30
 8005b8a:	4602      	mov	r2, r0
 8005b8c:	460b      	mov	r3, r1
 8005b8e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005b92:	f806 5b01 	strb.w	r5, [r6], #1
 8005b96:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005b9a:	f7fa ffa7 	bl	8000aec <__aeabi_dcmplt>
 8005b9e:	2800      	cmp	r0, #0
 8005ba0:	d171      	bne.n	8005c86 <_dtoa_r+0x65e>
 8005ba2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005ba6:	4911      	ldr	r1, [pc, #68]	@ (8005bec <_dtoa_r+0x5c4>)
 8005ba8:	2000      	movs	r0, #0
 8005baa:	f7fa fb75 	bl	8000298 <__aeabi_dsub>
 8005bae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005bb2:	f7fa ff9b 	bl	8000aec <__aeabi_dcmplt>
 8005bb6:	2800      	cmp	r0, #0
 8005bb8:	f040 8095 	bne.w	8005ce6 <_dtoa_r+0x6be>
 8005bbc:	42a6      	cmp	r6, r4
 8005bbe:	f43f af50 	beq.w	8005a62 <_dtoa_r+0x43a>
 8005bc2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005bc6:	4b0a      	ldr	r3, [pc, #40]	@ (8005bf0 <_dtoa_r+0x5c8>)
 8005bc8:	2200      	movs	r2, #0
 8005bca:	f7fa fd1d 	bl	8000608 <__aeabi_dmul>
 8005bce:	4b08      	ldr	r3, [pc, #32]	@ (8005bf0 <_dtoa_r+0x5c8>)
 8005bd0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005bda:	f7fa fd15 	bl	8000608 <__aeabi_dmul>
 8005bde:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005be2:	e7c4      	b.n	8005b6e <_dtoa_r+0x546>
 8005be4:	08007968 	.word	0x08007968
 8005be8:	08007940 	.word	0x08007940
 8005bec:	3ff00000 	.word	0x3ff00000
 8005bf0:	40240000 	.word	0x40240000
 8005bf4:	401c0000 	.word	0x401c0000
 8005bf8:	40140000 	.word	0x40140000
 8005bfc:	3fe00000 	.word	0x3fe00000
 8005c00:	4631      	mov	r1, r6
 8005c02:	4628      	mov	r0, r5
 8005c04:	f7fa fd00 	bl	8000608 <__aeabi_dmul>
 8005c08:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005c0c:	9415      	str	r4, [sp, #84]	@ 0x54
 8005c0e:	4656      	mov	r6, sl
 8005c10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c14:	f7fa ffa8 	bl	8000b68 <__aeabi_d2iz>
 8005c18:	4605      	mov	r5, r0
 8005c1a:	f7fa fc8b 	bl	8000534 <__aeabi_i2d>
 8005c1e:	4602      	mov	r2, r0
 8005c20:	460b      	mov	r3, r1
 8005c22:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c26:	f7fa fb37 	bl	8000298 <__aeabi_dsub>
 8005c2a:	3530      	adds	r5, #48	@ 0x30
 8005c2c:	f806 5b01 	strb.w	r5, [r6], #1
 8005c30:	4602      	mov	r2, r0
 8005c32:	460b      	mov	r3, r1
 8005c34:	42a6      	cmp	r6, r4
 8005c36:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005c3a:	f04f 0200 	mov.w	r2, #0
 8005c3e:	d124      	bne.n	8005c8a <_dtoa_r+0x662>
 8005c40:	4bac      	ldr	r3, [pc, #688]	@ (8005ef4 <_dtoa_r+0x8cc>)
 8005c42:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005c46:	f7fa fb29 	bl	800029c <__adddf3>
 8005c4a:	4602      	mov	r2, r0
 8005c4c:	460b      	mov	r3, r1
 8005c4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c52:	f7fa ff69 	bl	8000b28 <__aeabi_dcmpgt>
 8005c56:	2800      	cmp	r0, #0
 8005c58:	d145      	bne.n	8005ce6 <_dtoa_r+0x6be>
 8005c5a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005c5e:	49a5      	ldr	r1, [pc, #660]	@ (8005ef4 <_dtoa_r+0x8cc>)
 8005c60:	2000      	movs	r0, #0
 8005c62:	f7fa fb19 	bl	8000298 <__aeabi_dsub>
 8005c66:	4602      	mov	r2, r0
 8005c68:	460b      	mov	r3, r1
 8005c6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c6e:	f7fa ff3d 	bl	8000aec <__aeabi_dcmplt>
 8005c72:	2800      	cmp	r0, #0
 8005c74:	f43f aef5 	beq.w	8005a62 <_dtoa_r+0x43a>
 8005c78:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8005c7a:	1e73      	subs	r3, r6, #1
 8005c7c:	9315      	str	r3, [sp, #84]	@ 0x54
 8005c7e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005c82:	2b30      	cmp	r3, #48	@ 0x30
 8005c84:	d0f8      	beq.n	8005c78 <_dtoa_r+0x650>
 8005c86:	9f04      	ldr	r7, [sp, #16]
 8005c88:	e73e      	b.n	8005b08 <_dtoa_r+0x4e0>
 8005c8a:	4b9b      	ldr	r3, [pc, #620]	@ (8005ef8 <_dtoa_r+0x8d0>)
 8005c8c:	f7fa fcbc 	bl	8000608 <__aeabi_dmul>
 8005c90:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c94:	e7bc      	b.n	8005c10 <_dtoa_r+0x5e8>
 8005c96:	d10c      	bne.n	8005cb2 <_dtoa_r+0x68a>
 8005c98:	4b98      	ldr	r3, [pc, #608]	@ (8005efc <_dtoa_r+0x8d4>)
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005ca0:	f7fa fcb2 	bl	8000608 <__aeabi_dmul>
 8005ca4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005ca8:	f7fa ff34 	bl	8000b14 <__aeabi_dcmpge>
 8005cac:	2800      	cmp	r0, #0
 8005cae:	f000 8157 	beq.w	8005f60 <_dtoa_r+0x938>
 8005cb2:	2400      	movs	r4, #0
 8005cb4:	4625      	mov	r5, r4
 8005cb6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005cb8:	43db      	mvns	r3, r3
 8005cba:	9304      	str	r3, [sp, #16]
 8005cbc:	4656      	mov	r6, sl
 8005cbe:	2700      	movs	r7, #0
 8005cc0:	4621      	mov	r1, r4
 8005cc2:	4658      	mov	r0, fp
 8005cc4:	f000 fbb4 	bl	8006430 <_Bfree>
 8005cc8:	2d00      	cmp	r5, #0
 8005cca:	d0dc      	beq.n	8005c86 <_dtoa_r+0x65e>
 8005ccc:	b12f      	cbz	r7, 8005cda <_dtoa_r+0x6b2>
 8005cce:	42af      	cmp	r7, r5
 8005cd0:	d003      	beq.n	8005cda <_dtoa_r+0x6b2>
 8005cd2:	4639      	mov	r1, r7
 8005cd4:	4658      	mov	r0, fp
 8005cd6:	f000 fbab 	bl	8006430 <_Bfree>
 8005cda:	4629      	mov	r1, r5
 8005cdc:	4658      	mov	r0, fp
 8005cde:	f000 fba7 	bl	8006430 <_Bfree>
 8005ce2:	e7d0      	b.n	8005c86 <_dtoa_r+0x65e>
 8005ce4:	9704      	str	r7, [sp, #16]
 8005ce6:	4633      	mov	r3, r6
 8005ce8:	461e      	mov	r6, r3
 8005cea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005cee:	2a39      	cmp	r2, #57	@ 0x39
 8005cf0:	d107      	bne.n	8005d02 <_dtoa_r+0x6da>
 8005cf2:	459a      	cmp	sl, r3
 8005cf4:	d1f8      	bne.n	8005ce8 <_dtoa_r+0x6c0>
 8005cf6:	9a04      	ldr	r2, [sp, #16]
 8005cf8:	3201      	adds	r2, #1
 8005cfa:	9204      	str	r2, [sp, #16]
 8005cfc:	2230      	movs	r2, #48	@ 0x30
 8005cfe:	f88a 2000 	strb.w	r2, [sl]
 8005d02:	781a      	ldrb	r2, [r3, #0]
 8005d04:	3201      	adds	r2, #1
 8005d06:	701a      	strb	r2, [r3, #0]
 8005d08:	e7bd      	b.n	8005c86 <_dtoa_r+0x65e>
 8005d0a:	4b7b      	ldr	r3, [pc, #492]	@ (8005ef8 <_dtoa_r+0x8d0>)
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	f7fa fc7b 	bl	8000608 <__aeabi_dmul>
 8005d12:	2200      	movs	r2, #0
 8005d14:	2300      	movs	r3, #0
 8005d16:	4604      	mov	r4, r0
 8005d18:	460d      	mov	r5, r1
 8005d1a:	f7fa fedd 	bl	8000ad8 <__aeabi_dcmpeq>
 8005d1e:	2800      	cmp	r0, #0
 8005d20:	f43f aebb 	beq.w	8005a9a <_dtoa_r+0x472>
 8005d24:	e6f0      	b.n	8005b08 <_dtoa_r+0x4e0>
 8005d26:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005d28:	2a00      	cmp	r2, #0
 8005d2a:	f000 80db 	beq.w	8005ee4 <_dtoa_r+0x8bc>
 8005d2e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005d30:	2a01      	cmp	r2, #1
 8005d32:	f300 80bf 	bgt.w	8005eb4 <_dtoa_r+0x88c>
 8005d36:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005d38:	2a00      	cmp	r2, #0
 8005d3a:	f000 80b7 	beq.w	8005eac <_dtoa_r+0x884>
 8005d3e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005d42:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005d44:	4646      	mov	r6, r8
 8005d46:	9a08      	ldr	r2, [sp, #32]
 8005d48:	2101      	movs	r1, #1
 8005d4a:	441a      	add	r2, r3
 8005d4c:	4658      	mov	r0, fp
 8005d4e:	4498      	add	r8, r3
 8005d50:	9208      	str	r2, [sp, #32]
 8005d52:	f000 fc21 	bl	8006598 <__i2b>
 8005d56:	4605      	mov	r5, r0
 8005d58:	b15e      	cbz	r6, 8005d72 <_dtoa_r+0x74a>
 8005d5a:	9b08      	ldr	r3, [sp, #32]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	dd08      	ble.n	8005d72 <_dtoa_r+0x74a>
 8005d60:	42b3      	cmp	r3, r6
 8005d62:	9a08      	ldr	r2, [sp, #32]
 8005d64:	bfa8      	it	ge
 8005d66:	4633      	movge	r3, r6
 8005d68:	eba8 0803 	sub.w	r8, r8, r3
 8005d6c:	1af6      	subs	r6, r6, r3
 8005d6e:	1ad3      	subs	r3, r2, r3
 8005d70:	9308      	str	r3, [sp, #32]
 8005d72:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d74:	b1f3      	cbz	r3, 8005db4 <_dtoa_r+0x78c>
 8005d76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	f000 80b7 	beq.w	8005eec <_dtoa_r+0x8c4>
 8005d7e:	b18c      	cbz	r4, 8005da4 <_dtoa_r+0x77c>
 8005d80:	4629      	mov	r1, r5
 8005d82:	4622      	mov	r2, r4
 8005d84:	4658      	mov	r0, fp
 8005d86:	f000 fcc7 	bl	8006718 <__pow5mult>
 8005d8a:	464a      	mov	r2, r9
 8005d8c:	4601      	mov	r1, r0
 8005d8e:	4605      	mov	r5, r0
 8005d90:	4658      	mov	r0, fp
 8005d92:	f000 fc17 	bl	80065c4 <__multiply>
 8005d96:	4649      	mov	r1, r9
 8005d98:	9004      	str	r0, [sp, #16]
 8005d9a:	4658      	mov	r0, fp
 8005d9c:	f000 fb48 	bl	8006430 <_Bfree>
 8005da0:	9b04      	ldr	r3, [sp, #16]
 8005da2:	4699      	mov	r9, r3
 8005da4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005da6:	1b1a      	subs	r2, r3, r4
 8005da8:	d004      	beq.n	8005db4 <_dtoa_r+0x78c>
 8005daa:	4649      	mov	r1, r9
 8005dac:	4658      	mov	r0, fp
 8005dae:	f000 fcb3 	bl	8006718 <__pow5mult>
 8005db2:	4681      	mov	r9, r0
 8005db4:	2101      	movs	r1, #1
 8005db6:	4658      	mov	r0, fp
 8005db8:	f000 fbee 	bl	8006598 <__i2b>
 8005dbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005dbe:	4604      	mov	r4, r0
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	f000 81cf 	beq.w	8006164 <_dtoa_r+0xb3c>
 8005dc6:	461a      	mov	r2, r3
 8005dc8:	4601      	mov	r1, r0
 8005dca:	4658      	mov	r0, fp
 8005dcc:	f000 fca4 	bl	8006718 <__pow5mult>
 8005dd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005dd2:	2b01      	cmp	r3, #1
 8005dd4:	4604      	mov	r4, r0
 8005dd6:	f300 8095 	bgt.w	8005f04 <_dtoa_r+0x8dc>
 8005dda:	9b02      	ldr	r3, [sp, #8]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	f040 8087 	bne.w	8005ef0 <_dtoa_r+0x8c8>
 8005de2:	9b03      	ldr	r3, [sp, #12]
 8005de4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	f040 8089 	bne.w	8005f00 <_dtoa_r+0x8d8>
 8005dee:	9b03      	ldr	r3, [sp, #12]
 8005df0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005df4:	0d1b      	lsrs	r3, r3, #20
 8005df6:	051b      	lsls	r3, r3, #20
 8005df8:	b12b      	cbz	r3, 8005e06 <_dtoa_r+0x7de>
 8005dfa:	9b08      	ldr	r3, [sp, #32]
 8005dfc:	3301      	adds	r3, #1
 8005dfe:	9308      	str	r3, [sp, #32]
 8005e00:	f108 0801 	add.w	r8, r8, #1
 8005e04:	2301      	movs	r3, #1
 8005e06:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e08:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	f000 81b0 	beq.w	8006170 <_dtoa_r+0xb48>
 8005e10:	6923      	ldr	r3, [r4, #16]
 8005e12:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005e16:	6918      	ldr	r0, [r3, #16]
 8005e18:	f000 fb72 	bl	8006500 <__hi0bits>
 8005e1c:	f1c0 0020 	rsb	r0, r0, #32
 8005e20:	9b08      	ldr	r3, [sp, #32]
 8005e22:	4418      	add	r0, r3
 8005e24:	f010 001f 	ands.w	r0, r0, #31
 8005e28:	d077      	beq.n	8005f1a <_dtoa_r+0x8f2>
 8005e2a:	f1c0 0320 	rsb	r3, r0, #32
 8005e2e:	2b04      	cmp	r3, #4
 8005e30:	dd6b      	ble.n	8005f0a <_dtoa_r+0x8e2>
 8005e32:	9b08      	ldr	r3, [sp, #32]
 8005e34:	f1c0 001c 	rsb	r0, r0, #28
 8005e38:	4403      	add	r3, r0
 8005e3a:	4480      	add	r8, r0
 8005e3c:	4406      	add	r6, r0
 8005e3e:	9308      	str	r3, [sp, #32]
 8005e40:	f1b8 0f00 	cmp.w	r8, #0
 8005e44:	dd05      	ble.n	8005e52 <_dtoa_r+0x82a>
 8005e46:	4649      	mov	r1, r9
 8005e48:	4642      	mov	r2, r8
 8005e4a:	4658      	mov	r0, fp
 8005e4c:	f000 fcbe 	bl	80067cc <__lshift>
 8005e50:	4681      	mov	r9, r0
 8005e52:	9b08      	ldr	r3, [sp, #32]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	dd05      	ble.n	8005e64 <_dtoa_r+0x83c>
 8005e58:	4621      	mov	r1, r4
 8005e5a:	461a      	mov	r2, r3
 8005e5c:	4658      	mov	r0, fp
 8005e5e:	f000 fcb5 	bl	80067cc <__lshift>
 8005e62:	4604      	mov	r4, r0
 8005e64:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d059      	beq.n	8005f1e <_dtoa_r+0x8f6>
 8005e6a:	4621      	mov	r1, r4
 8005e6c:	4648      	mov	r0, r9
 8005e6e:	f000 fd19 	bl	80068a4 <__mcmp>
 8005e72:	2800      	cmp	r0, #0
 8005e74:	da53      	bge.n	8005f1e <_dtoa_r+0x8f6>
 8005e76:	1e7b      	subs	r3, r7, #1
 8005e78:	9304      	str	r3, [sp, #16]
 8005e7a:	4649      	mov	r1, r9
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	220a      	movs	r2, #10
 8005e80:	4658      	mov	r0, fp
 8005e82:	f000 faf7 	bl	8006474 <__multadd>
 8005e86:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e88:	4681      	mov	r9, r0
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	f000 8172 	beq.w	8006174 <_dtoa_r+0xb4c>
 8005e90:	2300      	movs	r3, #0
 8005e92:	4629      	mov	r1, r5
 8005e94:	220a      	movs	r2, #10
 8005e96:	4658      	mov	r0, fp
 8005e98:	f000 faec 	bl	8006474 <__multadd>
 8005e9c:	9b00      	ldr	r3, [sp, #0]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	4605      	mov	r5, r0
 8005ea2:	dc67      	bgt.n	8005f74 <_dtoa_r+0x94c>
 8005ea4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ea6:	2b02      	cmp	r3, #2
 8005ea8:	dc41      	bgt.n	8005f2e <_dtoa_r+0x906>
 8005eaa:	e063      	b.n	8005f74 <_dtoa_r+0x94c>
 8005eac:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005eae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005eb2:	e746      	b.n	8005d42 <_dtoa_r+0x71a>
 8005eb4:	9b07      	ldr	r3, [sp, #28]
 8005eb6:	1e5c      	subs	r4, r3, #1
 8005eb8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005eba:	42a3      	cmp	r3, r4
 8005ebc:	bfbf      	itttt	lt
 8005ebe:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005ec0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8005ec2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005ec4:	1ae3      	sublt	r3, r4, r3
 8005ec6:	bfb4      	ite	lt
 8005ec8:	18d2      	addlt	r2, r2, r3
 8005eca:	1b1c      	subge	r4, r3, r4
 8005ecc:	9b07      	ldr	r3, [sp, #28]
 8005ece:	bfbc      	itt	lt
 8005ed0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8005ed2:	2400      	movlt	r4, #0
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	bfb5      	itete	lt
 8005ed8:	eba8 0603 	sublt.w	r6, r8, r3
 8005edc:	9b07      	ldrge	r3, [sp, #28]
 8005ede:	2300      	movlt	r3, #0
 8005ee0:	4646      	movge	r6, r8
 8005ee2:	e730      	b.n	8005d46 <_dtoa_r+0x71e>
 8005ee4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005ee6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005ee8:	4646      	mov	r6, r8
 8005eea:	e735      	b.n	8005d58 <_dtoa_r+0x730>
 8005eec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005eee:	e75c      	b.n	8005daa <_dtoa_r+0x782>
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	e788      	b.n	8005e06 <_dtoa_r+0x7de>
 8005ef4:	3fe00000 	.word	0x3fe00000
 8005ef8:	40240000 	.word	0x40240000
 8005efc:	40140000 	.word	0x40140000
 8005f00:	9b02      	ldr	r3, [sp, #8]
 8005f02:	e780      	b.n	8005e06 <_dtoa_r+0x7de>
 8005f04:	2300      	movs	r3, #0
 8005f06:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f08:	e782      	b.n	8005e10 <_dtoa_r+0x7e8>
 8005f0a:	d099      	beq.n	8005e40 <_dtoa_r+0x818>
 8005f0c:	9a08      	ldr	r2, [sp, #32]
 8005f0e:	331c      	adds	r3, #28
 8005f10:	441a      	add	r2, r3
 8005f12:	4498      	add	r8, r3
 8005f14:	441e      	add	r6, r3
 8005f16:	9208      	str	r2, [sp, #32]
 8005f18:	e792      	b.n	8005e40 <_dtoa_r+0x818>
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	e7f6      	b.n	8005f0c <_dtoa_r+0x8e4>
 8005f1e:	9b07      	ldr	r3, [sp, #28]
 8005f20:	9704      	str	r7, [sp, #16]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	dc20      	bgt.n	8005f68 <_dtoa_r+0x940>
 8005f26:	9300      	str	r3, [sp, #0]
 8005f28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f2a:	2b02      	cmp	r3, #2
 8005f2c:	dd1e      	ble.n	8005f6c <_dtoa_r+0x944>
 8005f2e:	9b00      	ldr	r3, [sp, #0]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	f47f aec0 	bne.w	8005cb6 <_dtoa_r+0x68e>
 8005f36:	4621      	mov	r1, r4
 8005f38:	2205      	movs	r2, #5
 8005f3a:	4658      	mov	r0, fp
 8005f3c:	f000 fa9a 	bl	8006474 <__multadd>
 8005f40:	4601      	mov	r1, r0
 8005f42:	4604      	mov	r4, r0
 8005f44:	4648      	mov	r0, r9
 8005f46:	f000 fcad 	bl	80068a4 <__mcmp>
 8005f4a:	2800      	cmp	r0, #0
 8005f4c:	f77f aeb3 	ble.w	8005cb6 <_dtoa_r+0x68e>
 8005f50:	4656      	mov	r6, sl
 8005f52:	2331      	movs	r3, #49	@ 0x31
 8005f54:	f806 3b01 	strb.w	r3, [r6], #1
 8005f58:	9b04      	ldr	r3, [sp, #16]
 8005f5a:	3301      	adds	r3, #1
 8005f5c:	9304      	str	r3, [sp, #16]
 8005f5e:	e6ae      	b.n	8005cbe <_dtoa_r+0x696>
 8005f60:	9c07      	ldr	r4, [sp, #28]
 8005f62:	9704      	str	r7, [sp, #16]
 8005f64:	4625      	mov	r5, r4
 8005f66:	e7f3      	b.n	8005f50 <_dtoa_r+0x928>
 8005f68:	9b07      	ldr	r3, [sp, #28]
 8005f6a:	9300      	str	r3, [sp, #0]
 8005f6c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	f000 8104 	beq.w	800617c <_dtoa_r+0xb54>
 8005f74:	2e00      	cmp	r6, #0
 8005f76:	dd05      	ble.n	8005f84 <_dtoa_r+0x95c>
 8005f78:	4629      	mov	r1, r5
 8005f7a:	4632      	mov	r2, r6
 8005f7c:	4658      	mov	r0, fp
 8005f7e:	f000 fc25 	bl	80067cc <__lshift>
 8005f82:	4605      	mov	r5, r0
 8005f84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d05a      	beq.n	8006040 <_dtoa_r+0xa18>
 8005f8a:	6869      	ldr	r1, [r5, #4]
 8005f8c:	4658      	mov	r0, fp
 8005f8e:	f000 fa0f 	bl	80063b0 <_Balloc>
 8005f92:	4606      	mov	r6, r0
 8005f94:	b928      	cbnz	r0, 8005fa2 <_dtoa_r+0x97a>
 8005f96:	4b84      	ldr	r3, [pc, #528]	@ (80061a8 <_dtoa_r+0xb80>)
 8005f98:	4602      	mov	r2, r0
 8005f9a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005f9e:	f7ff bb5a 	b.w	8005656 <_dtoa_r+0x2e>
 8005fa2:	692a      	ldr	r2, [r5, #16]
 8005fa4:	3202      	adds	r2, #2
 8005fa6:	0092      	lsls	r2, r2, #2
 8005fa8:	f105 010c 	add.w	r1, r5, #12
 8005fac:	300c      	adds	r0, #12
 8005fae:	f000 ffaf 	bl	8006f10 <memcpy>
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	4631      	mov	r1, r6
 8005fb6:	4658      	mov	r0, fp
 8005fb8:	f000 fc08 	bl	80067cc <__lshift>
 8005fbc:	f10a 0301 	add.w	r3, sl, #1
 8005fc0:	9307      	str	r3, [sp, #28]
 8005fc2:	9b00      	ldr	r3, [sp, #0]
 8005fc4:	4453      	add	r3, sl
 8005fc6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005fc8:	9b02      	ldr	r3, [sp, #8]
 8005fca:	f003 0301 	and.w	r3, r3, #1
 8005fce:	462f      	mov	r7, r5
 8005fd0:	930a      	str	r3, [sp, #40]	@ 0x28
 8005fd2:	4605      	mov	r5, r0
 8005fd4:	9b07      	ldr	r3, [sp, #28]
 8005fd6:	4621      	mov	r1, r4
 8005fd8:	3b01      	subs	r3, #1
 8005fda:	4648      	mov	r0, r9
 8005fdc:	9300      	str	r3, [sp, #0]
 8005fde:	f7ff fa98 	bl	8005512 <quorem>
 8005fe2:	4639      	mov	r1, r7
 8005fe4:	9002      	str	r0, [sp, #8]
 8005fe6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005fea:	4648      	mov	r0, r9
 8005fec:	f000 fc5a 	bl	80068a4 <__mcmp>
 8005ff0:	462a      	mov	r2, r5
 8005ff2:	9008      	str	r0, [sp, #32]
 8005ff4:	4621      	mov	r1, r4
 8005ff6:	4658      	mov	r0, fp
 8005ff8:	f000 fc70 	bl	80068dc <__mdiff>
 8005ffc:	68c2      	ldr	r2, [r0, #12]
 8005ffe:	4606      	mov	r6, r0
 8006000:	bb02      	cbnz	r2, 8006044 <_dtoa_r+0xa1c>
 8006002:	4601      	mov	r1, r0
 8006004:	4648      	mov	r0, r9
 8006006:	f000 fc4d 	bl	80068a4 <__mcmp>
 800600a:	4602      	mov	r2, r0
 800600c:	4631      	mov	r1, r6
 800600e:	4658      	mov	r0, fp
 8006010:	920e      	str	r2, [sp, #56]	@ 0x38
 8006012:	f000 fa0d 	bl	8006430 <_Bfree>
 8006016:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006018:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800601a:	9e07      	ldr	r6, [sp, #28]
 800601c:	ea43 0102 	orr.w	r1, r3, r2
 8006020:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006022:	4319      	orrs	r1, r3
 8006024:	d110      	bne.n	8006048 <_dtoa_r+0xa20>
 8006026:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800602a:	d029      	beq.n	8006080 <_dtoa_r+0xa58>
 800602c:	9b08      	ldr	r3, [sp, #32]
 800602e:	2b00      	cmp	r3, #0
 8006030:	dd02      	ble.n	8006038 <_dtoa_r+0xa10>
 8006032:	9b02      	ldr	r3, [sp, #8]
 8006034:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006038:	9b00      	ldr	r3, [sp, #0]
 800603a:	f883 8000 	strb.w	r8, [r3]
 800603e:	e63f      	b.n	8005cc0 <_dtoa_r+0x698>
 8006040:	4628      	mov	r0, r5
 8006042:	e7bb      	b.n	8005fbc <_dtoa_r+0x994>
 8006044:	2201      	movs	r2, #1
 8006046:	e7e1      	b.n	800600c <_dtoa_r+0x9e4>
 8006048:	9b08      	ldr	r3, [sp, #32]
 800604a:	2b00      	cmp	r3, #0
 800604c:	db04      	blt.n	8006058 <_dtoa_r+0xa30>
 800604e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006050:	430b      	orrs	r3, r1
 8006052:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006054:	430b      	orrs	r3, r1
 8006056:	d120      	bne.n	800609a <_dtoa_r+0xa72>
 8006058:	2a00      	cmp	r2, #0
 800605a:	dded      	ble.n	8006038 <_dtoa_r+0xa10>
 800605c:	4649      	mov	r1, r9
 800605e:	2201      	movs	r2, #1
 8006060:	4658      	mov	r0, fp
 8006062:	f000 fbb3 	bl	80067cc <__lshift>
 8006066:	4621      	mov	r1, r4
 8006068:	4681      	mov	r9, r0
 800606a:	f000 fc1b 	bl	80068a4 <__mcmp>
 800606e:	2800      	cmp	r0, #0
 8006070:	dc03      	bgt.n	800607a <_dtoa_r+0xa52>
 8006072:	d1e1      	bne.n	8006038 <_dtoa_r+0xa10>
 8006074:	f018 0f01 	tst.w	r8, #1
 8006078:	d0de      	beq.n	8006038 <_dtoa_r+0xa10>
 800607a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800607e:	d1d8      	bne.n	8006032 <_dtoa_r+0xa0a>
 8006080:	9a00      	ldr	r2, [sp, #0]
 8006082:	2339      	movs	r3, #57	@ 0x39
 8006084:	7013      	strb	r3, [r2, #0]
 8006086:	4633      	mov	r3, r6
 8006088:	461e      	mov	r6, r3
 800608a:	3b01      	subs	r3, #1
 800608c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006090:	2a39      	cmp	r2, #57	@ 0x39
 8006092:	d052      	beq.n	800613a <_dtoa_r+0xb12>
 8006094:	3201      	adds	r2, #1
 8006096:	701a      	strb	r2, [r3, #0]
 8006098:	e612      	b.n	8005cc0 <_dtoa_r+0x698>
 800609a:	2a00      	cmp	r2, #0
 800609c:	dd07      	ble.n	80060ae <_dtoa_r+0xa86>
 800609e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80060a2:	d0ed      	beq.n	8006080 <_dtoa_r+0xa58>
 80060a4:	9a00      	ldr	r2, [sp, #0]
 80060a6:	f108 0301 	add.w	r3, r8, #1
 80060aa:	7013      	strb	r3, [r2, #0]
 80060ac:	e608      	b.n	8005cc0 <_dtoa_r+0x698>
 80060ae:	9b07      	ldr	r3, [sp, #28]
 80060b0:	9a07      	ldr	r2, [sp, #28]
 80060b2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80060b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d028      	beq.n	800610e <_dtoa_r+0xae6>
 80060bc:	4649      	mov	r1, r9
 80060be:	2300      	movs	r3, #0
 80060c0:	220a      	movs	r2, #10
 80060c2:	4658      	mov	r0, fp
 80060c4:	f000 f9d6 	bl	8006474 <__multadd>
 80060c8:	42af      	cmp	r7, r5
 80060ca:	4681      	mov	r9, r0
 80060cc:	f04f 0300 	mov.w	r3, #0
 80060d0:	f04f 020a 	mov.w	r2, #10
 80060d4:	4639      	mov	r1, r7
 80060d6:	4658      	mov	r0, fp
 80060d8:	d107      	bne.n	80060ea <_dtoa_r+0xac2>
 80060da:	f000 f9cb 	bl	8006474 <__multadd>
 80060de:	4607      	mov	r7, r0
 80060e0:	4605      	mov	r5, r0
 80060e2:	9b07      	ldr	r3, [sp, #28]
 80060e4:	3301      	adds	r3, #1
 80060e6:	9307      	str	r3, [sp, #28]
 80060e8:	e774      	b.n	8005fd4 <_dtoa_r+0x9ac>
 80060ea:	f000 f9c3 	bl	8006474 <__multadd>
 80060ee:	4629      	mov	r1, r5
 80060f0:	4607      	mov	r7, r0
 80060f2:	2300      	movs	r3, #0
 80060f4:	220a      	movs	r2, #10
 80060f6:	4658      	mov	r0, fp
 80060f8:	f000 f9bc 	bl	8006474 <__multadd>
 80060fc:	4605      	mov	r5, r0
 80060fe:	e7f0      	b.n	80060e2 <_dtoa_r+0xaba>
 8006100:	9b00      	ldr	r3, [sp, #0]
 8006102:	2b00      	cmp	r3, #0
 8006104:	bfcc      	ite	gt
 8006106:	461e      	movgt	r6, r3
 8006108:	2601      	movle	r6, #1
 800610a:	4456      	add	r6, sl
 800610c:	2700      	movs	r7, #0
 800610e:	4649      	mov	r1, r9
 8006110:	2201      	movs	r2, #1
 8006112:	4658      	mov	r0, fp
 8006114:	f000 fb5a 	bl	80067cc <__lshift>
 8006118:	4621      	mov	r1, r4
 800611a:	4681      	mov	r9, r0
 800611c:	f000 fbc2 	bl	80068a4 <__mcmp>
 8006120:	2800      	cmp	r0, #0
 8006122:	dcb0      	bgt.n	8006086 <_dtoa_r+0xa5e>
 8006124:	d102      	bne.n	800612c <_dtoa_r+0xb04>
 8006126:	f018 0f01 	tst.w	r8, #1
 800612a:	d1ac      	bne.n	8006086 <_dtoa_r+0xa5e>
 800612c:	4633      	mov	r3, r6
 800612e:	461e      	mov	r6, r3
 8006130:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006134:	2a30      	cmp	r2, #48	@ 0x30
 8006136:	d0fa      	beq.n	800612e <_dtoa_r+0xb06>
 8006138:	e5c2      	b.n	8005cc0 <_dtoa_r+0x698>
 800613a:	459a      	cmp	sl, r3
 800613c:	d1a4      	bne.n	8006088 <_dtoa_r+0xa60>
 800613e:	9b04      	ldr	r3, [sp, #16]
 8006140:	3301      	adds	r3, #1
 8006142:	9304      	str	r3, [sp, #16]
 8006144:	2331      	movs	r3, #49	@ 0x31
 8006146:	f88a 3000 	strb.w	r3, [sl]
 800614a:	e5b9      	b.n	8005cc0 <_dtoa_r+0x698>
 800614c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800614e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80061ac <_dtoa_r+0xb84>
 8006152:	b11b      	cbz	r3, 800615c <_dtoa_r+0xb34>
 8006154:	f10a 0308 	add.w	r3, sl, #8
 8006158:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800615a:	6013      	str	r3, [r2, #0]
 800615c:	4650      	mov	r0, sl
 800615e:	b019      	add	sp, #100	@ 0x64
 8006160:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006164:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006166:	2b01      	cmp	r3, #1
 8006168:	f77f ae37 	ble.w	8005dda <_dtoa_r+0x7b2>
 800616c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800616e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006170:	2001      	movs	r0, #1
 8006172:	e655      	b.n	8005e20 <_dtoa_r+0x7f8>
 8006174:	9b00      	ldr	r3, [sp, #0]
 8006176:	2b00      	cmp	r3, #0
 8006178:	f77f aed6 	ble.w	8005f28 <_dtoa_r+0x900>
 800617c:	4656      	mov	r6, sl
 800617e:	4621      	mov	r1, r4
 8006180:	4648      	mov	r0, r9
 8006182:	f7ff f9c6 	bl	8005512 <quorem>
 8006186:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800618a:	f806 8b01 	strb.w	r8, [r6], #1
 800618e:	9b00      	ldr	r3, [sp, #0]
 8006190:	eba6 020a 	sub.w	r2, r6, sl
 8006194:	4293      	cmp	r3, r2
 8006196:	ddb3      	ble.n	8006100 <_dtoa_r+0xad8>
 8006198:	4649      	mov	r1, r9
 800619a:	2300      	movs	r3, #0
 800619c:	220a      	movs	r2, #10
 800619e:	4658      	mov	r0, fp
 80061a0:	f000 f968 	bl	8006474 <__multadd>
 80061a4:	4681      	mov	r9, r0
 80061a6:	e7ea      	b.n	800617e <_dtoa_r+0xb56>
 80061a8:	080078c4 	.word	0x080078c4
 80061ac:	08007848 	.word	0x08007848

080061b0 <_free_r>:
 80061b0:	b538      	push	{r3, r4, r5, lr}
 80061b2:	4605      	mov	r5, r0
 80061b4:	2900      	cmp	r1, #0
 80061b6:	d041      	beq.n	800623c <_free_r+0x8c>
 80061b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80061bc:	1f0c      	subs	r4, r1, #4
 80061be:	2b00      	cmp	r3, #0
 80061c0:	bfb8      	it	lt
 80061c2:	18e4      	addlt	r4, r4, r3
 80061c4:	f000 f8e8 	bl	8006398 <__malloc_lock>
 80061c8:	4a1d      	ldr	r2, [pc, #116]	@ (8006240 <_free_r+0x90>)
 80061ca:	6813      	ldr	r3, [r2, #0]
 80061cc:	b933      	cbnz	r3, 80061dc <_free_r+0x2c>
 80061ce:	6063      	str	r3, [r4, #4]
 80061d0:	6014      	str	r4, [r2, #0]
 80061d2:	4628      	mov	r0, r5
 80061d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80061d8:	f000 b8e4 	b.w	80063a4 <__malloc_unlock>
 80061dc:	42a3      	cmp	r3, r4
 80061de:	d908      	bls.n	80061f2 <_free_r+0x42>
 80061e0:	6820      	ldr	r0, [r4, #0]
 80061e2:	1821      	adds	r1, r4, r0
 80061e4:	428b      	cmp	r3, r1
 80061e6:	bf01      	itttt	eq
 80061e8:	6819      	ldreq	r1, [r3, #0]
 80061ea:	685b      	ldreq	r3, [r3, #4]
 80061ec:	1809      	addeq	r1, r1, r0
 80061ee:	6021      	streq	r1, [r4, #0]
 80061f0:	e7ed      	b.n	80061ce <_free_r+0x1e>
 80061f2:	461a      	mov	r2, r3
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	b10b      	cbz	r3, 80061fc <_free_r+0x4c>
 80061f8:	42a3      	cmp	r3, r4
 80061fa:	d9fa      	bls.n	80061f2 <_free_r+0x42>
 80061fc:	6811      	ldr	r1, [r2, #0]
 80061fe:	1850      	adds	r0, r2, r1
 8006200:	42a0      	cmp	r0, r4
 8006202:	d10b      	bne.n	800621c <_free_r+0x6c>
 8006204:	6820      	ldr	r0, [r4, #0]
 8006206:	4401      	add	r1, r0
 8006208:	1850      	adds	r0, r2, r1
 800620a:	4283      	cmp	r3, r0
 800620c:	6011      	str	r1, [r2, #0]
 800620e:	d1e0      	bne.n	80061d2 <_free_r+0x22>
 8006210:	6818      	ldr	r0, [r3, #0]
 8006212:	685b      	ldr	r3, [r3, #4]
 8006214:	6053      	str	r3, [r2, #4]
 8006216:	4408      	add	r0, r1
 8006218:	6010      	str	r0, [r2, #0]
 800621a:	e7da      	b.n	80061d2 <_free_r+0x22>
 800621c:	d902      	bls.n	8006224 <_free_r+0x74>
 800621e:	230c      	movs	r3, #12
 8006220:	602b      	str	r3, [r5, #0]
 8006222:	e7d6      	b.n	80061d2 <_free_r+0x22>
 8006224:	6820      	ldr	r0, [r4, #0]
 8006226:	1821      	adds	r1, r4, r0
 8006228:	428b      	cmp	r3, r1
 800622a:	bf04      	itt	eq
 800622c:	6819      	ldreq	r1, [r3, #0]
 800622e:	685b      	ldreq	r3, [r3, #4]
 8006230:	6063      	str	r3, [r4, #4]
 8006232:	bf04      	itt	eq
 8006234:	1809      	addeq	r1, r1, r0
 8006236:	6021      	streq	r1, [r4, #0]
 8006238:	6054      	str	r4, [r2, #4]
 800623a:	e7ca      	b.n	80061d2 <_free_r+0x22>
 800623c:	bd38      	pop	{r3, r4, r5, pc}
 800623e:	bf00      	nop
 8006240:	20000478 	.word	0x20000478

08006244 <malloc>:
 8006244:	4b02      	ldr	r3, [pc, #8]	@ (8006250 <malloc+0xc>)
 8006246:	4601      	mov	r1, r0
 8006248:	6818      	ldr	r0, [r3, #0]
 800624a:	f000 b825 	b.w	8006298 <_malloc_r>
 800624e:	bf00      	nop
 8006250:	20000018 	.word	0x20000018

08006254 <sbrk_aligned>:
 8006254:	b570      	push	{r4, r5, r6, lr}
 8006256:	4e0f      	ldr	r6, [pc, #60]	@ (8006294 <sbrk_aligned+0x40>)
 8006258:	460c      	mov	r4, r1
 800625a:	6831      	ldr	r1, [r6, #0]
 800625c:	4605      	mov	r5, r0
 800625e:	b911      	cbnz	r1, 8006266 <sbrk_aligned+0x12>
 8006260:	f000 fe46 	bl	8006ef0 <_sbrk_r>
 8006264:	6030      	str	r0, [r6, #0]
 8006266:	4621      	mov	r1, r4
 8006268:	4628      	mov	r0, r5
 800626a:	f000 fe41 	bl	8006ef0 <_sbrk_r>
 800626e:	1c43      	adds	r3, r0, #1
 8006270:	d103      	bne.n	800627a <sbrk_aligned+0x26>
 8006272:	f04f 34ff 	mov.w	r4, #4294967295
 8006276:	4620      	mov	r0, r4
 8006278:	bd70      	pop	{r4, r5, r6, pc}
 800627a:	1cc4      	adds	r4, r0, #3
 800627c:	f024 0403 	bic.w	r4, r4, #3
 8006280:	42a0      	cmp	r0, r4
 8006282:	d0f8      	beq.n	8006276 <sbrk_aligned+0x22>
 8006284:	1a21      	subs	r1, r4, r0
 8006286:	4628      	mov	r0, r5
 8006288:	f000 fe32 	bl	8006ef0 <_sbrk_r>
 800628c:	3001      	adds	r0, #1
 800628e:	d1f2      	bne.n	8006276 <sbrk_aligned+0x22>
 8006290:	e7ef      	b.n	8006272 <sbrk_aligned+0x1e>
 8006292:	bf00      	nop
 8006294:	20000474 	.word	0x20000474

08006298 <_malloc_r>:
 8006298:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800629c:	1ccd      	adds	r5, r1, #3
 800629e:	f025 0503 	bic.w	r5, r5, #3
 80062a2:	3508      	adds	r5, #8
 80062a4:	2d0c      	cmp	r5, #12
 80062a6:	bf38      	it	cc
 80062a8:	250c      	movcc	r5, #12
 80062aa:	2d00      	cmp	r5, #0
 80062ac:	4606      	mov	r6, r0
 80062ae:	db01      	blt.n	80062b4 <_malloc_r+0x1c>
 80062b0:	42a9      	cmp	r1, r5
 80062b2:	d904      	bls.n	80062be <_malloc_r+0x26>
 80062b4:	230c      	movs	r3, #12
 80062b6:	6033      	str	r3, [r6, #0]
 80062b8:	2000      	movs	r0, #0
 80062ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006394 <_malloc_r+0xfc>
 80062c2:	f000 f869 	bl	8006398 <__malloc_lock>
 80062c6:	f8d8 3000 	ldr.w	r3, [r8]
 80062ca:	461c      	mov	r4, r3
 80062cc:	bb44      	cbnz	r4, 8006320 <_malloc_r+0x88>
 80062ce:	4629      	mov	r1, r5
 80062d0:	4630      	mov	r0, r6
 80062d2:	f7ff ffbf 	bl	8006254 <sbrk_aligned>
 80062d6:	1c43      	adds	r3, r0, #1
 80062d8:	4604      	mov	r4, r0
 80062da:	d158      	bne.n	800638e <_malloc_r+0xf6>
 80062dc:	f8d8 4000 	ldr.w	r4, [r8]
 80062e0:	4627      	mov	r7, r4
 80062e2:	2f00      	cmp	r7, #0
 80062e4:	d143      	bne.n	800636e <_malloc_r+0xd6>
 80062e6:	2c00      	cmp	r4, #0
 80062e8:	d04b      	beq.n	8006382 <_malloc_r+0xea>
 80062ea:	6823      	ldr	r3, [r4, #0]
 80062ec:	4639      	mov	r1, r7
 80062ee:	4630      	mov	r0, r6
 80062f0:	eb04 0903 	add.w	r9, r4, r3
 80062f4:	f000 fdfc 	bl	8006ef0 <_sbrk_r>
 80062f8:	4581      	cmp	r9, r0
 80062fa:	d142      	bne.n	8006382 <_malloc_r+0xea>
 80062fc:	6821      	ldr	r1, [r4, #0]
 80062fe:	1a6d      	subs	r5, r5, r1
 8006300:	4629      	mov	r1, r5
 8006302:	4630      	mov	r0, r6
 8006304:	f7ff ffa6 	bl	8006254 <sbrk_aligned>
 8006308:	3001      	adds	r0, #1
 800630a:	d03a      	beq.n	8006382 <_malloc_r+0xea>
 800630c:	6823      	ldr	r3, [r4, #0]
 800630e:	442b      	add	r3, r5
 8006310:	6023      	str	r3, [r4, #0]
 8006312:	f8d8 3000 	ldr.w	r3, [r8]
 8006316:	685a      	ldr	r2, [r3, #4]
 8006318:	bb62      	cbnz	r2, 8006374 <_malloc_r+0xdc>
 800631a:	f8c8 7000 	str.w	r7, [r8]
 800631e:	e00f      	b.n	8006340 <_malloc_r+0xa8>
 8006320:	6822      	ldr	r2, [r4, #0]
 8006322:	1b52      	subs	r2, r2, r5
 8006324:	d420      	bmi.n	8006368 <_malloc_r+0xd0>
 8006326:	2a0b      	cmp	r2, #11
 8006328:	d917      	bls.n	800635a <_malloc_r+0xc2>
 800632a:	1961      	adds	r1, r4, r5
 800632c:	42a3      	cmp	r3, r4
 800632e:	6025      	str	r5, [r4, #0]
 8006330:	bf18      	it	ne
 8006332:	6059      	strne	r1, [r3, #4]
 8006334:	6863      	ldr	r3, [r4, #4]
 8006336:	bf08      	it	eq
 8006338:	f8c8 1000 	streq.w	r1, [r8]
 800633c:	5162      	str	r2, [r4, r5]
 800633e:	604b      	str	r3, [r1, #4]
 8006340:	4630      	mov	r0, r6
 8006342:	f000 f82f 	bl	80063a4 <__malloc_unlock>
 8006346:	f104 000b 	add.w	r0, r4, #11
 800634a:	1d23      	adds	r3, r4, #4
 800634c:	f020 0007 	bic.w	r0, r0, #7
 8006350:	1ac2      	subs	r2, r0, r3
 8006352:	bf1c      	itt	ne
 8006354:	1a1b      	subne	r3, r3, r0
 8006356:	50a3      	strne	r3, [r4, r2]
 8006358:	e7af      	b.n	80062ba <_malloc_r+0x22>
 800635a:	6862      	ldr	r2, [r4, #4]
 800635c:	42a3      	cmp	r3, r4
 800635e:	bf0c      	ite	eq
 8006360:	f8c8 2000 	streq.w	r2, [r8]
 8006364:	605a      	strne	r2, [r3, #4]
 8006366:	e7eb      	b.n	8006340 <_malloc_r+0xa8>
 8006368:	4623      	mov	r3, r4
 800636a:	6864      	ldr	r4, [r4, #4]
 800636c:	e7ae      	b.n	80062cc <_malloc_r+0x34>
 800636e:	463c      	mov	r4, r7
 8006370:	687f      	ldr	r7, [r7, #4]
 8006372:	e7b6      	b.n	80062e2 <_malloc_r+0x4a>
 8006374:	461a      	mov	r2, r3
 8006376:	685b      	ldr	r3, [r3, #4]
 8006378:	42a3      	cmp	r3, r4
 800637a:	d1fb      	bne.n	8006374 <_malloc_r+0xdc>
 800637c:	2300      	movs	r3, #0
 800637e:	6053      	str	r3, [r2, #4]
 8006380:	e7de      	b.n	8006340 <_malloc_r+0xa8>
 8006382:	230c      	movs	r3, #12
 8006384:	6033      	str	r3, [r6, #0]
 8006386:	4630      	mov	r0, r6
 8006388:	f000 f80c 	bl	80063a4 <__malloc_unlock>
 800638c:	e794      	b.n	80062b8 <_malloc_r+0x20>
 800638e:	6005      	str	r5, [r0, #0]
 8006390:	e7d6      	b.n	8006340 <_malloc_r+0xa8>
 8006392:	bf00      	nop
 8006394:	20000478 	.word	0x20000478

08006398 <__malloc_lock>:
 8006398:	4801      	ldr	r0, [pc, #4]	@ (80063a0 <__malloc_lock+0x8>)
 800639a:	f7ff b8b8 	b.w	800550e <__retarget_lock_acquire_recursive>
 800639e:	bf00      	nop
 80063a0:	20000470 	.word	0x20000470

080063a4 <__malloc_unlock>:
 80063a4:	4801      	ldr	r0, [pc, #4]	@ (80063ac <__malloc_unlock+0x8>)
 80063a6:	f7ff b8b3 	b.w	8005510 <__retarget_lock_release_recursive>
 80063aa:	bf00      	nop
 80063ac:	20000470 	.word	0x20000470

080063b0 <_Balloc>:
 80063b0:	b570      	push	{r4, r5, r6, lr}
 80063b2:	69c6      	ldr	r6, [r0, #28]
 80063b4:	4604      	mov	r4, r0
 80063b6:	460d      	mov	r5, r1
 80063b8:	b976      	cbnz	r6, 80063d8 <_Balloc+0x28>
 80063ba:	2010      	movs	r0, #16
 80063bc:	f7ff ff42 	bl	8006244 <malloc>
 80063c0:	4602      	mov	r2, r0
 80063c2:	61e0      	str	r0, [r4, #28]
 80063c4:	b920      	cbnz	r0, 80063d0 <_Balloc+0x20>
 80063c6:	4b18      	ldr	r3, [pc, #96]	@ (8006428 <_Balloc+0x78>)
 80063c8:	4818      	ldr	r0, [pc, #96]	@ (800642c <_Balloc+0x7c>)
 80063ca:	216b      	movs	r1, #107	@ 0x6b
 80063cc:	f000 fdae 	bl	8006f2c <__assert_func>
 80063d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80063d4:	6006      	str	r6, [r0, #0]
 80063d6:	60c6      	str	r6, [r0, #12]
 80063d8:	69e6      	ldr	r6, [r4, #28]
 80063da:	68f3      	ldr	r3, [r6, #12]
 80063dc:	b183      	cbz	r3, 8006400 <_Balloc+0x50>
 80063de:	69e3      	ldr	r3, [r4, #28]
 80063e0:	68db      	ldr	r3, [r3, #12]
 80063e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80063e6:	b9b8      	cbnz	r0, 8006418 <_Balloc+0x68>
 80063e8:	2101      	movs	r1, #1
 80063ea:	fa01 f605 	lsl.w	r6, r1, r5
 80063ee:	1d72      	adds	r2, r6, #5
 80063f0:	0092      	lsls	r2, r2, #2
 80063f2:	4620      	mov	r0, r4
 80063f4:	f000 fdb8 	bl	8006f68 <_calloc_r>
 80063f8:	b160      	cbz	r0, 8006414 <_Balloc+0x64>
 80063fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80063fe:	e00e      	b.n	800641e <_Balloc+0x6e>
 8006400:	2221      	movs	r2, #33	@ 0x21
 8006402:	2104      	movs	r1, #4
 8006404:	4620      	mov	r0, r4
 8006406:	f000 fdaf 	bl	8006f68 <_calloc_r>
 800640a:	69e3      	ldr	r3, [r4, #28]
 800640c:	60f0      	str	r0, [r6, #12]
 800640e:	68db      	ldr	r3, [r3, #12]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d1e4      	bne.n	80063de <_Balloc+0x2e>
 8006414:	2000      	movs	r0, #0
 8006416:	bd70      	pop	{r4, r5, r6, pc}
 8006418:	6802      	ldr	r2, [r0, #0]
 800641a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800641e:	2300      	movs	r3, #0
 8006420:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006424:	e7f7      	b.n	8006416 <_Balloc+0x66>
 8006426:	bf00      	nop
 8006428:	08007855 	.word	0x08007855
 800642c:	080078d5 	.word	0x080078d5

08006430 <_Bfree>:
 8006430:	b570      	push	{r4, r5, r6, lr}
 8006432:	69c6      	ldr	r6, [r0, #28]
 8006434:	4605      	mov	r5, r0
 8006436:	460c      	mov	r4, r1
 8006438:	b976      	cbnz	r6, 8006458 <_Bfree+0x28>
 800643a:	2010      	movs	r0, #16
 800643c:	f7ff ff02 	bl	8006244 <malloc>
 8006440:	4602      	mov	r2, r0
 8006442:	61e8      	str	r0, [r5, #28]
 8006444:	b920      	cbnz	r0, 8006450 <_Bfree+0x20>
 8006446:	4b09      	ldr	r3, [pc, #36]	@ (800646c <_Bfree+0x3c>)
 8006448:	4809      	ldr	r0, [pc, #36]	@ (8006470 <_Bfree+0x40>)
 800644a:	218f      	movs	r1, #143	@ 0x8f
 800644c:	f000 fd6e 	bl	8006f2c <__assert_func>
 8006450:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006454:	6006      	str	r6, [r0, #0]
 8006456:	60c6      	str	r6, [r0, #12]
 8006458:	b13c      	cbz	r4, 800646a <_Bfree+0x3a>
 800645a:	69eb      	ldr	r3, [r5, #28]
 800645c:	6862      	ldr	r2, [r4, #4]
 800645e:	68db      	ldr	r3, [r3, #12]
 8006460:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006464:	6021      	str	r1, [r4, #0]
 8006466:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800646a:	bd70      	pop	{r4, r5, r6, pc}
 800646c:	08007855 	.word	0x08007855
 8006470:	080078d5 	.word	0x080078d5

08006474 <__multadd>:
 8006474:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006478:	690d      	ldr	r5, [r1, #16]
 800647a:	4607      	mov	r7, r0
 800647c:	460c      	mov	r4, r1
 800647e:	461e      	mov	r6, r3
 8006480:	f101 0c14 	add.w	ip, r1, #20
 8006484:	2000      	movs	r0, #0
 8006486:	f8dc 3000 	ldr.w	r3, [ip]
 800648a:	b299      	uxth	r1, r3
 800648c:	fb02 6101 	mla	r1, r2, r1, r6
 8006490:	0c1e      	lsrs	r6, r3, #16
 8006492:	0c0b      	lsrs	r3, r1, #16
 8006494:	fb02 3306 	mla	r3, r2, r6, r3
 8006498:	b289      	uxth	r1, r1
 800649a:	3001      	adds	r0, #1
 800649c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80064a0:	4285      	cmp	r5, r0
 80064a2:	f84c 1b04 	str.w	r1, [ip], #4
 80064a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80064aa:	dcec      	bgt.n	8006486 <__multadd+0x12>
 80064ac:	b30e      	cbz	r6, 80064f2 <__multadd+0x7e>
 80064ae:	68a3      	ldr	r3, [r4, #8]
 80064b0:	42ab      	cmp	r3, r5
 80064b2:	dc19      	bgt.n	80064e8 <__multadd+0x74>
 80064b4:	6861      	ldr	r1, [r4, #4]
 80064b6:	4638      	mov	r0, r7
 80064b8:	3101      	adds	r1, #1
 80064ba:	f7ff ff79 	bl	80063b0 <_Balloc>
 80064be:	4680      	mov	r8, r0
 80064c0:	b928      	cbnz	r0, 80064ce <__multadd+0x5a>
 80064c2:	4602      	mov	r2, r0
 80064c4:	4b0c      	ldr	r3, [pc, #48]	@ (80064f8 <__multadd+0x84>)
 80064c6:	480d      	ldr	r0, [pc, #52]	@ (80064fc <__multadd+0x88>)
 80064c8:	21ba      	movs	r1, #186	@ 0xba
 80064ca:	f000 fd2f 	bl	8006f2c <__assert_func>
 80064ce:	6922      	ldr	r2, [r4, #16]
 80064d0:	3202      	adds	r2, #2
 80064d2:	f104 010c 	add.w	r1, r4, #12
 80064d6:	0092      	lsls	r2, r2, #2
 80064d8:	300c      	adds	r0, #12
 80064da:	f000 fd19 	bl	8006f10 <memcpy>
 80064de:	4621      	mov	r1, r4
 80064e0:	4638      	mov	r0, r7
 80064e2:	f7ff ffa5 	bl	8006430 <_Bfree>
 80064e6:	4644      	mov	r4, r8
 80064e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80064ec:	3501      	adds	r5, #1
 80064ee:	615e      	str	r6, [r3, #20]
 80064f0:	6125      	str	r5, [r4, #16]
 80064f2:	4620      	mov	r0, r4
 80064f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80064f8:	080078c4 	.word	0x080078c4
 80064fc:	080078d5 	.word	0x080078d5

08006500 <__hi0bits>:
 8006500:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006504:	4603      	mov	r3, r0
 8006506:	bf36      	itet	cc
 8006508:	0403      	lslcc	r3, r0, #16
 800650a:	2000      	movcs	r0, #0
 800650c:	2010      	movcc	r0, #16
 800650e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006512:	bf3c      	itt	cc
 8006514:	021b      	lslcc	r3, r3, #8
 8006516:	3008      	addcc	r0, #8
 8006518:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800651c:	bf3c      	itt	cc
 800651e:	011b      	lslcc	r3, r3, #4
 8006520:	3004      	addcc	r0, #4
 8006522:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006526:	bf3c      	itt	cc
 8006528:	009b      	lslcc	r3, r3, #2
 800652a:	3002      	addcc	r0, #2
 800652c:	2b00      	cmp	r3, #0
 800652e:	db05      	blt.n	800653c <__hi0bits+0x3c>
 8006530:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006534:	f100 0001 	add.w	r0, r0, #1
 8006538:	bf08      	it	eq
 800653a:	2020      	moveq	r0, #32
 800653c:	4770      	bx	lr

0800653e <__lo0bits>:
 800653e:	6803      	ldr	r3, [r0, #0]
 8006540:	4602      	mov	r2, r0
 8006542:	f013 0007 	ands.w	r0, r3, #7
 8006546:	d00b      	beq.n	8006560 <__lo0bits+0x22>
 8006548:	07d9      	lsls	r1, r3, #31
 800654a:	d421      	bmi.n	8006590 <__lo0bits+0x52>
 800654c:	0798      	lsls	r0, r3, #30
 800654e:	bf49      	itett	mi
 8006550:	085b      	lsrmi	r3, r3, #1
 8006552:	089b      	lsrpl	r3, r3, #2
 8006554:	2001      	movmi	r0, #1
 8006556:	6013      	strmi	r3, [r2, #0]
 8006558:	bf5c      	itt	pl
 800655a:	6013      	strpl	r3, [r2, #0]
 800655c:	2002      	movpl	r0, #2
 800655e:	4770      	bx	lr
 8006560:	b299      	uxth	r1, r3
 8006562:	b909      	cbnz	r1, 8006568 <__lo0bits+0x2a>
 8006564:	0c1b      	lsrs	r3, r3, #16
 8006566:	2010      	movs	r0, #16
 8006568:	b2d9      	uxtb	r1, r3
 800656a:	b909      	cbnz	r1, 8006570 <__lo0bits+0x32>
 800656c:	3008      	adds	r0, #8
 800656e:	0a1b      	lsrs	r3, r3, #8
 8006570:	0719      	lsls	r1, r3, #28
 8006572:	bf04      	itt	eq
 8006574:	091b      	lsreq	r3, r3, #4
 8006576:	3004      	addeq	r0, #4
 8006578:	0799      	lsls	r1, r3, #30
 800657a:	bf04      	itt	eq
 800657c:	089b      	lsreq	r3, r3, #2
 800657e:	3002      	addeq	r0, #2
 8006580:	07d9      	lsls	r1, r3, #31
 8006582:	d403      	bmi.n	800658c <__lo0bits+0x4e>
 8006584:	085b      	lsrs	r3, r3, #1
 8006586:	f100 0001 	add.w	r0, r0, #1
 800658a:	d003      	beq.n	8006594 <__lo0bits+0x56>
 800658c:	6013      	str	r3, [r2, #0]
 800658e:	4770      	bx	lr
 8006590:	2000      	movs	r0, #0
 8006592:	4770      	bx	lr
 8006594:	2020      	movs	r0, #32
 8006596:	4770      	bx	lr

08006598 <__i2b>:
 8006598:	b510      	push	{r4, lr}
 800659a:	460c      	mov	r4, r1
 800659c:	2101      	movs	r1, #1
 800659e:	f7ff ff07 	bl	80063b0 <_Balloc>
 80065a2:	4602      	mov	r2, r0
 80065a4:	b928      	cbnz	r0, 80065b2 <__i2b+0x1a>
 80065a6:	4b05      	ldr	r3, [pc, #20]	@ (80065bc <__i2b+0x24>)
 80065a8:	4805      	ldr	r0, [pc, #20]	@ (80065c0 <__i2b+0x28>)
 80065aa:	f240 1145 	movw	r1, #325	@ 0x145
 80065ae:	f000 fcbd 	bl	8006f2c <__assert_func>
 80065b2:	2301      	movs	r3, #1
 80065b4:	6144      	str	r4, [r0, #20]
 80065b6:	6103      	str	r3, [r0, #16]
 80065b8:	bd10      	pop	{r4, pc}
 80065ba:	bf00      	nop
 80065bc:	080078c4 	.word	0x080078c4
 80065c0:	080078d5 	.word	0x080078d5

080065c4 <__multiply>:
 80065c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065c8:	4614      	mov	r4, r2
 80065ca:	690a      	ldr	r2, [r1, #16]
 80065cc:	6923      	ldr	r3, [r4, #16]
 80065ce:	429a      	cmp	r2, r3
 80065d0:	bfa8      	it	ge
 80065d2:	4623      	movge	r3, r4
 80065d4:	460f      	mov	r7, r1
 80065d6:	bfa4      	itt	ge
 80065d8:	460c      	movge	r4, r1
 80065da:	461f      	movge	r7, r3
 80065dc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80065e0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80065e4:	68a3      	ldr	r3, [r4, #8]
 80065e6:	6861      	ldr	r1, [r4, #4]
 80065e8:	eb0a 0609 	add.w	r6, sl, r9
 80065ec:	42b3      	cmp	r3, r6
 80065ee:	b085      	sub	sp, #20
 80065f0:	bfb8      	it	lt
 80065f2:	3101      	addlt	r1, #1
 80065f4:	f7ff fedc 	bl	80063b0 <_Balloc>
 80065f8:	b930      	cbnz	r0, 8006608 <__multiply+0x44>
 80065fa:	4602      	mov	r2, r0
 80065fc:	4b44      	ldr	r3, [pc, #272]	@ (8006710 <__multiply+0x14c>)
 80065fe:	4845      	ldr	r0, [pc, #276]	@ (8006714 <__multiply+0x150>)
 8006600:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006604:	f000 fc92 	bl	8006f2c <__assert_func>
 8006608:	f100 0514 	add.w	r5, r0, #20
 800660c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006610:	462b      	mov	r3, r5
 8006612:	2200      	movs	r2, #0
 8006614:	4543      	cmp	r3, r8
 8006616:	d321      	bcc.n	800665c <__multiply+0x98>
 8006618:	f107 0114 	add.w	r1, r7, #20
 800661c:	f104 0214 	add.w	r2, r4, #20
 8006620:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006624:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006628:	9302      	str	r3, [sp, #8]
 800662a:	1b13      	subs	r3, r2, r4
 800662c:	3b15      	subs	r3, #21
 800662e:	f023 0303 	bic.w	r3, r3, #3
 8006632:	3304      	adds	r3, #4
 8006634:	f104 0715 	add.w	r7, r4, #21
 8006638:	42ba      	cmp	r2, r7
 800663a:	bf38      	it	cc
 800663c:	2304      	movcc	r3, #4
 800663e:	9301      	str	r3, [sp, #4]
 8006640:	9b02      	ldr	r3, [sp, #8]
 8006642:	9103      	str	r1, [sp, #12]
 8006644:	428b      	cmp	r3, r1
 8006646:	d80c      	bhi.n	8006662 <__multiply+0x9e>
 8006648:	2e00      	cmp	r6, #0
 800664a:	dd03      	ble.n	8006654 <__multiply+0x90>
 800664c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006650:	2b00      	cmp	r3, #0
 8006652:	d05b      	beq.n	800670c <__multiply+0x148>
 8006654:	6106      	str	r6, [r0, #16]
 8006656:	b005      	add	sp, #20
 8006658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800665c:	f843 2b04 	str.w	r2, [r3], #4
 8006660:	e7d8      	b.n	8006614 <__multiply+0x50>
 8006662:	f8b1 a000 	ldrh.w	sl, [r1]
 8006666:	f1ba 0f00 	cmp.w	sl, #0
 800666a:	d024      	beq.n	80066b6 <__multiply+0xf2>
 800666c:	f104 0e14 	add.w	lr, r4, #20
 8006670:	46a9      	mov	r9, r5
 8006672:	f04f 0c00 	mov.w	ip, #0
 8006676:	f85e 7b04 	ldr.w	r7, [lr], #4
 800667a:	f8d9 3000 	ldr.w	r3, [r9]
 800667e:	fa1f fb87 	uxth.w	fp, r7
 8006682:	b29b      	uxth	r3, r3
 8006684:	fb0a 330b 	mla	r3, sl, fp, r3
 8006688:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800668c:	f8d9 7000 	ldr.w	r7, [r9]
 8006690:	4463      	add	r3, ip
 8006692:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006696:	fb0a c70b 	mla	r7, sl, fp, ip
 800669a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800669e:	b29b      	uxth	r3, r3
 80066a0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80066a4:	4572      	cmp	r2, lr
 80066a6:	f849 3b04 	str.w	r3, [r9], #4
 80066aa:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80066ae:	d8e2      	bhi.n	8006676 <__multiply+0xb2>
 80066b0:	9b01      	ldr	r3, [sp, #4]
 80066b2:	f845 c003 	str.w	ip, [r5, r3]
 80066b6:	9b03      	ldr	r3, [sp, #12]
 80066b8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80066bc:	3104      	adds	r1, #4
 80066be:	f1b9 0f00 	cmp.w	r9, #0
 80066c2:	d021      	beq.n	8006708 <__multiply+0x144>
 80066c4:	682b      	ldr	r3, [r5, #0]
 80066c6:	f104 0c14 	add.w	ip, r4, #20
 80066ca:	46ae      	mov	lr, r5
 80066cc:	f04f 0a00 	mov.w	sl, #0
 80066d0:	f8bc b000 	ldrh.w	fp, [ip]
 80066d4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80066d8:	fb09 770b 	mla	r7, r9, fp, r7
 80066dc:	4457      	add	r7, sl
 80066de:	b29b      	uxth	r3, r3
 80066e0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80066e4:	f84e 3b04 	str.w	r3, [lr], #4
 80066e8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80066ec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80066f0:	f8be 3000 	ldrh.w	r3, [lr]
 80066f4:	fb09 330a 	mla	r3, r9, sl, r3
 80066f8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80066fc:	4562      	cmp	r2, ip
 80066fe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006702:	d8e5      	bhi.n	80066d0 <__multiply+0x10c>
 8006704:	9f01      	ldr	r7, [sp, #4]
 8006706:	51eb      	str	r3, [r5, r7]
 8006708:	3504      	adds	r5, #4
 800670a:	e799      	b.n	8006640 <__multiply+0x7c>
 800670c:	3e01      	subs	r6, #1
 800670e:	e79b      	b.n	8006648 <__multiply+0x84>
 8006710:	080078c4 	.word	0x080078c4
 8006714:	080078d5 	.word	0x080078d5

08006718 <__pow5mult>:
 8006718:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800671c:	4615      	mov	r5, r2
 800671e:	f012 0203 	ands.w	r2, r2, #3
 8006722:	4607      	mov	r7, r0
 8006724:	460e      	mov	r6, r1
 8006726:	d007      	beq.n	8006738 <__pow5mult+0x20>
 8006728:	4c25      	ldr	r4, [pc, #148]	@ (80067c0 <__pow5mult+0xa8>)
 800672a:	3a01      	subs	r2, #1
 800672c:	2300      	movs	r3, #0
 800672e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006732:	f7ff fe9f 	bl	8006474 <__multadd>
 8006736:	4606      	mov	r6, r0
 8006738:	10ad      	asrs	r5, r5, #2
 800673a:	d03d      	beq.n	80067b8 <__pow5mult+0xa0>
 800673c:	69fc      	ldr	r4, [r7, #28]
 800673e:	b97c      	cbnz	r4, 8006760 <__pow5mult+0x48>
 8006740:	2010      	movs	r0, #16
 8006742:	f7ff fd7f 	bl	8006244 <malloc>
 8006746:	4602      	mov	r2, r0
 8006748:	61f8      	str	r0, [r7, #28]
 800674a:	b928      	cbnz	r0, 8006758 <__pow5mult+0x40>
 800674c:	4b1d      	ldr	r3, [pc, #116]	@ (80067c4 <__pow5mult+0xac>)
 800674e:	481e      	ldr	r0, [pc, #120]	@ (80067c8 <__pow5mult+0xb0>)
 8006750:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006754:	f000 fbea 	bl	8006f2c <__assert_func>
 8006758:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800675c:	6004      	str	r4, [r0, #0]
 800675e:	60c4      	str	r4, [r0, #12]
 8006760:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006764:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006768:	b94c      	cbnz	r4, 800677e <__pow5mult+0x66>
 800676a:	f240 2171 	movw	r1, #625	@ 0x271
 800676e:	4638      	mov	r0, r7
 8006770:	f7ff ff12 	bl	8006598 <__i2b>
 8006774:	2300      	movs	r3, #0
 8006776:	f8c8 0008 	str.w	r0, [r8, #8]
 800677a:	4604      	mov	r4, r0
 800677c:	6003      	str	r3, [r0, #0]
 800677e:	f04f 0900 	mov.w	r9, #0
 8006782:	07eb      	lsls	r3, r5, #31
 8006784:	d50a      	bpl.n	800679c <__pow5mult+0x84>
 8006786:	4631      	mov	r1, r6
 8006788:	4622      	mov	r2, r4
 800678a:	4638      	mov	r0, r7
 800678c:	f7ff ff1a 	bl	80065c4 <__multiply>
 8006790:	4631      	mov	r1, r6
 8006792:	4680      	mov	r8, r0
 8006794:	4638      	mov	r0, r7
 8006796:	f7ff fe4b 	bl	8006430 <_Bfree>
 800679a:	4646      	mov	r6, r8
 800679c:	106d      	asrs	r5, r5, #1
 800679e:	d00b      	beq.n	80067b8 <__pow5mult+0xa0>
 80067a0:	6820      	ldr	r0, [r4, #0]
 80067a2:	b938      	cbnz	r0, 80067b4 <__pow5mult+0x9c>
 80067a4:	4622      	mov	r2, r4
 80067a6:	4621      	mov	r1, r4
 80067a8:	4638      	mov	r0, r7
 80067aa:	f7ff ff0b 	bl	80065c4 <__multiply>
 80067ae:	6020      	str	r0, [r4, #0]
 80067b0:	f8c0 9000 	str.w	r9, [r0]
 80067b4:	4604      	mov	r4, r0
 80067b6:	e7e4      	b.n	8006782 <__pow5mult+0x6a>
 80067b8:	4630      	mov	r0, r6
 80067ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067be:	bf00      	nop
 80067c0:	08007930 	.word	0x08007930
 80067c4:	08007855 	.word	0x08007855
 80067c8:	080078d5 	.word	0x080078d5

080067cc <__lshift>:
 80067cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067d0:	460c      	mov	r4, r1
 80067d2:	6849      	ldr	r1, [r1, #4]
 80067d4:	6923      	ldr	r3, [r4, #16]
 80067d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80067da:	68a3      	ldr	r3, [r4, #8]
 80067dc:	4607      	mov	r7, r0
 80067de:	4691      	mov	r9, r2
 80067e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80067e4:	f108 0601 	add.w	r6, r8, #1
 80067e8:	42b3      	cmp	r3, r6
 80067ea:	db0b      	blt.n	8006804 <__lshift+0x38>
 80067ec:	4638      	mov	r0, r7
 80067ee:	f7ff fddf 	bl	80063b0 <_Balloc>
 80067f2:	4605      	mov	r5, r0
 80067f4:	b948      	cbnz	r0, 800680a <__lshift+0x3e>
 80067f6:	4602      	mov	r2, r0
 80067f8:	4b28      	ldr	r3, [pc, #160]	@ (800689c <__lshift+0xd0>)
 80067fa:	4829      	ldr	r0, [pc, #164]	@ (80068a0 <__lshift+0xd4>)
 80067fc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006800:	f000 fb94 	bl	8006f2c <__assert_func>
 8006804:	3101      	adds	r1, #1
 8006806:	005b      	lsls	r3, r3, #1
 8006808:	e7ee      	b.n	80067e8 <__lshift+0x1c>
 800680a:	2300      	movs	r3, #0
 800680c:	f100 0114 	add.w	r1, r0, #20
 8006810:	f100 0210 	add.w	r2, r0, #16
 8006814:	4618      	mov	r0, r3
 8006816:	4553      	cmp	r3, sl
 8006818:	db33      	blt.n	8006882 <__lshift+0xb6>
 800681a:	6920      	ldr	r0, [r4, #16]
 800681c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006820:	f104 0314 	add.w	r3, r4, #20
 8006824:	f019 091f 	ands.w	r9, r9, #31
 8006828:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800682c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006830:	d02b      	beq.n	800688a <__lshift+0xbe>
 8006832:	f1c9 0e20 	rsb	lr, r9, #32
 8006836:	468a      	mov	sl, r1
 8006838:	2200      	movs	r2, #0
 800683a:	6818      	ldr	r0, [r3, #0]
 800683c:	fa00 f009 	lsl.w	r0, r0, r9
 8006840:	4310      	orrs	r0, r2
 8006842:	f84a 0b04 	str.w	r0, [sl], #4
 8006846:	f853 2b04 	ldr.w	r2, [r3], #4
 800684a:	459c      	cmp	ip, r3
 800684c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006850:	d8f3      	bhi.n	800683a <__lshift+0x6e>
 8006852:	ebac 0304 	sub.w	r3, ip, r4
 8006856:	3b15      	subs	r3, #21
 8006858:	f023 0303 	bic.w	r3, r3, #3
 800685c:	3304      	adds	r3, #4
 800685e:	f104 0015 	add.w	r0, r4, #21
 8006862:	4584      	cmp	ip, r0
 8006864:	bf38      	it	cc
 8006866:	2304      	movcc	r3, #4
 8006868:	50ca      	str	r2, [r1, r3]
 800686a:	b10a      	cbz	r2, 8006870 <__lshift+0xa4>
 800686c:	f108 0602 	add.w	r6, r8, #2
 8006870:	3e01      	subs	r6, #1
 8006872:	4638      	mov	r0, r7
 8006874:	612e      	str	r6, [r5, #16]
 8006876:	4621      	mov	r1, r4
 8006878:	f7ff fdda 	bl	8006430 <_Bfree>
 800687c:	4628      	mov	r0, r5
 800687e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006882:	f842 0f04 	str.w	r0, [r2, #4]!
 8006886:	3301      	adds	r3, #1
 8006888:	e7c5      	b.n	8006816 <__lshift+0x4a>
 800688a:	3904      	subs	r1, #4
 800688c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006890:	f841 2f04 	str.w	r2, [r1, #4]!
 8006894:	459c      	cmp	ip, r3
 8006896:	d8f9      	bhi.n	800688c <__lshift+0xc0>
 8006898:	e7ea      	b.n	8006870 <__lshift+0xa4>
 800689a:	bf00      	nop
 800689c:	080078c4 	.word	0x080078c4
 80068a0:	080078d5 	.word	0x080078d5

080068a4 <__mcmp>:
 80068a4:	690a      	ldr	r2, [r1, #16]
 80068a6:	4603      	mov	r3, r0
 80068a8:	6900      	ldr	r0, [r0, #16]
 80068aa:	1a80      	subs	r0, r0, r2
 80068ac:	b530      	push	{r4, r5, lr}
 80068ae:	d10e      	bne.n	80068ce <__mcmp+0x2a>
 80068b0:	3314      	adds	r3, #20
 80068b2:	3114      	adds	r1, #20
 80068b4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80068b8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80068bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80068c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80068c4:	4295      	cmp	r5, r2
 80068c6:	d003      	beq.n	80068d0 <__mcmp+0x2c>
 80068c8:	d205      	bcs.n	80068d6 <__mcmp+0x32>
 80068ca:	f04f 30ff 	mov.w	r0, #4294967295
 80068ce:	bd30      	pop	{r4, r5, pc}
 80068d0:	42a3      	cmp	r3, r4
 80068d2:	d3f3      	bcc.n	80068bc <__mcmp+0x18>
 80068d4:	e7fb      	b.n	80068ce <__mcmp+0x2a>
 80068d6:	2001      	movs	r0, #1
 80068d8:	e7f9      	b.n	80068ce <__mcmp+0x2a>
	...

080068dc <__mdiff>:
 80068dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068e0:	4689      	mov	r9, r1
 80068e2:	4606      	mov	r6, r0
 80068e4:	4611      	mov	r1, r2
 80068e6:	4648      	mov	r0, r9
 80068e8:	4614      	mov	r4, r2
 80068ea:	f7ff ffdb 	bl	80068a4 <__mcmp>
 80068ee:	1e05      	subs	r5, r0, #0
 80068f0:	d112      	bne.n	8006918 <__mdiff+0x3c>
 80068f2:	4629      	mov	r1, r5
 80068f4:	4630      	mov	r0, r6
 80068f6:	f7ff fd5b 	bl	80063b0 <_Balloc>
 80068fa:	4602      	mov	r2, r0
 80068fc:	b928      	cbnz	r0, 800690a <__mdiff+0x2e>
 80068fe:	4b3f      	ldr	r3, [pc, #252]	@ (80069fc <__mdiff+0x120>)
 8006900:	f240 2137 	movw	r1, #567	@ 0x237
 8006904:	483e      	ldr	r0, [pc, #248]	@ (8006a00 <__mdiff+0x124>)
 8006906:	f000 fb11 	bl	8006f2c <__assert_func>
 800690a:	2301      	movs	r3, #1
 800690c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006910:	4610      	mov	r0, r2
 8006912:	b003      	add	sp, #12
 8006914:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006918:	bfbc      	itt	lt
 800691a:	464b      	movlt	r3, r9
 800691c:	46a1      	movlt	r9, r4
 800691e:	4630      	mov	r0, r6
 8006920:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006924:	bfba      	itte	lt
 8006926:	461c      	movlt	r4, r3
 8006928:	2501      	movlt	r5, #1
 800692a:	2500      	movge	r5, #0
 800692c:	f7ff fd40 	bl	80063b0 <_Balloc>
 8006930:	4602      	mov	r2, r0
 8006932:	b918      	cbnz	r0, 800693c <__mdiff+0x60>
 8006934:	4b31      	ldr	r3, [pc, #196]	@ (80069fc <__mdiff+0x120>)
 8006936:	f240 2145 	movw	r1, #581	@ 0x245
 800693a:	e7e3      	b.n	8006904 <__mdiff+0x28>
 800693c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006940:	6926      	ldr	r6, [r4, #16]
 8006942:	60c5      	str	r5, [r0, #12]
 8006944:	f109 0310 	add.w	r3, r9, #16
 8006948:	f109 0514 	add.w	r5, r9, #20
 800694c:	f104 0e14 	add.w	lr, r4, #20
 8006950:	f100 0b14 	add.w	fp, r0, #20
 8006954:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006958:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800695c:	9301      	str	r3, [sp, #4]
 800695e:	46d9      	mov	r9, fp
 8006960:	f04f 0c00 	mov.w	ip, #0
 8006964:	9b01      	ldr	r3, [sp, #4]
 8006966:	f85e 0b04 	ldr.w	r0, [lr], #4
 800696a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800696e:	9301      	str	r3, [sp, #4]
 8006970:	fa1f f38a 	uxth.w	r3, sl
 8006974:	4619      	mov	r1, r3
 8006976:	b283      	uxth	r3, r0
 8006978:	1acb      	subs	r3, r1, r3
 800697a:	0c00      	lsrs	r0, r0, #16
 800697c:	4463      	add	r3, ip
 800697e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006982:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006986:	b29b      	uxth	r3, r3
 8006988:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800698c:	4576      	cmp	r6, lr
 800698e:	f849 3b04 	str.w	r3, [r9], #4
 8006992:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006996:	d8e5      	bhi.n	8006964 <__mdiff+0x88>
 8006998:	1b33      	subs	r3, r6, r4
 800699a:	3b15      	subs	r3, #21
 800699c:	f023 0303 	bic.w	r3, r3, #3
 80069a0:	3415      	adds	r4, #21
 80069a2:	3304      	adds	r3, #4
 80069a4:	42a6      	cmp	r6, r4
 80069a6:	bf38      	it	cc
 80069a8:	2304      	movcc	r3, #4
 80069aa:	441d      	add	r5, r3
 80069ac:	445b      	add	r3, fp
 80069ae:	461e      	mov	r6, r3
 80069b0:	462c      	mov	r4, r5
 80069b2:	4544      	cmp	r4, r8
 80069b4:	d30e      	bcc.n	80069d4 <__mdiff+0xf8>
 80069b6:	f108 0103 	add.w	r1, r8, #3
 80069ba:	1b49      	subs	r1, r1, r5
 80069bc:	f021 0103 	bic.w	r1, r1, #3
 80069c0:	3d03      	subs	r5, #3
 80069c2:	45a8      	cmp	r8, r5
 80069c4:	bf38      	it	cc
 80069c6:	2100      	movcc	r1, #0
 80069c8:	440b      	add	r3, r1
 80069ca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80069ce:	b191      	cbz	r1, 80069f6 <__mdiff+0x11a>
 80069d0:	6117      	str	r7, [r2, #16]
 80069d2:	e79d      	b.n	8006910 <__mdiff+0x34>
 80069d4:	f854 1b04 	ldr.w	r1, [r4], #4
 80069d8:	46e6      	mov	lr, ip
 80069da:	0c08      	lsrs	r0, r1, #16
 80069dc:	fa1c fc81 	uxtah	ip, ip, r1
 80069e0:	4471      	add	r1, lr
 80069e2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80069e6:	b289      	uxth	r1, r1
 80069e8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80069ec:	f846 1b04 	str.w	r1, [r6], #4
 80069f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80069f4:	e7dd      	b.n	80069b2 <__mdiff+0xd6>
 80069f6:	3f01      	subs	r7, #1
 80069f8:	e7e7      	b.n	80069ca <__mdiff+0xee>
 80069fa:	bf00      	nop
 80069fc:	080078c4 	.word	0x080078c4
 8006a00:	080078d5 	.word	0x080078d5

08006a04 <__d2b>:
 8006a04:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006a08:	460f      	mov	r7, r1
 8006a0a:	2101      	movs	r1, #1
 8006a0c:	ec59 8b10 	vmov	r8, r9, d0
 8006a10:	4616      	mov	r6, r2
 8006a12:	f7ff fccd 	bl	80063b0 <_Balloc>
 8006a16:	4604      	mov	r4, r0
 8006a18:	b930      	cbnz	r0, 8006a28 <__d2b+0x24>
 8006a1a:	4602      	mov	r2, r0
 8006a1c:	4b23      	ldr	r3, [pc, #140]	@ (8006aac <__d2b+0xa8>)
 8006a1e:	4824      	ldr	r0, [pc, #144]	@ (8006ab0 <__d2b+0xac>)
 8006a20:	f240 310f 	movw	r1, #783	@ 0x30f
 8006a24:	f000 fa82 	bl	8006f2c <__assert_func>
 8006a28:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006a2c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006a30:	b10d      	cbz	r5, 8006a36 <__d2b+0x32>
 8006a32:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a36:	9301      	str	r3, [sp, #4]
 8006a38:	f1b8 0300 	subs.w	r3, r8, #0
 8006a3c:	d023      	beq.n	8006a86 <__d2b+0x82>
 8006a3e:	4668      	mov	r0, sp
 8006a40:	9300      	str	r3, [sp, #0]
 8006a42:	f7ff fd7c 	bl	800653e <__lo0bits>
 8006a46:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006a4a:	b1d0      	cbz	r0, 8006a82 <__d2b+0x7e>
 8006a4c:	f1c0 0320 	rsb	r3, r0, #32
 8006a50:	fa02 f303 	lsl.w	r3, r2, r3
 8006a54:	430b      	orrs	r3, r1
 8006a56:	40c2      	lsrs	r2, r0
 8006a58:	6163      	str	r3, [r4, #20]
 8006a5a:	9201      	str	r2, [sp, #4]
 8006a5c:	9b01      	ldr	r3, [sp, #4]
 8006a5e:	61a3      	str	r3, [r4, #24]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	bf0c      	ite	eq
 8006a64:	2201      	moveq	r2, #1
 8006a66:	2202      	movne	r2, #2
 8006a68:	6122      	str	r2, [r4, #16]
 8006a6a:	b1a5      	cbz	r5, 8006a96 <__d2b+0x92>
 8006a6c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006a70:	4405      	add	r5, r0
 8006a72:	603d      	str	r5, [r7, #0]
 8006a74:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006a78:	6030      	str	r0, [r6, #0]
 8006a7a:	4620      	mov	r0, r4
 8006a7c:	b003      	add	sp, #12
 8006a7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006a82:	6161      	str	r1, [r4, #20]
 8006a84:	e7ea      	b.n	8006a5c <__d2b+0x58>
 8006a86:	a801      	add	r0, sp, #4
 8006a88:	f7ff fd59 	bl	800653e <__lo0bits>
 8006a8c:	9b01      	ldr	r3, [sp, #4]
 8006a8e:	6163      	str	r3, [r4, #20]
 8006a90:	3020      	adds	r0, #32
 8006a92:	2201      	movs	r2, #1
 8006a94:	e7e8      	b.n	8006a68 <__d2b+0x64>
 8006a96:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006a9a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006a9e:	6038      	str	r0, [r7, #0]
 8006aa0:	6918      	ldr	r0, [r3, #16]
 8006aa2:	f7ff fd2d 	bl	8006500 <__hi0bits>
 8006aa6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006aaa:	e7e5      	b.n	8006a78 <__d2b+0x74>
 8006aac:	080078c4 	.word	0x080078c4
 8006ab0:	080078d5 	.word	0x080078d5

08006ab4 <__ssputs_r>:
 8006ab4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ab8:	688e      	ldr	r6, [r1, #8]
 8006aba:	461f      	mov	r7, r3
 8006abc:	42be      	cmp	r6, r7
 8006abe:	680b      	ldr	r3, [r1, #0]
 8006ac0:	4682      	mov	sl, r0
 8006ac2:	460c      	mov	r4, r1
 8006ac4:	4690      	mov	r8, r2
 8006ac6:	d82d      	bhi.n	8006b24 <__ssputs_r+0x70>
 8006ac8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006acc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006ad0:	d026      	beq.n	8006b20 <__ssputs_r+0x6c>
 8006ad2:	6965      	ldr	r5, [r4, #20]
 8006ad4:	6909      	ldr	r1, [r1, #16]
 8006ad6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006ada:	eba3 0901 	sub.w	r9, r3, r1
 8006ade:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006ae2:	1c7b      	adds	r3, r7, #1
 8006ae4:	444b      	add	r3, r9
 8006ae6:	106d      	asrs	r5, r5, #1
 8006ae8:	429d      	cmp	r5, r3
 8006aea:	bf38      	it	cc
 8006aec:	461d      	movcc	r5, r3
 8006aee:	0553      	lsls	r3, r2, #21
 8006af0:	d527      	bpl.n	8006b42 <__ssputs_r+0x8e>
 8006af2:	4629      	mov	r1, r5
 8006af4:	f7ff fbd0 	bl	8006298 <_malloc_r>
 8006af8:	4606      	mov	r6, r0
 8006afa:	b360      	cbz	r0, 8006b56 <__ssputs_r+0xa2>
 8006afc:	6921      	ldr	r1, [r4, #16]
 8006afe:	464a      	mov	r2, r9
 8006b00:	f000 fa06 	bl	8006f10 <memcpy>
 8006b04:	89a3      	ldrh	r3, [r4, #12]
 8006b06:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006b0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b0e:	81a3      	strh	r3, [r4, #12]
 8006b10:	6126      	str	r6, [r4, #16]
 8006b12:	6165      	str	r5, [r4, #20]
 8006b14:	444e      	add	r6, r9
 8006b16:	eba5 0509 	sub.w	r5, r5, r9
 8006b1a:	6026      	str	r6, [r4, #0]
 8006b1c:	60a5      	str	r5, [r4, #8]
 8006b1e:	463e      	mov	r6, r7
 8006b20:	42be      	cmp	r6, r7
 8006b22:	d900      	bls.n	8006b26 <__ssputs_r+0x72>
 8006b24:	463e      	mov	r6, r7
 8006b26:	6820      	ldr	r0, [r4, #0]
 8006b28:	4632      	mov	r2, r6
 8006b2a:	4641      	mov	r1, r8
 8006b2c:	f000 f9c6 	bl	8006ebc <memmove>
 8006b30:	68a3      	ldr	r3, [r4, #8]
 8006b32:	1b9b      	subs	r3, r3, r6
 8006b34:	60a3      	str	r3, [r4, #8]
 8006b36:	6823      	ldr	r3, [r4, #0]
 8006b38:	4433      	add	r3, r6
 8006b3a:	6023      	str	r3, [r4, #0]
 8006b3c:	2000      	movs	r0, #0
 8006b3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b42:	462a      	mov	r2, r5
 8006b44:	f000 fa36 	bl	8006fb4 <_realloc_r>
 8006b48:	4606      	mov	r6, r0
 8006b4a:	2800      	cmp	r0, #0
 8006b4c:	d1e0      	bne.n	8006b10 <__ssputs_r+0x5c>
 8006b4e:	6921      	ldr	r1, [r4, #16]
 8006b50:	4650      	mov	r0, sl
 8006b52:	f7ff fb2d 	bl	80061b0 <_free_r>
 8006b56:	230c      	movs	r3, #12
 8006b58:	f8ca 3000 	str.w	r3, [sl]
 8006b5c:	89a3      	ldrh	r3, [r4, #12]
 8006b5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b62:	81a3      	strh	r3, [r4, #12]
 8006b64:	f04f 30ff 	mov.w	r0, #4294967295
 8006b68:	e7e9      	b.n	8006b3e <__ssputs_r+0x8a>
	...

08006b6c <_svfiprintf_r>:
 8006b6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b70:	4698      	mov	r8, r3
 8006b72:	898b      	ldrh	r3, [r1, #12]
 8006b74:	061b      	lsls	r3, r3, #24
 8006b76:	b09d      	sub	sp, #116	@ 0x74
 8006b78:	4607      	mov	r7, r0
 8006b7a:	460d      	mov	r5, r1
 8006b7c:	4614      	mov	r4, r2
 8006b7e:	d510      	bpl.n	8006ba2 <_svfiprintf_r+0x36>
 8006b80:	690b      	ldr	r3, [r1, #16]
 8006b82:	b973      	cbnz	r3, 8006ba2 <_svfiprintf_r+0x36>
 8006b84:	2140      	movs	r1, #64	@ 0x40
 8006b86:	f7ff fb87 	bl	8006298 <_malloc_r>
 8006b8a:	6028      	str	r0, [r5, #0]
 8006b8c:	6128      	str	r0, [r5, #16]
 8006b8e:	b930      	cbnz	r0, 8006b9e <_svfiprintf_r+0x32>
 8006b90:	230c      	movs	r3, #12
 8006b92:	603b      	str	r3, [r7, #0]
 8006b94:	f04f 30ff 	mov.w	r0, #4294967295
 8006b98:	b01d      	add	sp, #116	@ 0x74
 8006b9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b9e:	2340      	movs	r3, #64	@ 0x40
 8006ba0:	616b      	str	r3, [r5, #20]
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ba6:	2320      	movs	r3, #32
 8006ba8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006bac:	f8cd 800c 	str.w	r8, [sp, #12]
 8006bb0:	2330      	movs	r3, #48	@ 0x30
 8006bb2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006d50 <_svfiprintf_r+0x1e4>
 8006bb6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006bba:	f04f 0901 	mov.w	r9, #1
 8006bbe:	4623      	mov	r3, r4
 8006bc0:	469a      	mov	sl, r3
 8006bc2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006bc6:	b10a      	cbz	r2, 8006bcc <_svfiprintf_r+0x60>
 8006bc8:	2a25      	cmp	r2, #37	@ 0x25
 8006bca:	d1f9      	bne.n	8006bc0 <_svfiprintf_r+0x54>
 8006bcc:	ebba 0b04 	subs.w	fp, sl, r4
 8006bd0:	d00b      	beq.n	8006bea <_svfiprintf_r+0x7e>
 8006bd2:	465b      	mov	r3, fp
 8006bd4:	4622      	mov	r2, r4
 8006bd6:	4629      	mov	r1, r5
 8006bd8:	4638      	mov	r0, r7
 8006bda:	f7ff ff6b 	bl	8006ab4 <__ssputs_r>
 8006bde:	3001      	adds	r0, #1
 8006be0:	f000 80a7 	beq.w	8006d32 <_svfiprintf_r+0x1c6>
 8006be4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006be6:	445a      	add	r2, fp
 8006be8:	9209      	str	r2, [sp, #36]	@ 0x24
 8006bea:	f89a 3000 	ldrb.w	r3, [sl]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	f000 809f 	beq.w	8006d32 <_svfiprintf_r+0x1c6>
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	f04f 32ff 	mov.w	r2, #4294967295
 8006bfa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006bfe:	f10a 0a01 	add.w	sl, sl, #1
 8006c02:	9304      	str	r3, [sp, #16]
 8006c04:	9307      	str	r3, [sp, #28]
 8006c06:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006c0a:	931a      	str	r3, [sp, #104]	@ 0x68
 8006c0c:	4654      	mov	r4, sl
 8006c0e:	2205      	movs	r2, #5
 8006c10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c14:	484e      	ldr	r0, [pc, #312]	@ (8006d50 <_svfiprintf_r+0x1e4>)
 8006c16:	f7f9 fae3 	bl	80001e0 <memchr>
 8006c1a:	9a04      	ldr	r2, [sp, #16]
 8006c1c:	b9d8      	cbnz	r0, 8006c56 <_svfiprintf_r+0xea>
 8006c1e:	06d0      	lsls	r0, r2, #27
 8006c20:	bf44      	itt	mi
 8006c22:	2320      	movmi	r3, #32
 8006c24:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c28:	0711      	lsls	r1, r2, #28
 8006c2a:	bf44      	itt	mi
 8006c2c:	232b      	movmi	r3, #43	@ 0x2b
 8006c2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c32:	f89a 3000 	ldrb.w	r3, [sl]
 8006c36:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c38:	d015      	beq.n	8006c66 <_svfiprintf_r+0xfa>
 8006c3a:	9a07      	ldr	r2, [sp, #28]
 8006c3c:	4654      	mov	r4, sl
 8006c3e:	2000      	movs	r0, #0
 8006c40:	f04f 0c0a 	mov.w	ip, #10
 8006c44:	4621      	mov	r1, r4
 8006c46:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c4a:	3b30      	subs	r3, #48	@ 0x30
 8006c4c:	2b09      	cmp	r3, #9
 8006c4e:	d94b      	bls.n	8006ce8 <_svfiprintf_r+0x17c>
 8006c50:	b1b0      	cbz	r0, 8006c80 <_svfiprintf_r+0x114>
 8006c52:	9207      	str	r2, [sp, #28]
 8006c54:	e014      	b.n	8006c80 <_svfiprintf_r+0x114>
 8006c56:	eba0 0308 	sub.w	r3, r0, r8
 8006c5a:	fa09 f303 	lsl.w	r3, r9, r3
 8006c5e:	4313      	orrs	r3, r2
 8006c60:	9304      	str	r3, [sp, #16]
 8006c62:	46a2      	mov	sl, r4
 8006c64:	e7d2      	b.n	8006c0c <_svfiprintf_r+0xa0>
 8006c66:	9b03      	ldr	r3, [sp, #12]
 8006c68:	1d19      	adds	r1, r3, #4
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	9103      	str	r1, [sp, #12]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	bfbb      	ittet	lt
 8006c72:	425b      	neglt	r3, r3
 8006c74:	f042 0202 	orrlt.w	r2, r2, #2
 8006c78:	9307      	strge	r3, [sp, #28]
 8006c7a:	9307      	strlt	r3, [sp, #28]
 8006c7c:	bfb8      	it	lt
 8006c7e:	9204      	strlt	r2, [sp, #16]
 8006c80:	7823      	ldrb	r3, [r4, #0]
 8006c82:	2b2e      	cmp	r3, #46	@ 0x2e
 8006c84:	d10a      	bne.n	8006c9c <_svfiprintf_r+0x130>
 8006c86:	7863      	ldrb	r3, [r4, #1]
 8006c88:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c8a:	d132      	bne.n	8006cf2 <_svfiprintf_r+0x186>
 8006c8c:	9b03      	ldr	r3, [sp, #12]
 8006c8e:	1d1a      	adds	r2, r3, #4
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	9203      	str	r2, [sp, #12]
 8006c94:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006c98:	3402      	adds	r4, #2
 8006c9a:	9305      	str	r3, [sp, #20]
 8006c9c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006d60 <_svfiprintf_r+0x1f4>
 8006ca0:	7821      	ldrb	r1, [r4, #0]
 8006ca2:	2203      	movs	r2, #3
 8006ca4:	4650      	mov	r0, sl
 8006ca6:	f7f9 fa9b 	bl	80001e0 <memchr>
 8006caa:	b138      	cbz	r0, 8006cbc <_svfiprintf_r+0x150>
 8006cac:	9b04      	ldr	r3, [sp, #16]
 8006cae:	eba0 000a 	sub.w	r0, r0, sl
 8006cb2:	2240      	movs	r2, #64	@ 0x40
 8006cb4:	4082      	lsls	r2, r0
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	3401      	adds	r4, #1
 8006cba:	9304      	str	r3, [sp, #16]
 8006cbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cc0:	4824      	ldr	r0, [pc, #144]	@ (8006d54 <_svfiprintf_r+0x1e8>)
 8006cc2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006cc6:	2206      	movs	r2, #6
 8006cc8:	f7f9 fa8a 	bl	80001e0 <memchr>
 8006ccc:	2800      	cmp	r0, #0
 8006cce:	d036      	beq.n	8006d3e <_svfiprintf_r+0x1d2>
 8006cd0:	4b21      	ldr	r3, [pc, #132]	@ (8006d58 <_svfiprintf_r+0x1ec>)
 8006cd2:	bb1b      	cbnz	r3, 8006d1c <_svfiprintf_r+0x1b0>
 8006cd4:	9b03      	ldr	r3, [sp, #12]
 8006cd6:	3307      	adds	r3, #7
 8006cd8:	f023 0307 	bic.w	r3, r3, #7
 8006cdc:	3308      	adds	r3, #8
 8006cde:	9303      	str	r3, [sp, #12]
 8006ce0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ce2:	4433      	add	r3, r6
 8006ce4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ce6:	e76a      	b.n	8006bbe <_svfiprintf_r+0x52>
 8006ce8:	fb0c 3202 	mla	r2, ip, r2, r3
 8006cec:	460c      	mov	r4, r1
 8006cee:	2001      	movs	r0, #1
 8006cf0:	e7a8      	b.n	8006c44 <_svfiprintf_r+0xd8>
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	3401      	adds	r4, #1
 8006cf6:	9305      	str	r3, [sp, #20]
 8006cf8:	4619      	mov	r1, r3
 8006cfa:	f04f 0c0a 	mov.w	ip, #10
 8006cfe:	4620      	mov	r0, r4
 8006d00:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d04:	3a30      	subs	r2, #48	@ 0x30
 8006d06:	2a09      	cmp	r2, #9
 8006d08:	d903      	bls.n	8006d12 <_svfiprintf_r+0x1a6>
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d0c6      	beq.n	8006c9c <_svfiprintf_r+0x130>
 8006d0e:	9105      	str	r1, [sp, #20]
 8006d10:	e7c4      	b.n	8006c9c <_svfiprintf_r+0x130>
 8006d12:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d16:	4604      	mov	r4, r0
 8006d18:	2301      	movs	r3, #1
 8006d1a:	e7f0      	b.n	8006cfe <_svfiprintf_r+0x192>
 8006d1c:	ab03      	add	r3, sp, #12
 8006d1e:	9300      	str	r3, [sp, #0]
 8006d20:	462a      	mov	r2, r5
 8006d22:	4b0e      	ldr	r3, [pc, #56]	@ (8006d5c <_svfiprintf_r+0x1f0>)
 8006d24:	a904      	add	r1, sp, #16
 8006d26:	4638      	mov	r0, r7
 8006d28:	f7fd fe96 	bl	8004a58 <_printf_float>
 8006d2c:	1c42      	adds	r2, r0, #1
 8006d2e:	4606      	mov	r6, r0
 8006d30:	d1d6      	bne.n	8006ce0 <_svfiprintf_r+0x174>
 8006d32:	89ab      	ldrh	r3, [r5, #12]
 8006d34:	065b      	lsls	r3, r3, #25
 8006d36:	f53f af2d 	bmi.w	8006b94 <_svfiprintf_r+0x28>
 8006d3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006d3c:	e72c      	b.n	8006b98 <_svfiprintf_r+0x2c>
 8006d3e:	ab03      	add	r3, sp, #12
 8006d40:	9300      	str	r3, [sp, #0]
 8006d42:	462a      	mov	r2, r5
 8006d44:	4b05      	ldr	r3, [pc, #20]	@ (8006d5c <_svfiprintf_r+0x1f0>)
 8006d46:	a904      	add	r1, sp, #16
 8006d48:	4638      	mov	r0, r7
 8006d4a:	f7fe f91d 	bl	8004f88 <_printf_i>
 8006d4e:	e7ed      	b.n	8006d2c <_svfiprintf_r+0x1c0>
 8006d50:	08007a30 	.word	0x08007a30
 8006d54:	08007a3a 	.word	0x08007a3a
 8006d58:	08004a59 	.word	0x08004a59
 8006d5c:	08006ab5 	.word	0x08006ab5
 8006d60:	08007a36 	.word	0x08007a36

08006d64 <__sflush_r>:
 8006d64:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006d68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d6c:	0716      	lsls	r6, r2, #28
 8006d6e:	4605      	mov	r5, r0
 8006d70:	460c      	mov	r4, r1
 8006d72:	d454      	bmi.n	8006e1e <__sflush_r+0xba>
 8006d74:	684b      	ldr	r3, [r1, #4]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	dc02      	bgt.n	8006d80 <__sflush_r+0x1c>
 8006d7a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	dd48      	ble.n	8006e12 <__sflush_r+0xae>
 8006d80:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006d82:	2e00      	cmp	r6, #0
 8006d84:	d045      	beq.n	8006e12 <__sflush_r+0xae>
 8006d86:	2300      	movs	r3, #0
 8006d88:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006d8c:	682f      	ldr	r7, [r5, #0]
 8006d8e:	6a21      	ldr	r1, [r4, #32]
 8006d90:	602b      	str	r3, [r5, #0]
 8006d92:	d030      	beq.n	8006df6 <__sflush_r+0x92>
 8006d94:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006d96:	89a3      	ldrh	r3, [r4, #12]
 8006d98:	0759      	lsls	r1, r3, #29
 8006d9a:	d505      	bpl.n	8006da8 <__sflush_r+0x44>
 8006d9c:	6863      	ldr	r3, [r4, #4]
 8006d9e:	1ad2      	subs	r2, r2, r3
 8006da0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006da2:	b10b      	cbz	r3, 8006da8 <__sflush_r+0x44>
 8006da4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006da6:	1ad2      	subs	r2, r2, r3
 8006da8:	2300      	movs	r3, #0
 8006daa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006dac:	6a21      	ldr	r1, [r4, #32]
 8006dae:	4628      	mov	r0, r5
 8006db0:	47b0      	blx	r6
 8006db2:	1c43      	adds	r3, r0, #1
 8006db4:	89a3      	ldrh	r3, [r4, #12]
 8006db6:	d106      	bne.n	8006dc6 <__sflush_r+0x62>
 8006db8:	6829      	ldr	r1, [r5, #0]
 8006dba:	291d      	cmp	r1, #29
 8006dbc:	d82b      	bhi.n	8006e16 <__sflush_r+0xb2>
 8006dbe:	4a2a      	ldr	r2, [pc, #168]	@ (8006e68 <__sflush_r+0x104>)
 8006dc0:	410a      	asrs	r2, r1
 8006dc2:	07d6      	lsls	r6, r2, #31
 8006dc4:	d427      	bmi.n	8006e16 <__sflush_r+0xb2>
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	6062      	str	r2, [r4, #4]
 8006dca:	04d9      	lsls	r1, r3, #19
 8006dcc:	6922      	ldr	r2, [r4, #16]
 8006dce:	6022      	str	r2, [r4, #0]
 8006dd0:	d504      	bpl.n	8006ddc <__sflush_r+0x78>
 8006dd2:	1c42      	adds	r2, r0, #1
 8006dd4:	d101      	bne.n	8006dda <__sflush_r+0x76>
 8006dd6:	682b      	ldr	r3, [r5, #0]
 8006dd8:	b903      	cbnz	r3, 8006ddc <__sflush_r+0x78>
 8006dda:	6560      	str	r0, [r4, #84]	@ 0x54
 8006ddc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006dde:	602f      	str	r7, [r5, #0]
 8006de0:	b1b9      	cbz	r1, 8006e12 <__sflush_r+0xae>
 8006de2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006de6:	4299      	cmp	r1, r3
 8006de8:	d002      	beq.n	8006df0 <__sflush_r+0x8c>
 8006dea:	4628      	mov	r0, r5
 8006dec:	f7ff f9e0 	bl	80061b0 <_free_r>
 8006df0:	2300      	movs	r3, #0
 8006df2:	6363      	str	r3, [r4, #52]	@ 0x34
 8006df4:	e00d      	b.n	8006e12 <__sflush_r+0xae>
 8006df6:	2301      	movs	r3, #1
 8006df8:	4628      	mov	r0, r5
 8006dfa:	47b0      	blx	r6
 8006dfc:	4602      	mov	r2, r0
 8006dfe:	1c50      	adds	r0, r2, #1
 8006e00:	d1c9      	bne.n	8006d96 <__sflush_r+0x32>
 8006e02:	682b      	ldr	r3, [r5, #0]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d0c6      	beq.n	8006d96 <__sflush_r+0x32>
 8006e08:	2b1d      	cmp	r3, #29
 8006e0a:	d001      	beq.n	8006e10 <__sflush_r+0xac>
 8006e0c:	2b16      	cmp	r3, #22
 8006e0e:	d11e      	bne.n	8006e4e <__sflush_r+0xea>
 8006e10:	602f      	str	r7, [r5, #0]
 8006e12:	2000      	movs	r0, #0
 8006e14:	e022      	b.n	8006e5c <__sflush_r+0xf8>
 8006e16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e1a:	b21b      	sxth	r3, r3
 8006e1c:	e01b      	b.n	8006e56 <__sflush_r+0xf2>
 8006e1e:	690f      	ldr	r7, [r1, #16]
 8006e20:	2f00      	cmp	r7, #0
 8006e22:	d0f6      	beq.n	8006e12 <__sflush_r+0xae>
 8006e24:	0793      	lsls	r3, r2, #30
 8006e26:	680e      	ldr	r6, [r1, #0]
 8006e28:	bf08      	it	eq
 8006e2a:	694b      	ldreq	r3, [r1, #20]
 8006e2c:	600f      	str	r7, [r1, #0]
 8006e2e:	bf18      	it	ne
 8006e30:	2300      	movne	r3, #0
 8006e32:	eba6 0807 	sub.w	r8, r6, r7
 8006e36:	608b      	str	r3, [r1, #8]
 8006e38:	f1b8 0f00 	cmp.w	r8, #0
 8006e3c:	dde9      	ble.n	8006e12 <__sflush_r+0xae>
 8006e3e:	6a21      	ldr	r1, [r4, #32]
 8006e40:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006e42:	4643      	mov	r3, r8
 8006e44:	463a      	mov	r2, r7
 8006e46:	4628      	mov	r0, r5
 8006e48:	47b0      	blx	r6
 8006e4a:	2800      	cmp	r0, #0
 8006e4c:	dc08      	bgt.n	8006e60 <__sflush_r+0xfc>
 8006e4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e56:	81a3      	strh	r3, [r4, #12]
 8006e58:	f04f 30ff 	mov.w	r0, #4294967295
 8006e5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e60:	4407      	add	r7, r0
 8006e62:	eba8 0800 	sub.w	r8, r8, r0
 8006e66:	e7e7      	b.n	8006e38 <__sflush_r+0xd4>
 8006e68:	dfbffffe 	.word	0xdfbffffe

08006e6c <_fflush_r>:
 8006e6c:	b538      	push	{r3, r4, r5, lr}
 8006e6e:	690b      	ldr	r3, [r1, #16]
 8006e70:	4605      	mov	r5, r0
 8006e72:	460c      	mov	r4, r1
 8006e74:	b913      	cbnz	r3, 8006e7c <_fflush_r+0x10>
 8006e76:	2500      	movs	r5, #0
 8006e78:	4628      	mov	r0, r5
 8006e7a:	bd38      	pop	{r3, r4, r5, pc}
 8006e7c:	b118      	cbz	r0, 8006e86 <_fflush_r+0x1a>
 8006e7e:	6a03      	ldr	r3, [r0, #32]
 8006e80:	b90b      	cbnz	r3, 8006e86 <_fflush_r+0x1a>
 8006e82:	f7fe fa2d 	bl	80052e0 <__sinit>
 8006e86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d0f3      	beq.n	8006e76 <_fflush_r+0xa>
 8006e8e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006e90:	07d0      	lsls	r0, r2, #31
 8006e92:	d404      	bmi.n	8006e9e <_fflush_r+0x32>
 8006e94:	0599      	lsls	r1, r3, #22
 8006e96:	d402      	bmi.n	8006e9e <_fflush_r+0x32>
 8006e98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e9a:	f7fe fb38 	bl	800550e <__retarget_lock_acquire_recursive>
 8006e9e:	4628      	mov	r0, r5
 8006ea0:	4621      	mov	r1, r4
 8006ea2:	f7ff ff5f 	bl	8006d64 <__sflush_r>
 8006ea6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ea8:	07da      	lsls	r2, r3, #31
 8006eaa:	4605      	mov	r5, r0
 8006eac:	d4e4      	bmi.n	8006e78 <_fflush_r+0xc>
 8006eae:	89a3      	ldrh	r3, [r4, #12]
 8006eb0:	059b      	lsls	r3, r3, #22
 8006eb2:	d4e1      	bmi.n	8006e78 <_fflush_r+0xc>
 8006eb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006eb6:	f7fe fb2b 	bl	8005510 <__retarget_lock_release_recursive>
 8006eba:	e7dd      	b.n	8006e78 <_fflush_r+0xc>

08006ebc <memmove>:
 8006ebc:	4288      	cmp	r0, r1
 8006ebe:	b510      	push	{r4, lr}
 8006ec0:	eb01 0402 	add.w	r4, r1, r2
 8006ec4:	d902      	bls.n	8006ecc <memmove+0x10>
 8006ec6:	4284      	cmp	r4, r0
 8006ec8:	4623      	mov	r3, r4
 8006eca:	d807      	bhi.n	8006edc <memmove+0x20>
 8006ecc:	1e43      	subs	r3, r0, #1
 8006ece:	42a1      	cmp	r1, r4
 8006ed0:	d008      	beq.n	8006ee4 <memmove+0x28>
 8006ed2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006ed6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006eda:	e7f8      	b.n	8006ece <memmove+0x12>
 8006edc:	4402      	add	r2, r0
 8006ede:	4601      	mov	r1, r0
 8006ee0:	428a      	cmp	r2, r1
 8006ee2:	d100      	bne.n	8006ee6 <memmove+0x2a>
 8006ee4:	bd10      	pop	{r4, pc}
 8006ee6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006eea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006eee:	e7f7      	b.n	8006ee0 <memmove+0x24>

08006ef0 <_sbrk_r>:
 8006ef0:	b538      	push	{r3, r4, r5, lr}
 8006ef2:	4d06      	ldr	r5, [pc, #24]	@ (8006f0c <_sbrk_r+0x1c>)
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	4604      	mov	r4, r0
 8006ef8:	4608      	mov	r0, r1
 8006efa:	602b      	str	r3, [r5, #0]
 8006efc:	f7fa fce2 	bl	80018c4 <_sbrk>
 8006f00:	1c43      	adds	r3, r0, #1
 8006f02:	d102      	bne.n	8006f0a <_sbrk_r+0x1a>
 8006f04:	682b      	ldr	r3, [r5, #0]
 8006f06:	b103      	cbz	r3, 8006f0a <_sbrk_r+0x1a>
 8006f08:	6023      	str	r3, [r4, #0]
 8006f0a:	bd38      	pop	{r3, r4, r5, pc}
 8006f0c:	2000046c 	.word	0x2000046c

08006f10 <memcpy>:
 8006f10:	440a      	add	r2, r1
 8006f12:	4291      	cmp	r1, r2
 8006f14:	f100 33ff 	add.w	r3, r0, #4294967295
 8006f18:	d100      	bne.n	8006f1c <memcpy+0xc>
 8006f1a:	4770      	bx	lr
 8006f1c:	b510      	push	{r4, lr}
 8006f1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f22:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f26:	4291      	cmp	r1, r2
 8006f28:	d1f9      	bne.n	8006f1e <memcpy+0xe>
 8006f2a:	bd10      	pop	{r4, pc}

08006f2c <__assert_func>:
 8006f2c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006f2e:	4614      	mov	r4, r2
 8006f30:	461a      	mov	r2, r3
 8006f32:	4b09      	ldr	r3, [pc, #36]	@ (8006f58 <__assert_func+0x2c>)
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	4605      	mov	r5, r0
 8006f38:	68d8      	ldr	r0, [r3, #12]
 8006f3a:	b954      	cbnz	r4, 8006f52 <__assert_func+0x26>
 8006f3c:	4b07      	ldr	r3, [pc, #28]	@ (8006f5c <__assert_func+0x30>)
 8006f3e:	461c      	mov	r4, r3
 8006f40:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006f44:	9100      	str	r1, [sp, #0]
 8006f46:	462b      	mov	r3, r5
 8006f48:	4905      	ldr	r1, [pc, #20]	@ (8006f60 <__assert_func+0x34>)
 8006f4a:	f000 f86f 	bl	800702c <fiprintf>
 8006f4e:	f000 f87f 	bl	8007050 <abort>
 8006f52:	4b04      	ldr	r3, [pc, #16]	@ (8006f64 <__assert_func+0x38>)
 8006f54:	e7f4      	b.n	8006f40 <__assert_func+0x14>
 8006f56:	bf00      	nop
 8006f58:	20000018 	.word	0x20000018
 8006f5c:	08007a86 	.word	0x08007a86
 8006f60:	08007a58 	.word	0x08007a58
 8006f64:	08007a4b 	.word	0x08007a4b

08006f68 <_calloc_r>:
 8006f68:	b570      	push	{r4, r5, r6, lr}
 8006f6a:	fba1 5402 	umull	r5, r4, r1, r2
 8006f6e:	b93c      	cbnz	r4, 8006f80 <_calloc_r+0x18>
 8006f70:	4629      	mov	r1, r5
 8006f72:	f7ff f991 	bl	8006298 <_malloc_r>
 8006f76:	4606      	mov	r6, r0
 8006f78:	b928      	cbnz	r0, 8006f86 <_calloc_r+0x1e>
 8006f7a:	2600      	movs	r6, #0
 8006f7c:	4630      	mov	r0, r6
 8006f7e:	bd70      	pop	{r4, r5, r6, pc}
 8006f80:	220c      	movs	r2, #12
 8006f82:	6002      	str	r2, [r0, #0]
 8006f84:	e7f9      	b.n	8006f7a <_calloc_r+0x12>
 8006f86:	462a      	mov	r2, r5
 8006f88:	4621      	mov	r1, r4
 8006f8a:	f7fe fa42 	bl	8005412 <memset>
 8006f8e:	e7f5      	b.n	8006f7c <_calloc_r+0x14>

08006f90 <__ascii_mbtowc>:
 8006f90:	b082      	sub	sp, #8
 8006f92:	b901      	cbnz	r1, 8006f96 <__ascii_mbtowc+0x6>
 8006f94:	a901      	add	r1, sp, #4
 8006f96:	b142      	cbz	r2, 8006faa <__ascii_mbtowc+0x1a>
 8006f98:	b14b      	cbz	r3, 8006fae <__ascii_mbtowc+0x1e>
 8006f9a:	7813      	ldrb	r3, [r2, #0]
 8006f9c:	600b      	str	r3, [r1, #0]
 8006f9e:	7812      	ldrb	r2, [r2, #0]
 8006fa0:	1e10      	subs	r0, r2, #0
 8006fa2:	bf18      	it	ne
 8006fa4:	2001      	movne	r0, #1
 8006fa6:	b002      	add	sp, #8
 8006fa8:	4770      	bx	lr
 8006faa:	4610      	mov	r0, r2
 8006fac:	e7fb      	b.n	8006fa6 <__ascii_mbtowc+0x16>
 8006fae:	f06f 0001 	mvn.w	r0, #1
 8006fb2:	e7f8      	b.n	8006fa6 <__ascii_mbtowc+0x16>

08006fb4 <_realloc_r>:
 8006fb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006fb8:	4680      	mov	r8, r0
 8006fba:	4615      	mov	r5, r2
 8006fbc:	460c      	mov	r4, r1
 8006fbe:	b921      	cbnz	r1, 8006fca <_realloc_r+0x16>
 8006fc0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006fc4:	4611      	mov	r1, r2
 8006fc6:	f7ff b967 	b.w	8006298 <_malloc_r>
 8006fca:	b92a      	cbnz	r2, 8006fd8 <_realloc_r+0x24>
 8006fcc:	f7ff f8f0 	bl	80061b0 <_free_r>
 8006fd0:	2400      	movs	r4, #0
 8006fd2:	4620      	mov	r0, r4
 8006fd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fd8:	f000 f841 	bl	800705e <_malloc_usable_size_r>
 8006fdc:	4285      	cmp	r5, r0
 8006fde:	4606      	mov	r6, r0
 8006fe0:	d802      	bhi.n	8006fe8 <_realloc_r+0x34>
 8006fe2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006fe6:	d8f4      	bhi.n	8006fd2 <_realloc_r+0x1e>
 8006fe8:	4629      	mov	r1, r5
 8006fea:	4640      	mov	r0, r8
 8006fec:	f7ff f954 	bl	8006298 <_malloc_r>
 8006ff0:	4607      	mov	r7, r0
 8006ff2:	2800      	cmp	r0, #0
 8006ff4:	d0ec      	beq.n	8006fd0 <_realloc_r+0x1c>
 8006ff6:	42b5      	cmp	r5, r6
 8006ff8:	462a      	mov	r2, r5
 8006ffa:	4621      	mov	r1, r4
 8006ffc:	bf28      	it	cs
 8006ffe:	4632      	movcs	r2, r6
 8007000:	f7ff ff86 	bl	8006f10 <memcpy>
 8007004:	4621      	mov	r1, r4
 8007006:	4640      	mov	r0, r8
 8007008:	f7ff f8d2 	bl	80061b0 <_free_r>
 800700c:	463c      	mov	r4, r7
 800700e:	e7e0      	b.n	8006fd2 <_realloc_r+0x1e>

08007010 <__ascii_wctomb>:
 8007010:	4603      	mov	r3, r0
 8007012:	4608      	mov	r0, r1
 8007014:	b141      	cbz	r1, 8007028 <__ascii_wctomb+0x18>
 8007016:	2aff      	cmp	r2, #255	@ 0xff
 8007018:	d904      	bls.n	8007024 <__ascii_wctomb+0x14>
 800701a:	228a      	movs	r2, #138	@ 0x8a
 800701c:	601a      	str	r2, [r3, #0]
 800701e:	f04f 30ff 	mov.w	r0, #4294967295
 8007022:	4770      	bx	lr
 8007024:	700a      	strb	r2, [r1, #0]
 8007026:	2001      	movs	r0, #1
 8007028:	4770      	bx	lr
	...

0800702c <fiprintf>:
 800702c:	b40e      	push	{r1, r2, r3}
 800702e:	b503      	push	{r0, r1, lr}
 8007030:	4601      	mov	r1, r0
 8007032:	ab03      	add	r3, sp, #12
 8007034:	4805      	ldr	r0, [pc, #20]	@ (800704c <fiprintf+0x20>)
 8007036:	f853 2b04 	ldr.w	r2, [r3], #4
 800703a:	6800      	ldr	r0, [r0, #0]
 800703c:	9301      	str	r3, [sp, #4]
 800703e:	f000 f83f 	bl	80070c0 <_vfiprintf_r>
 8007042:	b002      	add	sp, #8
 8007044:	f85d eb04 	ldr.w	lr, [sp], #4
 8007048:	b003      	add	sp, #12
 800704a:	4770      	bx	lr
 800704c:	20000018 	.word	0x20000018

08007050 <abort>:
 8007050:	b508      	push	{r3, lr}
 8007052:	2006      	movs	r0, #6
 8007054:	f000 fa08 	bl	8007468 <raise>
 8007058:	2001      	movs	r0, #1
 800705a:	f7fa fbba 	bl	80017d2 <_exit>

0800705e <_malloc_usable_size_r>:
 800705e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007062:	1f18      	subs	r0, r3, #4
 8007064:	2b00      	cmp	r3, #0
 8007066:	bfbc      	itt	lt
 8007068:	580b      	ldrlt	r3, [r1, r0]
 800706a:	18c0      	addlt	r0, r0, r3
 800706c:	4770      	bx	lr

0800706e <__sfputc_r>:
 800706e:	6893      	ldr	r3, [r2, #8]
 8007070:	3b01      	subs	r3, #1
 8007072:	2b00      	cmp	r3, #0
 8007074:	b410      	push	{r4}
 8007076:	6093      	str	r3, [r2, #8]
 8007078:	da08      	bge.n	800708c <__sfputc_r+0x1e>
 800707a:	6994      	ldr	r4, [r2, #24]
 800707c:	42a3      	cmp	r3, r4
 800707e:	db01      	blt.n	8007084 <__sfputc_r+0x16>
 8007080:	290a      	cmp	r1, #10
 8007082:	d103      	bne.n	800708c <__sfputc_r+0x1e>
 8007084:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007088:	f000 b932 	b.w	80072f0 <__swbuf_r>
 800708c:	6813      	ldr	r3, [r2, #0]
 800708e:	1c58      	adds	r0, r3, #1
 8007090:	6010      	str	r0, [r2, #0]
 8007092:	7019      	strb	r1, [r3, #0]
 8007094:	4608      	mov	r0, r1
 8007096:	f85d 4b04 	ldr.w	r4, [sp], #4
 800709a:	4770      	bx	lr

0800709c <__sfputs_r>:
 800709c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800709e:	4606      	mov	r6, r0
 80070a0:	460f      	mov	r7, r1
 80070a2:	4614      	mov	r4, r2
 80070a4:	18d5      	adds	r5, r2, r3
 80070a6:	42ac      	cmp	r4, r5
 80070a8:	d101      	bne.n	80070ae <__sfputs_r+0x12>
 80070aa:	2000      	movs	r0, #0
 80070ac:	e007      	b.n	80070be <__sfputs_r+0x22>
 80070ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070b2:	463a      	mov	r2, r7
 80070b4:	4630      	mov	r0, r6
 80070b6:	f7ff ffda 	bl	800706e <__sfputc_r>
 80070ba:	1c43      	adds	r3, r0, #1
 80070bc:	d1f3      	bne.n	80070a6 <__sfputs_r+0xa>
 80070be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080070c0 <_vfiprintf_r>:
 80070c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070c4:	460d      	mov	r5, r1
 80070c6:	b09d      	sub	sp, #116	@ 0x74
 80070c8:	4614      	mov	r4, r2
 80070ca:	4698      	mov	r8, r3
 80070cc:	4606      	mov	r6, r0
 80070ce:	b118      	cbz	r0, 80070d8 <_vfiprintf_r+0x18>
 80070d0:	6a03      	ldr	r3, [r0, #32]
 80070d2:	b90b      	cbnz	r3, 80070d8 <_vfiprintf_r+0x18>
 80070d4:	f7fe f904 	bl	80052e0 <__sinit>
 80070d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80070da:	07d9      	lsls	r1, r3, #31
 80070dc:	d405      	bmi.n	80070ea <_vfiprintf_r+0x2a>
 80070de:	89ab      	ldrh	r3, [r5, #12]
 80070e0:	059a      	lsls	r2, r3, #22
 80070e2:	d402      	bmi.n	80070ea <_vfiprintf_r+0x2a>
 80070e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80070e6:	f7fe fa12 	bl	800550e <__retarget_lock_acquire_recursive>
 80070ea:	89ab      	ldrh	r3, [r5, #12]
 80070ec:	071b      	lsls	r3, r3, #28
 80070ee:	d501      	bpl.n	80070f4 <_vfiprintf_r+0x34>
 80070f0:	692b      	ldr	r3, [r5, #16]
 80070f2:	b99b      	cbnz	r3, 800711c <_vfiprintf_r+0x5c>
 80070f4:	4629      	mov	r1, r5
 80070f6:	4630      	mov	r0, r6
 80070f8:	f000 f938 	bl	800736c <__swsetup_r>
 80070fc:	b170      	cbz	r0, 800711c <_vfiprintf_r+0x5c>
 80070fe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007100:	07dc      	lsls	r4, r3, #31
 8007102:	d504      	bpl.n	800710e <_vfiprintf_r+0x4e>
 8007104:	f04f 30ff 	mov.w	r0, #4294967295
 8007108:	b01d      	add	sp, #116	@ 0x74
 800710a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800710e:	89ab      	ldrh	r3, [r5, #12]
 8007110:	0598      	lsls	r0, r3, #22
 8007112:	d4f7      	bmi.n	8007104 <_vfiprintf_r+0x44>
 8007114:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007116:	f7fe f9fb 	bl	8005510 <__retarget_lock_release_recursive>
 800711a:	e7f3      	b.n	8007104 <_vfiprintf_r+0x44>
 800711c:	2300      	movs	r3, #0
 800711e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007120:	2320      	movs	r3, #32
 8007122:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007126:	f8cd 800c 	str.w	r8, [sp, #12]
 800712a:	2330      	movs	r3, #48	@ 0x30
 800712c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80072dc <_vfiprintf_r+0x21c>
 8007130:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007134:	f04f 0901 	mov.w	r9, #1
 8007138:	4623      	mov	r3, r4
 800713a:	469a      	mov	sl, r3
 800713c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007140:	b10a      	cbz	r2, 8007146 <_vfiprintf_r+0x86>
 8007142:	2a25      	cmp	r2, #37	@ 0x25
 8007144:	d1f9      	bne.n	800713a <_vfiprintf_r+0x7a>
 8007146:	ebba 0b04 	subs.w	fp, sl, r4
 800714a:	d00b      	beq.n	8007164 <_vfiprintf_r+0xa4>
 800714c:	465b      	mov	r3, fp
 800714e:	4622      	mov	r2, r4
 8007150:	4629      	mov	r1, r5
 8007152:	4630      	mov	r0, r6
 8007154:	f7ff ffa2 	bl	800709c <__sfputs_r>
 8007158:	3001      	adds	r0, #1
 800715a:	f000 80a7 	beq.w	80072ac <_vfiprintf_r+0x1ec>
 800715e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007160:	445a      	add	r2, fp
 8007162:	9209      	str	r2, [sp, #36]	@ 0x24
 8007164:	f89a 3000 	ldrb.w	r3, [sl]
 8007168:	2b00      	cmp	r3, #0
 800716a:	f000 809f 	beq.w	80072ac <_vfiprintf_r+0x1ec>
 800716e:	2300      	movs	r3, #0
 8007170:	f04f 32ff 	mov.w	r2, #4294967295
 8007174:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007178:	f10a 0a01 	add.w	sl, sl, #1
 800717c:	9304      	str	r3, [sp, #16]
 800717e:	9307      	str	r3, [sp, #28]
 8007180:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007184:	931a      	str	r3, [sp, #104]	@ 0x68
 8007186:	4654      	mov	r4, sl
 8007188:	2205      	movs	r2, #5
 800718a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800718e:	4853      	ldr	r0, [pc, #332]	@ (80072dc <_vfiprintf_r+0x21c>)
 8007190:	f7f9 f826 	bl	80001e0 <memchr>
 8007194:	9a04      	ldr	r2, [sp, #16]
 8007196:	b9d8      	cbnz	r0, 80071d0 <_vfiprintf_r+0x110>
 8007198:	06d1      	lsls	r1, r2, #27
 800719a:	bf44      	itt	mi
 800719c:	2320      	movmi	r3, #32
 800719e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80071a2:	0713      	lsls	r3, r2, #28
 80071a4:	bf44      	itt	mi
 80071a6:	232b      	movmi	r3, #43	@ 0x2b
 80071a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80071ac:	f89a 3000 	ldrb.w	r3, [sl]
 80071b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80071b2:	d015      	beq.n	80071e0 <_vfiprintf_r+0x120>
 80071b4:	9a07      	ldr	r2, [sp, #28]
 80071b6:	4654      	mov	r4, sl
 80071b8:	2000      	movs	r0, #0
 80071ba:	f04f 0c0a 	mov.w	ip, #10
 80071be:	4621      	mov	r1, r4
 80071c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80071c4:	3b30      	subs	r3, #48	@ 0x30
 80071c6:	2b09      	cmp	r3, #9
 80071c8:	d94b      	bls.n	8007262 <_vfiprintf_r+0x1a2>
 80071ca:	b1b0      	cbz	r0, 80071fa <_vfiprintf_r+0x13a>
 80071cc:	9207      	str	r2, [sp, #28]
 80071ce:	e014      	b.n	80071fa <_vfiprintf_r+0x13a>
 80071d0:	eba0 0308 	sub.w	r3, r0, r8
 80071d4:	fa09 f303 	lsl.w	r3, r9, r3
 80071d8:	4313      	orrs	r3, r2
 80071da:	9304      	str	r3, [sp, #16]
 80071dc:	46a2      	mov	sl, r4
 80071de:	e7d2      	b.n	8007186 <_vfiprintf_r+0xc6>
 80071e0:	9b03      	ldr	r3, [sp, #12]
 80071e2:	1d19      	adds	r1, r3, #4
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	9103      	str	r1, [sp, #12]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	bfbb      	ittet	lt
 80071ec:	425b      	neglt	r3, r3
 80071ee:	f042 0202 	orrlt.w	r2, r2, #2
 80071f2:	9307      	strge	r3, [sp, #28]
 80071f4:	9307      	strlt	r3, [sp, #28]
 80071f6:	bfb8      	it	lt
 80071f8:	9204      	strlt	r2, [sp, #16]
 80071fa:	7823      	ldrb	r3, [r4, #0]
 80071fc:	2b2e      	cmp	r3, #46	@ 0x2e
 80071fe:	d10a      	bne.n	8007216 <_vfiprintf_r+0x156>
 8007200:	7863      	ldrb	r3, [r4, #1]
 8007202:	2b2a      	cmp	r3, #42	@ 0x2a
 8007204:	d132      	bne.n	800726c <_vfiprintf_r+0x1ac>
 8007206:	9b03      	ldr	r3, [sp, #12]
 8007208:	1d1a      	adds	r2, r3, #4
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	9203      	str	r2, [sp, #12]
 800720e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007212:	3402      	adds	r4, #2
 8007214:	9305      	str	r3, [sp, #20]
 8007216:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80072ec <_vfiprintf_r+0x22c>
 800721a:	7821      	ldrb	r1, [r4, #0]
 800721c:	2203      	movs	r2, #3
 800721e:	4650      	mov	r0, sl
 8007220:	f7f8 ffde 	bl	80001e0 <memchr>
 8007224:	b138      	cbz	r0, 8007236 <_vfiprintf_r+0x176>
 8007226:	9b04      	ldr	r3, [sp, #16]
 8007228:	eba0 000a 	sub.w	r0, r0, sl
 800722c:	2240      	movs	r2, #64	@ 0x40
 800722e:	4082      	lsls	r2, r0
 8007230:	4313      	orrs	r3, r2
 8007232:	3401      	adds	r4, #1
 8007234:	9304      	str	r3, [sp, #16]
 8007236:	f814 1b01 	ldrb.w	r1, [r4], #1
 800723a:	4829      	ldr	r0, [pc, #164]	@ (80072e0 <_vfiprintf_r+0x220>)
 800723c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007240:	2206      	movs	r2, #6
 8007242:	f7f8 ffcd 	bl	80001e0 <memchr>
 8007246:	2800      	cmp	r0, #0
 8007248:	d03f      	beq.n	80072ca <_vfiprintf_r+0x20a>
 800724a:	4b26      	ldr	r3, [pc, #152]	@ (80072e4 <_vfiprintf_r+0x224>)
 800724c:	bb1b      	cbnz	r3, 8007296 <_vfiprintf_r+0x1d6>
 800724e:	9b03      	ldr	r3, [sp, #12]
 8007250:	3307      	adds	r3, #7
 8007252:	f023 0307 	bic.w	r3, r3, #7
 8007256:	3308      	adds	r3, #8
 8007258:	9303      	str	r3, [sp, #12]
 800725a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800725c:	443b      	add	r3, r7
 800725e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007260:	e76a      	b.n	8007138 <_vfiprintf_r+0x78>
 8007262:	fb0c 3202 	mla	r2, ip, r2, r3
 8007266:	460c      	mov	r4, r1
 8007268:	2001      	movs	r0, #1
 800726a:	e7a8      	b.n	80071be <_vfiprintf_r+0xfe>
 800726c:	2300      	movs	r3, #0
 800726e:	3401      	adds	r4, #1
 8007270:	9305      	str	r3, [sp, #20]
 8007272:	4619      	mov	r1, r3
 8007274:	f04f 0c0a 	mov.w	ip, #10
 8007278:	4620      	mov	r0, r4
 800727a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800727e:	3a30      	subs	r2, #48	@ 0x30
 8007280:	2a09      	cmp	r2, #9
 8007282:	d903      	bls.n	800728c <_vfiprintf_r+0x1cc>
 8007284:	2b00      	cmp	r3, #0
 8007286:	d0c6      	beq.n	8007216 <_vfiprintf_r+0x156>
 8007288:	9105      	str	r1, [sp, #20]
 800728a:	e7c4      	b.n	8007216 <_vfiprintf_r+0x156>
 800728c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007290:	4604      	mov	r4, r0
 8007292:	2301      	movs	r3, #1
 8007294:	e7f0      	b.n	8007278 <_vfiprintf_r+0x1b8>
 8007296:	ab03      	add	r3, sp, #12
 8007298:	9300      	str	r3, [sp, #0]
 800729a:	462a      	mov	r2, r5
 800729c:	4b12      	ldr	r3, [pc, #72]	@ (80072e8 <_vfiprintf_r+0x228>)
 800729e:	a904      	add	r1, sp, #16
 80072a0:	4630      	mov	r0, r6
 80072a2:	f7fd fbd9 	bl	8004a58 <_printf_float>
 80072a6:	4607      	mov	r7, r0
 80072a8:	1c78      	adds	r0, r7, #1
 80072aa:	d1d6      	bne.n	800725a <_vfiprintf_r+0x19a>
 80072ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80072ae:	07d9      	lsls	r1, r3, #31
 80072b0:	d405      	bmi.n	80072be <_vfiprintf_r+0x1fe>
 80072b2:	89ab      	ldrh	r3, [r5, #12]
 80072b4:	059a      	lsls	r2, r3, #22
 80072b6:	d402      	bmi.n	80072be <_vfiprintf_r+0x1fe>
 80072b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80072ba:	f7fe f929 	bl	8005510 <__retarget_lock_release_recursive>
 80072be:	89ab      	ldrh	r3, [r5, #12]
 80072c0:	065b      	lsls	r3, r3, #25
 80072c2:	f53f af1f 	bmi.w	8007104 <_vfiprintf_r+0x44>
 80072c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80072c8:	e71e      	b.n	8007108 <_vfiprintf_r+0x48>
 80072ca:	ab03      	add	r3, sp, #12
 80072cc:	9300      	str	r3, [sp, #0]
 80072ce:	462a      	mov	r2, r5
 80072d0:	4b05      	ldr	r3, [pc, #20]	@ (80072e8 <_vfiprintf_r+0x228>)
 80072d2:	a904      	add	r1, sp, #16
 80072d4:	4630      	mov	r0, r6
 80072d6:	f7fd fe57 	bl	8004f88 <_printf_i>
 80072da:	e7e4      	b.n	80072a6 <_vfiprintf_r+0x1e6>
 80072dc:	08007a30 	.word	0x08007a30
 80072e0:	08007a3a 	.word	0x08007a3a
 80072e4:	08004a59 	.word	0x08004a59
 80072e8:	0800709d 	.word	0x0800709d
 80072ec:	08007a36 	.word	0x08007a36

080072f0 <__swbuf_r>:
 80072f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072f2:	460e      	mov	r6, r1
 80072f4:	4614      	mov	r4, r2
 80072f6:	4605      	mov	r5, r0
 80072f8:	b118      	cbz	r0, 8007302 <__swbuf_r+0x12>
 80072fa:	6a03      	ldr	r3, [r0, #32]
 80072fc:	b90b      	cbnz	r3, 8007302 <__swbuf_r+0x12>
 80072fe:	f7fd ffef 	bl	80052e0 <__sinit>
 8007302:	69a3      	ldr	r3, [r4, #24]
 8007304:	60a3      	str	r3, [r4, #8]
 8007306:	89a3      	ldrh	r3, [r4, #12]
 8007308:	071a      	lsls	r2, r3, #28
 800730a:	d501      	bpl.n	8007310 <__swbuf_r+0x20>
 800730c:	6923      	ldr	r3, [r4, #16]
 800730e:	b943      	cbnz	r3, 8007322 <__swbuf_r+0x32>
 8007310:	4621      	mov	r1, r4
 8007312:	4628      	mov	r0, r5
 8007314:	f000 f82a 	bl	800736c <__swsetup_r>
 8007318:	b118      	cbz	r0, 8007322 <__swbuf_r+0x32>
 800731a:	f04f 37ff 	mov.w	r7, #4294967295
 800731e:	4638      	mov	r0, r7
 8007320:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007322:	6823      	ldr	r3, [r4, #0]
 8007324:	6922      	ldr	r2, [r4, #16]
 8007326:	1a98      	subs	r0, r3, r2
 8007328:	6963      	ldr	r3, [r4, #20]
 800732a:	b2f6      	uxtb	r6, r6
 800732c:	4283      	cmp	r3, r0
 800732e:	4637      	mov	r7, r6
 8007330:	dc05      	bgt.n	800733e <__swbuf_r+0x4e>
 8007332:	4621      	mov	r1, r4
 8007334:	4628      	mov	r0, r5
 8007336:	f7ff fd99 	bl	8006e6c <_fflush_r>
 800733a:	2800      	cmp	r0, #0
 800733c:	d1ed      	bne.n	800731a <__swbuf_r+0x2a>
 800733e:	68a3      	ldr	r3, [r4, #8]
 8007340:	3b01      	subs	r3, #1
 8007342:	60a3      	str	r3, [r4, #8]
 8007344:	6823      	ldr	r3, [r4, #0]
 8007346:	1c5a      	adds	r2, r3, #1
 8007348:	6022      	str	r2, [r4, #0]
 800734a:	701e      	strb	r6, [r3, #0]
 800734c:	6962      	ldr	r2, [r4, #20]
 800734e:	1c43      	adds	r3, r0, #1
 8007350:	429a      	cmp	r2, r3
 8007352:	d004      	beq.n	800735e <__swbuf_r+0x6e>
 8007354:	89a3      	ldrh	r3, [r4, #12]
 8007356:	07db      	lsls	r3, r3, #31
 8007358:	d5e1      	bpl.n	800731e <__swbuf_r+0x2e>
 800735a:	2e0a      	cmp	r6, #10
 800735c:	d1df      	bne.n	800731e <__swbuf_r+0x2e>
 800735e:	4621      	mov	r1, r4
 8007360:	4628      	mov	r0, r5
 8007362:	f7ff fd83 	bl	8006e6c <_fflush_r>
 8007366:	2800      	cmp	r0, #0
 8007368:	d0d9      	beq.n	800731e <__swbuf_r+0x2e>
 800736a:	e7d6      	b.n	800731a <__swbuf_r+0x2a>

0800736c <__swsetup_r>:
 800736c:	b538      	push	{r3, r4, r5, lr}
 800736e:	4b29      	ldr	r3, [pc, #164]	@ (8007414 <__swsetup_r+0xa8>)
 8007370:	4605      	mov	r5, r0
 8007372:	6818      	ldr	r0, [r3, #0]
 8007374:	460c      	mov	r4, r1
 8007376:	b118      	cbz	r0, 8007380 <__swsetup_r+0x14>
 8007378:	6a03      	ldr	r3, [r0, #32]
 800737a:	b90b      	cbnz	r3, 8007380 <__swsetup_r+0x14>
 800737c:	f7fd ffb0 	bl	80052e0 <__sinit>
 8007380:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007384:	0719      	lsls	r1, r3, #28
 8007386:	d422      	bmi.n	80073ce <__swsetup_r+0x62>
 8007388:	06da      	lsls	r2, r3, #27
 800738a:	d407      	bmi.n	800739c <__swsetup_r+0x30>
 800738c:	2209      	movs	r2, #9
 800738e:	602a      	str	r2, [r5, #0]
 8007390:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007394:	81a3      	strh	r3, [r4, #12]
 8007396:	f04f 30ff 	mov.w	r0, #4294967295
 800739a:	e033      	b.n	8007404 <__swsetup_r+0x98>
 800739c:	0758      	lsls	r0, r3, #29
 800739e:	d512      	bpl.n	80073c6 <__swsetup_r+0x5a>
 80073a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80073a2:	b141      	cbz	r1, 80073b6 <__swsetup_r+0x4a>
 80073a4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80073a8:	4299      	cmp	r1, r3
 80073aa:	d002      	beq.n	80073b2 <__swsetup_r+0x46>
 80073ac:	4628      	mov	r0, r5
 80073ae:	f7fe feff 	bl	80061b0 <_free_r>
 80073b2:	2300      	movs	r3, #0
 80073b4:	6363      	str	r3, [r4, #52]	@ 0x34
 80073b6:	89a3      	ldrh	r3, [r4, #12]
 80073b8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80073bc:	81a3      	strh	r3, [r4, #12]
 80073be:	2300      	movs	r3, #0
 80073c0:	6063      	str	r3, [r4, #4]
 80073c2:	6923      	ldr	r3, [r4, #16]
 80073c4:	6023      	str	r3, [r4, #0]
 80073c6:	89a3      	ldrh	r3, [r4, #12]
 80073c8:	f043 0308 	orr.w	r3, r3, #8
 80073cc:	81a3      	strh	r3, [r4, #12]
 80073ce:	6923      	ldr	r3, [r4, #16]
 80073d0:	b94b      	cbnz	r3, 80073e6 <__swsetup_r+0x7a>
 80073d2:	89a3      	ldrh	r3, [r4, #12]
 80073d4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80073d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073dc:	d003      	beq.n	80073e6 <__swsetup_r+0x7a>
 80073de:	4621      	mov	r1, r4
 80073e0:	4628      	mov	r0, r5
 80073e2:	f000 f883 	bl	80074ec <__smakebuf_r>
 80073e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073ea:	f013 0201 	ands.w	r2, r3, #1
 80073ee:	d00a      	beq.n	8007406 <__swsetup_r+0x9a>
 80073f0:	2200      	movs	r2, #0
 80073f2:	60a2      	str	r2, [r4, #8]
 80073f4:	6962      	ldr	r2, [r4, #20]
 80073f6:	4252      	negs	r2, r2
 80073f8:	61a2      	str	r2, [r4, #24]
 80073fa:	6922      	ldr	r2, [r4, #16]
 80073fc:	b942      	cbnz	r2, 8007410 <__swsetup_r+0xa4>
 80073fe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007402:	d1c5      	bne.n	8007390 <__swsetup_r+0x24>
 8007404:	bd38      	pop	{r3, r4, r5, pc}
 8007406:	0799      	lsls	r1, r3, #30
 8007408:	bf58      	it	pl
 800740a:	6962      	ldrpl	r2, [r4, #20]
 800740c:	60a2      	str	r2, [r4, #8]
 800740e:	e7f4      	b.n	80073fa <__swsetup_r+0x8e>
 8007410:	2000      	movs	r0, #0
 8007412:	e7f7      	b.n	8007404 <__swsetup_r+0x98>
 8007414:	20000018 	.word	0x20000018

08007418 <_raise_r>:
 8007418:	291f      	cmp	r1, #31
 800741a:	b538      	push	{r3, r4, r5, lr}
 800741c:	4605      	mov	r5, r0
 800741e:	460c      	mov	r4, r1
 8007420:	d904      	bls.n	800742c <_raise_r+0x14>
 8007422:	2316      	movs	r3, #22
 8007424:	6003      	str	r3, [r0, #0]
 8007426:	f04f 30ff 	mov.w	r0, #4294967295
 800742a:	bd38      	pop	{r3, r4, r5, pc}
 800742c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800742e:	b112      	cbz	r2, 8007436 <_raise_r+0x1e>
 8007430:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007434:	b94b      	cbnz	r3, 800744a <_raise_r+0x32>
 8007436:	4628      	mov	r0, r5
 8007438:	f000 f830 	bl	800749c <_getpid_r>
 800743c:	4622      	mov	r2, r4
 800743e:	4601      	mov	r1, r0
 8007440:	4628      	mov	r0, r5
 8007442:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007446:	f000 b817 	b.w	8007478 <_kill_r>
 800744a:	2b01      	cmp	r3, #1
 800744c:	d00a      	beq.n	8007464 <_raise_r+0x4c>
 800744e:	1c59      	adds	r1, r3, #1
 8007450:	d103      	bne.n	800745a <_raise_r+0x42>
 8007452:	2316      	movs	r3, #22
 8007454:	6003      	str	r3, [r0, #0]
 8007456:	2001      	movs	r0, #1
 8007458:	e7e7      	b.n	800742a <_raise_r+0x12>
 800745a:	2100      	movs	r1, #0
 800745c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007460:	4620      	mov	r0, r4
 8007462:	4798      	blx	r3
 8007464:	2000      	movs	r0, #0
 8007466:	e7e0      	b.n	800742a <_raise_r+0x12>

08007468 <raise>:
 8007468:	4b02      	ldr	r3, [pc, #8]	@ (8007474 <raise+0xc>)
 800746a:	4601      	mov	r1, r0
 800746c:	6818      	ldr	r0, [r3, #0]
 800746e:	f7ff bfd3 	b.w	8007418 <_raise_r>
 8007472:	bf00      	nop
 8007474:	20000018 	.word	0x20000018

08007478 <_kill_r>:
 8007478:	b538      	push	{r3, r4, r5, lr}
 800747a:	4d07      	ldr	r5, [pc, #28]	@ (8007498 <_kill_r+0x20>)
 800747c:	2300      	movs	r3, #0
 800747e:	4604      	mov	r4, r0
 8007480:	4608      	mov	r0, r1
 8007482:	4611      	mov	r1, r2
 8007484:	602b      	str	r3, [r5, #0]
 8007486:	f7fa f994 	bl	80017b2 <_kill>
 800748a:	1c43      	adds	r3, r0, #1
 800748c:	d102      	bne.n	8007494 <_kill_r+0x1c>
 800748e:	682b      	ldr	r3, [r5, #0]
 8007490:	b103      	cbz	r3, 8007494 <_kill_r+0x1c>
 8007492:	6023      	str	r3, [r4, #0]
 8007494:	bd38      	pop	{r3, r4, r5, pc}
 8007496:	bf00      	nop
 8007498:	2000046c 	.word	0x2000046c

0800749c <_getpid_r>:
 800749c:	f7fa b981 	b.w	80017a2 <_getpid>

080074a0 <__swhatbuf_r>:
 80074a0:	b570      	push	{r4, r5, r6, lr}
 80074a2:	460c      	mov	r4, r1
 80074a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074a8:	2900      	cmp	r1, #0
 80074aa:	b096      	sub	sp, #88	@ 0x58
 80074ac:	4615      	mov	r5, r2
 80074ae:	461e      	mov	r6, r3
 80074b0:	da0d      	bge.n	80074ce <__swhatbuf_r+0x2e>
 80074b2:	89a3      	ldrh	r3, [r4, #12]
 80074b4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80074b8:	f04f 0100 	mov.w	r1, #0
 80074bc:	bf14      	ite	ne
 80074be:	2340      	movne	r3, #64	@ 0x40
 80074c0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80074c4:	2000      	movs	r0, #0
 80074c6:	6031      	str	r1, [r6, #0]
 80074c8:	602b      	str	r3, [r5, #0]
 80074ca:	b016      	add	sp, #88	@ 0x58
 80074cc:	bd70      	pop	{r4, r5, r6, pc}
 80074ce:	466a      	mov	r2, sp
 80074d0:	f000 f848 	bl	8007564 <_fstat_r>
 80074d4:	2800      	cmp	r0, #0
 80074d6:	dbec      	blt.n	80074b2 <__swhatbuf_r+0x12>
 80074d8:	9901      	ldr	r1, [sp, #4]
 80074da:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80074de:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80074e2:	4259      	negs	r1, r3
 80074e4:	4159      	adcs	r1, r3
 80074e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80074ea:	e7eb      	b.n	80074c4 <__swhatbuf_r+0x24>

080074ec <__smakebuf_r>:
 80074ec:	898b      	ldrh	r3, [r1, #12]
 80074ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80074f0:	079d      	lsls	r5, r3, #30
 80074f2:	4606      	mov	r6, r0
 80074f4:	460c      	mov	r4, r1
 80074f6:	d507      	bpl.n	8007508 <__smakebuf_r+0x1c>
 80074f8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80074fc:	6023      	str	r3, [r4, #0]
 80074fe:	6123      	str	r3, [r4, #16]
 8007500:	2301      	movs	r3, #1
 8007502:	6163      	str	r3, [r4, #20]
 8007504:	b003      	add	sp, #12
 8007506:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007508:	ab01      	add	r3, sp, #4
 800750a:	466a      	mov	r2, sp
 800750c:	f7ff ffc8 	bl	80074a0 <__swhatbuf_r>
 8007510:	9f00      	ldr	r7, [sp, #0]
 8007512:	4605      	mov	r5, r0
 8007514:	4639      	mov	r1, r7
 8007516:	4630      	mov	r0, r6
 8007518:	f7fe febe 	bl	8006298 <_malloc_r>
 800751c:	b948      	cbnz	r0, 8007532 <__smakebuf_r+0x46>
 800751e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007522:	059a      	lsls	r2, r3, #22
 8007524:	d4ee      	bmi.n	8007504 <__smakebuf_r+0x18>
 8007526:	f023 0303 	bic.w	r3, r3, #3
 800752a:	f043 0302 	orr.w	r3, r3, #2
 800752e:	81a3      	strh	r3, [r4, #12]
 8007530:	e7e2      	b.n	80074f8 <__smakebuf_r+0xc>
 8007532:	89a3      	ldrh	r3, [r4, #12]
 8007534:	6020      	str	r0, [r4, #0]
 8007536:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800753a:	81a3      	strh	r3, [r4, #12]
 800753c:	9b01      	ldr	r3, [sp, #4]
 800753e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007542:	b15b      	cbz	r3, 800755c <__smakebuf_r+0x70>
 8007544:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007548:	4630      	mov	r0, r6
 800754a:	f000 f81d 	bl	8007588 <_isatty_r>
 800754e:	b128      	cbz	r0, 800755c <__smakebuf_r+0x70>
 8007550:	89a3      	ldrh	r3, [r4, #12]
 8007552:	f023 0303 	bic.w	r3, r3, #3
 8007556:	f043 0301 	orr.w	r3, r3, #1
 800755a:	81a3      	strh	r3, [r4, #12]
 800755c:	89a3      	ldrh	r3, [r4, #12]
 800755e:	431d      	orrs	r5, r3
 8007560:	81a5      	strh	r5, [r4, #12]
 8007562:	e7cf      	b.n	8007504 <__smakebuf_r+0x18>

08007564 <_fstat_r>:
 8007564:	b538      	push	{r3, r4, r5, lr}
 8007566:	4d07      	ldr	r5, [pc, #28]	@ (8007584 <_fstat_r+0x20>)
 8007568:	2300      	movs	r3, #0
 800756a:	4604      	mov	r4, r0
 800756c:	4608      	mov	r0, r1
 800756e:	4611      	mov	r1, r2
 8007570:	602b      	str	r3, [r5, #0]
 8007572:	f7fa f97e 	bl	8001872 <_fstat>
 8007576:	1c43      	adds	r3, r0, #1
 8007578:	d102      	bne.n	8007580 <_fstat_r+0x1c>
 800757a:	682b      	ldr	r3, [r5, #0]
 800757c:	b103      	cbz	r3, 8007580 <_fstat_r+0x1c>
 800757e:	6023      	str	r3, [r4, #0]
 8007580:	bd38      	pop	{r3, r4, r5, pc}
 8007582:	bf00      	nop
 8007584:	2000046c 	.word	0x2000046c

08007588 <_isatty_r>:
 8007588:	b538      	push	{r3, r4, r5, lr}
 800758a:	4d06      	ldr	r5, [pc, #24]	@ (80075a4 <_isatty_r+0x1c>)
 800758c:	2300      	movs	r3, #0
 800758e:	4604      	mov	r4, r0
 8007590:	4608      	mov	r0, r1
 8007592:	602b      	str	r3, [r5, #0]
 8007594:	f7fa f97d 	bl	8001892 <_isatty>
 8007598:	1c43      	adds	r3, r0, #1
 800759a:	d102      	bne.n	80075a2 <_isatty_r+0x1a>
 800759c:	682b      	ldr	r3, [r5, #0]
 800759e:	b103      	cbz	r3, 80075a2 <_isatty_r+0x1a>
 80075a0:	6023      	str	r3, [r4, #0]
 80075a2:	bd38      	pop	{r3, r4, r5, pc}
 80075a4:	2000046c 	.word	0x2000046c

080075a8 <_init>:
 80075a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075aa:	bf00      	nop
 80075ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075ae:	bc08      	pop	{r3}
 80075b0:	469e      	mov	lr, r3
 80075b2:	4770      	bx	lr

080075b4 <_fini>:
 80075b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075b6:	bf00      	nop
 80075b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075ba:	bc08      	pop	{r3}
 80075bc:	469e      	mov	lr, r3
 80075be:	4770      	bx	lr
