
# Simulation Configuration
num_sim_cores 1
core_type ptx
large_core_type x86
max_threads_per_core 80
num_sim_small_cores 0
num_sim_medium_cores 0
num_sim_large_cores 1


# Clock
clock_cpu 4
clock_gpu 1
clock_l3  1
clock_noc 1
clock_mc  1


# Small Core Configuration
width 1
fetch_latency 5
alloc_latency 5
rob_size 1024
schedule ooo
isched_rate 4 
msched_rate 2 
fsched_rate 2 
bp_hist_length 14
max_block_per_core 4
fetch_policy rr
mt_no_fetch_br 1
fetch_only_load_ready 0 
schedule_ratio 4
fetch_ratio 4
gpu_sched 1

# Large Core Configuration
large_width 4
large_core_schedule ooo

# Memory
memory_type l3_coupled_network 
enable_cache_coherence 0
dram_merge_requests 1
mem_ooo_stores 0
ptx_common_cache 0
const_cache_size 8192
texture_cache_size 8192
shared_mem_size 16384
byte_level_access 0


infinite_port 0
pref_train_inst_once 0
pref_framework_on 1
enable_pref_small_core 0



bug_detector_enable 1

sim_cycle_count 0
max_insts 50000000
heartbeat_interval 1000000
forward_progress_limit 50000
blocks_to_simulate 0
ptx_exec_ratio 2
num_warp_scheduler 2


# GPU I-Cache
icache_num_set 64
icache_assoc 8
icache_line_size 64
icache_banks 32
icache_by_pass false
icache_cycles 1

# CPU I-Cache
icache_large_num_set 64
icache_large_assoc 8
icache_large_line_size 64
icache_large_banks 32
icache_large_by_pass false
icache_large_cycles 1
icache_read_ports 1
icache_write_ports 1

# L1 Cache
l1_large_num_set 64
l1_large_assoc 8
l1_large_line_size 64
l1_large_num_bank 1
l1_large_latency 1
l1_large_bypass false

# L2 Cache
l2_large_bypass true
l2_large_latency 0

# L3 Cache
num_l3 1
l3_num_set 256
l3_assoc 8
l3_line_size 64
l3_num_bank 4
l3_latency 0

# DRAM
dram_bus_width 4
dram_column 11
dram_activate 25
dram_precharge 10
dram_num_banks 16
dram_num_channel 8
dram_rowbuffer_size 2048

perfect_bp 1
perfect_btb 1
perfect_icache 0
perfect_dcache 0

# DEBUG
debug_cycle_start 1
debug_cycle_stop  0
debug_core_id 0
debug_map_stage 0
debug_sim_thread_schedule 0
debug_cache_lib 0
debug_bp_dir 0
debug_trace_read 0
debug_alloc_stage 0
debug_front_stage 0
debug_exec_stage 0
debug_mem  0
debug_schedule_stage 0
debug_dcu_stage 0
debug_dram 0
debug_retire_stage 0

print_heartbeat 1
enable_physical_mapping 1

use_memhierarchy 1

dram_scheduling_policy FRFCFS

ideal_noc 1
ideal_noc_latency 0
