{"vcs1":{"timestamp_begin":1747233173.105490558, "rt":7.92, "ut":8.05, "st":0.59}}
{"vcselab":{"timestamp_begin":1747233181.107595835, "rt":0.39, "ut":0.27, "st":0.11}}
{"link":{"timestamp_begin":1747233181.560782812, "rt":0.43, "ut":0.18, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747233172.470652071}
{"VCS_COMP_START_TIME": 1747233172.470652071}
{"VCS_COMP_END_TIME": 1747233182.144379277}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 483024}}
{"vcselab": {"peak_mem": 183884}}
