#shorteded synopsys synthesis script
#run like this:  dc_shell-xg-t -f dc_syn1
#area of 2 input NAND is 5.5 um^2 to compute gate count
#
#
#boilerplate
set hdlin_auto_save_templates true
set hdlin_check_no_latch      true

read_sverilog  rtl_src/averager_moduel.sv
read_sverilog  rtl_src/ctrl_2MHz_module.sv  
read_sverilog  rtl_src/ctrl_50MHz_module.sv  
read_sverilog  rtl_src/fifo_module.sv   
read_sverilog  rtl_src/ram_addr_module.sv  
read_sverilog  rtl_src/shift_reg_module.sv  
read_sverilog  rtl_src/tas.sv  

current_design tas 
link

##### constraints are below #####

#erase all attributes and constrains from the current design
reset_design
set_operating_conditions -max TYPICAL
compile -ungroup_all

# Make sure we are at the top level
set current_design  tas 

# Generate area report 
report_area  >> results 
# Find what cells were used 
report_hierarchy -full -nosplit  >> results   

quit
