# ================================================ #
# DEFAULT SETTINGS                                 #
# - Don't change unless you know what you're doing #
# ================================================ #

# * * * Will read in gate-level netlist
pa_set gate_level_netlist true

# * * * Disable capacitance estimation for nets missing in SPEF
pa_set no_module_net_capacitances true

# ================================================ #
# BLOCK/USER SETTINGS                              #
# ================================================ #
pa_set suppress_messages {SDC-16 SDC-118 SHL-3}

# * * * Define RFs
DefineMemory -library { c73p1rf* }

# * * * Parasitic model types
#  For SoC: pa_set generate_pace_model_category all
#  For SIP: pa_set generate_pace_model_category {cap cell}
pa_set generate_pace_model_category all


# * * * Define multi-bit cells if design contains multi-bit cells
#DefineMultiBitCell -name cell_names -library
#logical_library_names

# * * * Add standard cell libs here
#p1273 std libs
#ReadLibrary -name /p/kits/intel/p1273/p1273_14.2.1/stdcells/d04/default/latest/lib/ln/d04_ln_1273_1x1r3_tttt_v075_t70_max.lib
#ReadLibrary -name /p/kits/intel/p1273/p1273_14.2.1/stdcells/d04/default/latest/lib/nn/d04_nn_1273_1x1r3_tttt_v075_t70_max.lib
#ReadLibrary -name /p/kits/intel/p1273/p1273_14.2.1/stdcells/d04/default/latest/lib/wn/d04_wn_1273_1x1r3_tttt_v075_t70_max.lib
#ReadLibrary -name /p/kits/intel/p1273/p1273_14.2.1/stdcells/d04/default/latest/lib/wn/d04_wn_1273_1x1r3_tttt_v115_t70_max.lib
ReadLibrary -name /p/hdk/cad/stdcells/d04/16ww43.5_d04_k.0_chvbxtmiggt/nldm/wn/d04_ls_wn_1273_1x2r2_tttt_v075_to_v075_t70_max.lib
ReadLibrary -name /p/hdk/cad/stdcells/d04/16ww43.5_d04_k.0_chvbxtmiggt/nldm/wn/d04_wn_1273_1x2r2_tttt_v075_t70_max.lib
ReadLibrary -name /p/hdk/cad/stdcells/d04alphaCOE/16ww13.5_d04alphaCOE_prj_hdk73_SD4.2.3_alphaCOE/lib/wn/d04_coe_ls_wn_1273_1x2r0_tttt_v075_to_v075_t70_max.lib
ReadLibrary -name /p/hdk/cad/stdcells/d04alphaCOE/16ww13.5_d04alphaCOE_prj_hdk73_SD4.2.3_alphaCOE/lib/wn/d04_coe_wn_1273_1x2r0_tttt_v075_t70_max.lib
ReadLibrary -name /p/hdk/cad/stdcells/d04alphaFC/16ww15.5_d04alphaFC_prj_hdk73_SD4.2.3_alphaFC/lib/wn/d04_fc_wn_1273_1x2r0_tttt_v075_t70_max.lib
ReadLibrary -name /p/hdk/cad/stdcells/d04alphaPS/16ww16.3_d04alphaPS_prj_hdk73_SD4.1.1_alphaPS/lib/wn/d04_ps_wn_1273_1x2r0_tttt_v075_t70_max.lib


#ReadLibrary -name /p/kits/intel/p1273/p1273_14.2.1/stdcells/d04/default/latest/lib/ln/d04_ln_1273_1x1r3_tttt_v075_t70_min.lib
#ReadLibrary -name /p/kits/intel/p1273/p1273_14.2.1/stdcells/d04/default/latest/lib/nn/d04_nn_1273_1x1r3_tttt_v075_t70_min.lib

# * * * Also add hip/RF libs here
# ReadLibrary -name /fullpath/<RF>.lib

SetClockNet -name {ftap_tck} -frequency 1.25e+08 -mode trace -trace_domain no -exclude_pad_power no



