PPA Report for sync_parity_checker_pipeline.v (Module: sync_parity_checker_pipeline)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 7
FF Count: 29
IO Count: 18
Cell Count: 84

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 721.50 MHz
Reg-to-Reg Critical Path Delay: 1.239 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
