// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Softmax_Loop_sub_max_proc (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        max_value_stream_dout,
        max_value_stream_empty_n,
        max_value_stream_read,
        max_value_stream_num_data_valid,
        max_value_stream_fifo_cap,
        seq_len_dout,
        seq_len_empty_n,
        seq_len_read,
        seq_len_num_data_valid,
        seq_len_fifo_cap,
        sum_exp_stream_din,
        sum_exp_stream_full_n,
        sum_exp_stream_write,
        sum_exp_stream_num_data_valid,
        sum_exp_stream_fifo_cap,
        max_bypass_stream_dout,
        max_bypass_stream_empty_n,
        max_bypass_stream_read,
        max_bypass_stream_num_data_valid,
        max_bypass_stream_fifo_cap,
        exp_bypass_stream_din,
        exp_bypass_stream_full_n,
        exp_bypass_stream_write,
        exp_bypass_stream_num_data_valid,
        exp_bypass_stream_fifo_cap,
        seq_len_c_din,
        seq_len_c_full_n,
        seq_len_c_write,
        seq_len_c_num_data_valid,
        seq_len_c_fifo_cap
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] max_value_stream_dout;
input   max_value_stream_empty_n;
output   max_value_stream_read;
input  [7:0] max_value_stream_num_data_valid;
input  [7:0] max_value_stream_fifo_cap;
input  [31:0] seq_len_dout;
input   seq_len_empty_n;
output   seq_len_read;
input  [2:0] seq_len_num_data_valid;
input  [2:0] seq_len_fifo_cap;
output  [15:0] sum_exp_stream_din;
input   sum_exp_stream_full_n;
output   sum_exp_stream_write;
input  [7:0] sum_exp_stream_num_data_valid;
input  [7:0] sum_exp_stream_fifo_cap;
input  [15:0] max_bypass_stream_dout;
input   max_bypass_stream_empty_n;
output   max_bypass_stream_read;
input  [14:0] max_bypass_stream_num_data_valid;
input  [14:0] max_bypass_stream_fifo_cap;
output  [15:0] exp_bypass_stream_din;
input   exp_bypass_stream_full_n;
output   exp_bypass_stream_write;
input  [31:0] exp_bypass_stream_num_data_valid;
input  [31:0] exp_bypass_stream_fifo_cap;
output  [31:0] seq_len_c_din;
input   seq_len_c_full_n;
output   seq_len_c_write;
input  [2:0] seq_len_c_num_data_valid;
input  [2:0] seq_len_c_fifo_cap;

reg ap_done;
reg ap_idle;
reg start_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    max_value_stream_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln52_fu_192_p2;
reg    seq_len_blk_n;
reg    sum_exp_stream_blk_n;
wire    ap_CS_fsm_state6;
reg    seq_len_c_blk_n;
reg   [31:0] seq_len_read_reg_529;
reg    ap_block_state1;
wire   [15:0] max_val_fu_198_p1;
reg   [15:0] max_val_reg_537;
reg    ap_block_state2;
wire   [0:0] icmp_ln70_fu_239_p2;
reg   [0:0] icmp_ln70_reg_542;
wire    ap_CS_fsm_state4;
wire   [0:0] tmp_fu_245_p3;
reg   [0:0] tmp_reg_547;
wire   [31:0] select_ln70_fu_259_p3;
reg   [31:0] select_ln70_reg_552;
wire   [4:0] trunc_ln70_fu_275_p1;
reg   [4:0] trunc_ln70_reg_560;
reg   [14:0] lshr_ln70_1_reg_566;
wire    ap_CS_fsm_state5;
reg   [0:0] tmp_17_reg_571;
wire    grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_ap_start;
wire    grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_ap_done;
wire    grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_ap_idle;
wire    grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_ap_ready;
wire    grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_max_bypass_stream_read;
wire   [15:0] grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_exp_bypass_stream_din;
wire    grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_exp_bypass_stream_write;
wire   [31:0] grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_sum_exp_acc_out;
wire    grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_sum_exp_acc_out_ap_vld;
reg    grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_ap_start_reg;
reg    ap_block_state2_ignore_call6;
wire    ap_CS_fsm_state3;
reg   [2:0] head_fu_126;
wire   [2:0] head_2_fu_186_p2;
reg    seq_len_read_local;
reg    seq_len_c_write_local;
reg    max_value_stream_read_local;
wire   [15:0] empty_fu_504_p3;
reg    sum_exp_stream_write_local;
wire   [31:0] sub_ln70_fu_253_p2;
wire   [31:0] tmp_6_fu_267_p1;
wire   [31:0] tmp_6_fu_267_p3;
wire   [5:0] zext_ln70_fu_279_p1;
wire   [5:0] sub_ln70_1_fu_282_p2;
wire   [5:0] add_ln70_fu_292_p2;
wire   [4:0] tmp_13_fu_302_p4;
wire   [4:0] trunc_ln70_1_fu_288_p1;
wire   [4:0] sub_ln70_4_fu_318_p2;
wire   [31:0] zext_ln70_3_fu_324_p1;
wire   [31:0] lshr_ln70_2_fu_328_p2;
wire   [31:0] and_ln70_fu_334_p2;
wire   [0:0] icmp_ln70_1_fu_312_p2;
wire   [0:0] icmp_ln70_2_fu_339_p2;
wire   [0:0] tmp_14_fu_351_p3;
wire   [4:0] tmp_16_fu_365_p2;
wire   [0:0] tmp_16_fu_365_p3;
wire   [0:0] xor_ln70_fu_359_p2;
wire   [0:0] phi_ln70_1_fu_372_p2;
wire   [0:0] phi_ln70_fu_345_p2;
wire   [0:0] or_ln70_fu_378_p2;
wire   [5:0] add_ln70_1_fu_394_p2;
wire  signed [31:0] sext_ln70_fu_400_p1;
wire   [5:0] sub_ln70_2_fu_409_p2;
wire  signed [31:0] sext_ln70_1_fu_415_p1;
wire   [31:0] lshr_ln70_fu_404_p2;
wire   [31:0] shl_ln70_fu_419_p2;
wire   [0:0] icmp_ln70_3_fu_388_p2;
wire   [15:0] trunc_ln70_3_fu_424_p1;
wire   [15:0] trunc_ln70_4_fu_428_p1;
wire   [15:0] select_ln70_1_fu_432_p3;
wire   [15:0] zext_ln70_1_fu_384_p1;
wire   [15:0] add_ln70_2_fu_440_p2;
wire   [4:0] sub_ln70_3_fu_474_p2;
wire   [4:0] select_ln70_2_fu_467_p3;
wire   [4:0] add_ln70_3_fu_479_p2;
wire   [15:0] zext_ln70_2_fu_464_p1;
wire   [5:0] tmp_1_fu_485_p3;
wire   [15:0] tmp_s_fu_492_p5;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire   [31:0] tmp_6_fu_267_p0;
wire   [0:0] tmp_6_fu_267_p2;
wire   [0:0] tmp_16_fu_365_p0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 6'd1;
#0 grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_ap_start_reg = 1'b0;
#0 head_fu_126 = 3'd0;
end

Softmax_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2 grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_ap_start),
    .ap_done(grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_ap_done),
    .ap_idle(grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_ap_idle),
    .ap_ready(grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_ap_ready),
    .max_bypass_stream_dout(max_bypass_stream_dout),
    .max_bypass_stream_empty_n(max_bypass_stream_empty_n),
    .max_bypass_stream_read(grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_max_bypass_stream_read),
    .max_bypass_stream_num_data_valid(15'd0),
    .max_bypass_stream_fifo_cap(15'd0),
    .exp_bypass_stream_din(grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_exp_bypass_stream_din),
    .exp_bypass_stream_full_n(exp_bypass_stream_full_n),
    .exp_bypass_stream_write(grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_exp_bypass_stream_write),
    .exp_bypass_stream_num_data_valid(exp_bypass_stream_num_data_valid),
    .exp_bypass_stream_fifo_cap(exp_bypass_stream_fifo_cap),
    .seq_len_load(seq_len_read_reg_529),
    .max_val(max_val_reg_537),
    .sum_exp_acc_out(grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_sum_exp_acc_out),
    .sum_exp_acc_out_ap_vld(grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_sum_exp_acc_out_ap_vld)
);

Softmax_ctlz_32_32_1_1 #(
    .din_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
ctlz_32_32_1_1_U36(
    .din(tmp_6_fu_267_p1),
    .dout(tmp_6_fu_267_p3)
);

Softmax_bitselect_1ns_32ns_5ns_1_1_1 #(
    .DATAWIDTH( 32 ),
    .ADDRWIDTH( 5 ))
bitselect_1ns_32ns_5ns_1_1_1_U37(
    .din(select_ln70_reg_552),
    .sel(tmp_16_fu_365_p2),
    .dout(tmp_16_fu_365_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln52_fu_192_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln52_fu_192_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_ignore_call6))) begin
            grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_ap_start_reg <= 1'b1;
        end else if ((grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_ap_ready == 1'b1)) begin
            grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        head_fu_126 <= 3'd0;
    end else if (((icmp_ln52_fu_192_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2))) begin
        head_fu_126 <= head_2_fu_186_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        icmp_ln70_reg_542 <= icmp_ln70_fu_239_p2;
        select_ln70_reg_552 <= select_ln70_fu_259_p3;
        tmp_reg_547 <= grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_sum_exp_acc_out[32'd31];
        trunc_ln70_reg_560 <= trunc_ln70_fu_275_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        lshr_ln70_1_reg_566 <= {{add_ln70_2_fu_440_p2[15:1]}};
        tmp_17_reg_571 <= add_ln70_2_fu_440_p2[32'd12];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2))) begin
        max_val_reg_537 <= max_val_fu_198_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        seq_len_read_reg_529 <= seq_len_dout;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((sum_exp_stream_full_n == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_fu_192_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_fu_192_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln52_fu_192_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        max_value_stream_blk_n = max_value_stream_empty_n;
    end else begin
        max_value_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln52_fu_192_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2))) begin
        max_value_stream_read_local = 1'b1;
    end else begin
        max_value_stream_read_local = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        seq_len_blk_n = seq_len_empty_n;
    end else begin
        seq_len_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        seq_len_c_blk_n = seq_len_c_full_n;
    end else begin
        seq_len_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        seq_len_c_write_local = 1'b1;
    end else begin
        seq_len_c_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        seq_len_read_local = 1'b1;
    end else begin
        seq_len_read_local = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        sum_exp_stream_blk_n = sum_exp_stream_full_n;
    end else begin
        sum_exp_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((sum_exp_stream_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        sum_exp_stream_write_local = 1'b1;
    end else begin
        sum_exp_stream_write_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln52_fu_192_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((icmp_ln52_fu_192_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((sum_exp_stream_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln70_1_fu_394_p2 = ($signed(sub_ln70_1_fu_282_p2) + $signed(6'd52));

assign add_ln70_2_fu_440_p2 = (select_ln70_1_fu_432_p3 + zext_ln70_1_fu_384_p1);

assign add_ln70_3_fu_479_p2 = (sub_ln70_3_fu_474_p2 + select_ln70_2_fu_467_p3);

assign add_ln70_fu_292_p2 = ($signed(sub_ln70_1_fu_282_p2) + $signed(6'd53));

assign and_ln70_fu_334_p2 = (select_ln70_reg_552 & lshr_ln70_2_fu_328_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_state1 = ((seq_len_c_full_n == 1'b0) | (seq_len_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state2 = ((icmp_ln52_fu_192_p2 == 1'd0) & (max_value_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_ignore_call6 = ((icmp_ln52_fu_192_p2 == 1'd0) & (max_value_stream_empty_n == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign empty_fu_504_p3 = ((icmp_ln70_reg_542[0:0] == 1'b1) ? 16'd0 : tmp_s_fu_492_p5);

assign exp_bypass_stream_din = grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_exp_bypass_stream_din;

assign exp_bypass_stream_write = grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_exp_bypass_stream_write;

assign grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_ap_start = grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_ap_start_reg;

assign head_2_fu_186_p2 = (head_fu_126 + 3'd1);

assign icmp_ln52_fu_192_p2 = ((head_fu_126 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln70_1_fu_312_p2 = (($signed(tmp_13_fu_302_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign icmp_ln70_2_fu_339_p2 = ((and_ln70_fu_334_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_3_fu_388_p2 = (($signed(add_ln70_fu_292_p2) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign icmp_ln70_fu_239_p2 = ((grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_sum_exp_acc_out == 32'd0) ? 1'b1 : 1'b0);

assign lshr_ln70_2_fu_328_p2 = 32'd4294967295 >> zext_ln70_3_fu_324_p1;

assign lshr_ln70_fu_404_p2 = select_ln70_reg_552 >> sext_ln70_fu_400_p1;

assign max_bypass_stream_read = grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_max_bypass_stream_read;

assign max_val_fu_198_p1 = max_value_stream_dout;

assign max_value_stream_read = max_value_stream_read_local;

assign or_ln70_fu_378_p2 = (phi_ln70_fu_345_p2 | phi_ln70_1_fu_372_p2);

assign phi_ln70_1_fu_372_p2 = (xor_ln70_fu_359_p2 & tmp_16_fu_365_p3);

assign phi_ln70_fu_345_p2 = (icmp_ln70_2_fu_339_p2 & icmp_ln70_1_fu_312_p2);

assign select_ln70_1_fu_432_p3 = ((icmp_ln70_3_fu_388_p2[0:0] == 1'b1) ? trunc_ln70_3_fu_424_p1 : trunc_ln70_4_fu_428_p1);

assign select_ln70_2_fu_467_p3 = ((tmp_17_reg_571[0:0] == 1'b1) ? 5'd15 : 5'd14);

assign select_ln70_fu_259_p3 = ((tmp_fu_245_p3[0:0] == 1'b1) ? sub_ln70_fu_253_p2 : grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_sum_exp_acc_out);

assign seq_len_c_din = seq_len_dout;

assign seq_len_c_write = seq_len_c_write_local;

assign seq_len_read = seq_len_read_local;

assign sext_ln70_1_fu_415_p1 = $signed(sub_ln70_2_fu_409_p2);

assign sext_ln70_fu_400_p1 = $signed(add_ln70_1_fu_394_p2);

assign shl_ln70_fu_419_p2 = select_ln70_reg_552 << sext_ln70_1_fu_415_p1;

assign start_out = real_start;

assign sub_ln70_1_fu_282_p2 = ($signed(6'd32) - $signed(zext_ln70_fu_279_p1));

assign sub_ln70_2_fu_409_p2 = (6'd12 - sub_ln70_1_fu_282_p2);

assign sub_ln70_3_fu_474_p2 = ($signed(5'd16) - $signed(trunc_ln70_reg_560));

assign sub_ln70_4_fu_318_p2 = (5'd12 - trunc_ln70_1_fu_288_p1);

assign sub_ln70_fu_253_p2 = (32'd0 - grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_sum_exp_acc_out);

assign sum_exp_stream_din = empty_fu_504_p3;

assign sum_exp_stream_write = sum_exp_stream_write_local;

assign tmp_13_fu_302_p4 = {{add_ln70_fu_292_p2[5:1]}};

assign tmp_14_fu_351_p3 = add_ln70_fu_292_p2[32'd5];

assign tmp_16_fu_365_p2 = add_ln70_fu_292_p2[4:0];

assign tmp_1_fu_485_p3 = {{tmp_reg_547}, {add_ln70_3_fu_479_p2}};

assign tmp_6_fu_267_p1 = ((tmp_fu_245_p3[0:0] == 1'b1) ? sub_ln70_fu_253_p2 : grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_sum_exp_acc_out);

assign tmp_fu_245_p3 = grp_Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2_fu_161_sum_exp_acc_out[32'd31];

assign tmp_s_fu_492_p5 = {{tmp_1_fu_485_p3}, {zext_ln70_2_fu_464_p1[9:0]}};

assign trunc_ln70_1_fu_288_p1 = sub_ln70_1_fu_282_p2[4:0];

assign trunc_ln70_3_fu_424_p1 = lshr_ln70_fu_404_p2[15:0];

assign trunc_ln70_4_fu_428_p1 = shl_ln70_fu_419_p2[15:0];

assign trunc_ln70_fu_275_p1 = tmp_6_fu_267_p3[4:0];

assign xor_ln70_fu_359_p2 = (tmp_14_fu_351_p3 ^ 1'd1);

assign zext_ln70_1_fu_384_p1 = or_ln70_fu_378_p2;

assign zext_ln70_2_fu_464_p1 = lshr_ln70_1_reg_566;

assign zext_ln70_3_fu_324_p1 = sub_ln70_4_fu_318_p2;

assign zext_ln70_fu_279_p1 = trunc_ln70_reg_560;

endmodule //Softmax_Loop_sub_max_proc
