// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sha512_verify_preProcessing (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        input_r_TDATA,
        input_r_TVALID,
        input_r_TREADY,
        blk_strm_din,
        blk_strm_num_data_valid,
        blk_strm_fifo_cap,
        blk_strm_full_n,
        blk_strm_write,
        end_nblk_strm3_din,
        end_nblk_strm3_num_data_valid,
        end_nblk_strm3_fifo_cap,
        end_nblk_strm3_full_n,
        end_nblk_strm3_write,
        tkeep_strm7_din,
        tkeep_strm7_num_data_valid,
        tkeep_strm7_fifo_cap,
        tkeep_strm7_full_n,
        tkeep_strm7_write,
        tid_strm8_din,
        tid_strm8_num_data_valid,
        tid_strm8_fifo_cap,
        tid_strm8_full_n,
        tid_strm8_write,
        last_input_tdata,
        last_input_tdata_ap_vld
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [583:0] input_r_TDATA;
input   input_r_TVALID;
output   input_r_TREADY;
output  [1023:0] blk_strm_din;
input  [5:0] blk_strm_num_data_valid;
input  [5:0] blk_strm_fifo_cap;
input   blk_strm_full_n;
output   blk_strm_write;
output  [0:0] end_nblk_strm3_din;
input  [5:0] end_nblk_strm3_num_data_valid;
input  [5:0] end_nblk_strm3_fifo_cap;
input   end_nblk_strm3_full_n;
output   end_nblk_strm3_write;
output  [63:0] tkeep_strm7_din;
input  [5:0] tkeep_strm7_num_data_valid;
input  [5:0] tkeep_strm7_fifo_cap;
input   tkeep_strm7_full_n;
output   tkeep_strm7_write;
output  [5:0] tid_strm8_din;
input  [5:0] tid_strm8_num_data_valid;
input  [5:0] tid_strm8_fifo_cap;
input   tid_strm8_full_n;
output   tid_strm8_write;
output  [511:0] last_input_tdata;
output   last_input_tdata_ap_vld;

reg ap_done;
reg ap_idle;
reg start_write;
reg input_r_TREADY;
reg[1023:0] blk_strm_din;
reg blk_strm_write;
reg[0:0] end_nblk_strm3_din;
reg end_nblk_strm3_write;
reg tkeep_strm7_write;
reg tid_strm8_write;
reg[511:0] last_input_tdata;
reg last_input_tdata_ap_vld;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    input_r_TDATA_blk_n;
wire    ap_CS_fsm_state2;
reg    blk_strm_blk_n;
wire    ap_CS_fsm_state3;
reg   [0:0] icmp_ln1065_1_reg_910;
wire   [0:0] tmp_tlast_V_fu_399_p3;
wire   [0:0] icmp_ln1065_fu_439_p2;
wire    ap_CS_fsm_state8;
reg   [0:0] icmp_ln1069_reg_922;
wire    ap_CS_fsm_state5;
reg    end_nblk_strm3_blk_n;
wire    ap_CS_fsm_state9;
reg   [0:0] tmp_tlast_V_reg_901;
reg    tkeep_strm7_blk_n;
reg    tid_strm8_blk_n;
wire   [511:0] tmp_tdata_V_fu_383_p1;
reg   [511:0] tmp_tdata_V_reg_896;
wire   [127:0] len_V_1_fu_418_p2;
reg   [127:0] len_V_1_reg_905;
wire   [0:0] icmp_ln1065_1_fu_424_p2;
wire   [60:0] trunc_ln232_fu_435_p1;
reg   [60:0] trunc_ln232_reg_914;
wire   [0:0] icmp_ln1069_fu_449_p2;
wire   [511:0] inputBuffer_V_q0;
reg   [511:0] inp512c_V_2_reg_926;
wire    ap_CS_fsm_state4;
reg   [63:0] tmp_13_reg_939;
reg   [0:0] inputBuffer_V_address0;
reg    inputBuffer_V_ce0;
reg   [0:0] inputBuffer_V_address1;
reg    inputBuffer_V_ce1;
reg    inputBuffer_V_we1;
wire   [511:0] inputBuffer_V_q1;
wire    grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_ap_start;
wire    grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_ap_done;
wire    grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_ap_idle;
wire    grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_ap_ready;
wire   [63:0] grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_13_out;
wire    grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_13_out_ap_vld;
wire   [63:0] grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_12_out;
wire    grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_12_out_ap_vld;
wire   [63:0] grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_11_out;
wire    grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_11_out_ap_vld;
wire   [63:0] grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_10_out;
wire    grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_10_out_ap_vld;
wire   [63:0] grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_9_out;
wire    grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_9_out_ap_vld;
wire   [63:0] grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_8_out;
wire    grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_8_out_ap_vld;
wire   [63:0] grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_7_out;
wire    grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_7_out_ap_vld;
wire   [63:0] grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_6_out;
wire    grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_6_out_ap_vld;
wire   [63:0] grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_5_out;
wire    grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_5_out_ap_vld;
wire   [63:0] grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_4_out;
wire    grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_4_out_ap_vld;
wire   [63:0] grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_3_out;
wire    grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_3_out_ap_vld;
wire   [63:0] grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_2_out;
wire    grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_2_out_ap_vld;
wire   [63:0] grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_1_out;
wire    grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_1_out_ap_vld;
wire   [63:0] grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_out;
wire    grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_out_ap_vld;
reg    grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire   [63:0] zext_ln587_fu_570_p1;
reg   [1:0] bufferIndex_V_fu_134;
wire   [1:0] bufferIndex_V_2_fu_575_p2;
reg    ap_block_state3;
reg    ap_predicate_op66_write_state2;
reg    ap_predicate_op67_write_state2;
reg    ap_block_state2;
reg    ap_block_state1;
reg   [127:0] len_V_fu_138;
reg   [511:0] last_input_tdata_preg;
wire   [1023:0] or_ln174_s_fu_533_p17;
wire   [1023:0] or_ln174_1_fu_670_p17;
reg    ap_block_state5;
wire   [1023:0] or_ln174_2_fu_749_p18;
reg    ap_block_state8;
reg    ap_block_state9;
wire   [6:0] trunc_ln83_fu_445_p1;
wire   [63:0] trunc_ln174_1_fu_529_p1;
wire   [63:0] grp_fu_363_p4;
wire   [63:0] grp_fu_353_p4;
wire   [63:0] grp_fu_343_p4;
wire   [63:0] grp_fu_333_p4;
wire   [63:0] grp_fu_323_p4;
wire   [63:0] grp_fu_313_p4;
wire   [63:0] grp_fu_303_p4;
wire   [63:0] trunc_ln174_fu_525_p1;
wire   [63:0] tmp_7_fu_515_p4;
wire   [63:0] tmp_6_fu_505_p4;
wire   [63:0] tmp_5_fu_495_p4;
wire   [63:0] tmp_4_fu_485_p4;
wire   [63:0] tmp_3_fu_475_p4;
wire   [63:0] tmp_s_fu_465_p4;
wire   [63:0] l_V_fu_455_p4;
wire   [63:0] trunc_ln174_3_fu_666_p1;
wire   [63:0] trunc_ln174_2_fu_663_p1;
wire   [63:0] tmp_19_fu_654_p4;
wire   [63:0] tmp_18_fu_645_p4;
wire   [63:0] tmp_17_fu_636_p4;
wire   [63:0] tmp_16_fu_627_p4;
wire   [63:0] tmp_15_fu_618_p4;
wire   [63:0] tmp_14_fu_609_p4;
wire   [63:0] l_V_1_fu_600_p4;
reg   [8:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 9'd1;
#0 grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_ap_start_reg = 1'b0;
#0 last_input_tdata_preg = 512'd0;
end

sha512_verify_preProcessing_inputBuffer_V_RAM_AUTO_1R1W #(
    .DataWidth( 512 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
inputBuffer_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuffer_V_address0),
    .ce0(inputBuffer_V_ce0),
    .q0(inputBuffer_V_q0),
    .address1(inputBuffer_V_address1),
    .ce1(inputBuffer_V_ce1),
    .we1(inputBuffer_V_we1),
    .d1(tmp_tdata_V_reg_896),
    .q1(inputBuffer_V_q1)
);

sha512_verify_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1 grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_ap_start),
    .ap_done(grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_ap_done),
    .ap_idle(grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_ap_idle),
    .ap_ready(grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_ap_ready),
    .inp512c_V_2(inp512c_V_2_reg_926),
    .b_M_V_13_out(grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_13_out),
    .b_M_V_13_out_ap_vld(grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_13_out_ap_vld),
    .b_M_V_12_out(grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_12_out),
    .b_M_V_12_out_ap_vld(grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_12_out_ap_vld),
    .b_M_V_11_out(grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_11_out),
    .b_M_V_11_out_ap_vld(grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_11_out_ap_vld),
    .b_M_V_10_out(grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_10_out),
    .b_M_V_10_out_ap_vld(grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_10_out_ap_vld),
    .b_M_V_9_out(grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_9_out),
    .b_M_V_9_out_ap_vld(grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_9_out_ap_vld),
    .b_M_V_8_out(grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_8_out),
    .b_M_V_8_out_ap_vld(grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_8_out_ap_vld),
    .b_M_V_7_out(grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_7_out),
    .b_M_V_7_out_ap_vld(grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_7_out_ap_vld),
    .b_M_V_6_out(grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_6_out),
    .b_M_V_6_out_ap_vld(grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_6_out_ap_vld),
    .b_M_V_5_out(grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_5_out),
    .b_M_V_5_out_ap_vld(grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_5_out_ap_vld),
    .b_M_V_4_out(grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_4_out),
    .b_M_V_4_out_ap_vld(grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_4_out_ap_vld),
    .b_M_V_3_out(grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_3_out),
    .b_M_V_3_out_ap_vld(grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_3_out_ap_vld),
    .b_M_V_2_out(grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_2_out),
    .b_M_V_2_out_ap_vld(grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_2_out_ap_vld),
    .b_M_V_1_out(grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_1_out),
    .b_M_V_1_out_ap_vld(grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_1_out_ap_vld),
    .b_M_V_out(grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_out),
    .b_M_V_out_ap_vld(grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_out_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((end_nblk_strm3_full_n == 1'b0) & (tmp_tlast_V_reg_901 == 1'd1)) & (1'b1 == ap_CS_fsm_state9) & (tmp_tlast_V_reg_901 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_ap_start_reg <= 1'b1;
        end else if ((grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_ap_ready == 1'b1)) begin
            grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        last_input_tdata_preg <= 512'd0;
    end else begin
        if ((~((input_r_TVALID == 1'b0) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tid_strm8_full_n == 1'b0)) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tkeep_strm7_full_n == 1'b0)) | ((end_nblk_strm3_full_n == 1'b0) & (ap_predicate_op67_write_state2 == 1'b1)) | ((blk_strm_full_n == 1'b0) & (ap_predicate_op66_write_state2 == 1'b1))) & (tmp_tlast_V_fu_399_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            last_input_tdata_preg <= tmp_tdata_V_fu_383_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~((input_r_TVALID == 1'b0) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tid_strm8_full_n == 1'b0)) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tkeep_strm7_full_n == 1'b0)) | ((end_nblk_strm3_full_n == 1'b0) & (ap_predicate_op67_write_state2 == 1'b1)) | ((blk_strm_full_n == 1'b0) & (ap_predicate_op66_write_state2 == 1'b1))) & (tmp_tlast_V_fu_399_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1065_1_fu_424_p2 == 1'd1)))) begin
        bufferIndex_V_fu_134 <= 2'd0;
    end else if ((~(((icmp_ln1065_1_reg_910 == 1'd1) & (end_nblk_strm3_full_n == 1'b0)) | ((icmp_ln1065_1_reg_910 == 1'd1) & (blk_strm_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state3))) begin
        bufferIndex_V_fu_134 <= bufferIndex_V_2_fu_575_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        len_V_fu_138 <= 128'd0;
    end else if ((~(((icmp_ln1065_1_reg_910 == 1'd1) & (end_nblk_strm3_full_n == 1'b0)) | ((icmp_ln1065_1_reg_910 == 1'd1) & (blk_strm_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state3))) begin
        len_V_fu_138 <= len_V_1_reg_905;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_tlast_V_fu_399_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln1065_1_reg_910 <= icmp_ln1065_1_fu_424_p2;
        len_V_1_reg_905 <= len_V_1_fu_418_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_fu_439_p2 == 1'd0) & (tmp_tlast_V_fu_399_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln1069_reg_922 <= icmp_ln1069_fu_449_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        inp512c_V_2_reg_926 <= inputBuffer_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln1069_reg_922 == 1'd1))) begin
        tmp_13_reg_939 <= {{len_V_fu_138[124:61]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_tdata_V_reg_896 <= tmp_tdata_V_fu_383_p1;
        tmp_tlast_V_reg_901 <= input_r_TDATA[32'd582];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_tlast_V_fu_399_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        trunc_ln232_reg_914 <= trunc_ln232_fu_435_p1;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (real_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((input_r_TVALID == 1'b0) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tid_strm8_full_n == 1'b0)) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tkeep_strm7_full_n == 1'b0)) | ((end_nblk_strm3_full_n == 1'b0) & (ap_predicate_op67_write_state2 == 1'b1)) | ((blk_strm_full_n == 1'b0) & (ap_predicate_op66_write_state2 == 1'b1)))) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln1065_1_reg_910 == 1'd1) & (end_nblk_strm3_full_n == 1'b0)) | ((icmp_ln1065_1_reg_910 == 1'd1) & (blk_strm_full_n == 1'b0)))) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if (((end_nblk_strm3_full_n == 1'b0) | (blk_strm_full_n == 1'b0))) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((end_nblk_strm3_full_n == 1'b0) & (icmp_ln1069_reg_922 == 1'd1)) | ((blk_strm_full_n == 1'b0) & (icmp_ln1069_reg_922 == 1'd1)))) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if (((end_nblk_strm3_full_n == 1'b0) & (tmp_tlast_V_reg_901 == 1'd1))) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((end_nblk_strm3_full_n == 1'b0) & (tmp_tlast_V_reg_901 == 1'd1)) & (1'b1 == ap_CS_fsm_state9) & (tmp_tlast_V_reg_901 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((icmp_ln1065_fu_439_p2 == 1'd1) & (tmp_tlast_V_fu_399_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln1065_1_reg_910 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln1069_reg_922 == 1'd1)))) begin
        blk_strm_blk_n = blk_strm_full_n;
    end else begin
        blk_strm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((end_nblk_strm3_full_n == 1'b0) & (icmp_ln1069_reg_922 == 1'd1)) | ((blk_strm_full_n == 1'b0) & (icmp_ln1069_reg_922 == 1'd1))) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln1069_reg_922 == 1'd1))) begin
        blk_strm_din = or_ln174_2_fu_749_p18;
    end else if ((~((end_nblk_strm3_full_n == 1'b0) | (blk_strm_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
        blk_strm_din = or_ln174_1_fu_670_p17;
    end else if ((~(((icmp_ln1065_1_reg_910 == 1'd1) & (end_nblk_strm3_full_n == 1'b0)) | ((icmp_ln1065_1_reg_910 == 1'd1) & (blk_strm_full_n == 1'b0))) & (icmp_ln1065_1_reg_910 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        blk_strm_din = or_ln174_s_fu_533_p17;
    end else if ((~((input_r_TVALID == 1'b0) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tid_strm8_full_n == 1'b0)) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tkeep_strm7_full_n == 1'b0)) | ((end_nblk_strm3_full_n == 1'b0) & (ap_predicate_op67_write_state2 == 1'b1)) | ((blk_strm_full_n == 1'b0) & (ap_predicate_op66_write_state2 == 1'b1))) & (ap_predicate_op66_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        blk_strm_din = 1024'd9223372036854775808;
    end else begin
        blk_strm_din = 'bx;
    end
end

always @ (*) begin
    if (((~(((end_nblk_strm3_full_n == 1'b0) & (icmp_ln1069_reg_922 == 1'd1)) | ((blk_strm_full_n == 1'b0) & (icmp_ln1069_reg_922 == 1'd1))) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln1069_reg_922 == 1'd1)) | (~((end_nblk_strm3_full_n == 1'b0) | (blk_strm_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((input_r_TVALID == 1'b0) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tid_strm8_full_n == 1'b0)) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tkeep_strm7_full_n == 1'b0)) | ((end_nblk_strm3_full_n == 1'b0) & (ap_predicate_op67_write_state2 == 1'b1)) | ((blk_strm_full_n == 1'b0) & (ap_predicate_op66_write_state2 == 1'b1))) & (ap_predicate_op66_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_state2)) | (~(((icmp_ln1065_1_reg_910 == 1'd1) & (end_nblk_strm3_full_n == 1'b0)) | ((icmp_ln1065_1_reg_910 == 1'd1) & (blk_strm_full_n == 1'b0))) & (icmp_ln1065_1_reg_910 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        blk_strm_write = 1'b1;
    end else begin
        blk_strm_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((icmp_ln1065_fu_439_p2 == 1'd1) & (tmp_tlast_V_fu_399_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln1065_1_reg_910 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state9) & (tmp_tlast_V_reg_901 == 1'd1)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln1069_reg_922 == 1'd1)))) begin
        end_nblk_strm3_blk_n = end_nblk_strm3_full_n;
    end else begin
        end_nblk_strm3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((end_nblk_strm3_full_n == 1'b0) & (tmp_tlast_V_reg_901 == 1'd1)) & (1'b1 == ap_CS_fsm_state9) & (tmp_tlast_V_reg_901 == 1'd1))) begin
        end_nblk_strm3_din = 1'd1;
    end else if (((~(((end_nblk_strm3_full_n == 1'b0) & (icmp_ln1069_reg_922 == 1'd1)) | ((blk_strm_full_n == 1'b0) & (icmp_ln1069_reg_922 == 1'd1))) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln1069_reg_922 == 1'd1)) | (~((end_nblk_strm3_full_n == 1'b0) | (blk_strm_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((input_r_TVALID == 1'b0) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tid_strm8_full_n == 1'b0)) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tkeep_strm7_full_n == 1'b0)) | ((end_nblk_strm3_full_n == 1'b0) & (ap_predicate_op67_write_state2 == 1'b1)) | ((blk_strm_full_n == 1'b0) & (ap_predicate_op66_write_state2 == 1'b1))) & (ap_predicate_op67_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_state2)) | (~(((icmp_ln1065_1_reg_910 == 1'd1) & (end_nblk_strm3_full_n == 1'b0)) | ((icmp_ln1065_1_reg_910 == 1'd1) & (blk_strm_full_n == 1'b0))) & (icmp_ln1065_1_reg_910 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        end_nblk_strm3_din = 1'd0;
    end else begin
        end_nblk_strm3_din = 'bx;
    end
end

always @ (*) begin
    if (((~((end_nblk_strm3_full_n == 1'b0) & (tmp_tlast_V_reg_901 == 1'd1)) & (1'b1 == ap_CS_fsm_state9) & (tmp_tlast_V_reg_901 == 1'd1)) | (~(((end_nblk_strm3_full_n == 1'b0) & (icmp_ln1069_reg_922 == 1'd1)) | ((blk_strm_full_n == 1'b0) & (icmp_ln1069_reg_922 == 1'd1))) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln1069_reg_922 == 1'd1)) | (~((end_nblk_strm3_full_n == 1'b0) | (blk_strm_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((input_r_TVALID == 1'b0) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tid_strm8_full_n == 1'b0)) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tkeep_strm7_full_n == 1'b0)) | ((end_nblk_strm3_full_n == 1'b0) & (ap_predicate_op67_write_state2 == 1'b1)) | ((blk_strm_full_n == 1'b0) & (ap_predicate_op66_write_state2 == 1'b1))) & (ap_predicate_op67_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_state2)) | (~(((icmp_ln1065_1_reg_910 == 1'd1) & (end_nblk_strm3_full_n == 1'b0)) | ((icmp_ln1065_1_reg_910 == 1'd1) & (blk_strm_full_n == 1'b0))) & (icmp_ln1065_1_reg_910 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        end_nblk_strm3_write = 1'b1;
    end else begin
        end_nblk_strm3_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1065_fu_439_p2 == 1'd0) & (tmp_tlast_V_fu_399_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        inputBuffer_V_address0 = 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) | ((tmp_tlast_V_fu_399_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1065_1_fu_424_p2 == 1'd1)))) begin
        inputBuffer_V_address0 = 64'd1;
    end else begin
        inputBuffer_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        inputBuffer_V_address1 = zext_ln587_fu_570_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        inputBuffer_V_address1 = 64'd0;
    end else begin
        inputBuffer_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (~((input_r_TVALID == 1'b0) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tid_strm8_full_n == 1'b0)) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tkeep_strm7_full_n == 1'b0)) | ((end_nblk_strm3_full_n == 1'b0) & (ap_predicate_op67_write_state2 == 1'b1)) | ((blk_strm_full_n == 1'b0) & (ap_predicate_op66_write_state2 == 1'b1))) & (icmp_ln1065_fu_439_p2 == 1'd0) & (tmp_tlast_V_fu_399_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | (~((input_r_TVALID == 1'b0) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tid_strm8_full_n == 1'b0)) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tkeep_strm7_full_n == 1'b0)) | ((end_nblk_strm3_full_n == 1'b0) & (ap_predicate_op67_write_state2 == 1'b1)) | ((blk_strm_full_n == 1'b0) & (ap_predicate_op66_write_state2 == 1'b1))) & (tmp_tlast_V_fu_399_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln1065_1_fu_424_p2 == 1'd1)))) begin
        inputBuffer_V_ce0 = 1'b1;
    end else begin
        inputBuffer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~((input_r_TVALID == 1'b0) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tid_strm8_full_n == 1'b0)) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tkeep_strm7_full_n == 1'b0)) | ((end_nblk_strm3_full_n == 1'b0) & (ap_predicate_op67_write_state2 == 1'b1)) | ((blk_strm_full_n == 1'b0) & (ap_predicate_op66_write_state2 == 1'b1))) & (1'b1 == ap_CS_fsm_state2)) | (~(((icmp_ln1065_1_reg_910 == 1'd1) & (end_nblk_strm3_full_n == 1'b0)) | ((icmp_ln1065_1_reg_910 == 1'd1) & (blk_strm_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state3)))) begin
        inputBuffer_V_ce1 = 1'b1;
    end else begin
        inputBuffer_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((icmp_ln1065_1_reg_910 == 1'd1) & (end_nblk_strm3_full_n == 1'b0)) | ((icmp_ln1065_1_reg_910 == 1'd1) & (blk_strm_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state3))) begin
        inputBuffer_V_we1 = 1'b1;
    end else begin
        inputBuffer_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        input_r_TDATA_blk_n = input_r_TVALID;
    end else begin
        input_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((input_r_TVALID == 1'b0) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tid_strm8_full_n == 1'b0)) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tkeep_strm7_full_n == 1'b0)) | ((end_nblk_strm3_full_n == 1'b0) & (ap_predicate_op67_write_state2 == 1'b1)) | ((blk_strm_full_n == 1'b0) & (ap_predicate_op66_write_state2 == 1'b1))) & (1'b1 == ap_CS_fsm_state2))) begin
        input_r_TREADY = 1'b1;
    end else begin
        input_r_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((end_nblk_strm3_full_n == 1'b0) & (tmp_tlast_V_reg_901 == 1'd1)) & (1'b1 == ap_CS_fsm_state9) & (tmp_tlast_V_reg_901 == 1'd1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((input_r_TVALID == 1'b0) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tid_strm8_full_n == 1'b0)) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tkeep_strm7_full_n == 1'b0)) | ((end_nblk_strm3_full_n == 1'b0) & (ap_predicate_op67_write_state2 == 1'b1)) | ((blk_strm_full_n == 1'b0) & (ap_predicate_op66_write_state2 == 1'b1))) & (tmp_tlast_V_fu_399_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        last_input_tdata = tmp_tdata_V_fu_383_p1;
    end else begin
        last_input_tdata = last_input_tdata_preg;
    end
end

always @ (*) begin
    if ((~((input_r_TVALID == 1'b0) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tid_strm8_full_n == 1'b0)) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tkeep_strm7_full_n == 1'b0)) | ((end_nblk_strm3_full_n == 1'b0) & (ap_predicate_op67_write_state2 == 1'b1)) | ((blk_strm_full_n == 1'b0) & (ap_predicate_op66_write_state2 == 1'b1))) & (tmp_tlast_V_fu_399_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        last_input_tdata_ap_vld = 1'b1;
    end else begin
        last_input_tdata_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_tlast_V_fu_399_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        tid_strm8_blk_n = tid_strm8_full_n;
    end else begin
        tid_strm8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((input_r_TVALID == 1'b0) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tid_strm8_full_n == 1'b0)) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tkeep_strm7_full_n == 1'b0)) | ((end_nblk_strm3_full_n == 1'b0) & (ap_predicate_op67_write_state2 == 1'b1)) | ((blk_strm_full_n == 1'b0) & (ap_predicate_op66_write_state2 == 1'b1))) & (tmp_tlast_V_fu_399_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        tid_strm8_write = 1'b1;
    end else begin
        tid_strm8_write = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_tlast_V_fu_399_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        tkeep_strm7_blk_n = tkeep_strm7_full_n;
    end else begin
        tkeep_strm7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((input_r_TVALID == 1'b0) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tid_strm8_full_n == 1'b0)) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tkeep_strm7_full_n == 1'b0)) | ((end_nblk_strm3_full_n == 1'b0) & (ap_predicate_op67_write_state2 == 1'b1)) | ((blk_strm_full_n == 1'b0) & (ap_predicate_op66_write_state2 == 1'b1))) & (tmp_tlast_V_fu_399_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        tkeep_strm7_write = 1'b1;
    end else begin
        tkeep_strm7_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((input_r_TVALID == 1'b0) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tid_strm8_full_n == 1'b0)) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tkeep_strm7_full_n == 1'b0)) | ((end_nblk_strm3_full_n == 1'b0) & (ap_predicate_op67_write_state2 == 1'b1)) | ((blk_strm_full_n == 1'b0) & (ap_predicate_op66_write_state2 == 1'b1))) & (icmp_ln1065_fu_439_p2 == 1'd1) & (tmp_tlast_V_fu_399_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if ((~((input_r_TVALID == 1'b0) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tid_strm8_full_n == 1'b0)) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tkeep_strm7_full_n == 1'b0)) | ((end_nblk_strm3_full_n == 1'b0) & (ap_predicate_op67_write_state2 == 1'b1)) | ((blk_strm_full_n == 1'b0) & (ap_predicate_op66_write_state2 == 1'b1))) & (icmp_ln1065_fu_439_p2 == 1'd0) & (tmp_tlast_V_fu_399_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if ((~((input_r_TVALID == 1'b0) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tid_strm8_full_n == 1'b0)) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tkeep_strm7_full_n == 1'b0)) | ((end_nblk_strm3_full_n == 1'b0) & (ap_predicate_op67_write_state2 == 1'b1)) | ((blk_strm_full_n == 1'b0) & (ap_predicate_op66_write_state2 == 1'b1))) & (tmp_tlast_V_fu_399_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~(((icmp_ln1065_1_reg_910 == 1'd1) & (end_nblk_strm3_full_n == 1'b0)) | ((icmp_ln1065_1_reg_910 == 1'd1) & (blk_strm_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln1069_reg_922 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~((end_nblk_strm3_full_n == 1'b0) | (blk_strm_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if ((~(((end_nblk_strm3_full_n == 1'b0) & (icmp_ln1069_reg_922 == 1'd1)) | ((blk_strm_full_n == 1'b0) & (icmp_ln1069_reg_922 == 1'd1))) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if ((~((end_nblk_strm3_full_n == 1'b0) & (tmp_tlast_V_reg_901 == 1'd1)) & (1'b1 == ap_CS_fsm_state9) & (tmp_tlast_V_reg_901 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~((end_nblk_strm3_full_n == 1'b0) & (tmp_tlast_V_reg_901 == 1'd1)) & (1'b1 == ap_CS_fsm_state9) & (tmp_tlast_V_reg_901 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state2 = ((input_r_TVALID == 1'b0) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tid_strm8_full_n == 1'b0)) | ((tmp_tlast_V_fu_399_p3 == 1'd1) & (tkeep_strm7_full_n == 1'b0)) | ((end_nblk_strm3_full_n == 1'b0) & (ap_predicate_op67_write_state2 == 1'b1)) | ((blk_strm_full_n == 1'b0) & (ap_predicate_op66_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_state3 = (((icmp_ln1065_1_reg_910 == 1'd1) & (end_nblk_strm3_full_n == 1'b0)) | ((icmp_ln1065_1_reg_910 == 1'd1) & (blk_strm_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state5 = ((end_nblk_strm3_full_n == 1'b0) | (blk_strm_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state8 = (((end_nblk_strm3_full_n == 1'b0) & (icmp_ln1069_reg_922 == 1'd1)) | ((blk_strm_full_n == 1'b0) & (icmp_ln1069_reg_922 == 1'd1)));
end

always @ (*) begin
    ap_block_state9 = ((end_nblk_strm3_full_n == 1'b0) & (tmp_tlast_V_reg_901 == 1'd1));
end

always @ (*) begin
    ap_predicate_op66_write_state2 = ((icmp_ln1065_fu_439_p2 == 1'd1) & (tmp_tlast_V_fu_399_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op67_write_state2 = ((icmp_ln1065_fu_439_p2 == 1'd1) & (tmp_tlast_V_fu_399_p3 == 1'd1));
end

assign ap_ready = internal_ap_ready;

assign bufferIndex_V_2_fu_575_p2 = (bufferIndex_V_fu_134 + 2'd1);

assign grp_fu_303_p4 = {{inputBuffer_V_q0[511:448]}};

assign grp_fu_313_p4 = {{inputBuffer_V_q0[447:384]}};

assign grp_fu_323_p4 = {{inputBuffer_V_q0[383:320]}};

assign grp_fu_333_p4 = {{inputBuffer_V_q0[319:256]}};

assign grp_fu_343_p4 = {{inputBuffer_V_q0[255:192]}};

assign grp_fu_353_p4 = {{inputBuffer_V_q0[191:128]}};

assign grp_fu_363_p4 = {{inputBuffer_V_q0[127:64]}};

assign grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_ap_start = grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_ap_start_reg;

assign icmp_ln1065_1_fu_424_p2 = ((bufferIndex_V_fu_134 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln1065_fu_439_p2 = ((len_V_fu_138 == 128'd0) ? 1'b1 : 1'b0);

assign icmp_ln1069_fu_449_p2 = ((trunc_ln83_fu_445_p1 == 7'd0) ? 1'b1 : 1'b0);

assign l_V_1_fu_600_p4 = {{inp512c_V_2_reg_926[511:448]}};

assign l_V_fu_455_p4 = {{inputBuffer_V_q1[511:448]}};

assign len_V_1_fu_418_p2 = (len_V_fu_138 + 128'd64);

assign or_ln174_1_fu_670_p17 = {{{{{{{{{{{{{{{{trunc_ln174_3_fu_666_p1}, {grp_fu_363_p4}}, {grp_fu_353_p4}}, {grp_fu_343_p4}}, {grp_fu_333_p4}}, {grp_fu_323_p4}}, {grp_fu_313_p4}}, {grp_fu_303_p4}}, {trunc_ln174_2_fu_663_p1}}, {tmp_19_fu_654_p4}}, {tmp_18_fu_645_p4}}, {tmp_17_fu_636_p4}}, {tmp_16_fu_627_p4}}, {tmp_15_fu_618_p4}}, {tmp_14_fu_609_p4}}, {l_V_1_fu_600_p4}};

assign or_ln174_2_fu_749_p18 = {{{{{{{{{{{{{{{{{trunc_ln232_reg_914}, {3'd0}}, {tmp_13_reg_939}}, {grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_13_out}}, {grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_12_out}}, {grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_11_out}}, {grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_10_out}}, {grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_9_out}}, {grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_8_out}}, {grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_7_out}}, {grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_6_out}}, {grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_5_out}}, {grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_4_out}}, {grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_3_out}}, {grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_2_out}}, {grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_1_out}}, {grp_preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1_fu_278_b_M_V_out}};

assign or_ln174_s_fu_533_p17 = {{{{{{{{{{{{{{{{trunc_ln174_1_fu_529_p1}, {grp_fu_363_p4}}, {grp_fu_353_p4}}, {grp_fu_343_p4}}, {grp_fu_333_p4}}, {grp_fu_323_p4}}, {grp_fu_313_p4}}, {grp_fu_303_p4}}, {trunc_ln174_fu_525_p1}}, {tmp_7_fu_515_p4}}, {tmp_6_fu_505_p4}}, {tmp_5_fu_495_p4}}, {tmp_4_fu_485_p4}}, {tmp_3_fu_475_p4}}, {tmp_s_fu_465_p4}}, {l_V_fu_455_p4}};

assign start_out = real_start;

assign tid_strm8_din = {{input_r_TDATA[581:576]}};

assign tkeep_strm7_din = {{input_r_TDATA[575:512]}};

assign tmp_14_fu_609_p4 = {{inp512c_V_2_reg_926[447:384]}};

assign tmp_15_fu_618_p4 = {{inp512c_V_2_reg_926[383:320]}};

assign tmp_16_fu_627_p4 = {{inp512c_V_2_reg_926[319:256]}};

assign tmp_17_fu_636_p4 = {{inp512c_V_2_reg_926[255:192]}};

assign tmp_18_fu_645_p4 = {{inp512c_V_2_reg_926[191:128]}};

assign tmp_19_fu_654_p4 = {{inp512c_V_2_reg_926[127:64]}};

assign tmp_3_fu_475_p4 = {{inputBuffer_V_q1[383:320]}};

assign tmp_4_fu_485_p4 = {{inputBuffer_V_q1[319:256]}};

assign tmp_5_fu_495_p4 = {{inputBuffer_V_q1[255:192]}};

assign tmp_6_fu_505_p4 = {{inputBuffer_V_q1[191:128]}};

assign tmp_7_fu_515_p4 = {{inputBuffer_V_q1[127:64]}};

assign tmp_s_fu_465_p4 = {{inputBuffer_V_q1[447:384]}};

assign tmp_tdata_V_fu_383_p1 = input_r_TDATA[511:0];

assign tmp_tlast_V_fu_399_p3 = input_r_TDATA[32'd582];

assign trunc_ln174_1_fu_529_p1 = inputBuffer_V_q0[63:0];

assign trunc_ln174_2_fu_663_p1 = inp512c_V_2_reg_926[63:0];

assign trunc_ln174_3_fu_666_p1 = inputBuffer_V_q0[63:0];

assign trunc_ln174_fu_525_p1 = inputBuffer_V_q1[63:0];

assign trunc_ln232_fu_435_p1 = len_V_fu_138[60:0];

assign trunc_ln83_fu_445_p1 = len_V_fu_138[6:0];

assign zext_ln587_fu_570_p1 = bufferIndex_V_fu_134;

endmodule //sha512_verify_preProcessing
