<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">

<!-- Mirrored from processors.wiki.ti.com/index.php/DM36x_Rate_Control_Modes by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 04:27:24 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8"/>
<title>DM36x Rate Control Modes - Texas Instruments Wiki</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"DM36x_Rate_Control_Modes","wgTitle":"DM36x Rate Control Modes","wgCurRevisionId":153845,"wgRevisionId":153845,"wgArticleId":7572,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["DM36x","Codecs"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"DM36x_Rate_Control_Modes","wgRelevantArticleId":7572,"wgRequestId":"60631f66026780cf576b4272","wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[]});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"ready","user.tokens":"loading","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"});mw.loader.implement("user.tokens@19o3a1s",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});mw.loader.load(["site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.toc","mediawiki.searchSuggest","skins.vector.js"]);});</script>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.31.6"/>
<link rel="shortcut icon" href="https://processors.wiki.ti.com/favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="https://processors.wiki.ti.com/opensearch_desc.php" title="Texas Instruments Wiki (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://processors.wiki.ti.com/api.php?action=rsd"/>
<link rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Texas Instruments Wiki Atom feed" href="https://processors.wiki.ti.com/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<!--[if lt IE 9]><script src="/load.php?debug=false&amp;lang=en&amp;modules=html5shiv&amp;only=scripts&amp;skin=Vector&amp;sync=1"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-DM36x_Rate_Control_Modes rootpage-DM36x_Rate_Control_Modes skin-vector action-view">		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="siteNotice" class="mw-body-content"><div id="localNotice" lang="en" dir="ltr"><div class="mw-parser-output"><p><br />
<span style="color:#ff0000"><b>NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.</b></span>
</p></div></div></div><div class="mw-indicators mw-body-content">
</div>
<h1 id="firstHeading" class="firstHeading" lang="en">DM36x Rate Control Modes</h1>			<div id="bodyContent" class="mw-body-content">
				<div id="siteSub" class="noprint">From Texas Instruments Wiki</div>				<div id="contentSub"></div>
								<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><p><font size="5"><b>DM36x H.264 Encoder Rate Control Modes</b></font> 
</p>
<hr />
<div id="toc" class="toc"><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#DM36x_Rate_Control_Modes"><span class="tocnumber">1</span> <span class="toctext"><b>DM36x Rate Control Modes</b></span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="#CBR_.28rcAlgo_.3D_0.29:_Constant_Bitrate_Rate_Control"><span class="tocnumber">1.1</span> <span class="toctext"><b>CBR (<i>rcAlgo</i> = 0): Constant Bitrate Rate Control</b></span></a></li>
<li class="toclevel-2 tocsection-3"><a href="#VBR_.28rcAlgo_.3D_1.29:_Variable_Bitrate_Control"><span class="tocnumber">1.2</span> <span class="toctext"><b>VBR (<i>rcAlgo</i> = 1): Variable Bitrate Control</b></span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#Constant_quality_.28rcAlgo_.3D_2.29:_.28Fixed_QP.29"><span class="tocnumber">1.3</span> <span class="toctext"><b>Constant quality (<i>rcAlgo</i> = 2): (Fixed QP)</b></span></a></li>
<li class="toclevel-2 tocsection-5"><a href="#CVBR_.28rcAlgo_.3D_3.29:_Constrained_Variable_Bitrate"><span class="tocnumber">1.4</span> <span class="toctext"><b>CVBR (<i>rcAlgo</i> = 3): Constrained Variable Bitrate</b></span></a></li>
<li class="toclevel-2 tocsection-6"><a href="#Custom_RC1_.28rcAlgo_.3D_4.29:_Fixed_frame_size_Rate_Control"><span class="tocnumber">1.5</span> <span class="toctext"><b>Custom RC1 (<i>rcAlgo</i> = 4): Fixed frame size Rate Control</b></span></a></li>
<li class="toclevel-2 tocsection-7"><a href="#Custom_CBR1_.28rcAlgo_.3D_5.29"><span class="tocnumber">1.6</span> <span class="toctext"><b>Custom CBR1 (<i>rcAlgo</i> = 5)</b></span></a></li>
<li class="toclevel-2 tocsection-8"><a href="#Custom_VBR1_.28rcAlgo_.3D_6.29"><span class="tocnumber">1.7</span> <span class="toctext"><b>Custom VBR1 (<i>rcAlgo</i> = 6)</b></span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-9"><a href="#DM36x_Rate_Control_Parameters"><span class="tocnumber">2</span> <span class="toctext"><b>DM36x Rate Control Parameters</b></span></a>
<ul>
<li class="toclevel-2 tocsection-10"><a href="#initQ"><span class="tocnumber">2.1</span> <span class="toctext"><b>initQ</b></span></a></li>
<li class="toclevel-2 tocsection-11"><a href="#rcQMax.2F_rcQMaxI_and_rcQMin.2F_rcQMinI"><span class="tocnumber">2.2</span> <span class="toctext"><b>rcQMax/ rcQMaxI  and rcQMin/ rcQMinI</b></span></a></li>
<li class="toclevel-2 tocsection-12"><a href="#maxDelay"><span class="tocnumber">2.3</span> <span class="toctext"><b>maxDelay</b></span></a></li>
<li class="toclevel-2 tocsection-13"><a href="#perceptualRC"><span class="tocnumber">2.4</span> <span class="toctext"><b>perceptualRC</b></span></a></li>
<li class="toclevel-2 tocsection-14"><a href="#LBRmaxpicsize.2FLBRminpicsize"><span class="tocnumber">2.5</span> <span class="toctext"><b>LBRmaxpicsize/LBRminpicsize</b></span></a></li>
<li class="toclevel-2 tocsection-15"><a href="#LBRskipcontrol"><span class="tocnumber">2.6</span> <span class="toctext"><b>LBRskipcontrol</b></span></a></li>
<li class="toclevel-2 tocsection-16"><a href="#maxBitrate"><span class="tocnumber">2.7</span> <span class="toctext"><b>maxBitrate</b></span></a></li>
<li class="toclevel-2 tocsection-17"><a href="#maxBitrateCVBR"><span class="tocnumber">2.8</span> <span class="toctext"><b>maxBitrateCVBR</b></span></a></li>
<li class="toclevel-2 tocsection-18"><a href="#maxHighCmpxIntCVBR"><span class="tocnumber">2.9</span> <span class="toctext"><b>maxHighCmpxIntCVBR</b></span></a></li>
<li class="toclevel-2 tocsection-19"><a href="#CVBRsensitivity"><span class="tocnumber">2.10</span> <span class="toctext"><b>CVBRsensitivity</b></span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-20"><a href="#Example_Usage:_How_to_specify_RC_mode"><span class="tocnumber">3</span> <span class="toctext"><b>Example Usage: How to specify RC mode</b></span></a>
<ul>
<li class="toclevel-2 tocsection-21"><a href="#CBR"><span class="tocnumber">3.1</span> <span class="toctext">CBR</span></a></li>
<li class="toclevel-2 tocsection-22"><a href="#VBR"><span class="tocnumber">3.2</span> <span class="toctext">VBR</span></a></li>
<li class="toclevel-2 tocsection-23"><a href="#Constant_quality_.28Fixed_QP.29"><span class="tocnumber">3.3</span> <span class="toctext">Constant quality (Fixed QP)</span></a></li>
</ul>
</li>
</ul>
</div>
 
<hr />
<h2><span class="mw-headline" id="DM36x_Rate_Control_Modes"><font size="4"><b>DM36x Rate Control Modes</b></font></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM36x_Rate_Control_Modes&amp;action=edit&amp;section=1" title="Edit section: DM36x Rate Control Modes">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The Rate Control (RC) in an encoder maximizes video quality while ensuring target bit control is within specified limit during encoding. DM36x encoder specifies various rate control modes using <i>rcAlgo</i> dynamic API parameter. DM36x encoder uses this parameter along with other RC parameters such as <i>targetBitRate</i>, <i>frameRate</i> etc. to meet required behavior. A brief description of various supported RC modes of DM36x H.264 encoder is described below. rcAlgo &gt; 2 are only present in ver 2.1 of encoder software.
</p>
<h3><span id="CBR_(rcAlgo_=_0):_Constant_Bitrate_Rate_Control"></span><span class="mw-headline" id="CBR_.28rcAlgo_.3D_0.29:_Constant_Bitrate_Rate_Control"><b>CBR (<i>rcAlgo</i> = 0): Constant Bitrate Rate Control</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM36x_Rate_Control_Modes&amp;action=edit&amp;section=2" title="Edit section: CBR (rcAlgo = 0): Constant Bitrate Rate Control">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>This is a strict rate control which allows one to maintain end-to-end delay within the specified limit. This rate control method can also skip frames to maintain the desired VBV buffer level. In this rate control mode, instantaneous bitrate is given more importance. CBR is suitable for the video conferencing and streaming applications because it allows the application to maintain a constant flow of bit-rate and ensure the end-to-end delay stays within the specified limit required by an interactive application.
</p>
<h3><span id="VBR_(rcAlgo_=_1):_Variable_Bitrate_Control"></span><span class="mw-headline" id="VBR_.28rcAlgo_.3D_1.29:_Variable_Bitrate_Control"><b>VBR (<i>rcAlgo</i> = 1): Variable Bitrate Control</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM36x_Rate_Control_Modes&amp;action=edit&amp;section=3" title="Edit section: VBR (rcAlgo = 1): Variable Bitrate Control">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>VBR has flexibility to average the bit-rate over a larger time interval when compared to CBR. Focus of the rate control is picture quality rather than instantaneous bitrate control. Larger bit-rate deviations from target bit-rate are allowed more often on the VBR. The VBV buffer size is larger than that of the CBR because higher end-to-end delay can be tolerated, which enables the encoder to use larger instantaneous bit-rates if required, i.e., larger maximum to average picture size is allowed than compared to CBR. Picture skips are not allowed for VBR rate control. This implies all pictures will be encoded. VBR is appropriate for storage, broadcast, streaming and surveillance applications as the video sequences in these applications consist of non-homogenous video content.
</p>
<h3><span id="Constant_quality_(rcAlgo_=_2):_(Fixed_QP)"></span><span class="mw-headline" id="Constant_quality_.28rcAlgo_.3D_2.29:_.28Fixed_QP.29"><b>Constant quality (<i>rcAlgo</i> = 2): (Fixed QP)</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM36x_Rate_Control_Modes&amp;action=edit&amp;section=4" title="Edit section: Constant quality (rcAlgo = 2): (Fixed QP)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>This method does not employ any rate control method, rather uses fixed QP provided by user (<i>intraFrameQP</i> and <i>interFrameQP</i>) while encoding. Since the quantization parameter is fixed during the course of encoding, this RC method can also be considered as constant quality rate control.
</p>
<h3><span id="CVBR_(rcAlgo_=_3):_Constrained_Variable_Bitrate"></span><span class="mw-headline" id="CVBR_.28rcAlgo_.3D_3.29:_Constrained_Variable_Bitrate"><b>CVBR (<i>rcAlgo</i> = 3): Constrained Variable Bitrate</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM36x_Rate_Control_Modes&amp;action=edit&amp;section=5" title="Edit section: CVBR (rcAlgo = 3): Constrained Variable Bitrate">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>This rate control allows the bitrate to change based on the complexity of the scene. The rate control takes two inputs viz. 1. <i>targetBitrate</i> and 2. <i>maxBitrateCVBR</i>. For scene with normal complexity, the RC operates at <i>targetBitrate</i>. When the scene complexity increases, the RC increases the operating bitrate to higher value maxed to <i>maxBitrateCVBR</i>. The operating bit rate is encoder's internal term - from end user point of view, one should not expect that it is always adhered. Encoder might consume higher bits than to its operating bit rate momentarily. In a longer duration, the overall bitrate achieved will be <i>targetBitrate</i>. This rate control is especially suited for video surveillance where one would intend to encode with better quality when there is an increase in scene complexity
</p><p>For details, please refer to&#160;: <a rel="nofollow" class="external text" href="H.264_DM36x_Ver_2.html#CVBR_Rate_control">CVBR Rate control</a>
</p><p><b>Note:</b> CVBR is designed to achieve targetBitrate in longer duration of time. Hence if one observes the overall bitrate(for long duration), it will always be same as targetBitrate. It will go nearer to maxBitrate for short duration in case the complexity increases. To observe this, one has to use elecard(or some other tool) and see the running bitrate with time/complexity. Also, the complexity estimate done by CVBR is based on previous history. If you start and stop the video recording with complexity factor always remaining at high, CVBR will not treat it differently. It will be considered as VBR and you will see the the running bitrate does not go above the targetBitrate for the whole duration. Hence in lab test, one has to be careful when inferring at results. They should let video get recorded with static sequence for few seconds before changing to complex video(like hand movement before camera etc).
</p>
<h3><span id="Custom_RC1_(rcAlgo_=_4):_Fixed_frame_size_Rate_Control"></span><span class="mw-headline" id="Custom_RC1_.28rcAlgo_.3D_4.29:_Fixed_frame_size_Rate_Control"><b>Custom RC1 (<i>rcAlgo</i> = 4): Fixed frame size Rate Control</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM36x_Rate_Control_Modes&amp;action=edit&amp;section=6" title="Edit section: Custom RC1 (rcAlgo = 4): Fixed frame size Rate Control">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>This is a custom RC algorithm where each encoded frame produces the same number of bits. The size of the frame is determined by "<i>targetBitrate</i>/<i>targetFrameRate</i>". In case of interlaced encoding, the size of the frame is sum of top and bottom fields. In this mode, the encoder operates in multipass mode(internally) to achive the best quality for the given frame size. In case the frame size is still not achived, the remaining bits are filled with filler data. This rate control mode has impact  on video performance and is only suitable for smaller resolutions below VGA. 
</p>
<h3><span id="Custom_CBR1_(rcAlgo_=_5)"></span><span class="mw-headline" id="Custom_CBR1_.28rcAlgo_.3D_5.29"><b>Custom CBR1 (<i>rcAlgo</i> = 5)</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM36x_Rate_Control_Modes&amp;action=edit&amp;section=7" title="Edit section: Custom CBR1 (rcAlgo = 5)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>This is the customized version of CBR (<i>rcAlgo</i> = 0) algorithm. The main purpose of Custom CBR1 algorithm is to reduce the breathing artifacts in encoded videos. Breathing artifacts are observed when periodic intra frames are used at low bitrates. Another distinguishable feature of this algorithm is that, the skip frames are distributed over a group of encoded frames instead of the skips occurring in bursts. This encoding mode is meant to be used in video surveillance at lower bitrates as is gives optimal balance between constant bitrate and video quality.
</p>
<h3><span id="Custom_VBR1_(rcAlgo_=_6)"></span><span class="mw-headline" id="Custom_VBR1_.28rcAlgo_.3D_6.29"><b>Custom VBR1 (<i>rcAlgo</i> = 6)</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM36x_Rate_Control_Modes&amp;action=edit&amp;section=8" title="Edit section: Custom VBR1 (rcAlgo = 6)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>This is the customized version of VBR (<i>rcAlgo</i> = 1) algorithm. This version of VBR algorithm is targeted for sequences with varying complexity distribution. The important feature of this <i>rcAlgo</i> is that it ensures target bitrate is achieved over shorter durations (compared to VBR). In a situation where higher complexity frames are preceded by relatively lower complexity frames, VBR(rcAlgo = 1) will reuse the bits saved during encoding of lower complexity frames and hence the average bitrate at the time of encoding higher complexity frame may be slightly higher than the target bitrate. On the other hand, Custom VBR1 will not reuse the bits saved during coding of lower complexity frames, hence ensuring that the average bitrate at the time of higher complexity remains same as target bitrate. This RC mode is suitable for application which wants to use VBR but still wants to ensure that the average bitrate should not exceed target bitrate under any circumstance.
</p>
<h2><span class="mw-headline" id="DM36x_Rate_Control_Parameters"><font size="4"><b>DM36x Rate Control Parameters</b></font></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM36x_Rate_Control_Modes&amp;action=edit&amp;section=9" title="Edit section: DM36x Rate Control Parameters">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Below mentioned parameters along with<i>rcAlgo</i> determine the behaviour of rate control.
</p>
<h3><span class="mw-headline" id="initQ"><b>initQ</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM36x_Rate_Control_Modes&amp;action=edit&amp;section=10" title="Edit section: initQ">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>This parameter selects the QP to be used for the very first frame of the video sequence. It is important to select an appropriate value for this parameter which is inline with both the video resolution and the target bitrate. Both the video resolution and the target bitrate dependencies are taken care of internally by the H.264 video encoder. To make use of this, it is recommended that auto setting of the init QP is used by application by setting this value to -1.
The higher the bitrate the lower the value of the initial QP should be and vice-versa. The choice of initial QP is also dependent on the texture complexity of the video sequence. If the application has specific knowledge about the texture complexity of the video sequence to be encoded then the initial QP should be set by the application. For high texture complexity video sequences the initial QP should be set to a high value and for low texture complexity video sequences the initial QP should be set to a low value. The exact values to be set are outside the scope of this wiki topic.
</p>
<h3><span id="rcQMax/_rcQMaxI_and_rcQMin/_rcQMinI"></span><span class="mw-headline" id="rcQMax.2F_rcQMaxI_and_rcQMin.2F_rcQMinI"><b>rcQMax/ rcQMaxI  and rcQMin/ rcQMinI</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM36x_Rate_Control_Modes&amp;action=edit&amp;section=11" title="Edit section: rcQMax/ rcQMaxI and rcQMin/ rcQMinI">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>To achieve the target bitrate the encoder uses rate control to decide the QP for every picture in the sequence. Explanation for rcQMax and rcQMaxI remains same except that rcQMax is used for P-frames and rcQMaxI is used for I-frames. Same logic applies to rcQMin and rcQMinI.  
The minimum and maximum value of QP is operating zone for the rate control algorithm. For every picture it selects a QP value in-between (and inclusive) of the minimum and maximum QP. By setting the minimum QP, user controls the minimum compression and maximum bit consumption by a picture. Setting lower value for minimum QP implies higher fidelity, however if the lowest value of QP ( equal to 0) as allowed by the standard is chosen, then this can in some cases lead to some frames consuming too many bits. This indirectly reduces the bit available for subsequent pictures and can lead to overall quality degradation. 
By setting the maximum QP value user controls the minimum quality for every picture. Setting it to the maximum allowed by the standard (equal to 51) can lead to some pictures having very poor quality. However, it should not be set to too small a value as this would constrain the rate control algorithm and the target bitrate might not be achieved.
</p><p><br />
Recommended Value
</p>
<pre><i>rcQMin</i> = 8 
<i>rcQMinI</i> = 8
<i>rcQMax</i> = 44
<i>rcQMaxI</i> = 40
</pre>
<p><br />
</p>
<h3><span class="mw-headline" id="maxDelay"><b>maxDelay</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM36x_Rate_Control_Modes&amp;action=edit&amp;section=12" title="Edit section: maxDelay">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The value of Max Delay controls the size of the VBV buffer size. The VBV buffer size is set to the product of the target bitrate and the Max Delay. This ensures that the video encoder performs compression in order to achieve the target bitrate over every Max Delay time duration. The selection of the Max Delay value directly impacts the video quality. For e.g., if the Max Delay is set to 300ms, the VBV buffer size will set be to 33% of the target bitrate. Hence, the rate control needs to achieve the target bitrate over a 9 frame period (assuming the input video is 30fps). Smaller Max Delay value implies that the video encoder has to achieve the target period over a small Max Delay interval. This can result in more skipped frames and/or more aggressive frame level rate control. Both of which can lead to quality degradations. Hence, larger Max Delay is preferable since this implies more flexibility in bit allocation by the rate control algorithm. 
</p><p><br />
Recommended Value for codec running at 30fps
</p>
<pre><i>maxDelay</i> = 2000 /* For typical VBR usage */
<i>maxDelay</i> = 300  /* For CBR usage */
</pre>
<h3><span class="mw-headline" id="perceptualRC"><b>perceptualRC</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM36x_Rate_Control_Modes&amp;action=edit&amp;section=13" title="Edit section: perceptualRC">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The texture masking property of the Human Visual System (HVS) states that more quantization distortion should be introduced in areas of high texture and less quantization distortion should be introduced in smoother areas. This will result in overall better subjective quality of the video frame. Such a quantization noise shaping is performed by using a fine quantization (less quantization noise) in smooth areas and coarse quantization (more quantization noise) in high texture areas.  Humans will perceive such a “noise-shaped” video frame as having better subjective quality than a video frame which has the same amount of noise evenly distributed throughout the video frame. 
This is achieved by using perceptualRC(PRC). PRC calculates the texture measure of every macroblock and assigns a suitable QP which takes into account the texture masking property of the HVS. This ensures that the bits allocated in every frame maximize the perceptual quality perceived by the user.
</p><p>NOTE: This feature is supported only in version 1.1 backward compatible mode (encQuality = 0)
</p>
<h3><span id="LBRmaxpicsize/LBRminpicsize"></span><span class="mw-headline" id="LBRmaxpicsize.2FLBRminpicsize"><b>LBRmaxpicsize/LBRminpicsize</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM36x_Rate_Control_Modes&amp;action=edit&amp;section=14" title="Edit section: LBRmaxpicsize/LBRminpicsize">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>LBRmaxpicsize/LBRminpicsize controls the maximum/minimum number of bits consumed per frame. 
For example, if 'B' is the targetBitRate and 'F' is the targetFrameRate, then average bits per frame T is given by the relation,
</p>
<pre>            T = B / F
</pre>
<p>LBRmaxpicsize and LBRminpicsize are specified in terms of T. If LBRmaxpicsize is set to 45, then the maximum number of bits consumed per frame will be 4.5T. If LBRminpicsize is set to 5, then the minimum number of bits consumed per frame will be 0.5T.When LBRmaxpicsize or LBRminpicsize is set to 0, encoder internally sets their values.
</p><p><br />
Recommended Value for codec running at 30fps
</p>
<pre><i>LBRmaxpicsize</i> = 18 /* For typical LBR usage */
<i>LBRminpicsize</i> = 4  /* For LBR usage */
</pre>
<p><br />
</p>
<h3><span class="mw-headline" id="LBRskipcontrol"><b>LBRskipcontrol</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM36x_Rate_Control_Modes&amp;action=edit&amp;section=15" title="Edit section: LBRskipcontrol">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>This feature is applicable only to Custom CBR1 (rcAlgo = 5). This parameter configures the minimum number of frames to be encoded in a set of N frames. 
Upper 16 bits of this is parameter represents the set of N frames and lower 16 bits represent the minimum number of frames to be encoded in the set.
Maximum value of N is 10.
For example, if LBRskipcontrol is assigned a value 0x00060005, then atleast 5 frames will be encoded in a every set of 6 frames. 
</p><p><br />
Recommended Value for codec running at 30fps
</p>
<pre><i>LBRskipcontrol</i> = 0x00060005 /* For typical LBR usage */
</pre>
<h3><span class="mw-headline" id="maxBitrate"><b>maxBitrate</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM36x_Rate_Control_Modes&amp;action=edit&amp;section=16" title="Edit section: maxBitrate">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>This parameter defines maximum bit-rate to be supported in bits per second. Maximum value supported in this version of H.264 Encoder on DM36x is 50000000. Default value = 10000000. This Value does not have any impact on quality, its limit condition to check bitrate values
</p>
<h3><span class="mw-headline" id="maxBitrateCVBR"><b>maxBitrateCVBR</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM36x_Rate_Control_Modes&amp;action=edit&amp;section=17" title="Edit section: maxBitrateCVBR">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>This parameter is applicable to CVBR (rcAlgo = 3): Constrained Variable Bitrate. It limits the maximum bitrate which the rate control can achieve during increased complexity duration. The value of maxBitrateCVBR must be atleast 1.5 times targetBitRate.
</p><p><br />
Typical Value for for the parameter
</p>
<pre><i>maxBitrateCVBR</i> = 1.5 * targetBitrate 
</pre>
<h3><span class="mw-headline" id="maxHighCmpxIntCVBR"><b>maxHighCmpxIntCVBR</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM36x_Rate_Control_Modes&amp;action=edit&amp;section=18" title="Edit section: maxHighCmpxIntCVBR">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>This parameter is applicable to CVBR (rcAlgo = 3): Constrained Variable Bitrate. It limits the maximum duration of increased complexity. maxHighCmpxIntCVBR is specified in minutes and can take any value from 0 to 60.
For instance, if maxHighCmpxIntCVBR is set to 5, then the maximum duration at high complexity state will be 5 minutes.
If it set to 0, high complexity duration is internally set to 1.5 seconds.
</p><p><br />
Typical Value for the parameter
</p>
<pre><i>maxHighCmpxIntCVBR</i> = 5 /* It will be mostly application dependent, choose the value based on how long you want to be on the higher bitrate when the complexity increases */
</pre>
<h3><span class="mw-headline" id="CVBRsensitivity"><b>CVBRsensitivity</b></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM36x_Rate_Control_Modes&amp;action=edit&amp;section=19" title="Edit section: CVBRsensitivity">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>This parameter is applicable to CVBR (rcAlgo = 3): Constrained Variable Bitrate. It controls the sensitivity of the CVBR algorithm towards complexity of video. It can take any value from 0 to 8.  A lower value signifies that maxBitrareCVBR will be used for very complex scene, in case complexity increase is not high, CVBR will choose a bitrate between target bitrate and maxBitrateCVBR. If set to higher value say 8, rate control tries to achieve <i>maxBitrateCVBR</i> even for small complexity increase. Since complexity is a subjective measure, it is reccomended to tune this parameter based on user expectation.
</p><p><br />
Typical Value 
</p>
<pre><i>CVBRsensitivity</i> = 5
</pre>
<h2><span class="mw-headline" id="Example_Usage:_How_to_specify_RC_mode"><font size="4"><b>Example Usage: How to specify RC mode</b></font></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM36x_Rate_Control_Modes&amp;action=edit&amp;section=20" title="Edit section: Example Usage: How to specify RC mode">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p><i>rcAlgo</i> values are used only when IVIDENC1_Params -&gt;RateControlPreset = IVIDEO_USER_DEFINED. CBR and Custom CBR1 Rate Control algorithms are not supported for interlaced encoding and will be automatically disabled by encoder. Custom RC1 - Fixed size frame is not supported for <i>encQuality</i> = 0. Default value of <i>rcAlgo</i> is 1.
</p><p>Below are the few examples of how to set different RC modes.
</p>
<h3><span class="mw-headline" id="CBR">CBR</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM36x_Rate_Control_Modes&amp;action=edit&amp;section=21" title="Edit section: CBR">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<pre><i>rateControlPreset</i> = IVIDEO_LOW_DELAY 
</pre>
<p>or
</p>
<pre><i>rateControlPreset</i> = IVIDEO_USER_DEFINED
<i>rcAlgo</i> = 0
</pre>
<h3><span class="mw-headline" id="VBR">VBR</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM36x_Rate_Control_Modes&amp;action=edit&amp;section=22" title="Edit section: VBR">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<pre><i>rateControlPreset</i> = IVIDEO_LOW_STORAGE
</pre>
<p>or
</p>
<pre><i>rateControlPreset</i> = IVIDEO_USER_DEFINED
<i>rcAlgo</i> = 1
</pre>
<h3><span id="Constant_quality_(Fixed_QP)"></span><span class="mw-headline" id="Constant_quality_.28Fixed_QP.29">Constant quality (Fixed QP)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DM36x_Rate_Control_Modes&amp;action=edit&amp;section=23" title="Edit section: Constant quality (Fixed QP)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<pre><i>rateControlPreset</i> = IVIDEO_IVIDEO_NONE
</pre>
<p>or
</p>
<pre><i>rateControlPreset</i> = IVIDEO_USER_DEFINED
<i>rcAlgo</i> = 2
</pre>
<p><br />
Please see this application note for more details: <a rel="nofollow" class="external text" href="http://focus.ti.com/general/docs/litabsmultiplefilelist.tsp?literatureNumber=spraba9">Application Parameter Settings for TMS320DM365 H.264 Encoder</a>
</p>
<!-- 
NewPP limit report
Cached time: 20201201020550
Cache expiry: 86400
Dynamic content: false
CPU time usage: 0.040 seconds
Real time usage: 0.041 seconds
Preprocessor visited node count: 95/1000000
Preprocessor generated node count: 104/1000000
Post‐expand include size: 0/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 2/40
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip post‐expand size: 0/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    0.000      1 -total
-->
</div>
<!-- Saved in parser cache with key procwiki:pcache:idhash:7572-0!canonical and timestamp 20201201020550 and revision id 153845
 -->
<div class='hf-nsfooter' id='hf-nsfooter-'><table style="text-align:center; background:white; width:100%; text-align:left; height: 65px border-top: 1px solid; border-bottom: 1px solid; border-left: 1px solid; border-right: 1px solid; border-width: 1px; border-style: solid;">
<tr>
<td width="305px"><a href="File_E2e.html" class="image"><img alt="E2e.jpg" src="https://processors.wiki.ti.com/images/8/82/E2e.jpg" width="305" height="63" /></a>
</td>
<td>{{
<ol><li>switchcategory:MultiCore=</li></ol>
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>DM36x Rate Control Modes</b> here.<i></i>
</p>
</td>
<td>Keystone=
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>DM36x Rate Control Modes</b> here.<i></i>
</p>
</td>
<td>C2000=<i>For technical support on the C2000 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/tms320c2000_32-bit_real-time_mcus/f/171.aspx">The C2000 Forum</a>. Please post only comments about the article <b>DM36x Rate Control Modes</b> here.</i>
</td>
<td>DaVinci=<i>For technical support on DaVincoplease post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/davinci_digital_media_processors/default.aspx">The DaVinci Forum</a>. Please post only comments about the article <b>DM36x Rate Control Modes</b> here.</i>
</td>
<td>MSP430=<i>For technical support on MSP430 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/msp43016-bit_ultra-low_power_mcus/default.aspx">The MSP430 Forum</a>. Please post only comments about the article <b>DM36x Rate Control Modes</b> here.</i>
</td>
<td>OMAP35x=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>DM36x Rate Control Modes</b> here.</i>
</td>
<td>OMAPL1=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>DM36x Rate Control Modes</b> here.</i>
</td>
<td>MAVRK=<i>For technical support on MAVRK please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/development_tools/mavrk/default.aspx">The MAVRK Toolbox Forum</a>. Please post only comments about the article <b>DM36x Rate Control Modes</b> here.</i>
</td>
<td><i>For technical support please post your questions at <a rel="nofollow" class="external text" href="http://e2e.ti.com/">http://e2e.ti.com</a>. Please post only comments about the article <b>DM36x Rate Control Modes</b> here.</i>
<p>}}
</p>
</td></tr></table>
<table style="border-style:solid; border-width:1px; text-align:center; width:100%;">

<tr style="font-size:150%;">
<td rowspan="2"><a href="File_Hyperlink_blue.html" class="image"><img alt="Hyperlink blue.png" src="https://processors.wiki.ti.com/images/9/9f/Hyperlink_blue.png" width="96" height="96" /></a>
</td>
<td><b>Links</b>
</td></tr>
<tr>
<td>
<table style="text-align: left;">
<tr>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/amplifier_and_linear.page">Amplifiers &amp; Linear</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/audio/audio_overview.page">Audio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/rfif.page">Broadband RF/IF &amp; Digital Radio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/clocksandtimers/clocks_and_timers.page">Clocks &amp; Timers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/dataconverters/data_converter.page">Data Converters</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/mems/mems.page">DLP &amp; MEMS</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/high_reliability.page">High-Reliability</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/interface/interface.page">Interface</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/logic/home_overview.page">Logic</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/powermanagement/power_portal.page">Power Management</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/embedded_processor.page">Processors</a>
</p>
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/arm.page">ARM Processors</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/home.page">Digital Signal Processors (DSP)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/microcontroller/home.page">Microcontrollers (MCU)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/omap-applications-processors/the-omap-experience.page">OMAP Applications Processors</a></li></ul>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/switches_and_multiplexers.page">Switches &amp; Multiplexers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/temperature_sensor.page">Temperature Sensors &amp; Control ICs</a><br/>
<a rel="nofollow" class="external text" href="http://focus.ti.com/wireless/docs/wirelessoverview.tsp?familyId=2003&amp;sectionId=646&amp;tabId=2735">Wireless Connectivity</a>
</p>
</td></tr></table>
</td></tr></table>
<div id="tiPrivacy"></div>
</div></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://processors.wiki.ti.com/index.php?title=DM36x_Rate_Control_Modes&amp;oldid=153845">https://processors.wiki.ti.com/index.php?title=DM36x_Rate_Control_Modes&amp;oldid=153845</a>"					</div>
				<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="Special_Categories.html" title="Special:Categories">Categories</a>: <ul><li><a href="Category_DM36x.html" title="Category:DM36x">DM36x</a></li><li><a href="Category_Codecs.html" title="Category:Codecs">Codecs</a></li></ul></div></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-login"><a href="https://processors.wiki.ti.com/index.php?title=Special:UserLogin&amp;returnto=DM36x+Rate+Control+Modes" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o">Log in</a></li><li id="pt-createaccount"><a href="Special_RequestAccount.html" title="You are encouraged to create an account and log in; however, it is not mandatory">Request account</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
							<li id="ca-nstab-main" class="selected"><span><a href="DM36x_Rate_Control_Modes.html" title="View the content page [c]" accesskey="c">Page</a></span></li><li id="ca-talk"><span><a href="Talk_DM36x_Rate_Control_Modes.html" rel="discussion" title="Discussion about the content page [t]" accesskey="t">Discussion</a></span></li>						</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
						<h3 id="p-variants-label">
							<span>Variants</span>
						</h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
							<li id="ca-view" class="collapsible selected"><span><a href="DM36x_Rate_Control_Modes.html">Read</a></span></li><li id="ca-viewsource" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=DM36x_Rate_Control_Modes&amp;action=edit" title="This page is protected.&#10;You can view its source [e]" accesskey="e">View source</a></span></li><li id="ca-history" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=DM36x_Rate_Control_Modes&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>						</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
						<h3 id="p-cactions-label"><span>More</span></h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>
						<form action="https://processors.wiki.ti.com/index.php" id="searchform">
							<div id="simpleSearch">
								<input type="search" name="search" placeholder="Search Texas Instruments Wiki" title="Search Texas Instruments Wiki [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search the pages for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="Main_Page.html"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
			<h3 id="p-navigation-label">Navigation</h3>
			<div class="body">
								<ul>
					<li id="n-mainpage"><a href="Main_Page.html" title="Visit the main page [z]" accesskey="z">Main Page</a></li><li id="n-All-pages"><a href="Special_AllPages.html">All pages</a></li><li id="n-All-categories"><a href="Special_Categories.html">All categories</a></li><li id="n-recentchanges"><a href="Special_RecentChanges.html" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-randompage"><a href="Package_Reflow_Profiles.html" title="Load a random page [x]" accesskey="x">Random page</a></li><li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" title="The place to find out">Help</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
			<h3 id="p-tb-label">Toolbox</h3>
			<div class="body">
								<ul>
					<li id="t-whatlinkshere"><a href="Special_WhatLinksHere/DM36x_Rate_Control_Modes.html" title="A list of all wiki pages that link here [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="Special_RecentChangesLinked/DM36x_Rate_Control_Modes.html" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-specialpages"><a href="Special_SpecialPages.html" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-print"><a href="https://processors.wiki.ti.com/index.php?title=DM36x_Rate_Control_Modes&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li><li id="t-permalink"><a href="https://processors.wiki.ti.com/index.php?title=DM36x_Rate_Control_Modes&amp;oldid=153845" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://processors.wiki.ti.com/index.php?title=DM36x_Rate_Control_Modes&amp;action=info" title="More information about this page">Page information</a></li>				</ul>
							</div>
		</div>
				</div>
		</div>
				<div id="footer" role="contentinfo">
						<ul id="footer-info">
								<li id="footer-info-lastmod"> This page was last edited on 19 June 2013, at 05:51.</li>
								<li id="footer-info-copyright">Content is available under <a class="external" rel="nofollow" href="http://creativecommons.org/licenses/by-sa/3.0/">Creative Commons Attribution-ShareAlike</a> unless otherwise noted.</li>
							</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="Project_Privacy_policy.html" title="Project:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="Project_About.html" title="Project:About">About Texas Instruments Wiki</a></li>
								<li id="footer-places-disclaimer"><a href="Project_General_disclaimer.html" title="Project:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-termsofservice"><a href="Project_Terms_of_Service.html" title="Project:Terms of Service">Terms of Use</a></li>
							</ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="http://creativecommons.org/licenses/by-sa/3.0/"><img src="https://processors.wiki.ti.com/resources/assets/licenses/cc-by-sa.png" alt="Creative Commons Attribution-ShareAlike" width="88" height="31"/></a>					</li>
										<li id="footer-poweredbyico">
						<a href="http://www.mediawiki.org/"><img src="https://processors.wiki.ti.com/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.040","walltime":"0.041","ppvisitednodes":{"value":95,"limit":1000000},"ppgeneratednodes":{"value":104,"limit":1000000},"postexpandincludesize":{"value":0,"limit":2097152},"templateargumentsize":{"value":0,"limit":2097152},"expansiondepth":{"value":2,"limit":40},"expensivefunctioncount":{"value":0,"limit":100},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":0,"limit":5000000},"timingprofile":["100.00%    0.000      1 -total"]},"cachereport":{"timestamp":"20201201020550","ttl":86400,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":227});});</script>
	</body>

<!-- Mirrored from processors.wiki.ti.com/index.php/DM36x_Rate_Control_Modes by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 04:27:28 GMT -->
</html>
