#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Apr 22 08:10:26 2025
# Process ID: 24204
# Current directory: D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent69696 D:\FPGA\Projects\RISCV\tinyriscv_4\tinyriscv\tinyriscv.xpr
# Log file: D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/vivado.log
# Journal file: D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.xpr
INFO: [Project 1-313] Project file moved from 'D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.gen/sources_1', nor could it be found using path 'D:/FPGA_Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2021/Install/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.runs/synth_1

launch_runs synth_1 -jobs 16
[Tue Apr 22 11:28:20 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.runs/synth_1

launch_runs synth_1 -jobs 16
[Tue Apr 22 13:57:26 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.runs/synth_1

launch_runs synth_1 -jobs 16
[Tue Apr 22 13:59:25 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado2021/Install/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/S_AXIL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_AXIL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/axil.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:60]
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:71]
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2458] undeclared symbol tx_idle, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v:325]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2458] undeclared symbol mem_req_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:146]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv
INFO: [VRFC 10-2458] undeclared symbol ex_jump_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:156]
INFO: [VRFC 10-2458] undeclared symbol ex_jump_addr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:157]
INFO: [VRFC 10-2458] undeclared symbol id_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:158]
INFO: [VRFC 10-2458] undeclared symbol mem_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:159]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:174]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:175]
INFO: [VRFC 10-2458] undeclared symbol wb_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:176]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:191]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:193]
INFO: [VRFC 10-2458] undeclared symbol wb_csr_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:194]
INFO: [VRFC 10-2458] undeclared symbol wb_jump_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:228]
INFO: [VRFC 10-2458] undeclared symbol is_load_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:229]
INFO: [VRFC 10-2458] undeclared symbol ex_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:231]
INFO: [VRFC 10-2458] undeclared symbol ex_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:232]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_we_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:233]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_waddr_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:234]
INFO: [VRFC 10-2458] undeclared symbol mem_reg_wdata_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:235]
WARNING: [VRFC 10-2938] 'ex_jump_flag_o' is already implicitly declared on line 156 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:316]
WARNING: [VRFC 10-2938] 'ex_jump_addr_o' is already implicitly declared on line 157 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:317]
WARNING: [VRFC 10-2938] 'ex_reg_waddr_o' is already implicitly declared on line 231 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:318]
WARNING: [VRFC 10-2938] 'ex_reg_wdata_o' is already implicitly declared on line 232 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:319]
WARNING: [VRFC 10-2938] 'is_load_o' is already implicitly declared on line 229 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:320]
WARNING: [VRFC 10-2938] 'mem_reg_we_o' is already implicitly declared on line 233 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:455]
WARNING: [VRFC 10-2938] 'mem_reg_waddr_o' is already implicitly declared on line 234 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:456]
WARNING: [VRFC 10-2938] 'mem_reg_wdata_o' is already implicitly declared on line 235 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:475]
WARNING: [VRFC 10-2938] 'mem_hold_flag_o' is already implicitly declared on line 159 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:476]
WARNING: [VRFC 10-2938] 'wb_reg_wdata_o' is already implicitly declared on line 176 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:609]
WARNING: [VRFC 10-2938] 'wb_reg_we_o' is already implicitly declared on line 174 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:610]
WARNING: [VRFC 10-2938] 'wb_reg_waddr_o' is already implicitly declared on line 175 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:611]
WARNING: [VRFC 10-2938] 'wb_csr_wdata_o' is already implicitly declared on line 194 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:612]
WARNING: [VRFC 10-2938] 'wb_csr_we_o' is already implicitly declared on line 191 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:613]
WARNING: [VRFC 10-2938] 'wb_csr_waddr_o' is already implicitly declared on line 193 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:614]
WARNING: [VRFC 10-2938] 'wb_jump_flag_o' is already implicitly declared on line 228 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:616]
WARNING: [VRFC 10-3380] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:134]
WARNING: [VRFC 10-3380] identifier 'mem_mem_wdata_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:135]
WARNING: [VRFC 10-3380] identifier 'mem_mem_req_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:136]
WARNING: [VRFC 10-3380] identifier 'mem_mem_we_o' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:137]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2458] undeclared symbol axil_hold_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:171]
INFO: [VRFC 10-2458] undeclared symbol axil_flush_flag_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:172]
INFO: [VRFC 10-2458] undeclared symbol s4_req_o, assumed default net type wire [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:318]
WARNING: [VRFC 10-2938] 'axil_hold_flag_o' is already implicitly declared on line 171 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:392]
WARNING: [VRFC 10-2938] 'axil_flush_flag_o' is already implicitly declared on line 172 [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:393]
WARNING: [VRFC 10-3380] identifier 'S_AXI_AWREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:398]
WARNING: [VRFC 10-3380] identifier 'S_AXI_WREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:399]
WARNING: [VRFC 10-3380] identifier 'S_AXI_BRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:400]
WARNING: [VRFC 10-3380] identifier 'S_AXI_BVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:401]
WARNING: [VRFC 10-3380] identifier 'S_AXI_ARREADY' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:402]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RDATA' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:403]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RRESP' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:404]
WARNING: [VRFC 10-3380] identifier 'S_AXI_RVALID' is used before its declaration [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:405]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1237.379 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xelab -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Install/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'waddr_i' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:193]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'csr_waddr_o' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:645]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v:511]
WARNING: [VRFC 10-5021] port 'mem_rdata' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:480]
WARNING: [VRFC 10-5021] port 'hold_flag_ex_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:154]
WARNING: [VRFC 10-5021] port 'inst_addr_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:401]
WARNING: [VRFC 10-5021] port 'mem_req_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:556]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.gen_pipe_dff
Compiling module xil_defaultlib.gen_pipe_dff(DW=8)
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.gen_pipe_dff(DW=5)
Compiling module xil_defaultlib.gen_pipe_dff(DW=1)
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.gen_pipe_dff(DW=2)
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.wb
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.tinyriscv
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.rib
Compiling module xil_defaultlib.uart_debug
Compiling module xil_defaultlib.full_handshake_tx(DW=40)
Compiling module xil_defaultlib.full_handshake_rx(DW=40)
Compiling module xil_defaultlib.jtag_driver_default
Compiling module xil_defaultlib.jtag_dm_default
Compiling module xil_defaultlib.jtag_top_default
Compiling module xil_defaultlib.axil(C_M_AXI_ADDR_WIDTH=28)
Compiling module xil_defaultlib.S_AXIL
Compiling module xil_defaultlib.tinyriscv_soc_top
Compiling module xil_defaultlib.tinyriscv_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tinyriscv_soc_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim/xsim.dir/tinyriscv_soc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 22 14:01:10 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1237.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tinyriscv_soc_tb_behav -key {Behavioral:sim_1:Functional:tinyriscv_soc_tb} -tclbatch {tinyriscv_soc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tinyriscv_soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
test running...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tinyriscv_soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1237.379 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/clk}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/rst}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/rib_ex_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/rib_ex_data_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/rib_ex_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/rib_ex_req_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/rib_ex_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/rib_pc_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/rib_pc_data_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/jtag_reg_addr_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/jtag_reg_data_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/jtag_reg_we_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/jtag_reg_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/rib_hold_flag_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/axil_hold_flag_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/axil_flush_flag_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/jtag_halt_flag_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/jtag_reset_flag_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/int_i}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/pc_pc_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/if_inst_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/if_inst_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/if_int_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_reg1_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_reg2_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_inst_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_inst_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_reg1_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_reg2_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_reg_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_reg_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_csr_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_csr_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_csr_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_csr_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_op1_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_op2_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_op1_jump_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_op2_jump_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_inst_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_inst_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_reg_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_reg_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_reg1_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_reg2_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_csr_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_csr_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_csr_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_op1_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_op2_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_op1_jump_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_op2_jump_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_reg_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_start_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_dividend_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_divisor_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_op_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_reg_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_csr_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_csr_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/regs_rdata1_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/regs_rdata2_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/csr_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/csr_clint_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/csr_global_int_en_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/csr_clint_csr_mtvec}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/csr_clint_csr_mepc}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/csr_clint_csr_mstatus}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ctrl_hold_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ctrl_flush_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ctrl_jump_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ctrl_jump_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/div_result_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/div_ready_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/div_busy_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/div_reg_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/clint_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/clint_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/clint_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/clint_data_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/clint_int_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/clint_int_assert_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/clint_hold_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_reg1_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ie_reg2_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_inst_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_inst_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_reg1_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_reg2_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_reg1_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_reg2_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_csr_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_mem_raddr_index_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_mem_waddr_index_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_op1_add_op2_res_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_op1_jump_add_op2_jump_res_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_op1_ge_op2_signed_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_op1_ge_op2_unsigned_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_op1_eq_op2_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_hold_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_jump_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_div_jump_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_jump_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_jump_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_reg_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/ex_reg_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/is_load_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_inst_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_inst_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_reg1_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_reg2_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_reg_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_reg_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_reg_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_reg1_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_reg2_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_csr_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_csr_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_csr_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_div_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_div_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_div_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_mem_raddr_index_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_mem_waddr_index_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_op1_add_op2_res_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_op1_jump_add_op2_jump_res_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_op1_ge_op2_signed_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_op1_ge_op2_unsigned_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/em_op1_eq_op2_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_inst_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_inst_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_reg1_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_reg2_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_reg_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_reg_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_reg1_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_reg2_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_csr_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_csr_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_csr_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_div_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_div_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_div_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_op1_add_op2_res_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_op1_jump_add_op2_jump_res_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_op1_ge_op2_signed_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_op1_ge_op2_unsigned_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_op1_eq_op2_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_mem_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_mem_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_mem_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_mem_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_mem_req_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_reg_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mem_hold_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_inst_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_inst_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_reg_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_reg_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_reg_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_reg1_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_reg2_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_csr_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_csr_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_csr_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_div_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_div_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_div_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_op1_add_op2_res_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_op1_jump_add_op2_jump_res_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_op1_ge_op2_signed_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_op1_ge_op2_unsigned_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_op1_eq_op2_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_mem_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_mem_rdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_mem_raddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_mem_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_mem_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/mw_mem_req_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/wb_reg_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/wb_reg_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/wb_reg_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/wb_csr_wdata_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/wb_csr_we_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/wb_csr_waddr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/wb_hold_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/wb_jump_flag_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/wb_jump_addr_o}} {{/tinyriscv_soc_tb/tinyriscv_soc_top_0/u_tinyriscv/id_hold_flag_o}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
test running...
Time Out.
$finish called at time : 500 us : File "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" Line 497
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 1237.379 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado2021/Install/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tinyriscv_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tinyriscv_soc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tinyriscv_soc_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/sim_1/behav/xsim'
"xelab -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Install/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 165fd52f34154a85b8c19c91a544f8e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'waddr_i' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:193]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'def_val' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'csr_waddr_o' [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:645]
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v:511]
WARNING: [VRFC 10-5021] port 'mem_rdata' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v:480]
WARNING: [VRFC 10-5021] port 'hold_flag_ex_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:154]
WARNING: [VRFC 10-5021] port 'inst_addr_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:401]
WARNING: [VRFC 10-5021] port 'mem_req_i' is not connected on this instance [D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v:556]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
test running...
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1247.812 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
test running...
Time Out.
$finish called at time : 500 us : File "D:/FPGA/Projects/RISCV/tinyriscv_4/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v" Line 497
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 22 18:13:48 2025...
