<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/noobermin/s/i/ntu/tangtry/Gowin-FPGA-Stopwatch/Stopwatch/impl/gwsynthesis/Stopwatch.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/noobermin/s/i/ntu/tangtry/Gowin-FPGA-Stopwatch/Stopwatch/src/StopWatchModule.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/noobermin/s/i/ntu/tangtry/Gowin-FPGA-Stopwatch/Stopwatch/src/Stopwatch.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88PC8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Mar 31 22:58:13 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>365</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>361</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk_1Mhz</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>sys_clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk_1Mhz</td>
<td>1.000(MHz)</td>
<td>31.998(MHz)</td>
<td>32</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk_1Mhz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_1Mhz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>968.749</td>
<td>stopWatchCtr_sec_31_s0/Q</td>
<td>segLED_1_s2/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>31.216</td>
</tr>
<tr>
<td>2</td>
<td>968.844</td>
<td>stopWatchCtr_sec_31_s0/Q</td>
<td>segLED_0_s2/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>31.121</td>
</tr>
<tr>
<td>3</td>
<td>968.854</td>
<td>stopWatchCtr_sec_31_s0/Q</td>
<td>segLED_2_s2/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>31.111</td>
</tr>
<tr>
<td>4</td>
<td>969.057</td>
<td>stopWatchCtr_sec_31_s0/Q</td>
<td>segLED_1_s2/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>30.908</td>
</tr>
<tr>
<td>5</td>
<td>969.057</td>
<td>stopWatchCtr_sec_31_s0/Q</td>
<td>segLED_0_s2/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>30.908</td>
</tr>
<tr>
<td>6</td>
<td>969.061</td>
<td>stopWatchCtr_sec_31_s0/Q</td>
<td>segLED_3_s2/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>30.904</td>
</tr>
<tr>
<td>7</td>
<td>969.108</td>
<td>stopWatchCtr_sec_31_s0/Q</td>
<td>segLED_2_s2/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>30.857</td>
</tr>
<tr>
<td>8</td>
<td>969.203</td>
<td>stopWatchCtr_sec_31_s0/Q</td>
<td>segLED_3_s2/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>30.762</td>
</tr>
<tr>
<td>9</td>
<td>969.204</td>
<td>stopWatchCtr_sec_31_s0/Q</td>
<td>segLED_4_s2/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>30.761</td>
</tr>
<tr>
<td>10</td>
<td>969.235</td>
<td>stopWatchCtr_sec_31_s0/Q</td>
<td>segLED_7_s3/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>30.730</td>
</tr>
<tr>
<td>11</td>
<td>969.291</td>
<td>stopWatchCtr_sec_31_s0/Q</td>
<td>segLED_6_s2/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>30.674</td>
</tr>
<tr>
<td>12</td>
<td>969.291</td>
<td>stopWatchCtr_sec_31_s0/Q</td>
<td>segLED_5_s2/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>30.674</td>
</tr>
<tr>
<td>13</td>
<td>969.451</td>
<td>stopWatchCtr_sec_31_s0/Q</td>
<td>segLED_4_s2/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>30.514</td>
</tr>
<tr>
<td>14</td>
<td>969.492</td>
<td>stopWatchCtr_sec_31_s0/Q</td>
<td>segLED_6_s2/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>30.474</td>
</tr>
<tr>
<td>15</td>
<td>969.492</td>
<td>stopWatchCtr_sec_31_s0/Q</td>
<td>segLED_5_s2/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>30.474</td>
</tr>
<tr>
<td>16</td>
<td>985.914</td>
<td>timer_0_s0/Q</td>
<td>led_5_s2/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>14.051</td>
</tr>
<tr>
<td>17</td>
<td>985.914</td>
<td>timer_0_s0/Q</td>
<td>led_4_s1/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>14.051</td>
</tr>
<tr>
<td>18</td>
<td>986.247</td>
<td>timer_0_s0/Q</td>
<td>led_2_s1/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>13.718</td>
</tr>
<tr>
<td>19</td>
<td>986.247</td>
<td>timer_0_s0/Q</td>
<td>led_3_s1/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>13.718</td>
</tr>
<tr>
<td>20</td>
<td>987.217</td>
<td>timer_0_s0/Q</td>
<td>stopWatchCtr_sec_1_s0/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>12.748</td>
</tr>
<tr>
<td>21</td>
<td>987.217</td>
<td>timer_0_s0/Q</td>
<td>stopWatchCtr_sec_2_s0/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>12.748</td>
</tr>
<tr>
<td>22</td>
<td>987.217</td>
<td>timer_0_s0/Q</td>
<td>stopWatchCtr_sec_3_s0/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>12.748</td>
</tr>
<tr>
<td>23</td>
<td>987.217</td>
<td>timer_0_s0/Q</td>
<td>stopWatchCtr_sec_4_s0/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>12.748</td>
</tr>
<tr>
<td>24</td>
<td>987.217</td>
<td>timer_0_s0/Q</td>
<td>stopWatchCtr_sec_5_s0/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>12.748</td>
</tr>
<tr>
<td>25</td>
<td>987.217</td>
<td>timer_0_s0/Q</td>
<td>stopWatchCtr_sec_6_s0/CE</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>12.748</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.425</td>
<td>led_1_s5/Q</td>
<td>led_1_s5/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>led_0_s3/Q</td>
<td>led_0_s3/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>segmentCounter_0_s0/Q</td>
<td>segmentCounter_0_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>segmentCounter_2_s0/Q</td>
<td>segmentCounter_2_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>segmentCounter_6_s0/Q</td>
<td>segmentCounter_6_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>segmentCounter_8_s0/Q</td>
<td>segmentCounter_8_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>segmentCounter_12_s0/Q</td>
<td>segmentCounter_12_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>segmentCounter_14_s0/Q</td>
<td>segmentCounter_14_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>segmentCounter_18_s0/Q</td>
<td>segmentCounter_18_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>segmentCounter_20_s0/Q</td>
<td>segmentCounter_20_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>segmentCounter_24_s0/Q</td>
<td>segmentCounter_24_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>segmentCounter_26_s0/Q</td>
<td>segmentCounter_26_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>segmentCounter_30_s0/Q</td>
<td>segmentCounter_30_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>stopWatchCtr_sec_18_s0/Q</td>
<td>stopWatchCtr_sec_18_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>stopWatchCtr_sec_24_s0/Q</td>
<td>stopWatchCtr_sec_24_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>stopWatchCtr_sec_30_s0/Q</td>
<td>stopWatchCtr_sec_30_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.427</td>
<td>stopWatchCtr_sec_8_s0/Q</td>
<td>stopWatchCtr_sec_8_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>18</td>
<td>0.427</td>
<td>stopWatchCtr_sec_12_s0/Q</td>
<td>stopWatchCtr_sec_12_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>19</td>
<td>0.427</td>
<td>stopWatchCtr_sec_20_s0/Q</td>
<td>stopWatchCtr_sec_20_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>20</td>
<td>0.427</td>
<td>stopWatchCtr_ms_2_s0/Q</td>
<td>stopWatchCtr_ms_2_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>21</td>
<td>0.427</td>
<td>timer_5_s0/Q</td>
<td>timer_5_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>22</td>
<td>0.427</td>
<td>timer_21_s0/Q</td>
<td>timer_21_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>23</td>
<td>0.427</td>
<td>timer_22_s0/Q</td>
<td>timer_22_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>24</td>
<td>0.428</td>
<td>stopWatchCtr_sec_0_s0/Q</td>
<td>stopWatchCtr_sec_0_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>25</td>
<td>0.428</td>
<td>stopWatchCtr_sec_26_s0/Q</td>
<td>stopWatchCtr_sec_26_s0/D</td>
<td>sys_clk_1Mhz:[R]</td>
<td>sys_clk_1Mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>496.801</td>
<td>497.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk_1Mhz</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td>2</td>
<td>496.801</td>
<td>497.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk_1Mhz</td>
<td>timer_28_s0</td>
</tr>
<tr>
<td>3</td>
<td>496.801</td>
<td>497.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk_1Mhz</td>
<td>timer_24_s0</td>
</tr>
<tr>
<td>4</td>
<td>496.801</td>
<td>497.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk_1Mhz</td>
<td>timer_16_s0</td>
</tr>
<tr>
<td>5</td>
<td>496.801</td>
<td>497.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk_1Mhz</td>
<td>timer_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>496.801</td>
<td>497.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk_1Mhz</td>
<td>stopWatchCtr_sec_6_s0</td>
</tr>
<tr>
<td>7</td>
<td>496.801</td>
<td>497.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk_1Mhz</td>
<td>stopWatchCtr_sec_7_s0</td>
</tr>
<tr>
<td>8</td>
<td>496.801</td>
<td>497.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk_1Mhz</td>
<td>timer_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>496.801</td>
<td>497.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk_1Mhz</td>
<td>stopWatchCtr_sec_8_s0</td>
</tr>
<tr>
<td>10</td>
<td>496.801</td>
<td>497.801</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk_1Mhz</td>
<td>n38_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>968.749</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1005.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segLED_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>stopWatchCtr_sec_31_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R27C33[0][B]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_31_s0/Q</td>
</tr>
<tr>
<td>6.646</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>n528_s535/I3</td>
</tr>
<tr>
<td>7.201</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">n528_s535/F</td>
</tr>
<tr>
<td>7.475</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>n528_s561/I1</td>
</tr>
<tr>
<td>8.045</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C29[2][B]</td>
<td style=" background: #97FFFF;">n528_s561/F</td>
</tr>
<tr>
<td>8.049</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>n528_s619/I0</td>
</tr>
<tr>
<td>8.566</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">n528_s619/F</td>
</tr>
<tr>
<td>8.992</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[2][B]</td>
<td>n528_s505/I2</td>
</tr>
<tr>
<td>9.363</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C28[2][B]</td>
<td style=" background: #97FFFF;">n528_s505/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td>n528_s509/I0</td>
</tr>
<tr>
<td>10.603</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">n528_s509/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td>n528_s472/I0</td>
</tr>
<tr>
<td>11.228</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">n528_s472/F</td>
</tr>
<tr>
<td>11.733</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>n528_s476/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][A]</td>
<td style=" background: #97FFFF;">n528_s476/F</td>
</tr>
<tr>
<td>12.627</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[2][B]</td>
<td>n528_s448/I1</td>
</tr>
<tr>
<td>13.197</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C28[2][B]</td>
<td style=" background: #97FFFF;">n528_s448/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>n528_s417/I1</td>
</tr>
<tr>
<td>13.927</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">n528_s417/F</td>
</tr>
<tr>
<td>14.839</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>n528_s407/I1</td>
</tr>
<tr>
<td>15.409</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">n528_s407/F</td>
</tr>
<tr>
<td>15.414</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][B]</td>
<td>n528_s375/I2</td>
</tr>
<tr>
<td>15.931</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R27C24[1][B]</td>
<td style=" background: #97FFFF;">n528_s375/F</td>
</tr>
<tr>
<td>16.609</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[3][B]</td>
<td>n528_s339/I1</td>
</tr>
<tr>
<td>17.164</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R30C22[3][B]</td>
<td style=" background: #97FFFF;">n528_s339/F</td>
</tr>
<tr>
<td>17.430</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][B]</td>
<td>n528_s323/I2</td>
</tr>
<tr>
<td>17.979</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C24[3][B]</td>
<td style=" background: #97FFFF;">n528_s323/F</td>
</tr>
<tr>
<td>17.982</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>n528_s297/I0</td>
</tr>
<tr>
<td>18.499</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C24[1][B]</td>
<td style=" background: #97FFFF;">n528_s297/F</td>
</tr>
<tr>
<td>19.032</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>n528_s593/I2</td>
</tr>
<tr>
<td>19.403</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">n528_s593/F</td>
</tr>
<tr>
<td>19.569</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td>n528_s260/I0</td>
</tr>
<tr>
<td>20.086</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">n528_s260/F</td>
</tr>
<tr>
<td>20.530</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>n528_s263/I3</td>
</tr>
<tr>
<td>21.100</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R29C31[2][B]</td>
<td style=" background: #97FFFF;">n528_s263/F</td>
</tr>
<tr>
<td>21.277</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[3][A]</td>
<td>n528_s229/I0</td>
</tr>
<tr>
<td>21.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C31[3][A]</td>
<td style=" background: #97FFFF;">n528_s229/F</td>
</tr>
<tr>
<td>22.701</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td>n528_s176/I3</td>
</tr>
<tr>
<td>23.154</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C31[3][A]</td>
<td style=" background: #97FFFF;">n528_s176/F</td>
</tr>
<tr>
<td>23.800</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>n528_s164/I2</td>
</tr>
<tr>
<td>24.355</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C30[0][B]</td>
<td style=" background: #97FFFF;">n528_s164/F</td>
</tr>
<tr>
<td>25.129</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td>n528_s170/I1</td>
</tr>
<tr>
<td>25.699</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td style=" background: #97FFFF;">n528_s170/F</td>
</tr>
<tr>
<td>25.701</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[3][A]</td>
<td>n528_s124/I0</td>
</tr>
<tr>
<td>26.218</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C34[3][A]</td>
<td style=" background: #97FFFF;">n528_s124/F</td>
</tr>
<tr>
<td>26.656</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>n528_s81/I1</td>
</tr>
<tr>
<td>27.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">n528_s81/F</td>
</tr>
<tr>
<td>27.899</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>n528_s104/I2</td>
</tr>
<tr>
<td>28.352</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C34[0][B]</td>
<td style=" background: #97FFFF;">n528_s104/F</td>
</tr>
<tr>
<td>28.779</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>n528_s149/I1</td>
</tr>
<tr>
<td>29.349</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">n528_s149/F</td>
</tr>
<tr>
<td>29.493</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>n528_s105/I3</td>
</tr>
<tr>
<td>29.864</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C34[0][A]</td>
<td style=" background: #97FFFF;">n528_s105/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>n528_s98/I3</td>
</tr>
<tr>
<td>31.263</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">n528_s98/F</td>
</tr>
<tr>
<td>31.266</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>n528_s62/I0</td>
</tr>
<tr>
<td>31.719</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">n528_s62/F</td>
</tr>
<tr>
<td>32.374</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td>n528_s38/I2</td>
</tr>
<tr>
<td>32.923</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td style=" background: #97FFFF;">n528_s38/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>n528_s29/I3</td>
</tr>
<tr>
<td>33.613</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">n528_s29/F</td>
</tr>
<tr>
<td>34.261</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[0][A]</td>
<td>n531_s21/I3</td>
</tr>
<tr>
<td>34.778</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C35[0][A]</td>
<td style=" background: #97FFFF;">n531_s21/F</td>
</tr>
<tr>
<td>36.545</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR49[A]</td>
<td style=" font-weight:bold;">segLED_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1005.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>segLED_1_s2/CLK</td>
</tr>
<tr>
<td>1005.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR49[A]</td>
<td>segLED_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.839, 50.740%; route: 15.145, 48.517%; tC2Q: 0.232, 0.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>968.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1005.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segLED_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>stopWatchCtr_sec_31_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R27C33[0][B]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_31_s0/Q</td>
</tr>
<tr>
<td>6.646</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>n528_s535/I3</td>
</tr>
<tr>
<td>7.201</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">n528_s535/F</td>
</tr>
<tr>
<td>7.475</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>n528_s561/I1</td>
</tr>
<tr>
<td>8.045</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C29[2][B]</td>
<td style=" background: #97FFFF;">n528_s561/F</td>
</tr>
<tr>
<td>8.049</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>n528_s619/I0</td>
</tr>
<tr>
<td>8.566</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">n528_s619/F</td>
</tr>
<tr>
<td>8.992</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[2][B]</td>
<td>n528_s505/I2</td>
</tr>
<tr>
<td>9.363</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C28[2][B]</td>
<td style=" background: #97FFFF;">n528_s505/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td>n528_s509/I0</td>
</tr>
<tr>
<td>10.603</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">n528_s509/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td>n528_s472/I0</td>
</tr>
<tr>
<td>11.228</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">n528_s472/F</td>
</tr>
<tr>
<td>11.733</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>n528_s476/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][A]</td>
<td style=" background: #97FFFF;">n528_s476/F</td>
</tr>
<tr>
<td>12.627</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[2][B]</td>
<td>n528_s448/I1</td>
</tr>
<tr>
<td>13.197</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C28[2][B]</td>
<td style=" background: #97FFFF;">n528_s448/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>n528_s417/I1</td>
</tr>
<tr>
<td>13.927</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">n528_s417/F</td>
</tr>
<tr>
<td>14.839</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>n528_s407/I1</td>
</tr>
<tr>
<td>15.409</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">n528_s407/F</td>
</tr>
<tr>
<td>15.414</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][B]</td>
<td>n528_s375/I2</td>
</tr>
<tr>
<td>15.931</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R27C24[1][B]</td>
<td style=" background: #97FFFF;">n528_s375/F</td>
</tr>
<tr>
<td>16.609</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[3][B]</td>
<td>n528_s339/I1</td>
</tr>
<tr>
<td>17.164</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R30C22[3][B]</td>
<td style=" background: #97FFFF;">n528_s339/F</td>
</tr>
<tr>
<td>17.430</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][B]</td>
<td>n528_s323/I2</td>
</tr>
<tr>
<td>17.979</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C24[3][B]</td>
<td style=" background: #97FFFF;">n528_s323/F</td>
</tr>
<tr>
<td>17.982</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>n528_s297/I0</td>
</tr>
<tr>
<td>18.499</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C24[1][B]</td>
<td style=" background: #97FFFF;">n528_s297/F</td>
</tr>
<tr>
<td>19.032</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>n528_s593/I2</td>
</tr>
<tr>
<td>19.403</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">n528_s593/F</td>
</tr>
<tr>
<td>19.569</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td>n528_s260/I0</td>
</tr>
<tr>
<td>20.086</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">n528_s260/F</td>
</tr>
<tr>
<td>20.530</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>n528_s263/I3</td>
</tr>
<tr>
<td>21.100</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R29C31[2][B]</td>
<td style=" background: #97FFFF;">n528_s263/F</td>
</tr>
<tr>
<td>21.277</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[3][A]</td>
<td>n528_s229/I0</td>
</tr>
<tr>
<td>21.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C31[3][A]</td>
<td style=" background: #97FFFF;">n528_s229/F</td>
</tr>
<tr>
<td>22.701</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td>n528_s176/I3</td>
</tr>
<tr>
<td>23.154</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C31[3][A]</td>
<td style=" background: #97FFFF;">n528_s176/F</td>
</tr>
<tr>
<td>23.800</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>n528_s164/I2</td>
</tr>
<tr>
<td>24.355</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C30[0][B]</td>
<td style=" background: #97FFFF;">n528_s164/F</td>
</tr>
<tr>
<td>25.129</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td>n528_s170/I1</td>
</tr>
<tr>
<td>25.699</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td style=" background: #97FFFF;">n528_s170/F</td>
</tr>
<tr>
<td>25.701</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[3][A]</td>
<td>n528_s124/I0</td>
</tr>
<tr>
<td>26.218</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C34[3][A]</td>
<td style=" background: #97FFFF;">n528_s124/F</td>
</tr>
<tr>
<td>26.656</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>n528_s81/I1</td>
</tr>
<tr>
<td>27.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">n528_s81/F</td>
</tr>
<tr>
<td>27.899</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>n528_s104/I2</td>
</tr>
<tr>
<td>28.352</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C34[0][B]</td>
<td style=" background: #97FFFF;">n528_s104/F</td>
</tr>
<tr>
<td>28.779</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>n528_s149/I1</td>
</tr>
<tr>
<td>29.349</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">n528_s149/F</td>
</tr>
<tr>
<td>29.493</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>n528_s105/I3</td>
</tr>
<tr>
<td>29.864</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C34[0][A]</td>
<td style=" background: #97FFFF;">n528_s105/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>n528_s98/I3</td>
</tr>
<tr>
<td>31.263</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">n528_s98/F</td>
</tr>
<tr>
<td>31.266</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>n528_s62/I0</td>
</tr>
<tr>
<td>31.719</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">n528_s62/F</td>
</tr>
<tr>
<td>32.374</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td>n528_s38/I2</td>
</tr>
<tr>
<td>32.923</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td style=" background: #97FFFF;">n528_s38/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>n528_s29/I3</td>
</tr>
<tr>
<td>33.613</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">n528_s29/F</td>
</tr>
<tr>
<td>34.243</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[2][A]</td>
<td>n532_s22/I2</td>
</tr>
<tr>
<td>34.760</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C35[2][A]</td>
<td style=" background: #97FFFF;">n532_s22/F</td>
</tr>
<tr>
<td>36.451</td>
<td>1.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR49[B]</td>
<td style=" font-weight:bold;">segLED_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1005.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR49[B]</td>
<td>segLED_0_s2/CLK</td>
</tr>
<tr>
<td>1005.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR49[B]</td>
<td>segLED_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.839, 50.894%; route: 15.050, 48.360%; tC2Q: 0.232, 0.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>968.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1005.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segLED_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>stopWatchCtr_sec_31_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R27C33[0][B]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_31_s0/Q</td>
</tr>
<tr>
<td>6.646</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>n528_s535/I3</td>
</tr>
<tr>
<td>7.201</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">n528_s535/F</td>
</tr>
<tr>
<td>7.475</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>n528_s561/I1</td>
</tr>
<tr>
<td>8.045</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C29[2][B]</td>
<td style=" background: #97FFFF;">n528_s561/F</td>
</tr>
<tr>
<td>8.049</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>n528_s619/I0</td>
</tr>
<tr>
<td>8.566</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">n528_s619/F</td>
</tr>
<tr>
<td>8.992</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[2][B]</td>
<td>n528_s505/I2</td>
</tr>
<tr>
<td>9.363</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C28[2][B]</td>
<td style=" background: #97FFFF;">n528_s505/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td>n528_s509/I0</td>
</tr>
<tr>
<td>10.603</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">n528_s509/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td>n528_s472/I0</td>
</tr>
<tr>
<td>11.228</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">n528_s472/F</td>
</tr>
<tr>
<td>11.733</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>n528_s476/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][A]</td>
<td style=" background: #97FFFF;">n528_s476/F</td>
</tr>
<tr>
<td>12.627</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[2][B]</td>
<td>n528_s448/I1</td>
</tr>
<tr>
<td>13.197</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C28[2][B]</td>
<td style=" background: #97FFFF;">n528_s448/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>n528_s417/I1</td>
</tr>
<tr>
<td>13.927</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">n528_s417/F</td>
</tr>
<tr>
<td>14.839</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>n528_s407/I1</td>
</tr>
<tr>
<td>15.409</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">n528_s407/F</td>
</tr>
<tr>
<td>15.414</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][B]</td>
<td>n528_s375/I2</td>
</tr>
<tr>
<td>15.931</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R27C24[1][B]</td>
<td style=" background: #97FFFF;">n528_s375/F</td>
</tr>
<tr>
<td>16.609</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[3][B]</td>
<td>n528_s339/I1</td>
</tr>
<tr>
<td>17.164</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R30C22[3][B]</td>
<td style=" background: #97FFFF;">n528_s339/F</td>
</tr>
<tr>
<td>17.430</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][B]</td>
<td>n528_s323/I2</td>
</tr>
<tr>
<td>17.979</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C24[3][B]</td>
<td style=" background: #97FFFF;">n528_s323/F</td>
</tr>
<tr>
<td>17.982</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>n528_s297/I0</td>
</tr>
<tr>
<td>18.499</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C24[1][B]</td>
<td style=" background: #97FFFF;">n528_s297/F</td>
</tr>
<tr>
<td>19.032</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>n528_s593/I2</td>
</tr>
<tr>
<td>19.403</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">n528_s593/F</td>
</tr>
<tr>
<td>19.569</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td>n528_s260/I0</td>
</tr>
<tr>
<td>20.086</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">n528_s260/F</td>
</tr>
<tr>
<td>20.530</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>n528_s263/I3</td>
</tr>
<tr>
<td>21.100</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R29C31[2][B]</td>
<td style=" background: #97FFFF;">n528_s263/F</td>
</tr>
<tr>
<td>21.277</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[3][A]</td>
<td>n528_s229/I0</td>
</tr>
<tr>
<td>21.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C31[3][A]</td>
<td style=" background: #97FFFF;">n528_s229/F</td>
</tr>
<tr>
<td>22.701</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td>n528_s176/I3</td>
</tr>
<tr>
<td>23.154</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C31[3][A]</td>
<td style=" background: #97FFFF;">n528_s176/F</td>
</tr>
<tr>
<td>23.800</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>n528_s164/I2</td>
</tr>
<tr>
<td>24.355</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C30[0][B]</td>
<td style=" background: #97FFFF;">n528_s164/F</td>
</tr>
<tr>
<td>25.129</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td>n528_s170/I1</td>
</tr>
<tr>
<td>25.699</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td style=" background: #97FFFF;">n528_s170/F</td>
</tr>
<tr>
<td>25.701</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[3][A]</td>
<td>n528_s124/I0</td>
</tr>
<tr>
<td>26.218</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C34[3][A]</td>
<td style=" background: #97FFFF;">n528_s124/F</td>
</tr>
<tr>
<td>26.656</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>n528_s81/I1</td>
</tr>
<tr>
<td>27.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">n528_s81/F</td>
</tr>
<tr>
<td>27.899</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>n528_s104/I2</td>
</tr>
<tr>
<td>28.352</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C34[0][B]</td>
<td style=" background: #97FFFF;">n528_s104/F</td>
</tr>
<tr>
<td>28.779</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>n528_s149/I1</td>
</tr>
<tr>
<td>29.349</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">n528_s149/F</td>
</tr>
<tr>
<td>29.493</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>n528_s105/I3</td>
</tr>
<tr>
<td>29.864</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C34[0][A]</td>
<td style=" background: #97FFFF;">n528_s105/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>n528_s98/I3</td>
</tr>
<tr>
<td>31.263</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">n528_s98/F</td>
</tr>
<tr>
<td>31.266</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>n528_s62/I0</td>
</tr>
<tr>
<td>31.719</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">n528_s62/F</td>
</tr>
<tr>
<td>32.374</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td>n528_s38/I2</td>
</tr>
<tr>
<td>32.923</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td style=" background: #97FFFF;">n528_s38/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>n528_s29/I3</td>
</tr>
<tr>
<td>33.613</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">n528_s29/F</td>
</tr>
<tr>
<td>34.261</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[1][B]</td>
<td>n530_s22/I2</td>
</tr>
<tr>
<td>34.778</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C35[1][B]</td>
<td style=" background: #97FFFF;">n530_s22/F</td>
</tr>
<tr>
<td>36.441</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR45[A]</td>
<td style=" font-weight:bold;">segLED_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1005.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>segLED_2_s2/CLK</td>
</tr>
<tr>
<td>1005.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR45[A]</td>
<td>segLED_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.839, 50.911%; route: 15.040, 48.344%; tC2Q: 0.232, 0.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>969.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1005.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segLED_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>stopWatchCtr_sec_31_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R27C33[0][B]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_31_s0/Q</td>
</tr>
<tr>
<td>6.646</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>n528_s535/I3</td>
</tr>
<tr>
<td>7.201</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">n528_s535/F</td>
</tr>
<tr>
<td>7.475</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>n528_s561/I1</td>
</tr>
<tr>
<td>8.045</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C29[2][B]</td>
<td style=" background: #97FFFF;">n528_s561/F</td>
</tr>
<tr>
<td>8.049</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>n528_s619/I0</td>
</tr>
<tr>
<td>8.566</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">n528_s619/F</td>
</tr>
<tr>
<td>8.992</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[2][B]</td>
<td>n528_s505/I2</td>
</tr>
<tr>
<td>9.363</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C28[2][B]</td>
<td style=" background: #97FFFF;">n528_s505/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td>n528_s509/I0</td>
</tr>
<tr>
<td>10.603</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">n528_s509/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td>n528_s472/I0</td>
</tr>
<tr>
<td>11.228</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">n528_s472/F</td>
</tr>
<tr>
<td>11.733</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>n528_s476/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][A]</td>
<td style=" background: #97FFFF;">n528_s476/F</td>
</tr>
<tr>
<td>12.627</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[2][B]</td>
<td>n528_s448/I1</td>
</tr>
<tr>
<td>13.197</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C28[2][B]</td>
<td style=" background: #97FFFF;">n528_s448/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>n528_s417/I1</td>
</tr>
<tr>
<td>13.927</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">n528_s417/F</td>
</tr>
<tr>
<td>14.839</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>n528_s407/I1</td>
</tr>
<tr>
<td>15.409</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">n528_s407/F</td>
</tr>
<tr>
<td>15.414</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][B]</td>
<td>n528_s375/I2</td>
</tr>
<tr>
<td>15.931</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R27C24[1][B]</td>
<td style=" background: #97FFFF;">n528_s375/F</td>
</tr>
<tr>
<td>16.609</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[3][B]</td>
<td>n528_s339/I1</td>
</tr>
<tr>
<td>17.164</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R30C22[3][B]</td>
<td style=" background: #97FFFF;">n528_s339/F</td>
</tr>
<tr>
<td>17.430</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][B]</td>
<td>n528_s323/I2</td>
</tr>
<tr>
<td>17.979</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C24[3][B]</td>
<td style=" background: #97FFFF;">n528_s323/F</td>
</tr>
<tr>
<td>17.982</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>n528_s297/I0</td>
</tr>
<tr>
<td>18.499</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C24[1][B]</td>
<td style=" background: #97FFFF;">n528_s297/F</td>
</tr>
<tr>
<td>19.032</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>n528_s593/I2</td>
</tr>
<tr>
<td>19.403</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">n528_s593/F</td>
</tr>
<tr>
<td>19.569</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td>n528_s260/I0</td>
</tr>
<tr>
<td>20.086</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">n528_s260/F</td>
</tr>
<tr>
<td>20.530</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>n528_s263/I3</td>
</tr>
<tr>
<td>21.100</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R29C31[2][B]</td>
<td style=" background: #97FFFF;">n528_s263/F</td>
</tr>
<tr>
<td>21.277</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[3][A]</td>
<td>n528_s229/I0</td>
</tr>
<tr>
<td>21.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C31[3][A]</td>
<td style=" background: #97FFFF;">n528_s229/F</td>
</tr>
<tr>
<td>22.701</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td>n528_s176/I3</td>
</tr>
<tr>
<td>23.154</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C31[3][A]</td>
<td style=" background: #97FFFF;">n528_s176/F</td>
</tr>
<tr>
<td>23.800</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>n528_s164/I2</td>
</tr>
<tr>
<td>24.355</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C30[0][B]</td>
<td style=" background: #97FFFF;">n528_s164/F</td>
</tr>
<tr>
<td>25.129</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td>n528_s170/I1</td>
</tr>
<tr>
<td>25.699</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td style=" background: #97FFFF;">n528_s170/F</td>
</tr>
<tr>
<td>25.701</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[3][A]</td>
<td>n528_s124/I0</td>
</tr>
<tr>
<td>26.218</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C34[3][A]</td>
<td style=" background: #97FFFF;">n528_s124/F</td>
</tr>
<tr>
<td>26.656</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>n528_s81/I1</td>
</tr>
<tr>
<td>27.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">n528_s81/F</td>
</tr>
<tr>
<td>27.899</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>n528_s104/I2</td>
</tr>
<tr>
<td>28.352</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C34[0][B]</td>
<td style=" background: #97FFFF;">n528_s104/F</td>
</tr>
<tr>
<td>28.779</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>n528_s149/I1</td>
</tr>
<tr>
<td>29.349</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">n528_s149/F</td>
</tr>
<tr>
<td>29.493</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>n528_s105/I3</td>
</tr>
<tr>
<td>29.864</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C34[0][A]</td>
<td style=" background: #97FFFF;">n528_s105/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>n528_s98/I3</td>
</tr>
<tr>
<td>31.263</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">n528_s98/F</td>
</tr>
<tr>
<td>31.266</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>n528_s62/I0</td>
</tr>
<tr>
<td>31.719</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">n528_s62/F</td>
</tr>
<tr>
<td>32.374</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td>n528_s38/I2</td>
</tr>
<tr>
<td>32.923</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td style=" background: #97FFFF;">n528_s38/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>n528_s29/I3</td>
</tr>
<tr>
<td>33.613</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">n528_s29/F</td>
</tr>
<tr>
<td>34.243</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[3][A]</td>
<td>segLED_7_s4/I0</td>
</tr>
<tr>
<td>34.792</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R34C35[3][A]</td>
<td style=" background: #97FFFF;">segLED_7_s4/F</td>
</tr>
<tr>
<td>36.237</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td style=" font-weight:bold;">segLED_1_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1005.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>segLED_1_s2/CLK</td>
</tr>
<tr>
<td>1005.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR49[A]</td>
<td>segLED_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.871, 51.349%; route: 14.805, 47.900%; tC2Q: 0.232, 0.751%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>969.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1005.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segLED_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>stopWatchCtr_sec_31_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R27C33[0][B]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_31_s0/Q</td>
</tr>
<tr>
<td>6.646</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>n528_s535/I3</td>
</tr>
<tr>
<td>7.201</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">n528_s535/F</td>
</tr>
<tr>
<td>7.475</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>n528_s561/I1</td>
</tr>
<tr>
<td>8.045</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C29[2][B]</td>
<td style=" background: #97FFFF;">n528_s561/F</td>
</tr>
<tr>
<td>8.049</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>n528_s619/I0</td>
</tr>
<tr>
<td>8.566</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">n528_s619/F</td>
</tr>
<tr>
<td>8.992</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[2][B]</td>
<td>n528_s505/I2</td>
</tr>
<tr>
<td>9.363</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C28[2][B]</td>
<td style=" background: #97FFFF;">n528_s505/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td>n528_s509/I0</td>
</tr>
<tr>
<td>10.603</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">n528_s509/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td>n528_s472/I0</td>
</tr>
<tr>
<td>11.228</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">n528_s472/F</td>
</tr>
<tr>
<td>11.733</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>n528_s476/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][A]</td>
<td style=" background: #97FFFF;">n528_s476/F</td>
</tr>
<tr>
<td>12.627</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[2][B]</td>
<td>n528_s448/I1</td>
</tr>
<tr>
<td>13.197</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C28[2][B]</td>
<td style=" background: #97FFFF;">n528_s448/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>n528_s417/I1</td>
</tr>
<tr>
<td>13.927</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">n528_s417/F</td>
</tr>
<tr>
<td>14.839</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>n528_s407/I1</td>
</tr>
<tr>
<td>15.409</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">n528_s407/F</td>
</tr>
<tr>
<td>15.414</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][B]</td>
<td>n528_s375/I2</td>
</tr>
<tr>
<td>15.931</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R27C24[1][B]</td>
<td style=" background: #97FFFF;">n528_s375/F</td>
</tr>
<tr>
<td>16.609</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[3][B]</td>
<td>n528_s339/I1</td>
</tr>
<tr>
<td>17.164</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R30C22[3][B]</td>
<td style=" background: #97FFFF;">n528_s339/F</td>
</tr>
<tr>
<td>17.430</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][B]</td>
<td>n528_s323/I2</td>
</tr>
<tr>
<td>17.979</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C24[3][B]</td>
<td style=" background: #97FFFF;">n528_s323/F</td>
</tr>
<tr>
<td>17.982</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>n528_s297/I0</td>
</tr>
<tr>
<td>18.499</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C24[1][B]</td>
<td style=" background: #97FFFF;">n528_s297/F</td>
</tr>
<tr>
<td>19.032</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>n528_s593/I2</td>
</tr>
<tr>
<td>19.403</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">n528_s593/F</td>
</tr>
<tr>
<td>19.569</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td>n528_s260/I0</td>
</tr>
<tr>
<td>20.086</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">n528_s260/F</td>
</tr>
<tr>
<td>20.530</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>n528_s263/I3</td>
</tr>
<tr>
<td>21.100</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R29C31[2][B]</td>
<td style=" background: #97FFFF;">n528_s263/F</td>
</tr>
<tr>
<td>21.277</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[3][A]</td>
<td>n528_s229/I0</td>
</tr>
<tr>
<td>21.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C31[3][A]</td>
<td style=" background: #97FFFF;">n528_s229/F</td>
</tr>
<tr>
<td>22.701</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td>n528_s176/I3</td>
</tr>
<tr>
<td>23.154</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C31[3][A]</td>
<td style=" background: #97FFFF;">n528_s176/F</td>
</tr>
<tr>
<td>23.800</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>n528_s164/I2</td>
</tr>
<tr>
<td>24.355</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C30[0][B]</td>
<td style=" background: #97FFFF;">n528_s164/F</td>
</tr>
<tr>
<td>25.129</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td>n528_s170/I1</td>
</tr>
<tr>
<td>25.699</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td style=" background: #97FFFF;">n528_s170/F</td>
</tr>
<tr>
<td>25.701</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[3][A]</td>
<td>n528_s124/I0</td>
</tr>
<tr>
<td>26.218</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C34[3][A]</td>
<td style=" background: #97FFFF;">n528_s124/F</td>
</tr>
<tr>
<td>26.656</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>n528_s81/I1</td>
</tr>
<tr>
<td>27.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">n528_s81/F</td>
</tr>
<tr>
<td>27.899</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>n528_s104/I2</td>
</tr>
<tr>
<td>28.352</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C34[0][B]</td>
<td style=" background: #97FFFF;">n528_s104/F</td>
</tr>
<tr>
<td>28.779</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>n528_s149/I1</td>
</tr>
<tr>
<td>29.349</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">n528_s149/F</td>
</tr>
<tr>
<td>29.493</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>n528_s105/I3</td>
</tr>
<tr>
<td>29.864</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C34[0][A]</td>
<td style=" background: #97FFFF;">n528_s105/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>n528_s98/I3</td>
</tr>
<tr>
<td>31.263</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">n528_s98/F</td>
</tr>
<tr>
<td>31.266</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>n528_s62/I0</td>
</tr>
<tr>
<td>31.719</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">n528_s62/F</td>
</tr>
<tr>
<td>32.374</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td>n528_s38/I2</td>
</tr>
<tr>
<td>32.923</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td style=" background: #97FFFF;">n528_s38/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>n528_s29/I3</td>
</tr>
<tr>
<td>33.613</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">n528_s29/F</td>
</tr>
<tr>
<td>34.243</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[3][A]</td>
<td>segLED_7_s4/I0</td>
</tr>
<tr>
<td>34.792</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R34C35[3][A]</td>
<td style=" background: #97FFFF;">segLED_7_s4/F</td>
</tr>
<tr>
<td>36.237</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR49[B]</td>
<td style=" font-weight:bold;">segLED_0_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1005.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR49[B]</td>
<td>segLED_0_s2/CLK</td>
</tr>
<tr>
<td>1005.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR49[B]</td>
<td>segLED_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.871, 51.349%; route: 14.805, 47.900%; tC2Q: 0.232, 0.751%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>969.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1005.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segLED_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>stopWatchCtr_sec_31_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R27C33[0][B]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_31_s0/Q</td>
</tr>
<tr>
<td>6.646</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>n528_s535/I3</td>
</tr>
<tr>
<td>7.201</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">n528_s535/F</td>
</tr>
<tr>
<td>7.475</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>n528_s561/I1</td>
</tr>
<tr>
<td>8.045</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C29[2][B]</td>
<td style=" background: #97FFFF;">n528_s561/F</td>
</tr>
<tr>
<td>8.049</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>n528_s619/I0</td>
</tr>
<tr>
<td>8.566</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">n528_s619/F</td>
</tr>
<tr>
<td>8.992</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[2][B]</td>
<td>n528_s505/I2</td>
</tr>
<tr>
<td>9.363</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C28[2][B]</td>
<td style=" background: #97FFFF;">n528_s505/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td>n528_s509/I0</td>
</tr>
<tr>
<td>10.603</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">n528_s509/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td>n528_s472/I0</td>
</tr>
<tr>
<td>11.228</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">n528_s472/F</td>
</tr>
<tr>
<td>11.733</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>n528_s476/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][A]</td>
<td style=" background: #97FFFF;">n528_s476/F</td>
</tr>
<tr>
<td>12.627</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[2][B]</td>
<td>n528_s448/I1</td>
</tr>
<tr>
<td>13.197</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C28[2][B]</td>
<td style=" background: #97FFFF;">n528_s448/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>n528_s417/I1</td>
</tr>
<tr>
<td>13.927</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">n528_s417/F</td>
</tr>
<tr>
<td>14.839</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>n528_s407/I1</td>
</tr>
<tr>
<td>15.409</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">n528_s407/F</td>
</tr>
<tr>
<td>15.414</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][B]</td>
<td>n528_s375/I2</td>
</tr>
<tr>
<td>15.931</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R27C24[1][B]</td>
<td style=" background: #97FFFF;">n528_s375/F</td>
</tr>
<tr>
<td>16.609</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[3][B]</td>
<td>n528_s339/I1</td>
</tr>
<tr>
<td>17.164</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R30C22[3][B]</td>
<td style=" background: #97FFFF;">n528_s339/F</td>
</tr>
<tr>
<td>17.430</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][B]</td>
<td>n528_s323/I2</td>
</tr>
<tr>
<td>17.979</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C24[3][B]</td>
<td style=" background: #97FFFF;">n528_s323/F</td>
</tr>
<tr>
<td>17.982</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>n528_s297/I0</td>
</tr>
<tr>
<td>18.499</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C24[1][B]</td>
<td style=" background: #97FFFF;">n528_s297/F</td>
</tr>
<tr>
<td>19.032</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>n528_s593/I2</td>
</tr>
<tr>
<td>19.403</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">n528_s593/F</td>
</tr>
<tr>
<td>19.569</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td>n528_s260/I0</td>
</tr>
<tr>
<td>20.086</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">n528_s260/F</td>
</tr>
<tr>
<td>20.530</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>n528_s263/I3</td>
</tr>
<tr>
<td>21.100</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R29C31[2][B]</td>
<td style=" background: #97FFFF;">n528_s263/F</td>
</tr>
<tr>
<td>21.277</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[3][A]</td>
<td>n528_s229/I0</td>
</tr>
<tr>
<td>21.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C31[3][A]</td>
<td style=" background: #97FFFF;">n528_s229/F</td>
</tr>
<tr>
<td>22.701</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td>n528_s176/I3</td>
</tr>
<tr>
<td>23.154</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C31[3][A]</td>
<td style=" background: #97FFFF;">n528_s176/F</td>
</tr>
<tr>
<td>23.800</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>n528_s164/I2</td>
</tr>
<tr>
<td>24.355</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C30[0][B]</td>
<td style=" background: #97FFFF;">n528_s164/F</td>
</tr>
<tr>
<td>25.129</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td>n528_s170/I1</td>
</tr>
<tr>
<td>25.699</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td style=" background: #97FFFF;">n528_s170/F</td>
</tr>
<tr>
<td>25.701</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[3][A]</td>
<td>n528_s124/I0</td>
</tr>
<tr>
<td>26.218</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C34[3][A]</td>
<td style=" background: #97FFFF;">n528_s124/F</td>
</tr>
<tr>
<td>26.656</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>n528_s81/I1</td>
</tr>
<tr>
<td>27.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">n528_s81/F</td>
</tr>
<tr>
<td>27.899</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>n528_s104/I2</td>
</tr>
<tr>
<td>28.352</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C34[0][B]</td>
<td style=" background: #97FFFF;">n528_s104/F</td>
</tr>
<tr>
<td>28.779</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>n528_s149/I1</td>
</tr>
<tr>
<td>29.349</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">n528_s149/F</td>
</tr>
<tr>
<td>29.493</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>n528_s105/I3</td>
</tr>
<tr>
<td>29.864</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C34[0][A]</td>
<td style=" background: #97FFFF;">n528_s105/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>n528_s98/I3</td>
</tr>
<tr>
<td>31.263</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">n528_s98/F</td>
</tr>
<tr>
<td>31.266</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>n528_s62/I0</td>
</tr>
<tr>
<td>31.719</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">n528_s62/F</td>
</tr>
<tr>
<td>32.374</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td>n528_s38/I2</td>
</tr>
<tr>
<td>32.923</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td style=" background: #97FFFF;">n528_s38/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>n528_s29/I3</td>
</tr>
<tr>
<td>33.613</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">n528_s29/F</td>
</tr>
<tr>
<td>34.243</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[3][A]</td>
<td>segLED_7_s4/I0</td>
</tr>
<tr>
<td>34.792</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R34C35[3][A]</td>
<td style=" background: #97FFFF;">segLED_7_s4/F</td>
</tr>
<tr>
<td>36.234</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT44[A]</td>
<td style=" font-weight:bold;">segLED_3_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1005.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT44[A]</td>
<td>segLED_3_s2/CLK</td>
</tr>
<tr>
<td>1005.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT44[A]</td>
<td>segLED_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.871, 51.355%; route: 14.801, 47.894%; tC2Q: 0.232, 0.751%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>969.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1005.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segLED_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>stopWatchCtr_sec_31_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R27C33[0][B]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_31_s0/Q</td>
</tr>
<tr>
<td>6.646</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>n528_s535/I3</td>
</tr>
<tr>
<td>7.201</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">n528_s535/F</td>
</tr>
<tr>
<td>7.475</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>n528_s561/I1</td>
</tr>
<tr>
<td>8.045</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C29[2][B]</td>
<td style=" background: #97FFFF;">n528_s561/F</td>
</tr>
<tr>
<td>8.049</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>n528_s619/I0</td>
</tr>
<tr>
<td>8.566</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">n528_s619/F</td>
</tr>
<tr>
<td>8.992</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[2][B]</td>
<td>n528_s505/I2</td>
</tr>
<tr>
<td>9.363</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C28[2][B]</td>
<td style=" background: #97FFFF;">n528_s505/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td>n528_s509/I0</td>
</tr>
<tr>
<td>10.603</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">n528_s509/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td>n528_s472/I0</td>
</tr>
<tr>
<td>11.228</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">n528_s472/F</td>
</tr>
<tr>
<td>11.733</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>n528_s476/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][A]</td>
<td style=" background: #97FFFF;">n528_s476/F</td>
</tr>
<tr>
<td>12.627</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[2][B]</td>
<td>n528_s448/I1</td>
</tr>
<tr>
<td>13.197</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C28[2][B]</td>
<td style=" background: #97FFFF;">n528_s448/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>n528_s417/I1</td>
</tr>
<tr>
<td>13.927</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">n528_s417/F</td>
</tr>
<tr>
<td>14.839</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>n528_s407/I1</td>
</tr>
<tr>
<td>15.409</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">n528_s407/F</td>
</tr>
<tr>
<td>15.414</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][B]</td>
<td>n528_s375/I2</td>
</tr>
<tr>
<td>15.931</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R27C24[1][B]</td>
<td style=" background: #97FFFF;">n528_s375/F</td>
</tr>
<tr>
<td>16.609</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[3][B]</td>
<td>n528_s339/I1</td>
</tr>
<tr>
<td>17.164</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R30C22[3][B]</td>
<td style=" background: #97FFFF;">n528_s339/F</td>
</tr>
<tr>
<td>17.430</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][B]</td>
<td>n528_s323/I2</td>
</tr>
<tr>
<td>17.979</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C24[3][B]</td>
<td style=" background: #97FFFF;">n528_s323/F</td>
</tr>
<tr>
<td>17.982</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>n528_s297/I0</td>
</tr>
<tr>
<td>18.499</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C24[1][B]</td>
<td style=" background: #97FFFF;">n528_s297/F</td>
</tr>
<tr>
<td>19.032</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>n528_s593/I2</td>
</tr>
<tr>
<td>19.403</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">n528_s593/F</td>
</tr>
<tr>
<td>19.569</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td>n528_s260/I0</td>
</tr>
<tr>
<td>20.086</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">n528_s260/F</td>
</tr>
<tr>
<td>20.530</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>n528_s263/I3</td>
</tr>
<tr>
<td>21.100</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R29C31[2][B]</td>
<td style=" background: #97FFFF;">n528_s263/F</td>
</tr>
<tr>
<td>21.277</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[3][A]</td>
<td>n528_s229/I0</td>
</tr>
<tr>
<td>21.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C31[3][A]</td>
<td style=" background: #97FFFF;">n528_s229/F</td>
</tr>
<tr>
<td>22.701</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td>n528_s176/I3</td>
</tr>
<tr>
<td>23.154</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C31[3][A]</td>
<td style=" background: #97FFFF;">n528_s176/F</td>
</tr>
<tr>
<td>23.800</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>n528_s164/I2</td>
</tr>
<tr>
<td>24.355</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C30[0][B]</td>
<td style=" background: #97FFFF;">n528_s164/F</td>
</tr>
<tr>
<td>25.129</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td>n528_s170/I1</td>
</tr>
<tr>
<td>25.699</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td style=" background: #97FFFF;">n528_s170/F</td>
</tr>
<tr>
<td>25.701</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[3][A]</td>
<td>n528_s124/I0</td>
</tr>
<tr>
<td>26.218</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C34[3][A]</td>
<td style=" background: #97FFFF;">n528_s124/F</td>
</tr>
<tr>
<td>26.656</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>n528_s81/I1</td>
</tr>
<tr>
<td>27.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">n528_s81/F</td>
</tr>
<tr>
<td>27.899</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>n528_s104/I2</td>
</tr>
<tr>
<td>28.352</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C34[0][B]</td>
<td style=" background: #97FFFF;">n528_s104/F</td>
</tr>
<tr>
<td>28.779</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>n528_s149/I1</td>
</tr>
<tr>
<td>29.349</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">n528_s149/F</td>
</tr>
<tr>
<td>29.493</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>n528_s105/I3</td>
</tr>
<tr>
<td>29.864</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C34[0][A]</td>
<td style=" background: #97FFFF;">n528_s105/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>n528_s98/I3</td>
</tr>
<tr>
<td>31.263</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">n528_s98/F</td>
</tr>
<tr>
<td>31.266</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>n528_s62/I0</td>
</tr>
<tr>
<td>31.719</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">n528_s62/F</td>
</tr>
<tr>
<td>32.374</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td>n528_s38/I2</td>
</tr>
<tr>
<td>32.923</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td style=" background: #97FFFF;">n528_s38/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>n528_s29/I3</td>
</tr>
<tr>
<td>33.613</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">n528_s29/F</td>
</tr>
<tr>
<td>34.243</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[3][A]</td>
<td>segLED_7_s4/I0</td>
</tr>
<tr>
<td>34.792</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R34C35[3][A]</td>
<td style=" background: #97FFFF;">segLED_7_s4/F</td>
</tr>
<tr>
<td>36.186</td>
<td>1.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td style=" font-weight:bold;">segLED_2_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1005.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>segLED_2_s2/CLK</td>
</tr>
<tr>
<td>1005.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR45[A]</td>
<td>segLED_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.871, 51.434%; route: 14.754, 47.814%; tC2Q: 0.232, 0.752%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>969.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1005.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segLED_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>stopWatchCtr_sec_31_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R27C33[0][B]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_31_s0/Q</td>
</tr>
<tr>
<td>6.646</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>n528_s535/I3</td>
</tr>
<tr>
<td>7.201</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">n528_s535/F</td>
</tr>
<tr>
<td>7.475</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>n528_s561/I1</td>
</tr>
<tr>
<td>8.045</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C29[2][B]</td>
<td style=" background: #97FFFF;">n528_s561/F</td>
</tr>
<tr>
<td>8.049</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>n528_s619/I0</td>
</tr>
<tr>
<td>8.566</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">n528_s619/F</td>
</tr>
<tr>
<td>8.992</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[2][B]</td>
<td>n528_s505/I2</td>
</tr>
<tr>
<td>9.363</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C28[2][B]</td>
<td style=" background: #97FFFF;">n528_s505/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td>n528_s509/I0</td>
</tr>
<tr>
<td>10.603</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">n528_s509/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td>n528_s472/I0</td>
</tr>
<tr>
<td>11.228</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">n528_s472/F</td>
</tr>
<tr>
<td>11.733</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>n528_s476/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][A]</td>
<td style=" background: #97FFFF;">n528_s476/F</td>
</tr>
<tr>
<td>12.627</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[2][B]</td>
<td>n528_s448/I1</td>
</tr>
<tr>
<td>13.197</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C28[2][B]</td>
<td style=" background: #97FFFF;">n528_s448/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>n528_s417/I1</td>
</tr>
<tr>
<td>13.927</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">n528_s417/F</td>
</tr>
<tr>
<td>14.839</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>n528_s407/I1</td>
</tr>
<tr>
<td>15.409</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">n528_s407/F</td>
</tr>
<tr>
<td>15.414</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][B]</td>
<td>n528_s375/I2</td>
</tr>
<tr>
<td>15.931</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R27C24[1][B]</td>
<td style=" background: #97FFFF;">n528_s375/F</td>
</tr>
<tr>
<td>16.609</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[3][B]</td>
<td>n528_s339/I1</td>
</tr>
<tr>
<td>17.164</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R30C22[3][B]</td>
<td style=" background: #97FFFF;">n528_s339/F</td>
</tr>
<tr>
<td>17.430</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][B]</td>
<td>n528_s323/I2</td>
</tr>
<tr>
<td>17.979</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C24[3][B]</td>
<td style=" background: #97FFFF;">n528_s323/F</td>
</tr>
<tr>
<td>17.982</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>n528_s297/I0</td>
</tr>
<tr>
<td>18.499</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C24[1][B]</td>
<td style=" background: #97FFFF;">n528_s297/F</td>
</tr>
<tr>
<td>19.032</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>n528_s593/I2</td>
</tr>
<tr>
<td>19.403</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">n528_s593/F</td>
</tr>
<tr>
<td>19.569</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td>n528_s260/I0</td>
</tr>
<tr>
<td>20.086</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">n528_s260/F</td>
</tr>
<tr>
<td>20.530</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>n528_s263/I3</td>
</tr>
<tr>
<td>21.100</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R29C31[2][B]</td>
<td style=" background: #97FFFF;">n528_s263/F</td>
</tr>
<tr>
<td>21.277</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[3][A]</td>
<td>n528_s229/I0</td>
</tr>
<tr>
<td>21.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C31[3][A]</td>
<td style=" background: #97FFFF;">n528_s229/F</td>
</tr>
<tr>
<td>22.701</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td>n528_s176/I3</td>
</tr>
<tr>
<td>23.154</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C31[3][A]</td>
<td style=" background: #97FFFF;">n528_s176/F</td>
</tr>
<tr>
<td>23.800</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>n528_s164/I2</td>
</tr>
<tr>
<td>24.355</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C30[0][B]</td>
<td style=" background: #97FFFF;">n528_s164/F</td>
</tr>
<tr>
<td>25.129</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td>n528_s170/I1</td>
</tr>
<tr>
<td>25.699</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td style=" background: #97FFFF;">n528_s170/F</td>
</tr>
<tr>
<td>25.701</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[3][A]</td>
<td>n528_s124/I0</td>
</tr>
<tr>
<td>26.218</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C34[3][A]</td>
<td style=" background: #97FFFF;">n528_s124/F</td>
</tr>
<tr>
<td>26.656</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>n528_s81/I1</td>
</tr>
<tr>
<td>27.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">n528_s81/F</td>
</tr>
<tr>
<td>27.899</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>n528_s104/I2</td>
</tr>
<tr>
<td>28.352</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C34[0][B]</td>
<td style=" background: #97FFFF;">n528_s104/F</td>
</tr>
<tr>
<td>28.779</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>n528_s149/I1</td>
</tr>
<tr>
<td>29.349</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">n528_s149/F</td>
</tr>
<tr>
<td>29.493</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>n528_s105/I3</td>
</tr>
<tr>
<td>29.864</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C34[0][A]</td>
<td style=" background: #97FFFF;">n528_s105/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>n528_s98/I3</td>
</tr>
<tr>
<td>31.263</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">n528_s98/F</td>
</tr>
<tr>
<td>31.266</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>n528_s62/I0</td>
</tr>
<tr>
<td>31.719</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">n528_s62/F</td>
</tr>
<tr>
<td>32.374</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td>n528_s38/I2</td>
</tr>
<tr>
<td>32.923</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td style=" background: #97FFFF;">n528_s38/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>n528_s29/I3</td>
</tr>
<tr>
<td>33.613</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">n528_s29/F</td>
</tr>
<tr>
<td>34.040</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>n529_s24/I2</td>
</tr>
<tr>
<td>34.595</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td style=" background: #97FFFF;">n529_s24/F</td>
</tr>
<tr>
<td>36.091</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td style=" font-weight:bold;">segLED_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1005.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT44[A]</td>
<td>segLED_3_s2/CLK</td>
</tr>
<tr>
<td>1005.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT44[A]</td>
<td>segLED_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.877, 51.612%; route: 14.653, 47.633%; tC2Q: 0.232, 0.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>969.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.090</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1005.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segLED_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>stopWatchCtr_sec_31_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R27C33[0][B]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_31_s0/Q</td>
</tr>
<tr>
<td>6.646</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>n528_s535/I3</td>
</tr>
<tr>
<td>7.201</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">n528_s535/F</td>
</tr>
<tr>
<td>7.475</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>n528_s561/I1</td>
</tr>
<tr>
<td>8.045</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C29[2][B]</td>
<td style=" background: #97FFFF;">n528_s561/F</td>
</tr>
<tr>
<td>8.049</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>n528_s619/I0</td>
</tr>
<tr>
<td>8.566</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">n528_s619/F</td>
</tr>
<tr>
<td>8.992</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[2][B]</td>
<td>n528_s505/I2</td>
</tr>
<tr>
<td>9.363</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C28[2][B]</td>
<td style=" background: #97FFFF;">n528_s505/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td>n528_s509/I0</td>
</tr>
<tr>
<td>10.603</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">n528_s509/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td>n528_s472/I0</td>
</tr>
<tr>
<td>11.228</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">n528_s472/F</td>
</tr>
<tr>
<td>11.733</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>n528_s476/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][A]</td>
<td style=" background: #97FFFF;">n528_s476/F</td>
</tr>
<tr>
<td>12.627</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[2][B]</td>
<td>n528_s448/I1</td>
</tr>
<tr>
<td>13.197</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C28[2][B]</td>
<td style=" background: #97FFFF;">n528_s448/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>n528_s417/I1</td>
</tr>
<tr>
<td>13.927</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">n528_s417/F</td>
</tr>
<tr>
<td>14.839</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>n528_s407/I1</td>
</tr>
<tr>
<td>15.409</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">n528_s407/F</td>
</tr>
<tr>
<td>15.414</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][B]</td>
<td>n528_s375/I2</td>
</tr>
<tr>
<td>15.931</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R27C24[1][B]</td>
<td style=" background: #97FFFF;">n528_s375/F</td>
</tr>
<tr>
<td>16.609</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[3][B]</td>
<td>n528_s339/I1</td>
</tr>
<tr>
<td>17.164</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R30C22[3][B]</td>
<td style=" background: #97FFFF;">n528_s339/F</td>
</tr>
<tr>
<td>17.430</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][B]</td>
<td>n528_s323/I2</td>
</tr>
<tr>
<td>17.979</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C24[3][B]</td>
<td style=" background: #97FFFF;">n528_s323/F</td>
</tr>
<tr>
<td>17.982</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>n528_s297/I0</td>
</tr>
<tr>
<td>18.499</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C24[1][B]</td>
<td style=" background: #97FFFF;">n528_s297/F</td>
</tr>
<tr>
<td>19.032</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>n528_s593/I2</td>
</tr>
<tr>
<td>19.403</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">n528_s593/F</td>
</tr>
<tr>
<td>19.569</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td>n528_s260/I0</td>
</tr>
<tr>
<td>20.086</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">n528_s260/F</td>
</tr>
<tr>
<td>20.530</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>n528_s263/I3</td>
</tr>
<tr>
<td>21.100</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R29C31[2][B]</td>
<td style=" background: #97FFFF;">n528_s263/F</td>
</tr>
<tr>
<td>21.277</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[3][A]</td>
<td>n528_s229/I0</td>
</tr>
<tr>
<td>21.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C31[3][A]</td>
<td style=" background: #97FFFF;">n528_s229/F</td>
</tr>
<tr>
<td>22.701</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td>n528_s176/I3</td>
</tr>
<tr>
<td>23.154</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C31[3][A]</td>
<td style=" background: #97FFFF;">n528_s176/F</td>
</tr>
<tr>
<td>23.800</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>n528_s164/I2</td>
</tr>
<tr>
<td>24.355</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C30[0][B]</td>
<td style=" background: #97FFFF;">n528_s164/F</td>
</tr>
<tr>
<td>25.129</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td>n528_s170/I1</td>
</tr>
<tr>
<td>25.699</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td style=" background: #97FFFF;">n528_s170/F</td>
</tr>
<tr>
<td>25.701</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[3][A]</td>
<td>n528_s124/I0</td>
</tr>
<tr>
<td>26.218</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C34[3][A]</td>
<td style=" background: #97FFFF;">n528_s124/F</td>
</tr>
<tr>
<td>26.656</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>n528_s81/I1</td>
</tr>
<tr>
<td>27.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">n528_s81/F</td>
</tr>
<tr>
<td>27.899</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>n528_s104/I2</td>
</tr>
<tr>
<td>28.352</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C34[0][B]</td>
<td style=" background: #97FFFF;">n528_s104/F</td>
</tr>
<tr>
<td>28.779</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>n528_s149/I1</td>
</tr>
<tr>
<td>29.349</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">n528_s149/F</td>
</tr>
<tr>
<td>29.493</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>n528_s105/I3</td>
</tr>
<tr>
<td>29.864</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C34[0][A]</td>
<td style=" background: #97FFFF;">n528_s105/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>n528_s98/I3</td>
</tr>
<tr>
<td>31.263</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">n528_s98/F</td>
</tr>
<tr>
<td>31.266</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>n528_s62/I0</td>
</tr>
<tr>
<td>31.719</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">n528_s62/F</td>
</tr>
<tr>
<td>32.374</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td>n528_s38/I2</td>
</tr>
<tr>
<td>32.923</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td style=" background: #97FFFF;">n528_s38/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>n528_s29/I3</td>
</tr>
<tr>
<td>33.613</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">n528_s29/F</td>
</tr>
<tr>
<td>34.243</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[2][B]</td>
<td>n528_s26/I2</td>
</tr>
<tr>
<td>34.760</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C35[2][B]</td>
<td style=" background: #97FFFF;">n528_s26/F</td>
</tr>
<tr>
<td>36.090</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">segLED_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1005.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>segLED_4_s2/CLK</td>
</tr>
<tr>
<td>1005.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>segLED_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.839, 51.490%; route: 14.690, 47.756%; tC2Q: 0.232, 0.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>969.235</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1005.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segLED_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>stopWatchCtr_sec_31_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R27C33[0][B]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_31_s0/Q</td>
</tr>
<tr>
<td>6.646</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>n528_s535/I3</td>
</tr>
<tr>
<td>7.201</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">n528_s535/F</td>
</tr>
<tr>
<td>7.475</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>n528_s561/I1</td>
</tr>
<tr>
<td>8.045</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C29[2][B]</td>
<td style=" background: #97FFFF;">n528_s561/F</td>
</tr>
<tr>
<td>8.049</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>n528_s619/I0</td>
</tr>
<tr>
<td>8.566</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">n528_s619/F</td>
</tr>
<tr>
<td>8.992</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[2][B]</td>
<td>n528_s505/I2</td>
</tr>
<tr>
<td>9.363</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C28[2][B]</td>
<td style=" background: #97FFFF;">n528_s505/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td>n528_s509/I0</td>
</tr>
<tr>
<td>10.603</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">n528_s509/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td>n528_s472/I0</td>
</tr>
<tr>
<td>11.228</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">n528_s472/F</td>
</tr>
<tr>
<td>11.733</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>n528_s476/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][A]</td>
<td style=" background: #97FFFF;">n528_s476/F</td>
</tr>
<tr>
<td>12.627</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[2][B]</td>
<td>n528_s448/I1</td>
</tr>
<tr>
<td>13.197</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C28[2][B]</td>
<td style=" background: #97FFFF;">n528_s448/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>n528_s417/I1</td>
</tr>
<tr>
<td>13.927</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">n528_s417/F</td>
</tr>
<tr>
<td>14.839</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>n528_s407/I1</td>
</tr>
<tr>
<td>15.409</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">n528_s407/F</td>
</tr>
<tr>
<td>15.414</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][B]</td>
<td>n528_s375/I2</td>
</tr>
<tr>
<td>15.931</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R27C24[1][B]</td>
<td style=" background: #97FFFF;">n528_s375/F</td>
</tr>
<tr>
<td>16.609</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[3][B]</td>
<td>n528_s339/I1</td>
</tr>
<tr>
<td>17.164</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R30C22[3][B]</td>
<td style=" background: #97FFFF;">n528_s339/F</td>
</tr>
<tr>
<td>17.430</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][B]</td>
<td>n528_s323/I2</td>
</tr>
<tr>
<td>17.979</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C24[3][B]</td>
<td style=" background: #97FFFF;">n528_s323/F</td>
</tr>
<tr>
<td>17.982</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>n528_s297/I0</td>
</tr>
<tr>
<td>18.499</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C24[1][B]</td>
<td style=" background: #97FFFF;">n528_s297/F</td>
</tr>
<tr>
<td>19.032</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>n528_s593/I2</td>
</tr>
<tr>
<td>19.403</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">n528_s593/F</td>
</tr>
<tr>
<td>19.569</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td>n528_s260/I0</td>
</tr>
<tr>
<td>20.086</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">n528_s260/F</td>
</tr>
<tr>
<td>20.530</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>n528_s263/I3</td>
</tr>
<tr>
<td>21.100</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R29C31[2][B]</td>
<td style=" background: #97FFFF;">n528_s263/F</td>
</tr>
<tr>
<td>21.277</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[3][A]</td>
<td>n528_s229/I0</td>
</tr>
<tr>
<td>21.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C31[3][A]</td>
<td style=" background: #97FFFF;">n528_s229/F</td>
</tr>
<tr>
<td>22.701</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td>n528_s176/I3</td>
</tr>
<tr>
<td>23.154</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C31[3][A]</td>
<td style=" background: #97FFFF;">n528_s176/F</td>
</tr>
<tr>
<td>23.800</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>n528_s164/I2</td>
</tr>
<tr>
<td>24.355</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C30[0][B]</td>
<td style=" background: #97FFFF;">n528_s164/F</td>
</tr>
<tr>
<td>25.129</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td>n528_s170/I1</td>
</tr>
<tr>
<td>25.699</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td style=" background: #97FFFF;">n528_s170/F</td>
</tr>
<tr>
<td>25.701</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[3][A]</td>
<td>n528_s124/I0</td>
</tr>
<tr>
<td>26.218</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C34[3][A]</td>
<td style=" background: #97FFFF;">n528_s124/F</td>
</tr>
<tr>
<td>26.656</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>n528_s81/I1</td>
</tr>
<tr>
<td>27.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">n528_s81/F</td>
</tr>
<tr>
<td>27.899</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>n528_s104/I2</td>
</tr>
<tr>
<td>28.352</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C34[0][B]</td>
<td style=" background: #97FFFF;">n528_s104/F</td>
</tr>
<tr>
<td>28.779</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>n528_s149/I1</td>
</tr>
<tr>
<td>29.349</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">n528_s149/F</td>
</tr>
<tr>
<td>29.493</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>n528_s105/I3</td>
</tr>
<tr>
<td>29.864</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C34[0][A]</td>
<td style=" background: #97FFFF;">n528_s105/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>n528_s98/I3</td>
</tr>
<tr>
<td>31.263</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">n528_s98/F</td>
</tr>
<tr>
<td>31.266</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>n528_s62/I0</td>
</tr>
<tr>
<td>31.719</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">n528_s62/F</td>
</tr>
<tr>
<td>32.374</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td>n528_s38/I2</td>
</tr>
<tr>
<td>32.923</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td style=" background: #97FFFF;">n528_s38/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>n528_s29/I3</td>
</tr>
<tr>
<td>33.613</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">n528_s29/F</td>
</tr>
<tr>
<td>34.243</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[3][A]</td>
<td>segLED_7_s4/I0</td>
</tr>
<tr>
<td>34.792</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R34C35[3][A]</td>
<td style=" background: #97FFFF;">segLED_7_s4/F</td>
</tr>
<tr>
<td>36.059</td>
<td>1.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td style=" font-weight:bold;">segLED_7_s3/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1005.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>segLED_7_s3/CLK</td>
</tr>
<tr>
<td>1005.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT27[A]</td>
<td>segLED_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.871, 51.646%; route: 14.627, 47.599%; tC2Q: 0.232, 0.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>969.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1005.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segLED_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>stopWatchCtr_sec_31_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R27C33[0][B]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_31_s0/Q</td>
</tr>
<tr>
<td>6.646</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>n528_s535/I3</td>
</tr>
<tr>
<td>7.201</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">n528_s535/F</td>
</tr>
<tr>
<td>7.475</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>n528_s561/I1</td>
</tr>
<tr>
<td>8.045</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C29[2][B]</td>
<td style=" background: #97FFFF;">n528_s561/F</td>
</tr>
<tr>
<td>8.049</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>n528_s619/I0</td>
</tr>
<tr>
<td>8.566</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">n528_s619/F</td>
</tr>
<tr>
<td>8.992</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[2][B]</td>
<td>n528_s505/I2</td>
</tr>
<tr>
<td>9.363</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C28[2][B]</td>
<td style=" background: #97FFFF;">n528_s505/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td>n528_s509/I0</td>
</tr>
<tr>
<td>10.603</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">n528_s509/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td>n528_s472/I0</td>
</tr>
<tr>
<td>11.228</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">n528_s472/F</td>
</tr>
<tr>
<td>11.733</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>n528_s476/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][A]</td>
<td style=" background: #97FFFF;">n528_s476/F</td>
</tr>
<tr>
<td>12.627</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[2][B]</td>
<td>n528_s448/I1</td>
</tr>
<tr>
<td>13.197</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C28[2][B]</td>
<td style=" background: #97FFFF;">n528_s448/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>n528_s417/I1</td>
</tr>
<tr>
<td>13.927</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">n528_s417/F</td>
</tr>
<tr>
<td>14.839</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>n528_s407/I1</td>
</tr>
<tr>
<td>15.409</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">n528_s407/F</td>
</tr>
<tr>
<td>15.414</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][B]</td>
<td>n528_s375/I2</td>
</tr>
<tr>
<td>15.931</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R27C24[1][B]</td>
<td style=" background: #97FFFF;">n528_s375/F</td>
</tr>
<tr>
<td>16.609</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[3][B]</td>
<td>n528_s339/I1</td>
</tr>
<tr>
<td>17.164</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R30C22[3][B]</td>
<td style=" background: #97FFFF;">n528_s339/F</td>
</tr>
<tr>
<td>17.430</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][B]</td>
<td>n528_s323/I2</td>
</tr>
<tr>
<td>17.979</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C24[3][B]</td>
<td style=" background: #97FFFF;">n528_s323/F</td>
</tr>
<tr>
<td>17.982</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>n528_s297/I0</td>
</tr>
<tr>
<td>18.499</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C24[1][B]</td>
<td style=" background: #97FFFF;">n528_s297/F</td>
</tr>
<tr>
<td>19.032</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>n528_s593/I2</td>
</tr>
<tr>
<td>19.403</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">n528_s593/F</td>
</tr>
<tr>
<td>19.569</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td>n528_s260/I0</td>
</tr>
<tr>
<td>20.086</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">n528_s260/F</td>
</tr>
<tr>
<td>20.530</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>n528_s263/I3</td>
</tr>
<tr>
<td>21.100</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R29C31[2][B]</td>
<td style=" background: #97FFFF;">n528_s263/F</td>
</tr>
<tr>
<td>21.277</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[3][A]</td>
<td>n528_s229/I0</td>
</tr>
<tr>
<td>21.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C31[3][A]</td>
<td style=" background: #97FFFF;">n528_s229/F</td>
</tr>
<tr>
<td>22.701</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td>n528_s176/I3</td>
</tr>
<tr>
<td>23.154</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C31[3][A]</td>
<td style=" background: #97FFFF;">n528_s176/F</td>
</tr>
<tr>
<td>23.800</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>n528_s164/I2</td>
</tr>
<tr>
<td>24.355</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C30[0][B]</td>
<td style=" background: #97FFFF;">n528_s164/F</td>
</tr>
<tr>
<td>25.129</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td>n528_s170/I1</td>
</tr>
<tr>
<td>25.699</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td style=" background: #97FFFF;">n528_s170/F</td>
</tr>
<tr>
<td>25.701</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[3][A]</td>
<td>n528_s124/I0</td>
</tr>
<tr>
<td>26.218</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C34[3][A]</td>
<td style=" background: #97FFFF;">n528_s124/F</td>
</tr>
<tr>
<td>26.656</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>n528_s81/I1</td>
</tr>
<tr>
<td>27.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">n528_s81/F</td>
</tr>
<tr>
<td>27.899</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>n528_s104/I2</td>
</tr>
<tr>
<td>28.352</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C34[0][B]</td>
<td style=" background: #97FFFF;">n528_s104/F</td>
</tr>
<tr>
<td>28.779</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>n528_s149/I1</td>
</tr>
<tr>
<td>29.349</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">n528_s149/F</td>
</tr>
<tr>
<td>29.493</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>n528_s105/I3</td>
</tr>
<tr>
<td>29.864</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C34[0][A]</td>
<td style=" background: #97FFFF;">n528_s105/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>n528_s98/I3</td>
</tr>
<tr>
<td>31.263</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">n528_s98/F</td>
</tr>
<tr>
<td>31.266</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>n528_s62/I0</td>
</tr>
<tr>
<td>31.719</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">n528_s62/F</td>
</tr>
<tr>
<td>32.374</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td>n528_s38/I2</td>
</tr>
<tr>
<td>32.923</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td style=" background: #97FFFF;">n528_s38/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>n528_s29/I3</td>
</tr>
<tr>
<td>33.613</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">n528_s29/F</td>
</tr>
<tr>
<td>34.261</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[0][B]</td>
<td>n526_s22/I1</td>
</tr>
<tr>
<td>34.778</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C35[0][B]</td>
<td style=" background: #97FFFF;">n526_s22/F</td>
</tr>
<tr>
<td>36.004</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR36[B]</td>
<td style=" font-weight:bold;">segLED_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1005.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR36[B]</td>
<td>segLED_6_s2/CLK</td>
</tr>
<tr>
<td>1005.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR36[B]</td>
<td>segLED_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.839, 51.636%; route: 14.603, 47.608%; tC2Q: 0.232, 0.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>969.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1005.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segLED_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>stopWatchCtr_sec_31_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R27C33[0][B]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_31_s0/Q</td>
</tr>
<tr>
<td>6.646</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>n528_s535/I3</td>
</tr>
<tr>
<td>7.201</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">n528_s535/F</td>
</tr>
<tr>
<td>7.475</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>n528_s561/I1</td>
</tr>
<tr>
<td>8.045</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C29[2][B]</td>
<td style=" background: #97FFFF;">n528_s561/F</td>
</tr>
<tr>
<td>8.049</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>n528_s619/I0</td>
</tr>
<tr>
<td>8.566</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">n528_s619/F</td>
</tr>
<tr>
<td>8.992</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[2][B]</td>
<td>n528_s505/I2</td>
</tr>
<tr>
<td>9.363</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C28[2][B]</td>
<td style=" background: #97FFFF;">n528_s505/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td>n528_s509/I0</td>
</tr>
<tr>
<td>10.603</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">n528_s509/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td>n528_s472/I0</td>
</tr>
<tr>
<td>11.228</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">n528_s472/F</td>
</tr>
<tr>
<td>11.733</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>n528_s476/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][A]</td>
<td style=" background: #97FFFF;">n528_s476/F</td>
</tr>
<tr>
<td>12.627</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[2][B]</td>
<td>n528_s448/I1</td>
</tr>
<tr>
<td>13.197</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C28[2][B]</td>
<td style=" background: #97FFFF;">n528_s448/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>n528_s417/I1</td>
</tr>
<tr>
<td>13.927</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">n528_s417/F</td>
</tr>
<tr>
<td>14.839</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>n528_s407/I1</td>
</tr>
<tr>
<td>15.409</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">n528_s407/F</td>
</tr>
<tr>
<td>15.414</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][B]</td>
<td>n528_s375/I2</td>
</tr>
<tr>
<td>15.931</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R27C24[1][B]</td>
<td style=" background: #97FFFF;">n528_s375/F</td>
</tr>
<tr>
<td>16.609</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[3][B]</td>
<td>n528_s339/I1</td>
</tr>
<tr>
<td>17.164</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R30C22[3][B]</td>
<td style=" background: #97FFFF;">n528_s339/F</td>
</tr>
<tr>
<td>17.430</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][B]</td>
<td>n528_s323/I2</td>
</tr>
<tr>
<td>17.979</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C24[3][B]</td>
<td style=" background: #97FFFF;">n528_s323/F</td>
</tr>
<tr>
<td>17.982</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>n528_s297/I0</td>
</tr>
<tr>
<td>18.499</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C24[1][B]</td>
<td style=" background: #97FFFF;">n528_s297/F</td>
</tr>
<tr>
<td>19.032</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>n528_s593/I2</td>
</tr>
<tr>
<td>19.403</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">n528_s593/F</td>
</tr>
<tr>
<td>19.569</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td>n528_s260/I0</td>
</tr>
<tr>
<td>20.086</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">n528_s260/F</td>
</tr>
<tr>
<td>20.530</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>n528_s263/I3</td>
</tr>
<tr>
<td>21.100</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R29C31[2][B]</td>
<td style=" background: #97FFFF;">n528_s263/F</td>
</tr>
<tr>
<td>21.277</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[3][A]</td>
<td>n528_s229/I0</td>
</tr>
<tr>
<td>21.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C31[3][A]</td>
<td style=" background: #97FFFF;">n528_s229/F</td>
</tr>
<tr>
<td>22.701</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td>n528_s176/I3</td>
</tr>
<tr>
<td>23.154</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C31[3][A]</td>
<td style=" background: #97FFFF;">n528_s176/F</td>
</tr>
<tr>
<td>23.800</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>n528_s164/I2</td>
</tr>
<tr>
<td>24.355</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C30[0][B]</td>
<td style=" background: #97FFFF;">n528_s164/F</td>
</tr>
<tr>
<td>25.129</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td>n528_s170/I1</td>
</tr>
<tr>
<td>25.699</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td style=" background: #97FFFF;">n528_s170/F</td>
</tr>
<tr>
<td>25.701</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[3][A]</td>
<td>n528_s124/I0</td>
</tr>
<tr>
<td>26.218</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C34[3][A]</td>
<td style=" background: #97FFFF;">n528_s124/F</td>
</tr>
<tr>
<td>26.656</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>n528_s81/I1</td>
</tr>
<tr>
<td>27.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">n528_s81/F</td>
</tr>
<tr>
<td>27.899</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>n528_s104/I2</td>
</tr>
<tr>
<td>28.352</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C34[0][B]</td>
<td style=" background: #97FFFF;">n528_s104/F</td>
</tr>
<tr>
<td>28.779</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>n528_s149/I1</td>
</tr>
<tr>
<td>29.349</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">n528_s149/F</td>
</tr>
<tr>
<td>29.493</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>n528_s105/I3</td>
</tr>
<tr>
<td>29.864</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C34[0][A]</td>
<td style=" background: #97FFFF;">n528_s105/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>n528_s98/I3</td>
</tr>
<tr>
<td>31.263</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">n528_s98/F</td>
</tr>
<tr>
<td>31.266</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>n528_s62/I0</td>
</tr>
<tr>
<td>31.719</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">n528_s62/F</td>
</tr>
<tr>
<td>32.374</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td>n528_s38/I2</td>
</tr>
<tr>
<td>32.923</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td style=" background: #97FFFF;">n528_s38/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>n528_s29/I3</td>
</tr>
<tr>
<td>33.613</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">n528_s29/F</td>
</tr>
<tr>
<td>34.261</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[1][A]</td>
<td>n527_s26/I1</td>
</tr>
<tr>
<td>34.778</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C35[1][A]</td>
<td style=" background: #97FFFF;">n527_s26/F</td>
</tr>
<tr>
<td>36.004</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR36[A]</td>
<td style=" font-weight:bold;">segLED_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1005.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR36[A]</td>
<td>segLED_5_s2/CLK</td>
</tr>
<tr>
<td>1005.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR36[A]</td>
<td>segLED_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.839, 51.636%; route: 14.603, 47.608%; tC2Q: 0.232, 0.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>969.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1005.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segLED_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>stopWatchCtr_sec_31_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R27C33[0][B]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_31_s0/Q</td>
</tr>
<tr>
<td>6.646</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>n528_s535/I3</td>
</tr>
<tr>
<td>7.201</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">n528_s535/F</td>
</tr>
<tr>
<td>7.475</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>n528_s561/I1</td>
</tr>
<tr>
<td>8.045</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C29[2][B]</td>
<td style=" background: #97FFFF;">n528_s561/F</td>
</tr>
<tr>
<td>8.049</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>n528_s619/I0</td>
</tr>
<tr>
<td>8.566</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">n528_s619/F</td>
</tr>
<tr>
<td>8.992</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[2][B]</td>
<td>n528_s505/I2</td>
</tr>
<tr>
<td>9.363</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C28[2][B]</td>
<td style=" background: #97FFFF;">n528_s505/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td>n528_s509/I0</td>
</tr>
<tr>
<td>10.603</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">n528_s509/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td>n528_s472/I0</td>
</tr>
<tr>
<td>11.228</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">n528_s472/F</td>
</tr>
<tr>
<td>11.733</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>n528_s476/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][A]</td>
<td style=" background: #97FFFF;">n528_s476/F</td>
</tr>
<tr>
<td>12.627</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[2][B]</td>
<td>n528_s448/I1</td>
</tr>
<tr>
<td>13.197</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C28[2][B]</td>
<td style=" background: #97FFFF;">n528_s448/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>n528_s417/I1</td>
</tr>
<tr>
<td>13.927</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">n528_s417/F</td>
</tr>
<tr>
<td>14.839</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>n528_s407/I1</td>
</tr>
<tr>
<td>15.409</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">n528_s407/F</td>
</tr>
<tr>
<td>15.414</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][B]</td>
<td>n528_s375/I2</td>
</tr>
<tr>
<td>15.931</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R27C24[1][B]</td>
<td style=" background: #97FFFF;">n528_s375/F</td>
</tr>
<tr>
<td>16.609</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[3][B]</td>
<td>n528_s339/I1</td>
</tr>
<tr>
<td>17.164</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R30C22[3][B]</td>
<td style=" background: #97FFFF;">n528_s339/F</td>
</tr>
<tr>
<td>17.430</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][B]</td>
<td>n528_s323/I2</td>
</tr>
<tr>
<td>17.979</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C24[3][B]</td>
<td style=" background: #97FFFF;">n528_s323/F</td>
</tr>
<tr>
<td>17.982</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>n528_s297/I0</td>
</tr>
<tr>
<td>18.499</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C24[1][B]</td>
<td style=" background: #97FFFF;">n528_s297/F</td>
</tr>
<tr>
<td>19.032</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>n528_s593/I2</td>
</tr>
<tr>
<td>19.403</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">n528_s593/F</td>
</tr>
<tr>
<td>19.569</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td>n528_s260/I0</td>
</tr>
<tr>
<td>20.086</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">n528_s260/F</td>
</tr>
<tr>
<td>20.530</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>n528_s263/I3</td>
</tr>
<tr>
<td>21.100</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R29C31[2][B]</td>
<td style=" background: #97FFFF;">n528_s263/F</td>
</tr>
<tr>
<td>21.277</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[3][A]</td>
<td>n528_s229/I0</td>
</tr>
<tr>
<td>21.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C31[3][A]</td>
<td style=" background: #97FFFF;">n528_s229/F</td>
</tr>
<tr>
<td>22.701</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td>n528_s176/I3</td>
</tr>
<tr>
<td>23.154</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C31[3][A]</td>
<td style=" background: #97FFFF;">n528_s176/F</td>
</tr>
<tr>
<td>23.800</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>n528_s164/I2</td>
</tr>
<tr>
<td>24.355</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C30[0][B]</td>
<td style=" background: #97FFFF;">n528_s164/F</td>
</tr>
<tr>
<td>25.129</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td>n528_s170/I1</td>
</tr>
<tr>
<td>25.699</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td style=" background: #97FFFF;">n528_s170/F</td>
</tr>
<tr>
<td>25.701</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[3][A]</td>
<td>n528_s124/I0</td>
</tr>
<tr>
<td>26.218</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C34[3][A]</td>
<td style=" background: #97FFFF;">n528_s124/F</td>
</tr>
<tr>
<td>26.656</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>n528_s81/I1</td>
</tr>
<tr>
<td>27.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">n528_s81/F</td>
</tr>
<tr>
<td>27.899</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>n528_s104/I2</td>
</tr>
<tr>
<td>28.352</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C34[0][B]</td>
<td style=" background: #97FFFF;">n528_s104/F</td>
</tr>
<tr>
<td>28.779</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>n528_s149/I1</td>
</tr>
<tr>
<td>29.349</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">n528_s149/F</td>
</tr>
<tr>
<td>29.493</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>n528_s105/I3</td>
</tr>
<tr>
<td>29.864</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C34[0][A]</td>
<td style=" background: #97FFFF;">n528_s105/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>n528_s98/I3</td>
</tr>
<tr>
<td>31.263</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">n528_s98/F</td>
</tr>
<tr>
<td>31.266</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>n528_s62/I0</td>
</tr>
<tr>
<td>31.719</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">n528_s62/F</td>
</tr>
<tr>
<td>32.374</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td>n528_s38/I2</td>
</tr>
<tr>
<td>32.923</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td style=" background: #97FFFF;">n528_s38/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>n528_s29/I3</td>
</tr>
<tr>
<td>33.613</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">n528_s29/F</td>
</tr>
<tr>
<td>34.243</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[3][A]</td>
<td>segLED_7_s4/I0</td>
</tr>
<tr>
<td>34.792</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R34C35[3][A]</td>
<td style=" background: #97FFFF;">segLED_7_s4/F</td>
</tr>
<tr>
<td>35.844</td>
<td>1.052</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">segLED_4_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1005.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>segLED_4_s2/CLK</td>
</tr>
<tr>
<td>1005.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>segLED_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.871, 52.011%; route: 14.411, 47.228%; tC2Q: 0.232, 0.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>969.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1005.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segLED_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>stopWatchCtr_sec_31_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R27C33[0][B]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_31_s0/Q</td>
</tr>
<tr>
<td>6.646</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>n528_s535/I3</td>
</tr>
<tr>
<td>7.201</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">n528_s535/F</td>
</tr>
<tr>
<td>7.475</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>n528_s561/I1</td>
</tr>
<tr>
<td>8.045</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C29[2][B]</td>
<td style=" background: #97FFFF;">n528_s561/F</td>
</tr>
<tr>
<td>8.049</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>n528_s619/I0</td>
</tr>
<tr>
<td>8.566</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">n528_s619/F</td>
</tr>
<tr>
<td>8.992</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[2][B]</td>
<td>n528_s505/I2</td>
</tr>
<tr>
<td>9.363</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C28[2][B]</td>
<td style=" background: #97FFFF;">n528_s505/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td>n528_s509/I0</td>
</tr>
<tr>
<td>10.603</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">n528_s509/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td>n528_s472/I0</td>
</tr>
<tr>
<td>11.228</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">n528_s472/F</td>
</tr>
<tr>
<td>11.733</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>n528_s476/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][A]</td>
<td style=" background: #97FFFF;">n528_s476/F</td>
</tr>
<tr>
<td>12.627</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[2][B]</td>
<td>n528_s448/I1</td>
</tr>
<tr>
<td>13.197</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C28[2][B]</td>
<td style=" background: #97FFFF;">n528_s448/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>n528_s417/I1</td>
</tr>
<tr>
<td>13.927</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">n528_s417/F</td>
</tr>
<tr>
<td>14.839</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>n528_s407/I1</td>
</tr>
<tr>
<td>15.409</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">n528_s407/F</td>
</tr>
<tr>
<td>15.414</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][B]</td>
<td>n528_s375/I2</td>
</tr>
<tr>
<td>15.931</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R27C24[1][B]</td>
<td style=" background: #97FFFF;">n528_s375/F</td>
</tr>
<tr>
<td>16.609</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[3][B]</td>
<td>n528_s339/I1</td>
</tr>
<tr>
<td>17.164</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R30C22[3][B]</td>
<td style=" background: #97FFFF;">n528_s339/F</td>
</tr>
<tr>
<td>17.430</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][B]</td>
<td>n528_s323/I2</td>
</tr>
<tr>
<td>17.979</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C24[3][B]</td>
<td style=" background: #97FFFF;">n528_s323/F</td>
</tr>
<tr>
<td>17.982</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>n528_s297/I0</td>
</tr>
<tr>
<td>18.499</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C24[1][B]</td>
<td style=" background: #97FFFF;">n528_s297/F</td>
</tr>
<tr>
<td>19.032</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>n528_s593/I2</td>
</tr>
<tr>
<td>19.403</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">n528_s593/F</td>
</tr>
<tr>
<td>19.569</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td>n528_s260/I0</td>
</tr>
<tr>
<td>20.086</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">n528_s260/F</td>
</tr>
<tr>
<td>20.530</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>n528_s263/I3</td>
</tr>
<tr>
<td>21.100</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R29C31[2][B]</td>
<td style=" background: #97FFFF;">n528_s263/F</td>
</tr>
<tr>
<td>21.277</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[3][A]</td>
<td>n528_s229/I0</td>
</tr>
<tr>
<td>21.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C31[3][A]</td>
<td style=" background: #97FFFF;">n528_s229/F</td>
</tr>
<tr>
<td>22.701</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td>n528_s176/I3</td>
</tr>
<tr>
<td>23.154</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C31[3][A]</td>
<td style=" background: #97FFFF;">n528_s176/F</td>
</tr>
<tr>
<td>23.800</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>n528_s164/I2</td>
</tr>
<tr>
<td>24.355</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C30[0][B]</td>
<td style=" background: #97FFFF;">n528_s164/F</td>
</tr>
<tr>
<td>25.129</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td>n528_s170/I1</td>
</tr>
<tr>
<td>25.699</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td style=" background: #97FFFF;">n528_s170/F</td>
</tr>
<tr>
<td>25.701</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[3][A]</td>
<td>n528_s124/I0</td>
</tr>
<tr>
<td>26.218</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C34[3][A]</td>
<td style=" background: #97FFFF;">n528_s124/F</td>
</tr>
<tr>
<td>26.656</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>n528_s81/I1</td>
</tr>
<tr>
<td>27.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">n528_s81/F</td>
</tr>
<tr>
<td>27.899</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>n528_s104/I2</td>
</tr>
<tr>
<td>28.352</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C34[0][B]</td>
<td style=" background: #97FFFF;">n528_s104/F</td>
</tr>
<tr>
<td>28.779</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>n528_s149/I1</td>
</tr>
<tr>
<td>29.349</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">n528_s149/F</td>
</tr>
<tr>
<td>29.493</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>n528_s105/I3</td>
</tr>
<tr>
<td>29.864</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C34[0][A]</td>
<td style=" background: #97FFFF;">n528_s105/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>n528_s98/I3</td>
</tr>
<tr>
<td>31.263</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">n528_s98/F</td>
</tr>
<tr>
<td>31.266</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>n528_s62/I0</td>
</tr>
<tr>
<td>31.719</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">n528_s62/F</td>
</tr>
<tr>
<td>32.374</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td>n528_s38/I2</td>
</tr>
<tr>
<td>32.923</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td style=" background: #97FFFF;">n528_s38/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>n528_s29/I3</td>
</tr>
<tr>
<td>33.613</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">n528_s29/F</td>
</tr>
<tr>
<td>34.243</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[3][A]</td>
<td>segLED_7_s4/I0</td>
</tr>
<tr>
<td>34.792</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R34C35[3][A]</td>
<td style=" background: #97FFFF;">segLED_7_s4/F</td>
</tr>
<tr>
<td>35.803</td>
<td>1.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR36[B]</td>
<td style=" font-weight:bold;">segLED_6_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1005.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR36[B]</td>
<td>segLED_6_s2/CLK</td>
</tr>
<tr>
<td>1005.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR36[B]</td>
<td>segLED_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.871, 52.081%; route: 14.371, 47.157%; tC2Q: 0.232, 0.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>969.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1005.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segLED_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>stopWatchCtr_sec_31_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R27C33[0][B]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_31_s0/Q</td>
</tr>
<tr>
<td>6.646</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>n528_s535/I3</td>
</tr>
<tr>
<td>7.201</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">n528_s535/F</td>
</tr>
<tr>
<td>7.475</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>n528_s561/I1</td>
</tr>
<tr>
<td>8.045</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C29[2][B]</td>
<td style=" background: #97FFFF;">n528_s561/F</td>
</tr>
<tr>
<td>8.049</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>n528_s619/I0</td>
</tr>
<tr>
<td>8.566</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">n528_s619/F</td>
</tr>
<tr>
<td>8.992</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[2][B]</td>
<td>n528_s505/I2</td>
</tr>
<tr>
<td>9.363</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C28[2][B]</td>
<td style=" background: #97FFFF;">n528_s505/F</td>
</tr>
<tr>
<td>10.033</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td>n528_s509/I0</td>
</tr>
<tr>
<td>10.603</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">n528_s509/F</td>
</tr>
<tr>
<td>10.775</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[2][A]</td>
<td>n528_s472/I0</td>
</tr>
<tr>
<td>11.228</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R23C25[2][A]</td>
<td style=" background: #97FFFF;">n528_s472/F</td>
</tr>
<tr>
<td>11.733</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>n528_s476/I1</td>
</tr>
<tr>
<td>12.186</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C29[1][A]</td>
<td style=" background: #97FFFF;">n528_s476/F</td>
</tr>
<tr>
<td>12.627</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[2][B]</td>
<td>n528_s448/I1</td>
</tr>
<tr>
<td>13.197</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C28[2][B]</td>
<td style=" background: #97FFFF;">n528_s448/F</td>
</tr>
<tr>
<td>13.372</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>n528_s417/I1</td>
</tr>
<tr>
<td>13.927</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R24C27[3][A]</td>
<td style=" background: #97FFFF;">n528_s417/F</td>
</tr>
<tr>
<td>14.839</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>n528_s407/I1</td>
</tr>
<tr>
<td>15.409</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">n528_s407/F</td>
</tr>
<tr>
<td>15.414</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][B]</td>
<td>n528_s375/I2</td>
</tr>
<tr>
<td>15.931</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R27C24[1][B]</td>
<td style=" background: #97FFFF;">n528_s375/F</td>
</tr>
<tr>
<td>16.609</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[3][B]</td>
<td>n528_s339/I1</td>
</tr>
<tr>
<td>17.164</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R30C22[3][B]</td>
<td style=" background: #97FFFF;">n528_s339/F</td>
</tr>
<tr>
<td>17.430</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[3][B]</td>
<td>n528_s323/I2</td>
</tr>
<tr>
<td>17.979</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C24[3][B]</td>
<td style=" background: #97FFFF;">n528_s323/F</td>
</tr>
<tr>
<td>17.982</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>n528_s297/I0</td>
</tr>
<tr>
<td>18.499</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C24[1][B]</td>
<td style=" background: #97FFFF;">n528_s297/F</td>
</tr>
<tr>
<td>19.032</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>n528_s593/I2</td>
</tr>
<tr>
<td>19.403</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">n528_s593/F</td>
</tr>
<tr>
<td>19.569</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td>n528_s260/I0</td>
</tr>
<tr>
<td>20.086</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">n528_s260/F</td>
</tr>
<tr>
<td>20.530</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>n528_s263/I3</td>
</tr>
<tr>
<td>21.100</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R29C31[2][B]</td>
<td style=" background: #97FFFF;">n528_s263/F</td>
</tr>
<tr>
<td>21.277</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[3][A]</td>
<td>n528_s229/I0</td>
</tr>
<tr>
<td>21.794</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C31[3][A]</td>
<td style=" background: #97FFFF;">n528_s229/F</td>
</tr>
<tr>
<td>22.701</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td>n528_s176/I3</td>
</tr>
<tr>
<td>23.154</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C31[3][A]</td>
<td style=" background: #97FFFF;">n528_s176/F</td>
</tr>
<tr>
<td>23.800</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>n528_s164/I2</td>
</tr>
<tr>
<td>24.355</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R26C30[0][B]</td>
<td style=" background: #97FFFF;">n528_s164/F</td>
</tr>
<tr>
<td>25.129</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td>n528_s170/I1</td>
</tr>
<tr>
<td>25.699</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C34[3][B]</td>
<td style=" background: #97FFFF;">n528_s170/F</td>
</tr>
<tr>
<td>25.701</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[3][A]</td>
<td>n528_s124/I0</td>
</tr>
<tr>
<td>26.218</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C34[3][A]</td>
<td style=" background: #97FFFF;">n528_s124/F</td>
</tr>
<tr>
<td>26.656</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>n528_s81/I1</td>
</tr>
<tr>
<td>27.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">n528_s81/F</td>
</tr>
<tr>
<td>27.899</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>n528_s104/I2</td>
</tr>
<tr>
<td>28.352</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C34[0][B]</td>
<td style=" background: #97FFFF;">n528_s104/F</td>
</tr>
<tr>
<td>28.779</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>n528_s149/I1</td>
</tr>
<tr>
<td>29.349</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">n528_s149/F</td>
</tr>
<tr>
<td>29.493</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>n528_s105/I3</td>
</tr>
<tr>
<td>29.864</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C34[0][A]</td>
<td style=" background: #97FFFF;">n528_s105/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>n528_s98/I3</td>
</tr>
<tr>
<td>31.263</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">n528_s98/F</td>
</tr>
<tr>
<td>31.266</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>n528_s62/I0</td>
</tr>
<tr>
<td>31.719</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">n528_s62/F</td>
</tr>
<tr>
<td>32.374</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td>n528_s38/I2</td>
</tr>
<tr>
<td>32.923</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td style=" background: #97FFFF;">n528_s38/F</td>
</tr>
<tr>
<td>33.096</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>n528_s29/I3</td>
</tr>
<tr>
<td>33.613</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R25C34[0][A]</td>
<td style=" background: #97FFFF;">n528_s29/F</td>
</tr>
<tr>
<td>34.243</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[3][A]</td>
<td>segLED_7_s4/I0</td>
</tr>
<tr>
<td>34.792</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R34C35[3][A]</td>
<td style=" background: #97FFFF;">segLED_7_s4/F</td>
</tr>
<tr>
<td>35.803</td>
<td>1.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR36[A]</td>
<td style=" font-weight:bold;">segLED_5_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1005.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR36[A]</td>
<td>segLED_5_s2/CLK</td>
</tr>
<tr>
<td>1005.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR36[A]</td>
<td>segLED_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.871, 52.081%; route: 14.371, 47.157%; tC2Q: 0.232, 0.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>985.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1005.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[1][A]</td>
<td>timer_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R32C25[1][A]</td>
<td style=" font-weight:bold;">timer_0_s0/Q</td>
</tr>
<tr>
<td>6.141</td>
<td>0.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][B]</td>
<td>n226_s4/I3</td>
</tr>
<tr>
<td>6.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C25[0][B]</td>
<td style=" background: #97FFFF;">n226_s4/F</td>
</tr>
<tr>
<td>7.330</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[3][A]</td>
<td>n223_s3/I3</td>
</tr>
<tr>
<td>7.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C28[3][A]</td>
<td style=" background: #97FFFF;">n223_s3/F</td>
</tr>
<tr>
<td>8.311</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td>n220_s3/I3</td>
</tr>
<tr>
<td>8.866</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C27[0][A]</td>
<td style=" background: #97FFFF;">n220_s3/F</td>
</tr>
<tr>
<td>8.888</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][B]</td>
<td>n217_s3/I3</td>
</tr>
<tr>
<td>9.259</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C27[0][B]</td>
<td style=" background: #97FFFF;">n217_s3/F</td>
</tr>
<tr>
<td>9.438</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C26[2][A]</td>
<td>n214_s3/I3</td>
</tr>
<tr>
<td>9.987</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R33C26[2][A]</td>
<td style=" background: #97FFFF;">n214_s3/F</td>
</tr>
<tr>
<td>10.162</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>n211_s3/I3</td>
</tr>
<tr>
<td>10.732</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">n211_s3/F</td>
</tr>
<tr>
<td>10.909</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][B]</td>
<td>n208_s3/I3</td>
</tr>
<tr>
<td>11.426</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R34C25[2][B]</td>
<td style=" background: #97FFFF;">n208_s3/F</td>
</tr>
<tr>
<td>11.838</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[3][B]</td>
<td>n205_s3/I3</td>
</tr>
<tr>
<td>12.393</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C24[3][B]</td>
<td style=" background: #97FFFF;">n205_s3/F</td>
</tr>
<tr>
<td>12.656</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][A]</td>
<td>n202_s3/I3</td>
</tr>
<tr>
<td>13.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C24[3][A]</td>
<td style=" background: #97FFFF;">n202_s3/F</td>
</tr>
<tr>
<td>13.408</td>
<td>0.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[2][B]</td>
<td>n201_s2/I1</td>
</tr>
<tr>
<td>13.925</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C23[2][B]</td>
<td style=" background: #97FFFF;">n201_s2/F</td>
</tr>
<tr>
<td>14.343</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td>n851_s3/I0</td>
</tr>
<tr>
<td>14.805</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td style=" background: #97FFFF;">n851_s3/F</td>
</tr>
<tr>
<td>14.806</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>n851_s1/I3</td>
</tr>
<tr>
<td>15.259</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>26</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">n851_s1/F</td>
</tr>
<tr>
<td>16.218</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>n851_s35/I1</td>
</tr>
<tr>
<td>16.767</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">n851_s35/F</td>
</tr>
<tr>
<td>16.770</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>n856_s0/I3</td>
</tr>
<tr>
<td>17.340</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">n856_s0/F</td>
</tr>
<tr>
<td>19.380</td>
<td>2.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL51[B]</td>
<td style=" font-weight:bold;">led_5_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1005.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL51[B]</td>
<td>led_5_s2/CLK</td>
</tr>
<tr>
<td>1005.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL51[B]</td>
<td>led_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.295, 51.919%; route: 6.524, 46.429%; tC2Q: 0.232, 1.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>985.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1005.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[1][A]</td>
<td>timer_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R32C25[1][A]</td>
<td style=" font-weight:bold;">timer_0_s0/Q</td>
</tr>
<tr>
<td>6.141</td>
<td>0.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][B]</td>
<td>n226_s4/I3</td>
</tr>
<tr>
<td>6.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C25[0][B]</td>
<td style=" background: #97FFFF;">n226_s4/F</td>
</tr>
<tr>
<td>7.330</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[3][A]</td>
<td>n223_s3/I3</td>
</tr>
<tr>
<td>7.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C28[3][A]</td>
<td style=" background: #97FFFF;">n223_s3/F</td>
</tr>
<tr>
<td>8.311</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td>n220_s3/I3</td>
</tr>
<tr>
<td>8.866</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C27[0][A]</td>
<td style=" background: #97FFFF;">n220_s3/F</td>
</tr>
<tr>
<td>8.888</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][B]</td>
<td>n217_s3/I3</td>
</tr>
<tr>
<td>9.259</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C27[0][B]</td>
<td style=" background: #97FFFF;">n217_s3/F</td>
</tr>
<tr>
<td>9.438</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C26[2][A]</td>
<td>n214_s3/I3</td>
</tr>
<tr>
<td>9.987</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R33C26[2][A]</td>
<td style=" background: #97FFFF;">n214_s3/F</td>
</tr>
<tr>
<td>10.162</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>n211_s3/I3</td>
</tr>
<tr>
<td>10.732</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">n211_s3/F</td>
</tr>
<tr>
<td>10.909</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][B]</td>
<td>n208_s3/I3</td>
</tr>
<tr>
<td>11.426</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R34C25[2][B]</td>
<td style=" background: #97FFFF;">n208_s3/F</td>
</tr>
<tr>
<td>11.838</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[3][B]</td>
<td>n205_s3/I3</td>
</tr>
<tr>
<td>12.393</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C24[3][B]</td>
<td style=" background: #97FFFF;">n205_s3/F</td>
</tr>
<tr>
<td>12.656</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][A]</td>
<td>n202_s3/I3</td>
</tr>
<tr>
<td>13.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C24[3][A]</td>
<td style=" background: #97FFFF;">n202_s3/F</td>
</tr>
<tr>
<td>13.408</td>
<td>0.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[2][B]</td>
<td>n201_s2/I1</td>
</tr>
<tr>
<td>13.925</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C23[2][B]</td>
<td style=" background: #97FFFF;">n201_s2/F</td>
</tr>
<tr>
<td>14.343</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td>n851_s3/I0</td>
</tr>
<tr>
<td>14.805</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td style=" background: #97FFFF;">n851_s3/F</td>
</tr>
<tr>
<td>14.806</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>n851_s1/I3</td>
</tr>
<tr>
<td>15.259</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>26</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">n851_s1/F</td>
</tr>
<tr>
<td>16.218</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>n851_s35/I1</td>
</tr>
<tr>
<td>16.767</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">n851_s35/F</td>
</tr>
<tr>
<td>16.770</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>n856_s0/I3</td>
</tr>
<tr>
<td>17.340</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">n856_s0/F</td>
</tr>
<tr>
<td>19.380</td>
<td>2.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL51[A]</td>
<td style=" font-weight:bold;">led_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1005.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL51[A]</td>
<td>led_4_s1/CLK</td>
</tr>
<tr>
<td>1005.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL51[A]</td>
<td>led_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.295, 51.919%; route: 6.524, 46.429%; tC2Q: 0.232, 1.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1005.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[1][A]</td>
<td>timer_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R32C25[1][A]</td>
<td style=" font-weight:bold;">timer_0_s0/Q</td>
</tr>
<tr>
<td>6.141</td>
<td>0.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][B]</td>
<td>n226_s4/I3</td>
</tr>
<tr>
<td>6.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C25[0][B]</td>
<td style=" background: #97FFFF;">n226_s4/F</td>
</tr>
<tr>
<td>7.330</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[3][A]</td>
<td>n223_s3/I3</td>
</tr>
<tr>
<td>7.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C28[3][A]</td>
<td style=" background: #97FFFF;">n223_s3/F</td>
</tr>
<tr>
<td>8.311</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td>n220_s3/I3</td>
</tr>
<tr>
<td>8.866</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C27[0][A]</td>
<td style=" background: #97FFFF;">n220_s3/F</td>
</tr>
<tr>
<td>8.888</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][B]</td>
<td>n217_s3/I3</td>
</tr>
<tr>
<td>9.259</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C27[0][B]</td>
<td style=" background: #97FFFF;">n217_s3/F</td>
</tr>
<tr>
<td>9.438</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C26[2][A]</td>
<td>n214_s3/I3</td>
</tr>
<tr>
<td>9.987</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R33C26[2][A]</td>
<td style=" background: #97FFFF;">n214_s3/F</td>
</tr>
<tr>
<td>10.162</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>n211_s3/I3</td>
</tr>
<tr>
<td>10.732</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">n211_s3/F</td>
</tr>
<tr>
<td>10.909</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][B]</td>
<td>n208_s3/I3</td>
</tr>
<tr>
<td>11.426</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R34C25[2][B]</td>
<td style=" background: #97FFFF;">n208_s3/F</td>
</tr>
<tr>
<td>11.838</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[3][B]</td>
<td>n205_s3/I3</td>
</tr>
<tr>
<td>12.393</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C24[3][B]</td>
<td style=" background: #97FFFF;">n205_s3/F</td>
</tr>
<tr>
<td>12.656</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][A]</td>
<td>n202_s3/I3</td>
</tr>
<tr>
<td>13.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C24[3][A]</td>
<td style=" background: #97FFFF;">n202_s3/F</td>
</tr>
<tr>
<td>13.408</td>
<td>0.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[2][B]</td>
<td>n201_s2/I1</td>
</tr>
<tr>
<td>13.925</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C23[2][B]</td>
<td style=" background: #97FFFF;">n201_s2/F</td>
</tr>
<tr>
<td>14.343</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td>n851_s3/I0</td>
</tr>
<tr>
<td>14.805</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td style=" background: #97FFFF;">n851_s3/F</td>
</tr>
<tr>
<td>14.806</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>n851_s1/I3</td>
</tr>
<tr>
<td>15.259</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>26</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">n851_s1/F</td>
</tr>
<tr>
<td>16.218</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>n851_s35/I1</td>
</tr>
<tr>
<td>16.767</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">n851_s35/F</td>
</tr>
<tr>
<td>16.770</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>n856_s0/I3</td>
</tr>
<tr>
<td>17.340</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">n856_s0/F</td>
</tr>
<tr>
<td>19.047</td>
<td>1.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL49[A]</td>
<td style=" font-weight:bold;">led_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1005.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL49[A]</td>
<td>led_2_s1/CLK</td>
</tr>
<tr>
<td>1005.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL49[A]</td>
<td>led_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.295, 53.178%; route: 6.191, 45.131%; tC2Q: 0.232, 1.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1005.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[1][A]</td>
<td>timer_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R32C25[1][A]</td>
<td style=" font-weight:bold;">timer_0_s0/Q</td>
</tr>
<tr>
<td>6.141</td>
<td>0.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][B]</td>
<td>n226_s4/I3</td>
</tr>
<tr>
<td>6.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C25[0][B]</td>
<td style=" background: #97FFFF;">n226_s4/F</td>
</tr>
<tr>
<td>7.330</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[3][A]</td>
<td>n223_s3/I3</td>
</tr>
<tr>
<td>7.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C28[3][A]</td>
<td style=" background: #97FFFF;">n223_s3/F</td>
</tr>
<tr>
<td>8.311</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td>n220_s3/I3</td>
</tr>
<tr>
<td>8.866</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C27[0][A]</td>
<td style=" background: #97FFFF;">n220_s3/F</td>
</tr>
<tr>
<td>8.888</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][B]</td>
<td>n217_s3/I3</td>
</tr>
<tr>
<td>9.259</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C27[0][B]</td>
<td style=" background: #97FFFF;">n217_s3/F</td>
</tr>
<tr>
<td>9.438</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C26[2][A]</td>
<td>n214_s3/I3</td>
</tr>
<tr>
<td>9.987</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R33C26[2][A]</td>
<td style=" background: #97FFFF;">n214_s3/F</td>
</tr>
<tr>
<td>10.162</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>n211_s3/I3</td>
</tr>
<tr>
<td>10.732</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">n211_s3/F</td>
</tr>
<tr>
<td>10.909</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][B]</td>
<td>n208_s3/I3</td>
</tr>
<tr>
<td>11.426</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R34C25[2][B]</td>
<td style=" background: #97FFFF;">n208_s3/F</td>
</tr>
<tr>
<td>11.838</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[3][B]</td>
<td>n205_s3/I3</td>
</tr>
<tr>
<td>12.393</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C24[3][B]</td>
<td style=" background: #97FFFF;">n205_s3/F</td>
</tr>
<tr>
<td>12.656</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][A]</td>
<td>n202_s3/I3</td>
</tr>
<tr>
<td>13.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C24[3][A]</td>
<td style=" background: #97FFFF;">n202_s3/F</td>
</tr>
<tr>
<td>13.408</td>
<td>0.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[2][B]</td>
<td>n201_s2/I1</td>
</tr>
<tr>
<td>13.925</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C23[2][B]</td>
<td style=" background: #97FFFF;">n201_s2/F</td>
</tr>
<tr>
<td>14.343</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td>n851_s3/I0</td>
</tr>
<tr>
<td>14.805</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td style=" background: #97FFFF;">n851_s3/F</td>
</tr>
<tr>
<td>14.806</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>n851_s1/I3</td>
</tr>
<tr>
<td>15.259</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>26</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">n851_s1/F</td>
</tr>
<tr>
<td>16.218</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>n851_s35/I1</td>
</tr>
<tr>
<td>16.767</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">n851_s35/F</td>
</tr>
<tr>
<td>16.770</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>n856_s0/I3</td>
</tr>
<tr>
<td>17.340</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">n856_s0/F</td>
</tr>
<tr>
<td>19.047</td>
<td>1.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL49[B]</td>
<td style=" font-weight:bold;">led_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1005.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL49[B]</td>
<td>led_3_s1/CLK</td>
</tr>
<tr>
<td>1005.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL49[B]</td>
<td>led_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.295, 53.178%; route: 6.191, 45.131%; tC2Q: 0.232, 1.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1005.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[1][A]</td>
<td>timer_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R32C25[1][A]</td>
<td style=" font-weight:bold;">timer_0_s0/Q</td>
</tr>
<tr>
<td>6.141</td>
<td>0.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][B]</td>
<td>n226_s4/I3</td>
</tr>
<tr>
<td>6.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C25[0][B]</td>
<td style=" background: #97FFFF;">n226_s4/F</td>
</tr>
<tr>
<td>7.330</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[3][A]</td>
<td>n223_s3/I3</td>
</tr>
<tr>
<td>7.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C28[3][A]</td>
<td style=" background: #97FFFF;">n223_s3/F</td>
</tr>
<tr>
<td>8.311</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td>n220_s3/I3</td>
</tr>
<tr>
<td>8.866</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C27[0][A]</td>
<td style=" background: #97FFFF;">n220_s3/F</td>
</tr>
<tr>
<td>8.888</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][B]</td>
<td>n217_s3/I3</td>
</tr>
<tr>
<td>9.259</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C27[0][B]</td>
<td style=" background: #97FFFF;">n217_s3/F</td>
</tr>
<tr>
<td>9.438</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C26[2][A]</td>
<td>n214_s3/I3</td>
</tr>
<tr>
<td>9.987</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R33C26[2][A]</td>
<td style=" background: #97FFFF;">n214_s3/F</td>
</tr>
<tr>
<td>10.162</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>n211_s3/I3</td>
</tr>
<tr>
<td>10.732</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">n211_s3/F</td>
</tr>
<tr>
<td>10.909</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][B]</td>
<td>n208_s3/I3</td>
</tr>
<tr>
<td>11.426</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R34C25[2][B]</td>
<td style=" background: #97FFFF;">n208_s3/F</td>
</tr>
<tr>
<td>11.838</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[3][B]</td>
<td>n205_s3/I3</td>
</tr>
<tr>
<td>12.393</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C24[3][B]</td>
<td style=" background: #97FFFF;">n205_s3/F</td>
</tr>
<tr>
<td>12.656</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][A]</td>
<td>n202_s3/I3</td>
</tr>
<tr>
<td>13.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C24[3][A]</td>
<td style=" background: #97FFFF;">n202_s3/F</td>
</tr>
<tr>
<td>13.408</td>
<td>0.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[2][B]</td>
<td>n201_s2/I1</td>
</tr>
<tr>
<td>13.925</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C23[2][B]</td>
<td style=" background: #97FFFF;">n201_s2/F</td>
</tr>
<tr>
<td>14.343</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td>n851_s3/I0</td>
</tr>
<tr>
<td>14.805</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td style=" background: #97FFFF;">n851_s3/F</td>
</tr>
<tr>
<td>14.806</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>n851_s1/I3</td>
</tr>
<tr>
<td>15.259</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>26</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">n851_s1/F</td>
</tr>
<tr>
<td>16.218</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>n851_s35/I1</td>
</tr>
<tr>
<td>16.767</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">n851_s35/F</td>
</tr>
<tr>
<td>16.770</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>n856_s0/I3</td>
</tr>
<tr>
<td>17.340</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">n856_s0/F</td>
</tr>
<tr>
<td>18.078</td>
<td>0.738</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1005.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>stopWatchCtr_sec_1_s0/CLK</td>
</tr>
<tr>
<td>1005.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>stopWatchCtr_sec_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.295, 57.224%; route: 5.221, 40.956%; tC2Q: 0.232, 1.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1005.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[1][A]</td>
<td>timer_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R32C25[1][A]</td>
<td style=" font-weight:bold;">timer_0_s0/Q</td>
</tr>
<tr>
<td>6.141</td>
<td>0.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][B]</td>
<td>n226_s4/I3</td>
</tr>
<tr>
<td>6.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C25[0][B]</td>
<td style=" background: #97FFFF;">n226_s4/F</td>
</tr>
<tr>
<td>7.330</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[3][A]</td>
<td>n223_s3/I3</td>
</tr>
<tr>
<td>7.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C28[3][A]</td>
<td style=" background: #97FFFF;">n223_s3/F</td>
</tr>
<tr>
<td>8.311</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td>n220_s3/I3</td>
</tr>
<tr>
<td>8.866</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C27[0][A]</td>
<td style=" background: #97FFFF;">n220_s3/F</td>
</tr>
<tr>
<td>8.888</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][B]</td>
<td>n217_s3/I3</td>
</tr>
<tr>
<td>9.259</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C27[0][B]</td>
<td style=" background: #97FFFF;">n217_s3/F</td>
</tr>
<tr>
<td>9.438</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C26[2][A]</td>
<td>n214_s3/I3</td>
</tr>
<tr>
<td>9.987</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R33C26[2][A]</td>
<td style=" background: #97FFFF;">n214_s3/F</td>
</tr>
<tr>
<td>10.162</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>n211_s3/I3</td>
</tr>
<tr>
<td>10.732</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">n211_s3/F</td>
</tr>
<tr>
<td>10.909</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][B]</td>
<td>n208_s3/I3</td>
</tr>
<tr>
<td>11.426</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R34C25[2][B]</td>
<td style=" background: #97FFFF;">n208_s3/F</td>
</tr>
<tr>
<td>11.838</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[3][B]</td>
<td>n205_s3/I3</td>
</tr>
<tr>
<td>12.393</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C24[3][B]</td>
<td style=" background: #97FFFF;">n205_s3/F</td>
</tr>
<tr>
<td>12.656</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][A]</td>
<td>n202_s3/I3</td>
</tr>
<tr>
<td>13.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C24[3][A]</td>
<td style=" background: #97FFFF;">n202_s3/F</td>
</tr>
<tr>
<td>13.408</td>
<td>0.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[2][B]</td>
<td>n201_s2/I1</td>
</tr>
<tr>
<td>13.925</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C23[2][B]</td>
<td style=" background: #97FFFF;">n201_s2/F</td>
</tr>
<tr>
<td>14.343</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td>n851_s3/I0</td>
</tr>
<tr>
<td>14.805</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td style=" background: #97FFFF;">n851_s3/F</td>
</tr>
<tr>
<td>14.806</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>n851_s1/I3</td>
</tr>
<tr>
<td>15.259</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>26</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">n851_s1/F</td>
</tr>
<tr>
<td>16.218</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>n851_s35/I1</td>
</tr>
<tr>
<td>16.767</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">n851_s35/F</td>
</tr>
<tr>
<td>16.770</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>n856_s0/I3</td>
</tr>
<tr>
<td>17.340</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">n856_s0/F</td>
</tr>
<tr>
<td>18.078</td>
<td>0.738</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1005.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>stopWatchCtr_sec_2_s0/CLK</td>
</tr>
<tr>
<td>1005.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>stopWatchCtr_sec_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.295, 57.224%; route: 5.221, 40.956%; tC2Q: 0.232, 1.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1005.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[1][A]</td>
<td>timer_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R32C25[1][A]</td>
<td style=" font-weight:bold;">timer_0_s0/Q</td>
</tr>
<tr>
<td>6.141</td>
<td>0.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][B]</td>
<td>n226_s4/I3</td>
</tr>
<tr>
<td>6.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C25[0][B]</td>
<td style=" background: #97FFFF;">n226_s4/F</td>
</tr>
<tr>
<td>7.330</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[3][A]</td>
<td>n223_s3/I3</td>
</tr>
<tr>
<td>7.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C28[3][A]</td>
<td style=" background: #97FFFF;">n223_s3/F</td>
</tr>
<tr>
<td>8.311</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td>n220_s3/I3</td>
</tr>
<tr>
<td>8.866</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C27[0][A]</td>
<td style=" background: #97FFFF;">n220_s3/F</td>
</tr>
<tr>
<td>8.888</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][B]</td>
<td>n217_s3/I3</td>
</tr>
<tr>
<td>9.259</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C27[0][B]</td>
<td style=" background: #97FFFF;">n217_s3/F</td>
</tr>
<tr>
<td>9.438</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C26[2][A]</td>
<td>n214_s3/I3</td>
</tr>
<tr>
<td>9.987</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R33C26[2][A]</td>
<td style=" background: #97FFFF;">n214_s3/F</td>
</tr>
<tr>
<td>10.162</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>n211_s3/I3</td>
</tr>
<tr>
<td>10.732</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">n211_s3/F</td>
</tr>
<tr>
<td>10.909</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][B]</td>
<td>n208_s3/I3</td>
</tr>
<tr>
<td>11.426</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R34C25[2][B]</td>
<td style=" background: #97FFFF;">n208_s3/F</td>
</tr>
<tr>
<td>11.838</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[3][B]</td>
<td>n205_s3/I3</td>
</tr>
<tr>
<td>12.393</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C24[3][B]</td>
<td style=" background: #97FFFF;">n205_s3/F</td>
</tr>
<tr>
<td>12.656</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][A]</td>
<td>n202_s3/I3</td>
</tr>
<tr>
<td>13.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C24[3][A]</td>
<td style=" background: #97FFFF;">n202_s3/F</td>
</tr>
<tr>
<td>13.408</td>
<td>0.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[2][B]</td>
<td>n201_s2/I1</td>
</tr>
<tr>
<td>13.925</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C23[2][B]</td>
<td style=" background: #97FFFF;">n201_s2/F</td>
</tr>
<tr>
<td>14.343</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td>n851_s3/I0</td>
</tr>
<tr>
<td>14.805</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td style=" background: #97FFFF;">n851_s3/F</td>
</tr>
<tr>
<td>14.806</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>n851_s1/I3</td>
</tr>
<tr>
<td>15.259</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>26</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">n851_s1/F</td>
</tr>
<tr>
<td>16.218</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>n851_s35/I1</td>
</tr>
<tr>
<td>16.767</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">n851_s35/F</td>
</tr>
<tr>
<td>16.770</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>n856_s0/I3</td>
</tr>
<tr>
<td>17.340</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">n856_s0/F</td>
</tr>
<tr>
<td>18.078</td>
<td>0.738</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1005.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>stopWatchCtr_sec_3_s0/CLK</td>
</tr>
<tr>
<td>1005.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>stopWatchCtr_sec_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.295, 57.224%; route: 5.221, 40.956%; tC2Q: 0.232, 1.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1005.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[1][A]</td>
<td>timer_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R32C25[1][A]</td>
<td style=" font-weight:bold;">timer_0_s0/Q</td>
</tr>
<tr>
<td>6.141</td>
<td>0.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][B]</td>
<td>n226_s4/I3</td>
</tr>
<tr>
<td>6.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C25[0][B]</td>
<td style=" background: #97FFFF;">n226_s4/F</td>
</tr>
<tr>
<td>7.330</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[3][A]</td>
<td>n223_s3/I3</td>
</tr>
<tr>
<td>7.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C28[3][A]</td>
<td style=" background: #97FFFF;">n223_s3/F</td>
</tr>
<tr>
<td>8.311</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td>n220_s3/I3</td>
</tr>
<tr>
<td>8.866</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C27[0][A]</td>
<td style=" background: #97FFFF;">n220_s3/F</td>
</tr>
<tr>
<td>8.888</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][B]</td>
<td>n217_s3/I3</td>
</tr>
<tr>
<td>9.259</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C27[0][B]</td>
<td style=" background: #97FFFF;">n217_s3/F</td>
</tr>
<tr>
<td>9.438</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C26[2][A]</td>
<td>n214_s3/I3</td>
</tr>
<tr>
<td>9.987</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R33C26[2][A]</td>
<td style=" background: #97FFFF;">n214_s3/F</td>
</tr>
<tr>
<td>10.162</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>n211_s3/I3</td>
</tr>
<tr>
<td>10.732</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">n211_s3/F</td>
</tr>
<tr>
<td>10.909</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][B]</td>
<td>n208_s3/I3</td>
</tr>
<tr>
<td>11.426</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R34C25[2][B]</td>
<td style=" background: #97FFFF;">n208_s3/F</td>
</tr>
<tr>
<td>11.838</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[3][B]</td>
<td>n205_s3/I3</td>
</tr>
<tr>
<td>12.393</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C24[3][B]</td>
<td style=" background: #97FFFF;">n205_s3/F</td>
</tr>
<tr>
<td>12.656</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][A]</td>
<td>n202_s3/I3</td>
</tr>
<tr>
<td>13.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C24[3][A]</td>
<td style=" background: #97FFFF;">n202_s3/F</td>
</tr>
<tr>
<td>13.408</td>
<td>0.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[2][B]</td>
<td>n201_s2/I1</td>
</tr>
<tr>
<td>13.925</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C23[2][B]</td>
<td style=" background: #97FFFF;">n201_s2/F</td>
</tr>
<tr>
<td>14.343</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td>n851_s3/I0</td>
</tr>
<tr>
<td>14.805</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td style=" background: #97FFFF;">n851_s3/F</td>
</tr>
<tr>
<td>14.806</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>n851_s1/I3</td>
</tr>
<tr>
<td>15.259</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>26</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">n851_s1/F</td>
</tr>
<tr>
<td>16.218</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>n851_s35/I1</td>
</tr>
<tr>
<td>16.767</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">n851_s35/F</td>
</tr>
<tr>
<td>16.770</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>n856_s0/I3</td>
</tr>
<tr>
<td>17.340</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">n856_s0/F</td>
</tr>
<tr>
<td>18.078</td>
<td>0.738</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1005.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>stopWatchCtr_sec_4_s0/CLK</td>
</tr>
<tr>
<td>1005.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>stopWatchCtr_sec_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.295, 57.224%; route: 5.221, 40.956%; tC2Q: 0.232, 1.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1005.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[1][A]</td>
<td>timer_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R32C25[1][A]</td>
<td style=" font-weight:bold;">timer_0_s0/Q</td>
</tr>
<tr>
<td>6.141</td>
<td>0.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][B]</td>
<td>n226_s4/I3</td>
</tr>
<tr>
<td>6.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C25[0][B]</td>
<td style=" background: #97FFFF;">n226_s4/F</td>
</tr>
<tr>
<td>7.330</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[3][A]</td>
<td>n223_s3/I3</td>
</tr>
<tr>
<td>7.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C28[3][A]</td>
<td style=" background: #97FFFF;">n223_s3/F</td>
</tr>
<tr>
<td>8.311</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td>n220_s3/I3</td>
</tr>
<tr>
<td>8.866</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C27[0][A]</td>
<td style=" background: #97FFFF;">n220_s3/F</td>
</tr>
<tr>
<td>8.888</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][B]</td>
<td>n217_s3/I3</td>
</tr>
<tr>
<td>9.259</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C27[0][B]</td>
<td style=" background: #97FFFF;">n217_s3/F</td>
</tr>
<tr>
<td>9.438</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C26[2][A]</td>
<td>n214_s3/I3</td>
</tr>
<tr>
<td>9.987</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R33C26[2][A]</td>
<td style=" background: #97FFFF;">n214_s3/F</td>
</tr>
<tr>
<td>10.162</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>n211_s3/I3</td>
</tr>
<tr>
<td>10.732</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">n211_s3/F</td>
</tr>
<tr>
<td>10.909</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][B]</td>
<td>n208_s3/I3</td>
</tr>
<tr>
<td>11.426</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R34C25[2][B]</td>
<td style=" background: #97FFFF;">n208_s3/F</td>
</tr>
<tr>
<td>11.838</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[3][B]</td>
<td>n205_s3/I3</td>
</tr>
<tr>
<td>12.393</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C24[3][B]</td>
<td style=" background: #97FFFF;">n205_s3/F</td>
</tr>
<tr>
<td>12.656</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][A]</td>
<td>n202_s3/I3</td>
</tr>
<tr>
<td>13.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C24[3][A]</td>
<td style=" background: #97FFFF;">n202_s3/F</td>
</tr>
<tr>
<td>13.408</td>
<td>0.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[2][B]</td>
<td>n201_s2/I1</td>
</tr>
<tr>
<td>13.925</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C23[2][B]</td>
<td style=" background: #97FFFF;">n201_s2/F</td>
</tr>
<tr>
<td>14.343</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td>n851_s3/I0</td>
</tr>
<tr>
<td>14.805</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td style=" background: #97FFFF;">n851_s3/F</td>
</tr>
<tr>
<td>14.806</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>n851_s1/I3</td>
</tr>
<tr>
<td>15.259</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>26</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">n851_s1/F</td>
</tr>
<tr>
<td>16.218</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>n851_s35/I1</td>
</tr>
<tr>
<td>16.767</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">n851_s35/F</td>
</tr>
<tr>
<td>16.770</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>n856_s0/I3</td>
</tr>
<tr>
<td>17.340</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">n856_s0/F</td>
</tr>
<tr>
<td>18.078</td>
<td>0.738</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1005.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>stopWatchCtr_sec_5_s0/CLK</td>
</tr>
<tr>
<td>1005.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>stopWatchCtr_sec_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.295, 57.224%; route: 5.221, 40.956%; tC2Q: 0.232, 1.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1005.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[1][A]</td>
<td>timer_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R32C25[1][A]</td>
<td style=" font-weight:bold;">timer_0_s0/Q</td>
</tr>
<tr>
<td>6.141</td>
<td>0.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][B]</td>
<td>n226_s4/I3</td>
</tr>
<tr>
<td>6.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C25[0][B]</td>
<td style=" background: #97FFFF;">n226_s4/F</td>
</tr>
<tr>
<td>7.330</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[3][A]</td>
<td>n223_s3/I3</td>
</tr>
<tr>
<td>7.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C28[3][A]</td>
<td style=" background: #97FFFF;">n223_s3/F</td>
</tr>
<tr>
<td>8.311</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td>n220_s3/I3</td>
</tr>
<tr>
<td>8.866</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C27[0][A]</td>
<td style=" background: #97FFFF;">n220_s3/F</td>
</tr>
<tr>
<td>8.888</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][B]</td>
<td>n217_s3/I3</td>
</tr>
<tr>
<td>9.259</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C27[0][B]</td>
<td style=" background: #97FFFF;">n217_s3/F</td>
</tr>
<tr>
<td>9.438</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C26[2][A]</td>
<td>n214_s3/I3</td>
</tr>
<tr>
<td>9.987</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R33C26[2][A]</td>
<td style=" background: #97FFFF;">n214_s3/F</td>
</tr>
<tr>
<td>10.162</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>n211_s3/I3</td>
</tr>
<tr>
<td>10.732</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">n211_s3/F</td>
</tr>
<tr>
<td>10.909</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][B]</td>
<td>n208_s3/I3</td>
</tr>
<tr>
<td>11.426</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R34C25[2][B]</td>
<td style=" background: #97FFFF;">n208_s3/F</td>
</tr>
<tr>
<td>11.838</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[3][B]</td>
<td>n205_s3/I3</td>
</tr>
<tr>
<td>12.393</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C24[3][B]</td>
<td style=" background: #97FFFF;">n205_s3/F</td>
</tr>
<tr>
<td>12.656</td>
<td>0.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][A]</td>
<td>n202_s3/I3</td>
</tr>
<tr>
<td>13.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C24[3][A]</td>
<td style=" background: #97FFFF;">n202_s3/F</td>
</tr>
<tr>
<td>13.408</td>
<td>0.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[2][B]</td>
<td>n201_s2/I1</td>
</tr>
<tr>
<td>13.925</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C23[2][B]</td>
<td style=" background: #97FFFF;">n201_s2/F</td>
</tr>
<tr>
<td>14.343</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td>n851_s3/I0</td>
</tr>
<tr>
<td>14.805</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td style=" background: #97FFFF;">n851_s3/F</td>
</tr>
<tr>
<td>14.806</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>n851_s1/I3</td>
</tr>
<tr>
<td>15.259</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>26</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">n851_s1/F</td>
</tr>
<tr>
<td>16.218</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td>n851_s35/I1</td>
</tr>
<tr>
<td>16.767</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">n851_s35/F</td>
</tr>
<tr>
<td>16.770</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td>n856_s0/I3</td>
</tr>
<tr>
<td>17.340</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">n856_s0/F</td>
</tr>
<tr>
<td>18.078</td>
<td>0.738</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1002.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1005.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>stopWatchCtr_sec_6_s0/CLK</td>
</tr>
<tr>
<td>1005.294</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>stopWatchCtr_sec_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.295, 57.224%; route: 5.221, 40.956%; tC2Q: 0.232, 1.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_1_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[0][A]</td>
<td>led_1_s5/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C22[0][A]</td>
<td style=" font-weight:bold;">led_1_s5/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[0][A]</td>
<td>n271_s4/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C22[0][A]</td>
<td style=" background: #97FFFF;">n271_s4/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[0][A]</td>
<td style=" font-weight:bold;">led_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[0][A]</td>
<td>led_1_s5/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C22[0][A]</td>
<td>led_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[0][A]</td>
<td>led_0_s3/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R34C23[0][A]</td>
<td style=" font-weight:bold;">led_0_s3/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[0][A]</td>
<td>n678_s4/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C23[0][A]</td>
<td style=" background: #97FFFF;">n678_s4/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][A]</td>
<td style=" font-weight:bold;">led_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[0][A]</td>
<td>led_0_s3/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C23[0][A]</td>
<td>led_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>segmentCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][A]</td>
<td>segmentCounter_0_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R34C32[0][A]</td>
<td style=" font-weight:bold;">segmentCounter_0_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][A]</td>
<td>n600_s2/I0</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C32[0][A]</td>
<td style=" background: #97FFFF;">n600_s2/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C32[0][A]</td>
<td style=" font-weight:bold;">segmentCounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][A]</td>
<td>segmentCounter_0_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C32[0][A]</td>
<td>segmentCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>segmentCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C30[1][A]</td>
<td>segmentCounter_2_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C30[1][A]</td>
<td style=" font-weight:bold;">segmentCounter_2_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C30[1][A]</td>
<td>n598_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C30[1][A]</td>
<td style=" background: #97FFFF;">n598_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30[1][A]</td>
<td style=" font-weight:bold;">segmentCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C30[1][A]</td>
<td>segmentCounter_2_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C30[1][A]</td>
<td>segmentCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>segmentCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentCounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C31[0][A]</td>
<td>segmentCounter_6_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C31[0][A]</td>
<td style=" font-weight:bold;">segmentCounter_6_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C31[0][A]</td>
<td>n594_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C31[0][A]</td>
<td style=" background: #97FFFF;">n594_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C31[0][A]</td>
<td style=" font-weight:bold;">segmentCounter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C31[0][A]</td>
<td>segmentCounter_6_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C31[0][A]</td>
<td>segmentCounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>segmentCounter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentCounter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C31[1][A]</td>
<td>segmentCounter_8_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C31[1][A]</td>
<td style=" font-weight:bold;">segmentCounter_8_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C31[1][A]</td>
<td>n592_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C31[1][A]</td>
<td style=" background: #97FFFF;">n592_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C31[1][A]</td>
<td style=" font-weight:bold;">segmentCounter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C31[1][A]</td>
<td>segmentCounter_8_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C31[1][A]</td>
<td>segmentCounter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>segmentCounter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentCounter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[0][A]</td>
<td>segmentCounter_12_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C32[0][A]</td>
<td style=" font-weight:bold;">segmentCounter_12_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C32[0][A]</td>
<td>n588_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C32[0][A]</td>
<td style=" background: #97FFFF;">n588_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[0][A]</td>
<td style=" font-weight:bold;">segmentCounter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[0][A]</td>
<td>segmentCounter_12_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C32[0][A]</td>
<td>segmentCounter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>segmentCounter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentCounter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[1][A]</td>
<td>segmentCounter_14_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C32[1][A]</td>
<td style=" font-weight:bold;">segmentCounter_14_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C32[1][A]</td>
<td>n586_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C32[1][A]</td>
<td style=" background: #97FFFF;">n586_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[1][A]</td>
<td style=" font-weight:bold;">segmentCounter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[1][A]</td>
<td>segmentCounter_14_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C32[1][A]</td>
<td>segmentCounter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>segmentCounter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentCounter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C33[0][A]</td>
<td>segmentCounter_18_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C33[0][A]</td>
<td style=" font-weight:bold;">segmentCounter_18_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C33[0][A]</td>
<td>n582_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C33[0][A]</td>
<td style=" background: #97FFFF;">n582_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[0][A]</td>
<td style=" font-weight:bold;">segmentCounter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C33[0][A]</td>
<td>segmentCounter_18_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C33[0][A]</td>
<td>segmentCounter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>segmentCounter_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentCounter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C33[1][A]</td>
<td>segmentCounter_20_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C33[1][A]</td>
<td style=" font-weight:bold;">segmentCounter_20_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C33[1][A]</td>
<td>n580_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C33[1][A]</td>
<td style=" background: #97FFFF;">n580_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[1][A]</td>
<td style=" font-weight:bold;">segmentCounter_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C33[1][A]</td>
<td>segmentCounter_20_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C33[1][A]</td>
<td>segmentCounter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>segmentCounter_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentCounter_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C34[0][A]</td>
<td>segmentCounter_24_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C34[0][A]</td>
<td style=" font-weight:bold;">segmentCounter_24_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C34[0][A]</td>
<td>n576_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C34[0][A]</td>
<td style=" background: #97FFFF;">n576_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C34[0][A]</td>
<td style=" font-weight:bold;">segmentCounter_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C34[0][A]</td>
<td>segmentCounter_24_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C34[0][A]</td>
<td>segmentCounter_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>segmentCounter_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentCounter_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C34[1][A]</td>
<td>segmentCounter_26_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C34[1][A]</td>
<td style=" font-weight:bold;">segmentCounter_26_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C34[1][A]</td>
<td>n574_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C34[1][A]</td>
<td style=" background: #97FFFF;">n574_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C34[1][A]</td>
<td style=" font-weight:bold;">segmentCounter_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C34[1][A]</td>
<td>segmentCounter_26_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C34[1][A]</td>
<td>segmentCounter_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>segmentCounter_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segmentCounter_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[0][A]</td>
<td>segmentCounter_30_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C35[0][A]</td>
<td style=" font-weight:bold;">segmentCounter_30_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C35[0][A]</td>
<td>n570_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C35[0][A]</td>
<td style=" background: #97FFFF;">n570_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[0][A]</td>
<td style=" font-weight:bold;">segmentCounter_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[0][A]</td>
<td>segmentCounter_30_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C35[0][A]</td>
<td>segmentCounter_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>stopWatchCtr_sec_18_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_18_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C31[0][A]</td>
<td>n107_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" background: #97FFFF;">n107_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>stopWatchCtr_sec_18_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>stopWatchCtr_sec_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>stopWatchCtr_sec_24_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_24_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C32[0][A]</td>
<td>n101_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">n101_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>stopWatchCtr_sec_24_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>stopWatchCtr_sec_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>stopWatchCtr_sec_30_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_30_s0/Q</td>
</tr>
<tr>
<td>3.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C33[0][A]</td>
<td>n95_s/I1</td>
</tr>
<tr>
<td>4.019</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td style=" background: #97FFFF;">n95_s/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>stopWatchCtr_sec_30_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>stopWatchCtr_sec_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>stopWatchCtr_sec_8_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_8_s0/Q</td>
</tr>
<tr>
<td>3.789</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C29[1][A]</td>
<td>n117_s/I1</td>
</tr>
<tr>
<td>4.021</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" background: #97FFFF;">n117_s/SUM</td>
</tr>
<tr>
<td>4.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>stopWatchCtr_sec_8_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>stopWatchCtr_sec_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>stopWatchCtr_sec_12_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_12_s0/Q</td>
</tr>
<tr>
<td>3.789</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[0][A]</td>
<td>n113_s/I1</td>
</tr>
<tr>
<td>4.021</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" background: #97FFFF;">n113_s/SUM</td>
</tr>
<tr>
<td>4.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>stopWatchCtr_sec_12_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>stopWatchCtr_sec_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>stopWatchCtr_sec_20_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C31[1][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_20_s0/Q</td>
</tr>
<tr>
<td>3.789</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C31[1][A]</td>
<td>n105_s/I1</td>
</tr>
<tr>
<td>4.021</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" background: #97FFFF;">n105_s/SUM</td>
</tr>
<tr>
<td>4.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>stopWatchCtr_sec_20_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>stopWatchCtr_sec_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_ms_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_ms_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td>stopWatchCtr_ms_2_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R29C34[0][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_ms_2_s0/Q</td>
</tr>
<tr>
<td>3.789</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td>n159_s2/I2</td>
</tr>
<tr>
<td>4.021</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">n159_s2/F</td>
</tr>
<tr>
<td>4.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_ms_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td>stopWatchCtr_ms_2_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C34[0][A]</td>
<td>stopWatchCtr_ms_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td>timer_5_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R32C28[1][A]</td>
<td style=" font-weight:bold;">timer_5_s0/Q</td>
</tr>
<tr>
<td>3.789</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td>n225_s2/I3</td>
</tr>
<tr>
<td>4.021</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td style=" background: #97FFFF;">n225_s2/F</td>
</tr>
<tr>
<td>4.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td style=" font-weight:bold;">timer_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td>timer_5_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C28[1][A]</td>
<td>timer_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[0][A]</td>
<td>timer_21_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R34C25[0][A]</td>
<td style=" font-weight:bold;">timer_21_s0/Q</td>
</tr>
<tr>
<td>3.789</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[0][A]</td>
<td>n209_s2/I3</td>
</tr>
<tr>
<td>4.021</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C25[0][A]</td>
<td style=" background: #97FFFF;">n209_s2/F</td>
</tr>
<tr>
<td>4.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C25[0][A]</td>
<td style=" font-weight:bold;">timer_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[0][A]</td>
<td>timer_21_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C25[0][A]</td>
<td>timer_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C26[1][A]</td>
<td>timer_22_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R34C26[1][A]</td>
<td style=" font-weight:bold;">timer_22_s0/Q</td>
</tr>
<tr>
<td>3.789</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C26[1][A]</td>
<td>n208_s2/I1</td>
</tr>
<tr>
<td>4.021</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C26[1][A]</td>
<td style=" background: #97FFFF;">n208_s2/F</td>
</tr>
<tr>
<td>4.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C26[1][A]</td>
<td style=" font-weight:bold;">timer_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C26[1][A]</td>
<td>timer_22_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C26[1][A]</td>
<td>timer_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td>stopWatchCtr_sec_0_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R29C35[0][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_0_s0/Q</td>
</tr>
<tr>
<td>3.790</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td>n125_s3/I0</td>
</tr>
<tr>
<td>4.022</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">n125_s3/F</td>
</tr>
<tr>
<td>4.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td>stopWatchCtr_sec_0_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C35[0][A]</td>
<td>stopWatchCtr_sec_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stopWatchCtr_sec_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_1Mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>stopWatchCtr_sec_26_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R27C32[1][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_26_s0/Q</td>
</tr>
<tr>
<td>3.790</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C32[1][A]</td>
<td>n99_s/I1</td>
</tr>
<tr>
<td>4.022</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td style=" background: #97FFFF;">n99_s/SUM</td>
</tr>
<tr>
<td>4.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td style=" font-weight:bold;">stopWatchCtr_sec_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>stopWatchCtr_sec_26_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>stopWatchCtr_sec_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>496.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>497.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>timer_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>502.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>505.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>timer_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1003.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>timer_30_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>496.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>497.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>timer_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>502.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>505.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>timer_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1003.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>timer_28_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>496.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>497.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>timer_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>502.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>505.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>timer_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1003.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>timer_24_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>496.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>497.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>timer_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>502.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>505.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>timer_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1003.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>timer_16_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>496.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>497.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>timer_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>502.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>505.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>timer_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1003.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>timer_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>496.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>497.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stopWatchCtr_sec_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>502.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>505.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>stopWatchCtr_sec_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1003.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>stopWatchCtr_sec_6_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>496.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>497.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stopWatchCtr_sec_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>502.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>505.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>stopWatchCtr_sec_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1003.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>stopWatchCtr_sec_7_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>496.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>497.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>timer_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>502.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>505.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>timer_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1003.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>timer_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>496.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>497.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stopWatchCtr_sec_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>502.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>505.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>stopWatchCtr_sec_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1003.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>stopWatchCtr_sec_8_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>496.801</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>497.801</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>n38_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>502.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>505.782</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>n38_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_1Mhz</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1003.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>n38_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>122</td>
<td>sys_clk_d</td>
<td>968.749</td>
<td>3.468</td>
</tr>
<tr>
<td>38</td>
<td>startStopClk</td>
<td>995.591</td>
<td>1.152</td>
</tr>
<tr>
<td>37</td>
<td>n559_7</td>
<td>996.058</td>
<td>0.703</td>
</tr>
<tr>
<td>36</td>
<td>n856_7</td>
<td>985.914</td>
<td>2.569</td>
</tr>
<tr>
<td>26</td>
<td>n851_9</td>
<td>985.914</td>
<td>0.959</td>
</tr>
<tr>
<td>25</td>
<td>stopWatchCtr_sec[27]</td>
<td>969.088</td>
<td>0.957</td>
</tr>
<tr>
<td>22</td>
<td>stopWatchCtr_sec[28]</td>
<td>968.931</td>
<td>1.171</td>
</tr>
<tr>
<td>22</td>
<td>stopWatchCtr_sec[29]</td>
<td>969.247</td>
<td>0.790</td>
</tr>
<tr>
<td>22</td>
<td>stopWatchCtr_sec[31]</td>
<td>968.749</td>
<td>1.160</td>
</tr>
<tr>
<td>21</td>
<td>stopWatchCtr_sec[22]</td>
<td>971.590</td>
<td>1.654</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R27C31</td>
<td>88.89%</td>
</tr>
<tr>
<td>R27C32</td>
<td>88.89%</td>
</tr>
<tr>
<td>R27C29</td>
<td>87.50%</td>
</tr>
<tr>
<td>R27C30</td>
<td>87.50%</td>
</tr>
<tr>
<td>R34C26</td>
<td>80.56%</td>
</tr>
<tr>
<td>R33C31</td>
<td>77.78%</td>
</tr>
<tr>
<td>R33C33</td>
<td>77.78%</td>
</tr>
<tr>
<td>R34C23</td>
<td>76.39%</td>
</tr>
<tr>
<td>R33C32</td>
<td>76.39%</td>
</tr>
<tr>
<td>R33C34</td>
<td>75.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_1Mhz -period 1000 -waveform {0 500} [get_ports {sys_clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
