library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity half_adder is
    Port ( a : in STD_LOGIC;
           b : in STD_LOGIC;
           carry : out STD_LOGIC;
           sum : out STD_LOGIC);
end half_adder;

architecture structural of half_adder is
 component xor_gate is
  port(i1,i2 : in std_logic;
       o1 : out std_logic);
   end component;
 component and_gate is
   port( i1,i2 : in std_logic;
          o1 : out std_logic);
 end component;
 begin
 u1: xor_gate port map(a,b,sum);
 u2: and_gate port map(a,b, carry);
end structural;
