library IEEE; use IEEE.STD_LOGIC_1164.all;

entity sram7segdp is
    port (clk, wren, Nreset: in STD_LOGIC;
	  data_in: in STD_LOGIC_VECTOR(7 downto 0);
	  address_in: in STD_LOGIC_VECTOR(7 downto 0);
     Segout: out STD_LOGIC_VECTOR(7*2-1 downto 0));
end;

architecture synth of sram7segdp is    

   component ram1 is
		PORT
		(
			address	: IN STD_LOGIC_VECTOR (7 DOWNTO 0);
			clock		: IN STD_LOGIC  := '1';
			data		: IN STD_LOGIC_VECTOR (7 DOWNTO 0);
			wren		: IN STD_LOGIC ;
			q		: OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
		);
    end component;

    component seg7 is 
        port (I: in STD_LOGIC_VECTOR(3 downto 0);
            Seg: out STD_LOGIC_VECTOR(6 downto 0));
    end component;
    
    signal data_out : STD_LOGIC_VECTOR(7 downto 0);
	 
    begin
		sr1:ram1 port map(address_in, clk, data_in, not wren, data_out);
		dp1:seg7 port map(data_out(3 downto 0), Segout(6 downto 0));
		dp2:seg7 port map(data_out(7 downto 4), Segout(13 downto 7));
    end;