Running: /home/tk/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/tk/Desktop/cpeg622/proj1/part3/recv_test_isim_beh.exe" -prj "/home/tk/Desktop/cpeg622/proj1/part3/recv_test_beh.prj" "work.recv_test" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/tk/Desktop/cpeg622/proj1/part3/recv.vhd" into library work
Parsing VHDL file "/home/tk/Desktop/cpeg622/proj1/part3/recv_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96460 KB
Fuse CPU Usage: 1370 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture arch_recv of entity ent_recv [\ent_recv(8,4,16)\]
Compiling architecture behavior of entity recv_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable /home/tk/Desktop/cpeg622/proj1/part3/recv_test_isim_beh.exe
Fuse Memory Usage: 668260 KB
Fuse CPU Usage: 1470 ms
GCC CPU Usage: 110 ms
