// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "11/30/2022 14:36:02"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Problem3Block (
	R_first_four,
	Clock,
	Reset_A,
	A,
	Reset_B,
	B,
	Enable_Decoder,
	Data_in,
	FSM_reset,
	R_last_four,
	sign,
	Student_id,
	YN);
output 	[0:6] R_first_four;
input 	Clock;
input 	Reset_A;
input 	[7:0] A;
input 	Reset_B;
input 	[7:0] B;
input 	Enable_Decoder;
input 	Data_in;
input 	FSM_reset;
output 	[0:6] R_last_four;
output 	[0:6] sign;
output 	[0:6] Student_id;
output 	[0:6] YN;

// Design Ports Information
// R_first_four[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_first_four[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_first_four[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_first_four[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_first_four[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_first_four[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_first_four[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_last_four[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_last_four[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_last_four[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_last_four[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_last_four[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_last_four[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_last_four[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sign[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sign[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sign[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sign[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sign[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sign[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sign[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Student_id[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Student_id[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Student_id[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Student_id[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Student_id[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Student_id[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Student_id[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// YN[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// YN[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// YN[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// YN[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// YN[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// YN[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// YN[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Enable_Decoder	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FSM_reset	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data_in	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reset_A	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reset_B	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[7]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[6]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[5]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[4]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[3]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[2]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[1]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Clock	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ASUP3|Add0~2_combout ;
wire \ASUP3|Add2~8_combout ;
wire \ASUP3|Add0~8_combout ;
wire \clock_divP3|divisor[1]~29_combout ;
wire \clock_divP3|divisor[3]~33_combout ;
wire \clock_divP3|divisor[8]~43_combout ;
wire \clock_divP3|divisor[19]~65_combout ;
wire \clock_divP3|divisor[20]~67_combout ;
wire \clock_divP3|divisor[22]~71_combout ;
wire \clock_divP3|divisor[26]~80 ;
wire \clock_divP3|divisor[27]~81_combout ;
wire \ASUP3|Result[0]~12_combout ;
wire \ASUP3|Result[0]~13_combout ;
wire \ASUP3|Result[0]~18_combout ;
wire \ASUP3|Result~27_combout ;
wire \ASUP3|Selector3~0_combout ;
wire \ASUP3|Selector3~1_combout ;
wire \ASUP3|Selector3~2_combout ;
wire \ASUP3|Selector3~3_combout ;
wire \ASUP3|Result~34_combout ;
wire \ASUP3|Result~37_combout ;
wire \ASUP3|Selector0~3_combout ;
wire \clock_divP3|Equal0~0_combout ;
wire \clock_divP3|Equal0~6_combout ;
wire \Reset_B~combout ;
wire \Clock~combout ;
wire \Clock~clkctrl_outclk ;
wire \Reset_B~clk_delay_ctrl_clkout ;
wire \Reset_B~clkctrl_outclk ;
wire \Reset_A~combout ;
wire \ASUP3|Result~26_combout ;
wire \FSM_reset~combout ;
wire \Data_in~combout ;
wire \FSMP3|yfsm.s7~regout ;
wire \FSMP3|yfsm.s8~regout ;
wire \FSMP3|yfsm.s0~0_combout ;
wire \FSMP3|yfsm.s0~regout ;
wire \FSMP3|yfsm.s1~0_combout ;
wire \FSMP3|yfsm.s1~regout ;
wire \FSMP3|yfsm.s2~feeder_combout ;
wire \FSMP3|yfsm.s2~regout ;
wire \FSMP3|yfsm.s3~regout ;
wire \FSMP3|yfsm.s4~regout ;
wire \FSMP3|yfsm.s5~regout ;
wire \FSMP3|yfsm.s6~regout ;
wire \ASUP3|Result[3]~20_combout ;
wire \FSMP3|WideOr10~combout ;
wire \ASUP3|Result[0]~17_combout ;
wire \ASUP3|Add0~1 ;
wire \ASUP3|Add0~3 ;
wire \ASUP3|Add0~4_combout ;
wire \ASUP3|Selector5~0_combout ;
wire \ASUP3|Add2~1 ;
wire \ASUP3|Add2~3 ;
wire \ASUP3|Add2~4_combout ;
wire \ASUP3|Selector5~1_combout ;
wire \ASUP3|Selector5~2_combout ;
wire \ASUP3|Selector5~3_combout ;
wire \ASUP3|Result[2]~1_combout ;
wire \ASUP3|Result~28_combout ;
wire \Enable_Decoder~combout ;
wire \ASUP3|Result[3]~24_combout ;
wire \ASUP3|LessThan0~1_cout ;
wire \ASUP3|LessThan0~3_cout ;
wire \ASUP3|LessThan0~5_cout ;
wire \ASUP3|LessThan0~7_cout ;
wire \ASUP3|LessThan0~9_cout ;
wire \ASUP3|LessThan0~11_cout ;
wire \ASUP3|LessThan0~13_cout ;
wire \ASUP3|LessThan0~14_combout ;
wire \ASUP3|LessThan1~1_cout ;
wire \ASUP3|LessThan1~3_cout ;
wire \ASUP3|LessThan1~5_cout ;
wire \ASUP3|LessThan1~7_cout ;
wire \ASUP3|LessThan1~9_cout ;
wire \ASUP3|LessThan1~11_cout ;
wire \ASUP3|LessThan1~13_cout ;
wire \ASUP3|LessThan1~14_combout ;
wire \ASUP3|Result[3]~41_combout ;
wire \ASUP3|Result[3]~25_combout ;
wire \ASUP3|Result~22_combout ;
wire \ASUP3|Result[3]~21_combout ;
wire \ASUP3|Add2~2_combout ;
wire \ASUP3|Selector6~0_combout ;
wire \ASUP3|Selector6~1_combout ;
wire \ASUP3|Selector6~2_combout ;
wire \ASUP3|Selector6~3_combout ;
wire \ASUP3|Result[1]~0_combout ;
wire \ASUP3|Result~23_combout ;
wire \ASUP3|Result~29_combout ;
wire \ASUP3|Add2~5 ;
wire \ASUP3|Add2~6_combout ;
wire \ASUP3|Add0~5 ;
wire \ASUP3|Add0~6_combout ;
wire \ASUP3|Selector4~0_combout ;
wire \ASUP3|Selector4~1_combout ;
wire \ASUP3|Selector4~2_combout ;
wire \ASUP3|Selector4~3_combout ;
wire \ASUP3|Result[3]~2_combout ;
wire \ASUP3|Result~30_combout ;
wire \ASUP3|Add0~0_combout ;
wire \ASUP3|Result[0]~15_combout ;
wire \ASUP3|Result[0]~16_combout ;
wire \ASUP3|Result[0]~40_combout ;
wire \ASUP3|Selector7~1_combout ;
wire \ASUP3|Selector7~2_combout ;
wire \ASUP3|Add2~0_combout ;
wire \ASUP3|Selector7~0_combout ;
wire \ASUP3|Selector7~3_combout ;
wire \ASUP3|Result[0]~14_combout ;
wire \ASUP3|Result[0]~19_combout ;
wire \sseg1P3|Mux0~0_combout ;
wire \sseg1P3|Mux1~0_combout ;
wire \sseg1P3|Mux2~0_combout ;
wire \sseg1P3|Mux3~0_combout ;
wire \sseg1P3|Mux4~0_combout ;
wire \sseg1P3|Mux5~0_combout ;
wire \sseg1P3|Mux6~0_combout ;
wire \ASUP3|Result~33_combout ;
wire \ASUP3|Add0~7 ;
wire \ASUP3|Add0~9 ;
wire \ASUP3|Add0~10_combout ;
wire \ASUP3|Selector2~0_combout ;
wire \ASUP3|Add2~7 ;
wire \ASUP3|Add2~9 ;
wire \ASUP3|Add2~10_combout ;
wire \ASUP3|Selector2~1_combout ;
wire \ASUP3|Selector2~2_combout ;
wire \ASUP3|Selector2~3_combout ;
wire \ASUP3|Result[5]~4_combout ;
wire \ASUP3|Result~35_combout ;
wire \ASUP3|Result~36_combout ;
wire \ASUP3|Add2~11 ;
wire \ASUP3|Add2~12_combout ;
wire \ASUP3|Add0~11 ;
wire \ASUP3|Add0~12_combout ;
wire \ASUP3|Selector1~0_combout ;
wire \ASUP3|Selector1~1_combout ;
wire \ASUP3|Selector1~2_combout ;
wire \ASUP3|Selector1~3_combout ;
wire \ASUP3|Result[6]~5_combout ;
wire \ASUP3|Selector0~2_combout ;
wire \ASUP3|Add2~13 ;
wire \ASUP3|Add2~14_combout ;
wire \ASUP3|Result~38_combout ;
wire \ASUP3|Add0~13 ;
wire \ASUP3|Add0~14_combout ;
wire \ASUP3|Selector0~0_combout ;
wire \ASUP3|Selector0~1_combout ;
wire \ASUP3|Selector0~4_combout ;
wire \ASUP3|Result[7]~6_combout ;
wire \ASUP3|Result~39_combout ;
wire \ASUP3|Result~32_combout ;
wire \ASUP3|Result[4]~3_combout ;
wire \ASUP3|Result~31_combout ;
wire \sseg2P3|Mux0~0_combout ;
wire \sseg2P3|Mux1~0_combout ;
wire \sseg2P3|Mux2~0_combout ;
wire \sseg2P3|Mux3~0_combout ;
wire \sseg2P3|Mux4~0_combout ;
wire \sseg2P3|Mux5~0_combout ;
wire \sseg2P3|Mux6~0_combout ;
wire \clock_divP3|divisor[0]~83_combout ;
wire \clock_divP3|divisor[1]~28_cout ;
wire \clock_divP3|divisor[1]~30 ;
wire \clock_divP3|divisor[2]~31_combout ;
wire \clock_divP3|divisor[2]~32 ;
wire \clock_divP3|divisor[3]~34 ;
wire \clock_divP3|divisor[4]~36 ;
wire \clock_divP3|divisor[5]~37_combout ;
wire \clock_divP3|divisor[5]~38 ;
wire \clock_divP3|divisor[6]~40 ;
wire \clock_divP3|divisor[7]~41_combout ;
wire \clock_divP3|divisor[7]~42 ;
wire \clock_divP3|divisor[8]~44 ;
wire \clock_divP3|divisor[9]~45_combout ;
wire \clock_divP3|divisor[9]~46 ;
wire \clock_divP3|divisor[10]~48 ;
wire \clock_divP3|divisor[11]~49_combout ;
wire \clock_divP3|divisor[11]~50 ;
wire \clock_divP3|divisor[12]~51_combout ;
wire \clock_divP3|divisor[12]~52 ;
wire \clock_divP3|divisor[13]~53_combout ;
wire \clock_divP3|divisor[13]~54 ;
wire \clock_divP3|divisor[14]~55_combout ;
wire \clock_divP3|divisor[14]~56 ;
wire \clock_divP3|divisor[15]~57_combout ;
wire \clock_divP3|divisor[15]~58 ;
wire \clock_divP3|divisor[16]~59_combout ;
wire \clock_divP3|divisor[16]~60 ;
wire \clock_divP3|divisor[17]~62 ;
wire \clock_divP3|divisor[18]~63_combout ;
wire \clock_divP3|divisor[18]~64 ;
wire \clock_divP3|divisor[19]~66 ;
wire \clock_divP3|divisor[20]~68 ;
wire \clock_divP3|divisor[21]~69_combout ;
wire \clock_divP3|divisor[21]~70 ;
wire \clock_divP3|divisor[22]~72 ;
wire \clock_divP3|divisor[23]~73_combout ;
wire \clock_divP3|divisor[23]~74 ;
wire \clock_divP3|divisor[24]~76 ;
wire \clock_divP3|divisor[25]~77_combout ;
wire \clock_divP3|divisor[25]~78 ;
wire \clock_divP3|divisor[26]~79_combout ;
wire \clock_divP3|divisor[24]~75_combout ;
wire \clock_divP3|Equal0~7_combout ;
wire \clock_divP3|divisor[17]~61_combout ;
wire \clock_divP3|Equal0~5_combout ;
wire \clock_divP3|divisor[10]~47_combout ;
wire \clock_divP3|Equal0~2_combout ;
wire \clock_divP3|Equal0~3_combout ;
wire \clock_divP3|divisor[6]~39_combout ;
wire \clock_divP3|divisor[4]~35_combout ;
wire \clock_divP3|Equal0~1_combout ;
wire \clock_divP3|Equal0~4_combout ;
wire \clock_divP3|Equal0~8_combout ;
wire \clock_divP3|clk_out~regout ;
wire \clock_divP3|clk_out~clkctrl_outclk ;
wire \ASUP3|Selector8~0_combout ;
wire \ASUP3|Selector8~1_combout ;
wire \ASUP3|Neg~regout ;
wire \FSMP3|WideOr12~0_combout ;
wire \FSMP3|WideOr13~combout ;
wire \ASUP3|Result[0]~11_combout ;
wire \ssegP3|Mux0~0_combout ;
wire \ssegP3|Mux1~0_combout ;
wire \ssegP3|Mux2~4_combout ;
wire \ssegP3|Mux3~2_combout ;
wire \ssegP3|Mux4~2_combout ;
wire \ssegP3|Mux5~0_combout ;
wire \ssegP3|Mux6~0_combout ;
wire [7:0] \latchBP3|Q ;
wire [7:0] \ASUP3|Result ;
wire [27:0] \clock_divP3|divisor ;
wire [7:0] \latchAP3|Q ;
wire [3:0] \FSMP3|student_id ;
wire [7:0] \B~combout ;
wire [7:0] \A~combout ;


// Location: LCCOMB_X30_Y11_N2
cycloneii_lcell_comb \ASUP3|Add0~2 (
// Equation(s):
// \ASUP3|Add0~2_combout  = (\latchAP3|Q [1] & ((\latchBP3|Q [1] & (\ASUP3|Add0~1  & VCC)) # (!\latchBP3|Q [1] & (!\ASUP3|Add0~1 )))) # (!\latchAP3|Q [1] & ((\latchBP3|Q [1] & (!\ASUP3|Add0~1 )) # (!\latchBP3|Q [1] & ((\ASUP3|Add0~1 ) # (GND)))))
// \ASUP3|Add0~3  = CARRY((\latchAP3|Q [1] & (!\latchBP3|Q [1] & !\ASUP3|Add0~1 )) # (!\latchAP3|Q [1] & ((!\ASUP3|Add0~1 ) # (!\latchBP3|Q [1]))))

	.dataa(\latchAP3|Q [1]),
	.datab(\latchBP3|Q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ASUP3|Add0~1 ),
	.combout(\ASUP3|Add0~2_combout ),
	.cout(\ASUP3|Add0~3 ));
// synopsys translate_off
defparam \ASUP3|Add0~2 .lut_mask = 16'h9617;
defparam \ASUP3|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N24
cycloneii_lcell_comb \ASUP3|Add2~8 (
// Equation(s):
// \ASUP3|Add2~8_combout  = ((\latchBP3|Q [4] $ (\latchAP3|Q [4] $ (\ASUP3|Add2~7 )))) # (GND)
// \ASUP3|Add2~9  = CARRY((\latchBP3|Q [4] & (\latchAP3|Q [4] & !\ASUP3|Add2~7 )) # (!\latchBP3|Q [4] & ((\latchAP3|Q [4]) # (!\ASUP3|Add2~7 ))))

	.dataa(\latchBP3|Q [4]),
	.datab(\latchAP3|Q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ASUP3|Add2~7 ),
	.combout(\ASUP3|Add2~8_combout ),
	.cout(\ASUP3|Add2~9 ));
// synopsys translate_off
defparam \ASUP3|Add2~8 .lut_mask = 16'h964D;
defparam \ASUP3|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N8
cycloneii_lcell_comb \ASUP3|Add0~8 (
// Equation(s):
// \ASUP3|Add0~8_combout  = ((\latchBP3|Q [4] $ (\latchAP3|Q [4] $ (!\ASUP3|Add0~7 )))) # (GND)
// \ASUP3|Add0~9  = CARRY((\latchBP3|Q [4] & ((\latchAP3|Q [4]) # (!\ASUP3|Add0~7 ))) # (!\latchBP3|Q [4] & (\latchAP3|Q [4] & !\ASUP3|Add0~7 )))

	.dataa(\latchBP3|Q [4]),
	.datab(\latchAP3|Q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ASUP3|Add0~7 ),
	.combout(\ASUP3|Add0~8_combout ),
	.cout(\ASUP3|Add0~9 ));
// synopsys translate_off
defparam \ASUP3|Add0~8 .lut_mask = 16'h698E;
defparam \ASUP3|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y19_N7
cycloneii_lcell_ff \clock_divP3|divisor[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\clock_divP3|divisor[1]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divP3|divisor [1]));

// Location: LCFF_X63_Y19_N11
cycloneii_lcell_ff \clock_divP3|divisor[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\clock_divP3|divisor[3]~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divP3|divisor [3]));

// Location: LCFF_X63_Y19_N21
cycloneii_lcell_ff \clock_divP3|divisor[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\clock_divP3|divisor[8]~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divP3|divisor [8]));

// Location: LCFF_X63_Y18_N11
cycloneii_lcell_ff \clock_divP3|divisor[19] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\clock_divP3|divisor[19]~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divP3|divisor [19]));

// Location: LCFF_X63_Y18_N13
cycloneii_lcell_ff \clock_divP3|divisor[20] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\clock_divP3|divisor[20]~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divP3|divisor [20]));

// Location: LCFF_X63_Y18_N17
cycloneii_lcell_ff \clock_divP3|divisor[22] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\clock_divP3|divisor[22]~71_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divP3|divisor [22]));

// Location: LCFF_X63_Y18_N27
cycloneii_lcell_ff \clock_divP3|divisor[27] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\clock_divP3|divisor[27]~81_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divP3|divisor [27]));

// Location: LCCOMB_X63_Y19_N6
cycloneii_lcell_comb \clock_divP3|divisor[1]~29 (
// Equation(s):
// \clock_divP3|divisor[1]~29_combout  = (\clock_divP3|divisor [1] & (\clock_divP3|divisor[1]~28_cout  & VCC)) # (!\clock_divP3|divisor [1] & (!\clock_divP3|divisor[1]~28_cout ))
// \clock_divP3|divisor[1]~30  = CARRY((!\clock_divP3|divisor [1] & !\clock_divP3|divisor[1]~28_cout ))

	.dataa(\clock_divP3|divisor [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divP3|divisor[1]~28_cout ),
	.combout(\clock_divP3|divisor[1]~29_combout ),
	.cout(\clock_divP3|divisor[1]~30 ));
// synopsys translate_off
defparam \clock_divP3|divisor[1]~29 .lut_mask = 16'hA505;
defparam \clock_divP3|divisor[1]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N10
cycloneii_lcell_comb \clock_divP3|divisor[3]~33 (
// Equation(s):
// \clock_divP3|divisor[3]~33_combout  = (\clock_divP3|divisor [3] & (\clock_divP3|divisor[2]~32  & VCC)) # (!\clock_divP3|divisor [3] & (!\clock_divP3|divisor[2]~32 ))
// \clock_divP3|divisor[3]~34  = CARRY((!\clock_divP3|divisor [3] & !\clock_divP3|divisor[2]~32 ))

	.dataa(\clock_divP3|divisor [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divP3|divisor[2]~32 ),
	.combout(\clock_divP3|divisor[3]~33_combout ),
	.cout(\clock_divP3|divisor[3]~34 ));
// synopsys translate_off
defparam \clock_divP3|divisor[3]~33 .lut_mask = 16'hA505;
defparam \clock_divP3|divisor[3]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N20
cycloneii_lcell_comb \clock_divP3|divisor[8]~43 (
// Equation(s):
// \clock_divP3|divisor[8]~43_combout  = (\clock_divP3|divisor [8] & (\clock_divP3|divisor[7]~42  $ (GND))) # (!\clock_divP3|divisor [8] & (!\clock_divP3|divisor[7]~42  & VCC))
// \clock_divP3|divisor[8]~44  = CARRY((\clock_divP3|divisor [8] & !\clock_divP3|divisor[7]~42 ))

	.dataa(\clock_divP3|divisor [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divP3|divisor[7]~42 ),
	.combout(\clock_divP3|divisor[8]~43_combout ),
	.cout(\clock_divP3|divisor[8]~44 ));
// synopsys translate_off
defparam \clock_divP3|divisor[8]~43 .lut_mask = 16'hA50A;
defparam \clock_divP3|divisor[8]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N10
cycloneii_lcell_comb \clock_divP3|divisor[19]~65 (
// Equation(s):
// \clock_divP3|divisor[19]~65_combout  = (\clock_divP3|divisor [19] & (\clock_divP3|divisor[18]~64  & VCC)) # (!\clock_divP3|divisor [19] & (!\clock_divP3|divisor[18]~64 ))
// \clock_divP3|divisor[19]~66  = CARRY((!\clock_divP3|divisor [19] & !\clock_divP3|divisor[18]~64 ))

	.dataa(\clock_divP3|divisor [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divP3|divisor[18]~64 ),
	.combout(\clock_divP3|divisor[19]~65_combout ),
	.cout(\clock_divP3|divisor[19]~66 ));
// synopsys translate_off
defparam \clock_divP3|divisor[19]~65 .lut_mask = 16'hA505;
defparam \clock_divP3|divisor[19]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N12
cycloneii_lcell_comb \clock_divP3|divisor[20]~67 (
// Equation(s):
// \clock_divP3|divisor[20]~67_combout  = (\clock_divP3|divisor [20] & ((GND) # (!\clock_divP3|divisor[19]~66 ))) # (!\clock_divP3|divisor [20] & (\clock_divP3|divisor[19]~66  $ (GND)))
// \clock_divP3|divisor[20]~68  = CARRY((\clock_divP3|divisor [20]) # (!\clock_divP3|divisor[19]~66 ))

	.dataa(\clock_divP3|divisor [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divP3|divisor[19]~66 ),
	.combout(\clock_divP3|divisor[20]~67_combout ),
	.cout(\clock_divP3|divisor[20]~68 ));
// synopsys translate_off
defparam \clock_divP3|divisor[20]~67 .lut_mask = 16'h5AAF;
defparam \clock_divP3|divisor[20]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N16
cycloneii_lcell_comb \clock_divP3|divisor[22]~71 (
// Equation(s):
// \clock_divP3|divisor[22]~71_combout  = (\clock_divP3|divisor [22] & ((GND) # (!\clock_divP3|divisor[21]~70 ))) # (!\clock_divP3|divisor [22] & (\clock_divP3|divisor[21]~70  $ (GND)))
// \clock_divP3|divisor[22]~72  = CARRY((\clock_divP3|divisor [22]) # (!\clock_divP3|divisor[21]~70 ))

	.dataa(\clock_divP3|divisor [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divP3|divisor[21]~70 ),
	.combout(\clock_divP3|divisor[22]~71_combout ),
	.cout(\clock_divP3|divisor[22]~72 ));
// synopsys translate_off
defparam \clock_divP3|divisor[22]~71 .lut_mask = 16'h5AAF;
defparam \clock_divP3|divisor[22]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N24
cycloneii_lcell_comb \clock_divP3|divisor[26]~79 (
// Equation(s):
// \clock_divP3|divisor[26]~79_combout  = (\clock_divP3|divisor [26] & (\clock_divP3|divisor[25]~78  $ (GND))) # (!\clock_divP3|divisor [26] & (!\clock_divP3|divisor[25]~78  & VCC))
// \clock_divP3|divisor[26]~80  = CARRY((\clock_divP3|divisor [26] & !\clock_divP3|divisor[25]~78 ))

	.dataa(\clock_divP3|divisor [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divP3|divisor[25]~78 ),
	.combout(\clock_divP3|divisor[26]~79_combout ),
	.cout(\clock_divP3|divisor[26]~80 ));
// synopsys translate_off
defparam \clock_divP3|divisor[26]~79 .lut_mask = 16'hA50A;
defparam \clock_divP3|divisor[26]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N26
cycloneii_lcell_comb \clock_divP3|divisor[27]~81 (
// Equation(s):
// \clock_divP3|divisor[27]~81_combout  = \clock_divP3|divisor[26]~80  $ (\clock_divP3|divisor [27])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\clock_divP3|divisor [27]),
	.cin(\clock_divP3|divisor[26]~80 ),
	.combout(\clock_divP3|divisor[27]~81_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divP3|divisor[27]~81 .lut_mask = 16'h0FF0;
defparam \clock_divP3|divisor[27]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N30
cycloneii_lcell_comb \ASUP3|Result[0]~12 (
// Equation(s):
// \ASUP3|Result[0]~12_combout  = (!\FSMP3|yfsm.s8~regout  & (!\FSMP3|yfsm.s7~regout  & (!\FSMP3|yfsm.s4~regout  & \Enable_Decoder~combout )))

	.dataa(\FSMP3|yfsm.s8~regout ),
	.datab(\FSMP3|yfsm.s7~regout ),
	.datac(\FSMP3|yfsm.s4~regout ),
	.datad(\Enable_Decoder~combout ),
	.cin(gnd),
	.combout(\ASUP3|Result[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result[0]~12 .lut_mask = 16'h0100;
defparam \ASUP3|Result[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N10
cycloneii_lcell_comb \ASUP3|Result[0]~13 (
// Equation(s):
// \ASUP3|Result[0]~13_combout  = (!\FSMP3|yfsm.s1~regout  & (\FSMP3|yfsm.s5~regout  & \latchBP3|Q [0]))

	.dataa(vcc),
	.datab(\FSMP3|yfsm.s1~regout ),
	.datac(\FSMP3|yfsm.s5~regout ),
	.datad(\latchBP3|Q [0]),
	.cin(gnd),
	.combout(\ASUP3|Result[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result[0]~13 .lut_mask = 16'h3000;
defparam \ASUP3|Result[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N0
cycloneii_lcell_comb \ASUP3|Result[0]~18 (
// Equation(s):
// \ASUP3|Result[0]~18_combout  = (!\FSMP3|yfsm.s2~regout  & (\Enable_Decoder~combout  & (!\FSMP3|yfsm.s8~regout  & \ASUP3|Result[0]~17_combout )))

	.dataa(\FSMP3|yfsm.s2~regout ),
	.datab(\Enable_Decoder~combout ),
	.datac(\FSMP3|yfsm.s8~regout ),
	.datad(\ASUP3|Result[0]~17_combout ),
	.cin(gnd),
	.combout(\ASUP3|Result[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result[0]~18 .lut_mask = 16'h0400;
defparam \ASUP3|Result[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N14
cycloneii_lcell_comb \ASUP3|Result~27 (
// Equation(s):
// \ASUP3|Result~27_combout  = (\latchBP3|Q [2] & \latchAP3|Q [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\latchBP3|Q [2]),
	.datad(\latchAP3|Q [2]),
	.cin(gnd),
	.combout(\ASUP3|Result~27_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result~27 .lut_mask = 16'hF000;
defparam \ASUP3|Result~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N6
cycloneii_lcell_comb \ASUP3|Selector3~0 (
// Equation(s):
// \ASUP3|Selector3~0_combout  = (\ASUP3|Result[0]~17_combout  & (((!\ASUP3|Result[3]~21_combout  & \ASUP3|Add0~8_combout )))) # (!\ASUP3|Result[0]~17_combout  & ((\ASUP3|Add2~8_combout ) # ((\ASUP3|Result[3]~21_combout ))))

	.dataa(\ASUP3|Result[0]~17_combout ),
	.datab(\ASUP3|Add2~8_combout ),
	.datac(\ASUP3|Result[3]~21_combout ),
	.datad(\ASUP3|Add0~8_combout ),
	.cin(gnd),
	.combout(\ASUP3|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector3~0 .lut_mask = 16'h5E54;
defparam \ASUP3|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N0
cycloneii_lcell_comb \ASUP3|Selector3~1 (
// Equation(s):
// \ASUP3|Selector3~1_combout  = (\ASUP3|Result[3]~21_combout  & ((\latchAP3|Q [4] & (\latchBP3|Q [4] & \ASUP3|Selector3~0_combout )) # (!\latchAP3|Q [4] & (!\latchBP3|Q [4] & !\ASUP3|Selector3~0_combout )))) # (!\ASUP3|Result[3]~21_combout  & 
// (((\ASUP3|Selector3~0_combout ))))

	.dataa(\latchAP3|Q [4]),
	.datab(\latchBP3|Q [4]),
	.datac(\ASUP3|Result[3]~21_combout ),
	.datad(\ASUP3|Selector3~0_combout ),
	.cin(gnd),
	.combout(\ASUP3|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector3~1 .lut_mask = 16'h8F10;
defparam \ASUP3|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N10
cycloneii_lcell_comb \ASUP3|Selector3~2 (
// Equation(s):
// \ASUP3|Selector3~2_combout  = (\ASUP3|Result[3]~20_combout  & (((\FSMP3|WideOr10~combout )) # (!\ASUP3|Result~31_combout ))) # (!\ASUP3|Result[3]~20_combout  & (((!\FSMP3|WideOr10~combout  & \ASUP3|Selector3~1_combout ))))

	.dataa(\ASUP3|Result~31_combout ),
	.datab(\ASUP3|Result[3]~20_combout ),
	.datac(\FSMP3|WideOr10~combout ),
	.datad(\ASUP3|Selector3~1_combout ),
	.cin(gnd),
	.combout(\ASUP3|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector3~2 .lut_mask = 16'hC7C4;
defparam \ASUP3|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N20
cycloneii_lcell_comb \ASUP3|Selector3~3 (
// Equation(s):
// \ASUP3|Selector3~3_combout  = (\FSMP3|WideOr10~combout  & (((!\latchBP3|Q [4] & \ASUP3|Selector3~2_combout )) # (!\latchAP3|Q [4]))) # (!\FSMP3|WideOr10~combout  & (((\ASUP3|Selector3~2_combout ))))

	.dataa(\latchAP3|Q [4]),
	.datab(\latchBP3|Q [4]),
	.datac(\FSMP3|WideOr10~combout ),
	.datad(\ASUP3|Selector3~2_combout ),
	.cin(gnd),
	.combout(\ASUP3|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector3~3 .lut_mask = 16'h7F50;
defparam \ASUP3|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N18
cycloneii_lcell_comb \ASUP3|Result~34 (
// Equation(s):
// \ASUP3|Result~34_combout  = (\latchBP3|Q [5] & \latchAP3|Q [5])

	.dataa(vcc),
	.datab(\latchBP3|Q [5]),
	.datac(\latchAP3|Q [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ASUP3|Result~34_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result~34 .lut_mask = 16'hC0C0;
defparam \ASUP3|Result~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N4
cycloneii_lcell_comb \ASUP3|Result~37 (
// Equation(s):
// \ASUP3|Result~37_combout  = (\latchBP3|Q [6]) # (\latchAP3|Q [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\latchBP3|Q [6]),
	.datad(\latchAP3|Q [6]),
	.cin(gnd),
	.combout(\ASUP3|Result~37_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result~37 .lut_mask = 16'hFFF0;
defparam \ASUP3|Result~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
cycloneii_lcell_comb \ASUP3|Selector0~3 (
// Equation(s):
// \ASUP3|Selector0~3_combout  = (\latchAP3|Q [7] & ((\latchBP3|Q [7]) # ((\FSMP3|WideOr10~combout  & !\ASUP3|Result[3]~20_combout )))) # (!\latchAP3|Q [7] & (!\FSMP3|WideOr10~combout  & (\ASUP3|Result[3]~20_combout  & !\latchBP3|Q [7])))

	.dataa(\FSMP3|WideOr10~combout ),
	.datab(\ASUP3|Result[3]~20_combout ),
	.datac(\latchAP3|Q [7]),
	.datad(\latchBP3|Q [7]),
	.cin(gnd),
	.combout(\ASUP3|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector0~3 .lut_mask = 16'hF024;
defparam \ASUP3|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N0
cycloneii_lcell_comb \clock_divP3|Equal0~0 (
// Equation(s):
// \clock_divP3|Equal0~0_combout  = (!\clock_divP3|divisor [2] & (!\clock_divP3|divisor [1] & (!\clock_divP3|divisor [0] & !\clock_divP3|divisor [3])))

	.dataa(\clock_divP3|divisor [2]),
	.datab(\clock_divP3|divisor [1]),
	.datac(\clock_divP3|divisor [0]),
	.datad(\clock_divP3|divisor [3]),
	.cin(gnd),
	.combout(\clock_divP3|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divP3|Equal0~0 .lut_mask = 16'h0001;
defparam \clock_divP3|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N30
cycloneii_lcell_comb \clock_divP3|Equal0~6 (
// Equation(s):
// \clock_divP3|Equal0~6_combout  = (\clock_divP3|divisor [22] & (!\clock_divP3|divisor [23] & (\clock_divP3|divisor [21] & \clock_divP3|divisor [20])))

	.dataa(\clock_divP3|divisor [22]),
	.datab(\clock_divP3|divisor [23]),
	.datac(\clock_divP3|divisor [21]),
	.datad(\clock_divP3|divisor [20]),
	.cin(gnd),
	.combout(\clock_divP3|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divP3|Equal0~6 .lut_mask = 16'h2000;
defparam \clock_divP3|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reset_B~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reset_B~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reset_B));
// synopsys translate_off
defparam \Reset_B~I .input_async_reset = "none";
defparam \Reset_B~I .input_power_up = "low";
defparam \Reset_B~I .input_register_mode = "none";
defparam \Reset_B~I .input_sync_reset = "none";
defparam \Reset_B~I .oe_async_reset = "none";
defparam \Reset_B~I .oe_power_up = "low";
defparam \Reset_B~I .oe_register_mode = "none";
defparam \Reset_B~I .oe_sync_reset = "none";
defparam \Reset_B~I .operation_mode = "input";
defparam \Reset_B~I .output_async_reset = "none";
defparam \Reset_B~I .output_power_up = "low";
defparam \Reset_B~I .output_register_mode = "none";
defparam \Reset_B~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clock));
// synopsys translate_off
defparam \Clock~I .input_async_reset = "none";
defparam \Clock~I .input_power_up = "low";
defparam \Clock~I .input_register_mode = "none";
defparam \Clock~I .input_sync_reset = "none";
defparam \Clock~I .oe_async_reset = "none";
defparam \Clock~I .oe_power_up = "low";
defparam \Clock~I .oe_register_mode = "none";
defparam \Clock~I .oe_sync_reset = "none";
defparam \Clock~I .operation_mode = "input";
defparam \Clock~I .output_async_reset = "none";
defparam \Clock~I .output_power_up = "low";
defparam \Clock~I .output_register_mode = "none";
defparam \Clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \Clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock~clkctrl_outclk ));
// synopsys translate_off
defparam \Clock~clkctrl .clock_type = "global clock";
defparam \Clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[2]));
// synopsys translate_off
defparam \B[2]~I .input_async_reset = "none";
defparam \B[2]~I .input_power_up = "low";
defparam \B[2]~I .input_register_mode = "none";
defparam \B[2]~I .input_sync_reset = "none";
defparam \B[2]~I .oe_async_reset = "none";
defparam \B[2]~I .oe_power_up = "low";
defparam \B[2]~I .oe_register_mode = "none";
defparam \B[2]~I .oe_sync_reset = "none";
defparam \B[2]~I .operation_mode = "input";
defparam \B[2]~I .output_async_reset = "none";
defparam \B[2]~I .output_power_up = "low";
defparam \B[2]~I .output_register_mode = "none";
defparam \B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKDELAYCTRL_G4
cycloneii_clk_delay_ctrl \Reset_B~clk_delay_ctrl (
	.clk(\Reset_B~combout ),
	.pllcalibrateclkdelayedin(gnd),
	.disablecalibration(vcc),
	.delayctrlin(6'b000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.clkout(\Reset_B~clk_delay_ctrl_clkout ));
// synopsys translate_off
defparam \Reset_B~clk_delay_ctrl .delay_chain_mode = "none";
defparam \Reset_B~clk_delay_ctrl .use_new_style_dq_detection = "false";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneii_clkctrl \Reset_B~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Reset_B~clk_delay_ctrl_clkout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Reset_B~clkctrl_outclk ));
// synopsys translate_off
defparam \Reset_B~clkctrl .clock_type = "global clock";
defparam \Reset_B~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X30_Y11_N21
cycloneii_lcell_ff \latchBP3|Q[2] (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B~combout [2]),
	.aclr(!\Reset_B~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\latchBP3|Q [2]));

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[2]));
// synopsys translate_off
defparam \A[2]~I .input_async_reset = "none";
defparam \A[2]~I .input_power_up = "low";
defparam \A[2]~I .input_register_mode = "none";
defparam \A[2]~I .input_sync_reset = "none";
defparam \A[2]~I .oe_async_reset = "none";
defparam \A[2]~I .oe_power_up = "low";
defparam \A[2]~I .oe_register_mode = "none";
defparam \A[2]~I .oe_sync_reset = "none";
defparam \A[2]~I .operation_mode = "input";
defparam \A[2]~I .output_async_reset = "none";
defparam \A[2]~I .output_power_up = "low";
defparam \A[2]~I .output_register_mode = "none";
defparam \A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reset_A~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reset_A~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reset_A));
// synopsys translate_off
defparam \Reset_A~I .input_async_reset = "none";
defparam \Reset_A~I .input_power_up = "low";
defparam \Reset_A~I .input_register_mode = "none";
defparam \Reset_A~I .input_sync_reset = "none";
defparam \Reset_A~I .oe_async_reset = "none";
defparam \Reset_A~I .oe_power_up = "low";
defparam \Reset_A~I .oe_register_mode = "none";
defparam \Reset_A~I .oe_sync_reset = "none";
defparam \Reset_A~I .operation_mode = "input";
defparam \Reset_A~I .output_async_reset = "none";
defparam \Reset_A~I .output_power_up = "low";
defparam \Reset_A~I .output_register_mode = "none";
defparam \Reset_A~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X30_Y11_N5
cycloneii_lcell_ff \latchAP3|Q[2] (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\A~combout [2]),
	.aclr(!\Reset_A~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\latchAP3|Q [2]));

// Location: LCCOMB_X29_Y11_N22
cycloneii_lcell_comb \ASUP3|Result~26 (
// Equation(s):
// \ASUP3|Result~26_combout  = (\latchBP3|Q [2]) # (\latchAP3|Q [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\latchBP3|Q [2]),
	.datad(\latchAP3|Q [2]),
	.cin(gnd),
	.combout(\ASUP3|Result~26_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result~26 .lut_mask = 16'hFFF0;
defparam \ASUP3|Result~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \FSM_reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\FSM_reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FSM_reset));
// synopsys translate_off
defparam \FSM_reset~I .input_async_reset = "none";
defparam \FSM_reset~I .input_power_up = "low";
defparam \FSM_reset~I .input_register_mode = "none";
defparam \FSM_reset~I .input_sync_reset = "none";
defparam \FSM_reset~I .oe_async_reset = "none";
defparam \FSM_reset~I .oe_power_up = "low";
defparam \FSM_reset~I .oe_register_mode = "none";
defparam \FSM_reset~I .oe_sync_reset = "none";
defparam \FSM_reset~I .operation_mode = "input";
defparam \FSM_reset~I .output_async_reset = "none";
defparam \FSM_reset~I .output_power_up = "low";
defparam \FSM_reset~I .output_register_mode = "none";
defparam \FSM_reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Data_in~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Data_in~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_in));
// synopsys translate_off
defparam \Data_in~I .input_async_reset = "none";
defparam \Data_in~I .input_power_up = "low";
defparam \Data_in~I .input_register_mode = "none";
defparam \Data_in~I .input_sync_reset = "none";
defparam \Data_in~I .oe_async_reset = "none";
defparam \Data_in~I .oe_power_up = "low";
defparam \Data_in~I .oe_register_mode = "none";
defparam \Data_in~I .oe_sync_reset = "none";
defparam \Data_in~I .operation_mode = "input";
defparam \Data_in~I .output_async_reset = "none";
defparam \Data_in~I .output_power_up = "low";
defparam \Data_in~I .output_register_mode = "none";
defparam \Data_in~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X31_Y12_N9
cycloneii_lcell_ff \FSMP3|yfsm.s7 (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FSMP3|yfsm.s6~regout ),
	.aclr(\FSM_reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FSMP3|yfsm.s7~regout ));

// Location: LCFF_X31_Y12_N7
cycloneii_lcell_ff \FSMP3|yfsm.s8 (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FSMP3|yfsm.s7~regout ),
	.aclr(\FSM_reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FSMP3|yfsm.s8~regout ));

// Location: LCCOMB_X31_Y12_N4
cycloneii_lcell_comb \FSMP3|yfsm.s0~0 (
// Equation(s):
// \FSMP3|yfsm.s0~0_combout  = !\FSMP3|yfsm.s8~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FSMP3|yfsm.s8~regout ),
	.cin(gnd),
	.combout(\FSMP3|yfsm.s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSMP3|yfsm.s0~0 .lut_mask = 16'h00FF;
defparam \FSMP3|yfsm.s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y12_N5
cycloneii_lcell_ff \FSMP3|yfsm.s0 (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(\FSMP3|yfsm.s0~0_combout ),
	.sdata(gnd),
	.aclr(\FSM_reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FSMP3|yfsm.s0~regout ));

// Location: LCCOMB_X31_Y12_N28
cycloneii_lcell_comb \FSMP3|yfsm.s1~0 (
// Equation(s):
// \FSMP3|yfsm.s1~0_combout  = !\FSMP3|yfsm.s0~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\FSMP3|yfsm.s0~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\FSMP3|yfsm.s1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSMP3|yfsm.s1~0 .lut_mask = 16'h0F0F;
defparam \FSMP3|yfsm.s1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y12_N29
cycloneii_lcell_ff \FSMP3|yfsm.s1 (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(\FSMP3|yfsm.s1~0_combout ),
	.sdata(gnd),
	.aclr(\FSM_reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FSMP3|yfsm.s1~regout ));

// Location: LCCOMB_X31_Y12_N24
cycloneii_lcell_comb \FSMP3|yfsm.s2~feeder (
// Equation(s):
// \FSMP3|yfsm.s2~feeder_combout  = \FSMP3|yfsm.s1~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FSMP3|yfsm.s1~regout ),
	.cin(gnd),
	.combout(\FSMP3|yfsm.s2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FSMP3|yfsm.s2~feeder .lut_mask = 16'hFF00;
defparam \FSMP3|yfsm.s2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y12_N25
cycloneii_lcell_ff \FSMP3|yfsm.s2 (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(\FSMP3|yfsm.s2~feeder_combout ),
	.sdata(gnd),
	.aclr(\FSM_reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FSMP3|yfsm.s2~regout ));

// Location: LCFF_X31_Y12_N15
cycloneii_lcell_ff \FSMP3|yfsm.s3 (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FSMP3|yfsm.s2~regout ),
	.aclr(\FSM_reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FSMP3|yfsm.s3~regout ));

// Location: LCFF_X30_Y12_N25
cycloneii_lcell_ff \FSMP3|yfsm.s4 (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FSMP3|yfsm.s3~regout ),
	.aclr(\FSM_reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FSMP3|yfsm.s4~regout ));

// Location: LCFF_X30_Y12_N31
cycloneii_lcell_ff \FSMP3|yfsm.s5 (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FSMP3|yfsm.s4~regout ),
	.aclr(\FSM_reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FSMP3|yfsm.s5~regout ));

// Location: LCFF_X31_Y12_N23
cycloneii_lcell_ff \FSMP3|yfsm.s6 (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FSMP3|yfsm.s5~regout ),
	.aclr(\FSM_reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FSMP3|yfsm.s6~regout ));

// Location: LCCOMB_X31_Y12_N2
cycloneii_lcell_comb \ASUP3|Result[3]~20 (
// Equation(s):
// \ASUP3|Result[3]~20_combout  = (\FSMP3|yfsm.s3~regout ) # ((\FSMP3|yfsm.s2~regout  & ((\FSMP3|yfsm.s1~regout ))) # (!\FSMP3|yfsm.s2~regout  & (\FSMP3|yfsm.s6~regout )))

	.dataa(\FSMP3|yfsm.s3~regout ),
	.datab(\FSMP3|yfsm.s6~regout ),
	.datac(\FSMP3|yfsm.s2~regout ),
	.datad(\FSMP3|yfsm.s1~regout ),
	.cin(gnd),
	.combout(\ASUP3|Result[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result[3]~20 .lut_mask = 16'hFEAE;
defparam \ASUP3|Result[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N16
cycloneii_lcell_comb \FSMP3|WideOr10 (
// Equation(s):
// \FSMP3|WideOr10~combout  = (\FSMP3|yfsm.s3~regout ) # (\FSMP3|yfsm.s2~regout )

	.dataa(vcc),
	.datab(\FSMP3|yfsm.s3~regout ),
	.datac(\FSMP3|yfsm.s2~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\FSMP3|WideOr10~combout ),
	.cout());
// synopsys translate_off
defparam \FSMP3|WideOr10 .lut_mask = 16'hFCFC;
defparam \FSMP3|WideOr10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N12
cycloneii_lcell_comb \ASUP3|Result[0]~17 (
// Equation(s):
// \ASUP3|Result[0]~17_combout  = (!\FSMP3|yfsm.s5~regout  & (!\FSMP3|yfsm.s3~regout  & !\FSMP3|yfsm.s1~regout ))

	.dataa(\FSMP3|yfsm.s5~regout ),
	.datab(vcc),
	.datac(\FSMP3|yfsm.s3~regout ),
	.datad(\FSMP3|yfsm.s1~regout ),
	.cin(gnd),
	.combout(\ASUP3|Result[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result[0]~17 .lut_mask = 16'h0005;
defparam \ASUP3|Result[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[1]));
// synopsys translate_off
defparam \B[1]~I .input_async_reset = "none";
defparam \B[1]~I .input_power_up = "low";
defparam \B[1]~I .input_register_mode = "none";
defparam \B[1]~I .input_sync_reset = "none";
defparam \B[1]~I .oe_async_reset = "none";
defparam \B[1]~I .oe_power_up = "low";
defparam \B[1]~I .oe_register_mode = "none";
defparam \B[1]~I .oe_sync_reset = "none";
defparam \B[1]~I .operation_mode = "input";
defparam \B[1]~I .output_async_reset = "none";
defparam \B[1]~I .output_power_up = "low";
defparam \B[1]~I .output_register_mode = "none";
defparam \B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X30_Y11_N3
cycloneii_lcell_ff \latchBP3|Q[1] (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B~combout [1]),
	.aclr(!\Reset_B~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\latchBP3|Q [1]));

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[0]));
// synopsys translate_off
defparam \A[0]~I .input_async_reset = "none";
defparam \A[0]~I .input_power_up = "low";
defparam \A[0]~I .input_register_mode = "none";
defparam \A[0]~I .input_sync_reset = "none";
defparam \A[0]~I .oe_async_reset = "none";
defparam \A[0]~I .oe_power_up = "low";
defparam \A[0]~I .oe_register_mode = "none";
defparam \A[0]~I .oe_sync_reset = "none";
defparam \A[0]~I .operation_mode = "input";
defparam \A[0]~I .output_async_reset = "none";
defparam \A[0]~I .output_power_up = "low";
defparam \A[0]~I .output_register_mode = "none";
defparam \A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X30_Y11_N1
cycloneii_lcell_ff \latchAP3|Q[0] (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\A~combout [0]),
	.aclr(!\Reset_A~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\latchAP3|Q [0]));

// Location: LCCOMB_X30_Y11_N0
cycloneii_lcell_comb \ASUP3|Add0~0 (
// Equation(s):
// \ASUP3|Add0~0_combout  = (\latchBP3|Q [0] & (\latchAP3|Q [0] $ (VCC))) # (!\latchBP3|Q [0] & (\latchAP3|Q [0] & VCC))
// \ASUP3|Add0~1  = CARRY((\latchBP3|Q [0] & \latchAP3|Q [0]))

	.dataa(\latchBP3|Q [0]),
	.datab(\latchAP3|Q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ASUP3|Add0~0_combout ),
	.cout(\ASUP3|Add0~1 ));
// synopsys translate_off
defparam \ASUP3|Add0~0 .lut_mask = 16'h6688;
defparam \ASUP3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N4
cycloneii_lcell_comb \ASUP3|Add0~4 (
// Equation(s):
// \ASUP3|Add0~4_combout  = ((\latchBP3|Q [2] $ (\latchAP3|Q [2] $ (!\ASUP3|Add0~3 )))) # (GND)
// \ASUP3|Add0~5  = CARRY((\latchBP3|Q [2] & ((\latchAP3|Q [2]) # (!\ASUP3|Add0~3 ))) # (!\latchBP3|Q [2] & (\latchAP3|Q [2] & !\ASUP3|Add0~3 )))

	.dataa(\latchBP3|Q [2]),
	.datab(\latchAP3|Q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ASUP3|Add0~3 ),
	.combout(\ASUP3|Add0~4_combout ),
	.cout(\ASUP3|Add0~5 ));
// synopsys translate_off
defparam \ASUP3|Add0~4 .lut_mask = 16'h698E;
defparam \ASUP3|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
cycloneii_lcell_comb \ASUP3|Selector5~0 (
// Equation(s):
// \ASUP3|Selector5~0_combout  = (\ASUP3|Result[3]~21_combout  & (((!\ASUP3|Result[0]~17_combout )) # (!\ASUP3|Result~26_combout ))) # (!\ASUP3|Result[3]~21_combout  & (((\ASUP3|Add0~4_combout  & \ASUP3|Result[0]~17_combout ))))

	.dataa(\ASUP3|Result[3]~21_combout ),
	.datab(\ASUP3|Result~26_combout ),
	.datac(\ASUP3|Add0~4_combout ),
	.datad(\ASUP3|Result[0]~17_combout ),
	.cin(gnd),
	.combout(\ASUP3|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector5~0 .lut_mask = 16'h72AA;
defparam \ASUP3|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N16
cycloneii_lcell_comb \ASUP3|Add2~0 (
// Equation(s):
// \ASUP3|Add2~0_combout  = (\latchBP3|Q [0] & (\latchAP3|Q [0] $ (VCC))) # (!\latchBP3|Q [0] & ((\latchAP3|Q [0]) # (GND)))
// \ASUP3|Add2~1  = CARRY((\latchAP3|Q [0]) # (!\latchBP3|Q [0]))

	.dataa(\latchBP3|Q [0]),
	.datab(\latchAP3|Q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ASUP3|Add2~0_combout ),
	.cout(\ASUP3|Add2~1 ));
// synopsys translate_off
defparam \ASUP3|Add2~0 .lut_mask = 16'h66DD;
defparam \ASUP3|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N18
cycloneii_lcell_comb \ASUP3|Add2~2 (
// Equation(s):
// \ASUP3|Add2~2_combout  = (\latchAP3|Q [1] & ((\latchBP3|Q [1] & (!\ASUP3|Add2~1 )) # (!\latchBP3|Q [1] & (\ASUP3|Add2~1  & VCC)))) # (!\latchAP3|Q [1] & ((\latchBP3|Q [1] & ((\ASUP3|Add2~1 ) # (GND))) # (!\latchBP3|Q [1] & (!\ASUP3|Add2~1 ))))
// \ASUP3|Add2~3  = CARRY((\latchAP3|Q [1] & (\latchBP3|Q [1] & !\ASUP3|Add2~1 )) # (!\latchAP3|Q [1] & ((\latchBP3|Q [1]) # (!\ASUP3|Add2~1 ))))

	.dataa(\latchAP3|Q [1]),
	.datab(\latchBP3|Q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ASUP3|Add2~1 ),
	.combout(\ASUP3|Add2~2_combout ),
	.cout(\ASUP3|Add2~3 ));
// synopsys translate_off
defparam \ASUP3|Add2~2 .lut_mask = 16'h694D;
defparam \ASUP3|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N20
cycloneii_lcell_comb \ASUP3|Add2~4 (
// Equation(s):
// \ASUP3|Add2~4_combout  = ((\latchBP3|Q [2] $ (\latchAP3|Q [2] $ (\ASUP3|Add2~3 )))) # (GND)
// \ASUP3|Add2~5  = CARRY((\latchBP3|Q [2] & (\latchAP3|Q [2] & !\ASUP3|Add2~3 )) # (!\latchBP3|Q [2] & ((\latchAP3|Q [2]) # (!\ASUP3|Add2~3 ))))

	.dataa(\latchBP3|Q [2]),
	.datab(\latchAP3|Q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ASUP3|Add2~3 ),
	.combout(\ASUP3|Add2~4_combout ),
	.cout(\ASUP3|Add2~5 ));
// synopsys translate_off
defparam \ASUP3|Add2~4 .lut_mask = 16'h964D;
defparam \ASUP3|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N4
cycloneii_lcell_comb \ASUP3|Selector5~1 (
// Equation(s):
// \ASUP3|Selector5~1_combout  = (\ASUP3|Result[0]~17_combout  & (((\ASUP3|Selector5~0_combout )))) # (!\ASUP3|Result[0]~17_combout  & ((\ASUP3|Selector5~0_combout  & (\ASUP3|Result~27_combout )) # (!\ASUP3|Selector5~0_combout  & ((\ASUP3|Add2~4_combout 
// )))))

	.dataa(\ASUP3|Result~27_combout ),
	.datab(\ASUP3|Result[0]~17_combout ),
	.datac(\ASUP3|Selector5~0_combout ),
	.datad(\ASUP3|Add2~4_combout ),
	.cin(gnd),
	.combout(\ASUP3|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector5~1 .lut_mask = 16'hE3E0;
defparam \ASUP3|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
cycloneii_lcell_comb \ASUP3|Selector5~2 (
// Equation(s):
// \ASUP3|Selector5~2_combout  = (\ASUP3|Result[3]~20_combout  & (((\FSMP3|WideOr10~combout )))) # (!\ASUP3|Result[3]~20_combout  & ((\FSMP3|WideOr10~combout  & (!\latchAP3|Q [2])) # (!\FSMP3|WideOr10~combout  & ((\ASUP3|Selector5~1_combout )))))

	.dataa(\ASUP3|Result[3]~20_combout ),
	.datab(\latchAP3|Q [2]),
	.datac(\FSMP3|WideOr10~combout ),
	.datad(\ASUP3|Selector5~1_combout ),
	.cin(gnd),
	.combout(\ASUP3|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector5~2 .lut_mask = 16'hB5B0;
defparam \ASUP3|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneii_lcell_comb \ASUP3|Selector5~3 (
// Equation(s):
// \ASUP3|Selector5~3_combout  = (\ASUP3|Result[3]~20_combout  & ((\latchBP3|Q [2] & (!\latchAP3|Q [2])) # (!\latchBP3|Q [2] & ((\latchAP3|Q [2]) # (\ASUP3|Selector5~2_combout ))))) # (!\ASUP3|Result[3]~20_combout  & (((\ASUP3|Selector5~2_combout ))))

	.dataa(\latchBP3|Q [2]),
	.datab(\latchAP3|Q [2]),
	.datac(\ASUP3|Result[3]~20_combout ),
	.datad(\ASUP3|Selector5~2_combout ),
	.cin(gnd),
	.combout(\ASUP3|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector5~3 .lut_mask = 16'h7F60;
defparam \ASUP3|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N6
cycloneii_lcell_comb \ASUP3|Result[2]~1 (
// Equation(s):
// \ASUP3|Result[2]~1_combout  = (\FSMP3|yfsm.s7~regout  & (\ASUP3|Result~26_combout )) # (!\FSMP3|yfsm.s7~regout  & ((\ASUP3|Selector5~3_combout )))

	.dataa(\FSMP3|yfsm.s7~regout ),
	.datab(\ASUP3|Result~26_combout ),
	.datac(vcc),
	.datad(\ASUP3|Selector5~3_combout ),
	.cin(gnd),
	.combout(\ASUP3|Result[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result[2]~1 .lut_mask = 16'hDD88;
defparam \ASUP3|Result[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N14
cycloneii_lcell_comb \ASUP3|Result~28 (
// Equation(s):
// \ASUP3|Result~28_combout  = \latchAP3|Q [2] $ (!\latchBP3|Q [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\latchAP3|Q [2]),
	.datad(\latchBP3|Q [2]),
	.cin(gnd),
	.combout(\ASUP3|Result~28_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result~28 .lut_mask = 16'hF00F;
defparam \ASUP3|Result~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Enable_Decoder~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Enable_Decoder~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Enable_Decoder));
// synopsys translate_off
defparam \Enable_Decoder~I .input_async_reset = "none";
defparam \Enable_Decoder~I .input_power_up = "low";
defparam \Enable_Decoder~I .input_register_mode = "none";
defparam \Enable_Decoder~I .input_sync_reset = "none";
defparam \Enable_Decoder~I .oe_async_reset = "none";
defparam \Enable_Decoder~I .oe_power_up = "low";
defparam \Enable_Decoder~I .oe_register_mode = "none";
defparam \Enable_Decoder~I .oe_sync_reset = "none";
defparam \Enable_Decoder~I .operation_mode = "input";
defparam \Enable_Decoder~I .output_async_reset = "none";
defparam \Enable_Decoder~I .output_power_up = "low";
defparam \Enable_Decoder~I .output_register_mode = "none";
defparam \Enable_Decoder~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N26
cycloneii_lcell_comb \ASUP3|Result[3]~24 (
// Equation(s):
// \ASUP3|Result[3]~24_combout  = (!\FSMP3|yfsm.s7~regout  & (!\FSMP3|yfsm.s8~regout  & ((\FSMP3|yfsm.s3~regout ) # (\FSMP3|yfsm.s1~regout ))))

	.dataa(\FSMP3|yfsm.s3~regout ),
	.datab(\FSMP3|yfsm.s1~regout ),
	.datac(\FSMP3|yfsm.s7~regout ),
	.datad(\FSMP3|yfsm.s8~regout ),
	.cin(gnd),
	.combout(\ASUP3|Result[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result[3]~24 .lut_mask = 16'h000E;
defparam \ASUP3|Result[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[7]));
// synopsys translate_off
defparam \B[7]~I .input_async_reset = "none";
defparam \B[7]~I .input_power_up = "low";
defparam \B[7]~I .input_register_mode = "none";
defparam \B[7]~I .input_sync_reset = "none";
defparam \B[7]~I .oe_async_reset = "none";
defparam \B[7]~I .oe_power_up = "low";
defparam \B[7]~I .oe_register_mode = "none";
defparam \B[7]~I .oe_sync_reset = "none";
defparam \B[7]~I .operation_mode = "input";
defparam \B[7]~I .output_async_reset = "none";
defparam \B[7]~I .output_power_up = "low";
defparam \B[7]~I .output_register_mode = "none";
defparam \B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X29_Y11_N13
cycloneii_lcell_ff \latchBP3|Q[7] (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B~combout [7]),
	.aclr(!\Reset_B~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\latchBP3|Q [7]));

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[7]));
// synopsys translate_off
defparam \A[7]~I .input_async_reset = "none";
defparam \A[7]~I .input_power_up = "low";
defparam \A[7]~I .input_register_mode = "none";
defparam \A[7]~I .input_sync_reset = "none";
defparam \A[7]~I .oe_async_reset = "none";
defparam \A[7]~I .oe_power_up = "low";
defparam \A[7]~I .oe_register_mode = "none";
defparam \A[7]~I .oe_sync_reset = "none";
defparam \A[7]~I .operation_mode = "input";
defparam \A[7]~I .output_async_reset = "none";
defparam \A[7]~I .output_power_up = "low";
defparam \A[7]~I .output_register_mode = "none";
defparam \A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X30_Y11_N15
cycloneii_lcell_ff \latchAP3|Q[7] (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\A~combout [7]),
	.aclr(!\Reset_A~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\latchAP3|Q [7]));

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[6]));
// synopsys translate_off
defparam \B[6]~I .input_async_reset = "none";
defparam \B[6]~I .input_power_up = "low";
defparam \B[6]~I .input_register_mode = "none";
defparam \B[6]~I .input_sync_reset = "none";
defparam \B[6]~I .oe_async_reset = "none";
defparam \B[6]~I .oe_power_up = "low";
defparam \B[6]~I .oe_register_mode = "none";
defparam \B[6]~I .oe_sync_reset = "none";
defparam \B[6]~I .operation_mode = "input";
defparam \B[6]~I .output_async_reset = "none";
defparam \B[6]~I .output_power_up = "low";
defparam \B[6]~I .output_register_mode = "none";
defparam \B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X30_Y11_N13
cycloneii_lcell_ff \latchBP3|Q[6] (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B~combout [6]),
	.aclr(!\Reset_B~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\latchBP3|Q [6]));

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[5]));
// synopsys translate_off
defparam \B[5]~I .input_async_reset = "none";
defparam \B[5]~I .input_power_up = "low";
defparam \B[5]~I .input_register_mode = "none";
defparam \B[5]~I .input_sync_reset = "none";
defparam \B[5]~I .oe_async_reset = "none";
defparam \B[5]~I .oe_power_up = "low";
defparam \B[5]~I .oe_register_mode = "none";
defparam \B[5]~I .oe_sync_reset = "none";
defparam \B[5]~I .operation_mode = "input";
defparam \B[5]~I .output_async_reset = "none";
defparam \B[5]~I .output_power_up = "low";
defparam \B[5]~I .output_register_mode = "none";
defparam \B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X30_Y11_N11
cycloneii_lcell_ff \latchBP3|Q[5] (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B~combout [5]),
	.aclr(!\Reset_B~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\latchBP3|Q [5]));

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[4]));
// synopsys translate_off
defparam \A[4]~I .input_async_reset = "none";
defparam \A[4]~I .input_power_up = "low";
defparam \A[4]~I .input_register_mode = "none";
defparam \A[4]~I .input_sync_reset = "none";
defparam \A[4]~I .oe_async_reset = "none";
defparam \A[4]~I .oe_power_up = "low";
defparam \A[4]~I .oe_register_mode = "none";
defparam \A[4]~I .oe_sync_reset = "none";
defparam \A[4]~I .operation_mode = "input";
defparam \A[4]~I .output_async_reset = "none";
defparam \A[4]~I .output_power_up = "low";
defparam \A[4]~I .output_register_mode = "none";
defparam \A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X30_Y11_N9
cycloneii_lcell_ff \latchAP3|Q[4] (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\A~combout [4]),
	.aclr(!\Reset_A~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\latchAP3|Q [4]));

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[3]));
// synopsys translate_off
defparam \A[3]~I .input_async_reset = "none";
defparam \A[3]~I .input_power_up = "low";
defparam \A[3]~I .input_register_mode = "none";
defparam \A[3]~I .input_sync_reset = "none";
defparam \A[3]~I .oe_async_reset = "none";
defparam \A[3]~I .oe_power_up = "low";
defparam \A[3]~I .oe_register_mode = "none";
defparam \A[3]~I .oe_sync_reset = "none";
defparam \A[3]~I .operation_mode = "input";
defparam \A[3]~I .output_async_reset = "none";
defparam \A[3]~I .output_power_up = "low";
defparam \A[3]~I .output_register_mode = "none";
defparam \A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X30_Y11_N7
cycloneii_lcell_ff \latchAP3|Q[3] (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\A~combout [3]),
	.aclr(!\Reset_A~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\latchAP3|Q [3]));

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[0]));
// synopsys translate_off
defparam \B[0]~I .input_async_reset = "none";
defparam \B[0]~I .input_power_up = "low";
defparam \B[0]~I .input_register_mode = "none";
defparam \B[0]~I .input_sync_reset = "none";
defparam \B[0]~I .oe_async_reset = "none";
defparam \B[0]~I .oe_power_up = "low";
defparam \B[0]~I .oe_register_mode = "none";
defparam \B[0]~I .oe_sync_reset = "none";
defparam \B[0]~I .operation_mode = "input";
defparam \B[0]~I .output_async_reset = "none";
defparam \B[0]~I .output_power_up = "low";
defparam \B[0]~I .output_register_mode = "none";
defparam \B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X30_Y11_N17
cycloneii_lcell_ff \latchBP3|Q[0] (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B~combout [0]),
	.aclr(!\Reset_B~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\latchBP3|Q [0]));

// Location: LCCOMB_X30_Y12_N0
cycloneii_lcell_comb \ASUP3|LessThan0~1 (
// Equation(s):
// \ASUP3|LessThan0~1_cout  = CARRY((\latchAP3|Q [0] & !\latchBP3|Q [0]))

	.dataa(\latchAP3|Q [0]),
	.datab(\latchBP3|Q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ASUP3|LessThan0~1_cout ));
// synopsys translate_off
defparam \ASUP3|LessThan0~1 .lut_mask = 16'h0022;
defparam \ASUP3|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N2
cycloneii_lcell_comb \ASUP3|LessThan0~3 (
// Equation(s):
// \ASUP3|LessThan0~3_cout  = CARRY((\latchAP3|Q [1] & (\latchBP3|Q [1] & !\ASUP3|LessThan0~1_cout )) # (!\latchAP3|Q [1] & ((\latchBP3|Q [1]) # (!\ASUP3|LessThan0~1_cout ))))

	.dataa(\latchAP3|Q [1]),
	.datab(\latchBP3|Q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ASUP3|LessThan0~1_cout ),
	.combout(),
	.cout(\ASUP3|LessThan0~3_cout ));
// synopsys translate_off
defparam \ASUP3|LessThan0~3 .lut_mask = 16'h004D;
defparam \ASUP3|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N4
cycloneii_lcell_comb \ASUP3|LessThan0~5 (
// Equation(s):
// \ASUP3|LessThan0~5_cout  = CARRY((\latchAP3|Q [2] & ((!\ASUP3|LessThan0~3_cout ) # (!\latchBP3|Q [2]))) # (!\latchAP3|Q [2] & (!\latchBP3|Q [2] & !\ASUP3|LessThan0~3_cout )))

	.dataa(\latchAP3|Q [2]),
	.datab(\latchBP3|Q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ASUP3|LessThan0~3_cout ),
	.combout(),
	.cout(\ASUP3|LessThan0~5_cout ));
// synopsys translate_off
defparam \ASUP3|LessThan0~5 .lut_mask = 16'h002B;
defparam \ASUP3|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N6
cycloneii_lcell_comb \ASUP3|LessThan0~7 (
// Equation(s):
// \ASUP3|LessThan0~7_cout  = CARRY((\latchBP3|Q [3] & ((!\ASUP3|LessThan0~5_cout ) # (!\latchAP3|Q [3]))) # (!\latchBP3|Q [3] & (!\latchAP3|Q [3] & !\ASUP3|LessThan0~5_cout )))

	.dataa(\latchBP3|Q [3]),
	.datab(\latchAP3|Q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ASUP3|LessThan0~5_cout ),
	.combout(),
	.cout(\ASUP3|LessThan0~7_cout ));
// synopsys translate_off
defparam \ASUP3|LessThan0~7 .lut_mask = 16'h002B;
defparam \ASUP3|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N8
cycloneii_lcell_comb \ASUP3|LessThan0~9 (
// Equation(s):
// \ASUP3|LessThan0~9_cout  = CARRY((\latchBP3|Q [4] & (\latchAP3|Q [4] & !\ASUP3|LessThan0~7_cout )) # (!\latchBP3|Q [4] & ((\latchAP3|Q [4]) # (!\ASUP3|LessThan0~7_cout ))))

	.dataa(\latchBP3|Q [4]),
	.datab(\latchAP3|Q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ASUP3|LessThan0~7_cout ),
	.combout(),
	.cout(\ASUP3|LessThan0~9_cout ));
// synopsys translate_off
defparam \ASUP3|LessThan0~9 .lut_mask = 16'h004D;
defparam \ASUP3|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N10
cycloneii_lcell_comb \ASUP3|LessThan0~11 (
// Equation(s):
// \ASUP3|LessThan0~11_cout  = CARRY((\latchAP3|Q [5] & (\latchBP3|Q [5] & !\ASUP3|LessThan0~9_cout )) # (!\latchAP3|Q [5] & ((\latchBP3|Q [5]) # (!\ASUP3|LessThan0~9_cout ))))

	.dataa(\latchAP3|Q [5]),
	.datab(\latchBP3|Q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ASUP3|LessThan0~9_cout ),
	.combout(),
	.cout(\ASUP3|LessThan0~11_cout ));
// synopsys translate_off
defparam \ASUP3|LessThan0~11 .lut_mask = 16'h004D;
defparam \ASUP3|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N12
cycloneii_lcell_comb \ASUP3|LessThan0~13 (
// Equation(s):
// \ASUP3|LessThan0~13_cout  = CARRY((\latchAP3|Q [6] & ((!\ASUP3|LessThan0~11_cout ) # (!\latchBP3|Q [6]))) # (!\latchAP3|Q [6] & (!\latchBP3|Q [6] & !\ASUP3|LessThan0~11_cout )))

	.dataa(\latchAP3|Q [6]),
	.datab(\latchBP3|Q [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ASUP3|LessThan0~11_cout ),
	.combout(),
	.cout(\ASUP3|LessThan0~13_cout ));
// synopsys translate_off
defparam \ASUP3|LessThan0~13 .lut_mask = 16'h002B;
defparam \ASUP3|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N14
cycloneii_lcell_comb \ASUP3|LessThan0~14 (
// Equation(s):
// \ASUP3|LessThan0~14_combout  = (\latchBP3|Q [7] & (\ASUP3|LessThan0~13_cout  & \latchAP3|Q [7])) # (!\latchBP3|Q [7] & ((\ASUP3|LessThan0~13_cout ) # (\latchAP3|Q [7])))

	.dataa(vcc),
	.datab(\latchBP3|Q [7]),
	.datac(vcc),
	.datad(\latchAP3|Q [7]),
	.cin(\ASUP3|LessThan0~13_cout ),
	.combout(\ASUP3|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|LessThan0~14 .lut_mask = 16'hF330;
defparam \ASUP3|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[6]));
// synopsys translate_off
defparam \A[6]~I .input_async_reset = "none";
defparam \A[6]~I .input_power_up = "low";
defparam \A[6]~I .input_register_mode = "none";
defparam \A[6]~I .input_sync_reset = "none";
defparam \A[6]~I .oe_async_reset = "none";
defparam \A[6]~I .oe_power_up = "low";
defparam \A[6]~I .oe_register_mode = "none";
defparam \A[6]~I .oe_sync_reset = "none";
defparam \A[6]~I .operation_mode = "input";
defparam \A[6]~I .output_async_reset = "none";
defparam \A[6]~I .output_power_up = "low";
defparam \A[6]~I .output_register_mode = "none";
defparam \A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X30_Y11_N29
cycloneii_lcell_ff \latchAP3|Q[6] (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\A~combout [6]),
	.aclr(!\Reset_A~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\latchAP3|Q [6]));

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[5]));
// synopsys translate_off
defparam \A[5]~I .input_async_reset = "none";
defparam \A[5]~I .input_power_up = "low";
defparam \A[5]~I .input_register_mode = "none";
defparam \A[5]~I .input_sync_reset = "none";
defparam \A[5]~I .oe_async_reset = "none";
defparam \A[5]~I .oe_power_up = "low";
defparam \A[5]~I .oe_register_mode = "none";
defparam \A[5]~I .oe_sync_reset = "none";
defparam \A[5]~I .operation_mode = "input";
defparam \A[5]~I .output_async_reset = "none";
defparam \A[5]~I .output_power_up = "low";
defparam \A[5]~I .output_register_mode = "none";
defparam \A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X30_Y11_N27
cycloneii_lcell_ff \latchAP3|Q[5] (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\A~combout [5]),
	.aclr(!\Reset_A~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\latchAP3|Q [5]));

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[4]));
// synopsys translate_off
defparam \B[4]~I .input_async_reset = "none";
defparam \B[4]~I .input_power_up = "low";
defparam \B[4]~I .input_register_mode = "none";
defparam \B[4]~I .input_sync_reset = "none";
defparam \B[4]~I .oe_async_reset = "none";
defparam \B[4]~I .oe_power_up = "low";
defparam \B[4]~I .oe_register_mode = "none";
defparam \B[4]~I .oe_sync_reset = "none";
defparam \B[4]~I .operation_mode = "input";
defparam \B[4]~I .output_async_reset = "none";
defparam \B[4]~I .output_power_up = "low";
defparam \B[4]~I .output_register_mode = "none";
defparam \B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X30_Y11_N25
cycloneii_lcell_ff \latchBP3|Q[4] (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B~combout [4]),
	.aclr(!\Reset_B~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\latchBP3|Q [4]));

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[1]));
// synopsys translate_off
defparam \A[1]~I .input_async_reset = "none";
defparam \A[1]~I .input_power_up = "low";
defparam \A[1]~I .input_register_mode = "none";
defparam \A[1]~I .input_sync_reset = "none";
defparam \A[1]~I .oe_async_reset = "none";
defparam \A[1]~I .oe_power_up = "low";
defparam \A[1]~I .oe_register_mode = "none";
defparam \A[1]~I .oe_sync_reset = "none";
defparam \A[1]~I .operation_mode = "input";
defparam \A[1]~I .output_async_reset = "none";
defparam \A[1]~I .output_power_up = "low";
defparam \A[1]~I .output_register_mode = "none";
defparam \A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X30_Y11_N19
cycloneii_lcell_ff \latchAP3|Q[1] (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\A~combout [1]),
	.aclr(!\Reset_A~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\latchAP3|Q [1]));

// Location: LCCOMB_X29_Y12_N4
cycloneii_lcell_comb \ASUP3|LessThan1~1 (
// Equation(s):
// \ASUP3|LessThan1~1_cout  = CARRY((!\latchAP3|Q [0] & \latchBP3|Q [0]))

	.dataa(\latchAP3|Q [0]),
	.datab(\latchBP3|Q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ASUP3|LessThan1~1_cout ));
// synopsys translate_off
defparam \ASUP3|LessThan1~1 .lut_mask = 16'h0044;
defparam \ASUP3|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N6
cycloneii_lcell_comb \ASUP3|LessThan1~3 (
// Equation(s):
// \ASUP3|LessThan1~3_cout  = CARRY((\latchBP3|Q [1] & (\latchAP3|Q [1] & !\ASUP3|LessThan1~1_cout )) # (!\latchBP3|Q [1] & ((\latchAP3|Q [1]) # (!\ASUP3|LessThan1~1_cout ))))

	.dataa(\latchBP3|Q [1]),
	.datab(\latchAP3|Q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ASUP3|LessThan1~1_cout ),
	.combout(),
	.cout(\ASUP3|LessThan1~3_cout ));
// synopsys translate_off
defparam \ASUP3|LessThan1~3 .lut_mask = 16'h004D;
defparam \ASUP3|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N8
cycloneii_lcell_comb \ASUP3|LessThan1~5 (
// Equation(s):
// \ASUP3|LessThan1~5_cout  = CARRY((\latchBP3|Q [2] & ((!\ASUP3|LessThan1~3_cout ) # (!\latchAP3|Q [2]))) # (!\latchBP3|Q [2] & (!\latchAP3|Q [2] & !\ASUP3|LessThan1~3_cout )))

	.dataa(\latchBP3|Q [2]),
	.datab(\latchAP3|Q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ASUP3|LessThan1~3_cout ),
	.combout(),
	.cout(\ASUP3|LessThan1~5_cout ));
// synopsys translate_off
defparam \ASUP3|LessThan1~5 .lut_mask = 16'h002B;
defparam \ASUP3|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N10
cycloneii_lcell_comb \ASUP3|LessThan1~7 (
// Equation(s):
// \ASUP3|LessThan1~7_cout  = CARRY((\latchBP3|Q [3] & (\latchAP3|Q [3] & !\ASUP3|LessThan1~5_cout )) # (!\latchBP3|Q [3] & ((\latchAP3|Q [3]) # (!\ASUP3|LessThan1~5_cout ))))

	.dataa(\latchBP3|Q [3]),
	.datab(\latchAP3|Q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ASUP3|LessThan1~5_cout ),
	.combout(),
	.cout(\ASUP3|LessThan1~7_cout ));
// synopsys translate_off
defparam \ASUP3|LessThan1~7 .lut_mask = 16'h004D;
defparam \ASUP3|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N12
cycloneii_lcell_comb \ASUP3|LessThan1~9 (
// Equation(s):
// \ASUP3|LessThan1~9_cout  = CARRY((\latchAP3|Q [4] & (\latchBP3|Q [4] & !\ASUP3|LessThan1~7_cout )) # (!\latchAP3|Q [4] & ((\latchBP3|Q [4]) # (!\ASUP3|LessThan1~7_cout ))))

	.dataa(\latchAP3|Q [4]),
	.datab(\latchBP3|Q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ASUP3|LessThan1~7_cout ),
	.combout(),
	.cout(\ASUP3|LessThan1~9_cout ));
// synopsys translate_off
defparam \ASUP3|LessThan1~9 .lut_mask = 16'h004D;
defparam \ASUP3|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N14
cycloneii_lcell_comb \ASUP3|LessThan1~11 (
// Equation(s):
// \ASUP3|LessThan1~11_cout  = CARRY((\latchBP3|Q [5] & (\latchAP3|Q [5] & !\ASUP3|LessThan1~9_cout )) # (!\latchBP3|Q [5] & ((\latchAP3|Q [5]) # (!\ASUP3|LessThan1~9_cout ))))

	.dataa(\latchBP3|Q [5]),
	.datab(\latchAP3|Q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ASUP3|LessThan1~9_cout ),
	.combout(),
	.cout(\ASUP3|LessThan1~11_cout ));
// synopsys translate_off
defparam \ASUP3|LessThan1~11 .lut_mask = 16'h004D;
defparam \ASUP3|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N16
cycloneii_lcell_comb \ASUP3|LessThan1~13 (
// Equation(s):
// \ASUP3|LessThan1~13_cout  = CARRY((\latchBP3|Q [6] & ((!\ASUP3|LessThan1~11_cout ) # (!\latchAP3|Q [6]))) # (!\latchBP3|Q [6] & (!\latchAP3|Q [6] & !\ASUP3|LessThan1~11_cout )))

	.dataa(\latchBP3|Q [6]),
	.datab(\latchAP3|Q [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ASUP3|LessThan1~11_cout ),
	.combout(),
	.cout(\ASUP3|LessThan1~13_cout ));
// synopsys translate_off
defparam \ASUP3|LessThan1~13 .lut_mask = 16'h002B;
defparam \ASUP3|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N18
cycloneii_lcell_comb \ASUP3|LessThan1~14 (
// Equation(s):
// \ASUP3|LessThan1~14_combout  = (\latchBP3|Q [7] & ((\ASUP3|LessThan1~13_cout ) # (!\latchAP3|Q [7]))) # (!\latchBP3|Q [7] & (\ASUP3|LessThan1~13_cout  & !\latchAP3|Q [7]))

	.dataa(vcc),
	.datab(\latchBP3|Q [7]),
	.datac(vcc),
	.datad(\latchAP3|Q [7]),
	.cin(\ASUP3|LessThan1~13_cout ),
	.combout(\ASUP3|LessThan1~14_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|LessThan1~14 .lut_mask = 16'hC0FC;
defparam \ASUP3|LessThan1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N30
cycloneii_lcell_comb \ASUP3|Result[3]~41 (
// Equation(s):
// \ASUP3|Result[3]~41_combout  = (!\FSMP3|yfsm.s2~regout  & (!\FSMP3|yfsm.s3~regout  & (!\ASUP3|LessThan0~14_combout  & !\ASUP3|LessThan1~14_combout )))

	.dataa(\FSMP3|yfsm.s2~regout ),
	.datab(\FSMP3|yfsm.s3~regout ),
	.datac(\ASUP3|LessThan0~14_combout ),
	.datad(\ASUP3|LessThan1~14_combout ),
	.cin(gnd),
	.combout(\ASUP3|Result[3]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result[3]~41 .lut_mask = 16'h0001;
defparam \ASUP3|Result[3]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N22
cycloneii_lcell_comb \ASUP3|Result[3]~25 (
// Equation(s):
// \ASUP3|Result[3]~25_combout  = (\Enable_Decoder~combout  & ((!\ASUP3|Result[3]~41_combout ) # (!\ASUP3|Result[3]~24_combout )))

	.dataa(vcc),
	.datab(\Enable_Decoder~combout ),
	.datac(\ASUP3|Result[3]~24_combout ),
	.datad(\ASUP3|Result[3]~41_combout ),
	.cin(gnd),
	.combout(\ASUP3|Result[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result[3]~25 .lut_mask = 16'h0CCC;
defparam \ASUP3|Result[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y11_N7
cycloneii_lcell_ff \ASUP3|Result[2] (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(\ASUP3|Result[2]~1_combout ),
	.sdata(\ASUP3|Result~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\FSMP3|yfsm.s8~regout ),
	.ena(\ASUP3|Result[3]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ASUP3|Result [2]));

// Location: LCCOMB_X28_Y11_N18
cycloneii_lcell_comb \ASUP3|Result~22 (
// Equation(s):
// \ASUP3|Result~22_combout  = (\latchBP3|Q [1]) # (\latchAP3|Q [1])

	.dataa(vcc),
	.datab(\latchBP3|Q [1]),
	.datac(\latchAP3|Q [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ASUP3|Result~22_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result~22 .lut_mask = 16'hFCFC;
defparam \ASUP3|Result~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N24
cycloneii_lcell_comb \ASUP3|Result[3]~21 (
// Equation(s):
// \ASUP3|Result[3]~21_combout  = (\FSMP3|yfsm.s4~regout ) # (\FSMP3|yfsm.s5~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FSMP3|yfsm.s4~regout ),
	.datad(\FSMP3|yfsm.s5~regout ),
	.cin(gnd),
	.combout(\ASUP3|Result[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result[3]~21 .lut_mask = 16'hFFF0;
defparam \ASUP3|Result[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N10
cycloneii_lcell_comb \ASUP3|Selector6~0 (
// Equation(s):
// \ASUP3|Selector6~0_combout  = (\ASUP3|Result[0]~17_combout  & (\ASUP3|Add0~2_combout  & (!\ASUP3|Result[3]~21_combout ))) # (!\ASUP3|Result[0]~17_combout  & (((\ASUP3|Result[3]~21_combout ) # (\ASUP3|Add2~2_combout ))))

	.dataa(\ASUP3|Add0~2_combout ),
	.datab(\ASUP3|Result[0]~17_combout ),
	.datac(\ASUP3|Result[3]~21_combout ),
	.datad(\ASUP3|Add2~2_combout ),
	.cin(gnd),
	.combout(\ASUP3|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector6~0 .lut_mask = 16'h3B38;
defparam \ASUP3|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N28
cycloneii_lcell_comb \ASUP3|Selector6~1 (
// Equation(s):
// \ASUP3|Selector6~1_combout  = (\ASUP3|Result[3]~21_combout  & ((\latchAP3|Q [1] & (\latchBP3|Q [1] & \ASUP3|Selector6~0_combout )) # (!\latchAP3|Q [1] & (!\latchBP3|Q [1] & !\ASUP3|Selector6~0_combout )))) # (!\ASUP3|Result[3]~21_combout  & 
// (((\ASUP3|Selector6~0_combout ))))

	.dataa(\latchAP3|Q [1]),
	.datab(\latchBP3|Q [1]),
	.datac(\ASUP3|Result[3]~21_combout ),
	.datad(\ASUP3|Selector6~0_combout ),
	.cin(gnd),
	.combout(\ASUP3|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector6~1 .lut_mask = 16'h8F10;
defparam \ASUP3|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N26
cycloneii_lcell_comb \ASUP3|Selector6~2 (
// Equation(s):
// \ASUP3|Selector6~2_combout  = (\FSMP3|WideOr10~combout  & (((\ASUP3|Result[3]~20_combout )) # (!\latchAP3|Q [1]))) # (!\FSMP3|WideOr10~combout  & (((!\ASUP3|Result[3]~20_combout  & \ASUP3|Selector6~1_combout ))))

	.dataa(\latchAP3|Q [1]),
	.datab(\FSMP3|WideOr10~combout ),
	.datac(\ASUP3|Result[3]~20_combout ),
	.datad(\ASUP3|Selector6~1_combout ),
	.cin(gnd),
	.combout(\ASUP3|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector6~2 .lut_mask = 16'hC7C4;
defparam \ASUP3|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N0
cycloneii_lcell_comb \ASUP3|Selector6~3 (
// Equation(s):
// \ASUP3|Selector6~3_combout  = (\ASUP3|Result[3]~20_combout  & ((\latchAP3|Q [1] & (!\latchBP3|Q [1])) # (!\latchAP3|Q [1] & ((\latchBP3|Q [1]) # (\ASUP3|Selector6~2_combout ))))) # (!\ASUP3|Result[3]~20_combout  & (((\ASUP3|Selector6~2_combout ))))

	.dataa(\latchAP3|Q [1]),
	.datab(\latchBP3|Q [1]),
	.datac(\ASUP3|Result[3]~20_combout ),
	.datad(\ASUP3|Selector6~2_combout ),
	.cin(gnd),
	.combout(\ASUP3|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector6~3 .lut_mask = 16'h7F60;
defparam \ASUP3|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneii_lcell_comb \ASUP3|Result[1]~0 (
// Equation(s):
// \ASUP3|Result[1]~0_combout  = (\FSMP3|yfsm.s7~regout  & (\ASUP3|Result~22_combout )) # (!\FSMP3|yfsm.s7~regout  & ((\ASUP3|Selector6~3_combout )))

	.dataa(\FSMP3|yfsm.s7~regout ),
	.datab(\ASUP3|Result~22_combout ),
	.datac(vcc),
	.datad(\ASUP3|Selector6~3_combout ),
	.cin(gnd),
	.combout(\ASUP3|Result[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result[1]~0 .lut_mask = 16'hDD88;
defparam \ASUP3|Result[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneii_lcell_comb \ASUP3|Result~23 (
// Equation(s):
// \ASUP3|Result~23_combout  = \latchBP3|Q [1] $ (!\latchAP3|Q [1])

	.dataa(vcc),
	.datab(\latchBP3|Q [1]),
	.datac(\latchAP3|Q [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ASUP3|Result~23_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result~23 .lut_mask = 16'hC3C3;
defparam \ASUP3|Result~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y11_N21
cycloneii_lcell_ff \ASUP3|Result[1] (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(\ASUP3|Result[1]~0_combout ),
	.sdata(\ASUP3|Result~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\FSMP3|yfsm.s8~regout ),
	.ena(\ASUP3|Result[3]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ASUP3|Result [1]));

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[3]));
// synopsys translate_off
defparam \B[3]~I .input_async_reset = "none";
defparam \B[3]~I .input_power_up = "low";
defparam \B[3]~I .input_register_mode = "none";
defparam \B[3]~I .input_sync_reset = "none";
defparam \B[3]~I .oe_async_reset = "none";
defparam \B[3]~I .oe_power_up = "low";
defparam \B[3]~I .oe_register_mode = "none";
defparam \B[3]~I .oe_sync_reset = "none";
defparam \B[3]~I .operation_mode = "input";
defparam \B[3]~I .output_async_reset = "none";
defparam \B[3]~I .output_power_up = "low";
defparam \B[3]~I .output_register_mode = "none";
defparam \B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X30_Y11_N23
cycloneii_lcell_ff \latchBP3|Q[3] (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B~combout [3]),
	.aclr(!\Reset_B~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\latchBP3|Q [3]));

// Location: LCCOMB_X28_Y11_N8
cycloneii_lcell_comb \ASUP3|Result~29 (
// Equation(s):
// \ASUP3|Result~29_combout  = (\latchAP3|Q [3]) # (\latchBP3|Q [3])

	.dataa(\latchAP3|Q [3]),
	.datab(vcc),
	.datac(\latchBP3|Q [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ASUP3|Result~29_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result~29 .lut_mask = 16'hFAFA;
defparam \ASUP3|Result~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N22
cycloneii_lcell_comb \ASUP3|Add2~6 (
// Equation(s):
// \ASUP3|Add2~6_combout  = (\latchAP3|Q [3] & ((\latchBP3|Q [3] & (!\ASUP3|Add2~5 )) # (!\latchBP3|Q [3] & (\ASUP3|Add2~5  & VCC)))) # (!\latchAP3|Q [3] & ((\latchBP3|Q [3] & ((\ASUP3|Add2~5 ) # (GND))) # (!\latchBP3|Q [3] & (!\ASUP3|Add2~5 ))))
// \ASUP3|Add2~7  = CARRY((\latchAP3|Q [3] & (\latchBP3|Q [3] & !\ASUP3|Add2~5 )) # (!\latchAP3|Q [3] & ((\latchBP3|Q [3]) # (!\ASUP3|Add2~5 ))))

	.dataa(\latchAP3|Q [3]),
	.datab(\latchBP3|Q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ASUP3|Add2~5 ),
	.combout(\ASUP3|Add2~6_combout ),
	.cout(\ASUP3|Add2~7 ));
// synopsys translate_off
defparam \ASUP3|Add2~6 .lut_mask = 16'h694D;
defparam \ASUP3|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N6
cycloneii_lcell_comb \ASUP3|Add0~6 (
// Equation(s):
// \ASUP3|Add0~6_combout  = (\latchAP3|Q [3] & ((\latchBP3|Q [3] & (\ASUP3|Add0~5  & VCC)) # (!\latchBP3|Q [3] & (!\ASUP3|Add0~5 )))) # (!\latchAP3|Q [3] & ((\latchBP3|Q [3] & (!\ASUP3|Add0~5 )) # (!\latchBP3|Q [3] & ((\ASUP3|Add0~5 ) # (GND)))))
// \ASUP3|Add0~7  = CARRY((\latchAP3|Q [3] & (!\latchBP3|Q [3] & !\ASUP3|Add0~5 )) # (!\latchAP3|Q [3] & ((!\ASUP3|Add0~5 ) # (!\latchBP3|Q [3]))))

	.dataa(\latchAP3|Q [3]),
	.datab(\latchBP3|Q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ASUP3|Add0~5 ),
	.combout(\ASUP3|Add0~6_combout ),
	.cout(\ASUP3|Add0~7 ));
// synopsys translate_off
defparam \ASUP3|Add0~6 .lut_mask = 16'h9617;
defparam \ASUP3|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N30
cycloneii_lcell_comb \ASUP3|Selector4~0 (
// Equation(s):
// \ASUP3|Selector4~0_combout  = (\ASUP3|Result[3]~21_combout  & (((!\ASUP3|Result[0]~17_combout )))) # (!\ASUP3|Result[3]~21_combout  & ((\ASUP3|Result[0]~17_combout  & ((\ASUP3|Add0~6_combout ))) # (!\ASUP3|Result[0]~17_combout  & (\ASUP3|Add2~6_combout 
// ))))

	.dataa(\ASUP3|Result[3]~21_combout ),
	.datab(\ASUP3|Add2~6_combout ),
	.datac(\ASUP3|Result[0]~17_combout ),
	.datad(\ASUP3|Add0~6_combout ),
	.cin(gnd),
	.combout(\ASUP3|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector4~0 .lut_mask = 16'h5E0E;
defparam \ASUP3|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N24
cycloneii_lcell_comb \ASUP3|Selector4~1 (
// Equation(s):
// \ASUP3|Selector4~1_combout  = (\ASUP3|Result[3]~21_combout  & ((\latchAP3|Q [3] & (\latchBP3|Q [3] & \ASUP3|Selector4~0_combout )) # (!\latchAP3|Q [3] & (!\latchBP3|Q [3] & !\ASUP3|Selector4~0_combout )))) # (!\ASUP3|Result[3]~21_combout  & 
// (((\ASUP3|Selector4~0_combout ))))

	.dataa(\ASUP3|Result[3]~21_combout ),
	.datab(\latchAP3|Q [3]),
	.datac(\latchBP3|Q [3]),
	.datad(\ASUP3|Selector4~0_combout ),
	.cin(gnd),
	.combout(\ASUP3|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector4~1 .lut_mask = 16'hD502;
defparam \ASUP3|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneii_lcell_comb \ASUP3|Selector4~2 (
// Equation(s):
// \ASUP3|Selector4~2_combout  = (\ASUP3|Result[3]~20_combout  & (\FSMP3|WideOr10~combout )) # (!\ASUP3|Result[3]~20_combout  & ((\FSMP3|WideOr10~combout  & (!\latchAP3|Q [3])) # (!\FSMP3|WideOr10~combout  & ((\ASUP3|Selector4~1_combout )))))

	.dataa(\ASUP3|Result[3]~20_combout ),
	.datab(\FSMP3|WideOr10~combout ),
	.datac(\latchAP3|Q [3]),
	.datad(\ASUP3|Selector4~1_combout ),
	.cin(gnd),
	.combout(\ASUP3|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector4~2 .lut_mask = 16'h9D8C;
defparam \ASUP3|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N2
cycloneii_lcell_comb \ASUP3|Selector4~3 (
// Equation(s):
// \ASUP3|Selector4~3_combout  = (\ASUP3|Result[3]~20_combout  & ((\latchAP3|Q [3] & (!\latchBP3|Q [3])) # (!\latchAP3|Q [3] & ((\latchBP3|Q [3]) # (\ASUP3|Selector4~2_combout ))))) # (!\ASUP3|Result[3]~20_combout  & (((\ASUP3|Selector4~2_combout ))))

	.dataa(\latchAP3|Q [3]),
	.datab(\ASUP3|Result[3]~20_combout ),
	.datac(\latchBP3|Q [3]),
	.datad(\ASUP3|Selector4~2_combout ),
	.cin(gnd),
	.combout(\ASUP3|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector4~3 .lut_mask = 16'h7F48;
defparam \ASUP3|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N4
cycloneii_lcell_comb \ASUP3|Result[3]~2 (
// Equation(s):
// \ASUP3|Result[3]~2_combout  = (\FSMP3|yfsm.s7~regout  & (\ASUP3|Result~29_combout )) # (!\FSMP3|yfsm.s7~regout  & ((\ASUP3|Selector4~3_combout )))

	.dataa(\FSMP3|yfsm.s7~regout ),
	.datab(\ASUP3|Result~29_combout ),
	.datac(vcc),
	.datad(\ASUP3|Selector4~3_combout ),
	.cin(gnd),
	.combout(\ASUP3|Result[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result[3]~2 .lut_mask = 16'hDD88;
defparam \ASUP3|Result[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneii_lcell_comb \ASUP3|Result~30 (
// Equation(s):
// \ASUP3|Result~30_combout  = \latchAP3|Q [3] $ (!\latchBP3|Q [3])

	.dataa(\latchAP3|Q [3]),
	.datab(vcc),
	.datac(\latchBP3|Q [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ASUP3|Result~30_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result~30 .lut_mask = 16'hA5A5;
defparam \ASUP3|Result~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y11_N5
cycloneii_lcell_ff \ASUP3|Result[3] (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(\ASUP3|Result[3]~2_combout ),
	.sdata(\ASUP3|Result~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\FSMP3|yfsm.s8~regout ),
	.ena(\ASUP3|Result[3]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ASUP3|Result [3]));

// Location: LCCOMB_X30_Y12_N22
cycloneii_lcell_comb \ASUP3|Result[0]~15 (
// Equation(s):
// \ASUP3|Result[0]~15_combout  = (\Enable_Decoder~combout  & (\FSMP3|yfsm.s8~regout  & ((!\ASUP3|Add0~0_combout )))) # (!\Enable_Decoder~combout  & (((\ASUP3|Result [0]))))

	.dataa(\FSMP3|yfsm.s8~regout ),
	.datab(\Enable_Decoder~combout ),
	.datac(\ASUP3|Result [0]),
	.datad(\ASUP3|Add0~0_combout ),
	.cin(gnd),
	.combout(\ASUP3|Result[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result[0]~15 .lut_mask = 16'h30B8;
defparam \ASUP3|Result[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N16
cycloneii_lcell_comb \ASUP3|Result[0]~16 (
// Equation(s):
// \ASUP3|Result[0]~16_combout  = (\FSMP3|yfsm.s4~regout  & (!\FSMP3|yfsm.s7~regout  & (!\latchBP3|Q [0] & !\latchAP3|Q [0]))) # (!\FSMP3|yfsm.s4~regout  & (\FSMP3|yfsm.s7~regout  & ((\latchBP3|Q [0]) # (\latchAP3|Q [0]))))

	.dataa(\FSMP3|yfsm.s4~regout ),
	.datab(\FSMP3|yfsm.s7~regout ),
	.datac(\latchBP3|Q [0]),
	.datad(\latchAP3|Q [0]),
	.cin(gnd),
	.combout(\ASUP3|Result[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result[0]~16 .lut_mask = 16'h4442;
defparam \ASUP3|Result[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N0
cycloneii_lcell_comb \ASUP3|Result[0]~40 (
// Equation(s):
// \ASUP3|Result[0]~40_combout  = (\ASUP3|Result[0]~13_combout  & (!\FSMP3|yfsm.s3~regout  & (!\FSMP3|yfsm.s2~regout  & \latchAP3|Q [0])))

	.dataa(\ASUP3|Result[0]~13_combout ),
	.datab(\FSMP3|yfsm.s3~regout ),
	.datac(\FSMP3|yfsm.s2~regout ),
	.datad(\latchAP3|Q [0]),
	.cin(gnd),
	.combout(\ASUP3|Result[0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result[0]~40 .lut_mask = 16'h0200;
defparam \ASUP3|Result[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N18
cycloneii_lcell_comb \ASUP3|Selector7~1 (
// Equation(s):
// \ASUP3|Selector7~1_combout  = (\FSMP3|yfsm.s3~regout ) # (\FSMP3|yfsm.s1~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FSMP3|yfsm.s3~regout ),
	.datad(\FSMP3|yfsm.s1~regout ),
	.cin(gnd),
	.combout(\ASUP3|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector7~1 .lut_mask = 16'hFFF0;
defparam \ASUP3|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N30
cycloneii_lcell_comb \ASUP3|Selector7~2 (
// Equation(s):
// \ASUP3|Selector7~2_combout  = (\FSMP3|WideOr10~combout  & (\latchAP3|Q [0] & ((\latchBP3|Q [0]) # (!\ASUP3|Selector7~1_combout )))) # (!\FSMP3|WideOr10~combout  & (((\ASUP3|Selector7~1_combout ))))

	.dataa(\latchBP3|Q [0]),
	.datab(\latchAP3|Q [0]),
	.datac(\FSMP3|WideOr10~combout ),
	.datad(\ASUP3|Selector7~1_combout ),
	.cin(gnd),
	.combout(\ASUP3|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector7~2 .lut_mask = 16'h8FC0;
defparam \ASUP3|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N26
cycloneii_lcell_comb \ASUP3|Selector7~0 (
// Equation(s):
// \ASUP3|Selector7~0_combout  = (\ASUP3|LessThan0~14_combout  & (((\ASUP3|Add2~0_combout )))) # (!\ASUP3|LessThan0~14_combout  & ((\ASUP3|LessThan1~14_combout  & ((\ASUP3|Add2~0_combout ))) # (!\ASUP3|LessThan1~14_combout  & (\ASUP3|Result [0]))))

	.dataa(\ASUP3|Result [0]),
	.datab(\ASUP3|Add2~0_combout ),
	.datac(\ASUP3|LessThan0~14_combout ),
	.datad(\ASUP3|LessThan1~14_combout ),
	.cin(gnd),
	.combout(\ASUP3|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector7~0 .lut_mask = 16'hCCCA;
defparam \ASUP3|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N18
cycloneii_lcell_comb \ASUP3|Selector7~3 (
// Equation(s):
// \ASUP3|Selector7~3_combout  = (\ASUP3|Selector7~2_combout  & (((!\FSMP3|WideOr10~combout  & \ASUP3|Selector7~0_combout )))) # (!\ASUP3|Selector7~2_combout  & ((\ASUP3|Add0~0_combout ) # ((\FSMP3|WideOr10~combout ))))

	.dataa(\ASUP3|Add0~0_combout ),
	.datab(\ASUP3|Selector7~2_combout ),
	.datac(\FSMP3|WideOr10~combout ),
	.datad(\ASUP3|Selector7~0_combout ),
	.cin(gnd),
	.combout(\ASUP3|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector7~3 .lut_mask = 16'h3E32;
defparam \ASUP3|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N28
cycloneii_lcell_comb \ASUP3|Result[0]~14 (
// Equation(s):
// \ASUP3|Result[0]~14_combout  = (\ASUP3|Result[0]~12_combout  & ((\ASUP3|Result[0]~40_combout ) # ((!\FSMP3|yfsm.s5~regout  & \ASUP3|Selector7~3_combout ))))

	.dataa(\ASUP3|Result[0]~12_combout ),
	.datab(\FSMP3|yfsm.s5~regout ),
	.datac(\ASUP3|Result[0]~40_combout ),
	.datad(\ASUP3|Selector7~3_combout ),
	.cin(gnd),
	.combout(\ASUP3|Result[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result[0]~14 .lut_mask = 16'hA2A0;
defparam \ASUP3|Result[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N20
cycloneii_lcell_comb \ASUP3|Result[0]~19 (
// Equation(s):
// \ASUP3|Result[0]~19_combout  = (\ASUP3|Result[0]~15_combout ) # ((\ASUP3|Result[0]~14_combout ) # ((\ASUP3|Result[0]~18_combout  & \ASUP3|Result[0]~16_combout )))

	.dataa(\ASUP3|Result[0]~18_combout ),
	.datab(\ASUP3|Result[0]~15_combout ),
	.datac(\ASUP3|Result[0]~16_combout ),
	.datad(\ASUP3|Result[0]~14_combout ),
	.cin(gnd),
	.combout(\ASUP3|Result[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result[0]~19 .lut_mask = 16'hFFEC;
defparam \ASUP3|Result[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y12_N21
cycloneii_lcell_ff \ASUP3|Result[0] (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(\ASUP3|Result[0]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ASUP3|Result [0]));

// Location: LCCOMB_X28_Y4_N24
cycloneii_lcell_comb \sseg1P3|Mux0~0 (
// Equation(s):
// \sseg1P3|Mux0~0_combout  = (\ASUP3|Result [2] & (!\ASUP3|Result [1] & (\ASUP3|Result [3] $ (!\ASUP3|Result [0])))) # (!\ASUP3|Result [2] & (\ASUP3|Result [0] & (\ASUP3|Result [1] $ (!\ASUP3|Result [3]))))

	.dataa(\ASUP3|Result [2]),
	.datab(\ASUP3|Result [1]),
	.datac(\ASUP3|Result [3]),
	.datad(\ASUP3|Result [0]),
	.cin(gnd),
	.combout(\sseg1P3|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sseg1P3|Mux0~0 .lut_mask = 16'h6102;
defparam \sseg1P3|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N2
cycloneii_lcell_comb \sseg1P3|Mux1~0 (
// Equation(s):
// \sseg1P3|Mux1~0_combout  = (\ASUP3|Result [1] & ((\ASUP3|Result [0] & ((\ASUP3|Result [3]))) # (!\ASUP3|Result [0] & (\ASUP3|Result [2])))) # (!\ASUP3|Result [1] & (\ASUP3|Result [2] & (\ASUP3|Result [3] $ (\ASUP3|Result [0]))))

	.dataa(\ASUP3|Result [2]),
	.datab(\ASUP3|Result [1]),
	.datac(\ASUP3|Result [3]),
	.datad(\ASUP3|Result [0]),
	.cin(gnd),
	.combout(\sseg1P3|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sseg1P3|Mux1~0 .lut_mask = 16'hC2A8;
defparam \sseg1P3|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N0
cycloneii_lcell_comb \sseg1P3|Mux2~0 (
// Equation(s):
// \sseg1P3|Mux2~0_combout  = (\ASUP3|Result [2] & (\ASUP3|Result [3] & ((\ASUP3|Result [1]) # (!\ASUP3|Result [0])))) # (!\ASUP3|Result [2] & (\ASUP3|Result [1] & (!\ASUP3|Result [3] & !\ASUP3|Result [0])))

	.dataa(\ASUP3|Result [2]),
	.datab(\ASUP3|Result [1]),
	.datac(\ASUP3|Result [3]),
	.datad(\ASUP3|Result [0]),
	.cin(gnd),
	.combout(\sseg1P3|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sseg1P3|Mux2~0 .lut_mask = 16'h80A4;
defparam \sseg1P3|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N22
cycloneii_lcell_comb \sseg1P3|Mux3~0 (
// Equation(s):
// \sseg1P3|Mux3~0_combout  = (\ASUP3|Result [0] & (\ASUP3|Result [2] $ ((!\ASUP3|Result [1])))) # (!\ASUP3|Result [0] & ((\ASUP3|Result [2] & (!\ASUP3|Result [1] & !\ASUP3|Result [3])) # (!\ASUP3|Result [2] & (\ASUP3|Result [1] & \ASUP3|Result [3]))))

	.dataa(\ASUP3|Result [2]),
	.datab(\ASUP3|Result [1]),
	.datac(\ASUP3|Result [3]),
	.datad(\ASUP3|Result [0]),
	.cin(gnd),
	.combout(\sseg1P3|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sseg1P3|Mux3~0 .lut_mask = 16'h9942;
defparam \sseg1P3|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N12
cycloneii_lcell_comb \sseg1P3|Mux4~0 (
// Equation(s):
// \sseg1P3|Mux4~0_combout  = (\ASUP3|Result [1] & (((!\ASUP3|Result [3] & \ASUP3|Result [0])))) # (!\ASUP3|Result [1] & ((\ASUP3|Result [2] & (!\ASUP3|Result [3])) # (!\ASUP3|Result [2] & ((\ASUP3|Result [0])))))

	.dataa(\ASUP3|Result [2]),
	.datab(\ASUP3|Result [1]),
	.datac(\ASUP3|Result [3]),
	.datad(\ASUP3|Result [0]),
	.cin(gnd),
	.combout(\sseg1P3|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \sseg1P3|Mux4~0 .lut_mask = 16'h1F02;
defparam \sseg1P3|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N10
cycloneii_lcell_comb \sseg1P3|Mux5~0 (
// Equation(s):
// \sseg1P3|Mux5~0_combout  = (\ASUP3|Result [2] & (\ASUP3|Result [0] & (\ASUP3|Result [1] $ (\ASUP3|Result [3])))) # (!\ASUP3|Result [2] & (!\ASUP3|Result [3] & ((\ASUP3|Result [1]) # (\ASUP3|Result [0]))))

	.dataa(\ASUP3|Result [2]),
	.datab(\ASUP3|Result [1]),
	.datac(\ASUP3|Result [3]),
	.datad(\ASUP3|Result [0]),
	.cin(gnd),
	.combout(\sseg1P3|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \sseg1P3|Mux5~0 .lut_mask = 16'h2D04;
defparam \sseg1P3|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N8
cycloneii_lcell_comb \sseg1P3|Mux6~0 (
// Equation(s):
// \sseg1P3|Mux6~0_combout  = (\ASUP3|Result [0] & ((\ASUP3|Result [3]) # (\ASUP3|Result [2] $ (\ASUP3|Result [1])))) # (!\ASUP3|Result [0] & ((\ASUP3|Result [1]) # (\ASUP3|Result [2] $ (\ASUP3|Result [3]))))

	.dataa(\ASUP3|Result [2]),
	.datab(\ASUP3|Result [1]),
	.datac(\ASUP3|Result [3]),
	.datad(\ASUP3|Result [0]),
	.cin(gnd),
	.combout(\sseg1P3|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \sseg1P3|Mux6~0 .lut_mask = 16'hF6DE;
defparam \sseg1P3|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N30
cycloneii_lcell_comb \ASUP3|Result~33 (
// Equation(s):
// \ASUP3|Result~33_combout  = (\latchAP3|Q [5]) # (\latchBP3|Q [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\latchAP3|Q [5]),
	.datad(\latchBP3|Q [5]),
	.cin(gnd),
	.combout(\ASUP3|Result~33_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result~33 .lut_mask = 16'hFFF0;
defparam \ASUP3|Result~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N10
cycloneii_lcell_comb \ASUP3|Add0~10 (
// Equation(s):
// \ASUP3|Add0~10_combout  = (\latchBP3|Q [5] & ((\latchAP3|Q [5] & (\ASUP3|Add0~9  & VCC)) # (!\latchAP3|Q [5] & (!\ASUP3|Add0~9 )))) # (!\latchBP3|Q [5] & ((\latchAP3|Q [5] & (!\ASUP3|Add0~9 )) # (!\latchAP3|Q [5] & ((\ASUP3|Add0~9 ) # (GND)))))
// \ASUP3|Add0~11  = CARRY((\latchBP3|Q [5] & (!\latchAP3|Q [5] & !\ASUP3|Add0~9 )) # (!\latchBP3|Q [5] & ((!\ASUP3|Add0~9 ) # (!\latchAP3|Q [5]))))

	.dataa(\latchBP3|Q [5]),
	.datab(\latchAP3|Q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ASUP3|Add0~9 ),
	.combout(\ASUP3|Add0~10_combout ),
	.cout(\ASUP3|Add0~11 ));
// synopsys translate_off
defparam \ASUP3|Add0~10 .lut_mask = 16'h9617;
defparam \ASUP3|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N4
cycloneii_lcell_comb \ASUP3|Selector2~0 (
// Equation(s):
// \ASUP3|Selector2~0_combout  = (\ASUP3|Result[0]~17_combout  & ((\ASUP3|Result[3]~21_combout  & (!\ASUP3|Result~33_combout )) # (!\ASUP3|Result[3]~21_combout  & ((\ASUP3|Add0~10_combout ))))) # (!\ASUP3|Result[0]~17_combout  & 
// (((\ASUP3|Result[3]~21_combout ))))

	.dataa(\ASUP3|Result[0]~17_combout ),
	.datab(\ASUP3|Result~33_combout ),
	.datac(\ASUP3|Result[3]~21_combout ),
	.datad(\ASUP3|Add0~10_combout ),
	.cin(gnd),
	.combout(\ASUP3|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector2~0 .lut_mask = 16'h7A70;
defparam \ASUP3|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N26
cycloneii_lcell_comb \ASUP3|Add2~10 (
// Equation(s):
// \ASUP3|Add2~10_combout  = (\latchBP3|Q [5] & ((\latchAP3|Q [5] & (!\ASUP3|Add2~9 )) # (!\latchAP3|Q [5] & ((\ASUP3|Add2~9 ) # (GND))))) # (!\latchBP3|Q [5] & ((\latchAP3|Q [5] & (\ASUP3|Add2~9  & VCC)) # (!\latchAP3|Q [5] & (!\ASUP3|Add2~9 ))))
// \ASUP3|Add2~11  = CARRY((\latchBP3|Q [5] & ((!\ASUP3|Add2~9 ) # (!\latchAP3|Q [5]))) # (!\latchBP3|Q [5] & (!\latchAP3|Q [5] & !\ASUP3|Add2~9 )))

	.dataa(\latchBP3|Q [5]),
	.datab(\latchAP3|Q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ASUP3|Add2~9 ),
	.combout(\ASUP3|Add2~10_combout ),
	.cout(\ASUP3|Add2~11 ));
// synopsys translate_off
defparam \ASUP3|Add2~10 .lut_mask = 16'h692B;
defparam \ASUP3|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N18
cycloneii_lcell_comb \ASUP3|Selector2~1 (
// Equation(s):
// \ASUP3|Selector2~1_combout  = (\ASUP3|Result[0]~17_combout  & (((\ASUP3|Selector2~0_combout )))) # (!\ASUP3|Result[0]~17_combout  & ((\ASUP3|Selector2~0_combout  & (\ASUP3|Result~34_combout )) # (!\ASUP3|Selector2~0_combout  & ((\ASUP3|Add2~10_combout 
// )))))

	.dataa(\ASUP3|Result~34_combout ),
	.datab(\ASUP3|Result[0]~17_combout ),
	.datac(\ASUP3|Selector2~0_combout ),
	.datad(\ASUP3|Add2~10_combout ),
	.cin(gnd),
	.combout(\ASUP3|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector2~1 .lut_mask = 16'hE3E0;
defparam \ASUP3|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N8
cycloneii_lcell_comb \ASUP3|Selector2~2 (
// Equation(s):
// \ASUP3|Selector2~2_combout  = (\ASUP3|Result[3]~20_combout  & (((\FSMP3|WideOr10~combout )))) # (!\ASUP3|Result[3]~20_combout  & ((\FSMP3|WideOr10~combout  & (!\latchAP3|Q [5])) # (!\FSMP3|WideOr10~combout  & ((\ASUP3|Selector2~1_combout )))))

	.dataa(\latchAP3|Q [5]),
	.datab(\ASUP3|Result[3]~20_combout ),
	.datac(\FSMP3|WideOr10~combout ),
	.datad(\ASUP3|Selector2~1_combout ),
	.cin(gnd),
	.combout(\ASUP3|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector2~2 .lut_mask = 16'hD3D0;
defparam \ASUP3|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N22
cycloneii_lcell_comb \ASUP3|Selector2~3 (
// Equation(s):
// \ASUP3|Selector2~3_combout  = (\ASUP3|Result[3]~20_combout  & ((\latchAP3|Q [5] & ((!\latchBP3|Q [5]))) # (!\latchAP3|Q [5] & ((\ASUP3|Selector2~2_combout ) # (\latchBP3|Q [5]))))) # (!\ASUP3|Result[3]~20_combout  & (((\ASUP3|Selector2~2_combout ))))

	.dataa(\latchAP3|Q [5]),
	.datab(\ASUP3|Result[3]~20_combout ),
	.datac(\ASUP3|Selector2~2_combout ),
	.datad(\latchBP3|Q [5]),
	.cin(gnd),
	.combout(\ASUP3|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector2~3 .lut_mask = 16'h74F8;
defparam \ASUP3|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N14
cycloneii_lcell_comb \ASUP3|Result[5]~4 (
// Equation(s):
// \ASUP3|Result[5]~4_combout  = (\FSMP3|yfsm.s7~regout  & (\ASUP3|Result~33_combout )) # (!\FSMP3|yfsm.s7~regout  & ((\ASUP3|Selector2~3_combout )))

	.dataa(\ASUP3|Result~33_combout ),
	.datab(\FSMP3|yfsm.s7~regout ),
	.datac(vcc),
	.datad(\ASUP3|Selector2~3_combout ),
	.cin(gnd),
	.combout(\ASUP3|Result[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result[5]~4 .lut_mask = 16'hBB88;
defparam \ASUP3|Result[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N12
cycloneii_lcell_comb \ASUP3|Result~35 (
// Equation(s):
// \ASUP3|Result~35_combout  = \latchAP3|Q [5] $ (!\latchBP3|Q [5])

	.dataa(\latchAP3|Q [5]),
	.datab(\latchBP3|Q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ASUP3|Result~35_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result~35 .lut_mask = 16'h9999;
defparam \ASUP3|Result~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y11_N15
cycloneii_lcell_ff \ASUP3|Result[5] (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(\ASUP3|Result[5]~4_combout ),
	.sdata(\ASUP3|Result~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\FSMP3|yfsm.s8~regout ),
	.ena(\ASUP3|Result[3]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ASUP3|Result [5]));

// Location: LCCOMB_X32_Y11_N10
cycloneii_lcell_comb \ASUP3|Result~36 (
// Equation(s):
// \ASUP3|Result~36_combout  = \latchBP3|Q [6] $ (!\latchAP3|Q [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\latchBP3|Q [6]),
	.datad(\latchAP3|Q [6]),
	.cin(gnd),
	.combout(\ASUP3|Result~36_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result~36 .lut_mask = 16'hF00F;
defparam \ASUP3|Result~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N28
cycloneii_lcell_comb \ASUP3|Add2~12 (
// Equation(s):
// \ASUP3|Add2~12_combout  = ((\latchBP3|Q [6] $ (\latchAP3|Q [6] $ (\ASUP3|Add2~11 )))) # (GND)
// \ASUP3|Add2~13  = CARRY((\latchBP3|Q [6] & (\latchAP3|Q [6] & !\ASUP3|Add2~11 )) # (!\latchBP3|Q [6] & ((\latchAP3|Q [6]) # (!\ASUP3|Add2~11 ))))

	.dataa(\latchBP3|Q [6]),
	.datab(\latchAP3|Q [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ASUP3|Add2~11 ),
	.combout(\ASUP3|Add2~12_combout ),
	.cout(\ASUP3|Add2~13 ));
// synopsys translate_off
defparam \ASUP3|Add2~12 .lut_mask = 16'h964D;
defparam \ASUP3|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N12
cycloneii_lcell_comb \ASUP3|Add0~12 (
// Equation(s):
// \ASUP3|Add0~12_combout  = ((\latchBP3|Q [6] $ (\latchAP3|Q [6] $ (!\ASUP3|Add0~11 )))) # (GND)
// \ASUP3|Add0~13  = CARRY((\latchBP3|Q [6] & ((\latchAP3|Q [6]) # (!\ASUP3|Add0~11 ))) # (!\latchBP3|Q [6] & (\latchAP3|Q [6] & !\ASUP3|Add0~11 )))

	.dataa(\latchBP3|Q [6]),
	.datab(\latchAP3|Q [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ASUP3|Add0~11 ),
	.combout(\ASUP3|Add0~12_combout ),
	.cout(\ASUP3|Add0~13 ));
// synopsys translate_off
defparam \ASUP3|Add0~12 .lut_mask = 16'h698E;
defparam \ASUP3|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N28
cycloneii_lcell_comb \ASUP3|Selector1~0 (
// Equation(s):
// \ASUP3|Selector1~0_combout  = (\ASUP3|Result[0]~17_combout  & (((!\ASUP3|Result[3]~21_combout  & \ASUP3|Add0~12_combout )))) # (!\ASUP3|Result[0]~17_combout  & ((\ASUP3|Add2~12_combout ) # ((\ASUP3|Result[3]~21_combout ))))

	.dataa(\ASUP3|Result[0]~17_combout ),
	.datab(\ASUP3|Add2~12_combout ),
	.datac(\ASUP3|Result[3]~21_combout ),
	.datad(\ASUP3|Add0~12_combout ),
	.cin(gnd),
	.combout(\ASUP3|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector1~0 .lut_mask = 16'h5E54;
defparam \ASUP3|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N2
cycloneii_lcell_comb \ASUP3|Selector1~1 (
// Equation(s):
// \ASUP3|Selector1~1_combout  = (\ASUP3|Result[3]~21_combout  & ((\latchAP3|Q [6] & (\latchBP3|Q [6] & \ASUP3|Selector1~0_combout )) # (!\latchAP3|Q [6] & (!\latchBP3|Q [6] & !\ASUP3|Selector1~0_combout )))) # (!\ASUP3|Result[3]~21_combout  & 
// (((\ASUP3|Selector1~0_combout ))))

	.dataa(\ASUP3|Result[3]~21_combout ),
	.datab(\latchAP3|Q [6]),
	.datac(\latchBP3|Q [6]),
	.datad(\ASUP3|Selector1~0_combout ),
	.cin(gnd),
	.combout(\ASUP3|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector1~1 .lut_mask = 16'hD502;
defparam \ASUP3|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N12
cycloneii_lcell_comb \ASUP3|Selector1~2 (
// Equation(s):
// \ASUP3|Selector1~2_combout  = (\FSMP3|WideOr10~combout  & (\ASUP3|Result[3]~20_combout )) # (!\FSMP3|WideOr10~combout  & ((\ASUP3|Result[3]~20_combout  & (!\ASUP3|Result~36_combout )) # (!\ASUP3|Result[3]~20_combout  & ((\ASUP3|Selector1~1_combout )))))

	.dataa(\FSMP3|WideOr10~combout ),
	.datab(\ASUP3|Result[3]~20_combout ),
	.datac(\ASUP3|Result~36_combout ),
	.datad(\ASUP3|Selector1~1_combout ),
	.cin(gnd),
	.combout(\ASUP3|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector1~2 .lut_mask = 16'h9D8C;
defparam \ASUP3|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N26
cycloneii_lcell_comb \ASUP3|Selector1~3 (
// Equation(s):
// \ASUP3|Selector1~3_combout  = (\FSMP3|WideOr10~combout  & (((!\latchBP3|Q [6] & \ASUP3|Selector1~2_combout )) # (!\latchAP3|Q [6]))) # (!\FSMP3|WideOr10~combout  & (((\ASUP3|Selector1~2_combout ))))

	.dataa(\FSMP3|WideOr10~combout ),
	.datab(\latchAP3|Q [6]),
	.datac(\latchBP3|Q [6]),
	.datad(\ASUP3|Selector1~2_combout ),
	.cin(gnd),
	.combout(\ASUP3|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector1~3 .lut_mask = 16'h7F22;
defparam \ASUP3|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N24
cycloneii_lcell_comb \ASUP3|Result[6]~5 (
// Equation(s):
// \ASUP3|Result[6]~5_combout  = (\FSMP3|yfsm.s7~regout  & (\ASUP3|Result~37_combout )) # (!\FSMP3|yfsm.s7~regout  & ((\ASUP3|Selector1~3_combout )))

	.dataa(\ASUP3|Result~37_combout ),
	.datab(\FSMP3|yfsm.s7~regout ),
	.datac(vcc),
	.datad(\ASUP3|Selector1~3_combout ),
	.cin(gnd),
	.combout(\ASUP3|Result[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result[6]~5 .lut_mask = 16'hBB88;
defparam \ASUP3|Result[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y11_N25
cycloneii_lcell_ff \ASUP3|Result[6] (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(\ASUP3|Result[6]~5_combout ),
	.sdata(\ASUP3|Result~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\FSMP3|yfsm.s8~regout ),
	.ena(\ASUP3|Result[3]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ASUP3|Result [6]));

// Location: LCCOMB_X29_Y11_N26
cycloneii_lcell_comb \ASUP3|Selector0~2 (
// Equation(s):
// \ASUP3|Selector0~2_combout  = (\latchBP3|Q [7] & (\latchAP3|Q [7] $ (((\FSMP3|WideOr10~combout ) # (\ASUP3|Result[3]~20_combout ))))) # (!\latchBP3|Q [7] & ((\latchAP3|Q [7] & ((\ASUP3|Result[3]~20_combout ))) # (!\latchAP3|Q [7] & 
// (\FSMP3|WideOr10~combout ))))

	.dataa(\FSMP3|WideOr10~combout ),
	.datab(\ASUP3|Result[3]~20_combout ),
	.datac(\latchAP3|Q [7]),
	.datad(\latchBP3|Q [7]),
	.cin(gnd),
	.combout(\ASUP3|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector0~2 .lut_mask = 16'h1ECA;
defparam \ASUP3|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N30
cycloneii_lcell_comb \ASUP3|Add2~14 (
// Equation(s):
// \ASUP3|Add2~14_combout  = \latchAP3|Q [7] $ (\ASUP3|Add2~13  $ (!\latchBP3|Q [7]))

	.dataa(vcc),
	.datab(\latchAP3|Q [7]),
	.datac(vcc),
	.datad(\latchBP3|Q [7]),
	.cin(\ASUP3|Add2~13 ),
	.combout(\ASUP3|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Add2~14 .lut_mask = 16'h3CC3;
defparam \ASUP3|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
cycloneii_lcell_comb \ASUP3|Result~38 (
// Equation(s):
// \ASUP3|Result~38_combout  = (\latchAP3|Q [7]) # (\latchBP3|Q [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\latchAP3|Q [7]),
	.datad(\latchBP3|Q [7]),
	.cin(gnd),
	.combout(\ASUP3|Result~38_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result~38 .lut_mask = 16'hFFF0;
defparam \ASUP3|Result~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N14
cycloneii_lcell_comb \ASUP3|Add0~14 (
// Equation(s):
// \ASUP3|Add0~14_combout  = \latchAP3|Q [7] $ (\ASUP3|Add0~13  $ (\latchBP3|Q [7]))

	.dataa(vcc),
	.datab(\latchAP3|Q [7]),
	.datac(vcc),
	.datad(\latchBP3|Q [7]),
	.cin(\ASUP3|Add0~13 ),
	.combout(\ASUP3|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Add0~14 .lut_mask = 16'hC33C;
defparam \ASUP3|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N6
cycloneii_lcell_comb \ASUP3|Selector0~0 (
// Equation(s):
// \ASUP3|Selector0~0_combout  = (\ASUP3|Result[3]~21_combout  & (((!\ASUP3|Result[0]~17_combout )) # (!\ASUP3|Result~38_combout ))) # (!\ASUP3|Result[3]~21_combout  & (((\ASUP3|Result[0]~17_combout  & \ASUP3|Add0~14_combout ))))

	.dataa(\ASUP3|Result[3]~21_combout ),
	.datab(\ASUP3|Result~38_combout ),
	.datac(\ASUP3|Result[0]~17_combout ),
	.datad(\ASUP3|Add0~14_combout ),
	.cin(gnd),
	.combout(\ASUP3|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector0~0 .lut_mask = 16'h7A2A;
defparam \ASUP3|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N8
cycloneii_lcell_comb \ASUP3|Selector0~1 (
// Equation(s):
// \ASUP3|Selector0~1_combout  = (\ASUP3|Result[0]~17_combout  & ((\ASUP3|Selector0~0_combout ))) # (!\ASUP3|Result[0]~17_combout  & (\ASUP3|Add2~14_combout  & !\ASUP3|Selector0~0_combout ))

	.dataa(vcc),
	.datab(\ASUP3|Add2~14_combout ),
	.datac(\ASUP3|Result[0]~17_combout ),
	.datad(\ASUP3|Selector0~0_combout ),
	.cin(gnd),
	.combout(\ASUP3|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector0~1 .lut_mask = 16'hF00C;
defparam \ASUP3|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N2
cycloneii_lcell_comb \ASUP3|Selector0~4 (
// Equation(s):
// \ASUP3|Selector0~4_combout  = (\ASUP3|Selector0~3_combout  & (\ASUP3|Selector0~2_combout  & ((\ASUP3|Selector0~1_combout ) # (\ASUP3|Selector0~0_combout )))) # (!\ASUP3|Selector0~3_combout  & ((\ASUP3|Selector0~2_combout ) # ((\ASUP3|Selector0~1_combout 
// ))))

	.dataa(\ASUP3|Selector0~3_combout ),
	.datab(\ASUP3|Selector0~2_combout ),
	.datac(\ASUP3|Selector0~1_combout ),
	.datad(\ASUP3|Selector0~0_combout ),
	.cin(gnd),
	.combout(\ASUP3|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector0~4 .lut_mask = 16'hDCD4;
defparam \ASUP3|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N20
cycloneii_lcell_comb \ASUP3|Result[7]~6 (
// Equation(s):
// \ASUP3|Result[7]~6_combout  = (\FSMP3|yfsm.s7~regout  & (\ASUP3|Result~38_combout )) # (!\FSMP3|yfsm.s7~regout  & ((\ASUP3|Selector0~4_combout )))

	.dataa(\ASUP3|Result~38_combout ),
	.datab(\FSMP3|yfsm.s7~regout ),
	.datac(vcc),
	.datad(\ASUP3|Selector0~4_combout ),
	.cin(gnd),
	.combout(\ASUP3|Result[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result[7]~6 .lut_mask = 16'hBB88;
defparam \ASUP3|Result[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneii_lcell_comb \ASUP3|Result~39 (
// Equation(s):
// \ASUP3|Result~39_combout  = \latchAP3|Q [7] $ (!\latchBP3|Q [7])

	.dataa(vcc),
	.datab(\latchAP3|Q [7]),
	.datac(vcc),
	.datad(\latchBP3|Q [7]),
	.cin(gnd),
	.combout(\ASUP3|Result~39_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result~39 .lut_mask = 16'hCC33;
defparam \ASUP3|Result~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y12_N21
cycloneii_lcell_ff \ASUP3|Result[7] (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(\ASUP3|Result[7]~6_combout ),
	.sdata(\ASUP3|Result~39_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\FSMP3|yfsm.s8~regout ),
	.ena(\ASUP3|Result[3]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ASUP3|Result [7]));

// Location: LCCOMB_X32_Y11_N28
cycloneii_lcell_comb \ASUP3|Result~32 (
// Equation(s):
// \ASUP3|Result~32_combout  = (\latchBP3|Q [4]) # (\latchAP3|Q [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\latchBP3|Q [4]),
	.datad(\latchAP3|Q [4]),
	.cin(gnd),
	.combout(\ASUP3|Result~32_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result~32 .lut_mask = 16'hFFF0;
defparam \ASUP3|Result~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N16
cycloneii_lcell_comb \ASUP3|Result[4]~3 (
// Equation(s):
// \ASUP3|Result[4]~3_combout  = (\FSMP3|yfsm.s7~regout  & ((\ASUP3|Result~32_combout ))) # (!\FSMP3|yfsm.s7~regout  & (\ASUP3|Selector3~3_combout ))

	.dataa(\ASUP3|Selector3~3_combout ),
	.datab(\FSMP3|yfsm.s7~regout ),
	.datac(vcc),
	.datad(\ASUP3|Result~32_combout ),
	.cin(gnd),
	.combout(\ASUP3|Result[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result[4]~3 .lut_mask = 16'hEE22;
defparam \ASUP3|Result[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N2
cycloneii_lcell_comb \ASUP3|Result~31 (
// Equation(s):
// \ASUP3|Result~31_combout  = \latchBP3|Q [4] $ (!\latchAP3|Q [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\latchBP3|Q [4]),
	.datad(\latchAP3|Q [4]),
	.cin(gnd),
	.combout(\ASUP3|Result~31_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result~31 .lut_mask = 16'hF00F;
defparam \ASUP3|Result~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y11_N17
cycloneii_lcell_ff \ASUP3|Result[4] (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(\ASUP3|Result[4]~3_combout ),
	.sdata(\ASUP3|Result~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\FSMP3|yfsm.s8~regout ),
	.ena(\ASUP3|Result[3]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ASUP3|Result [4]));

// Location: LCCOMB_X32_Y11_N24
cycloneii_lcell_comb \sseg2P3|Mux0~0 (
// Equation(s):
// \sseg2P3|Mux0~0_combout  = (\ASUP3|Result [6] & (!\ASUP3|Result [5] & (\ASUP3|Result [7] $ (!\ASUP3|Result [4])))) # (!\ASUP3|Result [6] & (\ASUP3|Result [4] & (\ASUP3|Result [5] $ (!\ASUP3|Result [7]))))

	.dataa(\ASUP3|Result [5]),
	.datab(\ASUP3|Result [6]),
	.datac(\ASUP3|Result [7]),
	.datad(\ASUP3|Result [4]),
	.cin(gnd),
	.combout(\sseg2P3|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sseg2P3|Mux0~0 .lut_mask = 16'h6104;
defparam \sseg2P3|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N6
cycloneii_lcell_comb \sseg2P3|Mux1~0 (
// Equation(s):
// \sseg2P3|Mux1~0_combout  = (\ASUP3|Result [5] & ((\ASUP3|Result [4] & ((\ASUP3|Result [7]))) # (!\ASUP3|Result [4] & (\ASUP3|Result [6])))) # (!\ASUP3|Result [5] & (\ASUP3|Result [6] & (\ASUP3|Result [7] $ (\ASUP3|Result [4]))))

	.dataa(\ASUP3|Result [5]),
	.datab(\ASUP3|Result [6]),
	.datac(\ASUP3|Result [7]),
	.datad(\ASUP3|Result [4]),
	.cin(gnd),
	.combout(\sseg2P3|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sseg2P3|Mux1~0 .lut_mask = 16'hA4C8;
defparam \sseg2P3|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N20
cycloneii_lcell_comb \sseg2P3|Mux2~0 (
// Equation(s):
// \sseg2P3|Mux2~0_combout  = (\ASUP3|Result [6] & (\ASUP3|Result [7] & ((\ASUP3|Result [5]) # (!\ASUP3|Result [4])))) # (!\ASUP3|Result [6] & (\ASUP3|Result [5] & (!\ASUP3|Result [7] & !\ASUP3|Result [4])))

	.dataa(\ASUP3|Result [5]),
	.datab(\ASUP3|Result [6]),
	.datac(\ASUP3|Result [7]),
	.datad(\ASUP3|Result [4]),
	.cin(gnd),
	.combout(\sseg2P3|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sseg2P3|Mux2~0 .lut_mask = 16'h80C2;
defparam \sseg2P3|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N18
cycloneii_lcell_comb \sseg2P3|Mux3~0 (
// Equation(s):
// \sseg2P3|Mux3~0_combout  = (\ASUP3|Result [4] & (\ASUP3|Result [5] $ ((!\ASUP3|Result [6])))) # (!\ASUP3|Result [4] & ((\ASUP3|Result [5] & (!\ASUP3|Result [6] & \ASUP3|Result [7])) # (!\ASUP3|Result [5] & (\ASUP3|Result [6] & !\ASUP3|Result [7]))))

	.dataa(\ASUP3|Result [5]),
	.datab(\ASUP3|Result [6]),
	.datac(\ASUP3|Result [7]),
	.datad(\ASUP3|Result [4]),
	.cin(gnd),
	.combout(\sseg2P3|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sseg2P3|Mux3~0 .lut_mask = 16'h9924;
defparam \sseg2P3|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N8
cycloneii_lcell_comb \sseg2P3|Mux4~0 (
// Equation(s):
// \sseg2P3|Mux4~0_combout  = (\ASUP3|Result [5] & (((!\ASUP3|Result [7] & \ASUP3|Result [4])))) # (!\ASUP3|Result [5] & ((\ASUP3|Result [6] & (!\ASUP3|Result [7])) # (!\ASUP3|Result [6] & ((\ASUP3|Result [4])))))

	.dataa(\ASUP3|Result [5]),
	.datab(\ASUP3|Result [6]),
	.datac(\ASUP3|Result [7]),
	.datad(\ASUP3|Result [4]),
	.cin(gnd),
	.combout(\sseg2P3|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \sseg2P3|Mux4~0 .lut_mask = 16'h1F04;
defparam \sseg2P3|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N26
cycloneii_lcell_comb \sseg2P3|Mux5~0 (
// Equation(s):
// \sseg2P3|Mux5~0_combout  = (\ASUP3|Result [5] & (!\ASUP3|Result [7] & ((\ASUP3|Result [4]) # (!\ASUP3|Result [6])))) # (!\ASUP3|Result [5] & (\ASUP3|Result [4] & (\ASUP3|Result [6] $ (!\ASUP3|Result [7]))))

	.dataa(\ASUP3|Result [5]),
	.datab(\ASUP3|Result [6]),
	.datac(\ASUP3|Result [7]),
	.datad(\ASUP3|Result [4]),
	.cin(gnd),
	.combout(\sseg2P3|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \sseg2P3|Mux5~0 .lut_mask = 16'h4B02;
defparam \sseg2P3|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N12
cycloneii_lcell_comb \sseg2P3|Mux6~0 (
// Equation(s):
// \sseg2P3|Mux6~0_combout  = (\ASUP3|Result [4] & ((\ASUP3|Result [7]) # (\ASUP3|Result [5] $ (\ASUP3|Result [6])))) # (!\ASUP3|Result [4] & ((\ASUP3|Result [5]) # (\ASUP3|Result [6] $ (\ASUP3|Result [7]))))

	.dataa(\ASUP3|Result [5]),
	.datab(\ASUP3|Result [6]),
	.datac(\ASUP3|Result [7]),
	.datad(\ASUP3|Result [4]),
	.cin(gnd),
	.combout(\sseg2P3|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \sseg2P3|Mux6~0 .lut_mask = 16'hF6BE;
defparam \sseg2P3|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y19_N14
cycloneii_lcell_comb \clock_divP3|divisor[0]~83 (
// Equation(s):
// \clock_divP3|divisor[0]~83_combout  = !\clock_divP3|divisor [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock_divP3|divisor [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_divP3|divisor[0]~83_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divP3|divisor[0]~83 .lut_mask = 16'h0F0F;
defparam \clock_divP3|divisor[0]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y19_N1
cycloneii_lcell_ff \clock_divP3|divisor[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\clock_divP3|divisor[0]~83_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divP3|divisor [0]));

// Location: LCCOMB_X63_Y19_N4
cycloneii_lcell_comb \clock_divP3|divisor[1]~28 (
// Equation(s):
// \clock_divP3|divisor[1]~28_cout  = CARRY(\clock_divP3|divisor [0])

	.dataa(vcc),
	.datab(\clock_divP3|divisor [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\clock_divP3|divisor[1]~28_cout ));
// synopsys translate_off
defparam \clock_divP3|divisor[1]~28 .lut_mask = 16'h00CC;
defparam \clock_divP3|divisor[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N8
cycloneii_lcell_comb \clock_divP3|divisor[2]~31 (
// Equation(s):
// \clock_divP3|divisor[2]~31_combout  = (\clock_divP3|divisor [2] & ((GND) # (!\clock_divP3|divisor[1]~30 ))) # (!\clock_divP3|divisor [2] & (\clock_divP3|divisor[1]~30  $ (GND)))
// \clock_divP3|divisor[2]~32  = CARRY((\clock_divP3|divisor [2]) # (!\clock_divP3|divisor[1]~30 ))

	.dataa(vcc),
	.datab(\clock_divP3|divisor [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divP3|divisor[1]~30 ),
	.combout(\clock_divP3|divisor[2]~31_combout ),
	.cout(\clock_divP3|divisor[2]~32 ));
// synopsys translate_off
defparam \clock_divP3|divisor[2]~31 .lut_mask = 16'h3CCF;
defparam \clock_divP3|divisor[2]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y19_N9
cycloneii_lcell_ff \clock_divP3|divisor[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\clock_divP3|divisor[2]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divP3|divisor [2]));

// Location: LCCOMB_X63_Y19_N12
cycloneii_lcell_comb \clock_divP3|divisor[4]~35 (
// Equation(s):
// \clock_divP3|divisor[4]~35_combout  = (\clock_divP3|divisor [4] & ((GND) # (!\clock_divP3|divisor[3]~34 ))) # (!\clock_divP3|divisor [4] & (\clock_divP3|divisor[3]~34  $ (GND)))
// \clock_divP3|divisor[4]~36  = CARRY((\clock_divP3|divisor [4]) # (!\clock_divP3|divisor[3]~34 ))

	.dataa(\clock_divP3|divisor [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divP3|divisor[3]~34 ),
	.combout(\clock_divP3|divisor[4]~35_combout ),
	.cout(\clock_divP3|divisor[4]~36 ));
// synopsys translate_off
defparam \clock_divP3|divisor[4]~35 .lut_mask = 16'h5AAF;
defparam \clock_divP3|divisor[4]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N14
cycloneii_lcell_comb \clock_divP3|divisor[5]~37 (
// Equation(s):
// \clock_divP3|divisor[5]~37_combout  = (\clock_divP3|divisor [5] & (\clock_divP3|divisor[4]~36  & VCC)) # (!\clock_divP3|divisor [5] & (!\clock_divP3|divisor[4]~36 ))
// \clock_divP3|divisor[5]~38  = CARRY((!\clock_divP3|divisor [5] & !\clock_divP3|divisor[4]~36 ))

	.dataa(vcc),
	.datab(\clock_divP3|divisor [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divP3|divisor[4]~36 ),
	.combout(\clock_divP3|divisor[5]~37_combout ),
	.cout(\clock_divP3|divisor[5]~38 ));
// synopsys translate_off
defparam \clock_divP3|divisor[5]~37 .lut_mask = 16'hC303;
defparam \clock_divP3|divisor[5]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y19_N15
cycloneii_lcell_ff \clock_divP3|divisor[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\clock_divP3|divisor[5]~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divP3|divisor [5]));

// Location: LCCOMB_X63_Y19_N16
cycloneii_lcell_comb \clock_divP3|divisor[6]~39 (
// Equation(s):
// \clock_divP3|divisor[6]~39_combout  = (\clock_divP3|divisor [6] & ((GND) # (!\clock_divP3|divisor[5]~38 ))) # (!\clock_divP3|divisor [6] & (\clock_divP3|divisor[5]~38  $ (GND)))
// \clock_divP3|divisor[6]~40  = CARRY((\clock_divP3|divisor [6]) # (!\clock_divP3|divisor[5]~38 ))

	.dataa(\clock_divP3|divisor [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divP3|divisor[5]~38 ),
	.combout(\clock_divP3|divisor[6]~39_combout ),
	.cout(\clock_divP3|divisor[6]~40 ));
// synopsys translate_off
defparam \clock_divP3|divisor[6]~39 .lut_mask = 16'h5AAF;
defparam \clock_divP3|divisor[6]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N18
cycloneii_lcell_comb \clock_divP3|divisor[7]~41 (
// Equation(s):
// \clock_divP3|divisor[7]~41_combout  = (\clock_divP3|divisor [7] & (!\clock_divP3|divisor[6]~40 )) # (!\clock_divP3|divisor [7] & ((\clock_divP3|divisor[6]~40 ) # (GND)))
// \clock_divP3|divisor[7]~42  = CARRY((!\clock_divP3|divisor[6]~40 ) # (!\clock_divP3|divisor [7]))

	.dataa(vcc),
	.datab(\clock_divP3|divisor [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divP3|divisor[6]~40 ),
	.combout(\clock_divP3|divisor[7]~41_combout ),
	.cout(\clock_divP3|divisor[7]~42 ));
// synopsys translate_off
defparam \clock_divP3|divisor[7]~41 .lut_mask = 16'h3C3F;
defparam \clock_divP3|divisor[7]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y19_N19
cycloneii_lcell_ff \clock_divP3|divisor[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\clock_divP3|divisor[7]~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divP3|divisor [7]));

// Location: LCCOMB_X63_Y19_N22
cycloneii_lcell_comb \clock_divP3|divisor[9]~45 (
// Equation(s):
// \clock_divP3|divisor[9]~45_combout  = (\clock_divP3|divisor [9] & (!\clock_divP3|divisor[8]~44 )) # (!\clock_divP3|divisor [9] & ((\clock_divP3|divisor[8]~44 ) # (GND)))
// \clock_divP3|divisor[9]~46  = CARRY((!\clock_divP3|divisor[8]~44 ) # (!\clock_divP3|divisor [9]))

	.dataa(vcc),
	.datab(\clock_divP3|divisor [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divP3|divisor[8]~44 ),
	.combout(\clock_divP3|divisor[9]~45_combout ),
	.cout(\clock_divP3|divisor[9]~46 ));
// synopsys translate_off
defparam \clock_divP3|divisor[9]~45 .lut_mask = 16'h3C3F;
defparam \clock_divP3|divisor[9]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y19_N23
cycloneii_lcell_ff \clock_divP3|divisor[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\clock_divP3|divisor[9]~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divP3|divisor [9]));

// Location: LCCOMB_X63_Y19_N24
cycloneii_lcell_comb \clock_divP3|divisor[10]~47 (
// Equation(s):
// \clock_divP3|divisor[10]~47_combout  = (\clock_divP3|divisor [10] & (\clock_divP3|divisor[9]~46  $ (GND))) # (!\clock_divP3|divisor [10] & (!\clock_divP3|divisor[9]~46  & VCC))
// \clock_divP3|divisor[10]~48  = CARRY((\clock_divP3|divisor [10] & !\clock_divP3|divisor[9]~46 ))

	.dataa(\clock_divP3|divisor [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divP3|divisor[9]~46 ),
	.combout(\clock_divP3|divisor[10]~47_combout ),
	.cout(\clock_divP3|divisor[10]~48 ));
// synopsys translate_off
defparam \clock_divP3|divisor[10]~47 .lut_mask = 16'hA50A;
defparam \clock_divP3|divisor[10]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N26
cycloneii_lcell_comb \clock_divP3|divisor[11]~49 (
// Equation(s):
// \clock_divP3|divisor[11]~49_combout  = (\clock_divP3|divisor [11] & (!\clock_divP3|divisor[10]~48 )) # (!\clock_divP3|divisor [11] & ((\clock_divP3|divisor[10]~48 ) # (GND)))
// \clock_divP3|divisor[11]~50  = CARRY((!\clock_divP3|divisor[10]~48 ) # (!\clock_divP3|divisor [11]))

	.dataa(vcc),
	.datab(\clock_divP3|divisor [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divP3|divisor[10]~48 ),
	.combout(\clock_divP3|divisor[11]~49_combout ),
	.cout(\clock_divP3|divisor[11]~50 ));
// synopsys translate_off
defparam \clock_divP3|divisor[11]~49 .lut_mask = 16'h3C3F;
defparam \clock_divP3|divisor[11]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y19_N27
cycloneii_lcell_ff \clock_divP3|divisor[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\clock_divP3|divisor[11]~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divP3|divisor [11]));

// Location: LCCOMB_X63_Y19_N28
cycloneii_lcell_comb \clock_divP3|divisor[12]~51 (
// Equation(s):
// \clock_divP3|divisor[12]~51_combout  = (\clock_divP3|divisor [12] & ((GND) # (!\clock_divP3|divisor[11]~50 ))) # (!\clock_divP3|divisor [12] & (\clock_divP3|divisor[11]~50  $ (GND)))
// \clock_divP3|divisor[12]~52  = CARRY((\clock_divP3|divisor [12]) # (!\clock_divP3|divisor[11]~50 ))

	.dataa(vcc),
	.datab(\clock_divP3|divisor [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divP3|divisor[11]~50 ),
	.combout(\clock_divP3|divisor[12]~51_combout ),
	.cout(\clock_divP3|divisor[12]~52 ));
// synopsys translate_off
defparam \clock_divP3|divisor[12]~51 .lut_mask = 16'h3CCF;
defparam \clock_divP3|divisor[12]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y19_N29
cycloneii_lcell_ff \clock_divP3|divisor[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\clock_divP3|divisor[12]~51_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divP3|divisor [12]));

// Location: LCCOMB_X63_Y19_N30
cycloneii_lcell_comb \clock_divP3|divisor[13]~53 (
// Equation(s):
// \clock_divP3|divisor[13]~53_combout  = (\clock_divP3|divisor [13] & (\clock_divP3|divisor[12]~52  & VCC)) # (!\clock_divP3|divisor [13] & (!\clock_divP3|divisor[12]~52 ))
// \clock_divP3|divisor[13]~54  = CARRY((!\clock_divP3|divisor [13] & !\clock_divP3|divisor[12]~52 ))

	.dataa(vcc),
	.datab(\clock_divP3|divisor [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divP3|divisor[12]~52 ),
	.combout(\clock_divP3|divisor[13]~53_combout ),
	.cout(\clock_divP3|divisor[13]~54 ));
// synopsys translate_off
defparam \clock_divP3|divisor[13]~53 .lut_mask = 16'hC303;
defparam \clock_divP3|divisor[13]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y19_N31
cycloneii_lcell_ff \clock_divP3|divisor[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\clock_divP3|divisor[13]~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divP3|divisor [13]));

// Location: LCCOMB_X63_Y18_N0
cycloneii_lcell_comb \clock_divP3|divisor[14]~55 (
// Equation(s):
// \clock_divP3|divisor[14]~55_combout  = (\clock_divP3|divisor [14] & ((GND) # (!\clock_divP3|divisor[13]~54 ))) # (!\clock_divP3|divisor [14] & (\clock_divP3|divisor[13]~54  $ (GND)))
// \clock_divP3|divisor[14]~56  = CARRY((\clock_divP3|divisor [14]) # (!\clock_divP3|divisor[13]~54 ))

	.dataa(vcc),
	.datab(\clock_divP3|divisor [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divP3|divisor[13]~54 ),
	.combout(\clock_divP3|divisor[14]~55_combout ),
	.cout(\clock_divP3|divisor[14]~56 ));
// synopsys translate_off
defparam \clock_divP3|divisor[14]~55 .lut_mask = 16'h3CCF;
defparam \clock_divP3|divisor[14]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y18_N1
cycloneii_lcell_ff \clock_divP3|divisor[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\clock_divP3|divisor[14]~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divP3|divisor [14]));

// Location: LCCOMB_X63_Y18_N2
cycloneii_lcell_comb \clock_divP3|divisor[15]~57 (
// Equation(s):
// \clock_divP3|divisor[15]~57_combout  = (\clock_divP3|divisor [15] & (\clock_divP3|divisor[14]~56  & VCC)) # (!\clock_divP3|divisor [15] & (!\clock_divP3|divisor[14]~56 ))
// \clock_divP3|divisor[15]~58  = CARRY((!\clock_divP3|divisor [15] & !\clock_divP3|divisor[14]~56 ))

	.dataa(vcc),
	.datab(\clock_divP3|divisor [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divP3|divisor[14]~56 ),
	.combout(\clock_divP3|divisor[15]~57_combout ),
	.cout(\clock_divP3|divisor[15]~58 ));
// synopsys translate_off
defparam \clock_divP3|divisor[15]~57 .lut_mask = 16'hC303;
defparam \clock_divP3|divisor[15]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y18_N3
cycloneii_lcell_ff \clock_divP3|divisor[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\clock_divP3|divisor[15]~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divP3|divisor [15]));

// Location: LCCOMB_X63_Y18_N4
cycloneii_lcell_comb \clock_divP3|divisor[16]~59 (
// Equation(s):
// \clock_divP3|divisor[16]~59_combout  = (\clock_divP3|divisor [16] & (\clock_divP3|divisor[15]~58  $ (GND))) # (!\clock_divP3|divisor [16] & (!\clock_divP3|divisor[15]~58  & VCC))
// \clock_divP3|divisor[16]~60  = CARRY((\clock_divP3|divisor [16] & !\clock_divP3|divisor[15]~58 ))

	.dataa(vcc),
	.datab(\clock_divP3|divisor [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divP3|divisor[15]~58 ),
	.combout(\clock_divP3|divisor[16]~59_combout ),
	.cout(\clock_divP3|divisor[16]~60 ));
// synopsys translate_off
defparam \clock_divP3|divisor[16]~59 .lut_mask = 16'hC30C;
defparam \clock_divP3|divisor[16]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y18_N5
cycloneii_lcell_ff \clock_divP3|divisor[16] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\clock_divP3|divisor[16]~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divP3|divisor [16]));

// Location: LCCOMB_X63_Y18_N6
cycloneii_lcell_comb \clock_divP3|divisor[17]~61 (
// Equation(s):
// \clock_divP3|divisor[17]~61_combout  = (\clock_divP3|divisor [17] & (\clock_divP3|divisor[16]~60  & VCC)) # (!\clock_divP3|divisor [17] & (!\clock_divP3|divisor[16]~60 ))
// \clock_divP3|divisor[17]~62  = CARRY((!\clock_divP3|divisor [17] & !\clock_divP3|divisor[16]~60 ))

	.dataa(\clock_divP3|divisor [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divP3|divisor[16]~60 ),
	.combout(\clock_divP3|divisor[17]~61_combout ),
	.cout(\clock_divP3|divisor[17]~62 ));
// synopsys translate_off
defparam \clock_divP3|divisor[17]~61 .lut_mask = 16'hA505;
defparam \clock_divP3|divisor[17]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N8
cycloneii_lcell_comb \clock_divP3|divisor[18]~63 (
// Equation(s):
// \clock_divP3|divisor[18]~63_combout  = (\clock_divP3|divisor [18] & (\clock_divP3|divisor[17]~62  $ (GND))) # (!\clock_divP3|divisor [18] & (!\clock_divP3|divisor[17]~62  & VCC))
// \clock_divP3|divisor[18]~64  = CARRY((\clock_divP3|divisor [18] & !\clock_divP3|divisor[17]~62 ))

	.dataa(vcc),
	.datab(\clock_divP3|divisor [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divP3|divisor[17]~62 ),
	.combout(\clock_divP3|divisor[18]~63_combout ),
	.cout(\clock_divP3|divisor[18]~64 ));
// synopsys translate_off
defparam \clock_divP3|divisor[18]~63 .lut_mask = 16'hC30C;
defparam \clock_divP3|divisor[18]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y18_N9
cycloneii_lcell_ff \clock_divP3|divisor[18] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\clock_divP3|divisor[18]~63_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divP3|divisor [18]));

// Location: LCCOMB_X63_Y18_N14
cycloneii_lcell_comb \clock_divP3|divisor[21]~69 (
// Equation(s):
// \clock_divP3|divisor[21]~69_combout  = (\clock_divP3|divisor [21] & (\clock_divP3|divisor[20]~68  & VCC)) # (!\clock_divP3|divisor [21] & (!\clock_divP3|divisor[20]~68 ))
// \clock_divP3|divisor[21]~70  = CARRY((!\clock_divP3|divisor [21] & !\clock_divP3|divisor[20]~68 ))

	.dataa(vcc),
	.datab(\clock_divP3|divisor [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divP3|divisor[20]~68 ),
	.combout(\clock_divP3|divisor[21]~69_combout ),
	.cout(\clock_divP3|divisor[21]~70 ));
// synopsys translate_off
defparam \clock_divP3|divisor[21]~69 .lut_mask = 16'hC303;
defparam \clock_divP3|divisor[21]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y18_N15
cycloneii_lcell_ff \clock_divP3|divisor[21] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\clock_divP3|divisor[21]~69_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divP3|divisor [21]));

// Location: LCCOMB_X63_Y18_N18
cycloneii_lcell_comb \clock_divP3|divisor[23]~73 (
// Equation(s):
// \clock_divP3|divisor[23]~73_combout  = (\clock_divP3|divisor [23] & (\clock_divP3|divisor[22]~72  & VCC)) # (!\clock_divP3|divisor [23] & (!\clock_divP3|divisor[22]~72 ))
// \clock_divP3|divisor[23]~74  = CARRY((!\clock_divP3|divisor [23] & !\clock_divP3|divisor[22]~72 ))

	.dataa(vcc),
	.datab(\clock_divP3|divisor [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divP3|divisor[22]~72 ),
	.combout(\clock_divP3|divisor[23]~73_combout ),
	.cout(\clock_divP3|divisor[23]~74 ));
// synopsys translate_off
defparam \clock_divP3|divisor[23]~73 .lut_mask = 16'hC303;
defparam \clock_divP3|divisor[23]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y18_N19
cycloneii_lcell_ff \clock_divP3|divisor[23] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\clock_divP3|divisor[23]~73_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divP3|divisor [23]));

// Location: LCCOMB_X63_Y18_N20
cycloneii_lcell_comb \clock_divP3|divisor[24]~75 (
// Equation(s):
// \clock_divP3|divisor[24]~75_combout  = (\clock_divP3|divisor [24] & (\clock_divP3|divisor[23]~74  $ (GND))) # (!\clock_divP3|divisor [24] & (!\clock_divP3|divisor[23]~74  & VCC))
// \clock_divP3|divisor[24]~76  = CARRY((\clock_divP3|divisor [24] & !\clock_divP3|divisor[23]~74 ))

	.dataa(\clock_divP3|divisor [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divP3|divisor[23]~74 ),
	.combout(\clock_divP3|divisor[24]~75_combout ),
	.cout(\clock_divP3|divisor[24]~76 ));
// synopsys translate_off
defparam \clock_divP3|divisor[24]~75 .lut_mask = 16'hA50A;
defparam \clock_divP3|divisor[24]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N22
cycloneii_lcell_comb \clock_divP3|divisor[25]~77 (
// Equation(s):
// \clock_divP3|divisor[25]~77_combout  = (\clock_divP3|divisor [25] & (\clock_divP3|divisor[24]~76  & VCC)) # (!\clock_divP3|divisor [25] & (!\clock_divP3|divisor[24]~76 ))
// \clock_divP3|divisor[25]~78  = CARRY((!\clock_divP3|divisor [25] & !\clock_divP3|divisor[24]~76 ))

	.dataa(vcc),
	.datab(\clock_divP3|divisor [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clock_divP3|divisor[24]~76 ),
	.combout(\clock_divP3|divisor[25]~77_combout ),
	.cout(\clock_divP3|divisor[25]~78 ));
// synopsys translate_off
defparam \clock_divP3|divisor[25]~77 .lut_mask = 16'hC303;
defparam \clock_divP3|divisor[25]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y18_N23
cycloneii_lcell_ff \clock_divP3|divisor[25] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\clock_divP3|divisor[25]~77_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divP3|divisor [25]));

// Location: LCFF_X63_Y18_N25
cycloneii_lcell_ff \clock_divP3|divisor[26] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\clock_divP3|divisor[26]~79_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divP3|divisor [26]));

// Location: LCFF_X63_Y18_N21
cycloneii_lcell_ff \clock_divP3|divisor[24] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\clock_divP3|divisor[24]~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divP3|divisor [24]));

// Location: LCCOMB_X64_Y18_N0
cycloneii_lcell_comb \clock_divP3|Equal0~7 (
// Equation(s):
// \clock_divP3|Equal0~7_combout  = (!\clock_divP3|divisor [27] & (!\clock_divP3|divisor [26] & (\clock_divP3|divisor [24] & !\clock_divP3|divisor [25])))

	.dataa(\clock_divP3|divisor [27]),
	.datab(\clock_divP3|divisor [26]),
	.datac(\clock_divP3|divisor [24]),
	.datad(\clock_divP3|divisor [25]),
	.cin(gnd),
	.combout(\clock_divP3|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divP3|Equal0~7 .lut_mask = 16'h0010;
defparam \clock_divP3|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y18_N7
cycloneii_lcell_ff \clock_divP3|divisor[17] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\clock_divP3|divisor[17]~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divP3|divisor [17]));

// Location: LCCOMB_X63_Y18_N28
cycloneii_lcell_comb \clock_divP3|Equal0~5 (
// Equation(s):
// \clock_divP3|Equal0~5_combout  = (\clock_divP3|divisor [19] & (\clock_divP3|divisor [18] & (\clock_divP3|divisor [16] & !\clock_divP3|divisor [17])))

	.dataa(\clock_divP3|divisor [19]),
	.datab(\clock_divP3|divisor [18]),
	.datac(\clock_divP3|divisor [16]),
	.datad(\clock_divP3|divisor [17]),
	.cin(gnd),
	.combout(\clock_divP3|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divP3|Equal0~5 .lut_mask = 16'h0080;
defparam \clock_divP3|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y19_N25
cycloneii_lcell_ff \clock_divP3|divisor[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\clock_divP3|divisor[10]~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divP3|divisor [10]));

// Location: LCCOMB_X63_Y19_N2
cycloneii_lcell_comb \clock_divP3|Equal0~2 (
// Equation(s):
// \clock_divP3|Equal0~2_combout  = (!\clock_divP3|divisor [8] & (!\clock_divP3|divisor [9] & (!\clock_divP3|divisor [10] & \clock_divP3|divisor [11])))

	.dataa(\clock_divP3|divisor [8]),
	.datab(\clock_divP3|divisor [9]),
	.datac(\clock_divP3|divisor [10]),
	.datad(\clock_divP3|divisor [11]),
	.cin(gnd),
	.combout(\clock_divP3|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divP3|Equal0~2 .lut_mask = 16'h0100;
defparam \clock_divP3|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y19_N16
cycloneii_lcell_comb \clock_divP3|Equal0~3 (
// Equation(s):
// \clock_divP3|Equal0~3_combout  = (\clock_divP3|divisor [13] & (\clock_divP3|divisor [12] & (\clock_divP3|divisor [14] & !\clock_divP3|divisor [15])))

	.dataa(\clock_divP3|divisor [13]),
	.datab(\clock_divP3|divisor [12]),
	.datac(\clock_divP3|divisor [14]),
	.datad(\clock_divP3|divisor [15]),
	.cin(gnd),
	.combout(\clock_divP3|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divP3|Equal0~3 .lut_mask = 16'h0080;
defparam \clock_divP3|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y19_N17
cycloneii_lcell_ff \clock_divP3|divisor[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\clock_divP3|divisor[6]~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divP3|divisor [6]));

// Location: LCFF_X63_Y19_N13
cycloneii_lcell_ff \clock_divP3|divisor[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\clock_divP3|divisor[4]~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divP3|divisor [4]));

// Location: LCCOMB_X64_Y19_N6
cycloneii_lcell_comb \clock_divP3|Equal0~1 (
// Equation(s):
// \clock_divP3|Equal0~1_combout  = (!\clock_divP3|divisor [5] & (\clock_divP3|divisor [6] & (!\clock_divP3|divisor [4] & !\clock_divP3|divisor [7])))

	.dataa(\clock_divP3|divisor [5]),
	.datab(\clock_divP3|divisor [6]),
	.datac(\clock_divP3|divisor [4]),
	.datad(\clock_divP3|divisor [7]),
	.cin(gnd),
	.combout(\clock_divP3|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divP3|Equal0~1 .lut_mask = 16'h0004;
defparam \clock_divP3|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y19_N10
cycloneii_lcell_comb \clock_divP3|Equal0~4 (
// Equation(s):
// \clock_divP3|Equal0~4_combout  = (\clock_divP3|Equal0~0_combout  & (\clock_divP3|Equal0~2_combout  & (\clock_divP3|Equal0~3_combout  & \clock_divP3|Equal0~1_combout )))

	.dataa(\clock_divP3|Equal0~0_combout ),
	.datab(\clock_divP3|Equal0~2_combout ),
	.datac(\clock_divP3|Equal0~3_combout ),
	.datad(\clock_divP3|Equal0~1_combout ),
	.cin(gnd),
	.combout(\clock_divP3|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divP3|Equal0~4 .lut_mask = 16'h8000;
defparam \clock_divP3|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y19_N30
cycloneii_lcell_comb \clock_divP3|Equal0~8 (
// Equation(s):
// \clock_divP3|Equal0~8_combout  = (\clock_divP3|Equal0~6_combout  & (\clock_divP3|Equal0~7_combout  & (\clock_divP3|Equal0~5_combout  & \clock_divP3|Equal0~4_combout )))

	.dataa(\clock_divP3|Equal0~6_combout ),
	.datab(\clock_divP3|Equal0~7_combout ),
	.datac(\clock_divP3|Equal0~5_combout ),
	.datad(\clock_divP3|Equal0~4_combout ),
	.cin(gnd),
	.combout(\clock_divP3|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \clock_divP3|Equal0~8 .lut_mask = 16'h8000;
defparam \clock_divP3|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y19_N31
cycloneii_lcell_ff \clock_divP3|clk_out (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\clock_divP3|Equal0~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock_divP3|clk_out~regout ));

// Location: CLKCTRL_G5
cycloneii_clkctrl \clock_divP3|clk_out~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock_divP3|clk_out~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock_divP3|clk_out~clkctrl_outclk ));
// synopsys translate_off
defparam \clock_divP3|clk_out~clkctrl .clock_type = "global clock";
defparam \clock_divP3|clk_out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N28
cycloneii_lcell_comb \ASUP3|Selector8~0 (
// Equation(s):
// \ASUP3|Selector8~0_combout  = (\FSMP3|yfsm.s1~regout  & ((\ASUP3|Neg~regout ) # ((\Enable_Decoder~combout  & \ASUP3|LessThan1~14_combout ))))

	.dataa(\ASUP3|Neg~regout ),
	.datab(\Enable_Decoder~combout ),
	.datac(\FSMP3|yfsm.s1~regout ),
	.datad(\ASUP3|LessThan1~14_combout ),
	.cin(gnd),
	.combout(\ASUP3|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector8~0 .lut_mask = 16'hE0A0;
defparam \ASUP3|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N2
cycloneii_lcell_comb \ASUP3|Selector8~1 (
// Equation(s):
// \ASUP3|Selector8~1_combout  = (\ASUP3|LessThan0~14_combout  & (!\Enable_Decoder~combout  & (\ASUP3|Neg~regout ))) # (!\ASUP3|LessThan0~14_combout  & ((\ASUP3|Selector8~0_combout ) # ((!\Enable_Decoder~combout  & \ASUP3|Neg~regout ))))

	.dataa(\ASUP3|LessThan0~14_combout ),
	.datab(\Enable_Decoder~combout ),
	.datac(\ASUP3|Neg~regout ),
	.datad(\ASUP3|Selector8~0_combout ),
	.cin(gnd),
	.combout(\ASUP3|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Selector8~1 .lut_mask = 16'h7530;
defparam \ASUP3|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y12_N3
cycloneii_lcell_ff \ASUP3|Neg (
	.clk(\clock_divP3|clk_out~clkctrl_outclk ),
	.datain(\ASUP3|Selector8~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ASUP3|Neg~regout ));

// Location: LCCOMB_X31_Y12_N8
cycloneii_lcell_comb \FSMP3|WideOr12~0 (
// Equation(s):
// \FSMP3|WideOr12~0_combout  = (\FSMP3|yfsm.s5~regout ) # ((\FSMP3|yfsm.s6~regout ) # (\FSMP3|yfsm.s7~regout ))

	.dataa(\FSMP3|yfsm.s5~regout ),
	.datab(\FSMP3|yfsm.s6~regout ),
	.datac(\FSMP3|yfsm.s7~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\FSMP3|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSMP3|WideOr12~0 .lut_mask = 16'hFEFE;
defparam \FSMP3|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N8
cycloneii_lcell_comb \FSMP3|student_id[2] (
// Equation(s):
// \FSMP3|student_id [2] = (\FSMP3|yfsm.s5~regout ) # (!\FSMP3|yfsm.s0~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FSMP3|yfsm.s5~regout ),
	.datad(\FSMP3|yfsm.s0~regout ),
	.cin(gnd),
	.combout(\FSMP3|student_id [2]),
	.cout());
// synopsys translate_off
defparam \FSMP3|student_id[2] .lut_mask = 16'hF0FF;
defparam \FSMP3|student_id[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N22
cycloneii_lcell_comb \FSMP3|WideOr13 (
// Equation(s):
// \FSMP3|WideOr13~combout  = (\FSMP3|yfsm.s2~regout ) # ((\FSMP3|yfsm.s8~regout ) # (!\FSMP3|yfsm.s0~regout ))

	.dataa(\FSMP3|yfsm.s2~regout ),
	.datab(\FSMP3|yfsm.s0~regout ),
	.datac(vcc),
	.datad(\FSMP3|yfsm.s8~regout ),
	.cin(gnd),
	.combout(\FSMP3|WideOr13~combout ),
	.cout());
// synopsys translate_off
defparam \FSMP3|WideOr13 .lut_mask = 16'hFFBB;
defparam \FSMP3|WideOr13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N14
cycloneii_lcell_comb \ASUP3|Result[0]~11 (
// Equation(s):
// \ASUP3|Result[0]~11_combout  = (!\FSMP3|yfsm.s4~regout  & !\FSMP3|yfsm.s8~regout )

	.dataa(vcc),
	.datab(\FSMP3|yfsm.s4~regout ),
	.datac(vcc),
	.datad(\FSMP3|yfsm.s8~regout ),
	.cin(gnd),
	.combout(\ASUP3|Result[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ASUP3|Result[0]~11 .lut_mask = 16'h0033;
defparam \ASUP3|Result[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N26
cycloneii_lcell_comb \ssegP3|Mux0~0 (
// Equation(s):
// \ssegP3|Mux0~0_combout  = (!\FSMP3|student_id [2] & (\FSMP3|WideOr13~combout  & (\FSMP3|WideOr12~0_combout  $ (\ASUP3|Result[0]~11_combout ))))

	.dataa(\FSMP3|WideOr12~0_combout ),
	.datab(\FSMP3|student_id [2]),
	.datac(\FSMP3|WideOr13~combout ),
	.datad(\ASUP3|Result[0]~11_combout ),
	.cin(gnd),
	.combout(\ssegP3|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssegP3|Mux0~0 .lut_mask = 16'h1020;
defparam \ssegP3|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N0
cycloneii_lcell_comb \ssegP3|Mux1~0 (
// Equation(s):
// \ssegP3|Mux1~0_combout  = (\ASUP3|Result[0]~11_combout  & (\FSMP3|student_id [2] & (\FSMP3|WideOr12~0_combout  $ (\FSMP3|WideOr13~combout )))) # (!\ASUP3|Result[0]~11_combout  & (\FSMP3|WideOr12~0_combout  & ((\FSMP3|WideOr13~combout ))))

	.dataa(\FSMP3|WideOr12~0_combout ),
	.datab(\FSMP3|student_id [2]),
	.datac(\FSMP3|WideOr13~combout ),
	.datad(\ASUP3|Result[0]~11_combout ),
	.cin(gnd),
	.combout(\ssegP3|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssegP3|Mux1~0 .lut_mask = 16'h48A0;
defparam \ssegP3|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N10
cycloneii_lcell_comb \ssegP3|Mux2~4 (
// Equation(s):
// \ssegP3|Mux2~4_combout  = (\FSMP3|WideOr12~0_combout  & (\ASUP3|Result[0]~11_combout  $ (((\FSMP3|yfsm.s5~regout ) # (!\FSMP3|yfsm.s0~regout )))))

	.dataa(\FSMP3|WideOr12~0_combout ),
	.datab(\FSMP3|yfsm.s0~regout ),
	.datac(\FSMP3|yfsm.s5~regout ),
	.datad(\ASUP3|Result[0]~11_combout ),
	.cin(gnd),
	.combout(\ssegP3|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \ssegP3|Mux2~4 .lut_mask = 16'h08A2;
defparam \ssegP3|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N12
cycloneii_lcell_comb \ssegP3|Mux3~2 (
// Equation(s):
// \ssegP3|Mux3~2_combout  = (\FSMP3|WideOr13~combout  & (\FSMP3|WideOr12~0_combout  $ (((!\FSMP3|yfsm.s5~regout  & \FSMP3|yfsm.s0~regout )))))

	.dataa(\FSMP3|yfsm.s5~regout ),
	.datab(\FSMP3|yfsm.s0~regout ),
	.datac(\FSMP3|WideOr13~combout ),
	.datad(\FSMP3|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\ssegP3|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ssegP3|Mux3~2 .lut_mask = 16'hB040;
defparam \ssegP3|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N6
cycloneii_lcell_comb \ssegP3|Mux4~2 (
// Equation(s):
// \ssegP3|Mux4~2_combout  = ((\FSMP3|WideOr12~0_combout  & ((\FSMP3|yfsm.s4~regout ) # (\FSMP3|yfsm.s8~regout )))) # (!\FSMP3|WideOr13~combout )

	.dataa(\FSMP3|WideOr13~combout ),
	.datab(\FSMP3|yfsm.s4~regout ),
	.datac(\FSMP3|yfsm.s8~regout ),
	.datad(\FSMP3|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\ssegP3|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \ssegP3|Mux4~2 .lut_mask = 16'hFD55;
defparam \ssegP3|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N18
cycloneii_lcell_comb \ssegP3|Mux5~0 (
// Equation(s):
// \ssegP3|Mux5~0_combout  = (\ASUP3|Result[0]~11_combout  & ((\FSMP3|WideOr12~0_combout  & (\FSMP3|student_id [2] $ (!\FSMP3|WideOr13~combout ))) # (!\FSMP3|WideOr12~0_combout  & (!\FSMP3|student_id [2] & \FSMP3|WideOr13~combout ))))

	.dataa(\FSMP3|WideOr12~0_combout ),
	.datab(\FSMP3|student_id [2]),
	.datac(\FSMP3|WideOr13~combout ),
	.datad(\ASUP3|Result[0]~11_combout ),
	.cin(gnd),
	.combout(\ssegP3|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssegP3|Mux5~0 .lut_mask = 16'h9200;
defparam \ssegP3|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N4
cycloneii_lcell_comb \ssegP3|Mux6~0 (
// Equation(s):
// \ssegP3|Mux6~0_combout  = ((\FSMP3|WideOr12~0_combout  & ((!\FSMP3|WideOr13~combout ) # (!\FSMP3|student_id [2]))) # (!\FSMP3|WideOr12~0_combout  & (\FSMP3|student_id [2]))) # (!\ASUP3|Result[0]~11_combout )

	.dataa(\FSMP3|WideOr12~0_combout ),
	.datab(\FSMP3|student_id [2]),
	.datac(\FSMP3|WideOr13~combout ),
	.datad(\ASUP3|Result[0]~11_combout ),
	.cin(gnd),
	.combout(\ssegP3|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ssegP3|Mux6~0 .lut_mask = 16'h6EFF;
defparam \ssegP3|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_first_four[0]~I (
	.datain(\sseg1P3|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_first_four[0]));
// synopsys translate_off
defparam \R_first_four[0]~I .input_async_reset = "none";
defparam \R_first_four[0]~I .input_power_up = "low";
defparam \R_first_four[0]~I .input_register_mode = "none";
defparam \R_first_four[0]~I .input_sync_reset = "none";
defparam \R_first_four[0]~I .oe_async_reset = "none";
defparam \R_first_four[0]~I .oe_power_up = "low";
defparam \R_first_four[0]~I .oe_register_mode = "none";
defparam \R_first_four[0]~I .oe_sync_reset = "none";
defparam \R_first_four[0]~I .operation_mode = "output";
defparam \R_first_four[0]~I .output_async_reset = "none";
defparam \R_first_four[0]~I .output_power_up = "low";
defparam \R_first_four[0]~I .output_register_mode = "none";
defparam \R_first_four[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_first_four[1]~I (
	.datain(\sseg1P3|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_first_four[1]));
// synopsys translate_off
defparam \R_first_four[1]~I .input_async_reset = "none";
defparam \R_first_four[1]~I .input_power_up = "low";
defparam \R_first_four[1]~I .input_register_mode = "none";
defparam \R_first_four[1]~I .input_sync_reset = "none";
defparam \R_first_four[1]~I .oe_async_reset = "none";
defparam \R_first_four[1]~I .oe_power_up = "low";
defparam \R_first_four[1]~I .oe_register_mode = "none";
defparam \R_first_four[1]~I .oe_sync_reset = "none";
defparam \R_first_four[1]~I .operation_mode = "output";
defparam \R_first_four[1]~I .output_async_reset = "none";
defparam \R_first_four[1]~I .output_power_up = "low";
defparam \R_first_four[1]~I .output_register_mode = "none";
defparam \R_first_four[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_first_four[2]~I (
	.datain(\sseg1P3|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_first_four[2]));
// synopsys translate_off
defparam \R_first_four[2]~I .input_async_reset = "none";
defparam \R_first_four[2]~I .input_power_up = "low";
defparam \R_first_four[2]~I .input_register_mode = "none";
defparam \R_first_four[2]~I .input_sync_reset = "none";
defparam \R_first_four[2]~I .oe_async_reset = "none";
defparam \R_first_four[2]~I .oe_power_up = "low";
defparam \R_first_four[2]~I .oe_register_mode = "none";
defparam \R_first_four[2]~I .oe_sync_reset = "none";
defparam \R_first_four[2]~I .operation_mode = "output";
defparam \R_first_four[2]~I .output_async_reset = "none";
defparam \R_first_four[2]~I .output_power_up = "low";
defparam \R_first_four[2]~I .output_register_mode = "none";
defparam \R_first_four[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_first_four[3]~I (
	.datain(\sseg1P3|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_first_four[3]));
// synopsys translate_off
defparam \R_first_four[3]~I .input_async_reset = "none";
defparam \R_first_four[3]~I .input_power_up = "low";
defparam \R_first_four[3]~I .input_register_mode = "none";
defparam \R_first_four[3]~I .input_sync_reset = "none";
defparam \R_first_four[3]~I .oe_async_reset = "none";
defparam \R_first_four[3]~I .oe_power_up = "low";
defparam \R_first_four[3]~I .oe_register_mode = "none";
defparam \R_first_four[3]~I .oe_sync_reset = "none";
defparam \R_first_four[3]~I .operation_mode = "output";
defparam \R_first_four[3]~I .output_async_reset = "none";
defparam \R_first_four[3]~I .output_power_up = "low";
defparam \R_first_four[3]~I .output_register_mode = "none";
defparam \R_first_four[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_first_four[4]~I (
	.datain(\sseg1P3|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_first_four[4]));
// synopsys translate_off
defparam \R_first_four[4]~I .input_async_reset = "none";
defparam \R_first_four[4]~I .input_power_up = "low";
defparam \R_first_four[4]~I .input_register_mode = "none";
defparam \R_first_four[4]~I .input_sync_reset = "none";
defparam \R_first_four[4]~I .oe_async_reset = "none";
defparam \R_first_four[4]~I .oe_power_up = "low";
defparam \R_first_four[4]~I .oe_register_mode = "none";
defparam \R_first_four[4]~I .oe_sync_reset = "none";
defparam \R_first_four[4]~I .operation_mode = "output";
defparam \R_first_four[4]~I .output_async_reset = "none";
defparam \R_first_four[4]~I .output_power_up = "low";
defparam \R_first_four[4]~I .output_register_mode = "none";
defparam \R_first_four[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_first_four[5]~I (
	.datain(\sseg1P3|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_first_four[5]));
// synopsys translate_off
defparam \R_first_four[5]~I .input_async_reset = "none";
defparam \R_first_four[5]~I .input_power_up = "low";
defparam \R_first_four[5]~I .input_register_mode = "none";
defparam \R_first_four[5]~I .input_sync_reset = "none";
defparam \R_first_four[5]~I .oe_async_reset = "none";
defparam \R_first_four[5]~I .oe_power_up = "low";
defparam \R_first_four[5]~I .oe_register_mode = "none";
defparam \R_first_four[5]~I .oe_sync_reset = "none";
defparam \R_first_four[5]~I .operation_mode = "output";
defparam \R_first_four[5]~I .output_async_reset = "none";
defparam \R_first_four[5]~I .output_power_up = "low";
defparam \R_first_four[5]~I .output_register_mode = "none";
defparam \R_first_four[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_first_four[6]~I (
	.datain(!\sseg1P3|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_first_four[6]));
// synopsys translate_off
defparam \R_first_four[6]~I .input_async_reset = "none";
defparam \R_first_four[6]~I .input_power_up = "low";
defparam \R_first_four[6]~I .input_register_mode = "none";
defparam \R_first_four[6]~I .input_sync_reset = "none";
defparam \R_first_four[6]~I .oe_async_reset = "none";
defparam \R_first_four[6]~I .oe_power_up = "low";
defparam \R_first_four[6]~I .oe_register_mode = "none";
defparam \R_first_four[6]~I .oe_sync_reset = "none";
defparam \R_first_four[6]~I .operation_mode = "output";
defparam \R_first_four[6]~I .output_async_reset = "none";
defparam \R_first_four[6]~I .output_power_up = "low";
defparam \R_first_four[6]~I .output_register_mode = "none";
defparam \R_first_four[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_last_four[0]~I (
	.datain(\sseg2P3|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_last_four[0]));
// synopsys translate_off
defparam \R_last_four[0]~I .input_async_reset = "none";
defparam \R_last_four[0]~I .input_power_up = "low";
defparam \R_last_four[0]~I .input_register_mode = "none";
defparam \R_last_four[0]~I .input_sync_reset = "none";
defparam \R_last_four[0]~I .oe_async_reset = "none";
defparam \R_last_four[0]~I .oe_power_up = "low";
defparam \R_last_four[0]~I .oe_register_mode = "none";
defparam \R_last_four[0]~I .oe_sync_reset = "none";
defparam \R_last_four[0]~I .operation_mode = "output";
defparam \R_last_four[0]~I .output_async_reset = "none";
defparam \R_last_four[0]~I .output_power_up = "low";
defparam \R_last_four[0]~I .output_register_mode = "none";
defparam \R_last_four[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_last_four[1]~I (
	.datain(\sseg2P3|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_last_four[1]));
// synopsys translate_off
defparam \R_last_four[1]~I .input_async_reset = "none";
defparam \R_last_four[1]~I .input_power_up = "low";
defparam \R_last_four[1]~I .input_register_mode = "none";
defparam \R_last_four[1]~I .input_sync_reset = "none";
defparam \R_last_four[1]~I .oe_async_reset = "none";
defparam \R_last_four[1]~I .oe_power_up = "low";
defparam \R_last_four[1]~I .oe_register_mode = "none";
defparam \R_last_four[1]~I .oe_sync_reset = "none";
defparam \R_last_four[1]~I .operation_mode = "output";
defparam \R_last_four[1]~I .output_async_reset = "none";
defparam \R_last_four[1]~I .output_power_up = "low";
defparam \R_last_four[1]~I .output_register_mode = "none";
defparam \R_last_four[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_last_four[2]~I (
	.datain(\sseg2P3|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_last_four[2]));
// synopsys translate_off
defparam \R_last_four[2]~I .input_async_reset = "none";
defparam \R_last_four[2]~I .input_power_up = "low";
defparam \R_last_four[2]~I .input_register_mode = "none";
defparam \R_last_four[2]~I .input_sync_reset = "none";
defparam \R_last_four[2]~I .oe_async_reset = "none";
defparam \R_last_four[2]~I .oe_power_up = "low";
defparam \R_last_four[2]~I .oe_register_mode = "none";
defparam \R_last_four[2]~I .oe_sync_reset = "none";
defparam \R_last_four[2]~I .operation_mode = "output";
defparam \R_last_four[2]~I .output_async_reset = "none";
defparam \R_last_four[2]~I .output_power_up = "low";
defparam \R_last_four[2]~I .output_register_mode = "none";
defparam \R_last_four[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_last_four[3]~I (
	.datain(\sseg2P3|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_last_four[3]));
// synopsys translate_off
defparam \R_last_four[3]~I .input_async_reset = "none";
defparam \R_last_four[3]~I .input_power_up = "low";
defparam \R_last_four[3]~I .input_register_mode = "none";
defparam \R_last_four[3]~I .input_sync_reset = "none";
defparam \R_last_four[3]~I .oe_async_reset = "none";
defparam \R_last_four[3]~I .oe_power_up = "low";
defparam \R_last_four[3]~I .oe_register_mode = "none";
defparam \R_last_four[3]~I .oe_sync_reset = "none";
defparam \R_last_four[3]~I .operation_mode = "output";
defparam \R_last_four[3]~I .output_async_reset = "none";
defparam \R_last_four[3]~I .output_power_up = "low";
defparam \R_last_four[3]~I .output_register_mode = "none";
defparam \R_last_four[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_last_four[4]~I (
	.datain(\sseg2P3|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_last_four[4]));
// synopsys translate_off
defparam \R_last_four[4]~I .input_async_reset = "none";
defparam \R_last_four[4]~I .input_power_up = "low";
defparam \R_last_four[4]~I .input_register_mode = "none";
defparam \R_last_four[4]~I .input_sync_reset = "none";
defparam \R_last_four[4]~I .oe_async_reset = "none";
defparam \R_last_four[4]~I .oe_power_up = "low";
defparam \R_last_four[4]~I .oe_register_mode = "none";
defparam \R_last_four[4]~I .oe_sync_reset = "none";
defparam \R_last_four[4]~I .operation_mode = "output";
defparam \R_last_four[4]~I .output_async_reset = "none";
defparam \R_last_four[4]~I .output_power_up = "low";
defparam \R_last_four[4]~I .output_register_mode = "none";
defparam \R_last_four[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_last_four[5]~I (
	.datain(\sseg2P3|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_last_four[5]));
// synopsys translate_off
defparam \R_last_four[5]~I .input_async_reset = "none";
defparam \R_last_four[5]~I .input_power_up = "low";
defparam \R_last_four[5]~I .input_register_mode = "none";
defparam \R_last_four[5]~I .input_sync_reset = "none";
defparam \R_last_four[5]~I .oe_async_reset = "none";
defparam \R_last_four[5]~I .oe_power_up = "low";
defparam \R_last_four[5]~I .oe_register_mode = "none";
defparam \R_last_four[5]~I .oe_sync_reset = "none";
defparam \R_last_four[5]~I .operation_mode = "output";
defparam \R_last_four[5]~I .output_async_reset = "none";
defparam \R_last_four[5]~I .output_power_up = "low";
defparam \R_last_four[5]~I .output_register_mode = "none";
defparam \R_last_four[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_last_four[6]~I (
	.datain(!\sseg2P3|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_last_four[6]));
// synopsys translate_off
defparam \R_last_four[6]~I .input_async_reset = "none";
defparam \R_last_four[6]~I .input_power_up = "low";
defparam \R_last_four[6]~I .input_register_mode = "none";
defparam \R_last_four[6]~I .input_sync_reset = "none";
defparam \R_last_four[6]~I .oe_async_reset = "none";
defparam \R_last_four[6]~I .oe_power_up = "low";
defparam \R_last_four[6]~I .oe_register_mode = "none";
defparam \R_last_four[6]~I .oe_sync_reset = "none";
defparam \R_last_four[6]~I .operation_mode = "output";
defparam \R_last_four[6]~I .output_async_reset = "none";
defparam \R_last_four[6]~I .output_power_up = "low";
defparam \R_last_four[6]~I .output_register_mode = "none";
defparam \R_last_four[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sign[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sign[0]));
// synopsys translate_off
defparam \sign[0]~I .input_async_reset = "none";
defparam \sign[0]~I .input_power_up = "low";
defparam \sign[0]~I .input_register_mode = "none";
defparam \sign[0]~I .input_sync_reset = "none";
defparam \sign[0]~I .oe_async_reset = "none";
defparam \sign[0]~I .oe_power_up = "low";
defparam \sign[0]~I .oe_register_mode = "none";
defparam \sign[0]~I .oe_sync_reset = "none";
defparam \sign[0]~I .operation_mode = "output";
defparam \sign[0]~I .output_async_reset = "none";
defparam \sign[0]~I .output_power_up = "low";
defparam \sign[0]~I .output_register_mode = "none";
defparam \sign[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sign[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sign[1]));
// synopsys translate_off
defparam \sign[1]~I .input_async_reset = "none";
defparam \sign[1]~I .input_power_up = "low";
defparam \sign[1]~I .input_register_mode = "none";
defparam \sign[1]~I .input_sync_reset = "none";
defparam \sign[1]~I .oe_async_reset = "none";
defparam \sign[1]~I .oe_power_up = "low";
defparam \sign[1]~I .oe_register_mode = "none";
defparam \sign[1]~I .oe_sync_reset = "none";
defparam \sign[1]~I .operation_mode = "output";
defparam \sign[1]~I .output_async_reset = "none";
defparam \sign[1]~I .output_power_up = "low";
defparam \sign[1]~I .output_register_mode = "none";
defparam \sign[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sign[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sign[2]));
// synopsys translate_off
defparam \sign[2]~I .input_async_reset = "none";
defparam \sign[2]~I .input_power_up = "low";
defparam \sign[2]~I .input_register_mode = "none";
defparam \sign[2]~I .input_sync_reset = "none";
defparam \sign[2]~I .oe_async_reset = "none";
defparam \sign[2]~I .oe_power_up = "low";
defparam \sign[2]~I .oe_register_mode = "none";
defparam \sign[2]~I .oe_sync_reset = "none";
defparam \sign[2]~I .operation_mode = "output";
defparam \sign[2]~I .output_async_reset = "none";
defparam \sign[2]~I .output_power_up = "low";
defparam \sign[2]~I .output_register_mode = "none";
defparam \sign[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sign[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sign[3]));
// synopsys translate_off
defparam \sign[3]~I .input_async_reset = "none";
defparam \sign[3]~I .input_power_up = "low";
defparam \sign[3]~I .input_register_mode = "none";
defparam \sign[3]~I .input_sync_reset = "none";
defparam \sign[3]~I .oe_async_reset = "none";
defparam \sign[3]~I .oe_power_up = "low";
defparam \sign[3]~I .oe_register_mode = "none";
defparam \sign[3]~I .oe_sync_reset = "none";
defparam \sign[3]~I .operation_mode = "output";
defparam \sign[3]~I .output_async_reset = "none";
defparam \sign[3]~I .output_power_up = "low";
defparam \sign[3]~I .output_register_mode = "none";
defparam \sign[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sign[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sign[4]));
// synopsys translate_off
defparam \sign[4]~I .input_async_reset = "none";
defparam \sign[4]~I .input_power_up = "low";
defparam \sign[4]~I .input_register_mode = "none";
defparam \sign[4]~I .input_sync_reset = "none";
defparam \sign[4]~I .oe_async_reset = "none";
defparam \sign[4]~I .oe_power_up = "low";
defparam \sign[4]~I .oe_register_mode = "none";
defparam \sign[4]~I .oe_sync_reset = "none";
defparam \sign[4]~I .operation_mode = "output";
defparam \sign[4]~I .output_async_reset = "none";
defparam \sign[4]~I .output_power_up = "low";
defparam \sign[4]~I .output_register_mode = "none";
defparam \sign[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sign[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sign[5]));
// synopsys translate_off
defparam \sign[5]~I .input_async_reset = "none";
defparam \sign[5]~I .input_power_up = "low";
defparam \sign[5]~I .input_register_mode = "none";
defparam \sign[5]~I .input_sync_reset = "none";
defparam \sign[5]~I .oe_async_reset = "none";
defparam \sign[5]~I .oe_power_up = "low";
defparam \sign[5]~I .oe_register_mode = "none";
defparam \sign[5]~I .oe_sync_reset = "none";
defparam \sign[5]~I .operation_mode = "output";
defparam \sign[5]~I .output_async_reset = "none";
defparam \sign[5]~I .output_power_up = "low";
defparam \sign[5]~I .output_register_mode = "none";
defparam \sign[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sign[6]~I (
	.datain(!\ASUP3|Neg~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sign[6]));
// synopsys translate_off
defparam \sign[6]~I .input_async_reset = "none";
defparam \sign[6]~I .input_power_up = "low";
defparam \sign[6]~I .input_register_mode = "none";
defparam \sign[6]~I .input_sync_reset = "none";
defparam \sign[6]~I .oe_async_reset = "none";
defparam \sign[6]~I .oe_power_up = "low";
defparam \sign[6]~I .oe_register_mode = "none";
defparam \sign[6]~I .oe_sync_reset = "none";
defparam \sign[6]~I .operation_mode = "output";
defparam \sign[6]~I .output_async_reset = "none";
defparam \sign[6]~I .output_power_up = "low";
defparam \sign[6]~I .output_register_mode = "none";
defparam \sign[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Student_id[0]~I (
	.datain(\ssegP3|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Student_id[0]));
// synopsys translate_off
defparam \Student_id[0]~I .input_async_reset = "none";
defparam \Student_id[0]~I .input_power_up = "low";
defparam \Student_id[0]~I .input_register_mode = "none";
defparam \Student_id[0]~I .input_sync_reset = "none";
defparam \Student_id[0]~I .oe_async_reset = "none";
defparam \Student_id[0]~I .oe_power_up = "low";
defparam \Student_id[0]~I .oe_register_mode = "none";
defparam \Student_id[0]~I .oe_sync_reset = "none";
defparam \Student_id[0]~I .operation_mode = "output";
defparam \Student_id[0]~I .output_async_reset = "none";
defparam \Student_id[0]~I .output_power_up = "low";
defparam \Student_id[0]~I .output_register_mode = "none";
defparam \Student_id[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Student_id[1]~I (
	.datain(\ssegP3|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Student_id[1]));
// synopsys translate_off
defparam \Student_id[1]~I .input_async_reset = "none";
defparam \Student_id[1]~I .input_power_up = "low";
defparam \Student_id[1]~I .input_register_mode = "none";
defparam \Student_id[1]~I .input_sync_reset = "none";
defparam \Student_id[1]~I .oe_async_reset = "none";
defparam \Student_id[1]~I .oe_power_up = "low";
defparam \Student_id[1]~I .oe_register_mode = "none";
defparam \Student_id[1]~I .oe_sync_reset = "none";
defparam \Student_id[1]~I .operation_mode = "output";
defparam \Student_id[1]~I .output_async_reset = "none";
defparam \Student_id[1]~I .output_power_up = "low";
defparam \Student_id[1]~I .output_register_mode = "none";
defparam \Student_id[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Student_id[2]~I (
	.datain(\ssegP3|Mux2~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Student_id[2]));
// synopsys translate_off
defparam \Student_id[2]~I .input_async_reset = "none";
defparam \Student_id[2]~I .input_power_up = "low";
defparam \Student_id[2]~I .input_register_mode = "none";
defparam \Student_id[2]~I .input_sync_reset = "none";
defparam \Student_id[2]~I .oe_async_reset = "none";
defparam \Student_id[2]~I .oe_power_up = "low";
defparam \Student_id[2]~I .oe_register_mode = "none";
defparam \Student_id[2]~I .oe_sync_reset = "none";
defparam \Student_id[2]~I .operation_mode = "output";
defparam \Student_id[2]~I .output_async_reset = "none";
defparam \Student_id[2]~I .output_power_up = "low";
defparam \Student_id[2]~I .output_register_mode = "none";
defparam \Student_id[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Student_id[3]~I (
	.datain(\ssegP3|Mux3~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Student_id[3]));
// synopsys translate_off
defparam \Student_id[3]~I .input_async_reset = "none";
defparam \Student_id[3]~I .input_power_up = "low";
defparam \Student_id[3]~I .input_register_mode = "none";
defparam \Student_id[3]~I .input_sync_reset = "none";
defparam \Student_id[3]~I .oe_async_reset = "none";
defparam \Student_id[3]~I .oe_power_up = "low";
defparam \Student_id[3]~I .oe_register_mode = "none";
defparam \Student_id[3]~I .oe_sync_reset = "none";
defparam \Student_id[3]~I .operation_mode = "output";
defparam \Student_id[3]~I .output_async_reset = "none";
defparam \Student_id[3]~I .output_power_up = "low";
defparam \Student_id[3]~I .output_register_mode = "none";
defparam \Student_id[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Student_id[4]~I (
	.datain(!\ssegP3|Mux4~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Student_id[4]));
// synopsys translate_off
defparam \Student_id[4]~I .input_async_reset = "none";
defparam \Student_id[4]~I .input_power_up = "low";
defparam \Student_id[4]~I .input_register_mode = "none";
defparam \Student_id[4]~I .input_sync_reset = "none";
defparam \Student_id[4]~I .oe_async_reset = "none";
defparam \Student_id[4]~I .oe_power_up = "low";
defparam \Student_id[4]~I .oe_register_mode = "none";
defparam \Student_id[4]~I .oe_sync_reset = "none";
defparam \Student_id[4]~I .operation_mode = "output";
defparam \Student_id[4]~I .output_async_reset = "none";
defparam \Student_id[4]~I .output_power_up = "low";
defparam \Student_id[4]~I .output_register_mode = "none";
defparam \Student_id[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Student_id[5]~I (
	.datain(\ssegP3|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Student_id[5]));
// synopsys translate_off
defparam \Student_id[5]~I .input_async_reset = "none";
defparam \Student_id[5]~I .input_power_up = "low";
defparam \Student_id[5]~I .input_register_mode = "none";
defparam \Student_id[5]~I .input_sync_reset = "none";
defparam \Student_id[5]~I .oe_async_reset = "none";
defparam \Student_id[5]~I .oe_power_up = "low";
defparam \Student_id[5]~I .oe_register_mode = "none";
defparam \Student_id[5]~I .oe_sync_reset = "none";
defparam \Student_id[5]~I .operation_mode = "output";
defparam \Student_id[5]~I .output_async_reset = "none";
defparam \Student_id[5]~I .output_power_up = "low";
defparam \Student_id[5]~I .output_register_mode = "none";
defparam \Student_id[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Student_id[6]~I (
	.datain(!\ssegP3|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Student_id[6]));
// synopsys translate_off
defparam \Student_id[6]~I .input_async_reset = "none";
defparam \Student_id[6]~I .input_power_up = "low";
defparam \Student_id[6]~I .input_register_mode = "none";
defparam \Student_id[6]~I .input_sync_reset = "none";
defparam \Student_id[6]~I .oe_async_reset = "none";
defparam \Student_id[6]~I .oe_power_up = "low";
defparam \Student_id[6]~I .oe_register_mode = "none";
defparam \Student_id[6]~I .oe_sync_reset = "none";
defparam \Student_id[6]~I .operation_mode = "output";
defparam \Student_id[6]~I .output_async_reset = "none";
defparam \Student_id[6]~I .output_power_up = "low";
defparam \Student_id[6]~I .output_register_mode = "none";
defparam \Student_id[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \YN[0]~I (
	.datain(!\FSMP3|WideOr13~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(YN[0]));
// synopsys translate_off
defparam \YN[0]~I .input_async_reset = "none";
defparam \YN[0]~I .input_power_up = "low";
defparam \YN[0]~I .input_register_mode = "none";
defparam \YN[0]~I .input_sync_reset = "none";
defparam \YN[0]~I .oe_async_reset = "none";
defparam \YN[0]~I .oe_power_up = "low";
defparam \YN[0]~I .oe_register_mode = "none";
defparam \YN[0]~I .oe_sync_reset = "none";
defparam \YN[0]~I .operation_mode = "output";
defparam \YN[0]~I .output_async_reset = "none";
defparam \YN[0]~I .output_power_up = "low";
defparam \YN[0]~I .output_register_mode = "none";
defparam \YN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \YN[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(YN[1]));
// synopsys translate_off
defparam \YN[1]~I .input_async_reset = "none";
defparam \YN[1]~I .input_power_up = "low";
defparam \YN[1]~I .input_register_mode = "none";
defparam \YN[1]~I .input_sync_reset = "none";
defparam \YN[1]~I .oe_async_reset = "none";
defparam \YN[1]~I .oe_power_up = "low";
defparam \YN[1]~I .oe_register_mode = "none";
defparam \YN[1]~I .oe_sync_reset = "none";
defparam \YN[1]~I .operation_mode = "output";
defparam \YN[1]~I .output_async_reset = "none";
defparam \YN[1]~I .output_power_up = "low";
defparam \YN[1]~I .output_register_mode = "none";
defparam \YN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \YN[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(YN[2]));
// synopsys translate_off
defparam \YN[2]~I .input_async_reset = "none";
defparam \YN[2]~I .input_power_up = "low";
defparam \YN[2]~I .input_register_mode = "none";
defparam \YN[2]~I .input_sync_reset = "none";
defparam \YN[2]~I .oe_async_reset = "none";
defparam \YN[2]~I .oe_power_up = "low";
defparam \YN[2]~I .oe_register_mode = "none";
defparam \YN[2]~I .oe_sync_reset = "none";
defparam \YN[2]~I .operation_mode = "output";
defparam \YN[2]~I .output_async_reset = "none";
defparam \YN[2]~I .output_power_up = "low";
defparam \YN[2]~I .output_register_mode = "none";
defparam \YN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \YN[3]~I (
	.datain(\FSMP3|WideOr13~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(YN[3]));
// synopsys translate_off
defparam \YN[3]~I .input_async_reset = "none";
defparam \YN[3]~I .input_power_up = "low";
defparam \YN[3]~I .input_register_mode = "none";
defparam \YN[3]~I .input_sync_reset = "none";
defparam \YN[3]~I .oe_async_reset = "none";
defparam \YN[3]~I .oe_power_up = "low";
defparam \YN[3]~I .oe_register_mode = "none";
defparam \YN[3]~I .oe_sync_reset = "none";
defparam \YN[3]~I .operation_mode = "output";
defparam \YN[3]~I .output_async_reset = "none";
defparam \YN[3]~I .output_power_up = "low";
defparam \YN[3]~I .output_register_mode = "none";
defparam \YN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \YN[4]~I (
	.datain(!\FSMP3|WideOr13~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(YN[4]));
// synopsys translate_off
defparam \YN[4]~I .input_async_reset = "none";
defparam \YN[4]~I .input_power_up = "low";
defparam \YN[4]~I .input_register_mode = "none";
defparam \YN[4]~I .input_sync_reset = "none";
defparam \YN[4]~I .oe_async_reset = "none";
defparam \YN[4]~I .oe_power_up = "low";
defparam \YN[4]~I .oe_register_mode = "none";
defparam \YN[4]~I .oe_sync_reset = "none";
defparam \YN[4]~I .operation_mode = "output";
defparam \YN[4]~I .output_async_reset = "none";
defparam \YN[4]~I .output_power_up = "low";
defparam \YN[4]~I .output_register_mode = "none";
defparam \YN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \YN[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(YN[5]));
// synopsys translate_off
defparam \YN[5]~I .input_async_reset = "none";
defparam \YN[5]~I .input_power_up = "low";
defparam \YN[5]~I .input_register_mode = "none";
defparam \YN[5]~I .input_sync_reset = "none";
defparam \YN[5]~I .oe_async_reset = "none";
defparam \YN[5]~I .oe_power_up = "low";
defparam \YN[5]~I .oe_register_mode = "none";
defparam \YN[5]~I .oe_sync_reset = "none";
defparam \YN[5]~I .operation_mode = "output";
defparam \YN[5]~I .output_async_reset = "none";
defparam \YN[5]~I .output_power_up = "low";
defparam \YN[5]~I .output_register_mode = "none";
defparam \YN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \YN[6]~I (
	.datain(\FSMP3|WideOr13~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(YN[6]));
// synopsys translate_off
defparam \YN[6]~I .input_async_reset = "none";
defparam \YN[6]~I .input_power_up = "low";
defparam \YN[6]~I .input_register_mode = "none";
defparam \YN[6]~I .input_sync_reset = "none";
defparam \YN[6]~I .oe_async_reset = "none";
defparam \YN[6]~I .oe_power_up = "low";
defparam \YN[6]~I .oe_register_mode = "none";
defparam \YN[6]~I .oe_sync_reset = "none";
defparam \YN[6]~I .operation_mode = "output";
defparam \YN[6]~I .output_async_reset = "none";
defparam \YN[6]~I .output_power_up = "low";
defparam \YN[6]~I .output_register_mode = "none";
defparam \YN[6]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
