##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_1_IntClock
		4.3::Critical Path Report for color_sensor_clk
		4.4::Critical Path Report for motor_clk
		4.5::Critical Path Report for us_clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. color_sensor_clk:R)
		5.3::Critical Path Report for (motor_clk:R vs. motor_clk:R)
		5.4::Critical Path Report for (us_clk:R vs. us_clk:R)
		5.5::Critical Path Report for (us_clk(fixed-function):R vs. us_clk:R)
		5.6::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.7::Critical Path Report for (color_sensor_clk:R vs. color_sensor_clk:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: CyBUS_CLK                  | Frequency: 35.62 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: UART_1_IntClock            | Frequency: 50.13 MHz  | Target: 0.46 MHz   | 
Clock: color_sensor_clk           | Frequency: 30.88 MHz  | Target: 0.10 MHz   | 
Clock: motor_clk                  | Frequency: 41.84 MHz  | Target: 1.00 MHz   | 
Clock: motor_clk(fixed-function)  | N/A                   | Target: 1.00 MHz   | 
Clock: us_clk                     | Frequency: 57.16 MHz  | Target: 1.00 MHz   | 
Clock: us_clk(fixed-function)     | N/A                   | Target: 1.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock            Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK               UART_1_IntClock   41666.7          22949       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               color_sensor_clk  41666.7          13595       N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock         UART_1_IntClock   2.16667e+006     2146719     N/A              N/A         N/A              N/A         N/A              N/A         
color_sensor_clk        color_sensor_clk  1e+007           9967613     N/A              N/A         N/A              N/A         N/A              N/A         
motor_clk               motor_clk         1e+006           976101      N/A              N/A         N/A              N/A         N/A              N/A         
us_clk                  us_clk            1e+006           982504      N/A              N/A         N/A              N/A         N/A              N/A         
us_clk(fixed-function)  us_clk            1e+006           970792      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                Setup to Clk  Clock Name:Phase    
-----------------------  ------------  ------------------  
color_sensor_out(0)_PAD  36448         color_sensor_clk:R  
motor_l_phaseA(0)_PAD    18122         motor_clk:R         
motor_l_phaseB(0)_PAD    17950         motor_clk:R         
motor_r_phaseA(0)_PAD    16690         motor_clk:R         
motor_r_phaseB(0)_PAD    15664         motor_clk:R         
us_b_echo(0)_PAD         24329         us_clk:R            
us_f_echo(0)_PAD         25050         us_clk:R            
us_l_echo(0)_PAD         27117         us_clk:R            
us_r_echo(0)_PAD         24716         us_clk:R            


                       3.2::Clock to Out
                       -----------------

Port Name          Clock to Out  Clock Name:Phase             
-----------------  ------------  ---------------------------  
Tx_1(0)_PAD        31909         UART_1_IntClock:R            
motor_l_en(0)_PAD  25035         motor_clk(fixed-function):R  
motor_r_en(0)_PAD  26206         motor_clk(fixed-function):R  
us_trigger(0)_PAD  31829         us_clk(fixed-function):R     


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 35.62 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 13595p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -4230
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23841
-------------------------------------   ----- 
End-of-path arrival time (ps)           23841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  13595  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_0                macrocell26      3301   5351  13595  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350   8701  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell10   3411  12111  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell10   5130  17241  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell11      0  17241  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell11   3300  20541  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell12      0  20541  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell12   3300  23841  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell13      0  23841  13595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell13      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 50.13 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2146719p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14587
-------------------------------------   ----- 
End-of-path arrival time (ps)           14587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q     macrocell84   1250   1250  2146719  RISE       1
\UART_1:BUART:rx_counter_load\/main_0  macrocell20   7735   8985  2146719  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell20   3350  12335  2146719  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2252  14587  2146719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for color_sensor_clk
**********************************************
Clock: color_sensor_clk
Frequency: 30.88 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9967613p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -4230
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28157
-------------------------------------   ----- 
End-of-path arrival time (ps)           28157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1

Data path
pin name                                                       model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell10   1240   1240  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell11      0   1240  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell11   1210   2450  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell12      0   2450  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell12   1210   3660  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell13      0   3660  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell13   2270   5930  9967613  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_3                macrocell26      3736   9666  9967613  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350  13016  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell10   3411  16427  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell10   5130  21557  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell11      0  21557  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell11   3300  24857  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell12      0  24857  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell12   3300  28157  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell13      0  28157  9967613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell13      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for motor_clk
***************************************
Clock: motor_clk
Frequency: 41.84 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 976101p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19669
-------------------------------------   ----- 
End-of-path arrival time (ps)           19669
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/main_1                macrocell2      3504   7004  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10354  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   4186  14539  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  19669  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  19669  976101  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for us_clk
************************************
Clock: us_clk
Frequency: 57.16 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 982504p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14366
-------------------------------------   ----- 
End-of-path arrival time (ps)           14366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q           macrocell132     1250   1250  982504  RISE       1
\us_l_timer:TimerUDB:capt_fifo_load\/main_2    macrocell36      5368   6618  982504  RISE       1
\us_l_timer:TimerUDB:capt_fifo_load\/q         macrocell36      3350   9968  982504  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell21   4399  14366  982504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell21      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22949p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15248
-------------------------------------   ----- 
End-of-path arrival time (ps)           15248
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell11        2009   2009  22949  RISE       1
\UART_1:BUART:rx_postpoll\/main_1         macrocell21     7635   9644  22949  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell21     3350  12994  22949  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2253  15248  22949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. color_sensor_clk:R)
******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 13595p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -4230
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23841
-------------------------------------   ----- 
End-of-path arrival time (ps)           23841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  13595  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_0                macrocell26      3301   5351  13595  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350   8701  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell10   3411  12111  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell10   5130  17241  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell11      0  17241  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell11   3300  20541  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell12      0  20541  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell12   3300  23841  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell13      0  23841  13595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell13      0      0  RISE       1


5.3::Critical Path Report for (motor_clk:R vs. motor_clk:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 976101p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19669
-------------------------------------   ----- 
End-of-path arrival time (ps)           19669
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/main_1                macrocell2      3504   7004  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10354  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   4186  14539  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  19669  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  19669  976101  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (us_clk:R vs. us_clk:R)
*****************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 982504p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14366
-------------------------------------   ----- 
End-of-path arrival time (ps)           14366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q           macrocell132     1250   1250  982504  RISE       1
\us_l_timer:TimerUDB:capt_fifo_load\/main_2    macrocell36      5368   6618  982504  RISE       1
\us_l_timer:TimerUDB:capt_fifo_load\/q         macrocell36      3350   9968  982504  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell21   4399  14366  982504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell21      0      0  RISE       1


5.5::Critical Path Report for (us_clk(fixed-function):R vs. us_clk:R)
*********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 970792p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -4230
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24978
-------------------------------------   ----- 
End-of-path arrival time (ps)           24978
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  970792  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell14  18848  19848  970792  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell14   5130  24978  970792  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell15      0  24978  970792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell15      0      0  RISE       1


5.6::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2146719p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14587
-------------------------------------   ----- 
End-of-path arrival time (ps)           14587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q     macrocell84   1250   1250  2146719  RISE       1
\UART_1:BUART:rx_counter_load\/main_0  macrocell20   7735   8985  2146719  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell20   3350  12335  2146719  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2252  14587  2146719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1


5.7::Critical Path Report for (color_sensor_clk:R vs. color_sensor_clk:R)
*************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9967613p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -4230
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28157
-------------------------------------   ----- 
End-of-path arrival time (ps)           28157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1

Data path
pin name                                                       model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell10   1240   1240  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell11      0   1240  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell11   1210   2450  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell12      0   2450  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell12   1210   3660  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell13      0   3660  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell13   2270   5930  9967613  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_3                macrocell26      3736   9666  9967613  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350  13016  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell10   3411  16427  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell10   5130  21557  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell11      0  21557  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell11   3300  24857  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell12      0  24857  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell12   3300  28157  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell13      0  28157  9967613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell13      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 13595p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -4230
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23841
-------------------------------------   ----- 
End-of-path arrival time (ps)           23841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  13595  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_0                macrocell26      3301   5351  13595  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350   8701  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell10   3411  12111  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell10   5130  17241  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell11      0  17241  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell11   3300  20541  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell12      0  20541  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell12   3300  23841  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell13      0  23841  13595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell13      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 16895p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -4230
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20541
-------------------------------------   ----- 
End-of-path arrival time (ps)           20541
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  13595  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_0                macrocell26      3301   5351  13595  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350   8701  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell10   3411  12111  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell10   5130  17241  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell11      0  17241  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell11   3300  20541  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell12      0  20541  16895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/clock  datapathcell12      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 20195p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -4230
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17241
-------------------------------------   ----- 
End-of-path arrival time (ps)           17241
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  13595  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_0                macrocell26      3301   5351  13595  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350   8701  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell10   3411  12111  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell10   5130  17241  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell11      0  17241  20195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/clock  datapathcell11      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/cs_addr_0
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 21450p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -6190
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14027
-------------------------------------   ----- 
End-of-path arrival time (ps)           14027
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  13595  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_0                macrocell26      3301   5351  13595  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350   8701  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/cs_addr_0  datapathcell13   5326  14027  21450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell13      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u2\/cs_addr_0
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 21967p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -6190
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13510
-------------------------------------   ----- 
End-of-path arrival time (ps)           13510
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  13595  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_0                macrocell26      3301   5351  13595  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350   8701  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/cs_addr_0  datapathcell12   4809  13510  21967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/clock  datapathcell12      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22949p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15248
-------------------------------------   ----- 
End-of-path arrival time (ps)           15248
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell11        2009   2009  22949  RISE       1
\UART_1:BUART:rx_postpoll\/main_1         macrocell21     7635   9644  22949  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell21     3350  12994  22949  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2253  15248  22949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u1\/cs_addr_0
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 23365p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -6190
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12112
-------------------------------------   ----- 
End-of-path arrival time (ps)           12112
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  13595  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_0                macrocell26      3301   5351  13595  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350   8701  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/cs_addr_0  datapathcell11   3411  12112  23365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/clock  datapathcell11      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 23365p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -6190
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12111
-------------------------------------   ----- 
End-of-path arrival time (ps)           12111
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  13595  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_0                macrocell26      3301   5351  13595  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350   8701  13595  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell10   3411  12111  23365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25134p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -4230
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12303
-------------------------------------   ----- 
End-of-path arrival time (ps)           12303
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0        controlcell5    2050   2050  13595  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell8   5123   7173  25134  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   5130  12303  25134  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  12303  25134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell9       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 28434p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -6060
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7173
-------------------------------------   ---- 
End-of-path arrival time (ps)           7173
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0        controlcell5    2050   2050  13595  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell8   5123   7173  28434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29361p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -6060
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6246
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0        controlcell5    2050   2050  13595  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cs_addr_0  datapathcell9   4196   6246  29361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell9       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 29366p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8790
-------------------------------------   ---- 
End-of-path arrival time (ps)           8790
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell11      2009   2009  22949  RISE       1
\UART_1:BUART:pollcount_1\/main_3  macrocell91   6781   8790  29366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 29366p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8790
-------------------------------------   ---- 
End-of-path arrival time (ps)           8790
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell11      2009   2009  22949  RISE       1
\UART_1:BUART:pollcount_0\/main_2  macrocell92   6781   8790  29366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 29366p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8790
-------------------------------------   ---- 
End-of-path arrival time (ps)           8790
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell11      2009   2009  22949  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell94   6781   8790  29366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell94         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 30001p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8156
-------------------------------------   ---- 
End-of-path arrival time (ps)           8156
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell11      2009   2009  22949  RISE       1
\UART_1:BUART:rx_state_2\/main_8  macrocell88   6147   8156  30001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 30016p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8141
-------------------------------------   ---- 
End-of-path arrival time (ps)           8141
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell11      2009   2009  22949  RISE       1
\UART_1:BUART:rx_state_0\/main_9  macrocell85   6132   8141  30016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 30016p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8141
-------------------------------------   ---- 
End-of-path arrival time (ps)           8141
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell11      2009   2009  22949  RISE       1
\UART_1:BUART:rx_status_3\/main_6  macrocell93   6132   8141  30016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:disable_run_i\/main_0
Capture Clock  : \color_sensor_counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 32807p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5349
-------------------------------------   ---- 
End-of-path arrival time (ps)           5349
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0             controlcell5   2050   2050  13595  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/main_0  macrocell102   3299   5349  32807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/clock_0    macrocell102        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_pwm:PWMUDB:genblk8:stsreg\/reset
Capture Clock  : \color_sensor_pwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 33929p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Recovery time                                                 0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7738
-------------------------------------   ---- 
End-of-path arrival time (ps)           7738
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0     controlcell5   2050   2050  13595  RISE       1
\color_sensor_pwm:PWMUDB:genblk8:stsreg\/reset  statusicell7   5688   7738  33929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:genblk8:stsreg\/clock             statusicell7        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 35442p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Recovery time                                                 0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6225
-------------------------------------   ---- 
End-of-path arrival time (ps)           6225
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0             controlcell5   2050   2050  13595  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/reset  statusicell8   4175   6225  35442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock     statusicell8        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_pwm:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \color_sensor_pwm:PWMUDB:runmode_enable\/clock_0
Path slack     : 35442p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Recovery time                                                 0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6225
-------------------------------------   ---- 
End-of-path arrival time (ps)           6225
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0    controlcell5   2050   2050  13595  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/ar_0  macrocell95    4175   6225  35442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell95         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_pwm:PWMUDB:trig_disable\/ar_0
Capture Clock  : \color_sensor_pwm:PWMUDB:trig_disable\/clock_0
Path slack     : 35442p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Recovery time                                                 0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6225
-------------------------------------   ---- 
End-of-path arrival time (ps)           6225
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  13595  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/ar_0  macrocell96    4175   6225  35442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/clock_0             macrocell96         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_pwm:PWMUDB:status_0\/ar_0
Capture Clock  : \color_sensor_pwm:PWMUDB:status_0\/clock_0
Path slack     : 36341p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Recovery time                                                 0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5325
-------------------------------------   ---- 
End-of-path arrival time (ps)           5325
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  13595  RISE       1
\color_sensor_pwm:PWMUDB:status_0\/ar_0      macrocell98    3275   5325  36341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:status_0\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 970792p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -4230
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24978
-------------------------------------   ----- 
End-of-path arrival time (ps)           24978
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  970792  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell14  18848  19848  970792  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell14   5130  24978  970792  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell15      0  24978  970792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell15      0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 973394p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -6060
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20546
-------------------------------------   ----- 
End-of-path arrival time (ps)           20546
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  970792  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell15  19546  20546  973394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell15      0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 974092p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -6060
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19848
-------------------------------------   ----- 
End-of-path arrival time (ps)           19848
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  970792  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell14  18848  19848  974092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 974563p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -4230
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21207
-------------------------------------   ----- 
End-of-path arrival time (ps)           21207
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  970792  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell20  15077  16077  974563  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell20   5130  21207  974563  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell21      0  21207  974563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell21      0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \us_l_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 975936p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20554
-------------------------------------   ----- 
End-of-path arrival time (ps)           20554
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                  timercell      1000   1000  970792  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/main_0  macrocell131  19554  20554  975936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/clock_0                macrocell131        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 976101p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19669
-------------------------------------   ----- 
End-of-path arrival time (ps)           19669
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/main_1                macrocell2      3504   7004  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10354  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   4186  14539  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  19669  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  19669  976101  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 976537p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -6060
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17403
-------------------------------------   ----- 
End-of-path arrival time (ps)           17403
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  970792  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell21  16403  17403  976537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell21      0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 976774p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -4230
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18996
-------------------------------------   ----- 
End-of-path arrival time (ps)           18996
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  970792  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell16  12866  13866  976774  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell16   5130  18996  976774  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell17      0  18996  976774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell17      0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 976795p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18975
-------------------------------------   ----- 
End-of-path arrival time (ps)           18975
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  976795  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  976795  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  976795  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/main_1                macrocell9      4368   7868  976795  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  11218  976795  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   2627  13845  976795  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  18975  976795  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  18975  976795  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 977158p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19332
-------------------------------------   ----- 
End-of-path arrival time (ps)           19332
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                     timercell      1000   1000  970792  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/main_0  macrocell130  18332  19332  977158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 977160p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19330
-------------------------------------   ----- 
End-of-path arrival time (ps)           19330
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                     timercell      1000   1000  970792  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/main_0  macrocell129  18330  19330  977160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 977863p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -6060
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16077
-------------------------------------   ----- 
End-of-path arrival time (ps)           16077
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  970792  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell20  15077  16077  977863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 978304p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -4230
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17466
-------------------------------------   ----- 
End-of-path arrival time (ps)           17466
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  970792  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell18  11336  12336  978304  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell18   5130  17466  978304  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell19      0  17466  978304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell19      0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : MODIN6_0/main_3
Capture Clock  : MODIN6_0/clock_0
Path slack     : 979095p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17395
-------------------------------------   ----- 
End-of-path arrival time (ps)           17395
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp  timercell      1000   1000  970792  RISE       1
MODIN6_0/main_3             macrocell109  16395  17395  979095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_1\/q
Path End       : \motor_l_quaddec:Net_1251\/main_7
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 979237p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17253
-------------------------------------   ----- 
End-of-path arrival time (ps)           17253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_1\/q     macrocell63   1250   1250  979237  RISE       1
\motor_l_quaddec:Net_1251_split\/main_5  macrocell56   9744  10994  979237  RISE       1
\motor_l_quaddec:Net_1251_split\/q       macrocell56   3350  14344  979237  RISE       1
\motor_l_quaddec:Net_1251\/main_7        macrocell51   2909  17253  979237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 979401p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14539
-------------------------------------   ----- 
End-of-path arrival time (ps)           14539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/main_1                macrocell2      3504   7004  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10354  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   4186  14539  979401  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : MODIN6_1/main_3
Capture Clock  : MODIN6_1/clock_0
Path slack     : 979798p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16692
-------------------------------------   ----- 
End-of-path arrival time (ps)           16692
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp  timercell      1000   1000  970792  RISE       1
MODIN6_1/main_3             macrocell108  15692  16692  979798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 979945p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13995
-------------------------------------   ----- 
End-of-path arrival time (ps)           13995
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/main_1                macrocell2      3504   7004  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10354  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   3641  13995  979945  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 980074p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -6060
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13866
-------------------------------------   ----- 
End-of-path arrival time (ps)           13866
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  970792  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell16  12866  13866  980074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 980077p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -6060
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13863
-------------------------------------   ----- 
End-of-path arrival time (ps)           13863
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  970792  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell17  12863  13863  980077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell17      0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 980092p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13848
-------------------------------------   ----- 
End-of-path arrival time (ps)           13848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  976795  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  976795  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  976795  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/main_1                macrocell9      4368   7868  976795  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  11218  976795  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   2631  13848  980092  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 980095p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13845
-------------------------------------   ----- 
End-of-path arrival time (ps)           13845
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  976795  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  976795  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  976795  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/main_1                macrocell9      4368   7868  976795  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  11218  976795  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   2627  13845  980095  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:Net_1251\/main_7
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 980818p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15672
-------------------------------------   ----- 
End-of-path arrival time (ps)           15672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q       macrocell76   1250   1250  980818  RISE       1
\motor_r_quaddec:Net_1251_split\/main_4  macrocell1    8193   9443  980818  RISE       1
\motor_r_quaddec:Net_1251_split\/q       macrocell1    3350  12793  980818  RISE       1
\motor_r_quaddec:Net_1251\/main_7        macrocell65   2879  15672  980818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_1\/q
Path End       : \motor_l_quaddec:Net_1203\/main_5
Capture Clock  : \motor_l_quaddec:Net_1203\/clock_0
Path slack     : 980931p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15559
-------------------------------------   ----- 
End-of-path arrival time (ps)           15559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_1\/q     macrocell63   1250   1250  979237  RISE       1
\motor_l_quaddec:Net_1203_split\/main_5  macrocell70   8669   9919  980931  RISE       1
\motor_l_quaddec:Net_1203_split\/q       macrocell70   3350  13269  980931  RISE       1
\motor_l_quaddec:Net_1203\/main_5        macrocell58   2289  15559  980931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1203\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 981308p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12632
-------------------------------------   ----- 
End-of-path arrival time (ps)           12632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1203\/q                                    macrocell58     1250   1250  978552  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      3630   4880  978552  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   8230  978552  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   4403  12632  981308  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 981499p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18001
-------------------------------------   ----- 
End-of-path arrival time (ps)           18001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  976795  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  976795  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  976795  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:status_3\/main_0            macrocell12     5326   8826  981499  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:status_3\/q                 macrocell12     3350  12176  981499  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    5826  18001  981499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell3        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 981604p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -6060
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12336
-------------------------------------   ----- 
End-of-path arrival time (ps)           12336
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  970792  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell18  11336  12336  981604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1203\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 981852p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12088
-------------------------------------   ----- 
End-of-path arrival time (ps)           12088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1203\/q                                    macrocell58     1250   1250  978552  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      3630   4880  978552  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   8230  978552  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   3858  12088  981852  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 982161p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -6060
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11779
-------------------------------------   ----- 
End-of-path arrival time (ps)           11779
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  970792  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell19  10779  11779  982161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell19      0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:Net_1203\/main_5
Capture Clock  : \motor_r_quaddec:Net_1203\/clock_0
Path slack     : 982297p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14193
-------------------------------------   ----- 
End-of-path arrival time (ps)           14193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q       macrocell76   1250   1250  980818  RISE       1
\motor_r_quaddec:Net_1203_split\/main_4  macrocell99   7368   8618  982297  RISE       1
\motor_r_quaddec:Net_1203_split\/q       macrocell99   3350  11968  982297  RISE       1
\motor_r_quaddec:Net_1203\/main_5        macrocell72   2225  14193  982297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_f_timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \us_f_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 982302p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14188
-------------------------------------   ----- 
End-of-path arrival time (ps)           14188
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell      1000   1000  970792  RISE       1
\us_f_timer:TimerUDB:timer_enable\/main_0  macrocell118  13188  14188  982302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_f_timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \us_f_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 982302p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14188
-------------------------------------   ----- 
End-of-path arrival time (ps)           14188
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell      1000   1000  970792  RISE       1
\us_f_timer:TimerUDB:trig_disable\/main_0  macrocell119  13188  14188  982302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:trig_disable\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 982306p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14184
-------------------------------------   ----- 
End-of-path arrival time (ps)           14184
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp  timercell      1000   1000  970792  RISE       1
MODIN9_0/main_0             macrocell116  13184  14184  982306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_f_timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \us_f_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 982321p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14169
-------------------------------------   ----- 
End-of-path arrival time (ps)           14169
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                  timercell      1000   1000  970792  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/main_0  macrocell117  13169  14169  982321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/clock_0                macrocell117        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : MODIN9_1/main_0
Capture Clock  : MODIN9_1/clock_0
Path slack     : 982325p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14165
-------------------------------------   ----- 
End-of-path arrival time (ps)           14165
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp  timercell      1000   1000  970792  RISE       1
MODIN9_1/main_0             macrocell115  13165  14165  982325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_b_timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \us_b_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 982342p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14148
-------------------------------------   ----- 
End-of-path arrival time (ps)           14148
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                  timercell      1000   1000  970792  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/main_3  macrocell110  13148  14148  982342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/clock_0                macrocell110        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_b_timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \us_b_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 982352p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14138
-------------------------------------   ----- 
End-of-path arrival time (ps)           14138
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell      1000   1000  970792  RISE       1
\us_b_timer:TimerUDB:timer_enable\/main_5  macrocell111  13138  14138  982352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_b_timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \us_b_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 982352p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14138
-------------------------------------   ----- 
End-of-path arrival time (ps)           14138
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell      1000   1000  970792  RISE       1
\us_b_timer:TimerUDB:trig_disable\/main_3  macrocell112  13138  14138  982352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:trig_disable\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 982504p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14366
-------------------------------------   ----- 
End-of-path arrival time (ps)           14366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q           macrocell132     1250   1250  982504  RISE       1
\us_l_timer:TimerUDB:capt_fifo_load\/main_2    macrocell36      5368   6618  982504  RISE       1
\us_l_timer:TimerUDB:capt_fifo_load\/q         macrocell36      3350   9968  982504  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell21   4399  14366  982504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell21      0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 983049p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13821
-------------------------------------   ----- 
End-of-path arrival time (ps)           13821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q           macrocell132     1250   1250  982504  RISE       1
\us_l_timer:TimerUDB:capt_fifo_load\/main_2    macrocell36      5368   6618  982504  RISE       1
\us_l_timer:TimerUDB:capt_fifo_load\/q         macrocell36      3350   9968  982504  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell20   3854  13821  983049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \us_l_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 983183p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13307
-------------------------------------   ----- 
End-of-path arrival time (ps)           13307
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell      1000   1000  970792  RISE       1
\us_l_timer:TimerUDB:timer_enable\/main_0  macrocell132  12307  13307  983183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \us_l_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 983183p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13307
-------------------------------------   ----- 
End-of-path arrival time (ps)           13307
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell      1000   1000  970792  RISE       1
\us_l_timer:TimerUDB:trig_disable\/main_0  macrocell133  12307  13307  983183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:trig_disable\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : MODIN12_1/main_0
Capture Clock  : MODIN12_1/clock_0
Path slack     : 983189p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13301
-------------------------------------   ----- 
End-of-path arrival time (ps)           13301
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp  timercell      1000   1000  970792  RISE       1
MODIN12_1/main_0            macrocell122  12301  13301  983189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 983574p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15926
-------------------------------------   ----- 
End-of-path arrival time (ps)           15926
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  977409  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  977409  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  977409  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:status_2\/main_0            macrocell4      3231   6621  983574  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350   9971  983574  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    5955  15926  983574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell1        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1203\/q
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 983586p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10354
-------------------------------------   ----- 
End-of-path arrival time (ps)           10354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell72         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1203\/q                                    macrocell72     1250   1250  980286  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     3128   4378  980286  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350   7728  980286  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   2627  10354  983586  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1203\/q
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 983588p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10352
-------------------------------------   ----- 
End-of-path arrival time (ps)           10352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell72         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1203\/q                                    macrocell72     1250   1250  980286  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     3128   4378  980286  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350   7728  980286  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   2625  10352  983588  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_r_timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \us_r_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 983602p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12888
-------------------------------------   ----- 
End-of-path arrival time (ps)           12888
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                  timercell      1000   1000  970792  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/main_0  macrocell124  11888  12888  983602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/clock_0                macrocell124        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 983698p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15802
-------------------------------------   ----- 
End-of-path arrival time (ps)           15802
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  977153  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  977153  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  977153  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:status_2\/main_0            macrocell11     6158   9548  983698  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:status_2\/q                 macrocell11     3350  12898  983698  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2904  15802  983698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell3        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \us_l_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 984001p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Recovery time                                                    0
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15999
-------------------------------------   ----- 
End-of-path arrival time (ps)           15999
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell       1000   1000  970792  RISE       1
\us_l_timer:TimerUDB:rstSts:stsreg\/reset  statusicell12  14999  15999  984001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell12       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:bQuadDec:state_1\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 984075p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12415
-------------------------------------   ----- 
End-of-path arrival time (ps)           12415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q               macrocell61   1250   1250  978790  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/main_0  macrocell63  11165  12415  984075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_b_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \us_b_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 984573p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14927
-------------------------------------   ----- 
End-of-path arrival time (ps)           14927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  983466  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  983466  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  983466  RISE       1
\us_b_timer:TimerUDB:status_tc\/main_1         macrocell31      5747   9247  984573  RISE       1
\us_b_timer:TimerUDB:status_tc\/q              macrocell31      3350  12597  984573  RISE       1
\us_b_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell9     2330  14927  984573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell9        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 984686p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14814
-------------------------------------   ----- 
End-of-path arrival time (ps)           14814
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  984686  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  984686  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  984686  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:status_0\/main_0             macrocell3      2294   5924  984686  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350   9274  984686  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    5540  14814  984686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell1        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_r_timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \us_r_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 984996p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11494
-------------------------------------   ----- 
End-of-path arrival time (ps)           11494
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell      1000   1000  970792  RISE       1
\us_r_timer:TimerUDB:timer_enable\/main_0  macrocell125  10494  11494  984996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_r_timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \us_r_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 984996p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11494
-------------------------------------   ----- 
End-of-path arrival time (ps)           11494
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell      1000   1000  970792  RISE       1
\us_r_timer:TimerUDB:trig_disable\/main_0  macrocell126  10494  11494  984996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:trig_disable\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 985102p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11768
-------------------------------------   ----- 
End-of-path arrival time (ps)           11768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q           macrocell125     1250   1250  985102  RISE       1
\us_r_timer:TimerUDB:capt_fifo_load\/main_2    macrocell34      4542   5792  985102  RISE       1
\us_r_timer:TimerUDB:capt_fifo_load\/q         macrocell34      3350   9142  985102  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell19   2627  11768  985102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell19      0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 985104p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11766
-------------------------------------   ----- 
End-of-path arrival time (ps)           11766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q           macrocell125     1250   1250  985102  RISE       1
\us_r_timer:TimerUDB:capt_fifo_load\/main_2    macrocell34      4542   5792  985102  RISE       1
\us_r_timer:TimerUDB:capt_fifo_load\/q         macrocell34      3350   9142  985102  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell18   2625  11766  985104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : MODIN12_0/main_0
Capture Clock  : MODIN12_0/clock_0
Path slack     : 985113p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11377
-------------------------------------   ----- 
End-of-path arrival time (ps)           11377
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp  timercell      1000   1000  970792  RISE       1
MODIN12_0/main_0            macrocell123  10377  11377  985113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 985301p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11569
-------------------------------------   ----- 
End-of-path arrival time (ps)           11569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q           macrocell111     1250   1250  984415  RISE       1
\us_b_timer:TimerUDB:capt_fifo_load\/main_2    macrocell30      3888   5138  985301  RISE       1
\us_b_timer:TimerUDB:capt_fifo_load\/q         macrocell30      3350   8488  985301  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell14   3080  11569  985301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 985302p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11568
-------------------------------------   ----- 
End-of-path arrival time (ps)           11568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q           macrocell111     1250   1250  984415  RISE       1
\us_b_timer:TimerUDB:capt_fifo_load\/main_2    macrocell30      3888   5138  985301  RISE       1
\us_b_timer:TimerUDB:capt_fifo_load\/q         macrocell30      3350   8488  985301  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell15   3080  11568  985302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell15      0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:state_1\/main_1
Capture Clock  : \motor_l_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 985475p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11015
-------------------------------------   ----- 
End-of-path arrival time (ps)           11015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q   macrocell59   1250   1250  984144  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/main_1  macrocell63   9765  11015  985475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_1\/q
Path End       : \motor_l_quaddec:Net_1260\/main_2
Capture Clock  : \motor_l_quaddec:Net_1260\/clock_0
Path slack     : 985498p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10992
-------------------------------------   ----- 
End-of-path arrival time (ps)           10992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_1\/q  macrocell63   1250   1250  979237  RISE       1
\motor_l_quaddec:Net_1260\/main_2     macrocell61   9742  10992  985498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:Net_1251\/main_4
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 985515p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10975
-------------------------------------   ----- 
End-of-path arrival time (ps)           10975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q  macrocell62   1250   1250  981077  RISE       1
\motor_l_quaddec:Net_1251\/main_4   macrocell51   9725  10975  985515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:Net_1203\/main_2
Capture Clock  : \motor_l_quaddec:Net_1203\/clock_0
Path slack     : 985515p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10975
-------------------------------------   ----- 
End-of-path arrival time (ps)           10975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q  macrocell62   1250   1250  981077  RISE       1
\motor_l_quaddec:Net_1203\/main_2   macrocell58   9725  10975  985515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_r_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \us_r_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 985545p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13955
-------------------------------------   ----- 
End-of-path arrival time (ps)           13955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell18    760    760  984219  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell19      0    760  984219  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell19   2740   3500  984219  RISE       1
\us_r_timer:TimerUDB:status_tc\/main_1         macrocell35      2927   6427  985545  RISE       1
\us_r_timer:TimerUDB:status_tc\/q              macrocell35      3350   9777  985545  RISE       1
\us_r_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell11    4179  13955  985545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell11       0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 985652p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11218
-------------------------------------   ----- 
End-of-path arrival time (ps)           11218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q           macrocell118     1250   1250  985570  RISE       1
\us_f_timer:TimerUDB:capt_fifo_load\/main_2    macrocell32      3814   5064  985652  RISE       1
\us_f_timer:TimerUDB:capt_fifo_load\/q         macrocell32      3350   8414  985652  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell17   2805  11218  985652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell17      0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 985668p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11202
-------------------------------------   ----- 
End-of-path arrival time (ps)           11202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q           macrocell118     1250   1250  985570  RISE       1
\us_f_timer:TimerUDB:capt_fifo_load\/main_2    macrocell32      3814   5064  985652  RISE       1
\us_f_timer:TimerUDB:capt_fifo_load\/q         macrocell32      3350   8414  985652  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell16   2788  11202  985668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:bQuadDec:error\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:error\/clock_0
Path slack     : 985685p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10805
-------------------------------------   ----- 
End-of-path arrival time (ps)           10805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q             macrocell61   1250   1250  978790  RISE       1
\motor_l_quaddec:bQuadDec:error\/main_0  macrocell62   9555  10805  985685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:bQuadDec:state_0\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 985685p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10805
-------------------------------------   ----- 
End-of-path arrival time (ps)           10805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q               macrocell61   1250   1250  978790  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/main_0  macrocell64   9555  10805  985685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:error\/main_2
Capture Clock  : \motor_l_quaddec:bQuadDec:error\/clock_0
Path slack     : 985897p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10593
-------------------------------------   ----- 
End-of-path arrival time (ps)           10593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_filt\/q  macrocell60   1250   1250  980381  RISE       1
\motor_l_quaddec:bQuadDec:error\/main_2   macrocell62   9343  10593  985897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:state_0\/main_2
Capture Clock  : \motor_l_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 985897p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10593
-------------------------------------   ----- 
End-of-path arrival time (ps)           10593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_filt\/q   macrocell60   1250   1250  980381  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/main_2  macrocell64   9343  10593  985897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_b_timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \us_b_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 985907p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Recovery time                                                    0
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14093
-------------------------------------   ----- 
End-of-path arrival time (ps)           14093
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell      1000   1000  970792  RISE       1
\us_b_timer:TimerUDB:rstSts:stsreg\/reset  statusicell9  13093  14093  985907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell9        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:state_1\/main_2
Capture Clock  : \motor_l_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 985939p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10551
-------------------------------------   ----- 
End-of-path arrival time (ps)           10551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_filt\/q   macrocell60   1250   1250  980381  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/main_2  macrocell63   9301  10551  985939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_l_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \us_l_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 986064p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13436
-------------------------------------   ----- 
End-of-path arrival time (ps)           13436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell20    760    760  984348  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell21      0    760  984348  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell21   2740   3500  984348  RISE       1
\us_l_timer:TimerUDB:status_tc\/main_1         macrocell37      3675   7175  986064  RISE       1
\us_l_timer:TimerUDB:status_tc\/q              macrocell37      3350  10525  986064  RISE       1
\us_l_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell12    2911  13436  986064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell12       0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_f_timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \us_f_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 986237p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Recovery time                                                    0
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13763
-------------------------------------   ----- 
End-of-path arrival time (ps)           13763
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell       1000   1000  970792  RISE       1
\us_f_timer:TimerUDB:rstSts:stsreg\/reset  statusicell10  12763  13763  986237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell10       0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:Net_1251\/main_1
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 986366p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10124
-------------------------------------   ----- 
End-of-path arrival time (ps)           10124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q       macrocell61   1250   1250  978790  RISE       1
\motor_l_quaddec:Net_1251\/main_1  macrocell51   8874  10124  986366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_1\/q
Path End       : \motor_l_quaddec:Net_1251\/main_5
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 986553p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9937
-------------------------------------   ---- 
End-of-path arrival time (ps)           9937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_1\/q  macrocell63   1250   1250  979237  RISE       1
\motor_l_quaddec:Net_1251\/main_5     macrocell51   8687   9937  986553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_1\/q
Path End       : \motor_l_quaddec:Net_1203\/main_3
Capture Clock  : \motor_l_quaddec:Net_1203\/clock_0
Path slack     : 986553p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9937
-------------------------------------   ---- 
End-of-path arrival time (ps)           9937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_1\/q  macrocell63   1250   1250  979237  RISE       1
\motor_l_quaddec:Net_1203\/main_3     macrocell58   8687   9937  986553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 986722p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12778
-------------------------------------   ----- 
End-of-path arrival time (ps)           12778
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  986722  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  986722  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  986722  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:status_0\/main_0             macrocell10     2890   6520  986722  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:status_0\/q                  macrocell10     3350   9870  986722  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    2908  12778  986722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell3        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:error\/main_1
Capture Clock  : \motor_r_quaddec:bQuadDec:error\/clock_0
Path slack     : 986738p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9752
-------------------------------------   ---- 
End-of-path arrival time (ps)           9752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_filt\/q  macrocell73   1250   1250  983292  RISE       1
\motor_r_quaddec:bQuadDec:error\/main_1   macrocell76   8502   9752  986738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:state_0\/main_1
Capture Clock  : \motor_r_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 986738p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9752
-------------------------------------   ---- 
End-of-path arrival time (ps)           9752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_filt\/q   macrocell73   1250   1250  983292  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/main_1  macrocell78   8502   9752  986738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 986766p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7174
-------------------------------------   ---- 
End-of-path arrival time (ps)           7174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  983466  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  983466  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  983466  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell14   3674   7174  986766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 986835p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12665
-------------------------------------   ----- 
End-of-path arrival time (ps)           12665
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:status_3\/main_0            macrocell5      3504   7004  986835  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  10354  986835  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2312  12665  986835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell1        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 986841p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7099
-------------------------------------   ---- 
End-of-path arrival time (ps)           7099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q             macrocell132     1250   1250  982504  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell21   5849   7099  986841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell21      0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 986861p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7079
-------------------------------------   ---- 
End-of-path arrival time (ps)           7079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q             macrocell132     1250   1250  982504  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell20   5829   7079  986861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:bQuadDec:error\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:error\/clock_0
Path slack     : 987023p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9467
-------------------------------------   ---- 
End-of-path arrival time (ps)           9467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q             macrocell75   1250   1250  980178  RISE       1
\motor_r_quaddec:bQuadDec:error\/main_0  macrocell76   8217   9467  987023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:bQuadDec:state_0\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 987023p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9467
-------------------------------------   ---- 
End-of-path arrival time (ps)           9467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q               macrocell75   1250   1250  980178  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/main_0  macrocell78   8217   9467  987023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:Net_1260\/main_1
Capture Clock  : \motor_r_quaddec:Net_1260\/clock_0
Path slack     : 987034p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9456
-------------------------------------   ---- 
End-of-path arrival time (ps)           9456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q  macrocell76   1250   1250  980818  RISE       1
\motor_r_quaddec:Net_1260\/main_1   macrocell75   8206   9456  987034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:bQuadDec:state_1\/main_3
Capture Clock  : \motor_r_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 987034p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9456
-------------------------------------   ---- 
End-of-path arrival time (ps)           9456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q         macrocell76   1250   1250  980818  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/main_3  macrocell77   8206   9456  987034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_r_timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \us_r_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 987110p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Recovery time                                                    0
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12890
-------------------------------------   ----- 
End-of-path arrival time (ps)           12890
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell       1000   1000  970792  RISE       1
\us_r_timer:TimerUDB:rstSts:stsreg\/reset  statusicell11  11890  12890  987110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell11       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:bQuadDec:Stsreg\/status_3
Capture Clock  : \motor_l_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 987119p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12381
-------------------------------------   ----- 
End-of-path arrival time (ps)           12381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q          macrocell62    1250   1250  981077  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/status_3  statusicell2  11131  12381  987119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_0\/q
Path End       : \motor_r_quaddec:Net_1260\/main_3
Capture Clock  : \motor_r_quaddec:Net_1260\/clock_0
Path slack     : 987185p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9305
-------------------------------------   ---- 
End-of-path arrival time (ps)           9305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_0\/q  macrocell78   1250   1250  980976  RISE       1
\motor_r_quaddec:Net_1260\/main_3     macrocell75   8055   9305  987185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_0\/q
Path End       : \motor_r_quaddec:bQuadDec:state_1\/main_5
Capture Clock  : \motor_r_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 987185p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9305
-------------------------------------   ---- 
End-of-path arrival time (ps)           9305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_0\/q       macrocell78   1250   1250  980976  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/main_5  macrocell77   8055   9305  987185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_0\/q
Path End       : \motor_l_quaddec:Net_1251\/main_6
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 987219p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9271
-------------------------------------   ---- 
End-of-path arrival time (ps)           9271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_0\/q  macrocell64   1250   1250  981271  RISE       1
\motor_l_quaddec:Net_1251\/main_6     macrocell51   8021   9271  987219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_0\/q
Path End       : \motor_l_quaddec:Net_1203\/main_4
Capture Clock  : \motor_l_quaddec:Net_1203\/clock_0
Path slack     : 987219p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9271
-------------------------------------   ---- 
End-of-path arrival time (ps)           9271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_0\/q  macrocell64   1250   1250  981271  RISE       1
\motor_l_quaddec:Net_1203\/main_4     macrocell58   8021   9271  987219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_f_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \us_f_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 987225p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12275
-------------------------------------   ----- 
End-of-path arrival time (ps)           12275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell16    760    760  984031  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell17      0    760  984031  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell17   2740   3500  984031  RISE       1
\us_f_timer:TimerUDB:status_tc\/main_1         macrocell33      3117   6617  987225  RISE       1
\us_f_timer:TimerUDB:status_tc\/q              macrocell33      3350   9967  987225  RISE       1
\us_f_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell10    2308  12275  987225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell10       0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_b_timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \us_b_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 987243p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9247
-------------------------------------   ---- 
End-of-path arrival time (ps)           9247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  983466  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  983466  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  983466  RISE       1
\us_b_timer:TimerUDB:timer_enable\/main_4      macrocell111     5747   9247  987243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_b_timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \us_b_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 987243p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9247
-------------------------------------   ---- 
End-of-path arrival time (ps)           9247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  983466  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  983466  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  983466  RISE       1
\us_b_timer:TimerUDB:trig_disable\/main_2      macrocell112     5747   9247  987243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:trig_disable\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987331p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6609
-------------------------------------   ---- 
End-of-path arrival time (ps)           6609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell16    760    760  984031  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell17      0    760  984031  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell17   2740   3500  984031  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell16   3109   6609  987331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:Net_1260\/main_1
Capture Clock  : \motor_l_quaddec:Net_1260\/clock_0
Path slack     : 987336p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9154
-------------------------------------   ---- 
End-of-path arrival time (ps)           9154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q  macrocell62   1250   1250  981077  RISE       1
\motor_l_quaddec:Net_1260\/main_1   macrocell61   7904   9154  987336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987337p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6603
-------------------------------------   ---- 
End-of-path arrival time (ps)           6603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  983466  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  983466  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  983466  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell15   3103   6603  987337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell15      0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987474p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6466
-------------------------------------   ---- 
End-of-path arrival time (ps)           6466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell16    760    760  984031  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell17      0    760  984031  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell17   2740   3500  984031  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell17   2966   6466  987474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell17      0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987516p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6424
-------------------------------------   ---- 
End-of-path arrival time (ps)           6424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell18    760    760  984219  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell19      0    760  984219  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell19   2740   3500  984219  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell19   2924   6424  987516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell19      0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987519p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6421
-------------------------------------   ---- 
End-of-path arrival time (ps)           6421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell18    760    760  984219  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell19      0    760  984219  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell19   2740   3500  984219  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell18   2921   6421  987519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_0\/q
Path End       : \motor_l_quaddec:Net_1260\/main_3
Capture Clock  : \motor_l_quaddec:Net_1260\/clock_0
Path slack     : 987531p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8959
-------------------------------------   ---- 
End-of-path arrival time (ps)           8959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_0\/q  macrocell64   1250   1250  981271  RISE       1
\motor_l_quaddec:Net_1260\/main_3     macrocell61   7709   8959  987531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_l_quaddec:Net_1251\/main_3
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 987540p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8950
-------------------------------------   ---- 
End-of-path arrival time (ps)           8950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_filt\/q  macrocell60   1250   1250  980381  RISE       1
\motor_l_quaddec:Net_1251\/main_3         macrocell51   7700   8950  987540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_l_quaddec:Net_1203\/main_1
Capture Clock  : \motor_l_quaddec:Net_1203\/clock_0
Path slack     : 987540p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8950
-------------------------------------   ---- 
End-of-path arrival time (ps)           8950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_filt\/q  macrocell60   1250   1250  980381  RISE       1
\motor_l_quaddec:Net_1203\/main_1         macrocell58   7700   8950  987540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:error\/main_1
Capture Clock  : \motor_l_quaddec:bQuadDec:error\/clock_0
Path slack     : 987544p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8946
-------------------------------------   ---- 
End-of-path arrival time (ps)           8946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q  macrocell59   1250   1250  984144  RISE       1
\motor_l_quaddec:bQuadDec:error\/main_1   macrocell62   7696   8946  987544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:state_0\/main_1
Capture Clock  : \motor_l_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 987544p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8946
-------------------------------------   ---- 
End-of-path arrival time (ps)           8946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q   macrocell59   1250   1250  984144  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/main_1  macrocell64   7696   8946  987544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:prevCompare\/q
Path End       : \motor_r_quaddec:bQuadDec:Stsreg\/status_0
Capture Clock  : \motor_r_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 987578p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11922
-------------------------------------   ----- 
End-of-path arrival time (ps)           11922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:prevCompare\/clock_0     macrocell69         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:prevCompare\/q  macrocell69    1250   1250  987578  RISE       1
\motor_r_quaddec:Net_530\/main_2                  macrocell14    5059   6309  987578  RISE       1
\motor_r_quaddec:Net_530\/q                       macrocell14    3350   9659  987578  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/status_0        statusicell4   2263  11922  987578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987583p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6357
-------------------------------------   ---- 
End-of-path arrival time (ps)           6357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q             macrocell125     1250   1250  985102  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell19   5107   6357  987583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell19      0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:prevCompare\/q
Path End       : \motor_r_quaddec:bQuadDec:Stsreg\/status_1
Capture Clock  : \motor_r_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 987602p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11898
-------------------------------------   ----- 
End-of-path arrival time (ps)           11898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:prevCompare\/clock_0     macrocell69         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:prevCompare\/q  macrocell69    1250   1250  987578  RISE       1
\motor_r_quaddec:Net_611\/main_2                  macrocell15    5059   6309  987602  RISE       1
\motor_r_quaddec:Net_611\/q                       macrocell15    3350   9659  987602  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/status_1        statusicell4   2240  11898  987602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987641p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6299
-------------------------------------   ---- 
End-of-path arrival time (ps)           6299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell20    760    760  984348  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell21      0    760  984348  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell21   2740   3500  984348  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell21   2799   6299  987641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell21      0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987648p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6292
-------------------------------------   ---- 
End-of-path arrival time (ps)           6292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell20    760    760  984348  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell21      0    760  984348  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell21   2740   3500  984348  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell20   2792   6292  987648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1251\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 987663p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6277
-------------------------------------   ---- 
End-of-path arrival time (ps)           6277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1251\/q                                    macrocell51     1250   1250  984363  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   5027   6277  987663  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 987664p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8826
-------------------------------------   ---- 
End-of-path arrival time (ps)           8826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  976795  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  976795  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  976795  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell67     5326   8826  987664  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell67         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Net_1275\/main_0
Capture Clock  : \motor_r_quaddec:Net_1275\/clock_0
Path slack     : 987664p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8826
-------------------------------------   ---- 
End-of-path arrival time (ps)           8826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  976795  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  976795  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  976795  RISE       1
\motor_r_quaddec:Net_1275\/main_0                             macrocell68     5326   8826  987664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1275\/clock_0                         macrocell68         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:error\/main_2
Capture Clock  : \motor_r_quaddec:bQuadDec:error\/clock_0
Path slack     : 987690p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8800
-------------------------------------   ---- 
End-of-path arrival time (ps)           8800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_filt\/q  macrocell74   1250   1250  985475  RISE       1
\motor_r_quaddec:bQuadDec:error\/main_2   macrocell76   7550   8800  987690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:state_0\/main_2
Capture Clock  : \motor_r_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 987690p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8800
-------------------------------------   ---- 
End-of-path arrival time (ps)           8800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_filt\/q   macrocell74   1250   1250  985475  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/main_2  macrocell78   7550   8800  987690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_1\/q
Path End       : \motor_r_quaddec:bQuadDec:error\/main_4
Capture Clock  : \motor_r_quaddec:bQuadDec:error\/clock_0
Path slack     : 987699p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8791
-------------------------------------   ---- 
End-of-path arrival time (ps)           8791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_1\/q     macrocell77   1250   1250  984469  RISE       1
\motor_r_quaddec:bQuadDec:error\/main_4  macrocell76   7541   8791  987699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_1\/q
Path End       : \motor_r_quaddec:bQuadDec:state_0\/main_4
Capture Clock  : \motor_r_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 987699p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8791
-------------------------------------   ---- 
End-of-path arrival time (ps)           8791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_1\/q       macrocell77   1250   1250  984469  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/main_4  macrocell78   7541   8791  987699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987712p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6228
-------------------------------------   ---- 
End-of-path arrival time (ps)           6228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q             macrocell111     1250   1250  984415  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell15   4978   6228  987712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell15      0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987715p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6225
-------------------------------------   ---- 
End-of-path arrival time (ps)           6225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q             macrocell111     1250   1250  984415  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell14   4975   6225  987715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:Net_1251\/main_4
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 987883p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8607
-------------------------------------   ---- 
End-of-path arrival time (ps)           8607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q  macrocell76   1250   1250  980818  RISE       1
\motor_r_quaddec:Net_1251\/main_4   macrocell65   7357   8607  987883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:Net_1203\/main_2
Capture Clock  : \motor_r_quaddec:Net_1203\/clock_0
Path slack     : 987883p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8607
-------------------------------------   ---- 
End-of-path arrival time (ps)           8607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q  macrocell76   1250   1250  980818  RISE       1
\motor_r_quaddec:Net_1203\/main_2   macrocell72   7357   8607  987883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 988018p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8472
-------------------------------------   ---- 
End-of-path arrival time (ps)           8472
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  977153  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  977153  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  977153  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell66     5082   8472  988018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:overflow_reg_i\/clock_0  macrocell66         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_r_quaddec:Net_1275\/main_1
Capture Clock  : \motor_r_quaddec:Net_1275\/clock_0
Path slack     : 988018p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8472
-------------------------------------   ---- 
End-of-path arrival time (ps)           8472
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  977153  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  977153  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  977153  RISE       1
\motor_r_quaddec:Net_1275\/main_1                             macrocell68     5082   8472  988018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1275\/clock_0                         macrocell68         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_0\/q
Path End       : \motor_l_quaddec:bQuadDec:state_1\/main_5
Capture Clock  : \motor_l_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 988030p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8460
-------------------------------------   ---- 
End-of-path arrival time (ps)           8460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_0\/q       macrocell64   1250   1250  981271  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/main_5  macrocell63   7210   8460  988030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_0\/q
Path End       : \motor_r_quaddec:Net_1251\/main_6
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 988222p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8268
-------------------------------------   ---- 
End-of-path arrival time (ps)           8268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_0\/q  macrocell78   1250   1250  980976  RISE       1
\motor_r_quaddec:Net_1251\/main_6     macrocell65   7018   8268  988222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_0\/q
Path End       : \motor_r_quaddec:Net_1203\/main_4
Capture Clock  : \motor_r_quaddec:Net_1203\/clock_0
Path slack     : 988222p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8268
-------------------------------------   ---- 
End-of-path arrival time (ps)           8268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_0\/q  macrocell78   1250   1250  980976  RISE       1
\motor_r_quaddec:Net_1203\/main_4     macrocell72   7018   8268  988222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:bQuadDec:state_1\/main_3
Capture Clock  : \motor_l_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 988247p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8243
-------------------------------------   ---- 
End-of-path arrival time (ps)           8243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q         macrocell62   1250   1250  981077  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/main_3  macrocell63   6993   8243  988247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1251\/q
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 988285p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5655
-------------------------------------   ---- 
End-of-path arrival time (ps)           5655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1251\/q                                    macrocell65     1250   1250  984025  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   4405   5655  988285  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 988295p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8195
-------------------------------------   ---- 
End-of-path arrival time (ps)           8195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q           macrocell132   1250   1250  982504  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/main_5  macrocell130   6945   8195  988295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 988298p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8192
-------------------------------------   ---- 
End-of-path arrival time (ps)           8192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q           macrocell132   1250   1250  982504  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/main_5  macrocell129   6942   8192  988298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_1\/q
Path End       : \motor_l_quaddec:bQuadDec:error\/main_4
Capture Clock  : \motor_l_quaddec:bQuadDec:error\/clock_0
Path slack     : 988384p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8106
-------------------------------------   ---- 
End-of-path arrival time (ps)           8106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_1\/q     macrocell63   1250   1250  979237  RISE       1
\motor_l_quaddec:bQuadDec:error\/main_4  macrocell62   6856   8106  988384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_1\/q
Path End       : \motor_l_quaddec:bQuadDec:state_0\/main_4
Capture Clock  : \motor_l_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 988384p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8106
-------------------------------------   ---- 
End-of-path arrival time (ps)           8106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_1\/q       macrocell63   1250   1250  979237  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/main_4  macrocell64   6856   8106  988384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \us_l_timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \us_l_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 988471p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8019
-------------------------------------   ---- 
End-of-path arrival time (ps)           8019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell9   1210   1210  988471  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/main_2                macrocell131   6809   8019  988471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/clock_0                macrocell131        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1251\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 988631p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5309
-------------------------------------   ---- 
End-of-path arrival time (ps)           5309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1251\/q                                    macrocell51     1250   1250  984363  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   4059   5309  988631  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1251\/q
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 988691p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5249
-------------------------------------   ---- 
End-of-path arrival time (ps)           5249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1251\/q                                    macrocell65     1250   1250  984025  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4   3999   5249  988691  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:bQuadDec:Stsreg\/status_2
Capture Clock  : \motor_l_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 988815p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10685
-------------------------------------   ----- 
End-of-path arrival time (ps)           10685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q                macrocell61    1250   1250  978790  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/status_2  statusicell2   9435  10685  988815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:Net_1251\/main_1
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 988839p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7651
-------------------------------------   ---- 
End-of-path arrival time (ps)           7651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q       macrocell75   1250   1250  980178  RISE       1
\motor_r_quaddec:Net_1251\/main_1  macrocell65   6401   7651  988839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 988870p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5070
-------------------------------------   ---- 
End-of-path arrival time (ps)           5070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q             macrocell118     1250   1250  985570  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell16   3820   5070  988870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_r_quaddec:Net_1251\/main_2
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 988899p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7591
-------------------------------------   ---- 
End-of-path arrival time (ps)           7591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_filt\/q  macrocell73   1250   1250  983292  RISE       1
\motor_r_quaddec:Net_1251\/main_2         macrocell65   6341   7591  988899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_r_quaddec:Net_1203\/main_0
Capture Clock  : \motor_r_quaddec:Net_1203\/clock_0
Path slack     : 988899p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7591
-------------------------------------   ---- 
End-of-path arrival time (ps)           7591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_filt\/q  macrocell73   1250   1250  983292  RISE       1
\motor_r_quaddec:Net_1203\/main_0         macrocell72   6341   7591  988899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:state_1\/main_1
Capture Clock  : \motor_r_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 988967p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7523
-------------------------------------   ---- 
End-of-path arrival time (ps)           7523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_filt\/q   macrocell73   1250   1250  983292  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/main_1  macrocell77   6273   7523  988967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 988981p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q             macrocell125     1250   1250  985102  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell18   3709   4959  988981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \us_l_timer:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 989028p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7462
-------------------------------------   ---- 
End-of-path arrival time (ps)           7462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell9   1210   1210  988471  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/main_2             macrocell130   6252   7462  989028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 989055p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7435
-------------------------------------   ---- 
End-of-path arrival time (ps)           7435
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  986722  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  986722  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  986722  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:prevCompare\/main_0          macrocell69     3805   7435  989055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:prevCompare\/clock_0     macrocell69         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 989085p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7405
-------------------------------------   ---- 
End-of-path arrival time (ps)           7405
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell53     3905   7405  989085  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell53         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_0/q
Path End       : MODIN6_0/main_5
Capture Clock  : MODIN6_0/clock_0
Path slack     : 989103p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7387
-------------------------------------   ---- 
End-of-path arrival time (ps)           7387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN6_0/q       macrocell109   1250   1250  989103  RISE       1
MODIN6_0/main_5  macrocell109   6137   7387  989103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_0/q
Path End       : MODIN6_1/main_5
Capture Clock  : MODIN6_1/clock_0
Path slack     : 989123p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7367
-------------------------------------   ---- 
End-of-path arrival time (ps)           7367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN6_0/q       macrocell109   1250   1250  989103  RISE       1
MODIN6_1/main_5  macrocell108   6117   7367  989123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 989133p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4807
-------------------------------------   ---- 
End-of-path arrival time (ps)           4807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q             macrocell118     1250   1250  985570  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell17   3557   4807  989133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell17      0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:prevCompare\/q
Path End       : \motor_l_quaddec:bQuadDec:Stsreg\/status_0
Capture Clock  : \motor_l_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 989164p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10336
-------------------------------------   ----- 
End-of-path arrival time (ps)           10336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:prevCompare\/clock_0     macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:prevCompare\/q  macrocell55    1250   1250  986740  RISE       1
\motor_l_quaddec:Net_530\/main_2                  macrocell7     3412   4662  989164  RISE       1
\motor_l_quaddec:Net_530\/q                       macrocell7     3350   8012  989164  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/status_0        statusicell2   2323  10336  989164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:prevCompare\/q
Path End       : \motor_l_quaddec:bQuadDec:Stsreg\/status_1
Capture Clock  : \motor_l_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 989167p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10333
-------------------------------------   ----- 
End-of-path arrival time (ps)           10333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:prevCompare\/clock_0     macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:prevCompare\/q  macrocell55    1250   1250  986740  RISE       1
\motor_l_quaddec:Net_611\/main_2                  macrocell8     3412   4662  989167  RISE       1
\motor_l_quaddec:Net_611\/q                       macrocell8     3350   8012  989167  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/status_1        statusicell2   2321  10333  989167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:Net_1251\/main_2
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 989206p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7284
-------------------------------------   ---- 
End-of-path arrival time (ps)           7284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q  macrocell59   1250   1250  984144  RISE       1
\motor_l_quaddec:Net_1251\/main_2         macrocell51   6034   7284  989206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:Net_1203\/main_0
Capture Clock  : \motor_l_quaddec:Net_1203\/clock_0
Path slack     : 989206p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7284
-------------------------------------   ---- 
End-of-path arrival time (ps)           7284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q  macrocell59   1250   1250  984144  RISE       1
\motor_l_quaddec:Net_1203\/main_0         macrocell58   6034   7284  989206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_l_timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \us_l_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 989315p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7175
-------------------------------------   ---- 
End-of-path arrival time (ps)           7175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell20    760    760  984348  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell21      0    760  984348  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell21   2740   3500  984348  RISE       1
\us_l_timer:TimerUDB:timer_enable\/main_5      macrocell132     3675   7175  989315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_l_timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \us_l_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 989315p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7175
-------------------------------------   ---- 
End-of-path arrival time (ps)           7175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell20    760    760  984348  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell21      0    760  984348  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell21   2740   3500  984348  RISE       1
\us_l_timer:TimerUDB:trig_disable\/main_3      macrocell133     3675   7175  989315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:trig_disable\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_delayed_0\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 989408p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7082
-------------------------------------   ---- 
End-of-path arrival time (ps)           7082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_0\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_delayed_0\/q       macrocell42   1250   1250  989408  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_1\/main_0  macrocell43   5832   7082  989408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_1\/clock_0        macrocell43         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_delayed_0\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 989408p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7082
-------------------------------------   ---- 
End-of-path arrival time (ps)           7082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_0\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_delayed_0\/q  macrocell42   1250   1250  989408  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/main_0  macrocell60   5832   7082  989408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_l_quaddec:Net_1275\/main_0
Capture Clock  : \motor_l_quaddec:Net_1275\/clock_0
Path slack     : 989486p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7004
-------------------------------------   ---- 
End-of-path arrival time (ps)           7004
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  976101  RISE       1
\motor_l_quaddec:Net_1275\/main_0                             macrocell54     3504   7004  989486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1275\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_1\/q
Path End       : \motor_r_quaddec:Net_1251\/main_5
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 989518p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6972
-------------------------------------   ---- 
End-of-path arrival time (ps)           6972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_1\/q  macrocell77   1250   1250  984469  RISE       1
\motor_r_quaddec:Net_1251\/main_5     macrocell65   5722   6972  989518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_1\/q
Path End       : \motor_r_quaddec:Net_1203\/main_3
Capture Clock  : \motor_r_quaddec:Net_1203\/clock_0
Path slack     : 989518p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6972
-------------------------------------   ---- 
End-of-path arrival time (ps)           6972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_1\/q  macrocell77   1250   1250  984469  RISE       1
\motor_r_quaddec:Net_1203\/main_3     macrocell72   5722   6972  989518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \us_l_timer:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 989806p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6684
-------------------------------------   ---- 
End-of-path arrival time (ps)           6684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell9   1210   1210  989806  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/main_3             macrocell129   5474   6684  989806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \us_l_timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \us_l_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 989809p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6681
-------------------------------------   ---- 
End-of-path arrival time (ps)           6681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell9   1210   1210  989806  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/main_3                macrocell131   5471   6681  989809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/clock_0                macrocell131        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 989869p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6621
-------------------------------------   ---- 
End-of-path arrival time (ps)           6621
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  977409  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  977409  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  977409  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell52     3231   6621  989869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:overflow_reg_i\/clock_0  macrocell52         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \us_l_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 989872p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6618
-------------------------------------   ---- 
End-of-path arrival time (ps)           6618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q        macrocell132   1250   1250  982504  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/main_5  macrocell131   5368   6618  989872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/clock_0                macrocell131        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_f_timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \us_f_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 989873p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6617
-------------------------------------   ---- 
End-of-path arrival time (ps)           6617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell16    760    760  984031  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell17      0    760  984031  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell17   2740   3500  984031  RISE       1
\us_f_timer:TimerUDB:timer_enable\/main_5      macrocell118     3117   6617  989873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_f_timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \us_f_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 989873p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6617
-------------------------------------   ---- 
End-of-path arrival time (ps)           6617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell16    760    760  984031  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell17      0    760  984031  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell17   2740   3500  984031  RISE       1
\us_f_timer:TimerUDB:trig_disable\/main_3      macrocell119     3117   6617  989873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:trig_disable\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \us_f_timer:TimerUDB:capt_int_temp\/main_6
Capture Clock  : \us_f_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 989950p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6540
-------------------------------------   ---- 
End-of-path arrival time (ps)           6540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell7   1210   1210  989950  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/main_6                macrocell117   5330   6540  989950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/clock_0                macrocell117        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN9_1/main_6
Capture Clock  : MODIN9_1/clock_0
Path slack     : 989970p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6520
-------------------------------------   ---- 
End-of-path arrival time (ps)           6520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell7   1210   1210  989950  RISE       1
MODIN9_1/main_6                                           macrocell115   5310   6520  989970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_0/q
Path End       : \us_b_timer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \us_b_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 989993p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6497
-------------------------------------   ---- 
End-of-path arrival time (ps)           6497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
MODIN6_0/q                                  macrocell109   1250   1250  989103  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/main_5  macrocell110   5247   6497  989993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/clock_0                macrocell110        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:bQuadDec:Stsreg\/status_2
Capture Clock  : \motor_r_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 990004p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9496
-------------------------------------   ---- 
End-of-path arrival time (ps)           9496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q                macrocell75    1250   1250  980178  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/status_2  statusicell4   8246   9496  990004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_r_timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \us_r_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 990063p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6427
-------------------------------------   ---- 
End-of-path arrival time (ps)           6427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell18    760    760  984219  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell19      0    760  984219  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell19   2740   3500  984219  RISE       1
\us_r_timer:TimerUDB:timer_enable\/main_5      macrocell125     2927   6427  990063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_r_timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \us_r_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 990063p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6427
-------------------------------------   ---- 
End-of-path arrival time (ps)           6427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell18    760    760  984219  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell19      0    760  984219  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell19   2740   3500  984219  RISE       1
\us_r_timer:TimerUDB:trig_disable\/main_3      macrocell126     2927   6427  990063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:trig_disable\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 990164p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9336
-------------------------------------   ---- 
End-of-path arrival time (ps)           9336
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  976795  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  976795  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  976795  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    5836   9336  990164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell3        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN12_1/q
Path End       : MODIN12_0/main_4
Capture Clock  : MODIN12_0/clock_0
Path slack     : 990355p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6135
-------------------------------------   ---- 
End-of-path arrival time (ps)           6135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1

Data path
pin name          model name    delay     AT   slack  edge  Fanout
----------------  ------------  -----  -----  ------  ----  ------
MODIN12_1/q       macrocell122   1250   1250  990355  RISE       1
MODIN12_0/main_4  macrocell123   4885   6135  990355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \us_l_timer:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 990363p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6127
-------------------------------------   ---- 
End-of-path arrival time (ps)           6127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell9   1210   1210  989806  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/main_3             macrocell130   4917   6127  990363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \us_l_timer:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 990418p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6072
-------------------------------------   ---- 
End-of-path arrival time (ps)           6072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell9   1210   1210  988471  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/main_2             macrocell129   4862   6072  990418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN6_0/main_7
Capture Clock  : MODIN6_0/clock_0
Path slack     : 990500p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5990
-------------------------------------   ---- 
End-of-path arrival time (ps)           5990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell6   1210   1210  990500  RISE       1
MODIN6_0/main_7                                           macrocell109   4780   5990  990500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN9_0/main_6
Capture Clock  : MODIN9_0/clock_0
Path slack     : 990525p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5965
-------------------------------------   ---- 
End-of-path arrival time (ps)           5965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell7   1210   1210  989950  RISE       1
MODIN9_0/main_6                                           macrocell116   4755   5965  990525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:int_capt_count_1\/q
Path End       : \us_l_timer:TimerUDB:int_capt_count_1\/main_6
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 990560p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5930
-------------------------------------   ---- 
End-of-path arrival time (ps)           5930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:int_capt_count_1\/q       macrocell129   1250   1250  990560  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/main_6  macrocell129   4680   5930  990560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 990566p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5924
-------------------------------------   ---- 
End-of-path arrival time (ps)           5924
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  984686  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  984686  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  984686  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:prevCompare\/main_0          macrocell55     2294   5924  990566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:prevCompare\/clock_0     macrocell55         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_1/main_4
Capture Clock  : MODIN9_1/clock_0
Path slack     : 990588p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5902
-------------------------------------   ---- 
End-of-path arrival time (ps)           5902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN9_1/q       macrocell115   1250   1250  990588  RISE       1
MODIN9_1/main_4  macrocell115   4652   5902  990588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN12_0/main_7
Capture Clock  : MODIN12_0/clock_0
Path slack     : 990599p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5891
-------------------------------------   ---- 
End-of-path arrival time (ps)           5891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell8        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell8   1210   1210  990599  RISE       1
MODIN12_0/main_7                                          macrocell123   4681   5891  990599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : MODIN12_1/main_3
Capture Clock  : MODIN12_1/clock_0
Path slack     : 990632p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5858
-------------------------------------   ---- 
End-of-path arrival time (ps)           5858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q  macrocell125   1250   1250  985102  RISE       1
MODIN12_1/main_3                      macrocell122   4608   5858  990632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : MODIN12_0/main_3
Capture Clock  : MODIN12_0/clock_0
Path slack     : 990698p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q  macrocell125   1250   1250  985102  RISE       1
MODIN12_0/main_3                      macrocell123   4542   5792  990698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_1/q
Path End       : MODIN6_1/main_4
Capture Clock  : MODIN6_1/clock_0
Path slack     : 990737p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN6_1/q       macrocell108   1250   1250  990737  RISE       1
MODIN6_1/main_4  macrocell108   4503   5753  990737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \us_f_timer:TimerUDB:capt_int_temp\/main_7
Capture Clock  : \us_f_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 990775p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5715
-------------------------------------   ---- 
End-of-path arrival time (ps)           5715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell7   1210   1210  990775  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/main_7                macrocell117   4505   5715  990775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/clock_0                macrocell117        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_l_quaddec:Net_1275\/main_1
Capture Clock  : \motor_l_quaddec:Net_1275\/clock_0
Path slack     : 990795p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  977409  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  977409  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  977409  RISE       1
\motor_l_quaddec:Net_1275\/main_1                             macrocell54     2305   5695  990795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1275\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN12_1/q
Path End       : \us_r_timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \us_r_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 990934p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5556
-------------------------------------   ---- 
End-of-path arrival time (ps)           5556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
MODIN12_1/q                                 macrocell122   1250   1250  990355  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/main_4  macrocell124   4306   5556  990934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/clock_0                macrocell124        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_r_quaddec:Net_1251\/main_3
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 991059p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_filt\/q  macrocell74   1250   1250  985475  RISE       1
\motor_r_quaddec:Net_1251\/main_3         macrocell65   4181   5431  991059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_r_quaddec:Net_1203\/main_1
Capture Clock  : \motor_r_quaddec:Net_1203\/clock_0
Path slack     : 991059p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_filt\/q  macrocell74   1250   1250  985475  RISE       1
\motor_r_quaddec:Net_1203\/main_1         macrocell72   4181   5431  991059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN6_1/main_7
Capture Clock  : MODIN6_1/clock_0
Path slack     : 991060p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5430
-------------------------------------   ---- 
End-of-path arrival time (ps)           5430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell6   1210   1210  990500  RISE       1
MODIN6_1/main_7                                           macrocell108   4220   5430  991060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:bQuadDec:Stsreg\/status_3
Capture Clock  : \motor_r_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 991085p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8415
-------------------------------------   ---- 
End-of-path arrival time (ps)           8415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q          macrocell76    1250   1250  980818  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/status_3  statusicell4   7165   8415  991085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : \us_r_timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \us_r_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 991109p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5381
-------------------------------------   ---- 
End-of-path arrival time (ps)           5381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q       macrocell125   1250   1250  985102  RISE       1
\us_r_timer:TimerUDB:timer_enable\/main_3  macrocell125   4131   5381  991109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : \us_r_timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \us_r_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 991109p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5381
-------------------------------------   ---- 
End-of-path arrival time (ps)           5381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q       macrocell125   1250   1250  985102  RISE       1
\us_r_timer:TimerUDB:trig_disable\/main_1  macrocell126   4131   5381  991109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:trig_disable\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:int_capt_count_1\/q
Path End       : \us_l_timer:TimerUDB:capt_int_temp\/main_6
Capture Clock  : \us_l_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991120p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5370
-------------------------------------   ---- 
End-of-path arrival time (ps)           5370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:int_capt_count_1\/q    macrocell129   1250   1250  990560  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/main_6  macrocell131   4120   5370  991120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/clock_0                macrocell131        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_0/main_4
Capture Clock  : MODIN9_0/clock_0
Path slack     : 991160p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5330
-------------------------------------   ---- 
End-of-path arrival time (ps)           5330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN9_1/q       macrocell115   1250   1250  990588  RISE       1
MODIN9_0/main_4  macrocell116   4080   5330  991160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \us_r_timer:TimerUDB:capt_int_temp\/main_7
Capture Clock  : \us_r_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991172p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5318
-------------------------------------   ---- 
End-of-path arrival time (ps)           5318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell8        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell8   1210   1210  990599  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/main_7                macrocell124   4108   5318  991172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/clock_0                macrocell124        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_1/q
Path End       : MODIN6_0/main_4
Capture Clock  : MODIN6_0/clock_0
Path slack     : 991289p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5201
-------------------------------------   ---- 
End-of-path arrival time (ps)           5201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN6_1/q       macrocell108   1250   1250  990737  RISE       1
MODIN6_0/main_4  macrocell109   3951   5201  991289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN9_1/main_7
Capture Clock  : MODIN9_1/clock_0
Path slack     : 991333p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell7   1210   1210  990775  RISE       1
MODIN9_1/main_7                                           macrocell115   3947   5157  991333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : MODIN6_1/main_2
Capture Clock  : MODIN6_1/clock_0
Path slack     : 991339p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5151
-------------------------------------   ---- 
End-of-path arrival time (ps)           5151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q  macrocell111   1250   1250  984415  RISE       1
MODIN6_1/main_2                       macrocell108   3901   5151  991339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : MODIN6_0/main_2
Capture Clock  : MODIN6_0/clock_0
Path slack     : 991352p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5138
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q  macrocell111   1250   1250  984415  RISE       1
MODIN6_0/main_2                       macrocell109   3888   5138  991352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_1/q
Path End       : \us_b_timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \us_b_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991358p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5132
-------------------------------------   ---- 
End-of-path arrival time (ps)           5132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
MODIN6_1/q                                  macrocell108   1250   1250  990737  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/main_4  macrocell110   3882   5132  991358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/clock_0                macrocell110        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : MODIN9_0/main_3
Capture Clock  : MODIN9_0/clock_0
Path slack     : 991426p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5064
-------------------------------------   ---- 
End-of-path arrival time (ps)           5064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q  macrocell118   1250   1250  985570  RISE       1
MODIN9_0/main_3                       macrocell116   3814   5064  991426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : \us_f_timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \us_f_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 991429p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5061
-------------------------------------   ---- 
End-of-path arrival time (ps)           5061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q       macrocell118   1250   1250  985570  RISE       1
\us_f_timer:TimerUDB:timer_enable\/main_3  macrocell118   3811   5061  991429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : \us_f_timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \us_f_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 991429p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5061
-------------------------------------   ---- 
End-of-path arrival time (ps)           5061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q       macrocell118   1250   1250  985570  RISE       1
\us_f_timer:TimerUDB:trig_disable\/main_1  macrocell119   3811   5061  991429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:trig_disable\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : \us_f_timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \us_f_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991435p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q        macrocell118   1250   1250  985570  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/main_3  macrocell117   3805   5055  991435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/clock_0                macrocell117        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_0\/q
Path End       : \motor_l_quaddec:bQuadDec:error\/main_5
Capture Clock  : \motor_l_quaddec:bQuadDec:error\/clock_0
Path slack     : 991455p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5035
-------------------------------------   ---- 
End-of-path arrival time (ps)           5035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_0\/q     macrocell64   1250   1250  981271  RISE       1
\motor_l_quaddec:bQuadDec:error\/main_5  macrocell62   3785   5035  991455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_0\/q
Path End       : \motor_l_quaddec:bQuadDec:state_0\/main_5
Capture Clock  : \motor_l_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 991455p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5035
-------------------------------------   ---- 
End-of-path arrival time (ps)           5035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_0\/q       macrocell64   1250   1250  981271  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/main_5  macrocell64   3785   5035  991455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : \us_r_timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \us_r_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991531p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q        macrocell125   1250   1250  985102  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/main_3  macrocell124   3709   4959  991531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/clock_0                macrocell124        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 991539p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7961
-------------------------------------   ---- 
End-of-path arrival time (ps)           7961
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  976101  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    4461   7961  991539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell1        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN12_0/q
Path End       : MODIN12_1/main_5
Capture Clock  : MODIN12_1/clock_0
Path slack     : 991543p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1

Data path
pin name          model name    delay     AT   slack  edge  Fanout
----------------  ------------  -----  -----  ------  ----  ------
MODIN12_0/q       macrocell123   1250   1250  991543  RISE       1
MODIN12_1/main_5  macrocell122   3697   4947  991543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:capture_last\/q
Path End       : \us_b_timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \us_b_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991550p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capture_last\/clock_0                 macrocell106        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:capture_last\/q        macrocell106   1250   1250  986402  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/main_1  macrocell110   3690   4940  991550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/clock_0                macrocell110        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN12_0/main_6
Capture Clock  : MODIN12_0/clock_0
Path slack     : 991568p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4922
-------------------------------------   ---- 
End-of-path arrival time (ps)           4922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell8        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell8   1210   1210  991568  RISE       1
MODIN12_0/main_6                                          macrocell123   3712   4922  991568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \us_r_timer:TimerUDB:capt_int_temp\/main_6
Capture Clock  : \us_r_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991584p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell8        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell8   1210   1210  991568  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/main_6                macrocell124   3696   4906  991584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/clock_0                macrocell124        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1203\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 991610p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4880
-------------------------------------   ---- 
End-of-path arrival time (ps)           4880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                                                  model name   delay     AT   slack  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1203\/q                              macrocell58   1250   1250  978552  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell57   3630   4880  991610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\/clock_0  macrocell57         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:capture_last\/q
Path End       : \us_r_timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \us_r_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991685p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capture_last\/clock_0                 macrocell120        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:capture_last\/q        macrocell120   1250   1250  986108  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/main_2  macrocell124   3555   4805  991685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/clock_0                macrocell124        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : MODIN9_1/main_3
Capture Clock  : MODIN9_1/clock_0
Path slack     : 991691p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4799
-------------------------------------   ---- 
End-of-path arrival time (ps)           4799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q  macrocell118   1250   1250  985570  RISE       1
MODIN9_1/main_3                       macrocell115   3549   4799  991691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:capture_last\/q
Path End       : MODIN12_0/main_2
Capture Clock  : MODIN12_0/clock_0
Path slack     : 991704p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4786
-------------------------------------   ---- 
End-of-path arrival time (ps)           4786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capture_last\/clock_0                 macrocell120        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:capture_last\/q  macrocell120   1250   1250  986108  RISE       1
MODIN12_0/main_2                      macrocell123   3536   4786  991704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN9_0/main_7
Capture Clock  : MODIN9_0/clock_0
Path slack     : 991721p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell7   1210   1210  990775  RISE       1
MODIN9_0/main_7                                           macrocell116   3559   4769  991721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:bQuadDec:error\/main_3
Capture Clock  : \motor_l_quaddec:bQuadDec:error\/clock_0
Path slack     : 991761p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q       macrocell62   1250   1250  981077  RISE       1
\motor_l_quaddec:bQuadDec:error\/main_3  macrocell62   3479   4729  991761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:bQuadDec:state_0\/main_3
Capture Clock  : \motor_l_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 991761p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q         macrocell62   1250   1250  981077  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/main_3  macrocell64   3479   4729  991761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_1\/q
Path End       : \motor_l_quaddec:bQuadDec:state_1\/main_4
Capture Clock  : \motor_l_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 991788p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4702
-------------------------------------   ---- 
End-of-path arrival time (ps)           4702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_1\/q       macrocell63   1250   1250  979237  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/main_4  macrocell63   3452   4702  991788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 991835p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_filt\/q       macrocell74   1250   1250  985475  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/main_3  macrocell74   3405   4655  991835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN6_1/main_6
Capture Clock  : MODIN6_1/clock_0
Path slack     : 991871p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell6   1210   1210  991871  RISE       1
MODIN6_1/main_6                                           macrocell108   3409   4619  991871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN6_0/main_6
Capture Clock  : MODIN6_0/clock_0
Path slack     : 991880p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4610
-------------------------------------   ---- 
End-of-path arrival time (ps)           4610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell6   1210   1210  991871  RISE       1
MODIN6_0/main_6                                           macrocell109   3400   4610  991880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:int_capt_count_1\/q
Path End       : \us_l_timer:TimerUDB:int_capt_count_0\/main_6
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 991963p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:int_capt_count_1\/q       macrocell129   1250   1250  990560  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/main_6  macrocell130   3277   4527  991963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \us_f_timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \us_f_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991985p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
MODIN9_1/q                                  macrocell115   1250   1250  990588  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/main_4  macrocell117   3255   4505  991985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/clock_0                macrocell117        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:state_1\/main_2
Capture Clock  : \motor_r_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 991998p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_filt\/q   macrocell74   1250   1250  985475  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/main_2  macrocell77   3242   4492  991998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:Net_1260\/main_0
Capture Clock  : \motor_r_quaddec:Net_1260\/clock_0
Path slack     : 992005p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q       macrocell75   1250   1250  980178  RISE       1
\motor_r_quaddec:Net_1260\/main_0  macrocell75   3235   4485  992005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:bQuadDec:state_1\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 992005p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q               macrocell75   1250   1250  980178  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/main_0  macrocell77   3235   4485  992005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_0\/q
Path End       : \motor_r_quaddec:bQuadDec:error\/main_5
Capture Clock  : \motor_r_quaddec:bQuadDec:error\/clock_0
Path slack     : 992080p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_0\/q     macrocell78   1250   1250  980976  RISE       1
\motor_r_quaddec:bQuadDec:error\/main_5  macrocell76   3160   4410  992080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_0\/q
Path End       : \motor_r_quaddec:bQuadDec:state_0\/main_5
Capture Clock  : \motor_r_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 992080p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_0\/q       macrocell78   1250   1250  980976  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/main_5  macrocell78   3160   4410  992080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:bQuadDec:error\/main_3
Capture Clock  : \motor_r_quaddec:bQuadDec:error\/clock_0
Path slack     : 992081p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4409
-------------------------------------   ---- 
End-of-path arrival time (ps)           4409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q       macrocell76   1250   1250  980818  RISE       1
\motor_r_quaddec:bQuadDec:error\/main_3  macrocell76   3159   4409  992081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:bQuadDec:state_0\/main_3
Capture Clock  : \motor_r_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 992081p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4409
-------------------------------------   ---- 
End-of-path arrival time (ps)           4409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q         macrocell76   1250   1250  980818  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/main_3  macrocell78   3159   4409  992081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1203\/q
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 992112p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4378
-------------------------------------   ---- 
End-of-path arrival time (ps)           4378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell72         0      0  RISE       1

Data path
pin name                                                  model name   delay     AT   slack  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1203\/q                              macrocell72   1250   1250  980286  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell71   3128   4378  992112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:count_stored_i\/clock_0  macrocell71         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:int_capt_count_0\/q
Path End       : \us_l_timer:TimerUDB:capt_int_temp\/main_7
Capture Clock  : \us_l_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992132p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:int_capt_count_0\/q    macrocell130   1250   1250  992132  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/main_7  macrocell131   3108   4358  992132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/clock_0                macrocell131        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:int_capt_count_0\/q
Path End       : \us_l_timer:TimerUDB:int_capt_count_1\/main_7
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992142p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:int_capt_count_0\/q       macrocell130   1250   1250  992132  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/main_7  macrocell129   3098   4348  992142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:Net_1260\/main_0
Capture Clock  : \motor_l_quaddec:Net_1260\/clock_0
Path slack     : 992175p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q       macrocell61   1250   1250  978790  RISE       1
\motor_l_quaddec:Net_1260\/main_0  macrocell61   3065   4315  992175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:capture_last\/q
Path End       : \us_l_timer:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992177p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4313
-------------------------------------   ---- 
End-of-path arrival time (ps)           4313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capture_last\/clock_0                 macrocell127        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:capture_last\/q           macrocell127   1250   1250  984813  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/main_4  macrocell129   3063   4313  992177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:capture_last\/q
Path End       : MODIN9_1/main_2
Capture Clock  : MODIN9_1/clock_0
Path slack     : 992181p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capture_last\/clock_0                 macrocell113        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:capture_last\/q  macrocell113   1250   1250  986407  RISE       1
MODIN9_1/main_2                       macrocell115   3059   4309  992181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:capture_last\/q
Path End       : \us_l_timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \us_l_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992181p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capture_last\/clock_0                 macrocell127        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:capture_last\/q        macrocell127   1250   1250  984813  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/main_4  macrocell131   3059   4309  992181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/clock_0                macrocell131        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:capture_last\/q
Path End       : MODIN9_0/main_2
Capture Clock  : MODIN9_0/clock_0
Path slack     : 992182p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capture_last\/clock_0                 macrocell113        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:capture_last\/q  macrocell113   1250   1250  986407  RISE       1
MODIN9_0/main_2                       macrocell116   3058   4308  992182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:capture_last\/q
Path End       : \us_f_timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \us_f_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992284p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4206
-------------------------------------   ---- 
End-of-path arrival time (ps)           4206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capture_last\/clock_0                 macrocell113        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:capture_last\/q        macrocell113   1250   1250  986407  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/main_2  macrocell117   2956   4206  992284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/clock_0                macrocell117        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:int_capt_count_0\/q
Path End       : \us_l_timer:TimerUDB:int_capt_count_0\/main_7
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992298p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:int_capt_count_0\/q       macrocell130   1250   1250  992132  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/main_7  macrocell130   2942   4192  992298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:capture_last\/q
Path End       : \us_l_timer:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992306p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capture_last\/clock_0                 macrocell127        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:capture_last\/q           macrocell127   1250   1250  984813  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/main_4  macrocell130   2934   4184  992306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN12_1/main_6
Capture Clock  : MODIN12_1/clock_0
Path slack     : 992310p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell8        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell8   1210   1210  991568  RISE       1
MODIN12_1/main_6                                          macrocell122   2970   4180  992310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \us_f_timer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \us_f_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992347p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
MODIN9_0/q                                  macrocell116   1250   1250  992347  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/main_5  macrocell117   2893   4143  992347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/clock_0                macrocell117        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_1/main_5
Capture Clock  : MODIN9_1/clock_0
Path slack     : 992348p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4142
-------------------------------------   ---- 
End-of-path arrival time (ps)           4142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN9_0/q       macrocell116   1250   1250  992347  RISE       1
MODIN9_1/main_5  macrocell115   2892   4142  992348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_0/main_5
Capture Clock  : MODIN9_0/clock_0
Path slack     : 992355p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN9_0/q       macrocell116   1250   1250  992347  RISE       1
MODIN9_0/main_5  macrocell116   2885   4135  992355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \us_r_timer:TimerUDB:run_mode\/main_1
Capture Clock  : \us_r_timer:TimerUDB:run_mode\/clock_0
Path slack     : 992384p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4106
-------------------------------------   ---- 
End-of-path arrival time (ps)           4106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell8        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8   1210   1210  992384  RISE       1
\us_r_timer:TimerUDB:run_mode\/main_1                     macrocell121   2896   4106  992384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:run_mode\/clock_0                     macrocell121        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \us_r_timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \us_r_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992384p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4106
-------------------------------------   ---- 
End-of-path arrival time (ps)           4106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell8        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8   1210   1210  992384  RISE       1
\us_r_timer:TimerUDB:timer_enable\/main_2                 macrocell125   2896   4106  992384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \us_f_timer:TimerUDB:run_mode\/main_1
Capture Clock  : \us_f_timer:TimerUDB:run_mode\/clock_0
Path slack     : 992384p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4106
-------------------------------------   ---- 
End-of-path arrival time (ps)           4106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210  992384  RISE       1
\us_f_timer:TimerUDB:run_mode\/main_1                     macrocell114   2896   4106  992384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:run_mode\/clock_0                     macrocell114        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \us_f_timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \us_f_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992384p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4106
-------------------------------------   ---- 
End-of-path arrival time (ps)           4106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210  992384  RISE       1
\us_f_timer:TimerUDB:timer_enable\/main_2                 macrocell118   2896   4106  992384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \us_l_timer:TimerUDB:run_mode\/main_1
Capture Clock  : \us_l_timer:TimerUDB:run_mode\/clock_0
Path slack     : 992393p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4097
-------------------------------------   ---- 
End-of-path arrival time (ps)           4097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9   1210   1210  992393  RISE       1
\us_l_timer:TimerUDB:run_mode\/main_1                     macrocell128   2887   4097  992393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:run_mode\/clock_0                     macrocell128        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \us_l_timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \us_l_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992393p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4097
-------------------------------------   ---- 
End-of-path arrival time (ps)           4097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9   1210   1210  992393  RISE       1
\us_l_timer:TimerUDB:timer_enable\/main_2                 macrocell132   2887   4097  992393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_delayed_0\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992436p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_0\/clock_0        macrocell48         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_delayed_0\/q  macrocell48   1250   1250  992436  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/main_0  macrocell74   2804   4054  992436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : \us_b_timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \us_b_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992437p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q        macrocell111   1250   1250  984415  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/main_2  macrocell110   2803   4053  992437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/clock_0                macrocell110        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992449p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q       macrocell59   1250   1250  984144  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/main_3  macrocell59   2791   4041  992449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN12_0/q
Path End       : \us_r_timer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \us_r_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992450p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
MODIN12_0/q                                 macrocell123   1250   1250  991543  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/main_5  macrocell124   2790   4040  992450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/clock_0                macrocell124        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_1\/q
Path End       : \motor_r_quaddec:Net_1260\/main_2
Capture Clock  : \motor_r_quaddec:Net_1260\/clock_0
Path slack     : 992451p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_1\/q  macrocell77   1250   1250  984469  RISE       1
\motor_r_quaddec:Net_1260\/main_2     macrocell75   2789   4039  992451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_1\/q
Path End       : \motor_r_quaddec:bQuadDec:state_1\/main_4
Capture Clock  : \motor_r_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 992451p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_1\/q       macrocell77   1250   1250  984469  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/main_4  macrocell77   2789   4039  992451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:capture_last\/q
Path End       : MODIN6_1/main_1
Capture Clock  : MODIN6_1/clock_0
Path slack     : 992451p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capture_last\/clock_0                 macrocell106        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:capture_last\/q  macrocell106   1250   1250  986402  RISE       1
MODIN6_1/main_1                       macrocell108   2789   4039  992451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:capture_last\/q
Path End       : MODIN6_0/main_1
Capture Clock  : MODIN6_0/clock_0
Path slack     : 992452p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capture_last\/clock_0                 macrocell106        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:capture_last\/q  macrocell106   1250   1250  986402  RISE       1
MODIN6_0/main_1                       macrocell109   2788   4038  992452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : \us_b_timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \us_b_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992456p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q       macrocell111   1250   1250  984415  RISE       1
\us_b_timer:TimerUDB:timer_enable\/main_2  macrocell111   2784   4034  992456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : \us_b_timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \us_b_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992456p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q       macrocell111   1250   1250  984415  RISE       1
\us_b_timer:TimerUDB:trig_disable\/main_0  macrocell112   2784   4034  992456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:trig_disable\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_delayed_0\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 992459p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_0\/clock_0        macrocell48         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_delayed_0\/q       macrocell48   1250   1250  992436  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_1\/main_0  macrocell49   2781   4031  992459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_1\/clock_0        macrocell49         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN12_0/q
Path End       : MODIN12_0/main_5
Capture Clock  : MODIN12_0/clock_0
Path slack     : 992459p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1

Data path
pin name          model name    delay     AT   slack  edge  Fanout
----------------  ------------  -----  -----  ------  ----  ------
MODIN12_0/q       macrocell123   1250   1250  991543  RISE       1
MODIN12_0/main_5  macrocell123   2781   4031  992459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \us_b_timer:TimerUDB:run_mode\/main_1
Capture Clock  : \us_b_timer:TimerUDB:run_mode\/clock_0
Path slack     : 992489p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4001
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   1210   1210  992489  RISE       1
\us_b_timer:TimerUDB:run_mode\/main_1                     macrocell107   2791   4001  992489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:run_mode\/clock_0                     macrocell107        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \us_b_timer:TimerUDB:timer_enable\/main_1
Capture Clock  : \us_b_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992501p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   1210   1210  992489  RISE       1
\us_b_timer:TimerUDB:timer_enable\/main_1                 macrocell111   2779   3989  992501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:capture_last\/q
Path End       : MODIN12_1/main_2
Capture Clock  : MODIN12_1/clock_0
Path slack     : 992610p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capture_last\/clock_0                 macrocell120        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:capture_last\/q  macrocell120   1250   1250  986108  RISE       1
MODIN12_1/main_2                      macrocell122   2630   3880  992610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN12_1/q
Path End       : MODIN12_1/main_4
Capture Clock  : MODIN12_1/clock_0
Path slack     : 992621p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1

Data path
pin name          model name    delay     AT   slack  edge  Fanout
----------------  ------------  -----  -----  ------  ----  ------
MODIN12_1/q       macrocell122   1250   1250  990355  RISE       1
MODIN12_1/main_4  macrocell122   2619   3869  992621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1251\/q
Path End       : \motor_l_quaddec:Net_1251\/main_0
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 992621p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1251\/q       macrocell51   1250   1250  984363  RISE       1
\motor_l_quaddec:Net_1251\/main_0  macrocell51   2619   3869  992621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \us_l_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992623p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q       macrocell132   1250   1250  982504  RISE       1
\us_l_timer:TimerUDB:timer_enable\/main_3  macrocell132   2617   3867  992623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \us_l_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992623p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q       macrocell132   1250   1250  982504  RISE       1
\us_l_timer:TimerUDB:trig_disable\/main_1  macrocell133   2617   3867  992623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:trig_disable\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_delayed_1\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992659p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_1\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_delayed_1\/q  macrocell46   1250   1250  992659  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/main_1  macrocell73   2581   3831  992659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_delayed_1\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 992660p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_1\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_delayed_1\/q       macrocell46   1250   1250  992659  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_2\/main_0  macrocell47   2580   3830  992660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_2\/clock_0        macrocell47         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1251\/q
Path End       : \motor_r_quaddec:Net_1251\/main_0
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 992713p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1251\/q       macrocell65   1250   1250  984025  RISE       1
\motor_r_quaddec:Net_1251\/main_0  macrocell65   2527   3777  992713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_delayed_1\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 992929p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_1\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_delayed_1\/q       macrocell40   1250   1250  992929  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_2\/main_0  macrocell41   2311   3561  992929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_2\/clock_0        macrocell41         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_delayed_1\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992929p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_1\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_delayed_1\/q  macrocell40   1250   1250  992929  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/main_1  macrocell59   2311   3561  992929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:run_mode\/q
Path End       : \us_f_timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \us_f_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992931p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:run_mode\/clock_0                     macrocell114        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:run_mode\/q           macrocell114   1250   1250  990284  RISE       1
\us_f_timer:TimerUDB:timer_enable\/main_4  macrocell118   2309   3559  992931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:run_mode\/q
Path End       : \us_f_timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \us_f_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992931p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:run_mode\/clock_0                     macrocell114        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:run_mode\/q           macrocell114   1250   1250  990284  RISE       1
\us_f_timer:TimerUDB:trig_disable\/main_2  macrocell119   2309   3559  992931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:trig_disable\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_delayed_2\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992936p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_2\/clock_0        macrocell47         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_delayed_2\/q  macrocell47   1250   1250  992936  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/main_2  macrocell73   2304   3554  992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_delayed_2\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992939p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_2\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_delayed_2\/q  macrocell41   1250   1250  992939  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/main_2  macrocell59   2301   3551  992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:trig_disable\/q
Path End       : \us_f_timer:TimerUDB:timer_enable\/main_6
Capture Clock  : \us_f_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:trig_disable\/clock_0                 macrocell119        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:trig_disable\/q       macrocell119   1250   1250  992940  RISE       1
\us_f_timer:TimerUDB:timer_enable\/main_6  macrocell118   2300   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:trig_disable\/q
Path End       : \us_f_timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \us_f_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:trig_disable\/clock_0                 macrocell119        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:trig_disable\/q       macrocell119   1250   1250  992940  RISE       1
\us_f_timer:TimerUDB:trig_disable\/main_4  macrocell119   2300   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:trig_disable\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_delayed_2\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_delayed_2\/q  macrocell44   1250   1250  992940  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/main_2  macrocell60   2300   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:trig_disable\/q
Path End       : \us_b_timer:TimerUDB:timer_enable\/main_6
Capture Clock  : \us_b_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992941p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:trig_disable\/clock_0                 macrocell112        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:trig_disable\/q       macrocell112   1250   1250  992941  RISE       1
\us_b_timer:TimerUDB:timer_enable\/main_6  macrocell111   2299   3549  992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:trig_disable\/q
Path End       : \us_b_timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \us_b_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992941p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:trig_disable\/clock_0                 macrocell112        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:trig_disable\/q       macrocell112   1250   1250  992941  RISE       1
\us_b_timer:TimerUDB:trig_disable\/main_4  macrocell112   2299   3549  992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:trig_disable\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:trig_disable\/q
Path End       : \us_l_timer:TimerUDB:timer_enable\/main_6
Capture Clock  : \us_l_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992941p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:trig_disable\/clock_0                 macrocell133        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:trig_disable\/q       macrocell133   1250   1250  992941  RISE       1
\us_l_timer:TimerUDB:timer_enable\/main_6  macrocell132   2299   3549  992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:trig_disable\/q
Path End       : \us_l_timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \us_l_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992941p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:trig_disable\/clock_0                 macrocell133        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:trig_disable\/q       macrocell133   1250   1250  992941  RISE       1
\us_l_timer:TimerUDB:trig_disable\/main_4  macrocell133   2299   3549  992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:trig_disable\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:run_mode\/q
Path End       : \us_b_timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \us_b_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992943p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:run_mode\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:run_mode\/q           macrocell107   1250   1250  990272  RISE       1
\us_b_timer:TimerUDB:timer_enable\/main_3  macrocell111   2297   3547  992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:run_mode\/q
Path End       : \us_b_timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \us_b_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992943p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:run_mode\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:run_mode\/q           macrocell107   1250   1250  990272  RISE       1
\us_b_timer:TimerUDB:trig_disable\/main_1  macrocell112   2297   3547  992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:trig_disable\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:run_mode\/q
Path End       : \us_r_timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \us_r_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992943p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:run_mode\/clock_0                     macrocell121        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:run_mode\/q           macrocell121   1250   1250  988424  RISE       1
\us_r_timer:TimerUDB:timer_enable\/main_4  macrocell125   2297   3547  992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:run_mode\/q
Path End       : \us_r_timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \us_r_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992943p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:run_mode\/clock_0                     macrocell121        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:run_mode\/q           macrocell121   1250   1250  988424  RISE       1
\us_r_timer:TimerUDB:trig_disable\/main_2  macrocell126   2297   3547  992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:trig_disable\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_delayed_2\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992943p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_2\/clock_0        macrocell50         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_delayed_2\/q  macrocell50   1250   1250  992943  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/main_2  macrocell74   2297   3547  992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:run_mode\/q
Path End       : \us_l_timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \us_l_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992943p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:run_mode\/clock_0                     macrocell128        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:run_mode\/q           macrocell128   1250   1250  989692  RISE       1
\us_l_timer:TimerUDB:timer_enable\/main_4  macrocell132   2297   3547  992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:run_mode\/q
Path End       : \us_l_timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \us_l_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992943p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:run_mode\/clock_0                     macrocell128        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:run_mode\/q           macrocell128   1250   1250  989692  RISE       1
\us_l_timer:TimerUDB:trig_disable\/main_2  macrocell133   2297   3547  992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:trig_disable\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:trig_disable\/q
Path End       : \us_r_timer:TimerUDB:timer_enable\/main_6
Capture Clock  : \us_r_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992943p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:trig_disable\/clock_0                 macrocell126        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:trig_disable\/q       macrocell126   1250   1250  992943  RISE       1
\us_r_timer:TimerUDB:timer_enable\/main_6  macrocell125   2297   3547  992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:trig_disable\/q
Path End       : \us_r_timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \us_r_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992943p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:trig_disable\/clock_0                 macrocell126        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:trig_disable\/q       macrocell126   1250   1250  992943  RISE       1
\us_r_timer:TimerUDB:trig_disable\/main_4  macrocell126   2297   3547  992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:trig_disable\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \us_b_timer:TimerUDB:capt_int_temp\/main_7
Capture Clock  : \us_b_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992943p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell6   1210   1210  990500  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/main_7                macrocell110   2337   3547  992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/clock_0                macrocell110        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_delayed_0\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 992950p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_0\/clock_0        macrocell39         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_delayed_0\/q       macrocell39   1250   1250  992950  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_1\/main_0  macrocell40   2290   3540  992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_1\/clock_0        macrocell40         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_delayed_0\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992950p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_0\/clock_0        macrocell39         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_delayed_0\/q  macrocell39   1250   1250  992950  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/main_0  macrocell59   2290   3540  992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992950p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_filt\/q       macrocell73   1250   1250  983292  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/main_3  macrocell73   2290   3540  992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_delayed_1\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992951p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_1\/clock_0        macrocell49         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_delayed_1\/q       macrocell49   1250   1250  992951  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_2\/main_0  macrocell50   2289   3539  992951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_2\/clock_0        macrocell50         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_delayed_1\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992951p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_1\/clock_0        macrocell49         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_delayed_1\/q  macrocell49   1250   1250  992951  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/main_1  macrocell74   2289   3539  992951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_delayed_1\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992951p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_1\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_delayed_1\/q       macrocell43   1250   1250  992951  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_2\/main_0  macrocell44   2289   3539  992951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_2\/clock_0        macrocell44         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_delayed_1\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992951p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_1\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_delayed_1\/q  macrocell43   1250   1250  992951  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/main_1  macrocell60   2289   3539  992951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_delayed_0\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 992952p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_delayed_0\/q       macrocell45   1250   1250  992952  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_1\/main_0  macrocell46   2288   3538  992952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_1\/clock_0        macrocell46         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_delayed_0\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992952p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_delayed_0\/q  macrocell45   1250   1250  992952  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/main_0  macrocell73   2288   3538  992952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992954p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_filt\/q       macrocell60   1250   1250  980381  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/main_3  macrocell60   2286   3536  992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN12_1/main_7
Capture Clock  : MODIN12_1/clock_0
Path slack     : 992968p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3522
-------------------------------------   ---- 
End-of-path arrival time (ps)           3522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell8        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell8   1210   1210  990599  RISE       1
MODIN12_1/main_7                                          macrocell122   2312   3522  992968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \us_b_timer:TimerUDB:capt_int_temp\/main_6
Capture Clock  : \us_b_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992969p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3521
-------------------------------------   ---- 
End-of-path arrival time (ps)           3521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell6   1210   1210  991871  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/main_6                macrocell110   2311   3521  992969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/clock_0                macrocell110        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:capt_int_temp\/q
Path End       : \us_l_timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \us_l_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995310p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/clock_0                macrocell131        0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:capt_int_temp\/q         macrocell131    1250   1250  995310  RISE       1
\us_l_timer:TimerUDB:rstSts:stsreg\/status_1  statusicell12   2940   4190  995310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell12       0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 995494p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Recovery time                                          0
------------------------------------------------   ------- 
End-of-path required time (ps)                     1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q                             macrocell75    1250   1250  980178  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   3256   4506  995494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell3        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 995773p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Recovery time                                          0
------------------------------------------------   ------- 
End-of-path required time (ps)                     1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4227
-------------------------------------   ---- 
End-of-path arrival time (ps)           4227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q                             macrocell61    1250   1250  978790  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   2977   4227  995773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell1        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:capt_int_temp\/q
Path End       : \us_b_timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \us_b_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995937p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/clock_0                macrocell110        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:capt_int_temp\/q         macrocell110   1250   1250  995937  RISE       1
\us_b_timer:TimerUDB:rstSts:stsreg\/status_1  statusicell9   2313   3563  995937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell9        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:capt_int_temp\/q
Path End       : \us_f_timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \us_f_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995937p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/clock_0                macrocell117        0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:capt_int_temp\/q         macrocell117    1250   1250  995937  RISE       1
\us_f_timer:TimerUDB:rstSts:stsreg\/status_1  statusicell10   2313   3563  995937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell10       0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:capt_int_temp\/q
Path End       : \us_r_timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \us_r_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995951p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/clock_0                macrocell124        0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:capt_int_temp\/q         macrocell124    1250   1250  995951  RISE       1
\us_r_timer:TimerUDB:rstSts:stsreg\/status_1  statusicell11   2299   3549  995951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell11       0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2146719p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14587
-------------------------------------   ----- 
End-of-path arrival time (ps)           14587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q     macrocell84   1250   1250  2146719  RISE       1
\UART_1:BUART:rx_counter_load\/main_0  macrocell20   7735   8985  2146719  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell20   3350  12335  2146719  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2252  14587  2146719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2148947p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17220
-------------------------------------   ----- 
End-of-path arrival time (ps)           17220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q      macrocell86    1250   1250  2148947  RISE       1
\UART_1:BUART:rx_status_4\/main_0  macrocell22    6379   7629  2148947  RISE       1
\UART_1:BUART:rx_status_4\/q       macrocell22    3350  10979  2148947  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4  statusicell6   6241  17220  2148947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell6        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149524p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10952
-------------------------------------   ----- 
End-of-path arrival time (ps)           10952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell81     1250   1250  2149524  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell17     4028   5278  2149524  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell17     3350   8628  2149524  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2324  10952  2149524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2152066p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8590
-------------------------------------   ---- 
End-of-path arrival time (ps)           8590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell85     1250   1250  2149433  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell7   7340   8590  2152066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2152221p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8435
-------------------------------------   ---- 
End-of-path arrival time (ps)           8435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell89     1250   1250  2152221  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell7   7185   8435  2152221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 2153279p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12887
-------------------------------------   ----- 
End-of-path arrival time (ps)           12887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  2153279  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell18     3632   7212  2153279  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell18     3350  10562  2153279  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell5    2326  12887  2153279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell5        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2153607p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9549
-------------------------------------   ---- 
End-of-path arrival time (ps)           9549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell84   1250   1250  2146719  RISE       1
\UART_1:BUART:rx_state_0\/main_0    macrocell85   8299   9549  2153607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2153607p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9549
-------------------------------------   ---- 
End-of-path arrival time (ps)           9549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q        macrocell84   1250   1250  2146719  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell90   8299   9549  2153607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2153607p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9549
-------------------------------------   ---- 
End-of-path arrival time (ps)           9549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell84   1250   1250  2146719  RISE       1
\UART_1:BUART:rx_status_3\/main_0   macrocell93   8299   9549  2153607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2154171p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8985
-------------------------------------   ---- 
End-of-path arrival time (ps)           8985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell84   1250   1250  2146719  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0  macrocell86   7735   8985  2154171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2154171p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8985
-------------------------------------   ---- 
End-of-path arrival time (ps)           8985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell84   1250   1250  2146719  RISE       1
\UART_1:BUART:rx_state_3\/main_0    macrocell87   7735   8985  2154171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2154171p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8985
-------------------------------------   ---- 
End-of-path arrival time (ps)           8985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell84   1250   1250  2146719  RISE       1
\UART_1:BUART:rx_state_2\/main_0    macrocell88   7735   8985  2154171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154534p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6123
-------------------------------------   ---- 
End-of-path arrival time (ps)           6123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2150112  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell5   5933   6123  2154534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154653p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6004
-------------------------------------   ---- 
End-of-path arrival time (ps)           6004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell81     1250   1250  2149524  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5   4754   6004  2154653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155858p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4799
-------------------------------------   ---- 
End-of-path arrival time (ps)           4799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell80     1250   1250  2150034  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5   3549   4799  2155858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155921p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3130
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7616
-------------------------------------   ---- 
End-of-path arrival time (ps)           7616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell86     1250   1250  2148947  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell7   6366   7616  2155921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155941p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q         macrocell84     1250   1250  2146719  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell7   3466   4716  2155941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2155945p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7212
-------------------------------------   ---- 
End-of-path arrival time (ps)           7212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  2153279  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell81     3632   7212  2155945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2156268p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6888
-------------------------------------   ---- 
End-of-path arrival time (ps)           6888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell81   1250   1250  2149524  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell80   5638   6888  2156268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2156268p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6888
-------------------------------------   ---- 
End-of-path arrival time (ps)           6888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell81   1250   1250  2149524  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell82   5638   6888  2156268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2156268p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6888
-------------------------------------   ---- 
End-of-path arrival time (ps)           6888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell81   1250   1250  2149524  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell83   5638   6888  2156268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2156362p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6795
-------------------------------------   ---- 
End-of-path arrival time (ps)           6795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell85   1250   1250  2149433  RISE       1
\UART_1:BUART:rx_state_0\/main_1  macrocell85   5545   6795  2156362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156362p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6795
-------------------------------------   ---- 
End-of-path arrival time (ps)           6795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell85   1250   1250  2149433  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell90   5545   6795  2156362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2156362p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6795
-------------------------------------   ---- 
End-of-path arrival time (ps)           6795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell85   1250   1250  2149433  RISE       1
\UART_1:BUART:rx_status_3\/main_1  macrocell93   5545   6795  2156362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2156481p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6675
-------------------------------------   ---- 
End-of-path arrival time (ps)           6675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell89   1250   1250  2152221  RISE       1
\UART_1:BUART:rx_state_0\/main_2   macrocell85   5425   6675  2156481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2156481p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6675
-------------------------------------   ---- 
End-of-path arrival time (ps)           6675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell89   1250   1250  2152221  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell93   5425   6675  2156481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2156493p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6664
-------------------------------------   ---- 
End-of-path arrival time (ps)           6664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   4370   4370  2156493  RISE       1
\UART_1:BUART:txn\/main_3                macrocell79     2294   6664  2156493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2156885p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6271
-------------------------------------   ---- 
End-of-path arrival time (ps)           6271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell85   1250   1250  2149433  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell86   5021   6271  2156885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2156885p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6271
-------------------------------------   ---- 
End-of-path arrival time (ps)           6271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell85   1250   1250  2149433  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell87   5021   6271  2156885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2156885p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6271
-------------------------------------   ---- 
End-of-path arrival time (ps)           6271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell85   1250   1250  2149433  RISE       1
\UART_1:BUART:rx_state_2\/main_1  macrocell88   5021   6271  2156885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157011p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6146
-------------------------------------   ---- 
End-of-path arrival time (ps)           6146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell89   1250   1250  2152221  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell86   4896   6146  2157011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2157011p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6146
-------------------------------------   ---- 
End-of-path arrival time (ps)           6146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell89   1250   1250  2152221  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell87   4896   6146  2157011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157011p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6146
-------------------------------------   ---- 
End-of-path arrival time (ps)           6146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell89   1250   1250  2152221  RISE       1
\UART_1:BUART:rx_state_2\/main_2   macrocell88   4896   6146  2157011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2157015p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6142
-------------------------------------   ---- 
End-of-path arrival time (ps)           6142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell83         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell83   1250   1250  2157015  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell81   4892   6142  2157015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2157164p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5993
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell81   1250   1250  2149524  RISE       1
\UART_1:BUART:txn\/main_2    macrocell79   4743   5993  2157164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157180p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5977
-------------------------------------   ---- 
End-of-path arrival time (ps)           5977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell92   1250   1250  2149215  RISE       1
\UART_1:BUART:rx_state_0\/main_10  macrocell85   4727   5977  2157180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2157180p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5977
-------------------------------------   ---- 
End-of-path arrival time (ps)           5977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell92   1250   1250  2149215  RISE       1
\UART_1:BUART:rx_status_3\/main_7  macrocell93   4727   5977  2157180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157358p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5799
-------------------------------------   ---- 
End-of-path arrival time (ps)           5799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q      macrocell91   1250   1250  2149156  RISE       1
\UART_1:BUART:rx_state_0\/main_8  macrocell85   4549   5799  2157358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2157358p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5799
-------------------------------------   ---- 
End-of-path arrival time (ps)           5799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell91   1250   1250  2149156  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell93   4549   5799  2157358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2157526p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5631
-------------------------------------   ---- 
End-of-path arrival time (ps)           5631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2150112  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell80     5441   5631  2157526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2157526p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5631
-------------------------------------   ---- 
End-of-path arrival time (ps)           5631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2150112  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell82     5441   5631  2157526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2157526p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5631
-------------------------------------   ---- 
End-of-path arrival time (ps)           5631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2150112  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell83     5441   5631  2157526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2157582p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5575
-------------------------------------   ---- 
End-of-path arrival time (ps)           5575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell83         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell83   1250   1250  2157015  RISE       1
\UART_1:BUART:txn\/main_6   macrocell79   4325   5575  2157582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2157878p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5278
-------------------------------------   ---- 
End-of-path arrival time (ps)           5278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell81   1250   1250  2149524  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell81   4028   5278  2157878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157898p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5259
-------------------------------------   ---- 
End-of-path arrival time (ps)           5259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell88   1250   1250  2150983  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell85   4009   5259  2157898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157898p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5259
-------------------------------------   ---- 
End-of-path arrival time (ps)           5259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell88   1250   1250  2150983  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell90   4009   5259  2157898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2157898p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5259
-------------------------------------   ---- 
End-of-path arrival time (ps)           5259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell88   1250   1250  2150983  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell93   4009   5259  2157898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2158072p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5084
-------------------------------------   ---- 
End-of-path arrival time (ps)           5084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell92   1250   1250  2149215  RISE       1
\UART_1:BUART:pollcount_1\/main_4  macrocell91   3834   5084  2158072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2158072p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5084
-------------------------------------   ---- 
End-of-path arrival time (ps)           5084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell92   1250   1250  2149215  RISE       1
\UART_1:BUART:pollcount_0\/main_3  macrocell92   3834   5084  2158072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158363p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4794
-------------------------------------   ---- 
End-of-path arrival time (ps)           4794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell80   1250   1250  2150034  RISE       1
\UART_1:BUART:txn\/main_1    macrocell79   3544   4794  2158363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158382p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158382  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell89   2834   4774  2158382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158386p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158386  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell89   2831   4771  2158386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2158386p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158386  RISE       1
\UART_1:BUART:pollcount_1\/main_1        macrocell91   2831   4771  2158386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2158386p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158386  RISE       1
\UART_1:BUART:pollcount_0\/main_1        macrocell92   2831   4771  2158386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2158387p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell80   1250   1250  2150034  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell81   3519   4769  2158387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158388p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158388  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell89   2828   4768  2158388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_1\/main_0
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2158388p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158388  RISE       1
\UART_1:BUART:pollcount_1\/main_0        macrocell91   2828   4768  2158388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_0\/main_0
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2158388p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158388  RISE       1
\UART_1:BUART:pollcount_0\/main_0        macrocell92   2828   4768  2158388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158435p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell88   1250   1250  2150983  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell86   3472   4722  2158435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158435p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell88   1250   1250  2150983  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell87   3472   4722  2158435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158435p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell88   1250   1250  2150983  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell88   3472   4722  2158435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2158466p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4690
-------------------------------------   ---- 
End-of-path arrival time (ps)           4690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2150112  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell81     4500   4690  2158466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158514p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158514  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell86   2703   4643  2158514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158514p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158514  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell87   2703   4643  2158514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158514p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158514  RISE       1
\UART_1:BUART:rx_state_2\/main_6         macrocell88   2703   4643  2158514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158517p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158517  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5       macrocell86   2700   4640  2158517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158517p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158517  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell87   2700   4640  2158517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158517p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158517  RISE       1
\UART_1:BUART:rx_state_2\/main_5         macrocell88   2700   4640  2158517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158520p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell82   1250   1250  2150179  RISE       1
\UART_1:BUART:txn\/main_4    macrocell79   3387   4637  2158520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158524p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158514  RISE       1
\UART_1:BUART:rx_state_0\/main_6         macrocell85   2692   4632  2158524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158528p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158517  RISE       1
\UART_1:BUART:rx_state_0\/main_5         macrocell85   2689   4629  2158528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2158533p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell82   1250   1250  2150179  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell81   3374   4624  2158533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2158634p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell91   1250   1250  2149156  RISE       1
\UART_1:BUART:pollcount_1\/main_2  macrocell91   3272   4522  2158634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158655p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158655  RISE       1
\UART_1:BUART:rx_load_fifo\/main_7       macrocell86   2562   4502  2158655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158655p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158655  RISE       1
\UART_1:BUART:rx_state_3\/main_7         macrocell87   2562   4502  2158655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158655p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158655  RISE       1
\UART_1:BUART:rx_state_2\/main_7         macrocell88   2562   4502  2158655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158663p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158655  RISE       1
\UART_1:BUART:rx_state_0\/main_7         macrocell85   2554   4494  2158663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159011p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4146
-------------------------------------   ---- 
End-of-path arrival time (ps)           4146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell94         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_last\/q          macrocell94   1250   1250  2159011  RISE       1
\UART_1:BUART:rx_state_2\/main_9  macrocell88   2896   4146  2159011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2159192p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3965
-------------------------------------   ---- 
End-of-path arrival time (ps)           3965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell87   1250   1250  2151749  RISE       1
\UART_1:BUART:rx_state_0\/main_3  macrocell85   2715   3965  2159192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159192p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3965
-------------------------------------   ---- 
End-of-path arrival time (ps)           3965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell87   1250   1250  2151749  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell90   2715   3965  2159192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2159192p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3965
-------------------------------------   ---- 
End-of-path arrival time (ps)           3965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell87   1250   1250  2151749  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell93   2715   3965  2159192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159201p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3956
-------------------------------------   ---- 
End-of-path arrival time (ps)           3956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell87   1250   1250  2151749  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell86   2706   3956  2159201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2159201p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3956
-------------------------------------   ---- 
End-of-path arrival time (ps)           3956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell87   1250   1250  2151749  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell87   2706   3956  2159201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159201p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3956
-------------------------------------   ---- 
End-of-path arrival time (ps)           3956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell87   1250   1250  2151749  RISE       1
\UART_1:BUART:rx_state_2\/main_3  macrocell88   2706   3956  2159201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2159264p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3893
-------------------------------------   ---- 
End-of-path arrival time (ps)           3893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell83         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell83   1250   1250  2157015  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell80   2643   3893  2159264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2159264p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3893
-------------------------------------   ---- 
End-of-path arrival time (ps)           3893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell83         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell83   1250   1250  2157015  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell82   2643   3893  2159264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2159597p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell79         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell79   1250   1250  2159597  RISE       1
\UART_1:BUART:txn\/main_0  macrocell79   2310   3560  2159597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2159598p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell82   1250   1250  2150179  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell80   2309   3559  2159598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2159598p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell82   1250   1250  2150179  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell82   2309   3559  2159598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2159598p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell82   1250   1250  2150179  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell83   2309   3559  2159598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2159610p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell80   1250   1250  2150034  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell80   2297   3547  2159610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2159610p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell80   1250   1250  2150034  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell82   2297   3547  2159610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2159610p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell80   1250   1250  2150034  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell83   2297   3547  2159610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2159742p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3414
-------------------------------------   ---- 
End-of-path arrival time (ps)           3414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  2159742  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell80     3224   3414  2159742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2159742p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3414
-------------------------------------   ---- 
End-of-path arrival time (ps)           3414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  2159742  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell82     3224   3414  2159742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2160658p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2499
-------------------------------------   ---- 
End-of-path arrival time (ps)           2499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  2159742  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell79     2309   2499  2160658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2162037p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4129
-------------------------------------   ---- 
End-of-path arrival time (ps)           4129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell93    1250   1250  2162037  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell6   2879   4129  2162037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell6        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:count_stored_i\/q
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 9982167p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11643
-------------------------------------   ----- 
End-of-path arrival time (ps)           11643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:count_stored_i\/clock_0   macrocell105        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:count_stored_i\/q             macrocell105     1250   1250  9973449  RISE       1
\color_sensor_counter:CounterUDB:count_enable\/main_2          macrocell29      2916   4166  9973449  RISE       1
\color_sensor_counter:CounterUDB:count_enable\/q               macrocell29      3350   7516  9973449  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell12   4127  11643  9982167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/clock  datapathcell12      0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:count_stored_i\/q
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9982169p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11641
-------------------------------------   ----- 
End-of-path arrival time (ps)           11641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:count_stored_i\/clock_0   macrocell105        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:count_stored_i\/q             macrocell105     1250   1250  9973449  RISE       1
\color_sensor_counter:CounterUDB:count_enable\/main_2          macrocell29      2916   4166  9973449  RISE       1
\color_sensor_counter:CounterUDB:count_enable\/q               macrocell29      3350   7516  9973449  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell13   4126  11641  9982169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell13      0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:count_stored_i\/q
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 9983218p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10592
-------------------------------------   ----- 
End-of-path arrival time (ps)           10592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:count_stored_i\/clock_0   macrocell105        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:count_stored_i\/q             macrocell105     1250   1250  9973449  RISE       1
\color_sensor_counter:CounterUDB:count_enable\/main_2          macrocell29      2916   4166  9973449  RISE       1
\color_sensor_counter:CounterUDB:count_enable\/q               macrocell29      3350   7516  9973449  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell11   3076  10592  9983218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/clock  datapathcell11      0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:count_stored_i\/q
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 9983219p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10591
-------------------------------------   ----- 
End-of-path arrival time (ps)           10591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:count_stored_i\/clock_0   macrocell105        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:count_stored_i\/q             macrocell105     1250   1250  9973449  RISE       1
\color_sensor_counter:CounterUDB:count_enable\/main_2          macrocell29      2916   4166  9973449  RISE       1
\color_sensor_counter:CounterUDB:count_enable\/q               macrocell29      3350   7516  9973449  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell10   3075  10591  9983219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9983551p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15949
-------------------------------------   ----- 
End-of-path arrival time (ps)           15949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1

Data path
pin name                                                      model name      delay     AT    slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell10   1240   1240  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell11      0   1240  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell11   1210   2450  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell12      0   2450  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell12   1210   3660  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell13      0   3660  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell13   2270   5930  9967613  RISE       1
\color_sensor_counter:CounterUDB:overflow_status\/main_0      macrocell28      3755   9685  9983551  RISE       1
\color_sensor_counter:CounterUDB:overflow_status\/q           macrocell28      3350  13035  9983551  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/status_2     statusicell8     2914  15949  9983551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock     statusicell8        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_35/q
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/f0_load
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9984105p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3130
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12765
-------------------------------------   ----- 
End-of-path arrival time (ps)           12765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_35/clock_0                                             macrocell100        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_35/q                                                     macrocell100     1250   1250  9973113  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/main_0           macrocell25      2917   4167  9984105  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/q                macrocell25      3350   7517  9984105  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/f0_load  datapathcell13   5248  12765  9984105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell13      0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_35/q
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u2\/f0_load
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 9984106p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3130
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12764
-------------------------------------   ----- 
End-of-path arrival time (ps)           12764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_35/clock_0                                             macrocell100        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_35/q                                                     macrocell100     1250   1250  9973113  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/main_0           macrocell25      2917   4167  9984105  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/q                macrocell25      3350   7517  9984105  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/f0_load  datapathcell12   5248  12764  9984106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/clock  datapathcell12      0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9984623p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14877
-------------------------------------   ----- 
End-of-path arrival time (ps)           14877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1

Data path
pin name                                                      model name      delay     AT    slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell10   1600   1600  9984623  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell11      0   1600  9984623  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell11   1280   2880  9984623  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell12      0   2880  9984623  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell12   1280   4160  9984623  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell13      0   4160  9984623  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell13   2270   6430  9984623  RISE       1
\color_sensor_counter:CounterUDB:status_0\/main_0             macrocell27      2232   8662  9984623  RISE       1
\color_sensor_counter:CounterUDB:status_0\/q                  macrocell27      3350  12012  9984623  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell8     2865  14877  9984623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock     statusicell8        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \color_sensor_pwm:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \color_sensor_pwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9984649p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14851
-------------------------------------   ----- 
End-of-path arrival time (ps)           14851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  9984206  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  9984206  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  9984206  RISE       1
\color_sensor_pwm:PWMUDB:status_2\/main_1          macrocell24     4333   7833  9984649  RISE       1
\color_sensor_pwm:PWMUDB:status_2\/q               macrocell24     3350  11183  9984649  RISE       1
\color_sensor_pwm:PWMUDB:genblk8:stsreg\/status_2  statusicell7    3668  14851  9984649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:genblk8:stsreg\/clock             statusicell7        0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_35/q
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/f0_load
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 9985159p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3130
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11711
-------------------------------------   ----- 
End-of-path arrival time (ps)           11711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_35/clock_0                                             macrocell100        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_35/q                                                     macrocell100     1250   1250  9973113  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/main_0           macrocell25      2917   4167  9984105  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/q                macrocell25      3350   7517  9984105  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/f0_load  datapathcell10   4195  11711  9985159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_35/q
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u1\/f0_load
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 9985159p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3130
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11711
-------------------------------------   ----- 
End-of-path arrival time (ps)           11711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_35/clock_0                                             macrocell100        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_35/q                                                     macrocell100     1250   1250  9973113  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/main_0           macrocell25      2917   4167  9984105  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/q                macrocell25      3350   7517  9984105  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/f0_load  datapathcell11   4194  11711  9985159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/clock  datapathcell11      0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_35/q
Path End       : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9986448p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13052
-------------------------------------   ----- 
End-of-path arrival time (ps)           13052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_35/clock_0                                             macrocell100        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT    slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -------  ----  ------
Net_35/q                                                   macrocell100   1250   1250  9973113  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/main_0         macrocell25    2917   4167  9984105  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/q              macrocell25    3350   7517  9984105  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/status_4  statusicell8   5536  13052  9986448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock     statusicell8        0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \color_sensor_counter:CounterUDB:disable_run_i\/main_2
Capture Clock  : \color_sensor_counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 9986805p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9685
-------------------------------------   ---- 
End-of-path arrival time (ps)           9685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1

Data path
pin name                                                      model name      delay     AT    slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell10   1240   1240  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell11      0   1240  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell11   1210   2450  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell12      0   2450  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell12   1210   3660  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell13      0   3660  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell13   2270   5930  9967613  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/main_2        macrocell102     3755   9685  9986805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/clock_0    macrocell102        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \color_sensor_counter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \color_sensor_counter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 9986824p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9666
-------------------------------------   ---- 
End-of-path arrival time (ps)           9666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1

Data path
pin name                                                      model name      delay     AT    slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell10   1240   1240  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell11      0   1240  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell11   1210   2450  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell12      0   2450  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell12   1210   3660  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell13      0   3660  9967613  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell13   2270   5930  9967613  RISE       1
\color_sensor_counter:CounterUDB:overflow_reg_i\/main_0       macrocell103     3736   9666  9986824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:overflow_reg_i\/clock_0   macrocell103        0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:runmode_enable\/q
Path End       : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9987092p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -6060
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6848
-------------------------------------   ---- 
End-of-path arrival time (ps)           6848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell95         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:runmode_enable\/q         macrocell95     1250   1250  9983792  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell8   5598   6848  9987092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:runmode_enable\/q
Path End       : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9987092p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -6060
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6848
-------------------------------------   ---- 
End-of-path arrival time (ps)           6848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell95         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:runmode_enable\/q         macrocell95     1250   1250  9983792  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell9   5598   6848  9987092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell9       0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9987506p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -6060
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6434
-------------------------------------   ---- 
End-of-path arrival time (ps)           6434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  9984206  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  9984206  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  9984206  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell9   2934   6434  9987506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell9       0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9987506p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -6060
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6434
-------------------------------------   ---- 
End-of-path arrival time (ps)           6434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  9984206  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  9984206  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  9984206  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2934   6434  9987506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \color_sensor_counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \color_sensor_counter:CounterUDB:prevCompare\/clock_0
Path slack     : 9987828p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8662
-------------------------------------   ---- 
End-of-path arrival time (ps)           8662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1

Data path
pin name                                                      model name      delay     AT    slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell10   1600   1600  9984623  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell11      0   1600  9984623  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell11   1280   2880  9984623  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell12      0   2880  9984623  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell12   1280   4160  9984623  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell13      0   4160  9984623  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell13   2270   6430  9984623  RISE       1
\color_sensor_counter:CounterUDB:prevCompare\/main_0          macrocell104     2232   8662  9987828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:prevCompare\/clock_0      macrocell104        0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \color_sensor_pwm:PWMUDB:runmode_enable\/main_2
Capture Clock  : \color_sensor_pwm:PWMUDB:runmode_enable\/clock_0
Path slack     : 9988657p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7833
-------------------------------------   ---- 
End-of-path arrival time (ps)           7833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell8    760    760  9984206  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell9      0    760  9984206  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell9   2740   3500  9984206  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/main_2  macrocell95     4333   7833  9988657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell95         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \color_sensor_pwm:PWMUDB:trig_disable\/main_2
Capture Clock  : \color_sensor_pwm:PWMUDB:trig_disable\/clock_0
Path slack     : 9988657p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7833
-------------------------------------   ---- 
End-of-path arrival time (ps)           7833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell8    760    760  9984206  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell9      0    760  9984206  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell9   2740   3500  9984206  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/main_2    macrocell96     4333   7833  9988657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/clock_0             macrocell96         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9989263p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10237
-------------------------------------   ----- 
End-of-path arrival time (ps)           10237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell10    760    760  9989263  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell11      0    760  9989263  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell11   1210   1970  9989263  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell12      0   1970  9989263  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell12   1210   3180  9989263  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell13      0   3180  9989263  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell13   2740   5920  9989263  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell8     4317  10237  9989263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock     statusicell8        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \color_sensor_pwm:PWMUDB:status_0\/main_1
Capture Clock  : \color_sensor_pwm:PWMUDB:status_0\/clock_0
Path slack     : 9989532p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6958
-------------------------------------   ---- 
End-of-path arrival time (ps)           6958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  9989532  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  9989532  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  9989532  RISE       1
\color_sensor_pwm:PWMUDB:status_0\/main_1         macrocell98     3208   6958  9989532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:status_0\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:runmode_enable\/q
Path End       : Net_35/main_0
Capture Clock  : Net_35/clock_0
Path slack     : 9989651p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6839
-------------------------------------   ---- 
End-of-path arrival time (ps)           6839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell95         0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:runmode_enable\/q  macrocell95    1250   1250  9983792  RISE       1
Net_35/main_0                               macrocell100   5589   6839  9989651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_35/clock_0                                             macrocell100        0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \color_sensor_pwm:PWMUDB:prevCompare1\/main_0
Capture Clock  : \color_sensor_pwm:PWMUDB:prevCompare1\/clock_0
Path slack     : 9990450p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6040
-------------------------------------   ---- 
End-of-path arrival time (ps)           6040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  9989532  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  9989532  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  9989532  RISE       1
\color_sensor_pwm:PWMUDB:prevCompare1\/main_0     macrocell97     2290   6040  9990450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:prevCompare1\/clock_0             macrocell97         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_35/main_1
Capture Clock  : Net_35/clock_0
Path slack     : 9990450p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6040
-------------------------------------   ---- 
End-of-path arrival time (ps)           6040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  9989532  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  9989532  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  9989532  RISE       1
Net_35/main_1                                     macrocell100    2290   6040  9990450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_35/clock_0                                             macrocell100        0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:runmode_enable\/q
Path End       : \color_sensor_pwm:PWMUDB:runmode_enable\/main_1
Capture Clock  : \color_sensor_pwm:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992067p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell95         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:runmode_enable\/q       macrocell95   1250   1250  9983792  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/main_1  macrocell95   3173   4423  9992067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell95         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:runmode_enable\/q
Path End       : \color_sensor_pwm:PWMUDB:trig_disable\/main_1
Capture Clock  : \color_sensor_pwm:PWMUDB:trig_disable\/clock_0
Path slack     : 9992067p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell95         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:runmode_enable\/q     macrocell95   1250   1250  9983792  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/main_1  macrocell96   3173   4423  9992067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/clock_0             macrocell96         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_35/q
Path End       : \color_sensor_counter:CounterUDB:prevCapture\/main_0
Capture Clock  : \color_sensor_counter:CounterUDB:prevCapture\/clock_0
Path slack     : 9992323p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_35/clock_0                                             macrocell100        0      0  RISE       1

Data path
pin name                                              model name    delay     AT    slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -------  ----  ------
Net_35/q                                              macrocell100   1250   1250  9973113  RISE       1
\color_sensor_counter:CounterUDB:prevCapture\/main_0  macrocell101   2917   4167  9992323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:prevCapture\/clock_0      macrocell101        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:prevCompare1\/q
Path End       : \color_sensor_pwm:PWMUDB:status_0\/main_0
Capture Clock  : \color_sensor_pwm:PWMUDB:status_0\/clock_0
Path slack     : 9992334p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:prevCompare1\/clock_0             macrocell97         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:prevCompare1\/q   macrocell97   1250   1250  9992334  RISE       1
\color_sensor_pwm:PWMUDB:status_0\/main_0  macrocell98   2906   4156  9992334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:status_0\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:overflow_reg_i\/q
Path End       : \color_sensor_counter:CounterUDB:disable_run_i\/main_3
Capture Clock  : \color_sensor_counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 9992921p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:overflow_reg_i\/clock_0   macrocell103        0      0  RISE       1

Data path
pin name                                                model name    delay     AT    slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:overflow_reg_i\/q      macrocell103   1250   1250  9989667  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/main_3  macrocell102   2319   3569  9992921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/clock_0    macrocell102        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:trig_disable\/q
Path End       : \color_sensor_pwm:PWMUDB:runmode_enable\/main_3
Capture Clock  : \color_sensor_pwm:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992927p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/clock_0             macrocell96         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:trig_disable\/q         macrocell96   1250   1250  9992927  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/main_3  macrocell95   2313   3563  9992927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell95         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:trig_disable\/q
Path End       : \color_sensor_pwm:PWMUDB:trig_disable\/main_3
Capture Clock  : \color_sensor_pwm:PWMUDB:trig_disable\/clock_0
Path slack     : 9992927p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/clock_0             macrocell96         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:trig_disable\/q       macrocell96   1250   1250  9992927  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/main_3  macrocell96   2313   3563  9992927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/clock_0             macrocell96         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:disable_run_i\/q
Path End       : \color_sensor_counter:CounterUDB:disable_run_i\/main_1
Capture Clock  : \color_sensor_counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 9992945p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/clock_0    macrocell102        0      0  RISE       1

Data path
pin name                                                model name    delay     AT    slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:disable_run_i\/q       macrocell102   1250   1250  9974071  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/main_1  macrocell102   2295   3545  9992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/clock_0    macrocell102        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \color_sensor_pwm:PWMUDB:runmode_enable\/main_0
Capture Clock  : \color_sensor_pwm:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992963p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3527
-------------------------------------   ---- 
End-of-path arrival time (ps)           3527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:genblk1:ctrlreg\/clock            controlcell3        0      0  RISE       1

Data path
pin name                                             model name    delay     AT    slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  9992963  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/main_0      macrocell95    2317   3527  9992963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell95         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \color_sensor_pwm:PWMUDB:trig_disable\/main_0
Capture Clock  : \color_sensor_pwm:PWMUDB:trig_disable\/clock_0
Path slack     : 9992963p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3527
-------------------------------------   ---- 
End-of-path arrival time (ps)           3527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:genblk1:ctrlreg\/clock            controlcell3        0      0  RISE       1

Data path
pin name                                             model name    delay     AT    slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  9992963  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/main_0        macrocell96    2317   3527  9992963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/clock_0             macrocell96         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:status_0\/q
Path End       : \color_sensor_pwm:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \color_sensor_pwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995334p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:status_0\/clock_0                 macrocell98         0      0  RISE       1

Data path
pin name                                           model name    delay     AT    slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:status_0\/q               macrocell98    1250   1250  9995334  RISE       1
\color_sensor_pwm:PWMUDB:genblk8:stsreg\/status_0  statusicell7   2916   4166  9995334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:genblk8:stsreg\/clock             statusicell7        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

