Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 86cc8f0c3a6b46e3b9ea80ecccdfdbc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_6 -L xlconcat_v2_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot adder_2bit_tb_behav xil_defaultlib.adder_2bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-664] expression has 2 elements ; expected 4 [C:/Users/Raymond Guevara/Downloads/adder_tb.vhd:28]
ERROR: [VRFC 10-664] expression has 2 elements ; expected 4 [C:/Users/Raymond Guevara/Downloads/adder_tb.vhd:29]
ERROR: [VRFC 10-664] expression has 3 elements ; expected 5 [C:/Users/Raymond Guevara/Downloads/adder_tb.vhd:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
