
004_LED_Periodic_Tasks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006d54  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b4  08006ef4  08006ef4  00007ef4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080070a8  080070a8  00009010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080070a8  080070a8  000080a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080070b0  080070b0  00009010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080070b0  080070b0  000080b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080070b4  080070b4  000080b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  080070b8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004694  20000010  080070c8  00009010  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200046a4  080070c8  000096a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000153e5  00000000  00000000  00009040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000309b  00000000  00000000  0001e425  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013d8  00000000  00000000  000214c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f4b  00000000  00000000  00022898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a187  00000000  00000000  000237e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015373  00000000  00000000  0003d96a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ac0f1  00000000  00000000  00052cdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fedce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005370  00000000  00000000  000fee14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000df  00000000  00000000  00104184  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000010 	.word	0x20000010
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006edc 	.word	0x08006edc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000014 	.word	0x20000014
 80001dc:	08006edc 	.word	0x08006edc

080001e0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001e0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001e2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001e6:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 8000270 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001ea:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001ee:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001f2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001f4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001f6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001f8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001fa:	d332      	bcc.n	8000262 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001fc:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001fe:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000200:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000202:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000204:	d314      	bcc.n	8000230 <_CheckCase2>

08000206 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000206:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000208:	19d0      	adds	r0, r2, r7
 800020a:	bf00      	nop

0800020c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800020c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000210:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000214:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000216:	d005      	beq.n	8000224 <_CSDone>
        LDRB     R3,[R1], #+1
 8000218:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800021c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000220:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000222:	d1f3      	bne.n	800020c <_LoopCopyStraight>

08000224 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000224:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000228:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800022a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800022c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800022e:	4770      	bx	lr

08000230 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000230:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000232:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000234:	d319      	bcc.n	800026a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000236:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000238:	1b12      	subs	r2, r2, r4

0800023a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800023e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000242:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000246:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000248:	d005      	beq.n	8000256 <_No2ChunkNeeded>

0800024a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800024a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800024e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000252:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000254:	d1f9      	bne.n	800024a <_LoopCopyAfterWrapAround>

08000256 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000256:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800025a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800025c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800025e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000260:	4770      	bx	lr

08000262 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000262:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000264:	3801      	subs	r0, #1
        CMP      R0,R2
 8000266:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000268:	d2cd      	bcs.n	8000206 <_Case4>

0800026a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800026a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800026c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800026e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000270:	200030d0 	.word	0x200030d0

08000274 <__aeabi_uldivmod>:
 8000274:	b953      	cbnz	r3, 800028c <__aeabi_uldivmod+0x18>
 8000276:	b94a      	cbnz	r2, 800028c <__aeabi_uldivmod+0x18>
 8000278:	2900      	cmp	r1, #0
 800027a:	bf08      	it	eq
 800027c:	2800      	cmpeq	r0, #0
 800027e:	bf1c      	itt	ne
 8000280:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000284:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000288:	f000 b988 	b.w	800059c <__aeabi_idiv0>
 800028c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000290:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000294:	f000 f806 	bl	80002a4 <__udivmoddi4>
 8000298:	f8dd e004 	ldr.w	lr, [sp, #4]
 800029c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002a0:	b004      	add	sp, #16
 80002a2:	4770      	bx	lr

080002a4 <__udivmoddi4>:
 80002a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a8:	9d08      	ldr	r5, [sp, #32]
 80002aa:	468e      	mov	lr, r1
 80002ac:	4604      	mov	r4, r0
 80002ae:	4688      	mov	r8, r1
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d14a      	bne.n	800034a <__udivmoddi4+0xa6>
 80002b4:	428a      	cmp	r2, r1
 80002b6:	4617      	mov	r7, r2
 80002b8:	d962      	bls.n	8000380 <__udivmoddi4+0xdc>
 80002ba:	fab2 f682 	clz	r6, r2
 80002be:	b14e      	cbz	r6, 80002d4 <__udivmoddi4+0x30>
 80002c0:	f1c6 0320 	rsb	r3, r6, #32
 80002c4:	fa01 f806 	lsl.w	r8, r1, r6
 80002c8:	fa20 f303 	lsr.w	r3, r0, r3
 80002cc:	40b7      	lsls	r7, r6
 80002ce:	ea43 0808 	orr.w	r8, r3, r8
 80002d2:	40b4      	lsls	r4, r6
 80002d4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d8:	fa1f fc87 	uxth.w	ip, r7
 80002dc:	fbb8 f1fe 	udiv	r1, r8, lr
 80002e0:	0c23      	lsrs	r3, r4, #16
 80002e2:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002ea:	fb01 f20c 	mul.w	r2, r1, ip
 80002ee:	429a      	cmp	r2, r3
 80002f0:	d909      	bls.n	8000306 <__udivmoddi4+0x62>
 80002f2:	18fb      	adds	r3, r7, r3
 80002f4:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002f8:	f080 80ea 	bcs.w	80004d0 <__udivmoddi4+0x22c>
 80002fc:	429a      	cmp	r2, r3
 80002fe:	f240 80e7 	bls.w	80004d0 <__udivmoddi4+0x22c>
 8000302:	3902      	subs	r1, #2
 8000304:	443b      	add	r3, r7
 8000306:	1a9a      	subs	r2, r3, r2
 8000308:	b2a3      	uxth	r3, r4
 800030a:	fbb2 f0fe 	udiv	r0, r2, lr
 800030e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000312:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000316:	fb00 fc0c 	mul.w	ip, r0, ip
 800031a:	459c      	cmp	ip, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x8e>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000324:	f080 80d6 	bcs.w	80004d4 <__udivmoddi4+0x230>
 8000328:	459c      	cmp	ip, r3
 800032a:	f240 80d3 	bls.w	80004d4 <__udivmoddi4+0x230>
 800032e:	443b      	add	r3, r7
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000336:	eba3 030c 	sub.w	r3, r3, ip
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa2>
 800033e:	40f3      	lsrs	r3, r6
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xb6>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb0>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa2>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x14c>
 8000362:	4573      	cmp	r3, lr
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xc8>
 8000366:	4282      	cmp	r2, r0
 8000368:	f200 8105 	bhi.w	8000576 <__udivmoddi4+0x2d2>
 800036c:	1a84      	subs	r4, r0, r2
 800036e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000372:	2001      	movs	r0, #1
 8000374:	4690      	mov	r8, r2
 8000376:	2d00      	cmp	r5, #0
 8000378:	d0e5      	beq.n	8000346 <__udivmoddi4+0xa2>
 800037a:	e9c5 4800 	strd	r4, r8, [r5]
 800037e:	e7e2      	b.n	8000346 <__udivmoddi4+0xa2>
 8000380:	2a00      	cmp	r2, #0
 8000382:	f000 8090 	beq.w	80004a6 <__udivmoddi4+0x202>
 8000386:	fab2 f682 	clz	r6, r2
 800038a:	2e00      	cmp	r6, #0
 800038c:	f040 80a4 	bne.w	80004d8 <__udivmoddi4+0x234>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	0c03      	lsrs	r3, r0, #16
 8000394:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000398:	b280      	uxth	r0, r0
 800039a:	b2bc      	uxth	r4, r7
 800039c:	2101      	movs	r1, #1
 800039e:	fbb2 fcfe 	udiv	ip, r2, lr
 80003a2:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003aa:	fb04 f20c 	mul.w	r2, r4, ip
 80003ae:	429a      	cmp	r2, r3
 80003b0:	d907      	bls.n	80003c2 <__udivmoddi4+0x11e>
 80003b2:	18fb      	adds	r3, r7, r3
 80003b4:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003b8:	d202      	bcs.n	80003c0 <__udivmoddi4+0x11c>
 80003ba:	429a      	cmp	r2, r3
 80003bc:	f200 80e0 	bhi.w	8000580 <__udivmoddi4+0x2dc>
 80003c0:	46c4      	mov	ip, r8
 80003c2:	1a9b      	subs	r3, r3, r2
 80003c4:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c8:	fb0e 3312 	mls	r3, lr, r2, r3
 80003cc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003d0:	fb02 f404 	mul.w	r4, r2, r4
 80003d4:	429c      	cmp	r4, r3
 80003d6:	d907      	bls.n	80003e8 <__udivmoddi4+0x144>
 80003d8:	18fb      	adds	r3, r7, r3
 80003da:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x142>
 80003e0:	429c      	cmp	r4, r3
 80003e2:	f200 80ca 	bhi.w	800057a <__udivmoddi4+0x2d6>
 80003e6:	4602      	mov	r2, r0
 80003e8:	1b1b      	subs	r3, r3, r4
 80003ea:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x98>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa0e f401 	lsl.w	r4, lr, r1
 8000400:	fa20 f306 	lsr.w	r3, r0, r6
 8000404:	fa2e fe06 	lsr.w	lr, lr, r6
 8000408:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800040c:	4323      	orrs	r3, r4
 800040e:	fa00 f801 	lsl.w	r8, r0, r1
 8000412:	fa1f fc87 	uxth.w	ip, r7
 8000416:	fbbe f0f9 	udiv	r0, lr, r9
 800041a:	0c1c      	lsrs	r4, r3, #16
 800041c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000420:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000424:	fb00 fe0c 	mul.w	lr, r0, ip
 8000428:	45a6      	cmp	lr, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d909      	bls.n	8000444 <__udivmoddi4+0x1a0>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000436:	f080 809c 	bcs.w	8000572 <__udivmoddi4+0x2ce>
 800043a:	45a6      	cmp	lr, r4
 800043c:	f240 8099 	bls.w	8000572 <__udivmoddi4+0x2ce>
 8000440:	3802      	subs	r0, #2
 8000442:	443c      	add	r4, r7
 8000444:	eba4 040e 	sub.w	r4, r4, lr
 8000448:	fa1f fe83 	uxth.w	lr, r3
 800044c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000450:	fb09 4413 	mls	r4, r9, r3, r4
 8000454:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000458:	fb03 fc0c 	mul.w	ip, r3, ip
 800045c:	45a4      	cmp	ip, r4
 800045e:	d908      	bls.n	8000472 <__udivmoddi4+0x1ce>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000466:	f080 8082 	bcs.w	800056e <__udivmoddi4+0x2ca>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d97f      	bls.n	800056e <__udivmoddi4+0x2ca>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000476:	eba4 040c 	sub.w	r4, r4, ip
 800047a:	fba0 ec02 	umull	lr, ip, r0, r2
 800047e:	4564      	cmp	r4, ip
 8000480:	4673      	mov	r3, lr
 8000482:	46e1      	mov	r9, ip
 8000484:	d362      	bcc.n	800054c <__udivmoddi4+0x2a8>
 8000486:	d05f      	beq.n	8000548 <__udivmoddi4+0x2a4>
 8000488:	b15d      	cbz	r5, 80004a2 <__udivmoddi4+0x1fe>
 800048a:	ebb8 0203 	subs.w	r2, r8, r3
 800048e:	eb64 0409 	sbc.w	r4, r4, r9
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	fa22 f301 	lsr.w	r3, r2, r1
 800049a:	431e      	orrs	r6, r3
 800049c:	40cc      	lsrs	r4, r1
 800049e:	e9c5 6400 	strd	r6, r4, [r5]
 80004a2:	2100      	movs	r1, #0
 80004a4:	e74f      	b.n	8000346 <__udivmoddi4+0xa2>
 80004a6:	fbb1 fcf2 	udiv	ip, r1, r2
 80004aa:	0c01      	lsrs	r1, r0, #16
 80004ac:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004b0:	b280      	uxth	r0, r0
 80004b2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b6:	463b      	mov	r3, r7
 80004b8:	4638      	mov	r0, r7
 80004ba:	463c      	mov	r4, r7
 80004bc:	46b8      	mov	r8, r7
 80004be:	46be      	mov	lr, r7
 80004c0:	2620      	movs	r6, #32
 80004c2:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c6:	eba2 0208 	sub.w	r2, r2, r8
 80004ca:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ce:	e766      	b.n	800039e <__udivmoddi4+0xfa>
 80004d0:	4601      	mov	r1, r0
 80004d2:	e718      	b.n	8000306 <__udivmoddi4+0x62>
 80004d4:	4610      	mov	r0, r2
 80004d6:	e72c      	b.n	8000332 <__udivmoddi4+0x8e>
 80004d8:	f1c6 0220 	rsb	r2, r6, #32
 80004dc:	fa2e f302 	lsr.w	r3, lr, r2
 80004e0:	40b7      	lsls	r7, r6
 80004e2:	40b1      	lsls	r1, r6
 80004e4:	fa20 f202 	lsr.w	r2, r0, r2
 80004e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004ec:	430a      	orrs	r2, r1
 80004ee:	fbb3 f8fe 	udiv	r8, r3, lr
 80004f2:	b2bc      	uxth	r4, r7
 80004f4:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f8:	0c11      	lsrs	r1, r2, #16
 80004fa:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fe:	fb08 f904 	mul.w	r9, r8, r4
 8000502:	40b0      	lsls	r0, r6
 8000504:	4589      	cmp	r9, r1
 8000506:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800050a:	b280      	uxth	r0, r0
 800050c:	d93e      	bls.n	800058c <__udivmoddi4+0x2e8>
 800050e:	1879      	adds	r1, r7, r1
 8000510:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000514:	d201      	bcs.n	800051a <__udivmoddi4+0x276>
 8000516:	4589      	cmp	r9, r1
 8000518:	d81f      	bhi.n	800055a <__udivmoddi4+0x2b6>
 800051a:	eba1 0109 	sub.w	r1, r1, r9
 800051e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000522:	fb09 f804 	mul.w	r8, r9, r4
 8000526:	fb0e 1119 	mls	r1, lr, r9, r1
 800052a:	b292      	uxth	r2, r2
 800052c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000530:	4542      	cmp	r2, r8
 8000532:	d229      	bcs.n	8000588 <__udivmoddi4+0x2e4>
 8000534:	18ba      	adds	r2, r7, r2
 8000536:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800053a:	d2c4      	bcs.n	80004c6 <__udivmoddi4+0x222>
 800053c:	4542      	cmp	r2, r8
 800053e:	d2c2      	bcs.n	80004c6 <__udivmoddi4+0x222>
 8000540:	f1a9 0102 	sub.w	r1, r9, #2
 8000544:	443a      	add	r2, r7
 8000546:	e7be      	b.n	80004c6 <__udivmoddi4+0x222>
 8000548:	45f0      	cmp	r8, lr
 800054a:	d29d      	bcs.n	8000488 <__udivmoddi4+0x1e4>
 800054c:	ebbe 0302 	subs.w	r3, lr, r2
 8000550:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000554:	3801      	subs	r0, #1
 8000556:	46e1      	mov	r9, ip
 8000558:	e796      	b.n	8000488 <__udivmoddi4+0x1e4>
 800055a:	eba7 0909 	sub.w	r9, r7, r9
 800055e:	4449      	add	r1, r9
 8000560:	f1a8 0c02 	sub.w	ip, r8, #2
 8000564:	fbb1 f9fe 	udiv	r9, r1, lr
 8000568:	fb09 f804 	mul.w	r8, r9, r4
 800056c:	e7db      	b.n	8000526 <__udivmoddi4+0x282>
 800056e:	4673      	mov	r3, lr
 8000570:	e77f      	b.n	8000472 <__udivmoddi4+0x1ce>
 8000572:	4650      	mov	r0, sl
 8000574:	e766      	b.n	8000444 <__udivmoddi4+0x1a0>
 8000576:	4608      	mov	r0, r1
 8000578:	e6fd      	b.n	8000376 <__udivmoddi4+0xd2>
 800057a:	443b      	add	r3, r7
 800057c:	3a02      	subs	r2, #2
 800057e:	e733      	b.n	80003e8 <__udivmoddi4+0x144>
 8000580:	f1ac 0c02 	sub.w	ip, ip, #2
 8000584:	443b      	add	r3, r7
 8000586:	e71c      	b.n	80003c2 <__udivmoddi4+0x11e>
 8000588:	4649      	mov	r1, r9
 800058a:	e79c      	b.n	80004c6 <__udivmoddi4+0x222>
 800058c:	eba1 0109 	sub.w	r1, r1, r9
 8000590:	46c4      	mov	ip, r8
 8000592:	fbb1 f9fe 	udiv	r9, r1, lr
 8000596:	fb09 f804 	mul.w	r8, r9, r4
 800059a:	e7c4      	b.n	8000526 <__udivmoddi4+0x282>

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b08a      	sub	sp, #40	@ 0x28
 80005a4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005a6:	f000 fabf 	bl	8000b28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005aa:	f000 f877 	bl	800069c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ae:	f000 f8d3 	bl	8000758 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  //enable the cycle count//
  DWT_CTRL |= (1 << 0);
 80005b2:	4b30      	ldr	r3, [pc, #192]	@ (8000674 <main+0xd4>)
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	4a2f      	ldr	r2, [pc, #188]	@ (8000674 <main+0xd4>)
 80005b8:	f043 0301 	orr.w	r3, r3, #1
 80005bc:	6013      	str	r3, [r2, #0]

//  SEGGER_UART_init(50000);

  //calling the APIs to start recording
  SEGGER_SYSVIEW_Conf();
 80005be:	f004 fb71 	bl	8004ca4 <SEGGER_SYSVIEW_Conf>
  SEGGER_SYSVIEW_Start();
 80005c2:	f005 fdc3 	bl	800614c <SEGGER_SYSVIEW_Start>

  status = xTaskCreate(led1_handler, "Task-1", configMINIMAL_STACK_SIZE * 2, "Executing task-1", 2, &task1_handler);
 80005c6:	f107 030c 	add.w	r3, r7, #12
 80005ca:	9301      	str	r3, [sp, #4]
 80005cc:	2302      	movs	r3, #2
 80005ce:	9300      	str	r3, [sp, #0]
 80005d0:	4b29      	ldr	r3, [pc, #164]	@ (8000678 <main+0xd8>)
 80005d2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80005d6:	4929      	ldr	r1, [pc, #164]	@ (800067c <main+0xdc>)
 80005d8:	4829      	ldr	r0, [pc, #164]	@ (8000680 <main+0xe0>)
 80005da:	f002 f8b7 	bl	800274c <xTaskCreate>
 80005de:	61f8      	str	r0, [r7, #28]
  configASSERT(status == pdPASS);
 80005e0:	69fb      	ldr	r3, [r7, #28]
 80005e2:	2b01      	cmp	r3, #1
 80005e4:	d00b      	beq.n	80005fe <main+0x5e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 80005e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80005ea:	f383 8811 	msr	BASEPRI, r3
 80005ee:	f3bf 8f6f 	isb	sy
 80005f2:	f3bf 8f4f 	dsb	sy
 80005f6:	61bb      	str	r3, [r7, #24]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 80005f8:	bf00      	nop
 80005fa:	bf00      	nop
 80005fc:	e7fd      	b.n	80005fa <main+0x5a>

  status = xTaskCreate(led2_handler, "Task-2", configMINIMAL_STACK_SIZE * 2, "Executing task-2", 2, &task2_handler);
 80005fe:	f107 0308 	add.w	r3, r7, #8
 8000602:	9301      	str	r3, [sp, #4]
 8000604:	2302      	movs	r3, #2
 8000606:	9300      	str	r3, [sp, #0]
 8000608:	4b1e      	ldr	r3, [pc, #120]	@ (8000684 <main+0xe4>)
 800060a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800060e:	491e      	ldr	r1, [pc, #120]	@ (8000688 <main+0xe8>)
 8000610:	481e      	ldr	r0, [pc, #120]	@ (800068c <main+0xec>)
 8000612:	f002 f89b 	bl	800274c <xTaskCreate>
 8000616:	61f8      	str	r0, [r7, #28]
  configASSERT(status == pdPASS);
 8000618:	69fb      	ldr	r3, [r7, #28]
 800061a:	2b01      	cmp	r3, #1
 800061c:	d00b      	beq.n	8000636 <main+0x96>
    __asm volatile
 800061e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000622:	f383 8811 	msr	BASEPRI, r3
 8000626:	f3bf 8f6f 	isb	sy
 800062a:	f3bf 8f4f 	dsb	sy
 800062e:	617b      	str	r3, [r7, #20]
}
 8000630:	bf00      	nop
 8000632:	bf00      	nop
 8000634:	e7fd      	b.n	8000632 <main+0x92>

  status = xTaskCreate(led3_handler, "Task-3", configMINIMAL_STACK_SIZE * 2, "Executing task-3", 2, &task3_handler);
 8000636:	1d3b      	adds	r3, r7, #4
 8000638:	9301      	str	r3, [sp, #4]
 800063a:	2302      	movs	r3, #2
 800063c:	9300      	str	r3, [sp, #0]
 800063e:	4b14      	ldr	r3, [pc, #80]	@ (8000690 <main+0xf0>)
 8000640:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000644:	4913      	ldr	r1, [pc, #76]	@ (8000694 <main+0xf4>)
 8000646:	4814      	ldr	r0, [pc, #80]	@ (8000698 <main+0xf8>)
 8000648:	f002 f880 	bl	800274c <xTaskCreate>
 800064c:	61f8      	str	r0, [r7, #28]
  configASSERT(status == pdPASS);
 800064e:	69fb      	ldr	r3, [r7, #28]
 8000650:	2b01      	cmp	r3, #1
 8000652:	d00b      	beq.n	800066c <main+0xcc>
    __asm volatile
 8000654:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000658:	f383 8811 	msr	BASEPRI, r3
 800065c:	f3bf 8f6f 	isb	sy
 8000660:	f3bf 8f4f 	dsb	sy
 8000664:	613b      	str	r3, [r7, #16]
}
 8000666:	bf00      	nop
 8000668:	bf00      	nop
 800066a:	e7fd      	b.n	8000668 <main+0xc8>

  //Starting the FreeRTOS Scheduler//
  vTaskStartScheduler();
 800066c:	f002 faf2 	bl	8002c54 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000670:	bf00      	nop
 8000672:	e7fd      	b.n	8000670 <main+0xd0>
 8000674:	e0001000 	.word	0xe0001000
 8000678:	08006ef4 	.word	0x08006ef4
 800067c:	08006f08 	.word	0x08006f08
 8000680:	08000811 	.word	0x08000811
 8000684:	08006f10 	.word	0x08006f10
 8000688:	08006f24 	.word	0x08006f24
 800068c:	08000855 	.word	0x08000855
 8000690:	08006f2c 	.word	0x08006f2c
 8000694:	08006f40 	.word	0x08006f40
 8000698:	08000899 	.word	0x08000899

0800069c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b094      	sub	sp, #80	@ 0x50
 80006a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006a2:	f107 0320 	add.w	r3, r7, #32
 80006a6:	2230      	movs	r2, #48	@ 0x30
 80006a8:	2100      	movs	r1, #0
 80006aa:	4618      	mov	r0, r3
 80006ac:	f006 fbdc 	bl	8006e68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006b0:	f107 030c 	add.w	r3, r7, #12
 80006b4:	2200      	movs	r2, #0
 80006b6:	601a      	str	r2, [r3, #0]
 80006b8:	605a      	str	r2, [r3, #4]
 80006ba:	609a      	str	r2, [r3, #8]
 80006bc:	60da      	str	r2, [r3, #12]
 80006be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006c0:	2300      	movs	r3, #0
 80006c2:	60bb      	str	r3, [r7, #8]
 80006c4:	4b22      	ldr	r3, [pc, #136]	@ (8000750 <SystemClock_Config+0xb4>)
 80006c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006c8:	4a21      	ldr	r2, [pc, #132]	@ (8000750 <SystemClock_Config+0xb4>)
 80006ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80006d0:	4b1f      	ldr	r3, [pc, #124]	@ (8000750 <SystemClock_Config+0xb4>)
 80006d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006d8:	60bb      	str	r3, [r7, #8]
 80006da:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006dc:	2300      	movs	r3, #0
 80006de:	607b      	str	r3, [r7, #4]
 80006e0:	4b1c      	ldr	r3, [pc, #112]	@ (8000754 <SystemClock_Config+0xb8>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	4a1b      	ldr	r2, [pc, #108]	@ (8000754 <SystemClock_Config+0xb8>)
 80006e6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80006ea:	6013      	str	r3, [r2, #0]
 80006ec:	4b19      	ldr	r3, [pc, #100]	@ (8000754 <SystemClock_Config+0xb8>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006f4:	607b      	str	r3, [r7, #4]
 80006f6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006f8:	2302      	movs	r3, #2
 80006fa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006fc:	2301      	movs	r3, #1
 80006fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000700:	2310      	movs	r3, #16
 8000702:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000704:	2300      	movs	r3, #0
 8000706:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000708:	f107 0320 	add.w	r3, r7, #32
 800070c:	4618      	mov	r0, r3
 800070e:	f000 fce7 	bl	80010e0 <HAL_RCC_OscConfig>
 8000712:	4603      	mov	r3, r0
 8000714:	2b00      	cmp	r3, #0
 8000716:	d001      	beq.n	800071c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000718:	f000 f8ef 	bl	80008fa <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800071c:	230f      	movs	r3, #15
 800071e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000720:	2300      	movs	r3, #0
 8000722:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000724:	2300      	movs	r3, #0
 8000726:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000728:	2300      	movs	r3, #0
 800072a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800072c:	2300      	movs	r3, #0
 800072e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000730:	f107 030c 	add.w	r3, r7, #12
 8000734:	2100      	movs	r1, #0
 8000736:	4618      	mov	r0, r3
 8000738:	f000 ff4a 	bl	80015d0 <HAL_RCC_ClockConfig>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000742:	f000 f8da 	bl	80008fa <Error_Handler>
  }
}
 8000746:	bf00      	nop
 8000748:	3750      	adds	r7, #80	@ 0x50
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	40023800 	.word	0x40023800
 8000754:	40007000 	.word	0x40007000

08000758 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b088      	sub	sp, #32
 800075c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800075e:	f107 030c 	add.w	r3, r7, #12
 8000762:	2200      	movs	r2, #0
 8000764:	601a      	str	r2, [r3, #0]
 8000766:	605a      	str	r2, [r3, #4]
 8000768:	609a      	str	r2, [r3, #8]
 800076a:	60da      	str	r2, [r3, #12]
 800076c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800076e:	2300      	movs	r3, #0
 8000770:	60bb      	str	r3, [r7, #8]
 8000772:	4b24      	ldr	r3, [pc, #144]	@ (8000804 <MX_GPIO_Init+0xac>)
 8000774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000776:	4a23      	ldr	r2, [pc, #140]	@ (8000804 <MX_GPIO_Init+0xac>)
 8000778:	f043 0304 	orr.w	r3, r3, #4
 800077c:	6313      	str	r3, [r2, #48]	@ 0x30
 800077e:	4b21      	ldr	r3, [pc, #132]	@ (8000804 <MX_GPIO_Init+0xac>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000782:	f003 0304 	and.w	r3, r3, #4
 8000786:	60bb      	str	r3, [r7, #8]
 8000788:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800078a:	2300      	movs	r3, #0
 800078c:	607b      	str	r3, [r7, #4]
 800078e:	4b1d      	ldr	r3, [pc, #116]	@ (8000804 <MX_GPIO_Init+0xac>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000792:	4a1c      	ldr	r2, [pc, #112]	@ (8000804 <MX_GPIO_Init+0xac>)
 8000794:	f043 0302 	orr.w	r3, r3, #2
 8000798:	6313      	str	r3, [r2, #48]	@ 0x30
 800079a:	4b1a      	ldr	r3, [pc, #104]	@ (8000804 <MX_GPIO_Init+0xac>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079e:	f003 0302 	and.w	r3, r3, #2
 80007a2:	607b      	str	r3, [r7, #4]
 80007a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80007a6:	2200      	movs	r2, #0
 80007a8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80007ac:	4816      	ldr	r0, [pc, #88]	@ (8000808 <MX_GPIO_Init+0xb0>)
 80007ae:	f000 fc63 	bl	8001078 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80007b2:	2200      	movs	r2, #0
 80007b4:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 80007b8:	4814      	ldr	r0, [pc, #80]	@ (800080c <MX_GPIO_Init+0xb4>)
 80007ba:	f000 fc5d 	bl	8001078 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80007be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c4:	2301      	movs	r3, #1
 80007c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c8:	2300      	movs	r3, #0
 80007ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007cc:	2300      	movs	r3, #0
 80007ce:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007d0:	f107 030c 	add.w	r3, r7, #12
 80007d4:	4619      	mov	r1, r3
 80007d6:	480c      	ldr	r0, [pc, #48]	@ (8000808 <MX_GPIO_Init+0xb0>)
 80007d8:	f000 faca 	bl	8000d70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80007dc:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80007e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007e2:	2301      	movs	r3, #1
 80007e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e6:	2300      	movs	r3, #0
 80007e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ea:	2300      	movs	r3, #0
 80007ec:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007ee:	f107 030c 	add.w	r3, r7, #12
 80007f2:	4619      	mov	r1, r3
 80007f4:	4805      	ldr	r0, [pc, #20]	@ (800080c <MX_GPIO_Init+0xb4>)
 80007f6:	f000 fabb 	bl	8000d70 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80007fa:	bf00      	nop
 80007fc:	3720      	adds	r7, #32
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	40023800 	.word	0x40023800
 8000808:	40020800 	.word	0x40020800
 800080c:	40020400 	.word	0x40020400

08000810 <led1_handler>:

/* USER CODE BEGIN 4 */
static void led1_handler(void* parameters)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b084      	sub	sp, #16
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
	TickType_t prev_waketime = xTaskGetTickCount();
 8000818:	f002 fbaa 	bl	8002f70 <xTaskGetTickCount>
 800081c:	4602      	mov	r2, r0
 800081e:	460b      	mov	r3, r1
 8000820:	e9c7 2302 	strd	r2, r3, [r7, #8]
	while(1)
	{
		SEGGER_SYSVIEW_PrintfTarget("Toggling blue LED");
 8000824:	4809      	ldr	r0, [pc, #36]	@ (800084c <led1_handler+0x3c>)
 8000826:	f006 fa9f 	bl	8006d68 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800082a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800082e:	4808      	ldr	r0, [pc, #32]	@ (8000850 <led1_handler+0x40>)
 8000830:	f000 fc3b 	bl	80010aa <HAL_GPIO_TogglePin>
		vTaskDelayUntil(&prev_waketime, pdMS_TO_TICKS(1000));
 8000834:	f107 0108 	add.w	r1, r7, #8
 8000838:	f04f 0264 	mov.w	r2, #100	@ 0x64
 800083c:	f04f 0300 	mov.w	r3, #0
 8000840:	4608      	mov	r0, r1
 8000842:	f002 f8f1 	bl	8002a28 <xTaskDelayUntil>
		SEGGER_SYSVIEW_PrintfTarget("Toggling blue LED");
 8000846:	bf00      	nop
 8000848:	e7ec      	b.n	8000824 <led1_handler+0x14>
 800084a:	bf00      	nop
 800084c:	08006f48 	.word	0x08006f48
 8000850:	40020800 	.word	0x40020800

08000854 <led2_handler>:
//		taskYIELD();
	}
}
static void led2_handler(void* parameters)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b084      	sub	sp, #16
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
	TickType_t prev_waketime = xTaskGetTickCount();
 800085c:	f002 fb88 	bl	8002f70 <xTaskGetTickCount>
 8000860:	4602      	mov	r2, r0
 8000862:	460b      	mov	r3, r1
 8000864:	e9c7 2302 	strd	r2, r3, [r7, #8]
	while(1)
	{
		SEGGER_SYSVIEW_PrintfTarget("Toggling B13 Pin");
 8000868:	4809      	ldr	r0, [pc, #36]	@ (8000890 <led2_handler+0x3c>)
 800086a:	f006 fa7d 	bl	8006d68 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 800086e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000872:	4808      	ldr	r0, [pc, #32]	@ (8000894 <led2_handler+0x40>)
 8000874:	f000 fc19 	bl	80010aa <HAL_GPIO_TogglePin>
		vTaskDelayUntil(&prev_waketime, pdMS_TO_TICKS(800));
 8000878:	f107 0108 	add.w	r1, r7, #8
 800087c:	f04f 0250 	mov.w	r2, #80	@ 0x50
 8000880:	f04f 0300 	mov.w	r3, #0
 8000884:	4608      	mov	r0, r1
 8000886:	f002 f8cf 	bl	8002a28 <xTaskDelayUntil>
		SEGGER_SYSVIEW_PrintfTarget("Toggling B13 Pin");
 800088a:	bf00      	nop
 800088c:	e7ec      	b.n	8000868 <led2_handler+0x14>
 800088e:	bf00      	nop
 8000890:	08006f5c 	.word	0x08006f5c
 8000894:	40020400 	.word	0x40020400

08000898 <led3_handler>:
//		taskYIELD();
	}
}
static void led3_handler(void* parameters)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b084      	sub	sp, #16
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
	TickType_t prev_waketime = xTaskGetTickCount();
 80008a0:	f002 fb66 	bl	8002f70 <xTaskGetTickCount>
 80008a4:	4602      	mov	r2, r0
 80008a6:	460b      	mov	r3, r1
 80008a8:	e9c7 2302 	strd	r2, r3, [r7, #8]
	while(1)
	{
		SEGGER_SYSVIEW_PrintfTarget("Toggling B14 Pin");
 80008ac:	4809      	ldr	r0, [pc, #36]	@ (80008d4 <led3_handler+0x3c>)
 80008ae:	f006 fa5b 	bl	8006d68 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 80008b2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80008b6:	4808      	ldr	r0, [pc, #32]	@ (80008d8 <led3_handler+0x40>)
 80008b8:	f000 fbf7 	bl	80010aa <HAL_GPIO_TogglePin>
		vTaskDelayUntil(&prev_waketime, pdMS_TO_TICKS(400));
 80008bc:	f107 0108 	add.w	r1, r7, #8
 80008c0:	f04f 0228 	mov.w	r2, #40	@ 0x28
 80008c4:	f04f 0300 	mov.w	r3, #0
 80008c8:	4608      	mov	r0, r1
 80008ca:	f002 f8ad 	bl	8002a28 <xTaskDelayUntil>
		SEGGER_SYSVIEW_PrintfTarget("Toggling B14 Pin");
 80008ce:	bf00      	nop
 80008d0:	e7ec      	b.n	80008ac <led3_handler+0x14>
 80008d2:	bf00      	nop
 80008d4:	08006f70 	.word	0x08006f70
 80008d8:	40020400 	.word	0x40020400

080008dc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b082      	sub	sp, #8
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2)
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80008ec:	d101      	bne.n	80008f2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80008ee:	f000 f93d 	bl	8000b6c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80008f2:	bf00      	nop
 80008f4:	3708      	adds	r7, #8
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}

080008fa <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008fa:	b480      	push	{r7}
 80008fc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008fe:	b672      	cpsid	i
}
 8000900:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000902:	bf00      	nop
 8000904:	e7fd      	b.n	8000902 <Error_Handler+0x8>
	...

08000908 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b082      	sub	sp, #8
 800090c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800090e:	2300      	movs	r3, #0
 8000910:	607b      	str	r3, [r7, #4]
 8000912:	4b10      	ldr	r3, [pc, #64]	@ (8000954 <HAL_MspInit+0x4c>)
 8000914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000916:	4a0f      	ldr	r2, [pc, #60]	@ (8000954 <HAL_MspInit+0x4c>)
 8000918:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800091c:	6453      	str	r3, [r2, #68]	@ 0x44
 800091e:	4b0d      	ldr	r3, [pc, #52]	@ (8000954 <HAL_MspInit+0x4c>)
 8000920:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000922:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000926:	607b      	str	r3, [r7, #4]
 8000928:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800092a:	2300      	movs	r3, #0
 800092c:	603b      	str	r3, [r7, #0]
 800092e:	4b09      	ldr	r3, [pc, #36]	@ (8000954 <HAL_MspInit+0x4c>)
 8000930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000932:	4a08      	ldr	r2, [pc, #32]	@ (8000954 <HAL_MspInit+0x4c>)
 8000934:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000938:	6413      	str	r3, [r2, #64]	@ 0x40
 800093a:	4b06      	ldr	r3, [pc, #24]	@ (8000954 <HAL_MspInit+0x4c>)
 800093c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800093e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000942:	603b      	str	r3, [r7, #0]
 8000944:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
  vInitPrioGroupValue();
 8000946:	f003 fd75 	bl	8004434 <vInitPrioGroupValue>

  /* USER CODE END MspInit 1 */
}
 800094a:	bf00      	nop
 800094c:	3708      	adds	r7, #8
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	40023800 	.word	0x40023800

08000958 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b08e      	sub	sp, #56	@ 0x38
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000960:	2300      	movs	r3, #0
 8000962:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000964:	2300      	movs	r3, #0
 8000966:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8000968:	2300      	movs	r3, #0
 800096a:	60fb      	str	r3, [r7, #12]
 800096c:	4b34      	ldr	r3, [pc, #208]	@ (8000a40 <HAL_InitTick+0xe8>)
 800096e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000970:	4a33      	ldr	r2, [pc, #204]	@ (8000a40 <HAL_InitTick+0xe8>)
 8000972:	f043 0301 	orr.w	r3, r3, #1
 8000976:	6413      	str	r3, [r2, #64]	@ 0x40
 8000978:	4b31      	ldr	r3, [pc, #196]	@ (8000a40 <HAL_InitTick+0xe8>)
 800097a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800097c:	f003 0301 	and.w	r3, r3, #1
 8000980:	60fb      	str	r3, [r7, #12]
 8000982:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000984:	f107 0210 	add.w	r2, r7, #16
 8000988:	f107 0314 	add.w	r3, r7, #20
 800098c:	4611      	mov	r1, r2
 800098e:	4618      	mov	r0, r3
 8000990:	f000 ffea 	bl	8001968 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000994:	6a3b      	ldr	r3, [r7, #32]
 8000996:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000998:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800099a:	2b00      	cmp	r3, #0
 800099c:	d103      	bne.n	80009a6 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800099e:	f000 ffcf 	bl	8001940 <HAL_RCC_GetPCLK1Freq>
 80009a2:	6378      	str	r0, [r7, #52]	@ 0x34
 80009a4:	e004      	b.n	80009b0 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80009a6:	f000 ffcb 	bl	8001940 <HAL_RCC_GetPCLK1Freq>
 80009aa:	4603      	mov	r3, r0
 80009ac:	005b      	lsls	r3, r3, #1
 80009ae:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80009b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80009b2:	4a24      	ldr	r2, [pc, #144]	@ (8000a44 <HAL_InitTick+0xec>)
 80009b4:	fba2 2303 	umull	r2, r3, r2, r3
 80009b8:	0c9b      	lsrs	r3, r3, #18
 80009ba:	3b01      	subs	r3, #1
 80009bc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 80009be:	4b22      	ldr	r3, [pc, #136]	@ (8000a48 <HAL_InitTick+0xf0>)
 80009c0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80009c4:	601a      	str	r2, [r3, #0]
   * Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 80009c6:	4b20      	ldr	r3, [pc, #128]	@ (8000a48 <HAL_InitTick+0xf0>)
 80009c8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80009cc:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 80009ce:	4a1e      	ldr	r2, [pc, #120]	@ (8000a48 <HAL_InitTick+0xf0>)
 80009d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009d2:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 80009d4:	4b1c      	ldr	r3, [pc, #112]	@ (8000a48 <HAL_InitTick+0xf0>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009da:	4b1b      	ldr	r3, [pc, #108]	@ (8000a48 <HAL_InitTick+0xf0>)
 80009dc:	2200      	movs	r2, #0
 80009de:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009e0:	4b19      	ldr	r3, [pc, #100]	@ (8000a48 <HAL_InitTick+0xf0>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 80009e6:	4818      	ldr	r0, [pc, #96]	@ (8000a48 <HAL_InitTick+0xf0>)
 80009e8:	f000 fff0 	bl	80019cc <HAL_TIM_Base_Init>
 80009ec:	4603      	mov	r3, r0
 80009ee:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80009f2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d11b      	bne.n	8000a32 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 80009fa:	4813      	ldr	r0, [pc, #76]	@ (8000a48 <HAL_InitTick+0xf0>)
 80009fc:	f001 f840 	bl	8001a80 <HAL_TIM_Base_Start_IT>
 8000a00:	4603      	mov	r3, r0
 8000a02:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000a06:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d111      	bne.n	8000a32 <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000a0e:	201c      	movs	r0, #28
 8000a10:	f000 f9a0 	bl	8000d54 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	2b0f      	cmp	r3, #15
 8000a18:	d808      	bhi.n	8000a2c <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	6879      	ldr	r1, [r7, #4]
 8000a1e:	201c      	movs	r0, #28
 8000a20:	f000 f97c 	bl	8000d1c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a24:	4a09      	ldr	r2, [pc, #36]	@ (8000a4c <HAL_InitTick+0xf4>)
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	6013      	str	r3, [r2, #0]
 8000a2a:	e002      	b.n	8000a32 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8000a2c:	2301      	movs	r3, #1
 8000a2e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000a32:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000a36:	4618      	mov	r0, r3
 8000a38:	3738      	adds	r7, #56	@ 0x38
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	40023800 	.word	0x40023800
 8000a44:	431bde83 	.word	0x431bde83
 8000a48:	2000002c 	.word	0x2000002c
 8000a4c:	20000004 	.word	0x20000004

08000a50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a54:	bf00      	nop
 8000a56:	e7fd      	b.n	8000a54 <NMI_Handler+0x4>

08000a58 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a5c:	bf00      	nop
 8000a5e:	e7fd      	b.n	8000a5c <HardFault_Handler+0x4>

08000a60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a64:	bf00      	nop
 8000a66:	e7fd      	b.n	8000a64 <MemManage_Handler+0x4>

08000a68 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a6c:	bf00      	nop
 8000a6e:	e7fd      	b.n	8000a6c <BusFault_Handler+0x4>

08000a70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a74:	bf00      	nop
 8000a76:	e7fd      	b.n	8000a74 <UsageFault_Handler+0x4>

08000a78 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a7c:	bf00      	nop
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a84:	4770      	bx	lr

08000a86 <SysTick_Handler>:
void SysTick_Handler(void)
{
 8000a86:	b580      	push	{r7, lr}
 8000a88:	af00      	add	r7, sp, #0
    if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000a8a:	f002 ff3b 	bl	8003904 <xTaskGetSchedulerState>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b01      	cmp	r3, #1
 8000a92:	d001      	beq.n	8000a98 <SysTick_Handler+0x12>
    {
        xPortSysTickHandler();
 8000a94:	f003 fdd0 	bl	8004638 <xPortSysTickHandler>
    }
}
 8000a98:	bf00      	nop
 8000a9a:	bd80      	pop	{r7, pc}

08000a9c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000aa0:	4802      	ldr	r0, [pc, #8]	@ (8000aac <TIM2_IRQHandler+0x10>)
 8000aa2:	f001 f84f 	bl	8001b44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000aa6:	bf00      	nop
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	2000002c 	.word	0x2000002c

08000ab0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ab4:	4b06      	ldr	r3, [pc, #24]	@ (8000ad0 <SystemInit+0x20>)
 8000ab6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000aba:	4a05      	ldr	r2, [pc, #20]	@ (8000ad0 <SystemInit+0x20>)
 8000abc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ac0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ac4:	bf00      	nop
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop
 8000ad0:	e000ed00 	.word	0xe000ed00

08000ad4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ad4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b0c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000ad8:	f7ff ffea 	bl	8000ab0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000adc:	480c      	ldr	r0, [pc, #48]	@ (8000b10 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ade:	490d      	ldr	r1, [pc, #52]	@ (8000b14 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ae0:	4a0d      	ldr	r2, [pc, #52]	@ (8000b18 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ae2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ae4:	e002      	b.n	8000aec <LoopCopyDataInit>

08000ae6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ae6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ae8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000aea:	3304      	adds	r3, #4

08000aec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000aec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000aee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000af0:	d3f9      	bcc.n	8000ae6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000af2:	4a0a      	ldr	r2, [pc, #40]	@ (8000b1c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000af4:	4c0a      	ldr	r4, [pc, #40]	@ (8000b20 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000af6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000af8:	e001      	b.n	8000afe <LoopFillZerobss>

08000afa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000afa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000afc:	3204      	adds	r2, #4

08000afe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000afe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b00:	d3fb      	bcc.n	8000afa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b02:	f006 f9b9 	bl	8006e78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b06:	f7ff fd4b 	bl	80005a0 <main>
  bx  lr    
 8000b0a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000b0c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b14:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000b18:	080070b8 	.word	0x080070b8
  ldr r2, =_sbss
 8000b1c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000b20:	200046a4 	.word	0x200046a4

08000b24 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b24:	e7fe      	b.n	8000b24 <ADC_IRQHandler>
	...

08000b28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b2c:	4b0e      	ldr	r3, [pc, #56]	@ (8000b68 <HAL_Init+0x40>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	4a0d      	ldr	r2, [pc, #52]	@ (8000b68 <HAL_Init+0x40>)
 8000b32:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b36:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b38:	4b0b      	ldr	r3, [pc, #44]	@ (8000b68 <HAL_Init+0x40>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	4a0a      	ldr	r2, [pc, #40]	@ (8000b68 <HAL_Init+0x40>)
 8000b3e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b42:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b44:	4b08      	ldr	r3, [pc, #32]	@ (8000b68 <HAL_Init+0x40>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	4a07      	ldr	r2, [pc, #28]	@ (8000b68 <HAL_Init+0x40>)
 8000b4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b4e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b50:	2003      	movs	r0, #3
 8000b52:	f000 f8d8 	bl	8000d06 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b56:	200f      	movs	r0, #15
 8000b58:	f7ff fefe 	bl	8000958 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b5c:	f7ff fed4 	bl	8000908 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b60:	2300      	movs	r3, #0
}
 8000b62:	4618      	mov	r0, r3
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	40023c00 	.word	0x40023c00

08000b6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b70:	4b06      	ldr	r3, [pc, #24]	@ (8000b8c <HAL_IncTick+0x20>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	461a      	mov	r2, r3
 8000b76:	4b06      	ldr	r3, [pc, #24]	@ (8000b90 <HAL_IncTick+0x24>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	4413      	add	r3, r2
 8000b7c:	4a04      	ldr	r2, [pc, #16]	@ (8000b90 <HAL_IncTick+0x24>)
 8000b7e:	6013      	str	r3, [r2, #0]
}
 8000b80:	bf00      	nop
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop
 8000b8c:	20000008 	.word	0x20000008
 8000b90:	20000074 	.word	0x20000074

08000b94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  return uwTick;
 8000b98:	4b03      	ldr	r3, [pc, #12]	@ (8000ba8 <HAL_GetTick+0x14>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop
 8000ba8:	20000074 	.word	0x20000074

08000bac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bac:	b480      	push	{r7}
 8000bae:	b085      	sub	sp, #20
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	f003 0307 	and.w	r3, r3, #7
 8000bba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bbc:	4b0c      	ldr	r3, [pc, #48]	@ (8000bf0 <__NVIC_SetPriorityGrouping+0x44>)
 8000bbe:	68db      	ldr	r3, [r3, #12]
 8000bc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bc2:	68ba      	ldr	r2, [r7, #8]
 8000bc4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000bc8:	4013      	ands	r3, r2
 8000bca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bd0:	68bb      	ldr	r3, [r7, #8]
 8000bd2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bd4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000bd8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bdc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bde:	4a04      	ldr	r2, [pc, #16]	@ (8000bf0 <__NVIC_SetPriorityGrouping+0x44>)
 8000be0:	68bb      	ldr	r3, [r7, #8]
 8000be2:	60d3      	str	r3, [r2, #12]
}
 8000be4:	bf00      	nop
 8000be6:	3714      	adds	r7, #20
 8000be8:	46bd      	mov	sp, r7
 8000bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bee:	4770      	bx	lr
 8000bf0:	e000ed00 	.word	0xe000ed00

08000bf4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bf8:	4b04      	ldr	r3, [pc, #16]	@ (8000c0c <__NVIC_GetPriorityGrouping+0x18>)
 8000bfa:	68db      	ldr	r3, [r3, #12]
 8000bfc:	0a1b      	lsrs	r3, r3, #8
 8000bfe:	f003 0307 	and.w	r3, r3, #7
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	46bd      	mov	sp, r7
 8000c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0a:	4770      	bx	lr
 8000c0c:	e000ed00 	.word	0xe000ed00

08000c10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	4603      	mov	r3, r0
 8000c18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	db0b      	blt.n	8000c3a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c22:	79fb      	ldrb	r3, [r7, #7]
 8000c24:	f003 021f 	and.w	r2, r3, #31
 8000c28:	4907      	ldr	r1, [pc, #28]	@ (8000c48 <__NVIC_EnableIRQ+0x38>)
 8000c2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c2e:	095b      	lsrs	r3, r3, #5
 8000c30:	2001      	movs	r0, #1
 8000c32:	fa00 f202 	lsl.w	r2, r0, r2
 8000c36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c3a:	bf00      	nop
 8000c3c:	370c      	adds	r7, #12
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop
 8000c48:	e000e100 	.word	0xe000e100

08000c4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	b083      	sub	sp, #12
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	4603      	mov	r3, r0
 8000c54:	6039      	str	r1, [r7, #0]
 8000c56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	db0a      	blt.n	8000c76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	b2da      	uxtb	r2, r3
 8000c64:	490c      	ldr	r1, [pc, #48]	@ (8000c98 <__NVIC_SetPriority+0x4c>)
 8000c66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c6a:	0112      	lsls	r2, r2, #4
 8000c6c:	b2d2      	uxtb	r2, r2
 8000c6e:	440b      	add	r3, r1
 8000c70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c74:	e00a      	b.n	8000c8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	b2da      	uxtb	r2, r3
 8000c7a:	4908      	ldr	r1, [pc, #32]	@ (8000c9c <__NVIC_SetPriority+0x50>)
 8000c7c:	79fb      	ldrb	r3, [r7, #7]
 8000c7e:	f003 030f 	and.w	r3, r3, #15
 8000c82:	3b04      	subs	r3, #4
 8000c84:	0112      	lsls	r2, r2, #4
 8000c86:	b2d2      	uxtb	r2, r2
 8000c88:	440b      	add	r3, r1
 8000c8a:	761a      	strb	r2, [r3, #24]
}
 8000c8c:	bf00      	nop
 8000c8e:	370c      	adds	r7, #12
 8000c90:	46bd      	mov	sp, r7
 8000c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c96:	4770      	bx	lr
 8000c98:	e000e100 	.word	0xe000e100
 8000c9c:	e000ed00 	.word	0xe000ed00

08000ca0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b089      	sub	sp, #36	@ 0x24
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	60f8      	str	r0, [r7, #12]
 8000ca8:	60b9      	str	r1, [r7, #8]
 8000caa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	f003 0307 	and.w	r3, r3, #7
 8000cb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cb4:	69fb      	ldr	r3, [r7, #28]
 8000cb6:	f1c3 0307 	rsb	r3, r3, #7
 8000cba:	2b04      	cmp	r3, #4
 8000cbc:	bf28      	it	cs
 8000cbe:	2304      	movcs	r3, #4
 8000cc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cc2:	69fb      	ldr	r3, [r7, #28]
 8000cc4:	3304      	adds	r3, #4
 8000cc6:	2b06      	cmp	r3, #6
 8000cc8:	d902      	bls.n	8000cd0 <NVIC_EncodePriority+0x30>
 8000cca:	69fb      	ldr	r3, [r7, #28]
 8000ccc:	3b03      	subs	r3, #3
 8000cce:	e000      	b.n	8000cd2 <NVIC_EncodePriority+0x32>
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cd4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000cd8:	69bb      	ldr	r3, [r7, #24]
 8000cda:	fa02 f303 	lsl.w	r3, r2, r3
 8000cde:	43da      	mvns	r2, r3
 8000ce0:	68bb      	ldr	r3, [r7, #8]
 8000ce2:	401a      	ands	r2, r3
 8000ce4:	697b      	ldr	r3, [r7, #20]
 8000ce6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ce8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000cec:	697b      	ldr	r3, [r7, #20]
 8000cee:	fa01 f303 	lsl.w	r3, r1, r3
 8000cf2:	43d9      	mvns	r1, r3
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cf8:	4313      	orrs	r3, r2
         );
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	3724      	adds	r7, #36	@ 0x24
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr

08000d06 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d06:	b580      	push	{r7, lr}
 8000d08:	b082      	sub	sp, #8
 8000d0a:	af00      	add	r7, sp, #0
 8000d0c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d0e:	6878      	ldr	r0, [r7, #4]
 8000d10:	f7ff ff4c 	bl	8000bac <__NVIC_SetPriorityGrouping>
}
 8000d14:	bf00      	nop
 8000d16:	3708      	adds	r7, #8
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}

08000d1c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b086      	sub	sp, #24
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	4603      	mov	r3, r0
 8000d24:	60b9      	str	r1, [r7, #8]
 8000d26:	607a      	str	r2, [r7, #4]
 8000d28:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d2e:	f7ff ff61 	bl	8000bf4 <__NVIC_GetPriorityGrouping>
 8000d32:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d34:	687a      	ldr	r2, [r7, #4]
 8000d36:	68b9      	ldr	r1, [r7, #8]
 8000d38:	6978      	ldr	r0, [r7, #20]
 8000d3a:	f7ff ffb1 	bl	8000ca0 <NVIC_EncodePriority>
 8000d3e:	4602      	mov	r2, r0
 8000d40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d44:	4611      	mov	r1, r2
 8000d46:	4618      	mov	r0, r3
 8000d48:	f7ff ff80 	bl	8000c4c <__NVIC_SetPriority>
}
 8000d4c:	bf00      	nop
 8000d4e:	3718      	adds	r7, #24
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}

08000d54 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d62:	4618      	mov	r0, r3
 8000d64:	f7ff ff54 	bl	8000c10 <__NVIC_EnableIRQ>
}
 8000d68:	bf00      	nop
 8000d6a:	3708      	adds	r7, #8
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}

08000d70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b089      	sub	sp, #36	@ 0x24
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
 8000d78:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000d82:	2300      	movs	r3, #0
 8000d84:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d86:	2300      	movs	r3, #0
 8000d88:	61fb      	str	r3, [r7, #28]
 8000d8a:	e159      	b.n	8001040 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	69fb      	ldr	r3, [r7, #28]
 8000d90:	fa02 f303 	lsl.w	r3, r2, r3
 8000d94:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d96:	683b      	ldr	r3, [r7, #0]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	697a      	ldr	r2, [r7, #20]
 8000d9c:	4013      	ands	r3, r2
 8000d9e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000da0:	693a      	ldr	r2, [r7, #16]
 8000da2:	697b      	ldr	r3, [r7, #20]
 8000da4:	429a      	cmp	r2, r3
 8000da6:	f040 8148 	bne.w	800103a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	685b      	ldr	r3, [r3, #4]
 8000dae:	f003 0303 	and.w	r3, r3, #3
 8000db2:	2b01      	cmp	r3, #1
 8000db4:	d005      	beq.n	8000dc2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	685b      	ldr	r3, [r3, #4]
 8000dba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000dbe:	2b02      	cmp	r3, #2
 8000dc0:	d130      	bne.n	8000e24 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	689b      	ldr	r3, [r3, #8]
 8000dc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000dc8:	69fb      	ldr	r3, [r7, #28]
 8000dca:	005b      	lsls	r3, r3, #1
 8000dcc:	2203      	movs	r2, #3
 8000dce:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd2:	43db      	mvns	r3, r3
 8000dd4:	69ba      	ldr	r2, [r7, #24]
 8000dd6:	4013      	ands	r3, r2
 8000dd8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	68da      	ldr	r2, [r3, #12]
 8000dde:	69fb      	ldr	r3, [r7, #28]
 8000de0:	005b      	lsls	r3, r3, #1
 8000de2:	fa02 f303 	lsl.w	r3, r2, r3
 8000de6:	69ba      	ldr	r2, [r7, #24]
 8000de8:	4313      	orrs	r3, r2
 8000dea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	69ba      	ldr	r2, [r7, #24]
 8000df0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	685b      	ldr	r3, [r3, #4]
 8000df6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000df8:	2201      	movs	r2, #1
 8000dfa:	69fb      	ldr	r3, [r7, #28]
 8000dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8000e00:	43db      	mvns	r3, r3
 8000e02:	69ba      	ldr	r2, [r7, #24]
 8000e04:	4013      	ands	r3, r2
 8000e06:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	685b      	ldr	r3, [r3, #4]
 8000e0c:	091b      	lsrs	r3, r3, #4
 8000e0e:	f003 0201 	and.w	r2, r3, #1
 8000e12:	69fb      	ldr	r3, [r7, #28]
 8000e14:	fa02 f303 	lsl.w	r3, r2, r3
 8000e18:	69ba      	ldr	r2, [r7, #24]
 8000e1a:	4313      	orrs	r3, r2
 8000e1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	69ba      	ldr	r2, [r7, #24]
 8000e22:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	685b      	ldr	r3, [r3, #4]
 8000e28:	f003 0303 	and.w	r3, r3, #3
 8000e2c:	2b03      	cmp	r3, #3
 8000e2e:	d017      	beq.n	8000e60 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	68db      	ldr	r3, [r3, #12]
 8000e34:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e36:	69fb      	ldr	r3, [r7, #28]
 8000e38:	005b      	lsls	r3, r3, #1
 8000e3a:	2203      	movs	r2, #3
 8000e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e40:	43db      	mvns	r3, r3
 8000e42:	69ba      	ldr	r2, [r7, #24]
 8000e44:	4013      	ands	r3, r2
 8000e46:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	689a      	ldr	r2, [r3, #8]
 8000e4c:	69fb      	ldr	r3, [r7, #28]
 8000e4e:	005b      	lsls	r3, r3, #1
 8000e50:	fa02 f303 	lsl.w	r3, r2, r3
 8000e54:	69ba      	ldr	r2, [r7, #24]
 8000e56:	4313      	orrs	r3, r2
 8000e58:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	69ba      	ldr	r2, [r7, #24]
 8000e5e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	f003 0303 	and.w	r3, r3, #3
 8000e68:	2b02      	cmp	r3, #2
 8000e6a:	d123      	bne.n	8000eb4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e6c:	69fb      	ldr	r3, [r7, #28]
 8000e6e:	08da      	lsrs	r2, r3, #3
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	3208      	adds	r2, #8
 8000e74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e78:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e7a:	69fb      	ldr	r3, [r7, #28]
 8000e7c:	f003 0307 	and.w	r3, r3, #7
 8000e80:	009b      	lsls	r3, r3, #2
 8000e82:	220f      	movs	r2, #15
 8000e84:	fa02 f303 	lsl.w	r3, r2, r3
 8000e88:	43db      	mvns	r3, r3
 8000e8a:	69ba      	ldr	r2, [r7, #24]
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	691a      	ldr	r2, [r3, #16]
 8000e94:	69fb      	ldr	r3, [r7, #28]
 8000e96:	f003 0307 	and.w	r3, r3, #7
 8000e9a:	009b      	lsls	r3, r3, #2
 8000e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea0:	69ba      	ldr	r2, [r7, #24]
 8000ea2:	4313      	orrs	r3, r2
 8000ea4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000ea6:	69fb      	ldr	r3, [r7, #28]
 8000ea8:	08da      	lsrs	r2, r3, #3
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	3208      	adds	r2, #8
 8000eae:	69b9      	ldr	r1, [r7, #24]
 8000eb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000eba:	69fb      	ldr	r3, [r7, #28]
 8000ebc:	005b      	lsls	r3, r3, #1
 8000ebe:	2203      	movs	r2, #3
 8000ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec4:	43db      	mvns	r3, r3
 8000ec6:	69ba      	ldr	r2, [r7, #24]
 8000ec8:	4013      	ands	r3, r2
 8000eca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	f003 0203 	and.w	r2, r3, #3
 8000ed4:	69fb      	ldr	r3, [r7, #28]
 8000ed6:	005b      	lsls	r3, r3, #1
 8000ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8000edc:	69ba      	ldr	r2, [r7, #24]
 8000ede:	4313      	orrs	r3, r2
 8000ee0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	69ba      	ldr	r2, [r7, #24]
 8000ee6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	685b      	ldr	r3, [r3, #4]
 8000eec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	f000 80a2 	beq.w	800103a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	60fb      	str	r3, [r7, #12]
 8000efa:	4b57      	ldr	r3, [pc, #348]	@ (8001058 <HAL_GPIO_Init+0x2e8>)
 8000efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000efe:	4a56      	ldr	r2, [pc, #344]	@ (8001058 <HAL_GPIO_Init+0x2e8>)
 8000f00:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f04:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f06:	4b54      	ldr	r3, [pc, #336]	@ (8001058 <HAL_GPIO_Init+0x2e8>)
 8000f08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f0e:	60fb      	str	r3, [r7, #12]
 8000f10:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f12:	4a52      	ldr	r2, [pc, #328]	@ (800105c <HAL_GPIO_Init+0x2ec>)
 8000f14:	69fb      	ldr	r3, [r7, #28]
 8000f16:	089b      	lsrs	r3, r3, #2
 8000f18:	3302      	adds	r3, #2
 8000f1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f20:	69fb      	ldr	r3, [r7, #28]
 8000f22:	f003 0303 	and.w	r3, r3, #3
 8000f26:	009b      	lsls	r3, r3, #2
 8000f28:	220f      	movs	r2, #15
 8000f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f2e:	43db      	mvns	r3, r3
 8000f30:	69ba      	ldr	r2, [r7, #24]
 8000f32:	4013      	ands	r3, r2
 8000f34:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	4a49      	ldr	r2, [pc, #292]	@ (8001060 <HAL_GPIO_Init+0x2f0>)
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d019      	beq.n	8000f72 <HAL_GPIO_Init+0x202>
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	4a48      	ldr	r2, [pc, #288]	@ (8001064 <HAL_GPIO_Init+0x2f4>)
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d013      	beq.n	8000f6e <HAL_GPIO_Init+0x1fe>
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	4a47      	ldr	r2, [pc, #284]	@ (8001068 <HAL_GPIO_Init+0x2f8>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d00d      	beq.n	8000f6a <HAL_GPIO_Init+0x1fa>
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	4a46      	ldr	r2, [pc, #280]	@ (800106c <HAL_GPIO_Init+0x2fc>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d007      	beq.n	8000f66 <HAL_GPIO_Init+0x1f6>
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	4a45      	ldr	r2, [pc, #276]	@ (8001070 <HAL_GPIO_Init+0x300>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d101      	bne.n	8000f62 <HAL_GPIO_Init+0x1f2>
 8000f5e:	2304      	movs	r3, #4
 8000f60:	e008      	b.n	8000f74 <HAL_GPIO_Init+0x204>
 8000f62:	2307      	movs	r3, #7
 8000f64:	e006      	b.n	8000f74 <HAL_GPIO_Init+0x204>
 8000f66:	2303      	movs	r3, #3
 8000f68:	e004      	b.n	8000f74 <HAL_GPIO_Init+0x204>
 8000f6a:	2302      	movs	r3, #2
 8000f6c:	e002      	b.n	8000f74 <HAL_GPIO_Init+0x204>
 8000f6e:	2301      	movs	r3, #1
 8000f70:	e000      	b.n	8000f74 <HAL_GPIO_Init+0x204>
 8000f72:	2300      	movs	r3, #0
 8000f74:	69fa      	ldr	r2, [r7, #28]
 8000f76:	f002 0203 	and.w	r2, r2, #3
 8000f7a:	0092      	lsls	r2, r2, #2
 8000f7c:	4093      	lsls	r3, r2
 8000f7e:	69ba      	ldr	r2, [r7, #24]
 8000f80:	4313      	orrs	r3, r2
 8000f82:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f84:	4935      	ldr	r1, [pc, #212]	@ (800105c <HAL_GPIO_Init+0x2ec>)
 8000f86:	69fb      	ldr	r3, [r7, #28]
 8000f88:	089b      	lsrs	r3, r3, #2
 8000f8a:	3302      	adds	r3, #2
 8000f8c:	69ba      	ldr	r2, [r7, #24]
 8000f8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f92:	4b38      	ldr	r3, [pc, #224]	@ (8001074 <HAL_GPIO_Init+0x304>)
 8000f94:	689b      	ldr	r3, [r3, #8]
 8000f96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f98:	693b      	ldr	r3, [r7, #16]
 8000f9a:	43db      	mvns	r3, r3
 8000f9c:	69ba      	ldr	r2, [r7, #24]
 8000f9e:	4013      	ands	r3, r2
 8000fa0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d003      	beq.n	8000fb6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000fae:	69ba      	ldr	r2, [r7, #24]
 8000fb0:	693b      	ldr	r3, [r7, #16]
 8000fb2:	4313      	orrs	r3, r2
 8000fb4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000fb6:	4a2f      	ldr	r2, [pc, #188]	@ (8001074 <HAL_GPIO_Init+0x304>)
 8000fb8:	69bb      	ldr	r3, [r7, #24]
 8000fba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000fbc:	4b2d      	ldr	r3, [pc, #180]	@ (8001074 <HAL_GPIO_Init+0x304>)
 8000fbe:	68db      	ldr	r3, [r3, #12]
 8000fc0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fc2:	693b      	ldr	r3, [r7, #16]
 8000fc4:	43db      	mvns	r3, r3
 8000fc6:	69ba      	ldr	r2, [r7, #24]
 8000fc8:	4013      	ands	r3, r2
 8000fca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d003      	beq.n	8000fe0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000fd8:	69ba      	ldr	r2, [r7, #24]
 8000fda:	693b      	ldr	r3, [r7, #16]
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000fe0:	4a24      	ldr	r2, [pc, #144]	@ (8001074 <HAL_GPIO_Init+0x304>)
 8000fe2:	69bb      	ldr	r3, [r7, #24]
 8000fe4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000fe6:	4b23      	ldr	r3, [pc, #140]	@ (8001074 <HAL_GPIO_Init+0x304>)
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fec:	693b      	ldr	r3, [r7, #16]
 8000fee:	43db      	mvns	r3, r3
 8000ff0:	69ba      	ldr	r2, [r7, #24]
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	685b      	ldr	r3, [r3, #4]
 8000ffa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d003      	beq.n	800100a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001002:	69ba      	ldr	r2, [r7, #24]
 8001004:	693b      	ldr	r3, [r7, #16]
 8001006:	4313      	orrs	r3, r2
 8001008:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800100a:	4a1a      	ldr	r2, [pc, #104]	@ (8001074 <HAL_GPIO_Init+0x304>)
 800100c:	69bb      	ldr	r3, [r7, #24]
 800100e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001010:	4b18      	ldr	r3, [pc, #96]	@ (8001074 <HAL_GPIO_Init+0x304>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001016:	693b      	ldr	r3, [r7, #16]
 8001018:	43db      	mvns	r3, r3
 800101a:	69ba      	ldr	r2, [r7, #24]
 800101c:	4013      	ands	r3, r2
 800101e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001028:	2b00      	cmp	r3, #0
 800102a:	d003      	beq.n	8001034 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800102c:	69ba      	ldr	r2, [r7, #24]
 800102e:	693b      	ldr	r3, [r7, #16]
 8001030:	4313      	orrs	r3, r2
 8001032:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001034:	4a0f      	ldr	r2, [pc, #60]	@ (8001074 <HAL_GPIO_Init+0x304>)
 8001036:	69bb      	ldr	r3, [r7, #24]
 8001038:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800103a:	69fb      	ldr	r3, [r7, #28]
 800103c:	3301      	adds	r3, #1
 800103e:	61fb      	str	r3, [r7, #28]
 8001040:	69fb      	ldr	r3, [r7, #28]
 8001042:	2b0f      	cmp	r3, #15
 8001044:	f67f aea2 	bls.w	8000d8c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001048:	bf00      	nop
 800104a:	bf00      	nop
 800104c:	3724      	adds	r7, #36	@ 0x24
 800104e:	46bd      	mov	sp, r7
 8001050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001054:	4770      	bx	lr
 8001056:	bf00      	nop
 8001058:	40023800 	.word	0x40023800
 800105c:	40013800 	.word	0x40013800
 8001060:	40020000 	.word	0x40020000
 8001064:	40020400 	.word	0x40020400
 8001068:	40020800 	.word	0x40020800
 800106c:	40020c00 	.word	0x40020c00
 8001070:	40021000 	.word	0x40021000
 8001074:	40013c00 	.word	0x40013c00

08001078 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001078:	b480      	push	{r7}
 800107a:	b083      	sub	sp, #12
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
 8001080:	460b      	mov	r3, r1
 8001082:	807b      	strh	r3, [r7, #2]
 8001084:	4613      	mov	r3, r2
 8001086:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001088:	787b      	ldrb	r3, [r7, #1]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d003      	beq.n	8001096 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800108e:	887a      	ldrh	r2, [r7, #2]
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001094:	e003      	b.n	800109e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001096:	887b      	ldrh	r3, [r7, #2]
 8001098:	041a      	lsls	r2, r3, #16
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	619a      	str	r2, [r3, #24]
}
 800109e:	bf00      	nop
 80010a0:	370c      	adds	r7, #12
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr

080010aa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80010aa:	b480      	push	{r7}
 80010ac:	b085      	sub	sp, #20
 80010ae:	af00      	add	r7, sp, #0
 80010b0:	6078      	str	r0, [r7, #4]
 80010b2:	460b      	mov	r3, r1
 80010b4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	695b      	ldr	r3, [r3, #20]
 80010ba:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80010bc:	887a      	ldrh	r2, [r7, #2]
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	4013      	ands	r3, r2
 80010c2:	041a      	lsls	r2, r3, #16
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	43d9      	mvns	r1, r3
 80010c8:	887b      	ldrh	r3, [r7, #2]
 80010ca:	400b      	ands	r3, r1
 80010cc:	431a      	orrs	r2, r3
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	619a      	str	r2, [r3, #24]
}
 80010d2:	bf00      	nop
 80010d4:	3714      	adds	r7, #20
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr
	...

080010e0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b086      	sub	sp, #24
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d101      	bne.n	80010f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80010ee:	2301      	movs	r3, #1
 80010f0:	e267      	b.n	80015c2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f003 0301 	and.w	r3, r3, #1
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d075      	beq.n	80011ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80010fe:	4b88      	ldr	r3, [pc, #544]	@ (8001320 <HAL_RCC_OscConfig+0x240>)
 8001100:	689b      	ldr	r3, [r3, #8]
 8001102:	f003 030c 	and.w	r3, r3, #12
 8001106:	2b04      	cmp	r3, #4
 8001108:	d00c      	beq.n	8001124 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800110a:	4b85      	ldr	r3, [pc, #532]	@ (8001320 <HAL_RCC_OscConfig+0x240>)
 800110c:	689b      	ldr	r3, [r3, #8]
 800110e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001112:	2b08      	cmp	r3, #8
 8001114:	d112      	bne.n	800113c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001116:	4b82      	ldr	r3, [pc, #520]	@ (8001320 <HAL_RCC_OscConfig+0x240>)
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800111e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001122:	d10b      	bne.n	800113c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001124:	4b7e      	ldr	r3, [pc, #504]	@ (8001320 <HAL_RCC_OscConfig+0x240>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800112c:	2b00      	cmp	r3, #0
 800112e:	d05b      	beq.n	80011e8 <HAL_RCC_OscConfig+0x108>
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d157      	bne.n	80011e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001138:	2301      	movs	r3, #1
 800113a:	e242      	b.n	80015c2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001144:	d106      	bne.n	8001154 <HAL_RCC_OscConfig+0x74>
 8001146:	4b76      	ldr	r3, [pc, #472]	@ (8001320 <HAL_RCC_OscConfig+0x240>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	4a75      	ldr	r2, [pc, #468]	@ (8001320 <HAL_RCC_OscConfig+0x240>)
 800114c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001150:	6013      	str	r3, [r2, #0]
 8001152:	e01d      	b.n	8001190 <HAL_RCC_OscConfig+0xb0>
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800115c:	d10c      	bne.n	8001178 <HAL_RCC_OscConfig+0x98>
 800115e:	4b70      	ldr	r3, [pc, #448]	@ (8001320 <HAL_RCC_OscConfig+0x240>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4a6f      	ldr	r2, [pc, #444]	@ (8001320 <HAL_RCC_OscConfig+0x240>)
 8001164:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001168:	6013      	str	r3, [r2, #0]
 800116a:	4b6d      	ldr	r3, [pc, #436]	@ (8001320 <HAL_RCC_OscConfig+0x240>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4a6c      	ldr	r2, [pc, #432]	@ (8001320 <HAL_RCC_OscConfig+0x240>)
 8001170:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001174:	6013      	str	r3, [r2, #0]
 8001176:	e00b      	b.n	8001190 <HAL_RCC_OscConfig+0xb0>
 8001178:	4b69      	ldr	r3, [pc, #420]	@ (8001320 <HAL_RCC_OscConfig+0x240>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a68      	ldr	r2, [pc, #416]	@ (8001320 <HAL_RCC_OscConfig+0x240>)
 800117e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001182:	6013      	str	r3, [r2, #0]
 8001184:	4b66      	ldr	r3, [pc, #408]	@ (8001320 <HAL_RCC_OscConfig+0x240>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	4a65      	ldr	r2, [pc, #404]	@ (8001320 <HAL_RCC_OscConfig+0x240>)
 800118a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800118e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	685b      	ldr	r3, [r3, #4]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d013      	beq.n	80011c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001198:	f7ff fcfc 	bl	8000b94 <HAL_GetTick>
 800119c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800119e:	e008      	b.n	80011b2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011a0:	f7ff fcf8 	bl	8000b94 <HAL_GetTick>
 80011a4:	4602      	mov	r2, r0
 80011a6:	693b      	ldr	r3, [r7, #16]
 80011a8:	1ad3      	subs	r3, r2, r3
 80011aa:	2b64      	cmp	r3, #100	@ 0x64
 80011ac:	d901      	bls.n	80011b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80011ae:	2303      	movs	r3, #3
 80011b0:	e207      	b.n	80015c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011b2:	4b5b      	ldr	r3, [pc, #364]	@ (8001320 <HAL_RCC_OscConfig+0x240>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d0f0      	beq.n	80011a0 <HAL_RCC_OscConfig+0xc0>
 80011be:	e014      	b.n	80011ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011c0:	f7ff fce8 	bl	8000b94 <HAL_GetTick>
 80011c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011c6:	e008      	b.n	80011da <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011c8:	f7ff fce4 	bl	8000b94 <HAL_GetTick>
 80011cc:	4602      	mov	r2, r0
 80011ce:	693b      	ldr	r3, [r7, #16]
 80011d0:	1ad3      	subs	r3, r2, r3
 80011d2:	2b64      	cmp	r3, #100	@ 0x64
 80011d4:	d901      	bls.n	80011da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80011d6:	2303      	movs	r3, #3
 80011d8:	e1f3      	b.n	80015c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011da:	4b51      	ldr	r3, [pc, #324]	@ (8001320 <HAL_RCC_OscConfig+0x240>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d1f0      	bne.n	80011c8 <HAL_RCC_OscConfig+0xe8>
 80011e6:	e000      	b.n	80011ea <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f003 0302 	and.w	r3, r3, #2
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d063      	beq.n	80012be <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80011f6:	4b4a      	ldr	r3, [pc, #296]	@ (8001320 <HAL_RCC_OscConfig+0x240>)
 80011f8:	689b      	ldr	r3, [r3, #8]
 80011fa:	f003 030c 	and.w	r3, r3, #12
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d00b      	beq.n	800121a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001202:	4b47      	ldr	r3, [pc, #284]	@ (8001320 <HAL_RCC_OscConfig+0x240>)
 8001204:	689b      	ldr	r3, [r3, #8]
 8001206:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800120a:	2b08      	cmp	r3, #8
 800120c:	d11c      	bne.n	8001248 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800120e:	4b44      	ldr	r3, [pc, #272]	@ (8001320 <HAL_RCC_OscConfig+0x240>)
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001216:	2b00      	cmp	r3, #0
 8001218:	d116      	bne.n	8001248 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800121a:	4b41      	ldr	r3, [pc, #260]	@ (8001320 <HAL_RCC_OscConfig+0x240>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f003 0302 	and.w	r3, r3, #2
 8001222:	2b00      	cmp	r3, #0
 8001224:	d005      	beq.n	8001232 <HAL_RCC_OscConfig+0x152>
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	68db      	ldr	r3, [r3, #12]
 800122a:	2b01      	cmp	r3, #1
 800122c:	d001      	beq.n	8001232 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800122e:	2301      	movs	r3, #1
 8001230:	e1c7      	b.n	80015c2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001232:	4b3b      	ldr	r3, [pc, #236]	@ (8001320 <HAL_RCC_OscConfig+0x240>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	691b      	ldr	r3, [r3, #16]
 800123e:	00db      	lsls	r3, r3, #3
 8001240:	4937      	ldr	r1, [pc, #220]	@ (8001320 <HAL_RCC_OscConfig+0x240>)
 8001242:	4313      	orrs	r3, r2
 8001244:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001246:	e03a      	b.n	80012be <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	68db      	ldr	r3, [r3, #12]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d020      	beq.n	8001292 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001250:	4b34      	ldr	r3, [pc, #208]	@ (8001324 <HAL_RCC_OscConfig+0x244>)
 8001252:	2201      	movs	r2, #1
 8001254:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001256:	f7ff fc9d 	bl	8000b94 <HAL_GetTick>
 800125a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800125c:	e008      	b.n	8001270 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800125e:	f7ff fc99 	bl	8000b94 <HAL_GetTick>
 8001262:	4602      	mov	r2, r0
 8001264:	693b      	ldr	r3, [r7, #16]
 8001266:	1ad3      	subs	r3, r2, r3
 8001268:	2b02      	cmp	r3, #2
 800126a:	d901      	bls.n	8001270 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800126c:	2303      	movs	r3, #3
 800126e:	e1a8      	b.n	80015c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001270:	4b2b      	ldr	r3, [pc, #172]	@ (8001320 <HAL_RCC_OscConfig+0x240>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f003 0302 	and.w	r3, r3, #2
 8001278:	2b00      	cmp	r3, #0
 800127a:	d0f0      	beq.n	800125e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800127c:	4b28      	ldr	r3, [pc, #160]	@ (8001320 <HAL_RCC_OscConfig+0x240>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	691b      	ldr	r3, [r3, #16]
 8001288:	00db      	lsls	r3, r3, #3
 800128a:	4925      	ldr	r1, [pc, #148]	@ (8001320 <HAL_RCC_OscConfig+0x240>)
 800128c:	4313      	orrs	r3, r2
 800128e:	600b      	str	r3, [r1, #0]
 8001290:	e015      	b.n	80012be <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001292:	4b24      	ldr	r3, [pc, #144]	@ (8001324 <HAL_RCC_OscConfig+0x244>)
 8001294:	2200      	movs	r2, #0
 8001296:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001298:	f7ff fc7c 	bl	8000b94 <HAL_GetTick>
 800129c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800129e:	e008      	b.n	80012b2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012a0:	f7ff fc78 	bl	8000b94 <HAL_GetTick>
 80012a4:	4602      	mov	r2, r0
 80012a6:	693b      	ldr	r3, [r7, #16]
 80012a8:	1ad3      	subs	r3, r2, r3
 80012aa:	2b02      	cmp	r3, #2
 80012ac:	d901      	bls.n	80012b2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80012ae:	2303      	movs	r3, #3
 80012b0:	e187      	b.n	80015c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012b2:	4b1b      	ldr	r3, [pc, #108]	@ (8001320 <HAL_RCC_OscConfig+0x240>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f003 0302 	and.w	r3, r3, #2
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d1f0      	bne.n	80012a0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f003 0308 	and.w	r3, r3, #8
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d036      	beq.n	8001338 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	695b      	ldr	r3, [r3, #20]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d016      	beq.n	8001300 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012d2:	4b15      	ldr	r3, [pc, #84]	@ (8001328 <HAL_RCC_OscConfig+0x248>)
 80012d4:	2201      	movs	r2, #1
 80012d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012d8:	f7ff fc5c 	bl	8000b94 <HAL_GetTick>
 80012dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012de:	e008      	b.n	80012f2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012e0:	f7ff fc58 	bl	8000b94 <HAL_GetTick>
 80012e4:	4602      	mov	r2, r0
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	1ad3      	subs	r3, r2, r3
 80012ea:	2b02      	cmp	r3, #2
 80012ec:	d901      	bls.n	80012f2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80012ee:	2303      	movs	r3, #3
 80012f0:	e167      	b.n	80015c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001320 <HAL_RCC_OscConfig+0x240>)
 80012f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80012f6:	f003 0302 	and.w	r3, r3, #2
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d0f0      	beq.n	80012e0 <HAL_RCC_OscConfig+0x200>
 80012fe:	e01b      	b.n	8001338 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001300:	4b09      	ldr	r3, [pc, #36]	@ (8001328 <HAL_RCC_OscConfig+0x248>)
 8001302:	2200      	movs	r2, #0
 8001304:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001306:	f7ff fc45 	bl	8000b94 <HAL_GetTick>
 800130a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800130c:	e00e      	b.n	800132c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800130e:	f7ff fc41 	bl	8000b94 <HAL_GetTick>
 8001312:	4602      	mov	r2, r0
 8001314:	693b      	ldr	r3, [r7, #16]
 8001316:	1ad3      	subs	r3, r2, r3
 8001318:	2b02      	cmp	r3, #2
 800131a:	d907      	bls.n	800132c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800131c:	2303      	movs	r3, #3
 800131e:	e150      	b.n	80015c2 <HAL_RCC_OscConfig+0x4e2>
 8001320:	40023800 	.word	0x40023800
 8001324:	42470000 	.word	0x42470000
 8001328:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800132c:	4b88      	ldr	r3, [pc, #544]	@ (8001550 <HAL_RCC_OscConfig+0x470>)
 800132e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001330:	f003 0302 	and.w	r3, r3, #2
 8001334:	2b00      	cmp	r3, #0
 8001336:	d1ea      	bne.n	800130e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f003 0304 	and.w	r3, r3, #4
 8001340:	2b00      	cmp	r3, #0
 8001342:	f000 8097 	beq.w	8001474 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001346:	2300      	movs	r3, #0
 8001348:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800134a:	4b81      	ldr	r3, [pc, #516]	@ (8001550 <HAL_RCC_OscConfig+0x470>)
 800134c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800134e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001352:	2b00      	cmp	r3, #0
 8001354:	d10f      	bne.n	8001376 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001356:	2300      	movs	r3, #0
 8001358:	60bb      	str	r3, [r7, #8]
 800135a:	4b7d      	ldr	r3, [pc, #500]	@ (8001550 <HAL_RCC_OscConfig+0x470>)
 800135c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800135e:	4a7c      	ldr	r2, [pc, #496]	@ (8001550 <HAL_RCC_OscConfig+0x470>)
 8001360:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001364:	6413      	str	r3, [r2, #64]	@ 0x40
 8001366:	4b7a      	ldr	r3, [pc, #488]	@ (8001550 <HAL_RCC_OscConfig+0x470>)
 8001368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800136a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800136e:	60bb      	str	r3, [r7, #8]
 8001370:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001372:	2301      	movs	r3, #1
 8001374:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001376:	4b77      	ldr	r3, [pc, #476]	@ (8001554 <HAL_RCC_OscConfig+0x474>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800137e:	2b00      	cmp	r3, #0
 8001380:	d118      	bne.n	80013b4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001382:	4b74      	ldr	r3, [pc, #464]	@ (8001554 <HAL_RCC_OscConfig+0x474>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4a73      	ldr	r2, [pc, #460]	@ (8001554 <HAL_RCC_OscConfig+0x474>)
 8001388:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800138c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800138e:	f7ff fc01 	bl	8000b94 <HAL_GetTick>
 8001392:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001394:	e008      	b.n	80013a8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001396:	f7ff fbfd 	bl	8000b94 <HAL_GetTick>
 800139a:	4602      	mov	r2, r0
 800139c:	693b      	ldr	r3, [r7, #16]
 800139e:	1ad3      	subs	r3, r2, r3
 80013a0:	2b02      	cmp	r3, #2
 80013a2:	d901      	bls.n	80013a8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80013a4:	2303      	movs	r3, #3
 80013a6:	e10c      	b.n	80015c2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013a8:	4b6a      	ldr	r3, [pc, #424]	@ (8001554 <HAL_RCC_OscConfig+0x474>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d0f0      	beq.n	8001396 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	689b      	ldr	r3, [r3, #8]
 80013b8:	2b01      	cmp	r3, #1
 80013ba:	d106      	bne.n	80013ca <HAL_RCC_OscConfig+0x2ea>
 80013bc:	4b64      	ldr	r3, [pc, #400]	@ (8001550 <HAL_RCC_OscConfig+0x470>)
 80013be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013c0:	4a63      	ldr	r2, [pc, #396]	@ (8001550 <HAL_RCC_OscConfig+0x470>)
 80013c2:	f043 0301 	orr.w	r3, r3, #1
 80013c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80013c8:	e01c      	b.n	8001404 <HAL_RCC_OscConfig+0x324>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	689b      	ldr	r3, [r3, #8]
 80013ce:	2b05      	cmp	r3, #5
 80013d0:	d10c      	bne.n	80013ec <HAL_RCC_OscConfig+0x30c>
 80013d2:	4b5f      	ldr	r3, [pc, #380]	@ (8001550 <HAL_RCC_OscConfig+0x470>)
 80013d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013d6:	4a5e      	ldr	r2, [pc, #376]	@ (8001550 <HAL_RCC_OscConfig+0x470>)
 80013d8:	f043 0304 	orr.w	r3, r3, #4
 80013dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80013de:	4b5c      	ldr	r3, [pc, #368]	@ (8001550 <HAL_RCC_OscConfig+0x470>)
 80013e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013e2:	4a5b      	ldr	r2, [pc, #364]	@ (8001550 <HAL_RCC_OscConfig+0x470>)
 80013e4:	f043 0301 	orr.w	r3, r3, #1
 80013e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80013ea:	e00b      	b.n	8001404 <HAL_RCC_OscConfig+0x324>
 80013ec:	4b58      	ldr	r3, [pc, #352]	@ (8001550 <HAL_RCC_OscConfig+0x470>)
 80013ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013f0:	4a57      	ldr	r2, [pc, #348]	@ (8001550 <HAL_RCC_OscConfig+0x470>)
 80013f2:	f023 0301 	bic.w	r3, r3, #1
 80013f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80013f8:	4b55      	ldr	r3, [pc, #340]	@ (8001550 <HAL_RCC_OscConfig+0x470>)
 80013fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013fc:	4a54      	ldr	r2, [pc, #336]	@ (8001550 <HAL_RCC_OscConfig+0x470>)
 80013fe:	f023 0304 	bic.w	r3, r3, #4
 8001402:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	689b      	ldr	r3, [r3, #8]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d015      	beq.n	8001438 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800140c:	f7ff fbc2 	bl	8000b94 <HAL_GetTick>
 8001410:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001412:	e00a      	b.n	800142a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001414:	f7ff fbbe 	bl	8000b94 <HAL_GetTick>
 8001418:	4602      	mov	r2, r0
 800141a:	693b      	ldr	r3, [r7, #16]
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001422:	4293      	cmp	r3, r2
 8001424:	d901      	bls.n	800142a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001426:	2303      	movs	r3, #3
 8001428:	e0cb      	b.n	80015c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800142a:	4b49      	ldr	r3, [pc, #292]	@ (8001550 <HAL_RCC_OscConfig+0x470>)
 800142c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800142e:	f003 0302 	and.w	r3, r3, #2
 8001432:	2b00      	cmp	r3, #0
 8001434:	d0ee      	beq.n	8001414 <HAL_RCC_OscConfig+0x334>
 8001436:	e014      	b.n	8001462 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001438:	f7ff fbac 	bl	8000b94 <HAL_GetTick>
 800143c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800143e:	e00a      	b.n	8001456 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001440:	f7ff fba8 	bl	8000b94 <HAL_GetTick>
 8001444:	4602      	mov	r2, r0
 8001446:	693b      	ldr	r3, [r7, #16]
 8001448:	1ad3      	subs	r3, r2, r3
 800144a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800144e:	4293      	cmp	r3, r2
 8001450:	d901      	bls.n	8001456 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001452:	2303      	movs	r3, #3
 8001454:	e0b5      	b.n	80015c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001456:	4b3e      	ldr	r3, [pc, #248]	@ (8001550 <HAL_RCC_OscConfig+0x470>)
 8001458:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800145a:	f003 0302 	and.w	r3, r3, #2
 800145e:	2b00      	cmp	r3, #0
 8001460:	d1ee      	bne.n	8001440 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001462:	7dfb      	ldrb	r3, [r7, #23]
 8001464:	2b01      	cmp	r3, #1
 8001466:	d105      	bne.n	8001474 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001468:	4b39      	ldr	r3, [pc, #228]	@ (8001550 <HAL_RCC_OscConfig+0x470>)
 800146a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800146c:	4a38      	ldr	r2, [pc, #224]	@ (8001550 <HAL_RCC_OscConfig+0x470>)
 800146e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001472:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	699b      	ldr	r3, [r3, #24]
 8001478:	2b00      	cmp	r3, #0
 800147a:	f000 80a1 	beq.w	80015c0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800147e:	4b34      	ldr	r3, [pc, #208]	@ (8001550 <HAL_RCC_OscConfig+0x470>)
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	f003 030c 	and.w	r3, r3, #12
 8001486:	2b08      	cmp	r3, #8
 8001488:	d05c      	beq.n	8001544 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	699b      	ldr	r3, [r3, #24]
 800148e:	2b02      	cmp	r3, #2
 8001490:	d141      	bne.n	8001516 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001492:	4b31      	ldr	r3, [pc, #196]	@ (8001558 <HAL_RCC_OscConfig+0x478>)
 8001494:	2200      	movs	r2, #0
 8001496:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001498:	f7ff fb7c 	bl	8000b94 <HAL_GetTick>
 800149c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800149e:	e008      	b.n	80014b2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014a0:	f7ff fb78 	bl	8000b94 <HAL_GetTick>
 80014a4:	4602      	mov	r2, r0
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	1ad3      	subs	r3, r2, r3
 80014aa:	2b02      	cmp	r3, #2
 80014ac:	d901      	bls.n	80014b2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80014ae:	2303      	movs	r3, #3
 80014b0:	e087      	b.n	80015c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014b2:	4b27      	ldr	r3, [pc, #156]	@ (8001550 <HAL_RCC_OscConfig+0x470>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d1f0      	bne.n	80014a0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	69da      	ldr	r2, [r3, #28]
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6a1b      	ldr	r3, [r3, #32]
 80014c6:	431a      	orrs	r2, r3
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014cc:	019b      	lsls	r3, r3, #6
 80014ce:	431a      	orrs	r2, r3
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014d4:	085b      	lsrs	r3, r3, #1
 80014d6:	3b01      	subs	r3, #1
 80014d8:	041b      	lsls	r3, r3, #16
 80014da:	431a      	orrs	r2, r3
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014e0:	061b      	lsls	r3, r3, #24
 80014e2:	491b      	ldr	r1, [pc, #108]	@ (8001550 <HAL_RCC_OscConfig+0x470>)
 80014e4:	4313      	orrs	r3, r2
 80014e6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80014e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001558 <HAL_RCC_OscConfig+0x478>)
 80014ea:	2201      	movs	r2, #1
 80014ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014ee:	f7ff fb51 	bl	8000b94 <HAL_GetTick>
 80014f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014f4:	e008      	b.n	8001508 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014f6:	f7ff fb4d 	bl	8000b94 <HAL_GetTick>
 80014fa:	4602      	mov	r2, r0
 80014fc:	693b      	ldr	r3, [r7, #16]
 80014fe:	1ad3      	subs	r3, r2, r3
 8001500:	2b02      	cmp	r3, #2
 8001502:	d901      	bls.n	8001508 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001504:	2303      	movs	r3, #3
 8001506:	e05c      	b.n	80015c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001508:	4b11      	ldr	r3, [pc, #68]	@ (8001550 <HAL_RCC_OscConfig+0x470>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001510:	2b00      	cmp	r3, #0
 8001512:	d0f0      	beq.n	80014f6 <HAL_RCC_OscConfig+0x416>
 8001514:	e054      	b.n	80015c0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001516:	4b10      	ldr	r3, [pc, #64]	@ (8001558 <HAL_RCC_OscConfig+0x478>)
 8001518:	2200      	movs	r2, #0
 800151a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800151c:	f7ff fb3a 	bl	8000b94 <HAL_GetTick>
 8001520:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001522:	e008      	b.n	8001536 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001524:	f7ff fb36 	bl	8000b94 <HAL_GetTick>
 8001528:	4602      	mov	r2, r0
 800152a:	693b      	ldr	r3, [r7, #16]
 800152c:	1ad3      	subs	r3, r2, r3
 800152e:	2b02      	cmp	r3, #2
 8001530:	d901      	bls.n	8001536 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001532:	2303      	movs	r3, #3
 8001534:	e045      	b.n	80015c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001536:	4b06      	ldr	r3, [pc, #24]	@ (8001550 <HAL_RCC_OscConfig+0x470>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800153e:	2b00      	cmp	r3, #0
 8001540:	d1f0      	bne.n	8001524 <HAL_RCC_OscConfig+0x444>
 8001542:	e03d      	b.n	80015c0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	699b      	ldr	r3, [r3, #24]
 8001548:	2b01      	cmp	r3, #1
 800154a:	d107      	bne.n	800155c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800154c:	2301      	movs	r3, #1
 800154e:	e038      	b.n	80015c2 <HAL_RCC_OscConfig+0x4e2>
 8001550:	40023800 	.word	0x40023800
 8001554:	40007000 	.word	0x40007000
 8001558:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800155c:	4b1b      	ldr	r3, [pc, #108]	@ (80015cc <HAL_RCC_OscConfig+0x4ec>)
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	699b      	ldr	r3, [r3, #24]
 8001566:	2b01      	cmp	r3, #1
 8001568:	d028      	beq.n	80015bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001574:	429a      	cmp	r2, r3
 8001576:	d121      	bne.n	80015bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001582:	429a      	cmp	r2, r3
 8001584:	d11a      	bne.n	80015bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001586:	68fa      	ldr	r2, [r7, #12]
 8001588:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800158c:	4013      	ands	r3, r2
 800158e:	687a      	ldr	r2, [r7, #4]
 8001590:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001592:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001594:	4293      	cmp	r3, r2
 8001596:	d111      	bne.n	80015bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015a2:	085b      	lsrs	r3, r3, #1
 80015a4:	3b01      	subs	r3, #1
 80015a6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80015a8:	429a      	cmp	r2, r3
 80015aa:	d107      	bne.n	80015bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015b6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80015b8:	429a      	cmp	r2, r3
 80015ba:	d001      	beq.n	80015c0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80015bc:	2301      	movs	r3, #1
 80015be:	e000      	b.n	80015c2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80015c0:	2300      	movs	r3, #0
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	3718      	adds	r7, #24
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	40023800 	.word	0x40023800

080015d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d101      	bne.n	80015e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015e0:	2301      	movs	r3, #1
 80015e2:	e0cc      	b.n	800177e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80015e4:	4b68      	ldr	r3, [pc, #416]	@ (8001788 <HAL_RCC_ClockConfig+0x1b8>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f003 0307 	and.w	r3, r3, #7
 80015ec:	683a      	ldr	r2, [r7, #0]
 80015ee:	429a      	cmp	r2, r3
 80015f0:	d90c      	bls.n	800160c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015f2:	4b65      	ldr	r3, [pc, #404]	@ (8001788 <HAL_RCC_ClockConfig+0x1b8>)
 80015f4:	683a      	ldr	r2, [r7, #0]
 80015f6:	b2d2      	uxtb	r2, r2
 80015f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015fa:	4b63      	ldr	r3, [pc, #396]	@ (8001788 <HAL_RCC_ClockConfig+0x1b8>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f003 0307 	and.w	r3, r3, #7
 8001602:	683a      	ldr	r2, [r7, #0]
 8001604:	429a      	cmp	r2, r3
 8001606:	d001      	beq.n	800160c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001608:	2301      	movs	r3, #1
 800160a:	e0b8      	b.n	800177e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f003 0302 	and.w	r3, r3, #2
 8001614:	2b00      	cmp	r3, #0
 8001616:	d020      	beq.n	800165a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f003 0304 	and.w	r3, r3, #4
 8001620:	2b00      	cmp	r3, #0
 8001622:	d005      	beq.n	8001630 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001624:	4b59      	ldr	r3, [pc, #356]	@ (800178c <HAL_RCC_ClockConfig+0x1bc>)
 8001626:	689b      	ldr	r3, [r3, #8]
 8001628:	4a58      	ldr	r2, [pc, #352]	@ (800178c <HAL_RCC_ClockConfig+0x1bc>)
 800162a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800162e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f003 0308 	and.w	r3, r3, #8
 8001638:	2b00      	cmp	r3, #0
 800163a:	d005      	beq.n	8001648 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800163c:	4b53      	ldr	r3, [pc, #332]	@ (800178c <HAL_RCC_ClockConfig+0x1bc>)
 800163e:	689b      	ldr	r3, [r3, #8]
 8001640:	4a52      	ldr	r2, [pc, #328]	@ (800178c <HAL_RCC_ClockConfig+0x1bc>)
 8001642:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001646:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001648:	4b50      	ldr	r3, [pc, #320]	@ (800178c <HAL_RCC_ClockConfig+0x1bc>)
 800164a:	689b      	ldr	r3, [r3, #8]
 800164c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	689b      	ldr	r3, [r3, #8]
 8001654:	494d      	ldr	r1, [pc, #308]	@ (800178c <HAL_RCC_ClockConfig+0x1bc>)
 8001656:	4313      	orrs	r3, r2
 8001658:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f003 0301 	and.w	r3, r3, #1
 8001662:	2b00      	cmp	r3, #0
 8001664:	d044      	beq.n	80016f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	2b01      	cmp	r3, #1
 800166c:	d107      	bne.n	800167e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800166e:	4b47      	ldr	r3, [pc, #284]	@ (800178c <HAL_RCC_ClockConfig+0x1bc>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001676:	2b00      	cmp	r3, #0
 8001678:	d119      	bne.n	80016ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800167a:	2301      	movs	r3, #1
 800167c:	e07f      	b.n	800177e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	2b02      	cmp	r3, #2
 8001684:	d003      	beq.n	800168e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800168a:	2b03      	cmp	r3, #3
 800168c:	d107      	bne.n	800169e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800168e:	4b3f      	ldr	r3, [pc, #252]	@ (800178c <HAL_RCC_ClockConfig+0x1bc>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001696:	2b00      	cmp	r3, #0
 8001698:	d109      	bne.n	80016ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800169a:	2301      	movs	r3, #1
 800169c:	e06f      	b.n	800177e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800169e:	4b3b      	ldr	r3, [pc, #236]	@ (800178c <HAL_RCC_ClockConfig+0x1bc>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f003 0302 	and.w	r3, r3, #2
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d101      	bne.n	80016ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	e067      	b.n	800177e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016ae:	4b37      	ldr	r3, [pc, #220]	@ (800178c <HAL_RCC_ClockConfig+0x1bc>)
 80016b0:	689b      	ldr	r3, [r3, #8]
 80016b2:	f023 0203 	bic.w	r2, r3, #3
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	4934      	ldr	r1, [pc, #208]	@ (800178c <HAL_RCC_ClockConfig+0x1bc>)
 80016bc:	4313      	orrs	r3, r2
 80016be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80016c0:	f7ff fa68 	bl	8000b94 <HAL_GetTick>
 80016c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016c6:	e00a      	b.n	80016de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016c8:	f7ff fa64 	bl	8000b94 <HAL_GetTick>
 80016cc:	4602      	mov	r2, r0
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	1ad3      	subs	r3, r2, r3
 80016d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d901      	bls.n	80016de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80016da:	2303      	movs	r3, #3
 80016dc:	e04f      	b.n	800177e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016de:	4b2b      	ldr	r3, [pc, #172]	@ (800178c <HAL_RCC_ClockConfig+0x1bc>)
 80016e0:	689b      	ldr	r3, [r3, #8]
 80016e2:	f003 020c 	and.w	r2, r3, #12
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	009b      	lsls	r3, r3, #2
 80016ec:	429a      	cmp	r2, r3
 80016ee:	d1eb      	bne.n	80016c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80016f0:	4b25      	ldr	r3, [pc, #148]	@ (8001788 <HAL_RCC_ClockConfig+0x1b8>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f003 0307 	and.w	r3, r3, #7
 80016f8:	683a      	ldr	r2, [r7, #0]
 80016fa:	429a      	cmp	r2, r3
 80016fc:	d20c      	bcs.n	8001718 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016fe:	4b22      	ldr	r3, [pc, #136]	@ (8001788 <HAL_RCC_ClockConfig+0x1b8>)
 8001700:	683a      	ldr	r2, [r7, #0]
 8001702:	b2d2      	uxtb	r2, r2
 8001704:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001706:	4b20      	ldr	r3, [pc, #128]	@ (8001788 <HAL_RCC_ClockConfig+0x1b8>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f003 0307 	and.w	r3, r3, #7
 800170e:	683a      	ldr	r2, [r7, #0]
 8001710:	429a      	cmp	r2, r3
 8001712:	d001      	beq.n	8001718 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001714:	2301      	movs	r3, #1
 8001716:	e032      	b.n	800177e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f003 0304 	and.w	r3, r3, #4
 8001720:	2b00      	cmp	r3, #0
 8001722:	d008      	beq.n	8001736 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001724:	4b19      	ldr	r3, [pc, #100]	@ (800178c <HAL_RCC_ClockConfig+0x1bc>)
 8001726:	689b      	ldr	r3, [r3, #8]
 8001728:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	68db      	ldr	r3, [r3, #12]
 8001730:	4916      	ldr	r1, [pc, #88]	@ (800178c <HAL_RCC_ClockConfig+0x1bc>)
 8001732:	4313      	orrs	r3, r2
 8001734:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f003 0308 	and.w	r3, r3, #8
 800173e:	2b00      	cmp	r3, #0
 8001740:	d009      	beq.n	8001756 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001742:	4b12      	ldr	r3, [pc, #72]	@ (800178c <HAL_RCC_ClockConfig+0x1bc>)
 8001744:	689b      	ldr	r3, [r3, #8]
 8001746:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	691b      	ldr	r3, [r3, #16]
 800174e:	00db      	lsls	r3, r3, #3
 8001750:	490e      	ldr	r1, [pc, #56]	@ (800178c <HAL_RCC_ClockConfig+0x1bc>)
 8001752:	4313      	orrs	r3, r2
 8001754:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001756:	f000 f821 	bl	800179c <HAL_RCC_GetSysClockFreq>
 800175a:	4602      	mov	r2, r0
 800175c:	4b0b      	ldr	r3, [pc, #44]	@ (800178c <HAL_RCC_ClockConfig+0x1bc>)
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	091b      	lsrs	r3, r3, #4
 8001762:	f003 030f 	and.w	r3, r3, #15
 8001766:	490a      	ldr	r1, [pc, #40]	@ (8001790 <HAL_RCC_ClockConfig+0x1c0>)
 8001768:	5ccb      	ldrb	r3, [r1, r3]
 800176a:	fa22 f303 	lsr.w	r3, r2, r3
 800176e:	4a09      	ldr	r2, [pc, #36]	@ (8001794 <HAL_RCC_ClockConfig+0x1c4>)
 8001770:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001772:	4b09      	ldr	r3, [pc, #36]	@ (8001798 <HAL_RCC_ClockConfig+0x1c8>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4618      	mov	r0, r3
 8001778:	f7ff f8ee 	bl	8000958 <HAL_InitTick>

  return HAL_OK;
 800177c:	2300      	movs	r3, #0
}
 800177e:	4618      	mov	r0, r3
 8001780:	3710      	adds	r7, #16
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	40023c00 	.word	0x40023c00
 800178c:	40023800 	.word	0x40023800
 8001790:	08007054 	.word	0x08007054
 8001794:	20000000 	.word	0x20000000
 8001798:	20000004 	.word	0x20000004

0800179c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800179c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80017a0:	b090      	sub	sp, #64	@ 0x40
 80017a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80017a4:	2300      	movs	r3, #0
 80017a6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80017a8:	2300      	movs	r3, #0
 80017aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80017ac:	2300      	movs	r3, #0
 80017ae:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80017b0:	2300      	movs	r3, #0
 80017b2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80017b4:	4b59      	ldr	r3, [pc, #356]	@ (800191c <HAL_RCC_GetSysClockFreq+0x180>)
 80017b6:	689b      	ldr	r3, [r3, #8]
 80017b8:	f003 030c 	and.w	r3, r3, #12
 80017bc:	2b08      	cmp	r3, #8
 80017be:	d00d      	beq.n	80017dc <HAL_RCC_GetSysClockFreq+0x40>
 80017c0:	2b08      	cmp	r3, #8
 80017c2:	f200 80a1 	bhi.w	8001908 <HAL_RCC_GetSysClockFreq+0x16c>
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d002      	beq.n	80017d0 <HAL_RCC_GetSysClockFreq+0x34>
 80017ca:	2b04      	cmp	r3, #4
 80017cc:	d003      	beq.n	80017d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80017ce:	e09b      	b.n	8001908 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80017d0:	4b53      	ldr	r3, [pc, #332]	@ (8001920 <HAL_RCC_GetSysClockFreq+0x184>)
 80017d2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80017d4:	e09b      	b.n	800190e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80017d6:	4b53      	ldr	r3, [pc, #332]	@ (8001924 <HAL_RCC_GetSysClockFreq+0x188>)
 80017d8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80017da:	e098      	b.n	800190e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80017dc:	4b4f      	ldr	r3, [pc, #316]	@ (800191c <HAL_RCC_GetSysClockFreq+0x180>)
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80017e4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80017e6:	4b4d      	ldr	r3, [pc, #308]	@ (800191c <HAL_RCC_GetSysClockFreq+0x180>)
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d028      	beq.n	8001844 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017f2:	4b4a      	ldr	r3, [pc, #296]	@ (800191c <HAL_RCC_GetSysClockFreq+0x180>)
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	099b      	lsrs	r3, r3, #6
 80017f8:	2200      	movs	r2, #0
 80017fa:	623b      	str	r3, [r7, #32]
 80017fc:	627a      	str	r2, [r7, #36]	@ 0x24
 80017fe:	6a3b      	ldr	r3, [r7, #32]
 8001800:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001804:	2100      	movs	r1, #0
 8001806:	4b47      	ldr	r3, [pc, #284]	@ (8001924 <HAL_RCC_GetSysClockFreq+0x188>)
 8001808:	fb03 f201 	mul.w	r2, r3, r1
 800180c:	2300      	movs	r3, #0
 800180e:	fb00 f303 	mul.w	r3, r0, r3
 8001812:	4413      	add	r3, r2
 8001814:	4a43      	ldr	r2, [pc, #268]	@ (8001924 <HAL_RCC_GetSysClockFreq+0x188>)
 8001816:	fba0 1202 	umull	r1, r2, r0, r2
 800181a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800181c:	460a      	mov	r2, r1
 800181e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001820:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001822:	4413      	add	r3, r2
 8001824:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001826:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001828:	2200      	movs	r2, #0
 800182a:	61bb      	str	r3, [r7, #24]
 800182c:	61fa      	str	r2, [r7, #28]
 800182e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001832:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001836:	f7fe fd1d 	bl	8000274 <__aeabi_uldivmod>
 800183a:	4602      	mov	r2, r0
 800183c:	460b      	mov	r3, r1
 800183e:	4613      	mov	r3, r2
 8001840:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001842:	e053      	b.n	80018ec <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001844:	4b35      	ldr	r3, [pc, #212]	@ (800191c <HAL_RCC_GetSysClockFreq+0x180>)
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	099b      	lsrs	r3, r3, #6
 800184a:	2200      	movs	r2, #0
 800184c:	613b      	str	r3, [r7, #16]
 800184e:	617a      	str	r2, [r7, #20]
 8001850:	693b      	ldr	r3, [r7, #16]
 8001852:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001856:	f04f 0b00 	mov.w	fp, #0
 800185a:	4652      	mov	r2, sl
 800185c:	465b      	mov	r3, fp
 800185e:	f04f 0000 	mov.w	r0, #0
 8001862:	f04f 0100 	mov.w	r1, #0
 8001866:	0159      	lsls	r1, r3, #5
 8001868:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800186c:	0150      	lsls	r0, r2, #5
 800186e:	4602      	mov	r2, r0
 8001870:	460b      	mov	r3, r1
 8001872:	ebb2 080a 	subs.w	r8, r2, sl
 8001876:	eb63 090b 	sbc.w	r9, r3, fp
 800187a:	f04f 0200 	mov.w	r2, #0
 800187e:	f04f 0300 	mov.w	r3, #0
 8001882:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001886:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800188a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800188e:	ebb2 0408 	subs.w	r4, r2, r8
 8001892:	eb63 0509 	sbc.w	r5, r3, r9
 8001896:	f04f 0200 	mov.w	r2, #0
 800189a:	f04f 0300 	mov.w	r3, #0
 800189e:	00eb      	lsls	r3, r5, #3
 80018a0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80018a4:	00e2      	lsls	r2, r4, #3
 80018a6:	4614      	mov	r4, r2
 80018a8:	461d      	mov	r5, r3
 80018aa:	eb14 030a 	adds.w	r3, r4, sl
 80018ae:	603b      	str	r3, [r7, #0]
 80018b0:	eb45 030b 	adc.w	r3, r5, fp
 80018b4:	607b      	str	r3, [r7, #4]
 80018b6:	f04f 0200 	mov.w	r2, #0
 80018ba:	f04f 0300 	mov.w	r3, #0
 80018be:	e9d7 4500 	ldrd	r4, r5, [r7]
 80018c2:	4629      	mov	r1, r5
 80018c4:	028b      	lsls	r3, r1, #10
 80018c6:	4621      	mov	r1, r4
 80018c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80018cc:	4621      	mov	r1, r4
 80018ce:	028a      	lsls	r2, r1, #10
 80018d0:	4610      	mov	r0, r2
 80018d2:	4619      	mov	r1, r3
 80018d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018d6:	2200      	movs	r2, #0
 80018d8:	60bb      	str	r3, [r7, #8]
 80018da:	60fa      	str	r2, [r7, #12]
 80018dc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80018e0:	f7fe fcc8 	bl	8000274 <__aeabi_uldivmod>
 80018e4:	4602      	mov	r2, r0
 80018e6:	460b      	mov	r3, r1
 80018e8:	4613      	mov	r3, r2
 80018ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80018ec:	4b0b      	ldr	r3, [pc, #44]	@ (800191c <HAL_RCC_GetSysClockFreq+0x180>)
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	0c1b      	lsrs	r3, r3, #16
 80018f2:	f003 0303 	and.w	r3, r3, #3
 80018f6:	3301      	adds	r3, #1
 80018f8:	005b      	lsls	r3, r3, #1
 80018fa:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80018fc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80018fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001900:	fbb2 f3f3 	udiv	r3, r2, r3
 8001904:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001906:	e002      	b.n	800190e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001908:	4b05      	ldr	r3, [pc, #20]	@ (8001920 <HAL_RCC_GetSysClockFreq+0x184>)
 800190a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800190c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800190e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001910:	4618      	mov	r0, r3
 8001912:	3740      	adds	r7, #64	@ 0x40
 8001914:	46bd      	mov	sp, r7
 8001916:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800191a:	bf00      	nop
 800191c:	40023800 	.word	0x40023800
 8001920:	00f42400 	.word	0x00f42400
 8001924:	017d7840 	.word	0x017d7840

08001928 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800192c:	4b03      	ldr	r3, [pc, #12]	@ (800193c <HAL_RCC_GetHCLKFreq+0x14>)
 800192e:	681b      	ldr	r3, [r3, #0]
}
 8001930:	4618      	mov	r0, r3
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	20000000 	.word	0x20000000

08001940 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001944:	f7ff fff0 	bl	8001928 <HAL_RCC_GetHCLKFreq>
 8001948:	4602      	mov	r2, r0
 800194a:	4b05      	ldr	r3, [pc, #20]	@ (8001960 <HAL_RCC_GetPCLK1Freq+0x20>)
 800194c:	689b      	ldr	r3, [r3, #8]
 800194e:	0a9b      	lsrs	r3, r3, #10
 8001950:	f003 0307 	and.w	r3, r3, #7
 8001954:	4903      	ldr	r1, [pc, #12]	@ (8001964 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001956:	5ccb      	ldrb	r3, [r1, r3]
 8001958:	fa22 f303 	lsr.w	r3, r2, r3
}
 800195c:	4618      	mov	r0, r3
 800195e:	bd80      	pop	{r7, pc}
 8001960:	40023800 	.word	0x40023800
 8001964:	08007064 	.word	0x08007064

08001968 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001968:	b480      	push	{r7}
 800196a:	b083      	sub	sp, #12
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
 8001970:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	220f      	movs	r2, #15
 8001976:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001978:	4b12      	ldr	r3, [pc, #72]	@ (80019c4 <HAL_RCC_GetClockConfig+0x5c>)
 800197a:	689b      	ldr	r3, [r3, #8]
 800197c:	f003 0203 	and.w	r2, r3, #3
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001984:	4b0f      	ldr	r3, [pc, #60]	@ (80019c4 <HAL_RCC_GetClockConfig+0x5c>)
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001990:	4b0c      	ldr	r3, [pc, #48]	@ (80019c4 <HAL_RCC_GetClockConfig+0x5c>)
 8001992:	689b      	ldr	r3, [r3, #8]
 8001994:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800199c:	4b09      	ldr	r3, [pc, #36]	@ (80019c4 <HAL_RCC_GetClockConfig+0x5c>)
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	08db      	lsrs	r3, r3, #3
 80019a2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80019aa:	4b07      	ldr	r3, [pc, #28]	@ (80019c8 <HAL_RCC_GetClockConfig+0x60>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f003 0207 	and.w	r2, r3, #7
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	601a      	str	r2, [r3, #0]
}
 80019b6:	bf00      	nop
 80019b8:	370c      	adds	r7, #12
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr
 80019c2:	bf00      	nop
 80019c4:	40023800 	.word	0x40023800
 80019c8:	40023c00 	.word	0x40023c00

080019cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d101      	bne.n	80019de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80019da:	2301      	movs	r3, #1
 80019dc:	e041      	b.n	8001a62 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80019e4:	b2db      	uxtb	r3, r3
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d106      	bne.n	80019f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2200      	movs	r2, #0
 80019ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80019f2:	6878      	ldr	r0, [r7, #4]
 80019f4:	f000 f839 	bl	8001a6a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	2202      	movs	r2, #2
 80019fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681a      	ldr	r2, [r3, #0]
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	3304      	adds	r3, #4
 8001a08:	4619      	mov	r1, r3
 8001a0a:	4610      	mov	r0, r2
 8001a0c:	f000 f9b2 	bl	8001d74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2201      	movs	r2, #1
 8001a14:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2201      	movs	r2, #1
 8001a24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2201      	movs	r2, #1
 8001a34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2201      	movs	r2, #1
 8001a44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2201      	movs	r2, #1
 8001a54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001a60:	2300      	movs	r3, #0
}
 8001a62:	4618      	mov	r0, r3
 8001a64:	3708      	adds	r7, #8
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}

08001a6a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001a6a:	b480      	push	{r7}
 8001a6c:	b083      	sub	sp, #12
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001a72:	bf00      	nop
 8001a74:	370c      	adds	r7, #12
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
	...

08001a80 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b085      	sub	sp, #20
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	2b01      	cmp	r3, #1
 8001a92:	d001      	beq.n	8001a98 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001a94:	2301      	movs	r3, #1
 8001a96:	e044      	b.n	8001b22 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2202      	movs	r2, #2
 8001a9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	68da      	ldr	r2, [r3, #12]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f042 0201 	orr.w	r2, r2, #1
 8001aae:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a1e      	ldr	r2, [pc, #120]	@ (8001b30 <HAL_TIM_Base_Start_IT+0xb0>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d018      	beq.n	8001aec <HAL_TIM_Base_Start_IT+0x6c>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ac2:	d013      	beq.n	8001aec <HAL_TIM_Base_Start_IT+0x6c>
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a1a      	ldr	r2, [pc, #104]	@ (8001b34 <HAL_TIM_Base_Start_IT+0xb4>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d00e      	beq.n	8001aec <HAL_TIM_Base_Start_IT+0x6c>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a19      	ldr	r2, [pc, #100]	@ (8001b38 <HAL_TIM_Base_Start_IT+0xb8>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d009      	beq.n	8001aec <HAL_TIM_Base_Start_IT+0x6c>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a17      	ldr	r2, [pc, #92]	@ (8001b3c <HAL_TIM_Base_Start_IT+0xbc>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d004      	beq.n	8001aec <HAL_TIM_Base_Start_IT+0x6c>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a16      	ldr	r2, [pc, #88]	@ (8001b40 <HAL_TIM_Base_Start_IT+0xc0>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d111      	bne.n	8001b10 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	689b      	ldr	r3, [r3, #8]
 8001af2:	f003 0307 	and.w	r3, r3, #7
 8001af6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	2b06      	cmp	r3, #6
 8001afc:	d010      	beq.n	8001b20 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	681a      	ldr	r2, [r3, #0]
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f042 0201 	orr.w	r2, r2, #1
 8001b0c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b0e:	e007      	b.n	8001b20 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	681a      	ldr	r2, [r3, #0]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f042 0201 	orr.w	r2, r2, #1
 8001b1e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001b20:	2300      	movs	r3, #0
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3714      	adds	r7, #20
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	40010000 	.word	0x40010000
 8001b34:	40000400 	.word	0x40000400
 8001b38:	40000800 	.word	0x40000800
 8001b3c:	40000c00 	.word	0x40000c00
 8001b40:	40014000 	.word	0x40014000

08001b44 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b084      	sub	sp, #16
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	68db      	ldr	r3, [r3, #12]
 8001b52:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	691b      	ldr	r3, [r3, #16]
 8001b5a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	f003 0302 	and.w	r3, r3, #2
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d020      	beq.n	8001ba8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	f003 0302 	and.w	r3, r3, #2
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d01b      	beq.n	8001ba8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f06f 0202 	mvn.w	r2, #2
 8001b78:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	699b      	ldr	r3, [r3, #24]
 8001b86:	f003 0303 	and.w	r3, r3, #3
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d003      	beq.n	8001b96 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001b8e:	6878      	ldr	r0, [r7, #4]
 8001b90:	f000 f8d2 	bl	8001d38 <HAL_TIM_IC_CaptureCallback>
 8001b94:	e005      	b.n	8001ba2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b96:	6878      	ldr	r0, [r7, #4]
 8001b98:	f000 f8c4 	bl	8001d24 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b9c:	6878      	ldr	r0, [r7, #4]
 8001b9e:	f000 f8d5 	bl	8001d4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	f003 0304 	and.w	r3, r3, #4
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d020      	beq.n	8001bf4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	f003 0304 	and.w	r3, r3, #4
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d01b      	beq.n	8001bf4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f06f 0204 	mvn.w	r2, #4
 8001bc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2202      	movs	r2, #2
 8001bca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	699b      	ldr	r3, [r3, #24]
 8001bd2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d003      	beq.n	8001be2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001bda:	6878      	ldr	r0, [r7, #4]
 8001bdc:	f000 f8ac 	bl	8001d38 <HAL_TIM_IC_CaptureCallback>
 8001be0:	e005      	b.n	8001bee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001be2:	6878      	ldr	r0, [r7, #4]
 8001be4:	f000 f89e 	bl	8001d24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001be8:	6878      	ldr	r0, [r7, #4]
 8001bea:	f000 f8af 	bl	8001d4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	f003 0308 	and.w	r3, r3, #8
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d020      	beq.n	8001c40 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	f003 0308 	and.w	r3, r3, #8
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d01b      	beq.n	8001c40 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f06f 0208 	mvn.w	r2, #8
 8001c10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2204      	movs	r2, #4
 8001c16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	69db      	ldr	r3, [r3, #28]
 8001c1e:	f003 0303 	and.w	r3, r3, #3
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d003      	beq.n	8001c2e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c26:	6878      	ldr	r0, [r7, #4]
 8001c28:	f000 f886 	bl	8001d38 <HAL_TIM_IC_CaptureCallback>
 8001c2c:	e005      	b.n	8001c3a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c2e:	6878      	ldr	r0, [r7, #4]
 8001c30:	f000 f878 	bl	8001d24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c34:	6878      	ldr	r0, [r7, #4]
 8001c36:	f000 f889 	bl	8001d4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001c40:	68bb      	ldr	r3, [r7, #8]
 8001c42:	f003 0310 	and.w	r3, r3, #16
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d020      	beq.n	8001c8c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	f003 0310 	and.w	r3, r3, #16
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d01b      	beq.n	8001c8c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f06f 0210 	mvn.w	r2, #16
 8001c5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2208      	movs	r2, #8
 8001c62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	69db      	ldr	r3, [r3, #28]
 8001c6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d003      	beq.n	8001c7a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c72:	6878      	ldr	r0, [r7, #4]
 8001c74:	f000 f860 	bl	8001d38 <HAL_TIM_IC_CaptureCallback>
 8001c78:	e005      	b.n	8001c86 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c7a:	6878      	ldr	r0, [r7, #4]
 8001c7c:	f000 f852 	bl	8001d24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c80:	6878      	ldr	r0, [r7, #4]
 8001c82:	f000 f863 	bl	8001d4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	f003 0301 	and.w	r3, r3, #1
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d00c      	beq.n	8001cb0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	f003 0301 	and.w	r3, r3, #1
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d007      	beq.n	8001cb0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f06f 0201 	mvn.w	r2, #1
 8001ca8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001caa:	6878      	ldr	r0, [r7, #4]
 8001cac:	f7fe fe16 	bl	80008dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d00c      	beq.n	8001cd4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d007      	beq.n	8001cd4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001ccc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001cce:	6878      	ldr	r0, [r7, #4]
 8001cd0:	f000 f8e0 	bl	8001e94 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001cd4:	68bb      	ldr	r3, [r7, #8]
 8001cd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d00c      	beq.n	8001cf8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d007      	beq.n	8001cf8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001cf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001cf2:	6878      	ldr	r0, [r7, #4]
 8001cf4:	f000 f834 	bl	8001d60 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	f003 0320 	and.w	r3, r3, #32
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d00c      	beq.n	8001d1c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	f003 0320 	and.w	r3, r3, #32
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d007      	beq.n	8001d1c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f06f 0220 	mvn.w	r2, #32
 8001d14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001d16:	6878      	ldr	r0, [r7, #4]
 8001d18:	f000 f8b2 	bl	8001e80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001d1c:	bf00      	nop
 8001d1e:	3710      	adds	r7, #16
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}

08001d24 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001d2c:	bf00      	nop
 8001d2e:	370c      	adds	r7, #12
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr

08001d38 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001d40:	bf00      	nop
 8001d42:	370c      	adds	r7, #12
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr

08001d4c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b083      	sub	sp, #12
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001d54:	bf00      	nop
 8001d56:	370c      	adds	r7, #12
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr

08001d60 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001d68:	bf00      	nop
 8001d6a:	370c      	adds	r7, #12
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d72:	4770      	bx	lr

08001d74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b085      	sub	sp, #20
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
 8001d7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	4a37      	ldr	r2, [pc, #220]	@ (8001e64 <TIM_Base_SetConfig+0xf0>)
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d00f      	beq.n	8001dac <TIM_Base_SetConfig+0x38>
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d92:	d00b      	beq.n	8001dac <TIM_Base_SetConfig+0x38>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	4a34      	ldr	r2, [pc, #208]	@ (8001e68 <TIM_Base_SetConfig+0xf4>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d007      	beq.n	8001dac <TIM_Base_SetConfig+0x38>
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	4a33      	ldr	r2, [pc, #204]	@ (8001e6c <TIM_Base_SetConfig+0xf8>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d003      	beq.n	8001dac <TIM_Base_SetConfig+0x38>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	4a32      	ldr	r2, [pc, #200]	@ (8001e70 <TIM_Base_SetConfig+0xfc>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d108      	bne.n	8001dbe <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001db2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	68fa      	ldr	r2, [r7, #12]
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	4a28      	ldr	r2, [pc, #160]	@ (8001e64 <TIM_Base_SetConfig+0xf0>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d01b      	beq.n	8001dfe <TIM_Base_SetConfig+0x8a>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001dcc:	d017      	beq.n	8001dfe <TIM_Base_SetConfig+0x8a>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	4a25      	ldr	r2, [pc, #148]	@ (8001e68 <TIM_Base_SetConfig+0xf4>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d013      	beq.n	8001dfe <TIM_Base_SetConfig+0x8a>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	4a24      	ldr	r2, [pc, #144]	@ (8001e6c <TIM_Base_SetConfig+0xf8>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d00f      	beq.n	8001dfe <TIM_Base_SetConfig+0x8a>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	4a23      	ldr	r2, [pc, #140]	@ (8001e70 <TIM_Base_SetConfig+0xfc>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d00b      	beq.n	8001dfe <TIM_Base_SetConfig+0x8a>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	4a22      	ldr	r2, [pc, #136]	@ (8001e74 <TIM_Base_SetConfig+0x100>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d007      	beq.n	8001dfe <TIM_Base_SetConfig+0x8a>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	4a21      	ldr	r2, [pc, #132]	@ (8001e78 <TIM_Base_SetConfig+0x104>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d003      	beq.n	8001dfe <TIM_Base_SetConfig+0x8a>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	4a20      	ldr	r2, [pc, #128]	@ (8001e7c <TIM_Base_SetConfig+0x108>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d108      	bne.n	8001e10 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001e04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	68db      	ldr	r3, [r3, #12]
 8001e0a:	68fa      	ldr	r2, [r7, #12]
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	695b      	ldr	r3, [r3, #20]
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	689a      	ldr	r2, [r3, #8]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	4a0c      	ldr	r2, [pc, #48]	@ (8001e64 <TIM_Base_SetConfig+0xf0>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d103      	bne.n	8001e3e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	691a      	ldr	r2, [r3, #16]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f043 0204 	orr.w	r2, r3, #4
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	68fa      	ldr	r2, [r7, #12]
 8001e54:	601a      	str	r2, [r3, #0]
}
 8001e56:	bf00      	nop
 8001e58:	3714      	adds	r7, #20
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr
 8001e62:	bf00      	nop
 8001e64:	40010000 	.word	0x40010000
 8001e68:	40000400 	.word	0x40000400
 8001e6c:	40000800 	.word	0x40000800
 8001e70:	40000c00 	.word	0x40000c00
 8001e74:	40014000 	.word	0x40014000
 8001e78:	40014400 	.word	0x40014400
 8001e7c:	40014800 	.word	0x40014800

08001e80 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001e88:	bf00      	nop
 8001e8a:	370c      	adds	r7, #12
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e92:	4770      	bx	lr

08001e94 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001e9c:	bf00      	nop
 8001e9e:	370c      	adds	r7, #12
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	f103 0208 	add.w	r2, r3, #8
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001eba:	6879      	ldr	r1, [r7, #4]
 8001ebc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001ec0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001ec4:	e9c1 2302 	strd	r2, r3, [r1, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	f103 0208 	add.w	r2, r3, #8
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	611a      	str	r2, [r3, #16]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	f103 0208 	add.w	r2, r3, #8
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	615a      	str	r2, [r3, #20]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2200      	movs	r2, #0
 8001ee0:	601a      	str	r2, [r3, #0]
    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
 8001ee2:	f240 1019 	movw	r0, #281	@ 0x119
 8001ee6:	f004 fc73 	bl	80067d0 <SEGGER_SYSVIEW_RecordEndCall>
}
 8001eea:	bf00      	nop
 8001eec:	3708      	adds	r7, #8
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}

08001ef2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001ef2:	b580      	push	{r7, lr}
 8001ef4:	b082      	sub	sp, #8
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2200      	movs	r2, #0
 8001efe:	615a      	str	r2, [r3, #20]
    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
 8001f00:	f44f 708d 	mov.w	r0, #282	@ 0x11a
 8001f04:	f004 fc64 	bl	80067d0 <SEGGER_SYSVIEW_RecordEndCall>
}
 8001f08:	bf00      	nop
 8001f0a:	3708      	adds	r7, #8
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}

08001f10 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b086      	sub	sp, #24
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
 8001f18:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f20:	e9c7 2302 	strd	r2, r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8001f24:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f28:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001f2c:	bf08      	it	eq
 8001f2e:	f1b2 3fff 	cmpeq.w	r2, #4294967295	@ 0xffffffff
 8001f32:	d103      	bne.n	8001f3c <vListInsert+0x2c>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	695b      	ldr	r3, [r3, #20]
 8001f38:	617b      	str	r3, [r7, #20]
 8001f3a:	e010      	b.n	8001f5e <vListInsert+0x4e>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	3308      	adds	r3, #8
 8001f40:	617b      	str	r3, [r7, #20]
 8001f42:	e002      	b.n	8001f4a <vListInsert+0x3a>
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	689b      	ldr	r3, [r3, #8]
 8001f48:	617b      	str	r3, [r7, #20]
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f52:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001f56:	4290      	cmp	r0, r2
 8001f58:	eb71 0303 	sbcs.w	r3, r1, r3
 8001f5c:	d2f2      	bcs.n	8001f44 <vListInsert+0x34>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8001f5e:	697b      	ldr	r3, [r7, #20]
 8001f60:	689a      	ldr	r2, [r3, #8]
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	683a      	ldr	r2, [r7, #0]
 8001f6c:	60da      	str	r2, [r3, #12]
    pxNewListItem->pxPrevious = pxIterator;
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	697a      	ldr	r2, [r7, #20]
 8001f72:	60da      	str	r2, [r3, #12]
    pxIterator->pxNext = pxNewListItem;
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	683a      	ldr	r2, [r7, #0]
 8001f78:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	687a      	ldr	r2, [r7, #4]
 8001f7e:	615a      	str	r2, [r3, #20]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	1c5a      	adds	r2, r3, #1
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
 8001f8a:	f44f 708e 	mov.w	r0, #284	@ 0x11c
 8001f8e:	f004 fc1f 	bl	80067d0 <SEGGER_SYSVIEW_RecordEndCall>
}
 8001f92:	bf00      	nop
 8001f94:	3718      	adds	r7, #24
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}

08001f9a <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001f9a:	b580      	push	{r7, lr}
 8001f9c:	b084      	sub	sp, #16
 8001f9e:	af00      	add	r7, sp, #0
 8001fa0:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	695b      	ldr	r3, [r3, #20]
 8001fa6:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	687a      	ldr	r2, [r7, #4]
 8001fae:	68d2      	ldr	r2, [r2, #12]
 8001fb0:	60da      	str	r2, [r3, #12]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	68db      	ldr	r3, [r3, #12]
 8001fb6:	687a      	ldr	r2, [r7, #4]
 8001fb8:	6892      	ldr	r2, [r2, #8]
 8001fba:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	687a      	ldr	r2, [r7, #4]
 8001fc2:	429a      	cmp	r2, r3
 8001fc4:	d103      	bne.n	8001fce <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	68da      	ldr	r2, [r3, #12]
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	615a      	str	r2, [r3, #20]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	1e5a      	subs	r2, r3, #1
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	f240 101d 	movw	r0, #285	@ 0x11d
 8001fe8:	f004 fc2e 	bl	8006848 <SEGGER_SYSVIEW_RecordEndCallU32>

    return pxList->uxNumberOfItems;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	681b      	ldr	r3, [r3, #0]
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3710      	adds	r7, #16
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}

08001ff8 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b086      	sub	sp, #24
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
 8002000:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8002002:	2301      	movs	r3, #1
 8002004:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d10b      	bne.n	8002028 <xQueueGenericReset+0x30>
    __asm volatile
 8002010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002014:	f383 8811 	msr	BASEPRI, r3
 8002018:	f3bf 8f6f 	isb	sy
 800201c:	f3bf 8f4f 	dsb	sy
 8002020:	60fb      	str	r3, [r7, #12]
}
 8002022:	bf00      	nop
 8002024:	bf00      	nop
 8002026:	e7fd      	b.n	8002024 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d05d      	beq.n	80020ea <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 800202e:	693b      	ldr	r3, [r7, #16]
 8002030:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    if( ( pxQueue != NULL ) &&
 8002032:	2b00      	cmp	r3, #0
 8002034:	d059      	beq.n	80020ea <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8002036:	693b      	ldr	r3, [r7, #16]
 8002038:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800203e:	2100      	movs	r1, #0
 8002040:	fba3 2302 	umull	r2, r3, r3, r2
 8002044:	2b00      	cmp	r3, #0
 8002046:	d000      	beq.n	800204a <xQueueGenericReset+0x52>
 8002048:	2101      	movs	r1, #1
 800204a:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 800204c:	2b00      	cmp	r3, #0
 800204e:	d14c      	bne.n	80020ea <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 8002050:	f002 fa5e 	bl	8004510 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002054:	693b      	ldr	r3, [r7, #16]
 8002056:	681a      	ldr	r2, [r3, #0]
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800205c:	6939      	ldr	r1, [r7, #16]
 800205e:	6c89      	ldr	r1, [r1, #72]	@ 0x48
 8002060:	fb01 f303 	mul.w	r3, r1, r3
 8002064:	441a      	add	r2, r3
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	2200      	movs	r2, #0
 800206e:	641a      	str	r2, [r3, #64]	@ 0x40
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002070:	693b      	ldr	r3, [r7, #16]
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8002078:	693b      	ldr	r3, [r7, #16]
 800207a:	681a      	ldr	r2, [r3, #0]
 800207c:	693b      	ldr	r3, [r7, #16]
 800207e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002080:	3b01      	subs	r3, #1
 8002082:	6939      	ldr	r1, [r7, #16]
 8002084:	6c89      	ldr	r1, [r1, #72]	@ 0x48
 8002086:	fb01 f303 	mul.w	r3, r1, r3
 800208a:	441a      	add	r2, r3
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8002090:	693b      	ldr	r3, [r7, #16]
 8002092:	22ff      	movs	r2, #255	@ 0xff
 8002094:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            pxQueue->cTxLock = queueUNLOCKED;
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	22ff      	movs	r2, #255	@ 0xff
 800209c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

            if( xNewQueue == pdFALSE )
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d114      	bne.n	80020d0 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	691b      	ldr	r3, [r3, #16]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d01a      	beq.n	80020e4 <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	3310      	adds	r3, #16
 80020b2:	4618      	mov	r0, r3
 80020b4:	f001 f9b8 	bl	8003428 <xTaskRemoveFromEventList>
 80020b8:	4603      	mov	r3, r0
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d012      	beq.n	80020e4 <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80020be:	4b18      	ldr	r3, [pc, #96]	@ (8002120 <xQueueGenericReset+0x128>)
 80020c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80020c4:	601a      	str	r2, [r3, #0]
 80020c6:	f3bf 8f4f 	dsb	sy
 80020ca:	f3bf 8f6f 	isb	sy
 80020ce:	e009      	b.n	80020e4 <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	3310      	adds	r3, #16
 80020d4:	4618      	mov	r0, r3
 80020d6:	f7ff fee7 	bl	8001ea8 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	3328      	adds	r3, #40	@ 0x28
 80020de:	4618      	mov	r0, r3
 80020e0:	f7ff fee2 	bl	8001ea8 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 80020e4:	f002 fa46 	bl	8004574 <vPortExitCritical>
 80020e8:	e001      	b.n	80020ee <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 80020ea:	2300      	movs	r3, #0
 80020ec:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d10b      	bne.n	800210c <xQueueGenericReset+0x114>
    __asm volatile
 80020f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80020f8:	f383 8811 	msr	BASEPRI, r3
 80020fc:	f3bf 8f6f 	isb	sy
 8002100:	f3bf 8f4f 	dsb	sy
 8002104:	60bb      	str	r3, [r7, #8]
}
 8002106:	bf00      	nop
 8002108:	bf00      	nop
 800210a:	e7fd      	b.n	8002108 <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	4619      	mov	r1, r3
 8002110:	2096      	movs	r0, #150	@ 0x96
 8002112:	f004 fb99 	bl	8006848 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 8002116:	697b      	ldr	r3, [r7, #20]
}
 8002118:	4618      	mov	r0, r3
 800211a:	3718      	adds	r7, #24
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	e000ed04 	.word	0xe000ed04

08002124 <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 8002124:	b580      	push	{r7, lr}
 8002126:	b08c      	sub	sp, #48	@ 0x30
 8002128:	af02      	add	r7, sp, #8
 800212a:	60f8      	str	r0, [r7, #12]
 800212c:	60b9      	str	r1, [r7, #8]
 800212e:	607a      	str	r2, [r7, #4]
 8002130:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 8002132:	2300      	movs	r3, #0
 8002134:	627b      	str	r3, [r7, #36]	@ 0x24

        traceENTER_xQueueGenericCreateStatic( uxQueueLength, uxItemSize, pucQueueStorage, pxStaticQueue, ucQueueType );

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d10b      	bne.n	8002154 <xQueueGenericCreateStatic+0x30>
    __asm volatile
 800213c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002140:	f383 8811 	msr	BASEPRI, r3
 8002144:	f3bf 8f6f 	isb	sy
 8002148:	f3bf 8f4f 	dsb	sy
 800214c:	623b      	str	r3, [r7, #32]
}
 800214e:	bf00      	nop
 8002150:	bf00      	nop
 8002152:	e7fd      	b.n	8002150 <xQueueGenericCreateStatic+0x2c>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d031      	beq.n	80021be <xQueueGenericCreateStatic+0x9a>
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d02e      	beq.n	80021be <xQueueGenericCreateStatic+0x9a>
            ( pxStaticQueue != NULL ) &&
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d002      	beq.n	800216c <xQueueGenericCreateStatic+0x48>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0U ) ) ) &&
 8002166:	68bb      	ldr	r3, [r7, #8]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d028      	beq.n	80021be <xQueueGenericCreateStatic+0x9a>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d102      	bne.n	8002178 <xQueueGenericCreateStatic+0x54>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0U ) ) ) )
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d122      	bne.n	80021be <xQueueGenericCreateStatic+0x9a>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 8002178:	2350      	movs	r3, #80	@ 0x50
 800217a:	617b      	str	r3, [r7, #20]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	2b50      	cmp	r3, #80	@ 0x50
 8002180:	d00b      	beq.n	800219a <xQueueGenericCreateStatic+0x76>
    __asm volatile
 8002182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002186:	f383 8811 	msr	BASEPRI, r3
 800218a:	f3bf 8f6f 	isb	sy
 800218e:	f3bf 8f4f 	dsb	sy
 8002192:	61fb      	str	r3, [r7, #28]
}
 8002194:	bf00      	nop
 8002196:	bf00      	nop
 8002198:	e7fd      	b.n	8002196 <xQueueGenericCreateStatic+0x72>
                ( void ) xSize;                             /* Prevent unused variable warning when configASSERT() is not defined. */
 800219a:	697b      	ldr	r3, [r7, #20]
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewQueue = ( Queue_t * ) pxStaticQueue;
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	627b      	str	r3, [r7, #36]	@ 0x24
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated wither statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80021a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a2:	2201      	movs	r2, #1
 80021a4:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80021a8:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80021ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ae:	9300      	str	r3, [sp, #0]
 80021b0:	4613      	mov	r3, r2
 80021b2:	687a      	ldr	r2, [r7, #4]
 80021b4:	68b9      	ldr	r1, [r7, #8]
 80021b6:	68f8      	ldr	r0, [r7, #12]
 80021b8:	f000 f81e 	bl	80021f8 <prvInitialiseNewQueue>
 80021bc:	e00e      	b.n	80021dc <xQueueGenericCreateStatic+0xb8>
        }
        else
        {
            configASSERT( pxNewQueue );
 80021be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d10b      	bne.n	80021dc <xQueueGenericCreateStatic+0xb8>
    __asm volatile
 80021c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80021c8:	f383 8811 	msr	BASEPRI, r3
 80021cc:	f3bf 8f6f 	isb	sy
 80021d0:	f3bf 8f4f 	dsb	sy
 80021d4:	61bb      	str	r3, [r7, #24]
}
 80021d6:	bf00      	nop
 80021d8:	bf00      	nop
 80021da:	e7fd      	b.n	80021d8 <xQueueGenericCreateStatic+0xb4>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreateStatic( pxNewQueue );
 80021dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021de:	4618      	mov	r0, r3
 80021e0:	f004 fccc 	bl	8006b7c <SEGGER_SYSVIEW_ShrinkId>
 80021e4:	4603      	mov	r3, r0
 80021e6:	4619      	mov	r1, r3
 80021e8:	2097      	movs	r0, #151	@ 0x97
 80021ea:	f004 fb2d 	bl	8006848 <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxNewQueue;
 80021ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 80021f0:	4618      	mov	r0, r3
 80021f2:	3728      	adds	r7, #40	@ 0x28
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}

080021f8 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b084      	sub	sp, #16
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	60f8      	str	r0, [r7, #12]
 8002200:	60b9      	str	r1, [r7, #8]
 8002202:	607a      	str	r2, [r7, #4]
 8002204:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d103      	bne.n	8002214 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800220c:	69bb      	ldr	r3, [r7, #24]
 800220e:	69ba      	ldr	r2, [r7, #24]
 8002210:	601a      	str	r2, [r3, #0]
 8002212:	e002      	b.n	800221a <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002214:	69bb      	ldr	r3, [r7, #24]
 8002216:	687a      	ldr	r2, [r7, #4]
 8002218:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800221a:	69bb      	ldr	r3, [r7, #24]
 800221c:	68fa      	ldr	r2, [r7, #12]
 800221e:	645a      	str	r2, [r3, #68]	@ 0x44
    pxNewQueue->uxItemSize = uxItemSize;
 8002220:	69bb      	ldr	r3, [r7, #24]
 8002222:	68ba      	ldr	r2, [r7, #8]
 8002224:	649a      	str	r2, [r3, #72]	@ 0x48
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002226:	2101      	movs	r1, #1
 8002228:	69b8      	ldr	r0, [r7, #24]
 800222a:	f7ff fee5 	bl	8001ff8 <xQueueGenericReset>
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 800222e:	bf00      	nop
 8002230:	3710      	adds	r7, #16
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
	...

08002238 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b08e      	sub	sp, #56	@ 0x38
 800223c:	af00      	add	r7, sp, #0
 800223e:	60f8      	str	r0, [r7, #12]
 8002240:	60b9      	str	r1, [r7, #8]
 8002242:	e9c7 2300 	strd	r2, r3, [r7]
    BaseType_t xEntryTimeSet = pdFALSE;
 8002246:	2300      	movs	r3, #0
 8002248:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	633b      	str	r3, [r7, #48]	@ 0x30

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 800224e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002250:	2b00      	cmp	r3, #0
 8002252:	d10b      	bne.n	800226c <xQueueReceive+0x34>
    __asm volatile
 8002254:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002258:	f383 8811 	msr	BASEPRI, r3
 800225c:	f3bf 8f6f 	isb	sy
 8002260:	f3bf 8f4f 	dsb	sy
 8002264:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002266:	bf00      	nop
 8002268:	bf00      	nop
 800226a:	e7fd      	b.n	8002268 <xQueueReceive+0x30>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d103      	bne.n	800227a <xQueueReceive+0x42>
 8002272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002274:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002276:	2b00      	cmp	r3, #0
 8002278:	d101      	bne.n	800227e <xQueueReceive+0x46>
 800227a:	2301      	movs	r3, #1
 800227c:	e000      	b.n	8002280 <xQueueReceive+0x48>
 800227e:	2300      	movs	r3, #0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d10b      	bne.n	800229c <xQueueReceive+0x64>
    __asm volatile
 8002284:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002288:	f383 8811 	msr	BASEPRI, r3
 800228c:	f3bf 8f6f 	isb	sy
 8002290:	f3bf 8f4f 	dsb	sy
 8002294:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002296:	bf00      	nop
 8002298:	bf00      	nop
 800229a:	e7fd      	b.n	8002298 <xQueueReceive+0x60>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800229c:	f001 fb32 	bl	8003904 <xTaskGetSchedulerState>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d103      	bne.n	80022ae <xQueueReceive+0x76>
 80022a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80022aa:	4313      	orrs	r3, r2
 80022ac:	d101      	bne.n	80022b2 <xQueueReceive+0x7a>
 80022ae:	2301      	movs	r3, #1
 80022b0:	e000      	b.n	80022b4 <xQueueReceive+0x7c>
 80022b2:	2300      	movs	r3, #0
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d10b      	bne.n	80022d0 <xQueueReceive+0x98>
    __asm volatile
 80022b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022bc:	f383 8811 	msr	BASEPRI, r3
 80022c0:	f3bf 8f6f 	isb	sy
 80022c4:	f3bf 8f4f 	dsb	sy
 80022c8:	623b      	str	r3, [r7, #32]
}
 80022ca:	bf00      	nop
 80022cc:	bf00      	nop
 80022ce:	e7fd      	b.n	80022cc <xQueueReceive+0x94>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 80022d0:	f002 f91e 	bl	8004510 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80022d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80022da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d023      	beq.n	8002328 <xQueueReceive+0xf0>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80022e0:	68b9      	ldr	r1, [r7, #8]
 80022e2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80022e4:	f000 f89c 	bl	8002420 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 80022e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022ea:	1e5a      	subs	r2, r3, #1
 80022ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022ee:	641a      	str	r2, [r3, #64]	@ 0x40

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80022f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022f2:	691b      	ldr	r3, [r3, #16]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d00f      	beq.n	8002318 <xQueueReceive+0xe0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80022f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022fa:	3310      	adds	r3, #16
 80022fc:	4618      	mov	r0, r3
 80022fe:	f001 f893 	bl	8003428 <xTaskRemoveFromEventList>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d007      	beq.n	8002318 <xQueueReceive+0xe0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002308:	4b44      	ldr	r3, [pc, #272]	@ (800241c <xQueueReceive+0x1e4>)
 800230a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800230e:	601a      	str	r2, [r3, #0]
 8002310:	f3bf 8f4f 	dsb	sy
 8002314:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8002318:	f002 f92c 	bl	8004574 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );
 800231c:	2101      	movs	r1, #1
 800231e:	20a4      	movs	r0, #164	@ 0xa4
 8002320:	f004 fa92 	bl	8006848 <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 8002324:	2301      	movs	r3, #1
 8002326:	e074      	b.n	8002412 <xQueueReceive+0x1da>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002328:	e9d7 2300 	ldrd	r2, r3, [r7]
 800232c:	4313      	orrs	r3, r2
 800232e:	d107      	bne.n	8002340 <xQueueReceive+0x108>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002330:	f002 f920 	bl	8004574 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 8002334:	2100      	movs	r1, #0
 8002336:	20a4      	movs	r0, #164	@ 0xa4
 8002338:	f004 fa86 	bl	8006848 <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_EMPTY;
 800233c:	2300      	movs	r3, #0
 800233e:	e068      	b.n	8002412 <xQueueReceive+0x1da>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002340:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002342:	2b00      	cmp	r3, #0
 8002344:	d106      	bne.n	8002354 <xQueueReceive+0x11c>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002346:	f107 0310 	add.w	r3, r7, #16
 800234a:	4618      	mov	r0, r3
 800234c:	f001 f94e 	bl	80035ec <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002350:	2301      	movs	r3, #1
 8002352:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002354:	f002 f90e 	bl	8004574 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002358:	f000 fcdc 	bl	8002d14 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800235c:	f002 f8d8 	bl	8004510 <vPortEnterCritical>
 8002360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002362:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8002366:	b25b      	sxtb	r3, r3
 8002368:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800236c:	d103      	bne.n	8002376 <xQueueReceive+0x13e>
 800236e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002370:	2200      	movs	r2, #0
 8002372:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
 8002376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002378:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800237c:	b25b      	sxtb	r3, r3
 800237e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002382:	d103      	bne.n	800238c <xQueueReceive+0x154>
 8002384:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002386:	2200      	movs	r2, #0
 8002388:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 800238c:	f002 f8f2 	bl	8004574 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002390:	463a      	mov	r2, r7
 8002392:	f107 0310 	add.w	r3, r7, #16
 8002396:	4611      	mov	r1, r2
 8002398:	4618      	mov	r0, r3
 800239a:	f001 f941 	bl	8003620 <xTaskCheckForTimeOut>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d125      	bne.n	80023f0 <xQueueReceive+0x1b8>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80023a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80023a6:	f000 f8b3 	bl	8002510 <prvIsQueueEmpty>
 80023aa:	4603      	mov	r3, r0
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d019      	beq.n	80023e4 <xQueueReceive+0x1ac>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80023b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023b2:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 80023b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80023ba:	4608      	mov	r0, r1
 80023bc:	f000 ffbc 	bl	8003338 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80023c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80023c2:	f000 f853 	bl	800246c <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80023c6:	f000 fcb3 	bl	8002d30 <xTaskResumeAll>
 80023ca:	4603      	mov	r3, r0
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	f47f af7f 	bne.w	80022d0 <xQueueReceive+0x98>
                {
                    taskYIELD_WITHIN_API();
 80023d2:	4b12      	ldr	r3, [pc, #72]	@ (800241c <xQueueReceive+0x1e4>)
 80023d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80023d8:	601a      	str	r2, [r3, #0]
 80023da:	f3bf 8f4f 	dsb	sy
 80023de:	f3bf 8f6f 	isb	sy
 80023e2:	e775      	b.n	80022d0 <xQueueReceive+0x98>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80023e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80023e6:	f000 f841 	bl	800246c <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80023ea:	f000 fca1 	bl	8002d30 <xTaskResumeAll>
 80023ee:	e76f      	b.n	80022d0 <xQueueReceive+0x98>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80023f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80023f2:	f000 f83b 	bl	800246c <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80023f6:	f000 fc9b 	bl	8002d30 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80023fa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80023fc:	f000 f888 	bl	8002510 <prvIsQueueEmpty>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	f43f af64 	beq.w	80022d0 <xQueueReceive+0x98>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 8002408:	2100      	movs	r1, #0
 800240a:	20a4      	movs	r0, #164	@ 0xa4
 800240c:	f004 fa1c 	bl	8006848 <SEGGER_SYSVIEW_RecordEndCallU32>

                return errQUEUE_EMPTY;
 8002410:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8002412:	4618      	mov	r0, r3
 8002414:	3738      	adds	r7, #56	@ 0x38
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	e000ed04 	.word	0xe000ed04

08002420 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
 8002428:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800242e:	2b00      	cmp	r3, #0
 8002430:	d018      	beq.n	8002464 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	68da      	ldr	r2, [r3, #12]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800243a:	441a      	add	r2, r3
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	68da      	ldr	r2, [r3, #12]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	429a      	cmp	r2, r3
 800244a:	d303      	bcc.n	8002454 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	68d9      	ldr	r1, [r3, #12]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800245c:	461a      	mov	r2, r3
 800245e:	6838      	ldr	r0, [r7, #0]
 8002460:	f004 fd2e 	bl	8006ec0 <memcpy>
    }
}
 8002464:	bf00      	nop
 8002466:	3708      	adds	r7, #8
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}

0800246c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b084      	sub	sp, #16
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002474:	f002 f84c 	bl	8004510 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800247e:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002480:	e011      	b.n	80024a6 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002486:	2b00      	cmp	r3, #0
 8002488:	d012      	beq.n	80024b0 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	3328      	adds	r3, #40	@ 0x28
 800248e:	4618      	mov	r0, r3
 8002490:	f000 ffca 	bl	8003428 <xTaskRemoveFromEventList>
 8002494:	4603      	mov	r3, r0
 8002496:	2b00      	cmp	r3, #0
 8002498:	d001      	beq.n	800249e <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 800249a:	f001 f951 	bl	8003740 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 800249e:	7bfb      	ldrb	r3, [r7, #15]
 80024a0:	3b01      	subs	r3, #1
 80024a2:	b2db      	uxtb	r3, r3
 80024a4:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80024a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	dce9      	bgt.n	8002482 <prvUnlockQueue+0x16>
 80024ae:	e000      	b.n	80024b2 <prvUnlockQueue+0x46>
                    break;
 80024b0:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	22ff      	movs	r2, #255	@ 0xff
 80024b6:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
    }
    taskEXIT_CRITICAL();
 80024ba:	f002 f85b 	bl	8004574 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80024be:	f002 f827 	bl	8004510 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80024c8:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80024ca:	e011      	b.n	80024f0 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	691b      	ldr	r3, [r3, #16]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d012      	beq.n	80024fa <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	3310      	adds	r3, #16
 80024d8:	4618      	mov	r0, r3
 80024da:	f000 ffa5 	bl	8003428 <xTaskRemoveFromEventList>
 80024de:	4603      	mov	r3, r0
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d001      	beq.n	80024e8 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 80024e4:	f001 f92c 	bl	8003740 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80024e8:	7bbb      	ldrb	r3, [r7, #14]
 80024ea:	3b01      	subs	r3, #1
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80024f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	dce9      	bgt.n	80024cc <prvUnlockQueue+0x60>
 80024f8:	e000      	b.n	80024fc <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80024fa:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	22ff      	movs	r2, #255	@ 0xff
 8002500:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    }
    taskEXIT_CRITICAL();
 8002504:	f002 f836 	bl	8004574 <vPortExitCritical>
}
 8002508:	bf00      	nop
 800250a:	3710      	adds	r7, #16
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}

08002510 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002518:	f001 fffa 	bl	8004510 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002520:	2b00      	cmp	r3, #0
 8002522:	d102      	bne.n	800252a <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002524:	2301      	movs	r3, #1
 8002526:	60fb      	str	r3, [r7, #12]
 8002528:	e001      	b.n	800252e <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800252a:	2300      	movs	r3, #0
 800252c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800252e:	f002 f821 	bl	8004574 <vPortExitCritical>

    return xReturn;
 8002532:	68fb      	ldr	r3, [r7, #12]
}
 8002534:	4618      	mov	r0, r3
 8002536:	3710      	adds	r7, #16
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}

0800253c <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 800253c:	b580      	push	{r7, lr}
 800253e:	b088      	sub	sp, #32
 8002540:	af02      	add	r7, sp, #8
 8002542:	60f8      	str	r0, [r7, #12]
 8002544:	e9c7 2300 	strd	r2, r3, [r7]
        Queue_t * const pxQueue = xQueue;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 800254c:	f001 ffe0 	bl	8004510 <vPortEnterCritical>
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8002556:	b25b      	sxtb	r3, r3
 8002558:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800255c:	d103      	bne.n	8002566 <vQueueWaitForMessageRestricted+0x2a>
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	2200      	movs	r2, #0
 8002562:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800256c:	b25b      	sxtb	r3, r3
 800256e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002572:	d103      	bne.n	800257c <vQueueWaitForMessageRestricted+0x40>
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	2200      	movs	r2, #0
 8002578:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 800257c:	f001 fffa 	bl	8004574 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002584:	2b00      	cmp	r3, #0
 8002586:	d109      	bne.n	800259c <vQueueWaitForMessageRestricted+0x60>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800258e:	6a3b      	ldr	r3, [r7, #32]
 8002590:	9300      	str	r3, [sp, #0]
 8002592:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002596:	4608      	mov	r0, r1
 8002598:	f000 fef8 	bl	800338c <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 800259c:	6978      	ldr	r0, [r7, #20]
 800259e:	f7ff ff65 	bl	800246c <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
 80025a2:	20b9      	movs	r0, #185	@ 0xb9
 80025a4:	f004 f914 	bl	80067d0 <SEGGER_SYSVIEW_RecordEndCall>
    }
 80025a8:	bf00      	nop
 80025aa:	3718      	adds	r7, #24
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}

080025b0 <prvCreateStaticTask>:
                                        void * const pvParameters,
                                        UBaseType_t uxPriority,
                                        StackType_t * const puxStackBuffer,
                                        StaticTask_t * const pxTaskBuffer,
                                        TaskHandle_t * const pxCreatedTask )
    {
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b08e      	sub	sp, #56	@ 0x38
 80025b4:	af04      	add	r7, sp, #16
 80025b6:	60f8      	str	r0, [r7, #12]
 80025b8:	60b9      	str	r1, [r7, #8]
 80025ba:	607a      	str	r2, [r7, #4]
 80025bc:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;

        configASSERT( puxStackBuffer != NULL );
 80025be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d10b      	bne.n	80025dc <prvCreateStaticTask+0x2c>
    __asm volatile
 80025c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025c8:	f383 8811 	msr	BASEPRI, r3
 80025cc:	f3bf 8f6f 	isb	sy
 80025d0:	f3bf 8f4f 	dsb	sy
 80025d4:	623b      	str	r3, [r7, #32]
}
 80025d6:	bf00      	nop
 80025d8:	bf00      	nop
 80025da:	e7fd      	b.n	80025d8 <prvCreateStaticTask+0x28>
        configASSERT( pxTaskBuffer != NULL );
 80025dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d10b      	bne.n	80025fa <prvCreateStaticTask+0x4a>
    __asm volatile
 80025e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025e6:	f383 8811 	msr	BASEPRI, r3
 80025ea:	f3bf 8f6f 	isb	sy
 80025ee:	f3bf 8f4f 	dsb	sy
 80025f2:	61fb      	str	r3, [r7, #28]
}
 80025f4:	bf00      	nop
 80025f6:	bf00      	nop
 80025f8:	e7fd      	b.n	80025f6 <prvCreateStaticTask+0x46>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 80025fa:	2360      	movs	r3, #96	@ 0x60
 80025fc:	617b      	str	r3, [r7, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	2b60      	cmp	r3, #96	@ 0x60
 8002602:	d00b      	beq.n	800261c <prvCreateStaticTask+0x6c>
    __asm volatile
 8002604:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002608:	f383 8811 	msr	BASEPRI, r3
 800260c:	f3bf 8f6f 	isb	sy
 8002610:	f3bf 8f4f 	dsb	sy
 8002614:	61bb      	str	r3, [r7, #24]
}
 8002616:	bf00      	nop
 8002618:	bf00      	nop
 800261a:	e7fd      	b.n	8002618 <prvCreateStaticTask+0x68>
            ( void ) xSize; /* Prevent unused variable warning when configASSERT() is not used. */
 800261c:	697b      	ldr	r3, [r7, #20]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800261e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002620:	2b00      	cmp	r3, #0
 8002622:	d01f      	beq.n	8002664 <prvCreateStaticTask+0xb4>
 8002624:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002626:	2b00      	cmp	r3, #0
 8002628:	d01c      	beq.n	8002664 <prvCreateStaticTask+0xb4>
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer;
 800262a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800262c:	627b      	str	r3, [r7, #36]	@ 0x24
            ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 800262e:	2260      	movs	r2, #96	@ 0x60
 8002630:	2100      	movs	r1, #0
 8002632:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002634:	f004 fc18 	bl	8006e68 <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800263a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800263c:	63da      	str	r2, [r3, #60]	@ 0x3c

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800263e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002640:	2202      	movs	r2, #2
 8002642:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002646:	2300      	movs	r3, #0
 8002648:	9303      	str	r3, [sp, #12]
 800264a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800264c:	9302      	str	r3, [sp, #8]
 800264e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002650:	9301      	str	r3, [sp, #4]
 8002652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002654:	9300      	str	r3, [sp, #0]
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	687a      	ldr	r2, [r7, #4]
 800265a:	68b9      	ldr	r1, [r7, #8]
 800265c:	68f8      	ldr	r0, [r7, #12]
 800265e:	f000 f89d 	bl	800279c <prvInitialiseNewTask>
 8002662:	e001      	b.n	8002668 <prvCreateStaticTask+0xb8>
        }
        else
        {
            pxNewTCB = NULL;
 8002664:	2300      	movs	r3, #0
 8002666:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        return pxNewTCB;
 8002668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 800266a:	4618      	mov	r0, r3
 800266c:	3728      	adds	r7, #40	@ 0x28
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}

08002672 <xTaskCreateStatic>:
                                    const configSTACK_DEPTH_TYPE uxStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 8002672:	b580      	push	{r7, lr}
 8002674:	b08a      	sub	sp, #40	@ 0x28
 8002676:	af04      	add	r7, sp, #16
 8002678:	60f8      	str	r0, [r7, #12]
 800267a:	60b9      	str	r1, [r7, #8]
 800267c:	607a      	str	r2, [r7, #4]
 800267e:	603b      	str	r3, [r7, #0]
        TaskHandle_t xReturn = NULL;
 8002680:	2300      	movs	r3, #0
 8002682:	613b      	str	r3, [r7, #16]
        TCB_t * pxNewTCB;

        traceENTER_xTaskCreateStatic( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer );

        pxNewTCB = prvCreateStaticTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer, &xReturn );
 8002684:	f107 0310 	add.w	r3, r7, #16
 8002688:	9303      	str	r3, [sp, #12]
 800268a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800268c:	9302      	str	r3, [sp, #8]
 800268e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002690:	9301      	str	r3, [sp, #4]
 8002692:	6a3b      	ldr	r3, [r7, #32]
 8002694:	9300      	str	r3, [sp, #0]
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	687a      	ldr	r2, [r7, #4]
 800269a:	68b9      	ldr	r1, [r7, #8]
 800269c:	68f8      	ldr	r0, [r7, #12]
 800269e:	f7ff ff87 	bl	80025b0 <prvCreateStaticTask>
 80026a2:	6178      	str	r0, [r7, #20]

        if( pxNewTCB != NULL )
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d002      	beq.n	80026b0 <xTaskCreateStatic+0x3e>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 80026aa:	6978      	ldr	r0, [r7, #20]
 80026ac:	f000 f908 	bl	80028c0 <prvAddNewTaskToReadyList>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskCreateStatic( xReturn );
 80026b0:	693b      	ldr	r3, [r7, #16]
 80026b2:	4618      	mov	r0, r3
 80026b4:	f004 fa62 	bl	8006b7c <SEGGER_SYSVIEW_ShrinkId>
 80026b8:	4603      	mov	r3, r0
 80026ba:	4619      	mov	r1, r3
 80026bc:	20bf      	movs	r0, #191	@ 0xbf
 80026be:	f004 f8c3 	bl	8006848 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 80026c2:	693b      	ldr	r3, [r7, #16]
    }
 80026c4:	4618      	mov	r0, r3
 80026c6:	3718      	adds	r7, #24
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}

080026cc <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b08a      	sub	sp, #40	@ 0x28
 80026d0:	af04      	add	r7, sp, #16
 80026d2:	60f8      	str	r0, [r7, #12]
 80026d4:	60b9      	str	r1, [r7, #8]
 80026d6:	607a      	str	r2, [r7, #4]
 80026d8:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	009b      	lsls	r3, r3, #2
 80026de:	4618      	mov	r0, r3
 80026e0:	f002 f846 	bl	8004770 <pvPortMalloc>
 80026e4:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d013      	beq.n	8002714 <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 80026ec:	2060      	movs	r0, #96	@ 0x60
 80026ee:	f002 f83f 	bl	8004770 <pvPortMalloc>
 80026f2:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d008      	beq.n	800270c <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80026fa:	2260      	movs	r2, #96	@ 0x60
 80026fc:	2100      	movs	r1, #0
 80026fe:	6978      	ldr	r0, [r7, #20]
 8002700:	f004 fbb2 	bl	8006e68 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	693a      	ldr	r2, [r7, #16]
 8002708:	63da      	str	r2, [r3, #60]	@ 0x3c
 800270a:	e005      	b.n	8002718 <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 800270c:	6938      	ldr	r0, [r7, #16]
 800270e:	f002 f961 	bl	80049d4 <vPortFree>
 8002712:	e001      	b.n	8002718 <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8002714:	2300      	movs	r3, #0
 8002716:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d011      	beq.n	8002742 <prvCreateTask+0x76>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	2200      	movs	r2, #0
 8002722:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002726:	2300      	movs	r3, #0
 8002728:	9303      	str	r3, [sp, #12]
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	9302      	str	r3, [sp, #8]
 800272e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002730:	9301      	str	r3, [sp, #4]
 8002732:	6a3b      	ldr	r3, [r7, #32]
 8002734:	9300      	str	r3, [sp, #0]
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	687a      	ldr	r2, [r7, #4]
 800273a:	68b9      	ldr	r1, [r7, #8]
 800273c:	68f8      	ldr	r0, [r7, #12]
 800273e:	f000 f82d 	bl	800279c <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8002742:	697b      	ldr	r3, [r7, #20]
    }
 8002744:	4618      	mov	r0, r3
 8002746:	3718      	adds	r7, #24
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}

0800274c <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800274c:	b580      	push	{r7, lr}
 800274e:	b088      	sub	sp, #32
 8002750:	af02      	add	r7, sp, #8
 8002752:	60f8      	str	r0, [r7, #12]
 8002754:	60b9      	str	r1, [r7, #8]
 8002756:	607a      	str	r2, [r7, #4]
 8002758:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 800275a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800275c:	9301      	str	r3, [sp, #4]
 800275e:	6a3b      	ldr	r3, [r7, #32]
 8002760:	9300      	str	r3, [sp, #0]
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	687a      	ldr	r2, [r7, #4]
 8002766:	68b9      	ldr	r1, [r7, #8]
 8002768:	68f8      	ldr	r0, [r7, #12]
 800276a:	f7ff ffaf 	bl	80026cc <prvCreateTask>
 800276e:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 8002770:	693b      	ldr	r3, [r7, #16]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d005      	beq.n	8002782 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8002776:	6938      	ldr	r0, [r7, #16]
 8002778:	f000 f8a2 	bl	80028c0 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800277c:	2301      	movs	r3, #1
 800277e:	617b      	str	r3, [r7, #20]
 8002780:	e002      	b.n	8002788 <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002782:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002786:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	4619      	mov	r1, r3
 800278c:	20c2      	movs	r0, #194	@ 0xc2
 800278e:	f004 f85b 	bl	8006848 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8002792:	697b      	ldr	r3, [r7, #20]
    }
 8002794:	4618      	mov	r0, r3
 8002796:	3718      	adds	r7, #24
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}

0800279c <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800279c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80027a0:	b088      	sub	sp, #32
 80027a2:	af00      	add	r7, sp, #0
 80027a4:	60f8      	str	r0, [r7, #12]
 80027a6:	60b9      	str	r1, [r7, #8]
 80027a8:	607a      	str	r2, [r7, #4]
 80027aa:	603b      	str	r3, [r7, #0]
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 80027ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027ae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80027b6:	3b01      	subs	r3, #1
 80027b8:	009b      	lsls	r3, r3, #2
 80027ba:	4413      	add	r3, r2
 80027bc:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 80027be:	69bb      	ldr	r3, [r7, #24]
 80027c0:	f023 0307 	bic.w	r3, r3, #7
 80027c4:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 80027c6:	69bb      	ldr	r3, [r7, #24]
 80027c8:	f003 0307 	and.w	r3, r3, #7
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d00b      	beq.n	80027e8 <prvInitialiseNewTask+0x4c>
    __asm volatile
 80027d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027d4:	f383 8811 	msr	BASEPRI, r3
 80027d8:	f3bf 8f6f 	isb	sy
 80027dc:	f3bf 8f4f 	dsb	sy
 80027e0:	617b      	str	r3, [r7, #20]
}
 80027e2:	bf00      	nop
 80027e4:	bf00      	nop
 80027e6:	e7fd      	b.n	80027e4 <prvInitialiseNewTask+0x48>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d01e      	beq.n	800282c <prvInitialiseNewTask+0x90>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80027ee:	2300      	movs	r3, #0
 80027f0:	61fb      	str	r3, [r7, #28]
 80027f2:	e012      	b.n	800281a <prvInitialiseNewTask+0x7e>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80027f4:	68ba      	ldr	r2, [r7, #8]
 80027f6:	69fb      	ldr	r3, [r7, #28]
 80027f8:	4413      	add	r3, r2
 80027fa:	7819      	ldrb	r1, [r3, #0]
 80027fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80027fe:	69fb      	ldr	r3, [r7, #28]
 8002800:	4413      	add	r3, r2
 8002802:	3340      	adds	r3, #64	@ 0x40
 8002804:	460a      	mov	r2, r1
 8002806:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002808:	68ba      	ldr	r2, [r7, #8]
 800280a:	69fb      	ldr	r3, [r7, #28]
 800280c:	4413      	add	r3, r2
 800280e:	781b      	ldrb	r3, [r3, #0]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d006      	beq.n	8002822 <prvInitialiseNewTask+0x86>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002814:	69fb      	ldr	r3, [r7, #28]
 8002816:	3301      	adds	r3, #1
 8002818:	61fb      	str	r3, [r7, #28]
 800281a:	69fb      	ldr	r3, [r7, #28]
 800281c:	2b0f      	cmp	r3, #15
 800281e:	d9e9      	bls.n	80027f4 <prvInitialiseNewTask+0x58>
 8002820:	e000      	b.n	8002824 <prvInitialiseNewTask+0x88>
            {
                break;
 8002822:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 8002824:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002826:	2200      	movs	r2, #0
 8002828:	f883 204f 	strb.w	r2, [r3, #79]	@ 0x4f
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 800282c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800282e:	2b04      	cmp	r3, #4
 8002830:	d90b      	bls.n	800284a <prvInitialiseNewTask+0xae>
    __asm volatile
 8002832:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002836:	f383 8811 	msr	BASEPRI, r3
 800283a:	f3bf 8f6f 	isb	sy
 800283e:	f3bf 8f4f 	dsb	sy
 8002842:	613b      	str	r3, [r7, #16]
}
 8002844:	bf00      	nop
 8002846:	bf00      	nop
 8002848:	e7fd      	b.n	8002846 <prvInitialiseNewTask+0xaa>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800284a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800284c:	2b04      	cmp	r3, #4
 800284e:	d901      	bls.n	8002854 <prvInitialiseNewTask+0xb8>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002850:	2304      	movs	r3, #4
 8002852:	63bb      	str	r3, [r7, #56]	@ 0x38
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002854:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002856:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002858:	639a      	str	r2, [r3, #56]	@ 0x38
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 800285a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800285c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800285e:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002860:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002862:	3308      	adds	r3, #8
 8002864:	4618      	mov	r0, r3
 8002866:	f7ff fb44 	bl	8001ef2 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800286a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800286c:	3320      	adds	r3, #32
 800286e:	4618      	mov	r0, r3
 8002870:	f7ff fb3f 	bl	8001ef2 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002874:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002876:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002878:	619a      	str	r2, [r3, #24]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 800287a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800287c:	2200      	movs	r2, #0
 800287e:	461c      	mov	r4, r3
 8002880:	4615      	mov	r5, r2
 8002882:	2300      	movs	r3, #0
 8002884:	f1d4 0805 	rsbs	r8, r4, #5
 8002888:	eb63 0905 	sbc.w	r9, r3, r5
 800288c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800288e:	e9c3 8908 	strd	r8, r9, [r3, #32]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002892:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002894:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002896:	631a      	str	r2, [r3, #48]	@ 0x30
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002898:	683a      	ldr	r2, [r7, #0]
 800289a:	68f9      	ldr	r1, [r7, #12]
 800289c:	69b8      	ldr	r0, [r7, #24]
 800289e:	f001 fc49 	bl	8004134 <pxPortInitialiseStack>
 80028a2:	4602      	mov	r2, r0
 80028a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028a6:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 80028a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d002      	beq.n	80028b4 <prvInitialiseNewTask+0x118>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80028ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80028b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80028b2:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80028b4:	bf00      	nop
 80028b6:	3720      	adds	r7, #32
 80028b8:	46bd      	mov	sp, r7
 80028ba:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

080028c0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 80028c0:	b5b0      	push	{r4, r5, r7, lr}
 80028c2:	b086      	sub	sp, #24
 80028c4:	af02      	add	r7, sp, #8
 80028c6:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 80028c8:	f001 fe22 	bl	8004510 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 80028cc:	4b4f      	ldr	r3, [pc, #316]	@ (8002a0c <prvAddNewTaskToReadyList+0x14c>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	3301      	adds	r3, #1
 80028d2:	4a4e      	ldr	r2, [pc, #312]	@ (8002a0c <prvAddNewTaskToReadyList+0x14c>)
 80028d4:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 80028d6:	4b4e      	ldr	r3, [pc, #312]	@ (8002a10 <prvAddNewTaskToReadyList+0x150>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d109      	bne.n	80028f2 <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 80028de:	4a4c      	ldr	r2, [pc, #304]	@ (8002a10 <prvAddNewTaskToReadyList+0x150>)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80028e4:	4b49      	ldr	r3, [pc, #292]	@ (8002a0c <prvAddNewTaskToReadyList+0x14c>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	2b01      	cmp	r3, #1
 80028ea:	d110      	bne.n	800290e <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 80028ec:	f000 ff4c 	bl	8003788 <prvInitialiseTaskLists>
 80028f0:	e00d      	b.n	800290e <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 80028f2:	4b48      	ldr	r3, [pc, #288]	@ (8002a14 <prvAddNewTaskToReadyList+0x154>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d109      	bne.n	800290e <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80028fa:	4b45      	ldr	r3, [pc, #276]	@ (8002a10 <prvAddNewTaskToReadyList+0x150>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002904:	429a      	cmp	r2, r3
 8002906:	d802      	bhi.n	800290e <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8002908:	4a41      	ldr	r2, [pc, #260]	@ (8002a10 <prvAddNewTaskToReadyList+0x150>)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 800290e:	4b42      	ldr	r3, [pc, #264]	@ (8002a18 <prvAddNewTaskToReadyList+0x158>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	3301      	adds	r3, #1
 8002914:	4a40      	ldr	r2, [pc, #256]	@ (8002a18 <prvAddNewTaskToReadyList+0x158>)
 8002916:	6013      	str	r3, [r2, #0]
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d016      	beq.n	800294c <prvAddNewTaskToReadyList+0x8c>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	4618      	mov	r0, r3
 8002922:	f004 f805 	bl	8006930 <SEGGER_SYSVIEW_OnTaskCreate>
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002936:	461d      	mov	r5, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	461c      	mov	r4, r3
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002942:	1ae3      	subs	r3, r4, r3
 8002944:	9300      	str	r3, [sp, #0]
 8002946:	462b      	mov	r3, r5
 8002948:	f002 fa68 	bl	8004e1c <SYSVIEW_AddTask>

            prvAddTaskToReadyList( pxNewTCB );
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	4618      	mov	r0, r3
 8002950:	f004 f872 	bl	8006a38 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002958:	4b30      	ldr	r3, [pc, #192]	@ (8002a1c <prvAddNewTaskToReadyList+0x15c>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	429a      	cmp	r2, r3
 800295e:	d903      	bls.n	8002968 <prvAddNewTaskToReadyList+0xa8>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002964:	4a2d      	ldr	r2, [pc, #180]	@ (8002a1c <prvAddNewTaskToReadyList+0x15c>)
 8002966:	6013      	str	r3, [r2, #0]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800296c:	492c      	ldr	r1, [pc, #176]	@ (8002a20 <prvAddNewTaskToReadyList+0x160>)
 800296e:	4613      	mov	r3, r2
 8002970:	005b      	lsls	r3, r3, #1
 8002972:	4413      	add	r3, r2
 8002974:	00db      	lsls	r3, r3, #3
 8002976:	440b      	add	r3, r1
 8002978:	3304      	adds	r3, #4
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	60fb      	str	r3, [r7, #12]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	68fa      	ldr	r2, [r7, #12]
 8002982:	611a      	str	r2, [r3, #16]
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	68da      	ldr	r2, [r3, #12]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	615a      	str	r2, [r3, #20]
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	68db      	ldr	r3, [r3, #12]
 8002990:	687a      	ldr	r2, [r7, #4]
 8002992:	3208      	adds	r2, #8
 8002994:	609a      	str	r2, [r3, #8]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	f103 0208 	add.w	r2, r3, #8
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	60da      	str	r2, [r3, #12]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80029a4:	4613      	mov	r3, r2
 80029a6:	005b      	lsls	r3, r3, #1
 80029a8:	4413      	add	r3, r2
 80029aa:	00db      	lsls	r3, r3, #3
 80029ac:	4a1c      	ldr	r2, [pc, #112]	@ (8002a20 <prvAddNewTaskToReadyList+0x160>)
 80029ae:	441a      	add	r2, r3
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	61da      	str	r2, [r3, #28]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80029b8:	4919      	ldr	r1, [pc, #100]	@ (8002a20 <prvAddNewTaskToReadyList+0x160>)
 80029ba:	4613      	mov	r3, r2
 80029bc:	005b      	lsls	r3, r3, #1
 80029be:	4413      	add	r3, r2
 80029c0:	00db      	lsls	r3, r3, #3
 80029c2:	440b      	add	r3, r1
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	687a      	ldr	r2, [r7, #4]
 80029c8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80029ca:	1c59      	adds	r1, r3, #1
 80029cc:	4814      	ldr	r0, [pc, #80]	@ (8002a20 <prvAddNewTaskToReadyList+0x160>)
 80029ce:	4613      	mov	r3, r2
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	4413      	add	r3, r2
 80029d4:	00db      	lsls	r3, r3, #3
 80029d6:	4403      	add	r3, r0
 80029d8:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 80029da:	f001 fdcb 	bl	8004574 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 80029de:	4b0d      	ldr	r3, [pc, #52]	@ (8002a14 <prvAddNewTaskToReadyList+0x154>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d00e      	beq.n	8002a04 <prvAddNewTaskToReadyList+0x144>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 80029e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002a10 <prvAddNewTaskToReadyList+0x150>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d207      	bcs.n	8002a04 <prvAddNewTaskToReadyList+0x144>
 80029f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002a24 <prvAddNewTaskToReadyList+0x164>)
 80029f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80029fa:	601a      	str	r2, [r3, #0]
 80029fc:	f3bf 8f4f 	dsb	sy
 8002a00:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8002a04:	bf00      	nop
 8002a06:	3710      	adds	r7, #16
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bdb0      	pop	{r4, r5, r7, pc}
 8002a0c:	20000180 	.word	0x20000180
 8002a10:	20000078 	.word	0x20000078
 8002a14:	20000194 	.word	0x20000194
 8002a18:	200001a8 	.word	0x200001a8
 8002a1c:	20000190 	.word	0x20000190
 8002a20:	20000080 	.word	0x20000080
 8002a24:	e000ed04 	.word	0xe000ed04

08002a28 <xTaskDelayUntil>:

#if ( INCLUDE_xTaskDelayUntil == 1 )

    BaseType_t xTaskDelayUntil( TickType_t * const pxPreviousWakeTime,
                                const TickType_t xTimeIncrement )
    {
 8002a28:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002a2c:	b08e      	sub	sp, #56	@ 0x38
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	60f8      	str	r0, [r7, #12]
 8002a32:	e9c7 2300 	strd	r2, r3, [r7]
        TickType_t xTimeToWake;
        BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8002a36:	2300      	movs	r3, #0
 8002a38:	637b      	str	r3, [r7, #52]	@ 0x34

        traceENTER_xTaskDelayUntil( pxPreviousWakeTime, xTimeIncrement );

        configASSERT( pxPreviousWakeTime );
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d10b      	bne.n	8002a58 <xTaskDelayUntil+0x30>
    __asm volatile
 8002a40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a44:	f383 8811 	msr	BASEPRI, r3
 8002a48:	f3bf 8f6f 	isb	sy
 8002a4c:	f3bf 8f4f 	dsb	sy
 8002a50:	61bb      	str	r3, [r7, #24]
}
 8002a52:	bf00      	nop
 8002a54:	bf00      	nop
 8002a56:	e7fd      	b.n	8002a54 <xTaskDelayUntil+0x2c>
        configASSERT( ( xTimeIncrement > 0U ) );
 8002a58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	d10b      	bne.n	8002a78 <xTaskDelayUntil+0x50>
    __asm volatile
 8002a60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a64:	f383 8811 	msr	BASEPRI, r3
 8002a68:	f3bf 8f6f 	isb	sy
 8002a6c:	f3bf 8f4f 	dsb	sy
 8002a70:	617b      	str	r3, [r7, #20]
}
 8002a72:	bf00      	nop
 8002a74:	bf00      	nop
 8002a76:	e7fd      	b.n	8002a74 <xTaskDelayUntil+0x4c>

        vTaskSuspendAll();
 8002a78:	f000 f94c 	bl	8002d14 <vTaskSuspendAll>
        {
            /* Minor optimisation.  The tick count cannot change in this
             * block. */
            const TickType_t xConstTickCount = xTickCount;
 8002a7c:	4b3e      	ldr	r3, [pc, #248]	@ (8002b78 <xTaskDelayUntil+0x150>)
 8002a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a82:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

            configASSERT( uxSchedulerSuspended == 1U );
 8002a86:	4b3d      	ldr	r3, [pc, #244]	@ (8002b7c <xTaskDelayUntil+0x154>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	2b01      	cmp	r3, #1
 8002a8c:	d00b      	beq.n	8002aa6 <xTaskDelayUntil+0x7e>
    __asm volatile
 8002a8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a92:	f383 8811 	msr	BASEPRI, r3
 8002a96:	f3bf 8f6f 	isb	sy
 8002a9a:	f3bf 8f4f 	dsb	sy
 8002a9e:	613b      	str	r3, [r7, #16]
}
 8002aa0:	bf00      	nop
 8002aa2:	bf00      	nop
 8002aa4:	e7fd      	b.n	8002aa2 <xTaskDelayUntil+0x7a>

            /* Generate the tick time at which the task wants to wake. */
            xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aac:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002ab0:	1884      	adds	r4, r0, r2
 8002ab2:	eb41 0503 	adc.w	r5, r1, r3
 8002ab6:	e9c7 4508 	strd	r4, r5, [r7, #32]

            if( xConstTickCount < *pxPreviousWakeTime )
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ac0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002ac4:	4290      	cmp	r0, r2
 8002ac6:	eb71 0303 	sbcs.w	r3, r1, r3
 8002aca:	d213      	bcs.n	8002af4 <xTaskDelayUntil+0xcc>
                /* The tick count has overflowed since this function was
                 * lasted called.  In this case the only time we should ever
                 * actually delay is if the wake time has also  overflowed,
                 * and the wake time is greater than the tick time.  When this
                 * is the case it is as if neither time had overflowed. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ad2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002ad6:	4290      	cmp	r0, r2
 8002ad8:	eb71 0303 	sbcs.w	r3, r1, r3
 8002adc:	d21d      	bcs.n	8002b1a <xTaskDelayUntil+0xf2>
 8002ade:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002ae2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002ae6:	4290      	cmp	r0, r2
 8002ae8:	eb71 0303 	sbcs.w	r3, r1, r3
 8002aec:	d215      	bcs.n	8002b1a <xTaskDelayUntil+0xf2>
                {
                    xShouldDelay = pdTRUE;
 8002aee:	2301      	movs	r3, #1
 8002af0:	637b      	str	r3, [r7, #52]	@ 0x34
 8002af2:	e012      	b.n	8002b1a <xTaskDelayUntil+0xf2>
            else
            {
                /* The tick time has not overflowed.  In this case we will
                 * delay if either the wake time has overflowed, and/or the
                 * tick time is less than the wake time. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002afa:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002afe:	4290      	cmp	r0, r2
 8002b00:	eb71 0303 	sbcs.w	r3, r1, r3
 8002b04:	d307      	bcc.n	8002b16 <xTaskDelayUntil+0xee>
 8002b06:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002b0a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002b0e:	4290      	cmp	r0, r2
 8002b10:	eb71 0303 	sbcs.w	r3, r1, r3
 8002b14:	d201      	bcs.n	8002b1a <xTaskDelayUntil+0xf2>
                {
                    xShouldDelay = pdTRUE;
 8002b16:	2301      	movs	r3, #1
 8002b18:	637b      	str	r3, [r7, #52]	@ 0x34
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            /* Update the wake time ready for the next call. */
            *pxPreviousWakeTime = xTimeToWake;
 8002b1a:	68f9      	ldr	r1, [r7, #12]
 8002b1c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002b20:	e9c1 2300 	strd	r2, r3, [r1]

            if( xShouldDelay != pdFALSE )
 8002b24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d00c      	beq.n	8002b44 <xTaskDelayUntil+0x11c>
            {
                traceTASK_DELAY_UNTIL( xTimeToWake );

                /* prvAddCurrentTaskToDelayedList() needs the block time, not
                 * the time to wake, so subtract the current tick count. */
                prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8002b2a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002b2e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002b32:	ebb0 0802 	subs.w	r8, r0, r2
 8002b36:	eb61 0903 	sbc.w	r9, r1, r3
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	4640      	mov	r0, r8
 8002b3e:	4649      	mov	r1, r9
 8002b40:	f000 ff02 	bl	8003948 <prvAddCurrentTaskToDelayedList>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        xAlreadyYielded = xTaskResumeAll();
 8002b44:	f000 f8f4 	bl	8002d30 <xTaskResumeAll>
 8002b48:	61f8      	str	r0, [r7, #28]

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d107      	bne.n	8002b60 <xTaskDelayUntil+0x138>
        {
            taskYIELD_WITHIN_API();
 8002b50:	4b0b      	ldr	r3, [pc, #44]	@ (8002b80 <xTaskDelayUntil+0x158>)
 8002b52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002b56:	601a      	str	r2, [r3, #0]
 8002b58:	f3bf 8f4f 	dsb	sy
 8002b5c:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskDelayUntil( xShouldDelay );
 8002b60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b62:	4619      	mov	r1, r3
 8002b64:	20c4      	movs	r0, #196	@ 0xc4
 8002b66:	f003 fe6f 	bl	8006848 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xShouldDelay;
 8002b6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    }
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	3738      	adds	r7, #56	@ 0x38
 8002b70:	46bd      	mov	sp, r7
 8002b72:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002b76:	bf00      	nop
 8002b78:	20000188 	.word	0x20000188
 8002b7c:	200001bc 	.word	0x200001bc
 8002b80:	e000ed04 	.word	0xe000ed04

08002b84 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b090      	sub	sp, #64	@ 0x40
 8002b88:	af04      	add	r7, sp, #16
    BaseType_t xReturn = pdPASS;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	623b      	str	r3, [r7, #32]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8002b92:	2300      	movs	r3, #0
 8002b94:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b96:	e013      	b.n	8002bc0 <prvCreateIdleTasks+0x3c>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8002b98:	4a2b      	ldr	r2, [pc, #172]	@ (8002c48 <prvCreateIdleTasks+0xc4>)
 8002b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b9c:	4413      	add	r3, r2
 8002b9e:	7819      	ldrb	r1, [r3, #0]
 8002ba0:	f107 0210 	add.w	r2, r7, #16
 8002ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ba6:	4413      	add	r3, r2
 8002ba8:	460a      	mov	r2, r1
 8002baa:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 8002bac:	f107 0210 	add.w	r2, r7, #16
 8002bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bb2:	4413      	add	r3, r2
 8002bb4:	781b      	ldrb	r3, [r3, #0]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d006      	beq.n	8002bc8 <prvCreateIdleTasks+0x44>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8002bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bbc:	3301      	adds	r3, #1
 8002bbe:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc2:	2b0f      	cmp	r3, #15
 8002bc4:	dde8      	ble.n	8002b98 <prvCreateIdleTasks+0x14>
 8002bc6:	e000      	b.n	8002bca <prvCreateIdleTasks+0x46>
        {
            break;
 8002bc8:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8002bca:	2300      	movs	r3, #0
 8002bcc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002bce:	e031      	b.n	8002c34 <prvCreateIdleTasks+0xb0>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 8002bd0:	4b1e      	ldr	r3, [pc, #120]	@ (8002c4c <prvCreateIdleTasks+0xc8>)
 8002bd2:	623b      	str	r3, [r7, #32]
        }
        #endif /* if ( configNUMBER_OF_CORES > 1 ) */

        #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
        {
            StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	60fb      	str	r3, [r7, #12]
            StackType_t * pxIdleTaskStackBuffer = NULL;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	60bb      	str	r3, [r7, #8]

            /* The Idle task is created using user provided RAM - obtain the
             * address of the RAM then create the idle task. */
            #if ( configNUMBER_OF_CORES == 1 )
            {
                vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize );
 8002bdc:	1d3a      	adds	r2, r7, #4
 8002bde:	f107 0108 	add.w	r1, r7, #8
 8002be2:	f107 030c 	add.w	r3, r7, #12
 8002be6:	4618      	mov	r0, r3
 8002be8:	f000 ff44 	bl	8003a74 <vApplicationGetIdleTaskMemory>
                {
                    vApplicationGetPassiveIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize, ( BaseType_t ) ( xCoreID - 1 ) );
                }
            }
            #endif /* if ( configNUMBER_OF_CORES == 1 ) */
            xIdleTaskHandles[ xCoreID ] = xTaskCreateStatic( pxIdleTaskFunction,
 8002bec:	6878      	ldr	r0, [r7, #4]
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	68fa      	ldr	r2, [r7, #12]
 8002bf2:	f107 0110 	add.w	r1, r7, #16
 8002bf6:	9202      	str	r2, [sp, #8]
 8002bf8:	9301      	str	r3, [sp, #4]
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	9300      	str	r3, [sp, #0]
 8002bfe:	2300      	movs	r3, #0
 8002c00:	4602      	mov	r2, r0
 8002c02:	6a38      	ldr	r0, [r7, #32]
 8002c04:	f7ff fd35 	bl	8002672 <xTaskCreateStatic>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	4911      	ldr	r1, [pc, #68]	@ (8002c50 <prvCreateIdleTasks+0xcc>)
 8002c0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                                                             ( void * ) NULL,
                                                             portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                                             pxIdleTaskStackBuffer,
                                                             pxIdleTaskTCBBuffer );

            if( xIdleTaskHandles[ xCoreID ] != NULL )
 8002c12:	4a0f      	ldr	r2, [pc, #60]	@ (8002c50 <prvCreateIdleTasks+0xcc>)
 8002c14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d002      	beq.n	8002c24 <prvCreateIdleTasks+0xa0>
            {
                xReturn = pdPASS;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c22:	e001      	b.n	8002c28 <prvCreateIdleTasks+0xa4>
            }
            else
            {
                xReturn = pdFAIL;
 8002c24:	2300      	movs	r3, #0
 8002c26:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 8002c28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d006      	beq.n	8002c3c <prvCreateIdleTasks+0xb8>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8002c2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c30:	3301      	adds	r3, #1
 8002c32:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	ddca      	ble.n	8002bd0 <prvCreateIdleTasks+0x4c>
 8002c3a:	e000      	b.n	8002c3e <prvCreateIdleTasks+0xba>
        {
            break;
 8002c3c:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 8002c3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	3730      	adds	r7, #48	@ 0x30
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}
 8002c48:	08006f84 	.word	0x08006f84
 8002c4c:	08003759 	.word	0x08003759
 8002c50:	200001b8 	.word	0x200001b8

08002c54 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b084      	sub	sp, #16
 8002c58:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 8002c5a:	f7ff ff93 	bl	8002b84 <prvCreateIdleTasks>
 8002c5e:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	d102      	bne.n	8002c6c <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 8002c66:	f000 ff39 	bl	8003adc <xTimerCreateTimerTask>
 8002c6a:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	d12b      	bne.n	8002cca <vTaskStartScheduler+0x76>
    __asm volatile
 8002c72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c76:	f383 8811 	msr	BASEPRI, r3
 8002c7a:	f3bf 8f6f 	isb	sy
 8002c7e:	f3bf 8f4f 	dsb	sy
 8002c82:	60bb      	str	r3, [r7, #8]
}
 8002c84:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8002c86:	491d      	ldr	r1, [pc, #116]	@ (8002cfc <vTaskStartScheduler+0xa8>)
 8002c88:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002c8c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002c90:	e9c1 2300 	strd	r2, r3, [r1]
        xSchedulerRunning = pdTRUE;
 8002c94:	4b1a      	ldr	r3, [pc, #104]	@ (8002d00 <vTaskStartScheduler+0xac>)
 8002c96:	2201      	movs	r2, #1
 8002c98:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002c9a:	491a      	ldr	r1, [pc, #104]	@ (8002d04 <vTaskStartScheduler+0xb0>)
 8002c9c:	f04f 0200 	mov.w	r2, #0
 8002ca0:	f04f 0300 	mov.w	r3, #0
 8002ca4:	e9c1 2300 	strd	r2, r3, [r1]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8002ca8:	4b17      	ldr	r3, [pc, #92]	@ (8002d08 <vTaskStartScheduler+0xb4>)
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	4b17      	ldr	r3, [pc, #92]	@ (8002d0c <vTaskStartScheduler+0xb8>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	d102      	bne.n	8002cba <vTaskStartScheduler+0x66>
 8002cb4:	f003 fe20 	bl	80068f8 <SEGGER_SYSVIEW_OnIdle>
 8002cb8:	e004      	b.n	8002cc4 <vTaskStartScheduler+0x70>
 8002cba:	4b14      	ldr	r3, [pc, #80]	@ (8002d0c <vTaskStartScheduler+0xb8>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f003 fe78 	bl	80069b4 <SEGGER_SYSVIEW_OnTaskStartExec>
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 8002cc4:	f001 fac6 	bl	8004254 <xPortStartScheduler>
 8002cc8:	e00f      	b.n	8002cea <vTaskStartScheduler+0x96>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002cd0:	d10b      	bne.n	8002cea <vTaskStartScheduler+0x96>
    __asm volatile
 8002cd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cd6:	f383 8811 	msr	BASEPRI, r3
 8002cda:	f3bf 8f6f 	isb	sy
 8002cde:	f3bf 8f4f 	dsb	sy
 8002ce2:	607b      	str	r3, [r7, #4]
}
 8002ce4:	bf00      	nop
 8002ce6:	bf00      	nop
 8002ce8:	e7fd      	b.n	8002ce6 <vTaskStartScheduler+0x92>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8002cea:	4b09      	ldr	r3, [pc, #36]	@ (8002d10 <vTaskStartScheduler+0xbc>)
 8002cec:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
 8002cee:	20cd      	movs	r0, #205	@ 0xcd
 8002cf0:	f003 fd6e 	bl	80067d0 <SEGGER_SYSVIEW_RecordEndCall>
}
 8002cf4:	bf00      	nop
 8002cf6:	3710      	adds	r7, #16
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}
 8002cfc:	200001b0 	.word	0x200001b0
 8002d00:	20000194 	.word	0x20000194
 8002d04:	20000188 	.word	0x20000188
 8002d08:	200001b8 	.word	0x200001b8
 8002d0c:	20000078 	.word	0x20000078
 8002d10:	0800706c 	.word	0x0800706c

08002d14 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 8002d18:	4b04      	ldr	r3, [pc, #16]	@ (8002d2c <vTaskSuspendAll+0x18>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	3301      	adds	r3, #1
 8002d1e:	4a03      	ldr	r2, [pc, #12]	@ (8002d2c <vTaskSuspendAll+0x18>)
 8002d20:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
 8002d22:	20cf      	movs	r0, #207	@ 0xcf
 8002d24:	f003 fd54 	bl	80067d0 <SEGGER_SYSVIEW_RecordEndCall>
}
 8002d28:	bf00      	nop
 8002d2a:	bd80      	pop	{r7, pc}
 8002d2c:	200001bc 	.word	0x200001bc

08002d30 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002d30:	b5b0      	push	{r4, r5, r7, lr}
 8002d32:	b08a      	sub	sp, #40	@ 0x28
 8002d34:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8002d36:	2300      	movs	r3, #0
 8002d38:	627b      	str	r3, [r7, #36]	@ 0x24
    BaseType_t xAlreadyYielded = pdFALSE;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	623b      	str	r3, [r7, #32]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 8002d3e:	f001 fbe7 	bl	8004510 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 8002d42:	2300      	movs	r3, #0
 8002d44:	617b      	str	r3, [r7, #20]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 8002d46:	4b81      	ldr	r3, [pc, #516]	@ (8002f4c <xTaskResumeAll+0x21c>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d10b      	bne.n	8002d66 <xTaskResumeAll+0x36>
    __asm volatile
 8002d4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d52:	f383 8811 	msr	BASEPRI, r3
 8002d56:	f3bf 8f6f 	isb	sy
 8002d5a:	f3bf 8f4f 	dsb	sy
 8002d5e:	607b      	str	r3, [r7, #4]
}
 8002d60:	bf00      	nop
 8002d62:	bf00      	nop
 8002d64:	e7fd      	b.n	8002d62 <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 8002d66:	4b79      	ldr	r3, [pc, #484]	@ (8002f4c <xTaskResumeAll+0x21c>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	3b01      	subs	r3, #1
 8002d6c:	4a77      	ldr	r2, [pc, #476]	@ (8002f4c <xTaskResumeAll+0x21c>)
 8002d6e:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8002d70:	4b76      	ldr	r3, [pc, #472]	@ (8002f4c <xTaskResumeAll+0x21c>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	f040 80dc 	bne.w	8002f32 <xTaskResumeAll+0x202>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002d7a:	4b75      	ldr	r3, [pc, #468]	@ (8002f50 <xTaskResumeAll+0x220>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	f000 80d7 	beq.w	8002f32 <xTaskResumeAll+0x202>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002d84:	e094      	b.n	8002eb0 <xTaskResumeAll+0x180>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8002d86:	4b73      	ldr	r3, [pc, #460]	@ (8002f54 <xTaskResumeAll+0x224>)
 8002d88:	691b      	ldr	r3, [r3, #16]
 8002d8a:	691b      	ldr	r3, [r3, #16]
 8002d8c:	627b      	str	r3, [r7, #36]	@ 0x24
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d92:	613b      	str	r3, [r7, #16]
 8002d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d9a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002d9c:	60da      	str	r2, [r3, #12]
 8002d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002da0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002da2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002da4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002da6:	609a      	str	r2, [r3, #8]
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	685a      	ldr	r2, [r3, #4]
 8002dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dae:	3320      	adds	r3, #32
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d103      	bne.n	8002dbc <xTaskResumeAll+0x8c>
 8002db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002db6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	605a      	str	r2, [r3, #4]
 8002dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	635a      	str	r2, [r3, #52]	@ 0x34
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	1e5a      	subs	r2, r3, #1
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002dcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dce:	69db      	ldr	r3, [r3, #28]
 8002dd0:	60fb      	str	r3, [r7, #12]
 8002dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dd4:	691b      	ldr	r3, [r3, #16]
 8002dd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002dd8:	6952      	ldr	r2, [r2, #20]
 8002dda:	60da      	str	r2, [r3, #12]
 8002ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dde:	695b      	ldr	r3, [r3, #20]
 8002de0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002de2:	6912      	ldr	r2, [r2, #16]
 8002de4:	609a      	str	r2, [r3, #8]
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	685a      	ldr	r2, [r3, #4]
 8002dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dec:	3308      	adds	r3, #8
 8002dee:	429a      	cmp	r2, r3
 8002df0:	d103      	bne.n	8002dfa <xTaskResumeAll+0xca>
 8002df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df4:	695a      	ldr	r2, [r3, #20]
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	605a      	str	r2, [r3, #4]
 8002dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	61da      	str	r2, [r3, #28]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	1e5a      	subs	r2, r3, #1
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 8002e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f003 fe13 	bl	8006a38 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002e16:	4b50      	ldr	r3, [pc, #320]	@ (8002f58 <xTaskResumeAll+0x228>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	d903      	bls.n	8002e26 <xTaskResumeAll+0xf6>
 8002e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e22:	4a4d      	ldr	r2, [pc, #308]	@ (8002f58 <xTaskResumeAll+0x228>)
 8002e24:	6013      	str	r3, [r2, #0]
 8002e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e28:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002e2a:	494c      	ldr	r1, [pc, #304]	@ (8002f5c <xTaskResumeAll+0x22c>)
 8002e2c:	4613      	mov	r3, r2
 8002e2e:	005b      	lsls	r3, r3, #1
 8002e30:	4413      	add	r3, r2
 8002e32:	00db      	lsls	r3, r3, #3
 8002e34:	440b      	add	r3, r1
 8002e36:	3304      	adds	r3, #4
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	60bb      	str	r3, [r7, #8]
 8002e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e3e:	68ba      	ldr	r2, [r7, #8]
 8002e40:	611a      	str	r2, [r3, #16]
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	68da      	ldr	r2, [r3, #12]
 8002e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e48:	615a      	str	r2, [r3, #20]
 8002e4a:	68bb      	ldr	r3, [r7, #8]
 8002e4c:	68db      	ldr	r3, [r3, #12]
 8002e4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e50:	3208      	adds	r2, #8
 8002e52:	609a      	str	r2, [r3, #8]
 8002e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e56:	f103 0208 	add.w	r2, r3, #8
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	60da      	str	r2, [r3, #12]
 8002e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e60:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002e62:	4613      	mov	r3, r2
 8002e64:	005b      	lsls	r3, r3, #1
 8002e66:	4413      	add	r3, r2
 8002e68:	00db      	lsls	r3, r3, #3
 8002e6a:	4a3c      	ldr	r2, [pc, #240]	@ (8002f5c <xTaskResumeAll+0x22c>)
 8002e6c:	441a      	add	r2, r3
 8002e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e70:	61da      	str	r2, [r3, #28]
 8002e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002e76:	4939      	ldr	r1, [pc, #228]	@ (8002f5c <xTaskResumeAll+0x22c>)
 8002e78:	4613      	mov	r3, r2
 8002e7a:	005b      	lsls	r3, r3, #1
 8002e7c:	4413      	add	r3, r2
 8002e7e:	00db      	lsls	r3, r3, #3
 8002e80:	440b      	add	r3, r1
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e86:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002e88:	1c59      	adds	r1, r3, #1
 8002e8a:	4834      	ldr	r0, [pc, #208]	@ (8002f5c <xTaskResumeAll+0x22c>)
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	005b      	lsls	r3, r3, #1
 8002e90:	4413      	add	r3, r2
 8002e92:	00db      	lsls	r3, r3, #3
 8002e94:	4403      	add	r3, r0
 8002e96:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e9a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002e9c:	4b30      	ldr	r3, [pc, #192]	@ (8002f60 <xTaskResumeAll+0x230>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	d904      	bls.n	8002eb0 <xTaskResumeAll+0x180>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 8002ea6:	4a2f      	ldr	r2, [pc, #188]	@ (8002f64 <xTaskResumeAll+0x234>)
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	2101      	movs	r1, #1
 8002eac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002eb0:	4b28      	ldr	r3, [pc, #160]	@ (8002f54 <xTaskResumeAll+0x224>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	f47f af66 	bne.w	8002d86 <xTaskResumeAll+0x56>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 8002eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d001      	beq.n	8002ec4 <xTaskResumeAll+0x194>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 8002ec0:	f000 fd00 	bl	80038c4 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002ec4:	4b28      	ldr	r3, [pc, #160]	@ (8002f68 <xTaskResumeAll+0x238>)
 8002ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eca:	e9c7 2306 	strd	r2, r3, [r7, #24]

                        if( xPendedCounts > ( TickType_t ) 0U )
 8002ece:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	d01b      	beq.n	8002f0e <xTaskResumeAll+0x1de>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 8002ed6:	f000 f891 	bl	8002ffc <xTaskIncrementTick>
 8002eda:	4603      	mov	r3, r0
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d004      	beq.n	8002eea <xTaskResumeAll+0x1ba>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 8002ee0:	4a20      	ldr	r2, [pc, #128]	@ (8002f64 <xTaskResumeAll+0x234>)
 8002ee2:	697b      	ldr	r3, [r7, #20]
 8002ee4:	2101      	movs	r1, #1
 8002ee6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 8002eea:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002eee:	1e54      	subs	r4, r2, #1
 8002ef0:	f143 35ff 	adc.w	r5, r3, #4294967295	@ 0xffffffff
 8002ef4:	e9c7 4506 	strd	r4, r5, [r7, #24]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 8002ef8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002efc:	4313      	orrs	r3, r2
 8002efe:	d1ea      	bne.n	8002ed6 <xTaskResumeAll+0x1a6>

                            xPendedTicks = 0;
 8002f00:	4919      	ldr	r1, [pc, #100]	@ (8002f68 <xTaskResumeAll+0x238>)
 8002f02:	f04f 0200 	mov.w	r2, #0
 8002f06:	f04f 0300 	mov.w	r3, #0
 8002f0a:	e9c1 2300 	strd	r2, r3, [r1]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 8002f0e:	4a15      	ldr	r2, [pc, #84]	@ (8002f64 <xTaskResumeAll+0x234>)
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d00b      	beq.n	8002f32 <xTaskResumeAll+0x202>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	623b      	str	r3, [r7, #32]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 8002f1e:	4b10      	ldr	r3, [pc, #64]	@ (8002f60 <xTaskResumeAll+0x230>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4b12      	ldr	r3, [pc, #72]	@ (8002f6c <xTaskResumeAll+0x23c>)
 8002f24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f28:	601a      	str	r2, [r3, #0]
 8002f2a:	f3bf 8f4f 	dsb	sy
 8002f2e:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8002f32:	f001 fb1f 	bl	8004574 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );
 8002f36:	6a3b      	ldr	r3, [r7, #32]
 8002f38:	4619      	mov	r1, r3
 8002f3a:	20d0      	movs	r0, #208	@ 0xd0
 8002f3c:	f003 fc84 	bl	8006848 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xAlreadyYielded;
 8002f40:	6a3b      	ldr	r3, [r7, #32]
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	3728      	adds	r7, #40	@ 0x28
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bdb0      	pop	{r4, r5, r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	200001bc 	.word	0x200001bc
 8002f50:	20000180 	.word	0x20000180
 8002f54:	20000130 	.word	0x20000130
 8002f58:	20000190 	.word	0x20000190
 8002f5c:	20000080 	.word	0x20000080
 8002f60:	20000078 	.word	0x20000078
 8002f64:	200001a0 	.word	0x200001a0
 8002f68:	20000198 	.word	0x20000198
 8002f6c:	e000ed04 	.word	0xe000ed04

08002f70 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b082      	sub	sp, #8
 8002f74:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
 8002f76:	f001 facb 	bl	8004510 <vPortEnterCritical>
    {
        xTicks = xTickCount;
 8002f7a:	4b09      	ldr	r3, [pc, #36]	@ (8002fa0 <xTaskGetTickCount+0x30>)
 8002f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f80:	e9c7 2300 	strd	r2, r3, [r7]
    }
    portTICK_TYPE_EXIT_CRITICAL();
 8002f84:	f001 faf6 	bl	8004574 <vPortExitCritical>

    traceRETURN_xTaskGetTickCount( xTicks );
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	4619      	mov	r1, r3
 8002f8c:	20d1      	movs	r0, #209	@ 0xd1
 8002f8e:	f003 fc5b 	bl	8006848 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xTicks;
 8002f92:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8002f96:	4610      	mov	r0, r2
 8002f98:	4619      	mov	r1, r3
 8002f9a:	3708      	adds	r7, #8
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}
 8002fa0:	20000188 	.word	0x20000188

08002fa4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b088      	sub	sp, #32
 8002fa8:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002faa:	f001 fb9f 	bl	80046ec <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
    uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

    __asm volatile
 8002fae:	f3ef 8211 	mrs	r2, BASEPRI
 8002fb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fb6:	f383 8811 	msr	BASEPRI, r3
 8002fba:	f3bf 8f6f 	isb	sy
 8002fbe:	f3bf 8f4f 	dsb	sy
 8002fc2:	60ba      	str	r2, [r7, #8]
 8002fc4:	607b      	str	r3, [r7, #4]
        : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );

    /* This return will not be reached but is necessary to prevent compiler
     * warnings. */
    return ulOriginalBASEPRI;
 8002fc6:	68bb      	ldr	r3, [r7, #8]

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8002fc8:	61fb      	str	r3, [r7, #28]
    {
        xReturn = xTickCount;
 8002fca:	4b0b      	ldr	r3, [pc, #44]	@ (8002ff8 <xTaskGetTickCountFromISR+0x54>)
 8002fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fd0:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8002fd4:	69fb      	ldr	r3, [r7, #28]
 8002fd6:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 8002fde:	bf00      	nop
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xTaskGetTickCountFromISR( xReturn );
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	4619      	mov	r1, r3
 8002fe4:	20d2      	movs	r0, #210	@ 0xd2
 8002fe6:	f003 fc2f 	bl	8006848 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 8002fea:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 8002fee:	4610      	mov	r0, r2
 8002ff0:	4619      	mov	r1, r3
 8002ff2:	3720      	adds	r7, #32
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}
 8002ff8:	20000188 	.word	0x20000188

08002ffc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002ffc:	b5b0      	push	{r4, r5, r7, lr}
 8002ffe:	b08c      	sub	sp, #48	@ 0x30
 8003000:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8003002:	2300      	movs	r3, #0
 8003004:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8003006:	4b8a      	ldr	r3, [pc, #552]	@ (8003230 <xTaskIncrementTick+0x234>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	2b00      	cmp	r3, #0
 800300c:	f040 80fd 	bne.w	800320a <xTaskIncrementTick+0x20e>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003010:	4b88      	ldr	r3, [pc, #544]	@ (8003234 <xTaskIncrementTick+0x238>)
 8003012:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003016:	1c54      	adds	r4, r2, #1
 8003018:	f143 0500 	adc.w	r5, r3, #0
 800301c:	e9c7 4508 	strd	r4, r5, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8003020:	4984      	ldr	r1, [pc, #528]	@ (8003234 <xTaskIncrementTick+0x238>)
 8003022:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003026:	e9c1 2300 	strd	r2, r3, [r1]

        if( xConstTickCount == ( TickType_t ) 0U )
 800302a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800302e:	4313      	orrs	r3, r2
 8003030:	d121      	bne.n	8003076 <xTaskIncrementTick+0x7a>
        {
            taskSWITCH_DELAYED_LISTS();
 8003032:	4b81      	ldr	r3, [pc, #516]	@ (8003238 <xTaskIncrementTick+0x23c>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d00b      	beq.n	8003054 <xTaskIncrementTick+0x58>
    __asm volatile
 800303c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003040:	f383 8811 	msr	BASEPRI, r3
 8003044:	f3bf 8f6f 	isb	sy
 8003048:	f3bf 8f4f 	dsb	sy
 800304c:	603b      	str	r3, [r7, #0]
}
 800304e:	bf00      	nop
 8003050:	bf00      	nop
 8003052:	e7fd      	b.n	8003050 <xTaskIncrementTick+0x54>
 8003054:	4b78      	ldr	r3, [pc, #480]	@ (8003238 <xTaskIncrementTick+0x23c>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	61fb      	str	r3, [r7, #28]
 800305a:	4b78      	ldr	r3, [pc, #480]	@ (800323c <xTaskIncrementTick+0x240>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a76      	ldr	r2, [pc, #472]	@ (8003238 <xTaskIncrementTick+0x23c>)
 8003060:	6013      	str	r3, [r2, #0]
 8003062:	4a76      	ldr	r2, [pc, #472]	@ (800323c <xTaskIncrementTick+0x240>)
 8003064:	69fb      	ldr	r3, [r7, #28]
 8003066:	6013      	str	r3, [r2, #0]
 8003068:	4b75      	ldr	r3, [pc, #468]	@ (8003240 <xTaskIncrementTick+0x244>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	3301      	adds	r3, #1
 800306e:	4a74      	ldr	r2, [pc, #464]	@ (8003240 <xTaskIncrementTick+0x244>)
 8003070:	6013      	str	r3, [r2, #0]
 8003072:	f000 fc27 	bl	80038c4 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8003076:	4b73      	ldr	r3, [pc, #460]	@ (8003244 <xTaskIncrementTick+0x248>)
 8003078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800307c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003080:	4290      	cmp	r0, r2
 8003082:	eb71 0303 	sbcs.w	r3, r1, r3
 8003086:	f0c0 80b9 	bcc.w	80031fc <xTaskIncrementTick+0x200>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800308a:	4b6b      	ldr	r3, [pc, #428]	@ (8003238 <xTaskIncrementTick+0x23c>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d107      	bne.n	80030a4 <xTaskIncrementTick+0xa8>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 8003094:	496b      	ldr	r1, [pc, #428]	@ (8003244 <xTaskIncrementTick+0x248>)
 8003096:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800309a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800309e:	e9c1 2300 	strd	r2, r3, [r1]
                    break;
 80030a2:	e0ab      	b.n	80031fc <xTaskIncrementTick+0x200>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80030a4:	4b64      	ldr	r3, [pc, #400]	@ (8003238 <xTaskIncrementTick+0x23c>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	691b      	ldr	r3, [r3, #16]
 80030aa:	691b      	ldr	r3, [r3, #16]
 80030ac:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80030ae:	69bb      	ldr	r3, [r7, #24]
 80030b0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80030b4:	e9c7 2304 	strd	r2, r3, [r7, #16]

                    if( xConstTickCount < xItemValue )
 80030b8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80030bc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80030c0:	4290      	cmp	r0, r2
 80030c2:	eb71 0303 	sbcs.w	r3, r1, r3
 80030c6:	d205      	bcs.n	80030d4 <xTaskIncrementTick+0xd8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80030c8:	495e      	ldr	r1, [pc, #376]	@ (8003244 <xTaskIncrementTick+0x248>)
 80030ca:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80030ce:	e9c1 2300 	strd	r2, r3, [r1]
                        break;
 80030d2:	e093      	b.n	80031fc <xTaskIncrementTick+0x200>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80030d4:	69bb      	ldr	r3, [r7, #24]
 80030d6:	69db      	ldr	r3, [r3, #28]
 80030d8:	60fb      	str	r3, [r7, #12]
 80030da:	69bb      	ldr	r3, [r7, #24]
 80030dc:	691b      	ldr	r3, [r3, #16]
 80030de:	69ba      	ldr	r2, [r7, #24]
 80030e0:	6952      	ldr	r2, [r2, #20]
 80030e2:	60da      	str	r2, [r3, #12]
 80030e4:	69bb      	ldr	r3, [r7, #24]
 80030e6:	695b      	ldr	r3, [r3, #20]
 80030e8:	69ba      	ldr	r2, [r7, #24]
 80030ea:	6912      	ldr	r2, [r2, #16]
 80030ec:	609a      	str	r2, [r3, #8]
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	685a      	ldr	r2, [r3, #4]
 80030f2:	69bb      	ldr	r3, [r7, #24]
 80030f4:	3308      	adds	r3, #8
 80030f6:	429a      	cmp	r2, r3
 80030f8:	d103      	bne.n	8003102 <xTaskIncrementTick+0x106>
 80030fa:	69bb      	ldr	r3, [r7, #24]
 80030fc:	695a      	ldr	r2, [r3, #20]
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	605a      	str	r2, [r3, #4]
 8003102:	69bb      	ldr	r3, [r7, #24]
 8003104:	2200      	movs	r2, #0
 8003106:	61da      	str	r2, [r3, #28]
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	1e5a      	subs	r2, r3, #1
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003112:	69bb      	ldr	r3, [r7, #24]
 8003114:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003116:	2b00      	cmp	r3, #0
 8003118:	d01e      	beq.n	8003158 <xTaskIncrementTick+0x15c>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800311a:	69bb      	ldr	r3, [r7, #24]
 800311c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800311e:	60bb      	str	r3, [r7, #8]
 8003120:	69bb      	ldr	r3, [r7, #24]
 8003122:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003124:	69ba      	ldr	r2, [r7, #24]
 8003126:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003128:	60da      	str	r2, [r3, #12]
 800312a:	69bb      	ldr	r3, [r7, #24]
 800312c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800312e:	69ba      	ldr	r2, [r7, #24]
 8003130:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003132:	609a      	str	r2, [r3, #8]
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	685a      	ldr	r2, [r3, #4]
 8003138:	69bb      	ldr	r3, [r7, #24]
 800313a:	3320      	adds	r3, #32
 800313c:	429a      	cmp	r2, r3
 800313e:	d103      	bne.n	8003148 <xTaskIncrementTick+0x14c>
 8003140:	69bb      	ldr	r3, [r7, #24]
 8003142:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	605a      	str	r2, [r3, #4]
 8003148:	69bb      	ldr	r3, [r7, #24]
 800314a:	2200      	movs	r2, #0
 800314c:	635a      	str	r2, [r3, #52]	@ 0x34
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	1e5a      	subs	r2, r3, #1
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8003158:	69bb      	ldr	r3, [r7, #24]
 800315a:	4618      	mov	r0, r3
 800315c:	f003 fc6c 	bl	8006a38 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003160:	69bb      	ldr	r3, [r7, #24]
 8003162:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003164:	4b38      	ldr	r3, [pc, #224]	@ (8003248 <xTaskIncrementTick+0x24c>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	429a      	cmp	r2, r3
 800316a:	d903      	bls.n	8003174 <xTaskIncrementTick+0x178>
 800316c:	69bb      	ldr	r3, [r7, #24]
 800316e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003170:	4a35      	ldr	r2, [pc, #212]	@ (8003248 <xTaskIncrementTick+0x24c>)
 8003172:	6013      	str	r3, [r2, #0]
 8003174:	69bb      	ldr	r3, [r7, #24]
 8003176:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003178:	4934      	ldr	r1, [pc, #208]	@ (800324c <xTaskIncrementTick+0x250>)
 800317a:	4613      	mov	r3, r2
 800317c:	005b      	lsls	r3, r3, #1
 800317e:	4413      	add	r3, r2
 8003180:	00db      	lsls	r3, r3, #3
 8003182:	440b      	add	r3, r1
 8003184:	3304      	adds	r3, #4
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	607b      	str	r3, [r7, #4]
 800318a:	69bb      	ldr	r3, [r7, #24]
 800318c:	687a      	ldr	r2, [r7, #4]
 800318e:	611a      	str	r2, [r3, #16]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	68da      	ldr	r2, [r3, #12]
 8003194:	69bb      	ldr	r3, [r7, #24]
 8003196:	615a      	str	r2, [r3, #20]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	68db      	ldr	r3, [r3, #12]
 800319c:	69ba      	ldr	r2, [r7, #24]
 800319e:	3208      	adds	r2, #8
 80031a0:	609a      	str	r2, [r3, #8]
 80031a2:	69bb      	ldr	r3, [r7, #24]
 80031a4:	f103 0208 	add.w	r2, r3, #8
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	60da      	str	r2, [r3, #12]
 80031ac:	69bb      	ldr	r3, [r7, #24]
 80031ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80031b0:	4613      	mov	r3, r2
 80031b2:	005b      	lsls	r3, r3, #1
 80031b4:	4413      	add	r3, r2
 80031b6:	00db      	lsls	r3, r3, #3
 80031b8:	4a24      	ldr	r2, [pc, #144]	@ (800324c <xTaskIncrementTick+0x250>)
 80031ba:	441a      	add	r2, r3
 80031bc:	69bb      	ldr	r3, [r7, #24]
 80031be:	61da      	str	r2, [r3, #28]
 80031c0:	69bb      	ldr	r3, [r7, #24]
 80031c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80031c4:	4921      	ldr	r1, [pc, #132]	@ (800324c <xTaskIncrementTick+0x250>)
 80031c6:	4613      	mov	r3, r2
 80031c8:	005b      	lsls	r3, r3, #1
 80031ca:	4413      	add	r3, r2
 80031cc:	00db      	lsls	r3, r3, #3
 80031ce:	440b      	add	r3, r1
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	69ba      	ldr	r2, [r7, #24]
 80031d4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80031d6:	1c59      	adds	r1, r3, #1
 80031d8:	481c      	ldr	r0, [pc, #112]	@ (800324c <xTaskIncrementTick+0x250>)
 80031da:	4613      	mov	r3, r2
 80031dc:	005b      	lsls	r3, r3, #1
 80031de:	4413      	add	r3, r2
 80031e0:	00db      	lsls	r3, r3, #3
 80031e2:	4403      	add	r3, r0
 80031e4:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80031e6:	69bb      	ldr	r3, [r7, #24]
 80031e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80031ea:	4b19      	ldr	r3, [pc, #100]	@ (8003250 <xTaskIncrementTick+0x254>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031f0:	429a      	cmp	r2, r3
 80031f2:	f67f af4a 	bls.w	800308a <xTaskIncrementTick+0x8e>
                            {
                                xSwitchRequired = pdTRUE;
 80031f6:	2301      	movs	r3, #1
 80031f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80031fa:	e746      	b.n	800308a <xTaskIncrementTick+0x8e>
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 80031fc:	4b15      	ldr	r3, [pc, #84]	@ (8003254 <xTaskIncrementTick+0x258>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d00b      	beq.n	800321c <xTaskIncrementTick+0x220>
                {
                    xSwitchRequired = pdTRUE;
 8003204:	2301      	movs	r3, #1
 8003206:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003208:	e008      	b.n	800321c <xTaskIncrementTick+0x220>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 800320a:	4b13      	ldr	r3, [pc, #76]	@ (8003258 <xTaskIncrementTick+0x25c>)
 800320c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003210:	1c50      	adds	r0, r2, #1
 8003212:	f143 0100 	adc.w	r1, r3, #0
 8003216:	4b10      	ldr	r3, [pc, #64]	@ (8003258 <xTaskIncrementTick+0x25c>)
 8003218:	e9c3 0100 	strd	r0, r1, [r3]
            vApplicationTickHook();
        }
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );
 800321c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800321e:	4619      	mov	r1, r3
 8003220:	20db      	movs	r0, #219	@ 0xdb
 8003222:	f003 fb11 	bl	8006848 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xSwitchRequired;
 8003226:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8003228:	4618      	mov	r0, r3
 800322a:	3730      	adds	r7, #48	@ 0x30
 800322c:	46bd      	mov	sp, r7
 800322e:	bdb0      	pop	{r4, r5, r7, pc}
 8003230:	200001bc 	.word	0x200001bc
 8003234:	20000188 	.word	0x20000188
 8003238:	20000128 	.word	0x20000128
 800323c:	2000012c 	.word	0x2000012c
 8003240:	200001a4 	.word	0x200001a4
 8003244:	200001b0 	.word	0x200001b0
 8003248:	20000190 	.word	0x20000190
 800324c:	20000080 	.word	0x20000080
 8003250:	20000078 	.word	0x20000078
 8003254:	200001a0 	.word	0x200001a0
 8003258:	20000198 	.word	0x20000198

0800325c <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 800325c:	b580      	push	{r7, lr}
 800325e:	b084      	sub	sp, #16
 8003260:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8003262:	4b2f      	ldr	r3, [pc, #188]	@ (8003320 <vTaskSwitchContext+0xc4>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d003      	beq.n	8003272 <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 800326a:	4b2e      	ldr	r3, [pc, #184]	@ (8003324 <vTaskSwitchContext+0xc8>)
 800326c:	2201      	movs	r2, #1
 800326e:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8003270:	e051      	b.n	8003316 <vTaskSwitchContext+0xba>
            xYieldPendings[ 0 ] = pdFALSE;
 8003272:	4b2c      	ldr	r3, [pc, #176]	@ (8003324 <vTaskSwitchContext+0xc8>)
 8003274:	2200      	movs	r2, #0
 8003276:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8003278:	4b2b      	ldr	r3, [pc, #172]	@ (8003328 <vTaskSwitchContext+0xcc>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	60fb      	str	r3, [r7, #12]
 800327e:	e011      	b.n	80032a4 <vTaskSwitchContext+0x48>
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d10b      	bne.n	800329e <vTaskSwitchContext+0x42>
    __asm volatile
 8003286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800328a:	f383 8811 	msr	BASEPRI, r3
 800328e:	f3bf 8f6f 	isb	sy
 8003292:	f3bf 8f4f 	dsb	sy
 8003296:	607b      	str	r3, [r7, #4]
}
 8003298:	bf00      	nop
 800329a:	bf00      	nop
 800329c:	e7fd      	b.n	800329a <vTaskSwitchContext+0x3e>
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	3b01      	subs	r3, #1
 80032a2:	60fb      	str	r3, [r7, #12]
 80032a4:	4921      	ldr	r1, [pc, #132]	@ (800332c <vTaskSwitchContext+0xd0>)
 80032a6:	68fa      	ldr	r2, [r7, #12]
 80032a8:	4613      	mov	r3, r2
 80032aa:	005b      	lsls	r3, r3, #1
 80032ac:	4413      	add	r3, r2
 80032ae:	00db      	lsls	r3, r3, #3
 80032b0:	440b      	add	r3, r1
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d0e3      	beq.n	8003280 <vTaskSwitchContext+0x24>
 80032b8:	68fa      	ldr	r2, [r7, #12]
 80032ba:	4613      	mov	r3, r2
 80032bc:	005b      	lsls	r3, r3, #1
 80032be:	4413      	add	r3, r2
 80032c0:	00db      	lsls	r3, r3, #3
 80032c2:	4a1a      	ldr	r2, [pc, #104]	@ (800332c <vTaskSwitchContext+0xd0>)
 80032c4:	4413      	add	r3, r2
 80032c6:	60bb      	str	r3, [r7, #8]
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	689a      	ldr	r2, [r3, #8]
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	605a      	str	r2, [r3, #4]
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	685a      	ldr	r2, [r3, #4]
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	3308      	adds	r3, #8
 80032da:	429a      	cmp	r2, r3
 80032dc:	d103      	bne.n	80032e6 <vTaskSwitchContext+0x8a>
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	691a      	ldr	r2, [r3, #16]
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	605a      	str	r2, [r3, #4]
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	691b      	ldr	r3, [r3, #16]
 80032ec:	4a10      	ldr	r2, [pc, #64]	@ (8003330 <vTaskSwitchContext+0xd4>)
 80032ee:	6013      	str	r3, [r2, #0]
 80032f0:	4a0d      	ldr	r2, [pc, #52]	@ (8003328 <vTaskSwitchContext+0xcc>)
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	6013      	str	r3, [r2, #0]
            traceTASK_SWITCHED_IN();
 80032f6:	4b0f      	ldr	r3, [pc, #60]	@ (8003334 <vTaskSwitchContext+0xd8>)
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	4b0d      	ldr	r3, [pc, #52]	@ (8003330 <vTaskSwitchContext+0xd4>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	429a      	cmp	r2, r3
 8003300:	d102      	bne.n	8003308 <vTaskSwitchContext+0xac>
 8003302:	f003 faf9 	bl	80068f8 <SEGGER_SYSVIEW_OnIdle>
 8003306:	e004      	b.n	8003312 <vTaskSwitchContext+0xb6>
 8003308:	4b09      	ldr	r3, [pc, #36]	@ (8003330 <vTaskSwitchContext+0xd4>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4618      	mov	r0, r3
 800330e:	f003 fb51 	bl	80069b4 <SEGGER_SYSVIEW_OnTaskStartExec>
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 8003312:	4b07      	ldr	r3, [pc, #28]	@ (8003330 <vTaskSwitchContext+0xd4>)
 8003314:	681b      	ldr	r3, [r3, #0]
    }
 8003316:	bf00      	nop
 8003318:	3710      	adds	r7, #16
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}
 800331e:	bf00      	nop
 8003320:	200001bc 	.word	0x200001bc
 8003324:	200001a0 	.word	0x200001a0
 8003328:	20000190 	.word	0x20000190
 800332c:	20000080 	.word	0x20000080
 8003330:	20000078 	.word	0x20000078
 8003334:	200001b8 	.word	0x200001b8

08003338 <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b086      	sub	sp, #24
 800333c:	af00      	add	r7, sp, #0
 800333e:	60f8      	str	r0, [r7, #12]
 8003340:	e9c7 2300 	strd	r2, r3, [r7]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d10b      	bne.n	8003362 <vTaskPlaceOnEventList+0x2a>
    __asm volatile
 800334a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800334e:	f383 8811 	msr	BASEPRI, r3
 8003352:	f3bf 8f6f 	isb	sy
 8003356:	f3bf 8f4f 	dsb	sy
 800335a:	617b      	str	r3, [r7, #20]
}
 800335c:	bf00      	nop
 800335e:	bf00      	nop
 8003360:	e7fd      	b.n	800335e <vTaskPlaceOnEventList+0x26>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003362:	4b09      	ldr	r3, [pc, #36]	@ (8003388 <vTaskPlaceOnEventList+0x50>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	3320      	adds	r3, #32
 8003368:	4619      	mov	r1, r3
 800336a:	68f8      	ldr	r0, [r7, #12]
 800336c:	f7fe fdd0 	bl	8001f10 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003370:	2201      	movs	r2, #1
 8003372:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003376:	f000 fae7 	bl	8003948 <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
 800337a:	20e1      	movs	r0, #225	@ 0xe1
 800337c:	f003 fa28 	bl	80067d0 <SEGGER_SYSVIEW_RecordEndCall>
}
 8003380:	bf00      	nop
 8003382:	3718      	adds	r7, #24
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}
 8003388:	20000078 	.word	0x20000078

0800338c <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 800338c:	b580      	push	{r7, lr}
 800338e:	b086      	sub	sp, #24
 8003390:	af00      	add	r7, sp, #0
 8003392:	60f8      	str	r0, [r7, #12]
 8003394:	e9c7 2300 	strd	r2, r3, [r7]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d10b      	bne.n	80033b6 <vTaskPlaceOnEventListRestricted+0x2a>
    __asm volatile
 800339e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033a2:	f383 8811 	msr	BASEPRI, r3
 80033a6:	f3bf 8f6f 	isb	sy
 80033aa:	f3bf 8f4f 	dsb	sy
 80033ae:	613b      	str	r3, [r7, #16]
}
 80033b0:	bf00      	nop
 80033b2:	bf00      	nop
 80033b4:	e7fd      	b.n	80033b2 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	617b      	str	r3, [r7, #20]
 80033bc:	4b19      	ldr	r3, [pc, #100]	@ (8003424 <vTaskPlaceOnEventListRestricted+0x98>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	697a      	ldr	r2, [r7, #20]
 80033c2:	629a      	str	r2, [r3, #40]	@ 0x28
 80033c4:	4b17      	ldr	r3, [pc, #92]	@ (8003424 <vTaskPlaceOnEventListRestricted+0x98>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	697a      	ldr	r2, [r7, #20]
 80033ca:	68d2      	ldr	r2, [r2, #12]
 80033cc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80033ce:	4b15      	ldr	r3, [pc, #84]	@ (8003424 <vTaskPlaceOnEventListRestricted+0x98>)
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	697b      	ldr	r3, [r7, #20]
 80033d4:	68db      	ldr	r3, [r3, #12]
 80033d6:	3220      	adds	r2, #32
 80033d8:	609a      	str	r2, [r3, #8]
 80033da:	4b12      	ldr	r3, [pc, #72]	@ (8003424 <vTaskPlaceOnEventListRestricted+0x98>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f103 0220 	add.w	r2, r3, #32
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	60da      	str	r2, [r3, #12]
 80033e6:	4b0f      	ldr	r3, [pc, #60]	@ (8003424 <vTaskPlaceOnEventListRestricted+0x98>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	68fa      	ldr	r2, [r7, #12]
 80033ec:	635a      	str	r2, [r3, #52]	@ 0x34
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	1c5a      	adds	r2, r3, #1
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80033f8:	6a3b      	ldr	r3, [r7, #32]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d005      	beq.n	800340a <vTaskPlaceOnEventListRestricted+0x7e>
        {
            xTicksToWait = portMAX_DELAY;
 80033fe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003402:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003406:	e9c7 2300 	strd	r2, r3, [r7]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800340a:	6a3a      	ldr	r2, [r7, #32]
 800340c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003410:	f000 fa9a 	bl	8003948 <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
 8003414:	20e3      	movs	r0, #227	@ 0xe3
 8003416:	f003 f9db 	bl	80067d0 <SEGGER_SYSVIEW_RecordEndCall>
    }
 800341a:	bf00      	nop
 800341c:	3718      	adds	r7, #24
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	20000078 	.word	0x20000078

08003428 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b08a      	sub	sp, #40	@ 0x28
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	691b      	ldr	r3, [r3, #16]
 8003434:	691b      	ldr	r3, [r3, #16]
 8003436:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8003438:	6a3b      	ldr	r3, [r7, #32]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d10b      	bne.n	8003456 <xTaskRemoveFromEventList+0x2e>
    __asm volatile
 800343e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003442:	f383 8811 	msr	BASEPRI, r3
 8003446:	f3bf 8f6f 	isb	sy
 800344a:	f3bf 8f4f 	dsb	sy
 800344e:	60fb      	str	r3, [r7, #12]
}
 8003450:	bf00      	nop
 8003452:	bf00      	nop
 8003454:	e7fd      	b.n	8003452 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8003456:	6a3b      	ldr	r3, [r7, #32]
 8003458:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800345a:	61fb      	str	r3, [r7, #28]
 800345c:	6a3b      	ldr	r3, [r7, #32]
 800345e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003460:	6a3a      	ldr	r2, [r7, #32]
 8003462:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003464:	60da      	str	r2, [r3, #12]
 8003466:	6a3b      	ldr	r3, [r7, #32]
 8003468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800346a:	6a3a      	ldr	r2, [r7, #32]
 800346c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800346e:	609a      	str	r2, [r3, #8]
 8003470:	69fb      	ldr	r3, [r7, #28]
 8003472:	685a      	ldr	r2, [r3, #4]
 8003474:	6a3b      	ldr	r3, [r7, #32]
 8003476:	3320      	adds	r3, #32
 8003478:	429a      	cmp	r2, r3
 800347a:	d103      	bne.n	8003484 <xTaskRemoveFromEventList+0x5c>
 800347c:	6a3b      	ldr	r3, [r7, #32]
 800347e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003480:	69fb      	ldr	r3, [r7, #28]
 8003482:	605a      	str	r2, [r3, #4]
 8003484:	6a3b      	ldr	r3, [r7, #32]
 8003486:	2200      	movs	r2, #0
 8003488:	635a      	str	r2, [r3, #52]	@ 0x34
 800348a:	69fb      	ldr	r3, [r7, #28]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	1e5a      	subs	r2, r3, #1
 8003490:	69fb      	ldr	r3, [r7, #28]
 8003492:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8003494:	4b4f      	ldr	r3, [pc, #316]	@ (80035d4 <xTaskRemoveFromEventList+0x1ac>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d166      	bne.n	800356a <xTaskRemoveFromEventList+0x142>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 800349c:	6a3b      	ldr	r3, [r7, #32]
 800349e:	69db      	ldr	r3, [r3, #28]
 80034a0:	617b      	str	r3, [r7, #20]
 80034a2:	6a3b      	ldr	r3, [r7, #32]
 80034a4:	691b      	ldr	r3, [r3, #16]
 80034a6:	6a3a      	ldr	r2, [r7, #32]
 80034a8:	6952      	ldr	r2, [r2, #20]
 80034aa:	60da      	str	r2, [r3, #12]
 80034ac:	6a3b      	ldr	r3, [r7, #32]
 80034ae:	695b      	ldr	r3, [r3, #20]
 80034b0:	6a3a      	ldr	r2, [r7, #32]
 80034b2:	6912      	ldr	r2, [r2, #16]
 80034b4:	609a      	str	r2, [r3, #8]
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	685a      	ldr	r2, [r3, #4]
 80034ba:	6a3b      	ldr	r3, [r7, #32]
 80034bc:	3308      	adds	r3, #8
 80034be:	429a      	cmp	r2, r3
 80034c0:	d103      	bne.n	80034ca <xTaskRemoveFromEventList+0xa2>
 80034c2:	6a3b      	ldr	r3, [r7, #32]
 80034c4:	695a      	ldr	r2, [r3, #20]
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	605a      	str	r2, [r3, #4]
 80034ca:	6a3b      	ldr	r3, [r7, #32]
 80034cc:	2200      	movs	r2, #0
 80034ce:	61da      	str	r2, [r3, #28]
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	1e5a      	subs	r2, r3, #1
 80034d6:	697b      	ldr	r3, [r7, #20]
 80034d8:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 80034da:	6a3b      	ldr	r3, [r7, #32]
 80034dc:	4618      	mov	r0, r3
 80034de:	f003 faab 	bl	8006a38 <SEGGER_SYSVIEW_OnTaskStartReady>
 80034e2:	6a3b      	ldr	r3, [r7, #32]
 80034e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80034e6:	4b3c      	ldr	r3, [pc, #240]	@ (80035d8 <xTaskRemoveFromEventList+0x1b0>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	429a      	cmp	r2, r3
 80034ec:	d903      	bls.n	80034f6 <xTaskRemoveFromEventList+0xce>
 80034ee:	6a3b      	ldr	r3, [r7, #32]
 80034f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034f2:	4a39      	ldr	r2, [pc, #228]	@ (80035d8 <xTaskRemoveFromEventList+0x1b0>)
 80034f4:	6013      	str	r3, [r2, #0]
 80034f6:	6a3b      	ldr	r3, [r7, #32]
 80034f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80034fa:	4938      	ldr	r1, [pc, #224]	@ (80035dc <xTaskRemoveFromEventList+0x1b4>)
 80034fc:	4613      	mov	r3, r2
 80034fe:	005b      	lsls	r3, r3, #1
 8003500:	4413      	add	r3, r2
 8003502:	00db      	lsls	r3, r3, #3
 8003504:	440b      	add	r3, r1
 8003506:	3304      	adds	r3, #4
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	613b      	str	r3, [r7, #16]
 800350c:	6a3b      	ldr	r3, [r7, #32]
 800350e:	693a      	ldr	r2, [r7, #16]
 8003510:	611a      	str	r2, [r3, #16]
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	68da      	ldr	r2, [r3, #12]
 8003516:	6a3b      	ldr	r3, [r7, #32]
 8003518:	615a      	str	r2, [r3, #20]
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	68db      	ldr	r3, [r3, #12]
 800351e:	6a3a      	ldr	r2, [r7, #32]
 8003520:	3208      	adds	r2, #8
 8003522:	609a      	str	r2, [r3, #8]
 8003524:	6a3b      	ldr	r3, [r7, #32]
 8003526:	f103 0208 	add.w	r2, r3, #8
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	60da      	str	r2, [r3, #12]
 800352e:	6a3b      	ldr	r3, [r7, #32]
 8003530:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003532:	4613      	mov	r3, r2
 8003534:	005b      	lsls	r3, r3, #1
 8003536:	4413      	add	r3, r2
 8003538:	00db      	lsls	r3, r3, #3
 800353a:	4a28      	ldr	r2, [pc, #160]	@ (80035dc <xTaskRemoveFromEventList+0x1b4>)
 800353c:	441a      	add	r2, r3
 800353e:	6a3b      	ldr	r3, [r7, #32]
 8003540:	61da      	str	r2, [r3, #28]
 8003542:	6a3b      	ldr	r3, [r7, #32]
 8003544:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003546:	4925      	ldr	r1, [pc, #148]	@ (80035dc <xTaskRemoveFromEventList+0x1b4>)
 8003548:	4613      	mov	r3, r2
 800354a:	005b      	lsls	r3, r3, #1
 800354c:	4413      	add	r3, r2
 800354e:	00db      	lsls	r3, r3, #3
 8003550:	440b      	add	r3, r1
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	6a3a      	ldr	r2, [r7, #32]
 8003556:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003558:	1c59      	adds	r1, r3, #1
 800355a:	4820      	ldr	r0, [pc, #128]	@ (80035dc <xTaskRemoveFromEventList+0x1b4>)
 800355c:	4613      	mov	r3, r2
 800355e:	005b      	lsls	r3, r3, #1
 8003560:	4413      	add	r3, r2
 8003562:	00db      	lsls	r3, r3, #3
 8003564:	4403      	add	r3, r0
 8003566:	6019      	str	r1, [r3, #0]
 8003568:	e01b      	b.n	80035a2 <xTaskRemoveFromEventList+0x17a>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800356a:	4b1d      	ldr	r3, [pc, #116]	@ (80035e0 <xTaskRemoveFromEventList+0x1b8>)
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	61bb      	str	r3, [r7, #24]
 8003570:	6a3b      	ldr	r3, [r7, #32]
 8003572:	69ba      	ldr	r2, [r7, #24]
 8003574:	629a      	str	r2, [r3, #40]	@ 0x28
 8003576:	69bb      	ldr	r3, [r7, #24]
 8003578:	68da      	ldr	r2, [r3, #12]
 800357a:	6a3b      	ldr	r3, [r7, #32]
 800357c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800357e:	69bb      	ldr	r3, [r7, #24]
 8003580:	68db      	ldr	r3, [r3, #12]
 8003582:	6a3a      	ldr	r2, [r7, #32]
 8003584:	3220      	adds	r2, #32
 8003586:	609a      	str	r2, [r3, #8]
 8003588:	6a3b      	ldr	r3, [r7, #32]
 800358a:	f103 0220 	add.w	r2, r3, #32
 800358e:	69bb      	ldr	r3, [r7, #24]
 8003590:	60da      	str	r2, [r3, #12]
 8003592:	6a3b      	ldr	r3, [r7, #32]
 8003594:	4a12      	ldr	r2, [pc, #72]	@ (80035e0 <xTaskRemoveFromEventList+0x1b8>)
 8003596:	635a      	str	r2, [r3, #52]	@ 0x34
 8003598:	4b11      	ldr	r3, [pc, #68]	@ (80035e0 <xTaskRemoveFromEventList+0x1b8>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	3301      	adds	r3, #1
 800359e:	4a10      	ldr	r2, [pc, #64]	@ (80035e0 <xTaskRemoveFromEventList+0x1b8>)
 80035a0:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80035a2:	6a3b      	ldr	r3, [r7, #32]
 80035a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80035a6:	4b0f      	ldr	r3, [pc, #60]	@ (80035e4 <xTaskRemoveFromEventList+0x1bc>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035ac:	429a      	cmp	r2, r3
 80035ae:	d905      	bls.n	80035bc <xTaskRemoveFromEventList+0x194>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 80035b0:	2301      	movs	r3, #1
 80035b2:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 80035b4:	4b0c      	ldr	r3, [pc, #48]	@ (80035e8 <xTaskRemoveFromEventList+0x1c0>)
 80035b6:	2201      	movs	r2, #1
 80035b8:	601a      	str	r2, [r3, #0]
 80035ba:	e001      	b.n	80035c0 <xTaskRemoveFromEventList+0x198>
        }
        else
        {
            xReturn = pdFALSE;
 80035bc:	2300      	movs	r3, #0
 80035be:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
 80035c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035c2:	4619      	mov	r1, r3
 80035c4:	20e4      	movs	r0, #228	@ 0xe4
 80035c6:	f003 f93f 	bl	8006848 <SEGGER_SYSVIEW_RecordEndCallU32>
    return xReturn;
 80035ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3728      	adds	r7, #40	@ 0x28
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	200001bc 	.word	0x200001bc
 80035d8:	20000190 	.word	0x20000190
 80035dc:	20000080 	.word	0x20000080
 80035e0:	20000130 	.word	0x20000130
 80035e4:	20000078 	.word	0x20000078
 80035e8:	200001a0 	.word	0x200001a0

080035ec <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b082      	sub	sp, #8
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80035f4:	4b08      	ldr	r3, [pc, #32]	@ (8003618 <vTaskInternalSetTimeOutState+0x2c>)
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80035fc:	4b07      	ldr	r3, [pc, #28]	@ (800361c <vTaskInternalSetTimeOutState+0x30>)
 80035fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003602:	6879      	ldr	r1, [r7, #4]
 8003604:	e9c1 2302 	strd	r2, r3, [r1, #8]

    traceRETURN_vTaskInternalSetTimeOutState();
 8003608:	20e7      	movs	r0, #231	@ 0xe7
 800360a:	f003 f8e1 	bl	80067d0 <SEGGER_SYSVIEW_RecordEndCall>
}
 800360e:	bf00      	nop
 8003610:	3708      	adds	r7, #8
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	200001a4 	.word	0x200001a4
 800361c:	20000188 	.word	0x20000188

08003620 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8003620:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003624:	b08a      	sub	sp, #40	@ 0x28
 8003626:	af00      	add	r7, sp, #0
 8003628:	6078      	str	r0, [r7, #4]
 800362a:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d10b      	bne.n	800364a <xTaskCheckForTimeOut+0x2a>
    __asm volatile
 8003632:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003636:	f383 8811 	msr	BASEPRI, r3
 800363a:	f3bf 8f6f 	isb	sy
 800363e:	f3bf 8f4f 	dsb	sy
 8003642:	60fb      	str	r3, [r7, #12]
}
 8003644:	bf00      	nop
 8003646:	bf00      	nop
 8003648:	e7fd      	b.n	8003646 <xTaskCheckForTimeOut+0x26>
    configASSERT( pxTicksToWait );
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d10b      	bne.n	8003668 <xTaskCheckForTimeOut+0x48>
    __asm volatile
 8003650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003654:	f383 8811 	msr	BASEPRI, r3
 8003658:	f3bf 8f6f 	isb	sy
 800365c:	f3bf 8f4f 	dsb	sy
 8003660:	60bb      	str	r3, [r7, #8]
}
 8003662:	bf00      	nop
 8003664:	bf00      	nop
 8003666:	e7fd      	b.n	8003664 <xTaskCheckForTimeOut+0x44>

    taskENTER_CRITICAL();
 8003668:	f000 ff52 	bl	8004510 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800366c:	4b32      	ldr	r3, [pc, #200]	@ (8003738 <xTaskCheckForTimeOut+0x118>)
 800366e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003672:	e9c7 2306 	strd	r2, r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800367c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003680:	ebb0 0802 	subs.w	r8, r0, r2
 8003684:	eb61 0903 	sbc.w	r9, r1, r3
 8003688:	e9c7 8904 	strd	r8, r9, [r7, #16]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003692:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003696:	bf08      	it	eq
 8003698:	f1b2 3fff 	cmpeq.w	r2, #4294967295	@ 0xffffffff
 800369c:	d102      	bne.n	80036a4 <xTaskCheckForTimeOut+0x84>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 800369e:	2300      	movs	r3, #0
 80036a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80036a2:	e03b      	b.n	800371c <xTaskCheckForTimeOut+0xfc>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	4b24      	ldr	r3, [pc, #144]	@ (800373c <xTaskCheckForTimeOut+0x11c>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	429a      	cmp	r2, r3
 80036ae:	d012      	beq.n	80036d6 <xTaskCheckForTimeOut+0xb6>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80036b6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80036ba:	4290      	cmp	r0, r2
 80036bc:	eb71 0303 	sbcs.w	r3, r1, r3
 80036c0:	d309      	bcc.n	80036d6 <xTaskCheckForTimeOut+0xb6>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80036c2:	2301      	movs	r3, #1
 80036c4:	627b      	str	r3, [r7, #36]	@ 0x24
            *pxTicksToWait = ( TickType_t ) 0;
 80036c6:	6839      	ldr	r1, [r7, #0]
 80036c8:	f04f 0200 	mov.w	r2, #0
 80036cc:	f04f 0300 	mov.w	r3, #0
 80036d0:	e9c1 2300 	strd	r2, r3, [r1]
 80036d4:	e022      	b.n	800371c <xTaskCheckForTimeOut+0xfc>
        }
        else if( xElapsedTime < *pxTicksToWait )
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036dc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80036e0:	4290      	cmp	r0, r2
 80036e2:	eb71 0303 	sbcs.w	r3, r1, r3
 80036e6:	d210      	bcs.n	800370a <xTaskCheckForTimeOut+0xea>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	e9d3 0100 	ldrd	r0, r1, [r3]
 80036ee:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80036f2:	1a84      	subs	r4, r0, r2
 80036f4:	eb61 0503 	sbc.w	r5, r1, r3
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	e9c3 4500 	strd	r4, r5, [r3]
            vTaskInternalSetTimeOutState( pxTimeOut );
 80036fe:	6878      	ldr	r0, [r7, #4]
 8003700:	f7ff ff74 	bl	80035ec <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8003704:	2300      	movs	r3, #0
 8003706:	627b      	str	r3, [r7, #36]	@ 0x24
 8003708:	e008      	b.n	800371c <xTaskCheckForTimeOut+0xfc>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800370a:	6839      	ldr	r1, [r7, #0]
 800370c:	f04f 0200 	mov.w	r2, #0
 8003710:	f04f 0300 	mov.w	r3, #0
 8003714:	e9c1 2300 	strd	r2, r3, [r1]
            xReturn = pdTRUE;
 8003718:	2301      	movs	r3, #1
 800371a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
    taskEXIT_CRITICAL();
 800371c:	f000 ff2a 	bl	8004574 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );
 8003720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003722:	4619      	mov	r1, r3
 8003724:	20e8      	movs	r0, #232	@ 0xe8
 8003726:	f003 f88f 	bl	8006848 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 800372a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800372c:	4618      	mov	r0, r3
 800372e:	3728      	adds	r7, #40	@ 0x28
 8003730:	46bd      	mov	sp, r7
 8003732:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003736:	bf00      	nop
 8003738:	20000188 	.word	0x20000188
 800373c:	200001a4 	.word	0x200001a4

08003740 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003740:	b580      	push	{r7, lr}
 8003742:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 8003744:	4b03      	ldr	r3, [pc, #12]	@ (8003754 <vTaskMissedYield+0x14>)
 8003746:	2201      	movs	r2, #1
 8003748:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
 800374a:	20e9      	movs	r0, #233	@ 0xe9
 800374c:	f003 f840 	bl	80067d0 <SEGGER_SYSVIEW_RecordEndCall>
}
 8003750:	bf00      	nop
 8003752:	bd80      	pop	{r7, pc}
 8003754:	200001a0 	.word	0x200001a0

08003758 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b082      	sub	sp, #8
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8003760:	f000 f852 	bl	8003808 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 8003764:	4b06      	ldr	r3, [pc, #24]	@ (8003780 <prvIdleTask+0x28>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	2b01      	cmp	r3, #1
 800376a:	d9f9      	bls.n	8003760 <prvIdleTask+0x8>
            {
                taskYIELD();
 800376c:	4b05      	ldr	r3, [pc, #20]	@ (8003784 <prvIdleTask+0x2c>)
 800376e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003772:	601a      	str	r2, [r3, #0]
 8003774:	f3bf 8f4f 	dsb	sy
 8003778:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 800377c:	e7f0      	b.n	8003760 <prvIdleTask+0x8>
 800377e:	bf00      	nop
 8003780:	20000080 	.word	0x20000080
 8003784:	e000ed04 	.word	0xe000ed04

08003788 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b082      	sub	sp, #8
 800378c:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800378e:	2300      	movs	r3, #0
 8003790:	607b      	str	r3, [r7, #4]
 8003792:	e00c      	b.n	80037ae <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003794:	687a      	ldr	r2, [r7, #4]
 8003796:	4613      	mov	r3, r2
 8003798:	005b      	lsls	r3, r3, #1
 800379a:	4413      	add	r3, r2
 800379c:	00db      	lsls	r3, r3, #3
 800379e:	4a12      	ldr	r2, [pc, #72]	@ (80037e8 <prvInitialiseTaskLists+0x60>)
 80037a0:	4413      	add	r3, r2
 80037a2:	4618      	mov	r0, r3
 80037a4:	f7fe fb80 	bl	8001ea8 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	3301      	adds	r3, #1
 80037ac:	607b      	str	r3, [r7, #4]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2b04      	cmp	r3, #4
 80037b2:	d9ef      	bls.n	8003794 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80037b4:	480d      	ldr	r0, [pc, #52]	@ (80037ec <prvInitialiseTaskLists+0x64>)
 80037b6:	f7fe fb77 	bl	8001ea8 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80037ba:	480d      	ldr	r0, [pc, #52]	@ (80037f0 <prvInitialiseTaskLists+0x68>)
 80037bc:	f7fe fb74 	bl	8001ea8 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80037c0:	480c      	ldr	r0, [pc, #48]	@ (80037f4 <prvInitialiseTaskLists+0x6c>)
 80037c2:	f7fe fb71 	bl	8001ea8 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 80037c6:	480c      	ldr	r0, [pc, #48]	@ (80037f8 <prvInitialiseTaskLists+0x70>)
 80037c8:	f7fe fb6e 	bl	8001ea8 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 80037cc:	480b      	ldr	r0, [pc, #44]	@ (80037fc <prvInitialiseTaskLists+0x74>)
 80037ce:	f7fe fb6b 	bl	8001ea8 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80037d2:	4b0b      	ldr	r3, [pc, #44]	@ (8003800 <prvInitialiseTaskLists+0x78>)
 80037d4:	4a05      	ldr	r2, [pc, #20]	@ (80037ec <prvInitialiseTaskLists+0x64>)
 80037d6:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80037d8:	4b0a      	ldr	r3, [pc, #40]	@ (8003804 <prvInitialiseTaskLists+0x7c>)
 80037da:	4a05      	ldr	r2, [pc, #20]	@ (80037f0 <prvInitialiseTaskLists+0x68>)
 80037dc:	601a      	str	r2, [r3, #0]
}
 80037de:	bf00      	nop
 80037e0:	3708      	adds	r7, #8
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}
 80037e6:	bf00      	nop
 80037e8:	20000080 	.word	0x20000080
 80037ec:	200000f8 	.word	0x200000f8
 80037f0:	20000110 	.word	0x20000110
 80037f4:	20000130 	.word	0x20000130
 80037f8:	20000148 	.word	0x20000148
 80037fc:	20000168 	.word	0x20000168
 8003800:	20000128 	.word	0x20000128
 8003804:	2000012c 	.word	0x2000012c

08003808 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b082      	sub	sp, #8
 800380c:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800380e:	e019      	b.n	8003844 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8003810:	f000 fe7e 	bl	8004510 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003814:	4b10      	ldr	r3, [pc, #64]	@ (8003858 <prvCheckTasksWaitingTermination+0x50>)
 8003816:	691b      	ldr	r3, [r3, #16]
 8003818:	691b      	ldr	r3, [r3, #16]
 800381a:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	3308      	adds	r3, #8
 8003820:	4618      	mov	r0, r3
 8003822:	f7fe fbba 	bl	8001f9a <uxListRemove>
                        --uxCurrentNumberOfTasks;
 8003826:	4b0d      	ldr	r3, [pc, #52]	@ (800385c <prvCheckTasksWaitingTermination+0x54>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	3b01      	subs	r3, #1
 800382c:	4a0b      	ldr	r2, [pc, #44]	@ (800385c <prvCheckTasksWaitingTermination+0x54>)
 800382e:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 8003830:	4b0b      	ldr	r3, [pc, #44]	@ (8003860 <prvCheckTasksWaitingTermination+0x58>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	3b01      	subs	r3, #1
 8003836:	4a0a      	ldr	r2, [pc, #40]	@ (8003860 <prvCheckTasksWaitingTermination+0x58>)
 8003838:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 800383a:	f000 fe9b 	bl	8004574 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 800383e:	6878      	ldr	r0, [r7, #4]
 8003840:	f000 f810 	bl	8003864 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003844:	4b06      	ldr	r3, [pc, #24]	@ (8003860 <prvCheckTasksWaitingTermination+0x58>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d1e1      	bne.n	8003810 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 800384c:	bf00      	nop
 800384e:	bf00      	nop
 8003850:	3708      	adds	r7, #8
 8003852:	46bd      	mov	sp, r7
 8003854:	bd80      	pop	{r7, pc}
 8003856:	bf00      	nop
 8003858:	20000148 	.word	0x20000148
 800385c:	20000180 	.word	0x20000180
 8003860:	20000160 	.word	0x20000160

08003864 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8003864:	b580      	push	{r7, lr}
 8003866:	b084      	sub	sp, #16
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003872:	2b00      	cmp	r3, #0
 8003874:	d108      	bne.n	8003888 <prvDeleteTCB+0x24>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800387a:	4618      	mov	r0, r3
 800387c:	f001 f8aa 	bl	80049d4 <vPortFree>
                vPortFree( pxTCB );
 8003880:	6878      	ldr	r0, [r7, #4]
 8003882:	f001 f8a7 	bl	80049d4 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8003886:	e019      	b.n	80038bc <prvDeleteTCB+0x58>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800388e:	2b01      	cmp	r3, #1
 8003890:	d103      	bne.n	800389a <prvDeleteTCB+0x36>
                vPortFree( pxTCB );
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	f001 f89e 	bl	80049d4 <vPortFree>
    }
 8003898:	e010      	b.n	80038bc <prvDeleteTCB+0x58>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80038a0:	2b02      	cmp	r3, #2
 80038a2:	d00b      	beq.n	80038bc <prvDeleteTCB+0x58>
    __asm volatile
 80038a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038a8:	f383 8811 	msr	BASEPRI, r3
 80038ac:	f3bf 8f6f 	isb	sy
 80038b0:	f3bf 8f4f 	dsb	sy
 80038b4:	60fb      	str	r3, [r7, #12]
}
 80038b6:	bf00      	nop
 80038b8:	bf00      	nop
 80038ba:	e7fd      	b.n	80038b8 <prvDeleteTCB+0x54>
    }
 80038bc:	bf00      	nop
 80038be:	3710      	adds	r7, #16
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}

080038c4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80038c4:	b480      	push	{r7}
 80038c6:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80038c8:	4b0c      	ldr	r3, [pc, #48]	@ (80038fc <prvResetNextTaskUnblockTime+0x38>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d107      	bne.n	80038e2 <prvResetNextTaskUnblockTime+0x1e>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80038d2:	490b      	ldr	r1, [pc, #44]	@ (8003900 <prvResetNextTaskUnblockTime+0x3c>)
 80038d4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80038d8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80038dc:	e9c1 2300 	strd	r2, r3, [r1]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80038e0:	e007      	b.n	80038f2 <prvResetNextTaskUnblockTime+0x2e>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80038e2:	4b06      	ldr	r3, [pc, #24]	@ (80038fc <prvResetNextTaskUnblockTime+0x38>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	691b      	ldr	r3, [r3, #16]
 80038e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ec:	4904      	ldr	r1, [pc, #16]	@ (8003900 <prvResetNextTaskUnblockTime+0x3c>)
 80038ee:	e9c1 2300 	strd	r2, r3, [r1]
}
 80038f2:	bf00      	nop
 80038f4:	46bd      	mov	sp, r7
 80038f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fa:	4770      	bx	lr
 80038fc:	20000128 	.word	0x20000128
 8003900:	200001b0 	.word	0x200001b0

08003904 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8003904:	b580      	push	{r7, lr}
 8003906:	b082      	sub	sp, #8
 8003908:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 800390a:	4b0d      	ldr	r3, [pc, #52]	@ (8003940 <xTaskGetSchedulerState+0x3c>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d102      	bne.n	8003918 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8003912:	2301      	movs	r3, #1
 8003914:	607b      	str	r3, [r7, #4]
 8003916:	e008      	b.n	800392a <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8003918:	4b0a      	ldr	r3, [pc, #40]	@ (8003944 <xTaskGetSchedulerState+0x40>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d102      	bne.n	8003926 <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 8003920:	2302      	movs	r3, #2
 8003922:	607b      	str	r3, [r7, #4]
 8003924:	e001      	b.n	800392a <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 8003926:	2300      	movs	r3, #0
 8003928:	607b      	str	r3, [r7, #4]
            #if ( configNUMBER_OF_CORES > 1 )
                taskEXIT_CRITICAL();
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	4619      	mov	r1, r3
 800392e:	20f5      	movs	r0, #245	@ 0xf5
 8003930:	f002 ff8a 	bl	8006848 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8003934:	687b      	ldr	r3, [r7, #4]
    }
 8003936:	4618      	mov	r0, r3
 8003938:	3708      	adds	r7, #8
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}
 800393e:	bf00      	nop
 8003940:	20000194 	.word	0x20000194
 8003944:	200001bc 	.word	0x200001bc

08003948 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8003948:	b5b0      	push	{r4, r5, r7, lr}
 800394a:	b08c      	sub	sp, #48	@ 0x30
 800394c:	af00      	add	r7, sp, #0
 800394e:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8003952:	607a      	str	r2, [r7, #4]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8003954:	4b41      	ldr	r3, [pc, #260]	@ (8003a5c <prvAddCurrentTaskToDelayedList+0x114>)
 8003956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800395a:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    List_t * const pxDelayedList = pxDelayedTaskList;
 800395e:	4b40      	ldr	r3, [pc, #256]	@ (8003a60 <prvAddCurrentTaskToDelayedList+0x118>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	627b      	str	r3, [r7, #36]	@ 0x24
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 8003964:	4b3f      	ldr	r3, [pc, #252]	@ (8003a64 <prvAddCurrentTaskToDelayedList+0x11c>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	623b      	str	r3, [r7, #32]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800396a:	4b3f      	ldr	r3, [pc, #252]	@ (8003a68 <prvAddCurrentTaskToDelayedList+0x120>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	3308      	adds	r3, #8
 8003970:	4618      	mov	r0, r3
 8003972:	f7fe fb12 	bl	8001f9a <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003976:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800397a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800397e:	bf08      	it	eq
 8003980:	f1b2 3fff 	cmpeq.w	r2, #4294967295	@ 0xffffffff
 8003984:	d125      	bne.n	80039d2 <prvAddCurrentTaskToDelayedList+0x8a>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d022      	beq.n	80039d2 <prvAddCurrentTaskToDelayedList+0x8a>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800398c:	4b37      	ldr	r3, [pc, #220]	@ (8003a6c <prvAddCurrentTaskToDelayedList+0x124>)
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	61fb      	str	r3, [r7, #28]
 8003992:	4b35      	ldr	r3, [pc, #212]	@ (8003a68 <prvAddCurrentTaskToDelayedList+0x120>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	69fa      	ldr	r2, [r7, #28]
 8003998:	611a      	str	r2, [r3, #16]
 800399a:	4b33      	ldr	r3, [pc, #204]	@ (8003a68 <prvAddCurrentTaskToDelayedList+0x120>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	69fa      	ldr	r2, [r7, #28]
 80039a0:	68d2      	ldr	r2, [r2, #12]
 80039a2:	615a      	str	r2, [r3, #20]
 80039a4:	4b30      	ldr	r3, [pc, #192]	@ (8003a68 <prvAddCurrentTaskToDelayedList+0x120>)
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	69fb      	ldr	r3, [r7, #28]
 80039aa:	68db      	ldr	r3, [r3, #12]
 80039ac:	3208      	adds	r2, #8
 80039ae:	609a      	str	r2, [r3, #8]
 80039b0:	4b2d      	ldr	r3, [pc, #180]	@ (8003a68 <prvAddCurrentTaskToDelayedList+0x120>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f103 0208 	add.w	r2, r3, #8
 80039b8:	69fb      	ldr	r3, [r7, #28]
 80039ba:	60da      	str	r2, [r3, #12]
 80039bc:	4b2a      	ldr	r3, [pc, #168]	@ (8003a68 <prvAddCurrentTaskToDelayedList+0x120>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a2a      	ldr	r2, [pc, #168]	@ (8003a6c <prvAddCurrentTaskToDelayedList+0x124>)
 80039c2:	61da      	str	r2, [r3, #28]
 80039c4:	4b29      	ldr	r3, [pc, #164]	@ (8003a6c <prvAddCurrentTaskToDelayedList+0x124>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	3301      	adds	r3, #1
 80039ca:	4a28      	ldr	r2, [pc, #160]	@ (8003a6c <prvAddCurrentTaskToDelayedList+0x124>)
 80039cc:	6013      	str	r3, [r2, #0]
 80039ce:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 80039d0:	e03f      	b.n	8003a52 <prvAddCurrentTaskToDelayedList+0x10a>
            xTimeToWake = xConstTickCount + xTicksToWait;
 80039d2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80039d6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80039da:	1884      	adds	r4, r0, r2
 80039dc:	eb41 0503 	adc.w	r5, r1, r3
 80039e0:	e9c7 4504 	strd	r4, r5, [r7, #16]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80039e4:	4b20      	ldr	r3, [pc, #128]	@ (8003a68 <prvAddCurrentTaskToDelayedList+0x120>)
 80039e6:	6819      	ldr	r1, [r3, #0]
 80039e8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80039ec:	e9c1 2302 	strd	r2, r3, [r1, #8]
            if( xTimeToWake < xConstTickCount )
 80039f0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80039f4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80039f8:	4290      	cmp	r0, r2
 80039fa:	eb71 0303 	sbcs.w	r3, r1, r3
 80039fe:	d20d      	bcs.n	8003a1c <prvAddCurrentTaskToDelayedList+0xd4>
                traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8003a00:	4b19      	ldr	r3, [pc, #100]	@ (8003a68 <prvAddCurrentTaskToDelayedList+0x120>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	2104      	movs	r1, #4
 8003a06:	4618      	mov	r0, r3
 8003a08:	f003 f858 	bl	8006abc <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8003a0c:	4b16      	ldr	r3, [pc, #88]	@ (8003a68 <prvAddCurrentTaskToDelayedList+0x120>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	3308      	adds	r3, #8
 8003a12:	4619      	mov	r1, r3
 8003a14:	6a38      	ldr	r0, [r7, #32]
 8003a16:	f7fe fa7b 	bl	8001f10 <vListInsert>
}
 8003a1a:	e01a      	b.n	8003a52 <prvAddCurrentTaskToDelayedList+0x10a>
                traceMOVED_TASK_TO_DELAYED_LIST();
 8003a1c:	4b12      	ldr	r3, [pc, #72]	@ (8003a68 <prvAddCurrentTaskToDelayedList+0x120>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	2104      	movs	r1, #4
 8003a22:	4618      	mov	r0, r3
 8003a24:	f003 f84a 	bl	8006abc <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8003a28:	4b0f      	ldr	r3, [pc, #60]	@ (8003a68 <prvAddCurrentTaskToDelayedList+0x120>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	3308      	adds	r3, #8
 8003a2e:	4619      	mov	r1, r3
 8003a30:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003a32:	f7fe fa6d 	bl	8001f10 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8003a36:	4b0e      	ldr	r3, [pc, #56]	@ (8003a70 <prvAddCurrentTaskToDelayedList+0x128>)
 8003a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a3c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003a40:	4290      	cmp	r0, r2
 8003a42:	eb71 0303 	sbcs.w	r3, r1, r3
 8003a46:	d204      	bcs.n	8003a52 <prvAddCurrentTaskToDelayedList+0x10a>
                    xNextTaskUnblockTime = xTimeToWake;
 8003a48:	4909      	ldr	r1, [pc, #36]	@ (8003a70 <prvAddCurrentTaskToDelayedList+0x128>)
 8003a4a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003a4e:	e9c1 2300 	strd	r2, r3, [r1]
}
 8003a52:	bf00      	nop
 8003a54:	3730      	adds	r7, #48	@ 0x30
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bdb0      	pop	{r4, r5, r7, pc}
 8003a5a:	bf00      	nop
 8003a5c:	20000188 	.word	0x20000188
 8003a60:	20000128 	.word	0x20000128
 8003a64:	2000012c 	.word	0x2000012c
 8003a68:	20000078 	.word	0x20000078
 8003a6c:	20000168 	.word	0x20000168
 8003a70:	200001b0 	.word	0x200001b0

08003a74 <vApplicationGetIdleTaskMemory>:
 * configKERNEL_PROVIDED_STATIC_MEMORY to 0 or leaving it undefined.
 */
    void vApplicationGetIdleTaskMemory( StaticTask_t ** ppxIdleTaskTCBBuffer,
                                        StackType_t ** ppxIdleTaskStackBuffer,
                                        configSTACK_DEPTH_TYPE * puxIdleTaskStackSize )
    {
 8003a74:	b480      	push	{r7}
 8003a76:	b085      	sub	sp, #20
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	60f8      	str	r0, [r7, #12]
 8003a7c:	60b9      	str	r1, [r7, #8]
 8003a7e:	607a      	str	r2, [r7, #4]
        static StaticTask_t xIdleTaskTCB;
        static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

        *ppxIdleTaskTCBBuffer = &( xIdleTaskTCB );
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	4a07      	ldr	r2, [pc, #28]	@ (8003aa0 <vApplicationGetIdleTaskMemory+0x2c>)
 8003a84:	601a      	str	r2, [r3, #0]
        *ppxIdleTaskStackBuffer = &( uxIdleTaskStack[ 0 ] );
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	4a06      	ldr	r2, [pc, #24]	@ (8003aa4 <vApplicationGetIdleTaskMemory+0x30>)
 8003a8a:	601a      	str	r2, [r3, #0]
        *puxIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2280      	movs	r2, #128	@ 0x80
 8003a90:	601a      	str	r2, [r3, #0]
    }
 8003a92:	bf00      	nop
 8003a94:	3714      	adds	r7, #20
 8003a96:	46bd      	mov	sp, r7
 8003a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9c:	4770      	bx	lr
 8003a9e:	bf00      	nop
 8003aa0:	200001c0 	.word	0x200001c0
 8003aa4:	20000220 	.word	0x20000220

08003aa8 <vApplicationGetTimerTaskMemory>:
 * configKERNEL_PROVIDED_STATIC_MEMORY to 0 or leaving it undefined.
 */
    void vApplicationGetTimerTaskMemory( StaticTask_t ** ppxTimerTaskTCBBuffer,
                                         StackType_t ** ppxTimerTaskStackBuffer,
                                         configSTACK_DEPTH_TYPE * puxTimerTaskStackSize )
    {
 8003aa8:	b480      	push	{r7}
 8003aaa:	b085      	sub	sp, #20
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	60f8      	str	r0, [r7, #12]
 8003ab0:	60b9      	str	r1, [r7, #8]
 8003ab2:	607a      	str	r2, [r7, #4]
        static StaticTask_t xTimerTaskTCB;
        static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

        *ppxTimerTaskTCBBuffer = &( xTimerTaskTCB );
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	4a07      	ldr	r2, [pc, #28]	@ (8003ad4 <vApplicationGetTimerTaskMemory+0x2c>)
 8003ab8:	601a      	str	r2, [r3, #0]
        *ppxTimerTaskStackBuffer = &( uxTimerTaskStack[ 0 ] );
 8003aba:	68bb      	ldr	r3, [r7, #8]
 8003abc:	4a06      	ldr	r2, [pc, #24]	@ (8003ad8 <vApplicationGetTimerTaskMemory+0x30>)
 8003abe:	601a      	str	r2, [r3, #0]
        *puxTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2280      	movs	r2, #128	@ 0x80
 8003ac4:	601a      	str	r2, [r3, #0]
    }
 8003ac6:	bf00      	nop
 8003ac8:	3714      	adds	r7, #20
 8003aca:	46bd      	mov	sp, r7
 8003acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad0:	4770      	bx	lr
 8003ad2:	bf00      	nop
 8003ad4:	20000420 	.word	0x20000420
 8003ad8:	20000480 	.word	0x20000480

08003adc <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b08a      	sub	sp, #40	@ 0x28
 8003ae0:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	617b      	str	r3, [r7, #20]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8003ae6:	f000 faf1 	bl	80040cc <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8003aea:	4b20      	ldr	r3, [pc, #128]	@ (8003b6c <xTimerCreateTimerTask+0x90>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d021      	beq.n	8003b36 <xTimerCreateTimerTask+0x5a>
            }
            #else /* #if ( ( configNUMBER_OF_CORES > 1 ) && ( configUSE_CORE_AFFINITY == 1 ) ) */
            {
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 8003af2:	2300      	movs	r3, #0
 8003af4:	60fb      	str	r3, [r7, #12]
                    StackType_t * pxTimerTaskStackBuffer = NULL;
 8003af6:	2300      	movs	r3, #0
 8003af8:	60bb      	str	r3, [r7, #8]
                    configSTACK_DEPTH_TYPE uxTimerTaskStackSize;

                    vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &uxTimerTaskStackSize );
 8003afa:	1d3a      	adds	r2, r7, #4
 8003afc:	f107 0108 	add.w	r1, r7, #8
 8003b00:	f107 030c 	add.w	r3, r7, #12
 8003b04:	4618      	mov	r0, r3
 8003b06:	f7ff ffcf 	bl	8003aa8 <vApplicationGetTimerTaskMemory>
                    xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 8003b0a:	6879      	ldr	r1, [r7, #4]
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	68fa      	ldr	r2, [r7, #12]
 8003b10:	9202      	str	r2, [sp, #8]
 8003b12:	9301      	str	r3, [sp, #4]
 8003b14:	2304      	movs	r3, #4
 8003b16:	9300      	str	r3, [sp, #0]
 8003b18:	2300      	movs	r3, #0
 8003b1a:	460a      	mov	r2, r1
 8003b1c:	4914      	ldr	r1, [pc, #80]	@ (8003b70 <xTimerCreateTimerTask+0x94>)
 8003b1e:	4815      	ldr	r0, [pc, #84]	@ (8003b74 <xTimerCreateTimerTask+0x98>)
 8003b20:	f7fe fda7 	bl	8002672 <xTaskCreateStatic>
 8003b24:	4603      	mov	r3, r0
 8003b26:	4a14      	ldr	r2, [pc, #80]	@ (8003b78 <xTimerCreateTimerTask+0x9c>)
 8003b28:	6013      	str	r3, [r2, #0]
                                                          NULL,
                                                          ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                          pxTimerTaskStackBuffer,
                                                          pxTimerTaskTCBBuffer );

                    if( xTimerTaskHandle != NULL )
 8003b2a:	4b13      	ldr	r3, [pc, #76]	@ (8003b78 <xTimerCreateTimerTask+0x9c>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d001      	beq.n	8003b36 <xTimerCreateTimerTask+0x5a>
                    {
                        xReturn = pdPASS;
 8003b32:	2301      	movs	r3, #1
 8003b34:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d10b      	bne.n	8003b54 <xTimerCreateTimerTask+0x78>
    __asm volatile
 8003b3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b40:	f383 8811 	msr	BASEPRI, r3
 8003b44:	f3bf 8f6f 	isb	sy
 8003b48:	f3bf 8f4f 	dsb	sy
 8003b4c:	613b      	str	r3, [r7, #16]
}
 8003b4e:	bf00      	nop
 8003b50:	bf00      	nop
 8003b52:	e7fd      	b.n	8003b50 <xTimerCreateTimerTask+0x74>

        traceRETURN_xTimerCreateTimerTask( xReturn );
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	4619      	mov	r1, r3
 8003b58:	f44f 7084 	mov.w	r0, #264	@ 0x108
 8003b5c:	f002 fe74 	bl	8006848 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8003b60:	697b      	ldr	r3, [r7, #20]
    }
 8003b62:	4618      	mov	r0, r3
 8003b64:	3718      	adds	r7, #24
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	bf00      	nop
 8003b6c:	200006b8 	.word	0x200006b8
 8003b70:	08006f8c 	.word	0x08006f8c
 8003b74:	08003c55 	.word	0x08003c55
 8003b78:	200006bc 	.word	0x200006bc

08003b7c <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8003b7c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003b80:	b088      	sub	sp, #32
 8003b82:	af04      	add	r7, sp, #16
 8003b84:	60f8      	str	r0, [r7, #12]
 8003b86:	e9c7 2300 	strd	r2, r3, [r7]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8003b8a:	e00d      	b.n	8003ba8 <prvReloadTimer+0x2c>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003b92:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003b96:	1884      	adds	r4, r0, r2
 8003b98:	eb41 0503 	adc.w	r5, r1, r3
 8003b9c:	e9c7 4500 	strd	r4, r5, [r7]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ba4:	68f8      	ldr	r0, [r7, #12]
 8003ba6:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8003bae:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003bb2:	eb10 0802 	adds.w	r8, r0, r2
 8003bb6:	eb41 0903 	adc.w	r9, r1, r3
 8003bba:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003bbe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003bc2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003bc6:	e9cd 2300 	strd	r2, r3, [sp]
 8003bca:	4642      	mov	r2, r8
 8003bcc:	464b      	mov	r3, r9
 8003bce:	68f8      	ldr	r0, [r7, #12]
 8003bd0:	f000 f906 	bl	8003de0 <prvInsertTimerInActiveList>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d1d8      	bne.n	8003b8c <prvReloadTimer+0x10>
        }
    }
 8003bda:	bf00      	nop
 8003bdc:	bf00      	nop
 8003bde:	3710      	adds	r7, #16
 8003be0:	46bd      	mov	sp, r7
 8003be2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

08003be8 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b088      	sub	sp, #32
 8003bec:	af02      	add	r7, sp, #8
 8003bee:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8003bf2:	e9c7 2300 	strd	r2, r3, [r7]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003bf6:	4b16      	ldr	r3, [pc, #88]	@ (8003c50 <prvProcessExpiredTimer+0x68>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	691b      	ldr	r3, [r3, #16]
 8003bfc:	691b      	ldr	r3, [r3, #16]
 8003bfe:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003c00:	697b      	ldr	r3, [r7, #20]
 8003c02:	3308      	adds	r3, #8
 8003c04:	4618      	mov	r0, r3
 8003c06:	f7fe f9c8 	bl	8001f9a <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003c10:	f003 0304 	and.w	r3, r3, #4
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d009      	beq.n	8003c2c <prvProcessExpiredTimer+0x44>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8003c18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003c1c:	e9cd 2300 	strd	r2, r3, [sp]
 8003c20:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003c24:	6978      	ldr	r0, [r7, #20]
 8003c26:	f7ff ffa9 	bl	8003b7c <prvReloadTimer>
 8003c2a:	e008      	b.n	8003c3e <prvProcessExpiredTimer+0x56>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003c2c:	697b      	ldr	r3, [r7, #20]
 8003c2e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003c32:	f023 0301 	bic.w	r3, r3, #1
 8003c36:	b2da      	uxtb	r2, r3
 8003c38:	697b      	ldr	r3, [r7, #20]
 8003c3a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c42:	6978      	ldr	r0, [r7, #20]
 8003c44:	4798      	blx	r3
    }
 8003c46:	bf00      	nop
 8003c48:	3718      	adds	r7, #24
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}
 8003c4e:	bf00      	nop
 8003c50:	200006b0 	.word	0x200006b0

08003c54 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b086      	sub	sp, #24
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003c5c:	f107 030c 	add.w	r3, r7, #12
 8003c60:	4618      	mov	r0, r3
 8003c62:	f000 f869 	bl	8003d38 <prvGetNextExpireTime>
 8003c66:	e9c7 0104 	strd	r0, r1, [r7, #16]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	461a      	mov	r2, r3
 8003c6e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003c72:	f000 f805 	bl	8003c80 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8003c76:	f000 f909 	bl	8003e8c <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003c7a:	bf00      	nop
 8003c7c:	e7ee      	b.n	8003c5c <prvTimerTask+0x8>
	...

08003c80 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003c80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c82:	b08b      	sub	sp, #44	@ 0x2c
 8003c84:	af02      	add	r7, sp, #8
 8003c86:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8003c8a:	607a      	str	r2, [r7, #4]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8003c8c:	f7ff f842 	bl	8002d14 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003c90:	f107 0314 	add.w	r3, r7, #20
 8003c94:	4618      	mov	r0, r3
 8003c96:	f000 f87b 	bl	8003d90 <prvSampleTimeNow>
 8003c9a:	e9c7 0106 	strd	r0, r1, [r7, #24]

            if( xTimerListsWereSwitched == pdFALSE )
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d13d      	bne.n	8003d20 <prvProcessTimerOrBlockTask+0xa0>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d110      	bne.n	8003ccc <prvProcessTimerOrBlockTask+0x4c>
 8003caa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003cae:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003cb2:	4290      	cmp	r0, r2
 8003cb4:	eb71 0303 	sbcs.w	r3, r1, r3
 8003cb8:	d308      	bcc.n	8003ccc <prvProcessTimerOrBlockTask+0x4c>
                {
                    ( void ) xTaskResumeAll();
 8003cba:	f7ff f839 	bl	8002d30 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003cbe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003cc2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003cc6:	f7ff ff8f 	bl	8003be8 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8003cca:	e02b      	b.n	8003d24 <prvProcessTimerOrBlockTask+0xa4>
                    if( xListWasEmpty != pdFALSE )
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d008      	beq.n	8003ce4 <prvProcessTimerOrBlockTask+0x64>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003cd2:	4b16      	ldr	r3, [pc, #88]	@ (8003d2c <prvProcessTimerOrBlockTask+0xac>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d101      	bne.n	8003ce0 <prvProcessTimerOrBlockTask+0x60>
 8003cdc:	2301      	movs	r3, #1
 8003cde:	e000      	b.n	8003ce2 <prvProcessTimerOrBlockTask+0x62>
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	607b      	str	r3, [r7, #4]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003ce4:	4b12      	ldr	r3, [pc, #72]	@ (8003d30 <prvProcessTimerOrBlockTask+0xb0>)
 8003ce6:	681e      	ldr	r6, [r3, #0]
 8003ce8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003cec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003cf0:	1a84      	subs	r4, r0, r2
 8003cf2:	eb61 0503 	sbc.w	r5, r1, r3
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	9300      	str	r3, [sp, #0]
 8003cfa:	4622      	mov	r2, r4
 8003cfc:	462b      	mov	r3, r5
 8003cfe:	4630      	mov	r0, r6
 8003d00:	f7fe fc1c 	bl	800253c <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8003d04:	f7ff f814 	bl	8002d30 <xTaskResumeAll>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d10a      	bne.n	8003d24 <prvProcessTimerOrBlockTask+0xa4>
                        taskYIELD_WITHIN_API();
 8003d0e:	4b09      	ldr	r3, [pc, #36]	@ (8003d34 <prvProcessTimerOrBlockTask+0xb4>)
 8003d10:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d14:	601a      	str	r2, [r3, #0]
 8003d16:	f3bf 8f4f 	dsb	sy
 8003d1a:	f3bf 8f6f 	isb	sy
    }
 8003d1e:	e001      	b.n	8003d24 <prvProcessTimerOrBlockTask+0xa4>
                ( void ) xTaskResumeAll();
 8003d20:	f7ff f806 	bl	8002d30 <xTaskResumeAll>
    }
 8003d24:	bf00      	nop
 8003d26:	3724      	adds	r7, #36	@ 0x24
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d2c:	200006b4 	.word	0x200006b4
 8003d30:	200006b8 	.word	0x200006b8
 8003d34:	e000ed04 	.word	0xe000ed04

08003d38 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8003d38:	b480      	push	{r7}
 8003d3a:	b085      	sub	sp, #20
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003d40:	4b12      	ldr	r3, [pc, #72]	@ (8003d8c <prvGetNextExpireTime+0x54>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d101      	bne.n	8003d4e <prvGetNextExpireTime+0x16>
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	e000      	b.n	8003d50 <prvGetNextExpireTime+0x18>
 8003d4e:	2200      	movs	r2, #0
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d107      	bne.n	8003d6c <prvGetNextExpireTime+0x34>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003d5c:	4b0b      	ldr	r3, [pc, #44]	@ (8003d8c <prvGetNextExpireTime+0x54>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	691b      	ldr	r3, [r3, #16]
 8003d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d66:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8003d6a:	e005      	b.n	8003d78 <prvGetNextExpireTime+0x40>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8003d6c:	f04f 0200 	mov.w	r2, #0
 8003d70:	f04f 0300 	mov.w	r3, #0
 8003d74:	e9c7 2302 	strd	r2, r3, [r7, #8]
        }

        return xNextExpireTime;
 8003d78:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
    }
 8003d7c:	4610      	mov	r0, r2
 8003d7e:	4619      	mov	r1, r3
 8003d80:	3714      	adds	r7, #20
 8003d82:	46bd      	mov	sp, r7
 8003d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d88:	4770      	bx	lr
 8003d8a:	bf00      	nop
 8003d8c:	200006b0 	.word	0x200006b0

08003d90 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b084      	sub	sp, #16
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 8003d98:	f7ff f8ea 	bl	8002f70 <xTaskGetTickCount>
 8003d9c:	e9c7 0102 	strd	r0, r1, [r7, #8]

        if( xTimeNow < xLastTime )
 8003da0:	4b0e      	ldr	r3, [pc, #56]	@ (8003ddc <prvSampleTimeNow+0x4c>)
 8003da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003da6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003daa:	4290      	cmp	r0, r2
 8003dac:	eb71 0303 	sbcs.w	r3, r1, r3
 8003db0:	d205      	bcs.n	8003dbe <prvSampleTimeNow+0x2e>
        {
            prvSwitchTimerLists();
 8003db2:	f000 f961 	bl	8004078 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2201      	movs	r2, #1
 8003dba:	601a      	str	r2, [r3, #0]
 8003dbc:	e002      	b.n	8003dc4 <prvSampleTimeNow+0x34>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8003dc4:	4905      	ldr	r1, [pc, #20]	@ (8003ddc <prvSampleTimeNow+0x4c>)
 8003dc6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003dca:	e9c1 2300 	strd	r2, r3, [r1]

        return xTimeNow;
 8003dce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
    }
 8003dd2:	4610      	mov	r0, r2
 8003dd4:	4619      	mov	r1, r3
 8003dd6:	3710      	adds	r7, #16
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}
 8003ddc:	200006c0 	.word	0x200006c0

08003de0 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8003de0:	b5b0      	push	{r4, r5, r7, lr}
 8003de2:	b086      	sub	sp, #24
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	60f8      	str	r0, [r7, #12]
 8003de8:	e9c7 2300 	strd	r2, r3, [r7]
        BaseType_t xProcessTimerNow = pdFALSE;
 8003dec:	2300      	movs	r3, #0
 8003dee:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003df0:	68f9      	ldr	r1, [r7, #12]
 8003df2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003df6:	e9c1 2302 	strd	r2, r3, [r1, #8]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	68fa      	ldr	r2, [r7, #12]
 8003dfe:	619a      	str	r2, [r3, #24]

        if( xNextExpiryTime <= xTimeNow )
 8003e00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e04:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003e08:	4290      	cmp	r0, r2
 8003e0a:	eb71 0303 	sbcs.w	r3, r1, r3
 8003e0e:	d319      	bcc.n	8003e44 <prvInsertTimerInActiveList+0x64>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 8003e10:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003e14:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8003e18:	1a84      	subs	r4, r0, r2
 8003e1a:	eb61 0503 	sbc.w	r5, r1, r3
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003e24:	4294      	cmp	r4, r2
 8003e26:	eb75 0303 	sbcs.w	r3, r5, r3
 8003e2a:	d302      	bcc.n	8003e32 <prvInsertTimerInActiveList+0x52>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	617b      	str	r3, [r7, #20]
 8003e30:	e023      	b.n	8003e7a <prvInsertTimerInActiveList+0x9a>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003e32:	4b14      	ldr	r3, [pc, #80]	@ (8003e84 <prvInsertTimerInActiveList+0xa4>)
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	3308      	adds	r3, #8
 8003e3a:	4619      	mov	r1, r3
 8003e3c:	4610      	mov	r0, r2
 8003e3e:	f7fe f867 	bl	8001f10 <vListInsert>
 8003e42:	e01a      	b.n	8003e7a <prvInsertTimerInActiveList+0x9a>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003e44:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003e48:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8003e4c:	4290      	cmp	r0, r2
 8003e4e:	eb71 0303 	sbcs.w	r3, r1, r3
 8003e52:	d20a      	bcs.n	8003e6a <prvInsertTimerInActiveList+0x8a>
 8003e54:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003e58:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8003e5c:	4290      	cmp	r0, r2
 8003e5e:	eb71 0303 	sbcs.w	r3, r1, r3
 8003e62:	d302      	bcc.n	8003e6a <prvInsertTimerInActiveList+0x8a>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8003e64:	2301      	movs	r3, #1
 8003e66:	617b      	str	r3, [r7, #20]
 8003e68:	e007      	b.n	8003e7a <prvInsertTimerInActiveList+0x9a>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003e6a:	4b07      	ldr	r3, [pc, #28]	@ (8003e88 <prvInsertTimerInActiveList+0xa8>)
 8003e6c:	681a      	ldr	r2, [r3, #0]
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	3308      	adds	r3, #8
 8003e72:	4619      	mov	r1, r3
 8003e74:	4610      	mov	r0, r2
 8003e76:	f7fe f84b 	bl	8001f10 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8003e7a:	697b      	ldr	r3, [r7, #20]
    }
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	3718      	adds	r7, #24
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bdb0      	pop	{r4, r5, r7, pc}
 8003e84:	200006b4 	.word	0x200006b4
 8003e88:	200006b0 	.word	0x200006b0

08003e8c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8003e8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e90:	b092      	sub	sp, #72	@ 0x48
 8003e92:	af04      	add	r7, sp, #16
        DaemonTaskMessage_t xMessage = { 0 };
 8003e94:	f107 0308 	add.w	r3, r7, #8
 8003e98:	2200      	movs	r2, #0
 8003e9a:	601a      	str	r2, [r3, #0]
 8003e9c:	605a      	str	r2, [r3, #4]
 8003e9e:	609a      	str	r2, [r3, #8]
 8003ea0:	60da      	str	r2, [r3, #12]
 8003ea2:	611a      	str	r2, [r3, #16]
 8003ea4:	615a      	str	r2, [r3, #20]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8003ea6:	e0d0      	b.n	800404a <prvProcessReceivedCommands+0x1be>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	f2c0 80cd 	blt.w	800404a <prvProcessReceivedCommands+0x1be>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003eb0:	69bb      	ldr	r3, [r7, #24]
 8003eb2:	637b      	str	r3, [r7, #52]	@ 0x34

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8003eb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003eb6:	69db      	ldr	r3, [r3, #28]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d004      	beq.n	8003ec6 <prvProcessReceivedCommands+0x3a>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003ebc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ebe:	3308      	adds	r3, #8
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f7fe f86a 	bl	8001f9a <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003ec6:	1d3b      	adds	r3, r7, #4
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f7ff ff61 	bl	8003d90 <prvSampleTimeNow>
 8003ece:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28

                switch( xMessage.xMessageID )
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	3b01      	subs	r3, #1
 8003ed6:	2b08      	cmp	r3, #8
 8003ed8:	f200 80b4 	bhi.w	8004044 <prvProcessReceivedCommands+0x1b8>
 8003edc:	a201      	add	r2, pc, #4	@ (adr r2, 8003ee4 <prvProcessReceivedCommands+0x58>)
 8003ede:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ee2:	bf00      	nop
 8003ee4:	08003f09 	.word	0x08003f09
 8003ee8:	08003f09 	.word	0x08003f09
 8003eec:	08003f9b 	.word	0x08003f9b
 8003ef0:	08003faf 	.word	0x08003faf
 8003ef4:	0800401b 	.word	0x0800401b
 8003ef8:	08003f09 	.word	0x08003f09
 8003efc:	08003f09 	.word	0x08003f09
 8003f00:	08003f9b 	.word	0x08003f9b
 8003f04:	08003faf 	.word	0x08003faf
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8003f08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f0a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003f0e:	f043 0301 	orr.w	r3, r3, #1
 8003f12:	b2da      	uxtb	r2, r3
 8003f14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f16:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003f1a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003f1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f20:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003f24:	1884      	adds	r4, r0, r2
 8003f26:	eb41 0503 	adc.w	r5, r1, r3
 8003f2a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003f2e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003f32:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003f36:	e9cd 2300 	strd	r2, r3, [sp]
 8003f3a:	4622      	mov	r2, r4
 8003f3c:	462b      	mov	r3, r5
 8003f3e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003f40:	f7ff ff4e 	bl	8003de0 <prvInsertTimerInActiveList>
 8003f44:	4603      	mov	r3, r0
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d07e      	beq.n	8004048 <prvProcessReceivedCommands+0x1bc>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8003f4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f4c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003f50:	f003 0304 	and.w	r3, r3, #4
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d012      	beq.n	8003f7e <prvProcessReceivedCommands+0xf2>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8003f58:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003f5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f5e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003f62:	eb10 0802 	adds.w	r8, r0, r2
 8003f66:	eb41 0903 	adc.w	r9, r1, r3
 8003f6a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003f6e:	e9cd 2300 	strd	r2, r3, [sp]
 8003f72:	4642      	mov	r2, r8
 8003f74:	464b      	mov	r3, r9
 8003f76:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003f78:	f7ff fe00 	bl	8003b7c <prvReloadTimer>
 8003f7c:	e008      	b.n	8003f90 <prvProcessReceivedCommands+0x104>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003f7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f80:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003f84:	f023 0301 	bic.w	r3, r3, #1
 8003f88:	b2da      	uxtb	r2, r3
 8003f8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f8c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003f90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f94:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003f96:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8003f98:	e056      	b.n	8004048 <prvProcessReceivedCommands+0x1bc>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003f9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f9c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003fa0:	f023 0301 	bic.w	r3, r3, #1
 8003fa4:	b2da      	uxtb	r2, r3
 8003fa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fa8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
                        break;
 8003fac:	e04d      	b.n	800404a <prvProcessReceivedCommands+0x1be>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8003fae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fb0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003fb4:	f043 0301 	orr.w	r3, r3, #1
 8003fb8:	b2da      	uxtb	r2, r3
 8003fba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fbc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003fc0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003fc4:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003fc6:	e9c1 2308 	strd	r2, r3, [r1, #32]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003fca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fcc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	d10b      	bne.n	8003fec <prvProcessReceivedCommands+0x160>
    __asm volatile
 8003fd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fd8:	f383 8811 	msr	BASEPRI, r3
 8003fdc:	f3bf 8f6f 	isb	sy
 8003fe0:	f3bf 8f4f 	dsb	sy
 8003fe4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003fe6:	bf00      	nop
 8003fe8:	bf00      	nop
 8003fea:	e7fd      	b.n	8003fe8 <prvProcessReceivedCommands+0x15c>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003fec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fee:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8003ff2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003ff6:	eb10 0a02 	adds.w	sl, r0, r2
 8003ffa:	eb41 0b03 	adc.w	fp, r1, r3
 8003ffe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004002:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004006:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800400a:	e9cd 2300 	strd	r2, r3, [sp]
 800400e:	4652      	mov	r2, sl
 8004010:	465b      	mov	r3, fp
 8004012:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004014:	f7ff fee4 	bl	8003de0 <prvInsertTimerInActiveList>
                        break;
 8004018:	e017      	b.n	800404a <prvProcessReceivedCommands+0x1be>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800401a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800401c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004020:	f003 0302 	and.w	r3, r3, #2
 8004024:	2b00      	cmp	r3, #0
 8004026:	d103      	bne.n	8004030 <prvProcessReceivedCommands+0x1a4>
                            {
                                vPortFree( pxTimer );
 8004028:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800402a:	f000 fcd3 	bl	80049d4 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800402e:	e00c      	b.n	800404a <prvProcessReceivedCommands+0x1be>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004030:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004032:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004036:	f023 0301 	bic.w	r3, r3, #1
 800403a:	b2da      	uxtb	r2, r3
 800403c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800403e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
                        break;
 8004042:	e002      	b.n	800404a <prvProcessReceivedCommands+0x1be>

                    default:
                        /* Don't expect to get here. */
                        break;
 8004044:	bf00      	nop
 8004046:	e000      	b.n	800404a <prvProcessReceivedCommands+0x1be>
                        break;
 8004048:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 800404a:	4b0a      	ldr	r3, [pc, #40]	@ (8004074 <prvProcessReceivedCommands+0x1e8>)
 800404c:	6818      	ldr	r0, [r3, #0]
 800404e:	f107 0108 	add.w	r1, r7, #8
 8004052:	f04f 0200 	mov.w	r2, #0
 8004056:	f04f 0300 	mov.w	r3, #0
 800405a:	f7fe f8ed 	bl	8002238 <xQueueReceive>
 800405e:	4603      	mov	r3, r0
 8004060:	2b00      	cmp	r3, #0
 8004062:	f47f af21 	bne.w	8003ea8 <prvProcessReceivedCommands+0x1c>
                }
            }
        }
    }
 8004066:	bf00      	nop
 8004068:	bf00      	nop
 800406a:	3738      	adds	r7, #56	@ 0x38
 800406c:	46bd      	mov	sp, r7
 800406e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004072:	bf00      	nop
 8004074:	200006b8 	.word	0x200006b8

08004078 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8004078:	b580      	push	{r7, lr}
 800407a:	b084      	sub	sp, #16
 800407c:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800407e:	e00e      	b.n	800409e <prvSwitchTimerLists+0x26>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004080:	4b10      	ldr	r3, [pc, #64]	@ (80040c4 <prvSwitchTimerLists+0x4c>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	691b      	ldr	r3, [r3, #16]
 8004086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800408a:	e9c7 2300 	strd	r2, r3, [r7]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 800408e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004092:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004096:	e9d7 0100 	ldrd	r0, r1, [r7]
 800409a:	f7ff fda5 	bl	8003be8 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800409e:	4b09      	ldr	r3, [pc, #36]	@ (80040c4 <prvSwitchTimerLists+0x4c>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d1eb      	bne.n	8004080 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 80040a8:	4b06      	ldr	r3, [pc, #24]	@ (80040c4 <prvSwitchTimerLists+0x4c>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	60fb      	str	r3, [r7, #12]
        pxCurrentTimerList = pxOverflowTimerList;
 80040ae:	4b06      	ldr	r3, [pc, #24]	@ (80040c8 <prvSwitchTimerLists+0x50>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4a04      	ldr	r2, [pc, #16]	@ (80040c4 <prvSwitchTimerLists+0x4c>)
 80040b4:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 80040b6:	4a04      	ldr	r2, [pc, #16]	@ (80040c8 <prvSwitchTimerLists+0x50>)
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	6013      	str	r3, [r2, #0]
    }
 80040bc:	bf00      	nop
 80040be:	3710      	adds	r7, #16
 80040c0:	46bd      	mov	sp, r7
 80040c2:	bd80      	pop	{r7, pc}
 80040c4:	200006b0 	.word	0x200006b0
 80040c8:	200006b4 	.word	0x200006b4

080040cc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b082      	sub	sp, #8
 80040d0:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 80040d2:	f000 fa1d 	bl	8004510 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 80040d6:	4b10      	ldr	r3, [pc, #64]	@ (8004118 <prvCheckForValidListAndQueue+0x4c>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d116      	bne.n	800410c <prvCheckForValidListAndQueue+0x40>
            {
                vListInitialise( &xActiveTimerList1 );
 80040de:	480f      	ldr	r0, [pc, #60]	@ (800411c <prvCheckForValidListAndQueue+0x50>)
 80040e0:	f7fd fee2 	bl	8001ea8 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 80040e4:	480e      	ldr	r0, [pc, #56]	@ (8004120 <prvCheckForValidListAndQueue+0x54>)
 80040e6:	f7fd fedf 	bl	8001ea8 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 80040ea:	4b0e      	ldr	r3, [pc, #56]	@ (8004124 <prvCheckForValidListAndQueue+0x58>)
 80040ec:	4a0b      	ldr	r2, [pc, #44]	@ (800411c <prvCheckForValidListAndQueue+0x50>)
 80040ee:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 80040f0:	4b0d      	ldr	r3, [pc, #52]	@ (8004128 <prvCheckForValidListAndQueue+0x5c>)
 80040f2:	4a0b      	ldr	r2, [pc, #44]	@ (8004120 <prvCheckForValidListAndQueue+0x54>)
 80040f4:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ];

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80040f6:	2300      	movs	r3, #0
 80040f8:	9300      	str	r3, [sp, #0]
 80040fa:	4b0c      	ldr	r3, [pc, #48]	@ (800412c <prvCheckForValidListAndQueue+0x60>)
 80040fc:	4a0c      	ldr	r2, [pc, #48]	@ (8004130 <prvCheckForValidListAndQueue+0x64>)
 80040fe:	2118      	movs	r1, #24
 8004100:	200a      	movs	r0, #10
 8004102:	f7fe f80f 	bl	8002124 <xQueueGenericCreateStatic>
 8004106:	4603      	mov	r3, r0
 8004108:	4a03      	ldr	r2, [pc, #12]	@ (8004118 <prvCheckForValidListAndQueue+0x4c>)
 800410a:	6013      	str	r3, [r2, #0]
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800410c:	f000 fa32 	bl	8004574 <vPortExitCritical>
    }
 8004110:	bf00      	nop
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}
 8004116:	bf00      	nop
 8004118:	200006b8 	.word	0x200006b8
 800411c:	20000680 	.word	0x20000680
 8004120:	20000698 	.word	0x20000698
 8004124:	200006b0 	.word	0x200006b0
 8004128:	200006b4 	.word	0x200006b4
 800412c:	200007b8 	.word	0x200007b8
 8004130:	200006c8 	.word	0x200006c8

08004134 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8004134:	b480      	push	{r7}
 8004136:	b085      	sub	sp, #20
 8004138:	af00      	add	r7, sp, #0
 800413a:	60f8      	str	r0, [r7, #12]
 800413c:	60b9      	str	r1, [r7, #8]
 800413e:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	3b04      	subs	r3, #4
 8004144:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800414c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	3b04      	subs	r3, #4
 8004152:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	f023 0201 	bic.w	r2, r3, #1
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	3b04      	subs	r3, #4
 8004162:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8004164:	4a0c      	ldr	r2, [pc, #48]	@ (8004198 <pxPortInitialiseStack+0x64>)
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	3b14      	subs	r3, #20
 800416e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8004170:	687a      	ldr	r2, [r7, #4]
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	3b04      	subs	r3, #4
 800417a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	f06f 0202 	mvn.w	r2, #2
 8004182:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	3b20      	subs	r3, #32
 8004188:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800418a:	68fb      	ldr	r3, [r7, #12]
}
 800418c:	4618      	mov	r0, r3
 800418e:	3714      	adds	r7, #20
 8004190:	46bd      	mov	sp, r7
 8004192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004196:	4770      	bx	lr
 8004198:	0800419d 	.word	0x0800419d

0800419c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800419c:	b480      	push	{r7}
 800419e:	b085      	sub	sp, #20
 80041a0:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80041a2:	2300      	movs	r3, #0
 80041a4:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80041a6:	4b13      	ldr	r3, [pc, #76]	@ (80041f4 <prvTaskExitError+0x58>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80041ae:	d00b      	beq.n	80041c8 <prvTaskExitError+0x2c>
    __asm volatile
 80041b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041b4:	f383 8811 	msr	BASEPRI, r3
 80041b8:	f3bf 8f6f 	isb	sy
 80041bc:	f3bf 8f4f 	dsb	sy
 80041c0:	60fb      	str	r3, [r7, #12]
}
 80041c2:	bf00      	nop
 80041c4:	bf00      	nop
 80041c6:	e7fd      	b.n	80041c4 <prvTaskExitError+0x28>
    __asm volatile
 80041c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041cc:	f383 8811 	msr	BASEPRI, r3
 80041d0:	f3bf 8f6f 	isb	sy
 80041d4:	f3bf 8f4f 	dsb	sy
 80041d8:	60bb      	str	r3, [r7, #8]
}
 80041da:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 80041dc:	bf00      	nop
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d0fc      	beq.n	80041de <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 80041e4:	bf00      	nop
 80041e6:	bf00      	nop
 80041e8:	3714      	adds	r7, #20
 80041ea:	46bd      	mov	sp, r7
 80041ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f0:	4770      	bx	lr
 80041f2:	bf00      	nop
 80041f4:	2000000c 	.word	0x2000000c
	...

08004200 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8004200:	4b07      	ldr	r3, [pc, #28]	@ (8004220 <pxCurrentTCBConst2>)
 8004202:	6819      	ldr	r1, [r3, #0]
 8004204:	6808      	ldr	r0, [r1, #0]
 8004206:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800420a:	f380 8809 	msr	PSP, r0
 800420e:	f3bf 8f6f 	isb	sy
 8004212:	f04f 0000 	mov.w	r0, #0
 8004216:	f380 8811 	msr	BASEPRI, r0
 800421a:	4770      	bx	lr
 800421c:	f3af 8000 	nop.w

08004220 <pxCurrentTCBConst2>:
 8004220:	20000078 	.word	0x20000078
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8004224:	bf00      	nop
 8004226:	bf00      	nop

08004228 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8004228:	4808      	ldr	r0, [pc, #32]	@ (800424c <prvPortStartFirstTask+0x24>)
 800422a:	6800      	ldr	r0, [r0, #0]
 800422c:	6800      	ldr	r0, [r0, #0]
 800422e:	f380 8808 	msr	MSP, r0
 8004232:	f04f 0000 	mov.w	r0, #0
 8004236:	f380 8814 	msr	CONTROL, r0
 800423a:	b662      	cpsie	i
 800423c:	b661      	cpsie	f
 800423e:	f3bf 8f4f 	dsb	sy
 8004242:	f3bf 8f6f 	isb	sy
 8004246:	df00      	svc	0
 8004248:	bf00      	nop
 800424a:	0000      	.short	0x0000
 800424c:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8004250:	bf00      	nop
 8004252:	bf00      	nop

08004254 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b08c      	sub	sp, #48	@ 0x30
 8004258:	af00      	add	r7, sp, #0
    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800425a:	4b69      	ldr	r3, [pc, #420]	@ (8004400 <xPortStartScheduler+0x1ac>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a69      	ldr	r2, [pc, #420]	@ (8004404 <xPortStartScheduler+0x1b0>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d10b      	bne.n	800427c <xPortStartScheduler+0x28>
    __asm volatile
 8004264:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004268:	f383 8811 	msr	BASEPRI, r3
 800426c:	f3bf 8f6f 	isb	sy
 8004270:	f3bf 8f4f 	dsb	sy
 8004274:	623b      	str	r3, [r7, #32]
}
 8004276:	bf00      	nop
 8004278:	bf00      	nop
 800427a:	e7fd      	b.n	8004278 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800427c:	4b60      	ldr	r3, [pc, #384]	@ (8004400 <xPortStartScheduler+0x1ac>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a61      	ldr	r2, [pc, #388]	@ (8004408 <xPortStartScheduler+0x1b4>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d10b      	bne.n	800429e <xPortStartScheduler+0x4a>
    __asm volatile
 8004286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800428a:	f383 8811 	msr	BASEPRI, r3
 800428e:	f3bf 8f6f 	isb	sy
 8004292:	f3bf 8f4f 	dsb	sy
 8004296:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004298:	bf00      	nop
 800429a:	bf00      	nop
 800429c:	e7fd      	b.n	800429a <xPortStartScheduler+0x46>
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 800429e:	4b5b      	ldr	r3, [pc, #364]	@ (800440c <xPortStartScheduler+0x1b8>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 80042a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042a6:	332c      	adds	r3, #44	@ 0x2c
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a59      	ldr	r2, [pc, #356]	@ (8004410 <xPortStartScheduler+0x1bc>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d00b      	beq.n	80042c8 <xPortStartScheduler+0x74>
    __asm volatile
 80042b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042b4:	f383 8811 	msr	BASEPRI, r3
 80042b8:	f3bf 8f6f 	isb	sy
 80042bc:	f3bf 8f4f 	dsb	sy
 80042c0:	61fb      	str	r3, [r7, #28]
}
 80042c2:	bf00      	nop
 80042c4:	bf00      	nop
 80042c6:	e7fd      	b.n	80042c4 <xPortStartScheduler+0x70>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 80042c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042ca:	3338      	adds	r3, #56	@ 0x38
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4a51      	ldr	r2, [pc, #324]	@ (8004414 <xPortStartScheduler+0x1c0>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d00b      	beq.n	80042ec <xPortStartScheduler+0x98>
    __asm volatile
 80042d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042d8:	f383 8811 	msr	BASEPRI, r3
 80042dc:	f3bf 8f6f 	isb	sy
 80042e0:	f3bf 8f4f 	dsb	sy
 80042e4:	61bb      	str	r3, [r7, #24]
}
 80042e6:	bf00      	nop
 80042e8:	bf00      	nop
 80042ea:	e7fd      	b.n	80042e8 <xPortStartScheduler+0x94>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 80042ec:	2300      	movs	r3, #0
 80042ee:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80042f0:	4b49      	ldr	r3, [pc, #292]	@ (8004418 <xPortStartScheduler+0x1c4>)
 80042f2:	62bb      	str	r3, [r7, #40]	@ 0x28
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 80042f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042f6:	781b      	ldrb	r3, [r3, #0]
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80042fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042fe:	22ff      	movs	r2, #255	@ 0xff
 8004300:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004302:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004304:	781b      	ldrb	r3, [r3, #0]
 8004306:	b2db      	uxtb	r3, r3
 8004308:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800430a:	79fb      	ldrb	r3, [r7, #7]
 800430c:	b2db      	uxtb	r3, r3
 800430e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004312:	b2da      	uxtb	r2, r3
 8004314:	4b41      	ldr	r3, [pc, #260]	@ (800441c <xPortStartScheduler+0x1c8>)
 8004316:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8004318:	4b40      	ldr	r3, [pc, #256]	@ (800441c <xPortStartScheduler+0x1c8>)
 800431a:	781b      	ldrb	r3, [r3, #0]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d10b      	bne.n	8004338 <xPortStartScheduler+0xe4>
    __asm volatile
 8004320:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004324:	f383 8811 	msr	BASEPRI, r3
 8004328:	f3bf 8f6f 	isb	sy
 800432c:	f3bf 8f4f 	dsb	sy
 8004330:	617b      	str	r3, [r7, #20]
}
 8004332:	bf00      	nop
 8004334:	bf00      	nop
 8004336:	e7fd      	b.n	8004334 <xPortStartScheduler+0xe0>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8004338:	79fb      	ldrb	r3, [r7, #7]
 800433a:	b2db      	uxtb	r3, r3
 800433c:	43db      	mvns	r3, r3
 800433e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004342:	2b00      	cmp	r3, #0
 8004344:	d013      	beq.n	800436e <xPortStartScheduler+0x11a>
    __asm volatile
 8004346:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800434a:	f383 8811 	msr	BASEPRI, r3
 800434e:	f3bf 8f6f 	isb	sy
 8004352:	f3bf 8f4f 	dsb	sy
 8004356:	613b      	str	r3, [r7, #16]
}
 8004358:	bf00      	nop
 800435a:	bf00      	nop
 800435c:	e7fd      	b.n	800435a <xPortStartScheduler+0x106>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 800435e:	68bb      	ldr	r3, [r7, #8]
 8004360:	3301      	adds	r3, #1
 8004362:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004364:	79fb      	ldrb	r3, [r7, #7]
 8004366:	b2db      	uxtb	r3, r3
 8004368:	005b      	lsls	r3, r3, #1
 800436a:	b2db      	uxtb	r3, r3
 800436c:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800436e:	79fb      	ldrb	r3, [r7, #7]
 8004370:	b2db      	uxtb	r3, r3
 8004372:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004376:	2b80      	cmp	r3, #128	@ 0x80
 8004378:	d0f1      	beq.n	800435e <xPortStartScheduler+0x10a>
        }

        if( ulImplementedPrioBits == 8 )
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	2b08      	cmp	r3, #8
 800437e:	d103      	bne.n	8004388 <xPortStartScheduler+0x134>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8004380:	4b27      	ldr	r3, [pc, #156]	@ (8004420 <xPortStartScheduler+0x1cc>)
 8004382:	2200      	movs	r2, #0
 8004384:	601a      	str	r2, [r3, #0]
 8004386:	e004      	b.n	8004392 <xPortStartScheduler+0x13e>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	f1c3 0307 	rsb	r3, r3, #7
 800438e:	4a24      	ldr	r2, [pc, #144]	@ (8004420 <xPortStartScheduler+0x1cc>)
 8004390:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004392:	4b23      	ldr	r3, [pc, #140]	@ (8004420 <xPortStartScheduler+0x1cc>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	021b      	lsls	r3, r3, #8
 8004398:	4a21      	ldr	r2, [pc, #132]	@ (8004420 <xPortStartScheduler+0x1cc>)
 800439a:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800439c:	4b20      	ldr	r3, [pc, #128]	@ (8004420 <xPortStartScheduler+0x1cc>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80043a4:	4a1e      	ldr	r2, [pc, #120]	@ (8004420 <xPortStartScheduler+0x1cc>)
 80043a6:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 80043a8:	7bfb      	ldrb	r3, [r7, #15]
 80043aa:	b2da      	uxtb	r2, r3
 80043ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043ae:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80043b0:	4b1c      	ldr	r3, [pc, #112]	@ (8004424 <xPortStartScheduler+0x1d0>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a1b      	ldr	r2, [pc, #108]	@ (8004424 <xPortStartScheduler+0x1d0>)
 80043b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80043ba:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 80043bc:	4b19      	ldr	r3, [pc, #100]	@ (8004424 <xPortStartScheduler+0x1d0>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a18      	ldr	r2, [pc, #96]	@ (8004424 <xPortStartScheduler+0x1d0>)
 80043c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80043c6:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 80043c8:	4b17      	ldr	r3, [pc, #92]	@ (8004428 <xPortStartScheduler+0x1d4>)
 80043ca:	2200      	movs	r2, #0
 80043cc:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80043ce:	f000 f95d 	bl	800468c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 80043d2:	4b16      	ldr	r3, [pc, #88]	@ (800442c <xPortStartScheduler+0x1d8>)
 80043d4:	2200      	movs	r2, #0
 80043d6:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 80043d8:	f000 f97c 	bl	80046d4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80043dc:	4b14      	ldr	r3, [pc, #80]	@ (8004430 <xPortStartScheduler+0x1dc>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a13      	ldr	r2, [pc, #76]	@ (8004430 <xPortStartScheduler+0x1dc>)
 80043e2:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80043e6:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 80043e8:	f7ff ff1e 	bl	8004228 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 80043ec:	f7fe ff36 	bl	800325c <vTaskSwitchContext>
    prvTaskExitError();
 80043f0:	f7ff fed4 	bl	800419c <prvTaskExitError>

    /* Should not get here! */
    return 0;
 80043f4:	2300      	movs	r3, #0
}
 80043f6:	4618      	mov	r0, r3
 80043f8:	3730      	adds	r7, #48	@ 0x30
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd80      	pop	{r7, pc}
 80043fe:	bf00      	nop
 8004400:	e000ed00 	.word	0xe000ed00
 8004404:	410fc271 	.word	0x410fc271
 8004408:	410fc270 	.word	0x410fc270
 800440c:	e000ed08 	.word	0xe000ed08
 8004410:	08004201 	.word	0x08004201
 8004414:	080045d1 	.word	0x080045d1
 8004418:	e000e400 	.word	0xe000e400
 800441c:	20000808 	.word	0x20000808
 8004420:	2000080c 	.word	0x2000080c
 8004424:	e000ed20 	.word	0xe000ed20
 8004428:	e000ed1c 	.word	0xe000ed1c
 800442c:	2000000c 	.word	0x2000000c
 8004430:	e000ef34 	.word	0xe000ef34

08004434 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8004434:	b480      	push	{r7}
 8004436:	b087      	sub	sp, #28
 8004438:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800443a:	4b2f      	ldr	r3, [pc, #188]	@ (80044f8 <vInitPrioGroupValue+0xc4>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a2f      	ldr	r2, [pc, #188]	@ (80044fc <vInitPrioGroupValue+0xc8>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d10b      	bne.n	800445c <vInitPrioGroupValue+0x28>
    __asm volatile
 8004444:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004448:	f383 8811 	msr	BASEPRI, r3
 800444c:	f3bf 8f6f 	isb	sy
 8004450:	f3bf 8f4f 	dsb	sy
 8004454:	60fb      	str	r3, [r7, #12]
}
 8004456:	bf00      	nop
 8004458:	bf00      	nop
 800445a:	e7fd      	b.n	8004458 <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800445c:	4b26      	ldr	r3, [pc, #152]	@ (80044f8 <vInitPrioGroupValue+0xc4>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a27      	ldr	r2, [pc, #156]	@ (8004500 <vInitPrioGroupValue+0xcc>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d10b      	bne.n	800447e <vInitPrioGroupValue+0x4a>
    __asm volatile
 8004466:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800446a:	f383 8811 	msr	BASEPRI, r3
 800446e:	f3bf 8f6f 	isb	sy
 8004472:	f3bf 8f4f 	dsb	sy
 8004476:	613b      	str	r3, [r7, #16]
}
 8004478:	bf00      	nop
 800447a:	bf00      	nop
 800447c:	e7fd      	b.n	800447a <vInitPrioGroupValue+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800447e:	4b21      	ldr	r3, [pc, #132]	@ (8004504 <vInitPrioGroupValue+0xd0>)
 8004480:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004482:	697b      	ldr	r3, [r7, #20]
 8004484:	781b      	ldrb	r3, [r3, #0]
 8004486:	b2db      	uxtb	r3, r3
 8004488:	60bb      	str	r3, [r7, #8]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	22ff      	movs	r2, #255	@ 0xff
 800448e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	781b      	ldrb	r3, [r3, #0]
 8004494:	b2db      	uxtb	r3, r3
 8004496:	71fb      	strb	r3, [r7, #7]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004498:	79fb      	ldrb	r3, [r7, #7]
 800449a:	b2db      	uxtb	r3, r3
 800449c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80044a0:	b2da      	uxtb	r2, r3
 80044a2:	4b19      	ldr	r3, [pc, #100]	@ (8004508 <vInitPrioGroupValue+0xd4>)
 80044a4:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80044a6:	4b19      	ldr	r3, [pc, #100]	@ (800450c <vInitPrioGroupValue+0xd8>)
 80044a8:	2207      	movs	r2, #7
 80044aa:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80044ac:	e009      	b.n	80044c2 <vInitPrioGroupValue+0x8e>
            {
                ulMaxPRIGROUPValue--;
 80044ae:	4b17      	ldr	r3, [pc, #92]	@ (800450c <vInitPrioGroupValue+0xd8>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	3b01      	subs	r3, #1
 80044b4:	4a15      	ldr	r2, [pc, #84]	@ (800450c <vInitPrioGroupValue+0xd8>)
 80044b6:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80044b8:	79fb      	ldrb	r3, [r7, #7]
 80044ba:	b2db      	uxtb	r3, r3
 80044bc:	005b      	lsls	r3, r3, #1
 80044be:	b2db      	uxtb	r3, r3
 80044c0:	71fb      	strb	r3, [r7, #7]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80044c2:	79fb      	ldrb	r3, [r7, #7]
 80044c4:	b2db      	uxtb	r3, r3
 80044c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044ca:	2b80      	cmp	r3, #128	@ 0x80
 80044cc:	d0ef      	beq.n	80044ae <vInitPrioGroupValue+0x7a>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80044ce:	4b0f      	ldr	r3, [pc, #60]	@ (800450c <vInitPrioGroupValue+0xd8>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	021b      	lsls	r3, r3, #8
 80044d4:	4a0d      	ldr	r2, [pc, #52]	@ (800450c <vInitPrioGroupValue+0xd8>)
 80044d6:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80044d8:	4b0c      	ldr	r3, [pc, #48]	@ (800450c <vInitPrioGroupValue+0xd8>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80044e0:	4a0a      	ldr	r2, [pc, #40]	@ (800450c <vInitPrioGroupValue+0xd8>)
 80044e2:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	b2da      	uxtb	r2, r3
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 80044ec:	bf00      	nop
 80044ee:	371c      	adds	r7, #28
 80044f0:	46bd      	mov	sp, r7
 80044f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f6:	4770      	bx	lr
 80044f8:	e000ed00 	.word	0xe000ed00
 80044fc:	410fc271 	.word	0x410fc271
 8004500:	410fc270 	.word	0x410fc270
 8004504:	e000e400 	.word	0xe000e400
 8004508:	20000808 	.word	0x20000808
 800450c:	2000080c 	.word	0x2000080c

08004510 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004510:	b480      	push	{r7}
 8004512:	b083      	sub	sp, #12
 8004514:	af00      	add	r7, sp, #0
    __asm volatile
 8004516:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800451a:	f383 8811 	msr	BASEPRI, r3
 800451e:	f3bf 8f6f 	isb	sy
 8004522:	f3bf 8f4f 	dsb	sy
 8004526:	607b      	str	r3, [r7, #4]
}
 8004528:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800452a:	4b10      	ldr	r3, [pc, #64]	@ (800456c <vPortEnterCritical+0x5c>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	3301      	adds	r3, #1
 8004530:	4a0e      	ldr	r2, [pc, #56]	@ (800456c <vPortEnterCritical+0x5c>)
 8004532:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8004534:	4b0d      	ldr	r3, [pc, #52]	@ (800456c <vPortEnterCritical+0x5c>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	2b01      	cmp	r3, #1
 800453a:	d110      	bne.n	800455e <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800453c:	4b0c      	ldr	r3, [pc, #48]	@ (8004570 <vPortEnterCritical+0x60>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	b2db      	uxtb	r3, r3
 8004542:	2b00      	cmp	r3, #0
 8004544:	d00b      	beq.n	800455e <vPortEnterCritical+0x4e>
    __asm volatile
 8004546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800454a:	f383 8811 	msr	BASEPRI, r3
 800454e:	f3bf 8f6f 	isb	sy
 8004552:	f3bf 8f4f 	dsb	sy
 8004556:	603b      	str	r3, [r7, #0]
}
 8004558:	bf00      	nop
 800455a:	bf00      	nop
 800455c:	e7fd      	b.n	800455a <vPortEnterCritical+0x4a>
    }
}
 800455e:	bf00      	nop
 8004560:	370c      	adds	r7, #12
 8004562:	46bd      	mov	sp, r7
 8004564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004568:	4770      	bx	lr
 800456a:	bf00      	nop
 800456c:	2000000c 	.word	0x2000000c
 8004570:	e000ed04 	.word	0xe000ed04

08004574 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004574:	b480      	push	{r7}
 8004576:	b083      	sub	sp, #12
 8004578:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800457a:	4b12      	ldr	r3, [pc, #72]	@ (80045c4 <vPortExitCritical+0x50>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d10b      	bne.n	800459a <vPortExitCritical+0x26>
    __asm volatile
 8004582:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004586:	f383 8811 	msr	BASEPRI, r3
 800458a:	f3bf 8f6f 	isb	sy
 800458e:	f3bf 8f4f 	dsb	sy
 8004592:	607b      	str	r3, [r7, #4]
}
 8004594:	bf00      	nop
 8004596:	bf00      	nop
 8004598:	e7fd      	b.n	8004596 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 800459a:	4b0a      	ldr	r3, [pc, #40]	@ (80045c4 <vPortExitCritical+0x50>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	3b01      	subs	r3, #1
 80045a0:	4a08      	ldr	r2, [pc, #32]	@ (80045c4 <vPortExitCritical+0x50>)
 80045a2:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80045a4:	4b07      	ldr	r3, [pc, #28]	@ (80045c4 <vPortExitCritical+0x50>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d105      	bne.n	80045b8 <vPortExitCritical+0x44>
 80045ac:	2300      	movs	r3, #0
 80045ae:	603b      	str	r3, [r7, #0]
    __asm volatile
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	f383 8811 	msr	BASEPRI, r3
}
 80045b6:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 80045b8:	bf00      	nop
 80045ba:	370c      	adds	r7, #12
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr
 80045c4:	2000000c 	.word	0x2000000c
	...

080045d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80045d0:	f3ef 8009 	mrs	r0, PSP
 80045d4:	f3bf 8f6f 	isb	sy
 80045d8:	4b15      	ldr	r3, [pc, #84]	@ (8004630 <pxCurrentTCBConst>)
 80045da:	681a      	ldr	r2, [r3, #0]
 80045dc:	f01e 0f10 	tst.w	lr, #16
 80045e0:	bf08      	it	eq
 80045e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80045e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045ea:	6010      	str	r0, [r2, #0]
 80045ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80045f0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80045f4:	f380 8811 	msr	BASEPRI, r0
 80045f8:	f3bf 8f4f 	dsb	sy
 80045fc:	f3bf 8f6f 	isb	sy
 8004600:	f7fe fe2c 	bl	800325c <vTaskSwitchContext>
 8004604:	f04f 0000 	mov.w	r0, #0
 8004608:	f380 8811 	msr	BASEPRI, r0
 800460c:	bc09      	pop	{r0, r3}
 800460e:	6819      	ldr	r1, [r3, #0]
 8004610:	6808      	ldr	r0, [r1, #0]
 8004612:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004616:	f01e 0f10 	tst.w	lr, #16
 800461a:	bf08      	it	eq
 800461c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004620:	f380 8809 	msr	PSP, r0
 8004624:	f3bf 8f6f 	isb	sy
 8004628:	4770      	bx	lr
 800462a:	bf00      	nop
 800462c:	f3af 8000 	nop.w

08004630 <pxCurrentTCBConst>:
 8004630:	20000078 	.word	0x20000078
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8004634:	bf00      	nop
 8004636:	bf00      	nop

08004638 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b082      	sub	sp, #8
 800463c:	af00      	add	r7, sp, #0
    __asm volatile
 800463e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004642:	f383 8811 	msr	BASEPRI, r3
 8004646:	f3bf 8f6f 	isb	sy
 800464a:	f3bf 8f4f 	dsb	sy
 800464e:	607b      	str	r3, [r7, #4]
}
 8004650:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
 8004652:	f002 f843 	bl	80066dc <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8004656:	f7fe fcd1 	bl	8002ffc <xTaskIncrementTick>
 800465a:	4603      	mov	r3, r0
 800465c:	2b00      	cmp	r3, #0
 800465e:	d006      	beq.n	800466e <xPortSysTickHandler+0x36>
        {
            traceISR_EXIT_TO_SCHEDULER();
 8004660:	f002 f89a 	bl	8006798 <SEGGER_SYSVIEW_RecordExitISRToScheduler>

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004664:	4b08      	ldr	r3, [pc, #32]	@ (8004688 <xPortSysTickHandler+0x50>)
 8004666:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800466a:	601a      	str	r2, [r3, #0]
 800466c:	e001      	b.n	8004672 <xPortSysTickHandler+0x3a>
        }
        else
        {
            traceISR_EXIT();
 800466e:	f002 f877 	bl	8006760 <SEGGER_SYSVIEW_RecordExitISR>
 8004672:	2300      	movs	r3, #0
 8004674:	603b      	str	r3, [r7, #0]
    __asm volatile
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	f383 8811 	msr	BASEPRI, r3
}
 800467c:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 800467e:	bf00      	nop
 8004680:	3708      	adds	r7, #8
 8004682:	46bd      	mov	sp, r7
 8004684:	bd80      	pop	{r7, pc}
 8004686:	bf00      	nop
 8004688:	e000ed04 	.word	0xe000ed04

0800468c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800468c:	b480      	push	{r7}
 800468e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004690:	4b0b      	ldr	r3, [pc, #44]	@ (80046c0 <vPortSetupTimerInterrupt+0x34>)
 8004692:	2200      	movs	r2, #0
 8004694:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004696:	4b0b      	ldr	r3, [pc, #44]	@ (80046c4 <vPortSetupTimerInterrupt+0x38>)
 8004698:	2200      	movs	r2, #0
 800469a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800469c:	4b0a      	ldr	r3, [pc, #40]	@ (80046c8 <vPortSetupTimerInterrupt+0x3c>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a0a      	ldr	r2, [pc, #40]	@ (80046cc <vPortSetupTimerInterrupt+0x40>)
 80046a2:	fba2 2303 	umull	r2, r3, r2, r3
 80046a6:	095b      	lsrs	r3, r3, #5
 80046a8:	4a09      	ldr	r2, [pc, #36]	@ (80046d0 <vPortSetupTimerInterrupt+0x44>)
 80046aa:	3b01      	subs	r3, #1
 80046ac:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80046ae:	4b04      	ldr	r3, [pc, #16]	@ (80046c0 <vPortSetupTimerInterrupt+0x34>)
 80046b0:	2207      	movs	r2, #7
 80046b2:	601a      	str	r2, [r3, #0]
}
 80046b4:	bf00      	nop
 80046b6:	46bd      	mov	sp, r7
 80046b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046bc:	4770      	bx	lr
 80046be:	bf00      	nop
 80046c0:	e000e010 	.word	0xe000e010
 80046c4:	e000e018 	.word	0xe000e018
 80046c8:	20000000 	.word	0x20000000
 80046cc:	51eb851f 	.word	0x51eb851f
 80046d0:	e000e014 	.word	0xe000e014

080046d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 80046d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80046e4 <vPortEnableVFP+0x10>
 80046d8:	6801      	ldr	r1, [r0, #0]
 80046da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80046de:	6001      	str	r1, [r0, #0]
 80046e0:	4770      	bx	lr
 80046e2:	0000      	.short	0x0000
 80046e4:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 80046e8:	bf00      	nop
 80046ea:	bf00      	nop

080046ec <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 80046ec:	b480      	push	{r7}
 80046ee:	b085      	sub	sp, #20
 80046f0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80046f2:	f3ef 8305 	mrs	r3, IPSR
 80046f6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2b0f      	cmp	r3, #15
 80046fc:	d915      	bls.n	800472a <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80046fe:	4a18      	ldr	r2, [pc, #96]	@ (8004760 <vPortValidateInterruptPriority+0x74>)
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	4413      	add	r3, r2
 8004704:	781b      	ldrb	r3, [r3, #0]
 8004706:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004708:	4b16      	ldr	r3, [pc, #88]	@ (8004764 <vPortValidateInterruptPriority+0x78>)
 800470a:	781b      	ldrb	r3, [r3, #0]
 800470c:	7afa      	ldrb	r2, [r7, #11]
 800470e:	429a      	cmp	r2, r3
 8004710:	d20b      	bcs.n	800472a <vPortValidateInterruptPriority+0x3e>
    __asm volatile
 8004712:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004716:	f383 8811 	msr	BASEPRI, r3
 800471a:	f3bf 8f6f 	isb	sy
 800471e:	f3bf 8f4f 	dsb	sy
 8004722:	607b      	str	r3, [r7, #4]
}
 8004724:	bf00      	nop
 8004726:	bf00      	nop
 8004728:	e7fd      	b.n	8004726 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800472a:	4b0f      	ldr	r3, [pc, #60]	@ (8004768 <vPortValidateInterruptPriority+0x7c>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004732:	4b0e      	ldr	r3, [pc, #56]	@ (800476c <vPortValidateInterruptPriority+0x80>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	429a      	cmp	r2, r3
 8004738:	d90b      	bls.n	8004752 <vPortValidateInterruptPriority+0x66>
    __asm volatile
 800473a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800473e:	f383 8811 	msr	BASEPRI, r3
 8004742:	f3bf 8f6f 	isb	sy
 8004746:	f3bf 8f4f 	dsb	sy
 800474a:	603b      	str	r3, [r7, #0]
}
 800474c:	bf00      	nop
 800474e:	bf00      	nop
 8004750:	e7fd      	b.n	800474e <vPortValidateInterruptPriority+0x62>
    }
 8004752:	bf00      	nop
 8004754:	3714      	adds	r7, #20
 8004756:	46bd      	mov	sp, r7
 8004758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475c:	4770      	bx	lr
 800475e:	bf00      	nop
 8004760:	e000e3f0 	.word	0xe000e3f0
 8004764:	20000808 	.word	0x20000808
 8004768:	e000ed0c 	.word	0xe000ed0c
 800476c:	2000080c 	.word	0x2000080c

08004770 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b08e      	sub	sp, #56	@ 0x38
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8004778:	2300      	movs	r3, #0
 800477a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d022      	beq.n	80047c8 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 8004782:	2308      	movs	r3, #8
 8004784:	43db      	mvns	r3, r3
 8004786:	687a      	ldr	r2, [r7, #4]
 8004788:	429a      	cmp	r2, r3
 800478a:	d81b      	bhi.n	80047c4 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 800478c:	2208      	movs	r2, #8
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	4413      	add	r3, r2
 8004792:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	f003 0307 	and.w	r3, r3, #7
 800479a:	2b00      	cmp	r3, #0
 800479c:	d014      	beq.n	80047c8 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	f003 0307 	and.w	r3, r3, #7
 80047a4:	f1c3 0308 	rsb	r3, r3, #8
 80047a8:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 80047aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047ac:	43db      	mvns	r3, r3
 80047ae:	687a      	ldr	r2, [r7, #4]
 80047b0:	429a      	cmp	r2, r3
 80047b2:	d804      	bhi.n	80047be <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 80047b4:	687a      	ldr	r2, [r7, #4]
 80047b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047b8:	4413      	add	r3, r2
 80047ba:	607b      	str	r3, [r7, #4]
 80047bc:	e004      	b.n	80047c8 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 80047be:	2300      	movs	r3, #0
 80047c0:	607b      	str	r3, [r7, #4]
 80047c2:	e001      	b.n	80047c8 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 80047c4:	2300      	movs	r3, #0
 80047c6:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 80047c8:	f7fe faa4 	bl	8002d14 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80047cc:	4b7a      	ldr	r3, [pc, #488]	@ (80049b8 <pvPortMalloc+0x248>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d101      	bne.n	80047d8 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 80047d4:	f000 f984 	bl	8004ae0 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	f2c0 80d3 	blt.w	8004986 <pvPortMalloc+0x216>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	f000 80cf 	beq.w	8004986 <pvPortMalloc+0x216>
 80047e8:	4b74      	ldr	r3, [pc, #464]	@ (80049bc <pvPortMalloc+0x24c>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	687a      	ldr	r2, [r7, #4]
 80047ee:	429a      	cmp	r2, r3
 80047f0:	f200 80c9 	bhi.w	8004986 <pvPortMalloc+0x216>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80047f4:	4b72      	ldr	r3, [pc, #456]	@ (80049c0 <pvPortMalloc+0x250>)
 80047f6:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 80047f8:	4b71      	ldr	r3, [pc, #452]	@ (80049c0 <pvPortMalloc+0x250>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 80047fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004800:	4a70      	ldr	r2, [pc, #448]	@ (80049c4 <pvPortMalloc+0x254>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d305      	bcc.n	8004812 <pvPortMalloc+0xa2>
 8004806:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004808:	4a6f      	ldr	r2, [pc, #444]	@ (80049c8 <pvPortMalloc+0x258>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d801      	bhi.n	8004812 <pvPortMalloc+0xa2>
 800480e:	2301      	movs	r3, #1
 8004810:	e000      	b.n	8004814 <pvPortMalloc+0xa4>
 8004812:	2300      	movs	r3, #0
 8004814:	2b00      	cmp	r3, #0
 8004816:	d129      	bne.n	800486c <pvPortMalloc+0xfc>
    __asm volatile
 8004818:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800481c:	f383 8811 	msr	BASEPRI, r3
 8004820:	f3bf 8f6f 	isb	sy
 8004824:	f3bf 8f4f 	dsb	sy
 8004828:	623b      	str	r3, [r7, #32]
}
 800482a:	bf00      	nop
 800482c:	bf00      	nop
 800482e:	e7fd      	b.n	800482c <pvPortMalloc+0xbc>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 8004830:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004832:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 8004834:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 800483a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800483c:	4a61      	ldr	r2, [pc, #388]	@ (80049c4 <pvPortMalloc+0x254>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d305      	bcc.n	800484e <pvPortMalloc+0xde>
 8004842:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004844:	4a60      	ldr	r2, [pc, #384]	@ (80049c8 <pvPortMalloc+0x258>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d801      	bhi.n	800484e <pvPortMalloc+0xde>
 800484a:	2301      	movs	r3, #1
 800484c:	e000      	b.n	8004850 <pvPortMalloc+0xe0>
 800484e:	2300      	movs	r3, #0
 8004850:	2b00      	cmp	r3, #0
 8004852:	d10b      	bne.n	800486c <pvPortMalloc+0xfc>
    __asm volatile
 8004854:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004858:	f383 8811 	msr	BASEPRI, r3
 800485c:	f3bf 8f6f 	isb	sy
 8004860:	f3bf 8f4f 	dsb	sy
 8004864:	61fb      	str	r3, [r7, #28]
}
 8004866:	bf00      	nop
 8004868:	bf00      	nop
 800486a:	e7fd      	b.n	8004868 <pvPortMalloc+0xf8>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 800486c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	687a      	ldr	r2, [r7, #4]
 8004872:	429a      	cmp	r2, r3
 8004874:	d903      	bls.n	800487e <pvPortMalloc+0x10e>
 8004876:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d1d8      	bne.n	8004830 <pvPortMalloc+0xc0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800487e:	4b4e      	ldr	r3, [pc, #312]	@ (80049b8 <pvPortMalloc+0x248>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004884:	429a      	cmp	r2, r3
 8004886:	d07e      	beq.n	8004986 <pvPortMalloc+0x216>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 8004888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	2208      	movs	r2, #8
 800488e:	4413      	add	r3, r2
 8004890:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 8004892:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004894:	4a4b      	ldr	r2, [pc, #300]	@ (80049c4 <pvPortMalloc+0x254>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d305      	bcc.n	80048a6 <pvPortMalloc+0x136>
 800489a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800489c:	4a4a      	ldr	r2, [pc, #296]	@ (80049c8 <pvPortMalloc+0x258>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d801      	bhi.n	80048a6 <pvPortMalloc+0x136>
 80048a2:	2301      	movs	r3, #1
 80048a4:	e000      	b.n	80048a8 <pvPortMalloc+0x138>
 80048a6:	2300      	movs	r3, #0
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d10b      	bne.n	80048c4 <pvPortMalloc+0x154>
    __asm volatile
 80048ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048b0:	f383 8811 	msr	BASEPRI, r3
 80048b4:	f3bf 8f6f 	isb	sy
 80048b8:	f3bf 8f4f 	dsb	sy
 80048bc:	61bb      	str	r3, [r7, #24]
}
 80048be:	bf00      	nop
 80048c0:	bf00      	nop
 80048c2:	e7fd      	b.n	80048c0 <pvPortMalloc+0x150>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80048c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048ca:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 80048cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	687a      	ldr	r2, [r7, #4]
 80048d2:	429a      	cmp	r2, r3
 80048d4:	d90b      	bls.n	80048ee <pvPortMalloc+0x17e>
    __asm volatile
 80048d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048da:	f383 8811 	msr	BASEPRI, r3
 80048de:	f3bf 8f6f 	isb	sy
 80048e2:	f3bf 8f4f 	dsb	sy
 80048e6:	617b      	str	r3, [r7, #20]
}
 80048e8:	bf00      	nop
 80048ea:	bf00      	nop
 80048ec:	e7fd      	b.n	80048ea <pvPortMalloc+0x17a>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80048ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048f0:	685a      	ldr	r2, [r3, #4]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	1ad2      	subs	r2, r2, r3
 80048f6:	2308      	movs	r3, #8
 80048f8:	005b      	lsls	r3, r3, #1
 80048fa:	429a      	cmp	r2, r3
 80048fc:	d924      	bls.n	8004948 <pvPortMalloc+0x1d8>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80048fe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	4413      	add	r3, r2
 8004904:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004908:	f003 0307 	and.w	r3, r3, #7
 800490c:	2b00      	cmp	r3, #0
 800490e:	d00b      	beq.n	8004928 <pvPortMalloc+0x1b8>
    __asm volatile
 8004910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004914:	f383 8811 	msr	BASEPRI, r3
 8004918:	f3bf 8f6f 	isb	sy
 800491c:	f3bf 8f4f 	dsb	sy
 8004920:	613b      	str	r3, [r7, #16]
}
 8004922:	bf00      	nop
 8004924:	bf00      	nop
 8004926:	e7fd      	b.n	8004924 <pvPortMalloc+0x1b4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004928:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800492a:	685a      	ldr	r2, [r3, #4]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	1ad2      	subs	r2, r2, r3
 8004930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004932:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8004934:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004936:	687a      	ldr	r2, [r7, #4]
 8004938:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 800493a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800493c:	681a      	ldr	r2, [r3, #0]
 800493e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004940:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8004942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004944:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004946:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004948:	4b1c      	ldr	r3, [pc, #112]	@ (80049bc <pvPortMalloc+0x24c>)
 800494a:	681a      	ldr	r2, [r3, #0]
 800494c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	1ad3      	subs	r3, r2, r3
 8004952:	4a1a      	ldr	r2, [pc, #104]	@ (80049bc <pvPortMalloc+0x24c>)
 8004954:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004956:	4b19      	ldr	r3, [pc, #100]	@ (80049bc <pvPortMalloc+0x24c>)
 8004958:	681a      	ldr	r2, [r3, #0]
 800495a:	4b1c      	ldr	r3, [pc, #112]	@ (80049cc <pvPortMalloc+0x25c>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	429a      	cmp	r2, r3
 8004960:	d203      	bcs.n	800496a <pvPortMalloc+0x1fa>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004962:	4b16      	ldr	r3, [pc, #88]	@ (80049bc <pvPortMalloc+0x24c>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a19      	ldr	r2, [pc, #100]	@ (80049cc <pvPortMalloc+0x25c>)
 8004968:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 800496a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004972:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004974:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8004976:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004978:	2200      	movs	r2, #0
 800497a:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800497c:	4b14      	ldr	r3, [pc, #80]	@ (80049d0 <pvPortMalloc+0x260>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	3301      	adds	r3, #1
 8004982:	4a13      	ldr	r2, [pc, #76]	@ (80049d0 <pvPortMalloc+0x260>)
 8004984:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8004986:	f7fe f9d3 	bl	8002d30 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800498a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800498c:	f003 0307 	and.w	r3, r3, #7
 8004990:	2b00      	cmp	r3, #0
 8004992:	d00b      	beq.n	80049ac <pvPortMalloc+0x23c>
    __asm volatile
 8004994:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004998:	f383 8811 	msr	BASEPRI, r3
 800499c:	f3bf 8f6f 	isb	sy
 80049a0:	f3bf 8f4f 	dsb	sy
 80049a4:	60fb      	str	r3, [r7, #12]
}
 80049a6:	bf00      	nop
 80049a8:	bf00      	nop
 80049aa:	e7fd      	b.n	80049a8 <pvPortMalloc+0x238>
    return pvReturn;
 80049ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80049ae:	4618      	mov	r0, r3
 80049b0:	3738      	adds	r7, #56	@ 0x38
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	bf00      	nop
 80049b8:	20003018 	.word	0x20003018
 80049bc:	2000301c 	.word	0x2000301c
 80049c0:	20003010 	.word	0x20003010
 80049c4:	20000810 	.word	0x20000810
 80049c8:	2000300f 	.word	0x2000300f
 80049cc:	20003020 	.word	0x20003020
 80049d0:	20003024 	.word	0x20003024

080049d4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b088      	sub	sp, #32
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d070      	beq.n	8004ac8 <vPortFree+0xf4>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80049e6:	2308      	movs	r3, #8
 80049e8:	425b      	negs	r3, r3
 80049ea:	69fa      	ldr	r2, [r7, #28]
 80049ec:	4413      	add	r3, r2
 80049ee:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80049f0:	69fb      	ldr	r3, [r7, #28]
 80049f2:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 80049f4:	69bb      	ldr	r3, [r7, #24]
 80049f6:	4a36      	ldr	r2, [pc, #216]	@ (8004ad0 <vPortFree+0xfc>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d305      	bcc.n	8004a08 <vPortFree+0x34>
 80049fc:	69bb      	ldr	r3, [r7, #24]
 80049fe:	4a35      	ldr	r2, [pc, #212]	@ (8004ad4 <vPortFree+0x100>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d801      	bhi.n	8004a08 <vPortFree+0x34>
 8004a04:	2301      	movs	r3, #1
 8004a06:	e000      	b.n	8004a0a <vPortFree+0x36>
 8004a08:	2300      	movs	r3, #0
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d10b      	bne.n	8004a26 <vPortFree+0x52>
    __asm volatile
 8004a0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a12:	f383 8811 	msr	BASEPRI, r3
 8004a16:	f3bf 8f6f 	isb	sy
 8004a1a:	f3bf 8f4f 	dsb	sy
 8004a1e:	617b      	str	r3, [r7, #20]
}
 8004a20:	bf00      	nop
 8004a22:	bf00      	nop
 8004a24:	e7fd      	b.n	8004a22 <vPortFree+0x4e>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8004a26:	69bb      	ldr	r3, [r7, #24]
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	db0b      	blt.n	8004a46 <vPortFree+0x72>
    __asm volatile
 8004a2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a32:	f383 8811 	msr	BASEPRI, r3
 8004a36:	f3bf 8f6f 	isb	sy
 8004a3a:	f3bf 8f4f 	dsb	sy
 8004a3e:	613b      	str	r3, [r7, #16]
}
 8004a40:	bf00      	nop
 8004a42:	bf00      	nop
 8004a44:	e7fd      	b.n	8004a42 <vPortFree+0x6e>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004a46:	69bb      	ldr	r3, [r7, #24]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d00b      	beq.n	8004a66 <vPortFree+0x92>
    __asm volatile
 8004a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a52:	f383 8811 	msr	BASEPRI, r3
 8004a56:	f3bf 8f6f 	isb	sy
 8004a5a:	f3bf 8f4f 	dsb	sy
 8004a5e:	60fb      	str	r3, [r7, #12]
}
 8004a60:	bf00      	nop
 8004a62:	bf00      	nop
 8004a64:	e7fd      	b.n	8004a62 <vPortFree+0x8e>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8004a66:	69bb      	ldr	r3, [r7, #24]
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	da2c      	bge.n	8004ac8 <vPortFree+0xf4>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8004a6e:	69bb      	ldr	r3, [r7, #24]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d128      	bne.n	8004ac8 <vPortFree+0xf4>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8004a76:	69bb      	ldr	r3, [r7, #24]
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004a7e:	69bb      	ldr	r3, [r7, #24]
 8004a80:	605a      	str	r2, [r3, #4]
                #if ( configHEAP_CLEAR_MEMORY_ON_FREE == 1 )
                {
                    /* Check for underflow as this can occur if xBlockSize is
                     * overwritten in a heap block. */
                    if( heapSUBTRACT_WILL_UNDERFLOW( pxLink->xBlockSize, xHeapStructSize ) == 0 )
 8004a82:	69bb      	ldr	r3, [r7, #24]
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	2208      	movs	r2, #8
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d30a      	bcc.n	8004aa2 <vPortFree+0xce>
                    {
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
 8004a8c:	2208      	movs	r2, #8
 8004a8e:	69fb      	ldr	r3, [r7, #28]
 8004a90:	1898      	adds	r0, r3, r2
 8004a92:	69bb      	ldr	r3, [r7, #24]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	2208      	movs	r2, #8
 8004a98:	1a9b      	subs	r3, r3, r2
 8004a9a:	461a      	mov	r2, r3
 8004a9c:	2100      	movs	r1, #0
 8004a9e:	f002 f9e3 	bl	8006e68 <memset>
                    }
                }
                #endif

                vTaskSuspendAll();
 8004aa2:	f7fe f937 	bl	8002d14 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004aa6:	69bb      	ldr	r3, [r7, #24]
 8004aa8:	685a      	ldr	r2, [r3, #4]
 8004aaa:	4b0b      	ldr	r3, [pc, #44]	@ (8004ad8 <vPortFree+0x104>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4413      	add	r3, r2
 8004ab0:	4a09      	ldr	r2, [pc, #36]	@ (8004ad8 <vPortFree+0x104>)
 8004ab2:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004ab4:	69b8      	ldr	r0, [r7, #24]
 8004ab6:	f000 f86d 	bl	8004b94 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8004aba:	4b08      	ldr	r3, [pc, #32]	@ (8004adc <vPortFree+0x108>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	3301      	adds	r3, #1
 8004ac0:	4a06      	ldr	r2, [pc, #24]	@ (8004adc <vPortFree+0x108>)
 8004ac2:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004ac4:	f7fe f934 	bl	8002d30 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8004ac8:	bf00      	nop
 8004aca:	3720      	adds	r7, #32
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}
 8004ad0:	20000810 	.word	0x20000810
 8004ad4:	2000300f 	.word	0x2000300f
 8004ad8:	2000301c 	.word	0x2000301c
 8004adc:	20003028 	.word	0x20003028

08004ae0 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b085      	sub	sp, #20
 8004ae4:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004ae6:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8004aea:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8004aec:	4b24      	ldr	r3, [pc, #144]	@ (8004b80 <prvHeapInit+0xa0>)
 8004aee:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	f003 0307 	and.w	r3, r3, #7
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d00c      	beq.n	8004b14 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	3307      	adds	r3, #7
 8004afe:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f023 0307 	bic.w	r3, r3, #7
 8004b06:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 8004b08:	68ba      	ldr	r2, [r7, #8]
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	1ad3      	subs	r3, r2, r3
 8004b0e:	4a1c      	ldr	r2, [pc, #112]	@ (8004b80 <prvHeapInit+0xa0>)
 8004b10:	4413      	add	r3, r2
 8004b12:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	4a1b      	ldr	r2, [pc, #108]	@ (8004b84 <prvHeapInit+0xa4>)
 8004b18:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8004b1a:	4b1a      	ldr	r3, [pc, #104]	@ (8004b84 <prvHeapInit+0xa4>)
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 8004b20:	68fa      	ldr	r2, [r7, #12]
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	4413      	add	r3, r2
 8004b26:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 8004b28:	2208      	movs	r2, #8
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	1a9b      	subs	r3, r3, r2
 8004b2e:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	f023 0307 	bic.w	r3, r3, #7
 8004b36:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	4a13      	ldr	r2, [pc, #76]	@ (8004b88 <prvHeapInit+0xa8>)
 8004b3c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8004b3e:	4b12      	ldr	r3, [pc, #72]	@ (8004b88 <prvHeapInit+0xa8>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	2200      	movs	r2, #0
 8004b44:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 8004b46:	4b10      	ldr	r3, [pc, #64]	@ (8004b88 <prvHeapInit+0xa8>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	687a      	ldr	r2, [r7, #4]
 8004b56:	1ad2      	subs	r2, r2, r3
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8004b5c:	4b0a      	ldr	r3, [pc, #40]	@ (8004b88 <prvHeapInit+0xa8>)
 8004b5e:	681a      	ldr	r2, [r3, #0]
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	4a08      	ldr	r2, [pc, #32]	@ (8004b8c <prvHeapInit+0xac>)
 8004b6a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	4a07      	ldr	r2, [pc, #28]	@ (8004b90 <prvHeapInit+0xb0>)
 8004b72:	6013      	str	r3, [r2, #0]
}
 8004b74:	bf00      	nop
 8004b76:	3714      	adds	r7, #20
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7e:	4770      	bx	lr
 8004b80:	20000810 	.word	0x20000810
 8004b84:	20003010 	.word	0x20003010
 8004b88:	20003018 	.word	0x20003018
 8004b8c:	20003020 	.word	0x20003020
 8004b90:	2000301c 	.word	0x2000301c

08004b94 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004b94:	b480      	push	{r7}
 8004b96:	b087      	sub	sp, #28
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8004b9c:	4b36      	ldr	r3, [pc, #216]	@ (8004c78 <prvInsertBlockIntoFreeList+0xe4>)
 8004b9e:	617b      	str	r3, [r7, #20]
 8004ba0:	e002      	b.n	8004ba8 <prvInsertBlockIntoFreeList+0x14>
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	617b      	str	r3, [r7, #20]
 8004ba8:	697b      	ldr	r3, [r7, #20]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	687a      	ldr	r2, [r7, #4]
 8004bae:	429a      	cmp	r2, r3
 8004bb0:	d8f7      	bhi.n	8004ba2 <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	4a30      	ldr	r2, [pc, #192]	@ (8004c78 <prvInsertBlockIntoFreeList+0xe4>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d018      	beq.n	8004bec <prvInsertBlockIntoFreeList+0x58>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	4a2f      	ldr	r2, [pc, #188]	@ (8004c7c <prvInsertBlockIntoFreeList+0xe8>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d305      	bcc.n	8004bce <prvInsertBlockIntoFreeList+0x3a>
 8004bc2:	697b      	ldr	r3, [r7, #20]
 8004bc4:	4a2e      	ldr	r2, [pc, #184]	@ (8004c80 <prvInsertBlockIntoFreeList+0xec>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d801      	bhi.n	8004bce <prvInsertBlockIntoFreeList+0x3a>
 8004bca:	2301      	movs	r3, #1
 8004bcc:	e000      	b.n	8004bd0 <prvInsertBlockIntoFreeList+0x3c>
 8004bce:	2300      	movs	r3, #0
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d10b      	bne.n	8004bec <prvInsertBlockIntoFreeList+0x58>
    __asm volatile
 8004bd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bd8:	f383 8811 	msr	BASEPRI, r3
 8004bdc:	f3bf 8f6f 	isb	sy
 8004be0:	f3bf 8f4f 	dsb	sy
 8004be4:	60fb      	str	r3, [r7, #12]
}
 8004be6:	bf00      	nop
 8004be8:	bf00      	nop
 8004bea:	e7fd      	b.n	8004be8 <prvInsertBlockIntoFreeList+0x54>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8004bec:	697b      	ldr	r3, [r7, #20]
 8004bee:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004bf0:	697b      	ldr	r3, [r7, #20]
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	693a      	ldr	r2, [r7, #16]
 8004bf6:	4413      	add	r3, r2
 8004bf8:	687a      	ldr	r2, [r7, #4]
 8004bfa:	429a      	cmp	r2, r3
 8004bfc:	d108      	bne.n	8004c10 <prvInsertBlockIntoFreeList+0x7c>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	685a      	ldr	r2, [r3, #4]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	441a      	add	r2, r3
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8004c0c:	697b      	ldr	r3, [r7, #20]
 8004c0e:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	693a      	ldr	r2, [r7, #16]
 8004c1a:	441a      	add	r2, r3
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	429a      	cmp	r2, r3
 8004c22:	d118      	bne.n	8004c56 <prvInsertBlockIntoFreeList+0xc2>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 8004c24:	697b      	ldr	r3, [r7, #20]
 8004c26:	681a      	ldr	r2, [r3, #0]
 8004c28:	4b16      	ldr	r3, [pc, #88]	@ (8004c84 <prvInsertBlockIntoFreeList+0xf0>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	429a      	cmp	r2, r3
 8004c2e:	d00d      	beq.n	8004c4c <prvInsertBlockIntoFreeList+0xb8>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	685a      	ldr	r2, [r3, #4]
 8004c34:	697b      	ldr	r3, [r7, #20]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	441a      	add	r2, r3
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 8004c40:	697b      	ldr	r3, [r7, #20]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	681a      	ldr	r2, [r3, #0]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	601a      	str	r2, [r3, #0]
 8004c4a:	e008      	b.n	8004c5e <prvInsertBlockIntoFreeList+0xca>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8004c4c:	4b0d      	ldr	r3, [pc, #52]	@ (8004c84 <prvInsertBlockIntoFreeList+0xf0>)
 8004c4e:	681a      	ldr	r2, [r3, #0]
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	601a      	str	r2, [r3, #0]
 8004c54:	e003      	b.n	8004c5e <prvInsertBlockIntoFreeList+0xca>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004c56:	697b      	ldr	r3, [r7, #20]
 8004c58:	681a      	ldr	r2, [r3, #0]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8004c5e:	697a      	ldr	r2, [r7, #20]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	429a      	cmp	r2, r3
 8004c64:	d002      	beq.n	8004c6c <prvInsertBlockIntoFreeList+0xd8>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	687a      	ldr	r2, [r7, #4]
 8004c6a:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004c6c:	bf00      	nop
 8004c6e:	371c      	adds	r7, #28
 8004c70:	46bd      	mov	sp, r7
 8004c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c76:	4770      	bx	lr
 8004c78:	20003010 	.word	0x20003010
 8004c7c:	20000810 	.word	0x20000810
 8004c80:	2000300f 	.word	0x2000300f
 8004c84:	20003018 	.word	0x20003018

08004c88 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8004c8c:	4803      	ldr	r0, [pc, #12]	@ (8004c9c <_cbSendSystemDesc+0x14>)
 8004c8e:	f001 fccf 	bl	8006630 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8004c92:	4803      	ldr	r0, [pc, #12]	@ (8004ca0 <_cbSendSystemDesc+0x18>)
 8004c94:	f001 fccc 	bl	8006630 <SEGGER_SYSVIEW_SendSysDesc>
}
 8004c98:	bf00      	nop
 8004c9a:	bd80      	pop	{r7, pc}
 8004c9c:	08006f94 	.word	0x08006f94
 8004ca0:	08006fd0 	.word	0x08006fd0

08004ca4 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8004ca8:	4b06      	ldr	r3, [pc, #24]	@ (8004cc4 <SEGGER_SYSVIEW_Conf+0x20>)
 8004caa:	6818      	ldr	r0, [r3, #0]
 8004cac:	4b05      	ldr	r3, [pc, #20]	@ (8004cc4 <SEGGER_SYSVIEW_Conf+0x20>)
 8004cae:	6819      	ldr	r1, [r3, #0]
 8004cb0:	4b05      	ldr	r3, [pc, #20]	@ (8004cc8 <SEGGER_SYSVIEW_Conf+0x24>)
 8004cb2:	4a06      	ldr	r2, [pc, #24]	@ (8004ccc <SEGGER_SYSVIEW_Conf+0x28>)
 8004cb4:	f001 f942 	bl	8005f3c <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8004cb8:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8004cbc:	f001 f982 	bl	8005fc4 <SEGGER_SYSVIEW_SetRAMBase>
}
 8004cc0:	bf00      	nop
 8004cc2:	bd80      	pop	{r7, pc}
 8004cc4:	20000000 	.word	0x20000000
 8004cc8:	08004c89 	.word	0x08004c89
 8004ccc:	08007070 	.word	0x08007070

08004cd0 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8004cd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004cd2:	b085      	sub	sp, #20
 8004cd4:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	607b      	str	r3, [r7, #4]
 8004cda:	e033      	b.n	8004d44 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8004cdc:	491e      	ldr	r1, [pc, #120]	@ (8004d58 <_cbSendTaskList+0x88>)
 8004cde:	687a      	ldr	r2, [r7, #4]
 8004ce0:	4613      	mov	r3, r2
 8004ce2:	009b      	lsls	r3, r3, #2
 8004ce4:	4413      	add	r3, r2
 8004ce6:	009b      	lsls	r3, r3, #2
 8004ce8:	440b      	add	r3, r1
 8004cea:	6818      	ldr	r0, [r3, #0]
 8004cec:	491a      	ldr	r1, [pc, #104]	@ (8004d58 <_cbSendTaskList+0x88>)
 8004cee:	687a      	ldr	r2, [r7, #4]
 8004cf0:	4613      	mov	r3, r2
 8004cf2:	009b      	lsls	r3, r3, #2
 8004cf4:	4413      	add	r3, r2
 8004cf6:	009b      	lsls	r3, r3, #2
 8004cf8:	440b      	add	r3, r1
 8004cfa:	3304      	adds	r3, #4
 8004cfc:	6819      	ldr	r1, [r3, #0]
 8004cfe:	4c16      	ldr	r4, [pc, #88]	@ (8004d58 <_cbSendTaskList+0x88>)
 8004d00:	687a      	ldr	r2, [r7, #4]
 8004d02:	4613      	mov	r3, r2
 8004d04:	009b      	lsls	r3, r3, #2
 8004d06:	4413      	add	r3, r2
 8004d08:	009b      	lsls	r3, r3, #2
 8004d0a:	4423      	add	r3, r4
 8004d0c:	3308      	adds	r3, #8
 8004d0e:	681c      	ldr	r4, [r3, #0]
 8004d10:	4d11      	ldr	r5, [pc, #68]	@ (8004d58 <_cbSendTaskList+0x88>)
 8004d12:	687a      	ldr	r2, [r7, #4]
 8004d14:	4613      	mov	r3, r2
 8004d16:	009b      	lsls	r3, r3, #2
 8004d18:	4413      	add	r3, r2
 8004d1a:	009b      	lsls	r3, r3, #2
 8004d1c:	442b      	add	r3, r5
 8004d1e:	330c      	adds	r3, #12
 8004d20:	681d      	ldr	r5, [r3, #0]
 8004d22:	4e0d      	ldr	r6, [pc, #52]	@ (8004d58 <_cbSendTaskList+0x88>)
 8004d24:	687a      	ldr	r2, [r7, #4]
 8004d26:	4613      	mov	r3, r2
 8004d28:	009b      	lsls	r3, r3, #2
 8004d2a:	4413      	add	r3, r2
 8004d2c:	009b      	lsls	r3, r3, #2
 8004d2e:	4433      	add	r3, r6
 8004d30:	3310      	adds	r3, #16
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	9300      	str	r3, [sp, #0]
 8004d36:	462b      	mov	r3, r5
 8004d38:	4622      	mov	r2, r4
 8004d3a:	f000 f8d7 	bl	8004eec <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	3301      	adds	r3, #1
 8004d42:	607b      	str	r3, [r7, #4]
 8004d44:	4b05      	ldr	r3, [pc, #20]	@ (8004d5c <_cbSendTaskList+0x8c>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	687a      	ldr	r2, [r7, #4]
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	d3c6      	bcc.n	8004cdc <_cbSendTaskList+0xc>
  }
}
 8004d4e:	bf00      	nop
 8004d50:	bf00      	nop
 8004d52:	370c      	adds	r7, #12
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d58:	2000302c 	.word	0x2000302c
 8004d5c:	200030cc 	.word	0x200030cc

08004d60 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8004d60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d64:	b086      	sub	sp, #24
 8004d66:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8004d68:	f7fe f91c 	bl	8002fa4 <xTaskGetTickCountFromISR>
 8004d6c:	e9c7 0104 	strd	r0, r1, [r7, #16]
  Time *= portTICK_PERIOD_MS;
 8004d70:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004d74:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8004d78:	f04f 0000 	mov.w	r0, #0
 8004d7c:	f04f 0100 	mov.w	r1, #0
 8004d80:	0099      	lsls	r1, r3, #2
 8004d82:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8004d86:	0090      	lsls	r0, r2, #2
 8004d88:	4602      	mov	r2, r0
 8004d8a:	460b      	mov	r3, r1
 8004d8c:	68b9      	ldr	r1, [r7, #8]
 8004d8e:	eb12 0801 	adds.w	r8, r2, r1
 8004d92:	68f9      	ldr	r1, [r7, #12]
 8004d94:	eb43 0901 	adc.w	r9, r3, r1
 8004d98:	eb18 0308 	adds.w	r3, r8, r8
 8004d9c:	603b      	str	r3, [r7, #0]
 8004d9e:	eb49 0309 	adc.w	r3, r9, r9
 8004da2:	607b      	str	r3, [r7, #4]
 8004da4:	e9d7 8900 	ldrd	r8, r9, [r7]
 8004da8:	e9c7 8904 	strd	r8, r9, [r7, #16]
  Time *= 1000;
 8004dac:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004db0:	4602      	mov	r2, r0
 8004db2:	460b      	mov	r3, r1
 8004db4:	f04f 0800 	mov.w	r8, #0
 8004db8:	f04f 0900 	mov.w	r9, #0
 8004dbc:	ea4f 1943 	mov.w	r9, r3, lsl #5
 8004dc0:	ea49 69d2 	orr.w	r9, r9, r2, lsr #27
 8004dc4:	ea4f 1842 	mov.w	r8, r2, lsl #5
 8004dc8:	4642      	mov	r2, r8
 8004dca:	464b      	mov	r3, r9
 8004dcc:	1a14      	subs	r4, r2, r0
 8004dce:	eb63 0501 	sbc.w	r5, r3, r1
 8004dd2:	f04f 0200 	mov.w	r2, #0
 8004dd6:	f04f 0300 	mov.w	r3, #0
 8004dda:	00ab      	lsls	r3, r5, #2
 8004ddc:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8004de0:	00a2      	lsls	r2, r4, #2
 8004de2:	4614      	mov	r4, r2
 8004de4:	461d      	mov	r5, r3
 8004de6:	eb14 0a00 	adds.w	sl, r4, r0
 8004dea:	eb45 0b01 	adc.w	fp, r5, r1
 8004dee:	f04f 0200 	mov.w	r2, #0
 8004df2:	f04f 0300 	mov.w	r3, #0
 8004df6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004dfa:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004dfe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004e02:	4692      	mov	sl, r2
 8004e04:	469b      	mov	fp, r3
 8004e06:	e9c7 ab04 	strd	sl, fp, [r7, #16]
  return Time;
 8004e0a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 8004e0e:	4610      	mov	r0, r2
 8004e10:	4619      	mov	r1, r3
 8004e12:	3718      	adds	r7, #24
 8004e14:	46bd      	mov	sp, r7
 8004e16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08004e1c <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b086      	sub	sp, #24
 8004e20:	af02      	add	r7, sp, #8
 8004e22:	60f8      	str	r0, [r7, #12]
 8004e24:	60b9      	str	r1, [r7, #8]
 8004e26:	607a      	str	r2, [r7, #4]
 8004e28:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8004e2a:	2205      	movs	r2, #5
 8004e2c:	492b      	ldr	r1, [pc, #172]	@ (8004edc <SYSVIEW_AddTask+0xc0>)
 8004e2e:	68b8      	ldr	r0, [r7, #8]
 8004e30:	f002 f80a 	bl	8006e48 <memcmp>
 8004e34:	4603      	mov	r3, r0
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d04b      	beq.n	8004ed2 <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8004e3a:	4b29      	ldr	r3, [pc, #164]	@ (8004ee0 <SYSVIEW_AddTask+0xc4>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	2b07      	cmp	r3, #7
 8004e40:	d903      	bls.n	8004e4a <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8004e42:	4828      	ldr	r0, [pc, #160]	@ (8004ee4 <SYSVIEW_AddTask+0xc8>)
 8004e44:	f001 ffa4 	bl	8006d90 <SEGGER_SYSVIEW_Warn>
    return;
 8004e48:	e044      	b.n	8004ed4 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8004e4a:	4b25      	ldr	r3, [pc, #148]	@ (8004ee0 <SYSVIEW_AddTask+0xc4>)
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	4926      	ldr	r1, [pc, #152]	@ (8004ee8 <SYSVIEW_AddTask+0xcc>)
 8004e50:	4613      	mov	r3, r2
 8004e52:	009b      	lsls	r3, r3, #2
 8004e54:	4413      	add	r3, r2
 8004e56:	009b      	lsls	r3, r3, #2
 8004e58:	440b      	add	r3, r1
 8004e5a:	68fa      	ldr	r2, [r7, #12]
 8004e5c:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8004e5e:	4b20      	ldr	r3, [pc, #128]	@ (8004ee0 <SYSVIEW_AddTask+0xc4>)
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	4921      	ldr	r1, [pc, #132]	@ (8004ee8 <SYSVIEW_AddTask+0xcc>)
 8004e64:	4613      	mov	r3, r2
 8004e66:	009b      	lsls	r3, r3, #2
 8004e68:	4413      	add	r3, r2
 8004e6a:	009b      	lsls	r3, r3, #2
 8004e6c:	440b      	add	r3, r1
 8004e6e:	3304      	adds	r3, #4
 8004e70:	68ba      	ldr	r2, [r7, #8]
 8004e72:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8004e74:	4b1a      	ldr	r3, [pc, #104]	@ (8004ee0 <SYSVIEW_AddTask+0xc4>)
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	491b      	ldr	r1, [pc, #108]	@ (8004ee8 <SYSVIEW_AddTask+0xcc>)
 8004e7a:	4613      	mov	r3, r2
 8004e7c:	009b      	lsls	r3, r3, #2
 8004e7e:	4413      	add	r3, r2
 8004e80:	009b      	lsls	r3, r3, #2
 8004e82:	440b      	add	r3, r1
 8004e84:	3308      	adds	r3, #8
 8004e86:	687a      	ldr	r2, [r7, #4]
 8004e88:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8004e8a:	4b15      	ldr	r3, [pc, #84]	@ (8004ee0 <SYSVIEW_AddTask+0xc4>)
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	4916      	ldr	r1, [pc, #88]	@ (8004ee8 <SYSVIEW_AddTask+0xcc>)
 8004e90:	4613      	mov	r3, r2
 8004e92:	009b      	lsls	r3, r3, #2
 8004e94:	4413      	add	r3, r2
 8004e96:	009b      	lsls	r3, r3, #2
 8004e98:	440b      	add	r3, r1
 8004e9a:	330c      	adds	r3, #12
 8004e9c:	683a      	ldr	r2, [r7, #0]
 8004e9e:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8004ea0:	4b0f      	ldr	r3, [pc, #60]	@ (8004ee0 <SYSVIEW_AddTask+0xc4>)
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	4910      	ldr	r1, [pc, #64]	@ (8004ee8 <SYSVIEW_AddTask+0xcc>)
 8004ea6:	4613      	mov	r3, r2
 8004ea8:	009b      	lsls	r3, r3, #2
 8004eaa:	4413      	add	r3, r2
 8004eac:	009b      	lsls	r3, r3, #2
 8004eae:	440b      	add	r3, r1
 8004eb0:	3310      	adds	r3, #16
 8004eb2:	69ba      	ldr	r2, [r7, #24]
 8004eb4:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8004eb6:	4b0a      	ldr	r3, [pc, #40]	@ (8004ee0 <SYSVIEW_AddTask+0xc4>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	3301      	adds	r3, #1
 8004ebc:	4a08      	ldr	r2, [pc, #32]	@ (8004ee0 <SYSVIEW_AddTask+0xc4>)
 8004ebe:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8004ec0:	69bb      	ldr	r3, [r7, #24]
 8004ec2:	9300      	str	r3, [sp, #0]
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	687a      	ldr	r2, [r7, #4]
 8004ec8:	68b9      	ldr	r1, [r7, #8]
 8004eca:	68f8      	ldr	r0, [r7, #12]
 8004ecc:	f000 f80e 	bl	8004eec <SYSVIEW_SendTaskInfo>
 8004ed0:	e000      	b.n	8004ed4 <SYSVIEW_AddTask+0xb8>
    return;
 8004ed2:	bf00      	nop

}
 8004ed4:	3710      	adds	r7, #16
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	bf00      	nop
 8004edc:	08006fe0 	.word	0x08006fe0
 8004ee0:	200030cc 	.word	0x200030cc
 8004ee4:	08006fe8 	.word	0x08006fe8
 8004ee8:	2000302c 	.word	0x2000302c

08004eec <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b08a      	sub	sp, #40	@ 0x28
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	60f8      	str	r0, [r7, #12]
 8004ef4:	60b9      	str	r1, [r7, #8]
 8004ef6:	607a      	str	r2, [r7, #4]
 8004ef8:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8004efa:	f107 0310 	add.w	r3, r7, #16
 8004efe:	2218      	movs	r2, #24
 8004f00:	2100      	movs	r1, #0
 8004f02:	4618      	mov	r0, r3
 8004f04:	f001 ffb0 	bl	8006e68 <memset>
  TaskInfo.TaskID     = TaskID;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	613b      	str	r3, [r7, #16]
  TaskInfo.sName      = sName;
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	617b      	str	r3, [r7, #20]
  TaskInfo.Prio       = Prio;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	61bb      	str	r3, [r7, #24]
  TaskInfo.StackBase  = StackBase;
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackSize  = StackSize;
 8004f18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f1a:	623b      	str	r3, [r7, #32]
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8004f1c:	f107 0310 	add.w	r3, r7, #16
 8004f20:	4618      	mov	r0, r3
 8004f22:	f001 fa8d 	bl	8006440 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8004f26:	bf00      	nop
 8004f28:	3728      	adds	r7, #40	@ 0x28
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}
	...

08004f30 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b082      	sub	sp, #8
 8004f34:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8004f36:	4b26      	ldr	r3, [pc, #152]	@ (8004fd0 <_DoInit+0xa0>)
 8004f38:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 8004f3a:	22a8      	movs	r2, #168	@ 0xa8
 8004f3c:	2100      	movs	r1, #0
 8004f3e:	6838      	ldr	r0, [r7, #0]
 8004f40:	f001 ff92 	bl	8006e68 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	2203      	movs	r2, #3
 8004f48:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	2203      	movs	r2, #3
 8004f4e:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	4a20      	ldr	r2, [pc, #128]	@ (8004fd4 <_DoInit+0xa4>)
 8004f54:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	4a1f      	ldr	r2, [pc, #124]	@ (8004fd8 <_DoInit+0xa8>)
 8004f5a:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004f62:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	2200      	movs	r2, #0
 8004f68:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	2200      	movs	r2, #0
 8004f74:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	4a16      	ldr	r2, [pc, #88]	@ (8004fd4 <_DoInit+0xa4>)
 8004f7a:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	4a17      	ldr	r2, [pc, #92]	@ (8004fdc <_DoInit+0xac>)
 8004f80:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	2210      	movs	r2, #16
 8004f86:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	2200      	movs	r2, #0
 8004f92:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	2200      	movs	r2, #0
 8004f98:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8004f9a:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	607b      	str	r3, [r7, #4]
 8004fa2:	e00c      	b.n	8004fbe <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	f1c3 030f 	rsb	r3, r3, #15
 8004faa:	4a0d      	ldr	r2, [pc, #52]	@ (8004fe0 <_DoInit+0xb0>)
 8004fac:	5cd1      	ldrb	r1, [r2, r3]
 8004fae:	683a      	ldr	r2, [r7, #0]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	4413      	add	r3, r2
 8004fb4:	460a      	mov	r2, r1
 8004fb6:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	3301      	adds	r3, #1
 8004fbc:	607b      	str	r3, [r7, #4]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2b0f      	cmp	r3, #15
 8004fc2:	d9ef      	bls.n	8004fa4 <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8004fc4:	f3bf 8f5f 	dmb	sy
}
 8004fc8:	bf00      	nop
 8004fca:	3708      	adds	r7, #8
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}
 8004fd0:	200030d0 	.word	0x200030d0
 8004fd4:	08007038 	.word	0x08007038
 8004fd8:	20003178 	.word	0x20003178
 8004fdc:	20003578 	.word	0x20003578
 8004fe0:	08007078 	.word	0x08007078

08004fe4 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b08c      	sub	sp, #48	@ 0x30
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	60f8      	str	r0, [r7, #12]
 8004fec:	60b9      	str	r1, [r7, #8]
 8004fee:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8004ff0:	4b3e      	ldr	r3, [pc, #248]	@ (80050ec <SEGGER_RTT_ReadNoLock+0x108>)
 8004ff2:	623b      	str	r3, [r7, #32]
 8004ff4:	6a3b      	ldr	r3, [r7, #32]
 8004ff6:	781b      	ldrb	r3, [r3, #0]
 8004ff8:	b2db      	uxtb	r3, r3
 8004ffa:	2b53      	cmp	r3, #83	@ 0x53
 8004ffc:	d001      	beq.n	8005002 <SEGGER_RTT_ReadNoLock+0x1e>
 8004ffe:	f7ff ff97 	bl	8004f30 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005002:	68fa      	ldr	r2, [r7, #12]
 8005004:	4613      	mov	r3, r2
 8005006:	005b      	lsls	r3, r3, #1
 8005008:	4413      	add	r3, r2
 800500a:	00db      	lsls	r3, r3, #3
 800500c:	3360      	adds	r3, #96	@ 0x60
 800500e:	4a37      	ldr	r2, [pc, #220]	@ (80050ec <SEGGER_RTT_ReadNoLock+0x108>)
 8005010:	4413      	add	r3, r2
 8005012:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8005014:	68bb      	ldr	r3, [r7, #8]
 8005016:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8005018:	69fb      	ldr	r3, [r7, #28]
 800501a:	691b      	ldr	r3, [r3, #16]
 800501c:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 800501e:	69fb      	ldr	r3, [r7, #28]
 8005020:	68db      	ldr	r3, [r3, #12]
 8005022:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8005024:	2300      	movs	r3, #0
 8005026:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8005028:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800502a:	69bb      	ldr	r3, [r7, #24]
 800502c:	429a      	cmp	r2, r3
 800502e:	d92b      	bls.n	8005088 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8005030:	69fb      	ldr	r3, [r7, #28]
 8005032:	689a      	ldr	r2, [r3, #8]
 8005034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005036:	1ad3      	subs	r3, r2, r3
 8005038:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800503a:	697a      	ldr	r2, [r7, #20]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	4293      	cmp	r3, r2
 8005040:	bf28      	it	cs
 8005042:	4613      	movcs	r3, r2
 8005044:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8005046:	69fb      	ldr	r3, [r7, #28]
 8005048:	685a      	ldr	r2, [r3, #4]
 800504a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800504c:	4413      	add	r3, r2
 800504e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005050:	697a      	ldr	r2, [r7, #20]
 8005052:	6939      	ldr	r1, [r7, #16]
 8005054:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005056:	f001 ff33 	bl	8006ec0 <memcpy>
    NumBytesRead += NumBytesRem;
 800505a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	4413      	add	r3, r2
 8005060:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8005062:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005064:	697b      	ldr	r3, [r7, #20]
 8005066:	4413      	add	r3, r2
 8005068:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800506a:	687a      	ldr	r2, [r7, #4]
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	1ad3      	subs	r3, r2, r3
 8005070:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8005072:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	4413      	add	r3, r2
 8005078:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800507a:	69fb      	ldr	r3, [r7, #28]
 800507c:	689b      	ldr	r3, [r3, #8]
 800507e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005080:	429a      	cmp	r2, r3
 8005082:	d101      	bne.n	8005088 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8005084:	2300      	movs	r3, #0
 8005086:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8005088:	69ba      	ldr	r2, [r7, #24]
 800508a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800508c:	1ad3      	subs	r3, r2, r3
 800508e:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8005090:	697a      	ldr	r2, [r7, #20]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	4293      	cmp	r3, r2
 8005096:	bf28      	it	cs
 8005098:	4613      	movcs	r3, r2
 800509a:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d019      	beq.n	80050d6 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80050a2:	69fb      	ldr	r3, [r7, #28]
 80050a4:	685a      	ldr	r2, [r3, #4]
 80050a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050a8:	4413      	add	r3, r2
 80050aa:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80050ac:	697a      	ldr	r2, [r7, #20]
 80050ae:	6939      	ldr	r1, [r7, #16]
 80050b0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80050b2:	f001 ff05 	bl	8006ec0 <memcpy>
    NumBytesRead += NumBytesRem;
 80050b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	4413      	add	r3, r2
 80050bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 80050be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	4413      	add	r3, r2
 80050c4:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 80050c6:	687a      	ldr	r2, [r7, #4]
 80050c8:	697b      	ldr	r3, [r7, #20]
 80050ca:	1ad3      	subs	r3, r2, r3
 80050cc:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80050ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80050d0:	697b      	ldr	r3, [r7, #20]
 80050d2:	4413      	add	r3, r2
 80050d4:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 80050d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d002      	beq.n	80050e2 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 80050dc:	69fb      	ldr	r3, [r7, #28]
 80050de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80050e0:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 80050e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80050e4:	4618      	mov	r0, r3
 80050e6:	3730      	adds	r7, #48	@ 0x30
 80050e8:	46bd      	mov	sp, r7
 80050ea:	bd80      	pop	{r7, pc}
 80050ec:	200030d0 	.word	0x200030d0

080050f0 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b088      	sub	sp, #32
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	60f8      	str	r0, [r7, #12]
 80050f8:	60b9      	str	r1, [r7, #8]
 80050fa:	607a      	str	r2, [r7, #4]
 80050fc:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80050fe:	4b3d      	ldr	r3, [pc, #244]	@ (80051f4 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8005100:	61bb      	str	r3, [r7, #24]
 8005102:	69bb      	ldr	r3, [r7, #24]
 8005104:	781b      	ldrb	r3, [r3, #0]
 8005106:	b2db      	uxtb	r3, r3
 8005108:	2b53      	cmp	r3, #83	@ 0x53
 800510a:	d001      	beq.n	8005110 <SEGGER_RTT_AllocUpBuffer+0x20>
 800510c:	f7ff ff10 	bl	8004f30 <_DoInit>
  SEGGER_RTT_LOCK();
 8005110:	f3ef 8311 	mrs	r3, BASEPRI
 8005114:	f04f 0120 	mov.w	r1, #32
 8005118:	f381 8811 	msr	BASEPRI, r1
 800511c:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800511e:	4b35      	ldr	r3, [pc, #212]	@ (80051f4 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8005120:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8005122:	2300      	movs	r3, #0
 8005124:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8005126:	6939      	ldr	r1, [r7, #16]
 8005128:	69fb      	ldr	r3, [r7, #28]
 800512a:	1c5a      	adds	r2, r3, #1
 800512c:	4613      	mov	r3, r2
 800512e:	005b      	lsls	r3, r3, #1
 8005130:	4413      	add	r3, r2
 8005132:	00db      	lsls	r3, r3, #3
 8005134:	440b      	add	r3, r1
 8005136:	3304      	adds	r3, #4
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d008      	beq.n	8005150 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 800513e:	69fb      	ldr	r3, [r7, #28]
 8005140:	3301      	adds	r3, #1
 8005142:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8005144:	693b      	ldr	r3, [r7, #16]
 8005146:	691b      	ldr	r3, [r3, #16]
 8005148:	69fa      	ldr	r2, [r7, #28]
 800514a:	429a      	cmp	r2, r3
 800514c:	dbeb      	blt.n	8005126 <SEGGER_RTT_AllocUpBuffer+0x36>
 800514e:	e000      	b.n	8005152 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8005150:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	691b      	ldr	r3, [r3, #16]
 8005156:	69fa      	ldr	r2, [r7, #28]
 8005158:	429a      	cmp	r2, r3
 800515a:	da3f      	bge.n	80051dc <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 800515c:	6939      	ldr	r1, [r7, #16]
 800515e:	69fb      	ldr	r3, [r7, #28]
 8005160:	1c5a      	adds	r2, r3, #1
 8005162:	4613      	mov	r3, r2
 8005164:	005b      	lsls	r3, r3, #1
 8005166:	4413      	add	r3, r2
 8005168:	00db      	lsls	r3, r3, #3
 800516a:	440b      	add	r3, r1
 800516c:	68fa      	ldr	r2, [r7, #12]
 800516e:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8005170:	6939      	ldr	r1, [r7, #16]
 8005172:	69fb      	ldr	r3, [r7, #28]
 8005174:	1c5a      	adds	r2, r3, #1
 8005176:	4613      	mov	r3, r2
 8005178:	005b      	lsls	r3, r3, #1
 800517a:	4413      	add	r3, r2
 800517c:	00db      	lsls	r3, r3, #3
 800517e:	440b      	add	r3, r1
 8005180:	3304      	adds	r3, #4
 8005182:	68ba      	ldr	r2, [r7, #8]
 8005184:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8005186:	6939      	ldr	r1, [r7, #16]
 8005188:	69fa      	ldr	r2, [r7, #28]
 800518a:	4613      	mov	r3, r2
 800518c:	005b      	lsls	r3, r3, #1
 800518e:	4413      	add	r3, r2
 8005190:	00db      	lsls	r3, r3, #3
 8005192:	440b      	add	r3, r1
 8005194:	3320      	adds	r3, #32
 8005196:	687a      	ldr	r2, [r7, #4]
 8005198:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 800519a:	6939      	ldr	r1, [r7, #16]
 800519c:	69fa      	ldr	r2, [r7, #28]
 800519e:	4613      	mov	r3, r2
 80051a0:	005b      	lsls	r3, r3, #1
 80051a2:	4413      	add	r3, r2
 80051a4:	00db      	lsls	r3, r3, #3
 80051a6:	440b      	add	r3, r1
 80051a8:	3328      	adds	r3, #40	@ 0x28
 80051aa:	2200      	movs	r2, #0
 80051ac:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 80051ae:	6939      	ldr	r1, [r7, #16]
 80051b0:	69fa      	ldr	r2, [r7, #28]
 80051b2:	4613      	mov	r3, r2
 80051b4:	005b      	lsls	r3, r3, #1
 80051b6:	4413      	add	r3, r2
 80051b8:	00db      	lsls	r3, r3, #3
 80051ba:	440b      	add	r3, r1
 80051bc:	3324      	adds	r3, #36	@ 0x24
 80051be:	2200      	movs	r2, #0
 80051c0:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 80051c2:	6939      	ldr	r1, [r7, #16]
 80051c4:	69fa      	ldr	r2, [r7, #28]
 80051c6:	4613      	mov	r3, r2
 80051c8:	005b      	lsls	r3, r3, #1
 80051ca:	4413      	add	r3, r2
 80051cc:	00db      	lsls	r3, r3, #3
 80051ce:	440b      	add	r3, r1
 80051d0:	332c      	adds	r3, #44	@ 0x2c
 80051d2:	683a      	ldr	r2, [r7, #0]
 80051d4:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80051d6:	f3bf 8f5f 	dmb	sy
 80051da:	e002      	b.n	80051e2 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 80051dc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80051e0:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 80051e2:	697b      	ldr	r3, [r7, #20]
 80051e4:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 80051e8:	69fb      	ldr	r3, [r7, #28]
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	3720      	adds	r7, #32
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}
 80051f2:	bf00      	nop
 80051f4:	200030d0 	.word	0x200030d0

080051f8 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b08a      	sub	sp, #40	@ 0x28
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	60f8      	str	r0, [r7, #12]
 8005200:	60b9      	str	r1, [r7, #8]
 8005202:	607a      	str	r2, [r7, #4]
 8005204:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 8005206:	4b21      	ldr	r3, [pc, #132]	@ (800528c <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8005208:	623b      	str	r3, [r7, #32]
 800520a:	6a3b      	ldr	r3, [r7, #32]
 800520c:	781b      	ldrb	r3, [r3, #0]
 800520e:	b2db      	uxtb	r3, r3
 8005210:	2b53      	cmp	r3, #83	@ 0x53
 8005212:	d001      	beq.n	8005218 <SEGGER_RTT_ConfigDownBuffer+0x20>
 8005214:	f7ff fe8c 	bl	8004f30 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005218:	4b1c      	ldr	r3, [pc, #112]	@ (800528c <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800521a:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2b02      	cmp	r3, #2
 8005220:	d82c      	bhi.n	800527c <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 8005222:	f3ef 8311 	mrs	r3, BASEPRI
 8005226:	f04f 0120 	mov.w	r1, #32
 800522a:	f381 8811 	msr	BASEPRI, r1
 800522e:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 8005230:	68fa      	ldr	r2, [r7, #12]
 8005232:	4613      	mov	r3, r2
 8005234:	005b      	lsls	r3, r3, #1
 8005236:	4413      	add	r3, r2
 8005238:	00db      	lsls	r3, r3, #3
 800523a:	3360      	adds	r3, #96	@ 0x60
 800523c:	69fa      	ldr	r2, [r7, #28]
 800523e:	4413      	add	r3, r2
 8005240:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d00e      	beq.n	8005266 <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 8005248:	697b      	ldr	r3, [r7, #20]
 800524a:	68ba      	ldr	r2, [r7, #8]
 800524c:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	687a      	ldr	r2, [r7, #4]
 8005252:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 8005254:	697b      	ldr	r3, [r7, #20]
 8005256:	683a      	ldr	r2, [r7, #0]
 8005258:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	2200      	movs	r2, #0
 800525e:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	2200      	movs	r2, #0
 8005264:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800526a:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800526c:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8005270:	69bb      	ldr	r3, [r7, #24]
 8005272:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8005276:	2300      	movs	r3, #0
 8005278:	627b      	str	r3, [r7, #36]	@ 0x24
 800527a:	e002      	b.n	8005282 <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 800527c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005280:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 8005282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005284:	4618      	mov	r0, r3
 8005286:	3728      	adds	r7, #40	@ 0x28
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}
 800528c:	200030d0 	.word	0x200030d0

08005290 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8005290:	b480      	push	{r7}
 8005292:	b087      	sub	sp, #28
 8005294:	af00      	add	r7, sp, #0
 8005296:	60f8      	str	r0, [r7, #12]
 8005298:	60b9      	str	r1, [r7, #8]
 800529a:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  if (pText == NULL) {
 800529c:	68bb      	ldr	r3, [r7, #8]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d105      	bne.n	80052ae <_EncodeStr+0x1e>
    *pPayload++ = (U8)0;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	1c5a      	adds	r2, r3, #1
 80052a6:	60fa      	str	r2, [r7, #12]
 80052a8:	2200      	movs	r2, #0
 80052aa:	701a      	strb	r2, [r3, #0]
 80052ac:	e022      	b.n	80052f4 <_EncodeStr+0x64>
  } else {
    sStart = pText; // Remember start of string.
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	617b      	str	r3, [r7, #20]
    //
    // Save space to store count byte(s).
    //
    pLen = pPayload++;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	1c5a      	adds	r2, r3, #1
 80052b6:	60fa      	str	r2, [r7, #12]
 80052b8:	613b      	str	r3, [r7, #16]
    pPayload += 2;
#endif
    //
    // Limit string to maximum length and copy into payload buffer.
    //
    if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2b80      	cmp	r3, #128	@ 0x80
 80052be:	d90a      	bls.n	80052d6 <_EncodeStr+0x46>
      Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 80052c0:	2380      	movs	r3, #128	@ 0x80
 80052c2:	607b      	str	r3, [r7, #4]
    }
    while ((Limit-- > 0) && (*pText != '\0')) {
 80052c4:	e007      	b.n	80052d6 <_EncodeStr+0x46>
      *pPayload++ = *pText++;
 80052c6:	68ba      	ldr	r2, [r7, #8]
 80052c8:	1c53      	adds	r3, r2, #1
 80052ca:	60bb      	str	r3, [r7, #8]
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	1c59      	adds	r1, r3, #1
 80052d0:	60f9      	str	r1, [r7, #12]
 80052d2:	7812      	ldrb	r2, [r2, #0]
 80052d4:	701a      	strb	r2, [r3, #0]
    while ((Limit-- > 0) && (*pText != '\0')) {
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	1e5a      	subs	r2, r3, #1
 80052da:	607a      	str	r2, [r7, #4]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d003      	beq.n	80052e8 <_EncodeStr+0x58>
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	781b      	ldrb	r3, [r3, #0]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d1ee      	bne.n	80052c6 <_EncodeStr+0x36>
    Limit = (unsigned int)(pText - sStart);
    *pLen++ = (U8)255;
    *pLen++ = (U8)((Limit >> 8) & 255);
    *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
    *pLen = (U8)(pText - sStart);
 80052e8:	68ba      	ldr	r2, [r7, #8]
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	1ad3      	subs	r3, r2, r3
 80052ee:	b2da      	uxtb	r2, r3
 80052f0:	693b      	ldr	r3, [r7, #16]
 80052f2:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  return pPayload;
 80052f4:	68fb      	ldr	r3, [r7, #12]
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	371c      	adds	r7, #28
 80052fa:	46bd      	mov	sp, r7
 80052fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005300:	4770      	bx	lr

08005302 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8005302:	b480      	push	{r7}
 8005304:	b083      	sub	sp, #12
 8005306:	af00      	add	r7, sp, #0
 8005308:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	3307      	adds	r3, #7
}
 800530e:	4618      	mov	r0, r3
 8005310:	370c      	adds	r7, #12
 8005312:	46bd      	mov	sp, r7
 8005314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005318:	4770      	bx	lr
	...

0800531c <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 800531c:	b580      	push	{r7, lr}
 800531e:	b082      	sub	sp, #8
 8005320:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005322:	4b34      	ldr	r3, [pc, #208]	@ (80053f4 <_HandleIncomingPacket+0xd8>)
 8005324:	7e1b      	ldrb	r3, [r3, #24]
 8005326:	4618      	mov	r0, r3
 8005328:	1cfb      	adds	r3, r7, #3
 800532a:	2201      	movs	r2, #1
 800532c:	4619      	mov	r1, r3
 800532e:	f7ff fe59 	bl	8004fe4 <SEGGER_RTT_ReadNoLock>
 8005332:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d057      	beq.n	80053ea <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 800533a:	78fb      	ldrb	r3, [r7, #3]
 800533c:	2b80      	cmp	r3, #128	@ 0x80
 800533e:	d031      	beq.n	80053a4 <_HandleIncomingPacket+0x88>
 8005340:	2b80      	cmp	r3, #128	@ 0x80
 8005342:	dc40      	bgt.n	80053c6 <_HandleIncomingPacket+0xaa>
 8005344:	2b07      	cmp	r3, #7
 8005346:	dc15      	bgt.n	8005374 <_HandleIncomingPacket+0x58>
 8005348:	2b00      	cmp	r3, #0
 800534a:	dd3c      	ble.n	80053c6 <_HandleIncomingPacket+0xaa>
 800534c:	3b01      	subs	r3, #1
 800534e:	2b06      	cmp	r3, #6
 8005350:	d839      	bhi.n	80053c6 <_HandleIncomingPacket+0xaa>
 8005352:	a201      	add	r2, pc, #4	@ (adr r2, 8005358 <_HandleIncomingPacket+0x3c>)
 8005354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005358:	0800537b 	.word	0x0800537b
 800535c:	08005381 	.word	0x08005381
 8005360:	08005387 	.word	0x08005387
 8005364:	0800538d 	.word	0x0800538d
 8005368:	08005393 	.word	0x08005393
 800536c:	08005399 	.word	0x08005399
 8005370:	0800539f 	.word	0x0800539f
 8005374:	2b7f      	cmp	r3, #127	@ 0x7f
 8005376:	d033      	beq.n	80053e0 <_HandleIncomingPacket+0xc4>
 8005378:	e025      	b.n	80053c6 <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800537a:	f000 fee7 	bl	800614c <SEGGER_SYSVIEW_Start>
      break;
 800537e:	e034      	b.n	80053ea <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8005380:	f000 ff9e 	bl	80062c0 <SEGGER_SYSVIEW_Stop>
      break;
 8005384:	e031      	b.n	80053ea <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8005386:	f001 f977 	bl	8006678 <SEGGER_SYSVIEW_RecordSystime>
      break;
 800538a:	e02e      	b.n	80053ea <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 800538c:	f001 f93c 	bl	8006608 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8005390:	e02b      	b.n	80053ea <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8005392:	f000 ffbb 	bl	800630c <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8005396:	e028      	b.n	80053ea <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8005398:	f001 fca8 	bl	8006cec <SEGGER_SYSVIEW_SendNumModules>
      break;
 800539c:	e025      	b.n	80053ea <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 800539e:	f001 fc87 	bl	8006cb0 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 80053a2:	e022      	b.n	80053ea <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80053a4:	4b13      	ldr	r3, [pc, #76]	@ (80053f4 <_HandleIncomingPacket+0xd8>)
 80053a6:	7e1b      	ldrb	r3, [r3, #24]
 80053a8:	4618      	mov	r0, r3
 80053aa:	1cfb      	adds	r3, r7, #3
 80053ac:	2201      	movs	r2, #1
 80053ae:	4619      	mov	r1, r3
 80053b0:	f7ff fe18 	bl	8004fe4 <SEGGER_RTT_ReadNoLock>
 80053b4:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d013      	beq.n	80053e4 <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 80053bc:	78fb      	ldrb	r3, [r7, #3]
 80053be:	4618      	mov	r0, r3
 80053c0:	f001 fbec 	bl	8006b9c <SEGGER_SYSVIEW_SendModule>
      }
      break;
 80053c4:	e00e      	b.n	80053e4 <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 80053c6:	78fb      	ldrb	r3, [r7, #3]
 80053c8:	b25b      	sxtb	r3, r3
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	da0c      	bge.n	80053e8 <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80053ce:	4b09      	ldr	r3, [pc, #36]	@ (80053f4 <_HandleIncomingPacket+0xd8>)
 80053d0:	7e1b      	ldrb	r3, [r3, #24]
 80053d2:	4618      	mov	r0, r3
 80053d4:	1cfb      	adds	r3, r7, #3
 80053d6:	2201      	movs	r2, #1
 80053d8:	4619      	mov	r1, r3
 80053da:	f7ff fe03 	bl	8004fe4 <SEGGER_RTT_ReadNoLock>
      }
      break;
 80053de:	e003      	b.n	80053e8 <_HandleIncomingPacket+0xcc>
      break;
 80053e0:	bf00      	nop
 80053e2:	e002      	b.n	80053ea <_HandleIncomingPacket+0xce>
      break;
 80053e4:	bf00      	nop
 80053e6:	e000      	b.n	80053ea <_HandleIncomingPacket+0xce>
      break;
 80053e8:	bf00      	nop
    }
  }
}
 80053ea:	bf00      	nop
 80053ec:	3708      	adds	r7, #8
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bd80      	pop	{r7, pc}
 80053f2:	bf00      	nop
 80053f4:	20004590 	.word	0x20004590

080053f8 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b08c      	sub	sp, #48	@ 0x30
 80053fc:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 80053fe:	2301      	movs	r3, #1
 8005400:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8005402:	1d3b      	adds	r3, r7, #4
 8005404:	3301      	adds	r3, #1
 8005406:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8005408:	69fb      	ldr	r3, [r7, #28]
 800540a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800540c:	4b31      	ldr	r3, [pc, #196]	@ (80054d4 <_TrySendOverflowPacket+0xdc>)
 800540e:	695b      	ldr	r3, [r3, #20]
 8005410:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005412:	e00b      	b.n	800542c <_TrySendOverflowPacket+0x34>
 8005414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005416:	b2da      	uxtb	r2, r3
 8005418:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800541a:	1c59      	adds	r1, r3, #1
 800541c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800541e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005422:	b2d2      	uxtb	r2, r2
 8005424:	701a      	strb	r2, [r3, #0]
 8005426:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005428:	09db      	lsrs	r3, r3, #7
 800542a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800542c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800542e:	2b7f      	cmp	r3, #127	@ 0x7f
 8005430:	d8f0      	bhi.n	8005414 <_TrySendOverflowPacket+0x1c>
 8005432:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005434:	1c5a      	adds	r2, r3, #1
 8005436:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005438:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800543a:	b2d2      	uxtb	r2, r2
 800543c:	701a      	strb	r2, [r3, #0]
 800543e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005440:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005442:	4b25      	ldr	r3, [pc, #148]	@ (80054d8 <_TrySendOverflowPacket+0xe0>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	61bb      	str	r3, [r7, #24]
  Delta = (I32)(TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp);
 8005448:	4b22      	ldr	r3, [pc, #136]	@ (80054d4 <_TrySendOverflowPacket+0xdc>)
 800544a:	68db      	ldr	r3, [r3, #12]
 800544c:	69ba      	ldr	r2, [r7, #24]
 800544e:	1ad3      	subs	r3, r2, r3
 8005450:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8005452:	69fb      	ldr	r3, [r7, #28]
 8005454:	627b      	str	r3, [r7, #36]	@ 0x24
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	623b      	str	r3, [r7, #32]
 800545a:	e00b      	b.n	8005474 <_TrySendOverflowPacket+0x7c>
 800545c:	6a3b      	ldr	r3, [r7, #32]
 800545e:	b2da      	uxtb	r2, r3
 8005460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005462:	1c59      	adds	r1, r3, #1
 8005464:	6279      	str	r1, [r7, #36]	@ 0x24
 8005466:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800546a:	b2d2      	uxtb	r2, r2
 800546c:	701a      	strb	r2, [r3, #0]
 800546e:	6a3b      	ldr	r3, [r7, #32]
 8005470:	09db      	lsrs	r3, r3, #7
 8005472:	623b      	str	r3, [r7, #32]
 8005474:	6a3b      	ldr	r3, [r7, #32]
 8005476:	2b7f      	cmp	r3, #127	@ 0x7f
 8005478:	d8f0      	bhi.n	800545c <_TrySendOverflowPacket+0x64>
 800547a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800547c:	1c5a      	adds	r2, r3, #1
 800547e:	627a      	str	r2, [r7, #36]	@ 0x24
 8005480:	6a3a      	ldr	r2, [r7, #32]
 8005482:	b2d2      	uxtb	r2, r2
 8005484:	701a      	strb	r2, [r3, #0]
 8005486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005488:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 800548a:	4b12      	ldr	r3, [pc, #72]	@ (80054d4 <_TrySendOverflowPacket+0xdc>)
 800548c:	785b      	ldrb	r3, [r3, #1]
 800548e:	4618      	mov	r0, r3
 8005490:	1d3b      	adds	r3, r7, #4
 8005492:	69fa      	ldr	r2, [r7, #28]
 8005494:	1ad3      	subs	r3, r2, r3
 8005496:	461a      	mov	r2, r3
 8005498:	1d3b      	adds	r3, r7, #4
 800549a:	4619      	mov	r1, r3
 800549c:	f7fa fea0 	bl	80001e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 80054a0:	4603      	mov	r3, r0
 80054a2:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 80054a4:	693b      	ldr	r3, [r7, #16]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d009      	beq.n	80054be <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 80054aa:	4a0a      	ldr	r2, [pc, #40]	@ (80054d4 <_TrySendOverflowPacket+0xdc>)
 80054ac:	69bb      	ldr	r3, [r7, #24]
 80054ae:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 80054b0:	4b08      	ldr	r3, [pc, #32]	@ (80054d4 <_TrySendOverflowPacket+0xdc>)
 80054b2:	781b      	ldrb	r3, [r3, #0]
 80054b4:	3b01      	subs	r3, #1
 80054b6:	b2da      	uxtb	r2, r3
 80054b8:	4b06      	ldr	r3, [pc, #24]	@ (80054d4 <_TrySendOverflowPacket+0xdc>)
 80054ba:	701a      	strb	r2, [r3, #0]
 80054bc:	e004      	b.n	80054c8 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 80054be:	4b05      	ldr	r3, [pc, #20]	@ (80054d4 <_TrySendOverflowPacket+0xdc>)
 80054c0:	695b      	ldr	r3, [r3, #20]
 80054c2:	3301      	adds	r3, #1
 80054c4:	4a03      	ldr	r2, [pc, #12]	@ (80054d4 <_TrySendOverflowPacket+0xdc>)
 80054c6:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 80054c8:	693b      	ldr	r3, [r7, #16]
}
 80054ca:	4618      	mov	r0, r3
 80054cc:	3730      	adds	r7, #48	@ 0x30
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bd80      	pop	{r7, pc}
 80054d2:	bf00      	nop
 80054d4:	20004590 	.word	0x20004590
 80054d8:	e0001004 	.word	0xe0001004

080054dc <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 80054dc:	b580      	push	{r7, lr}
 80054de:	b08a      	sub	sp, #40	@ 0x28
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	60f8      	str	r0, [r7, #12]
 80054e4:	60b9      	str	r1, [r7, #8]
 80054e6:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 80054e8:	4b98      	ldr	r3, [pc, #608]	@ (800574c <_SendPacket+0x270>)
 80054ea:	781b      	ldrb	r3, [r3, #0]
 80054ec:	2b01      	cmp	r3, #1
 80054ee:	d010      	beq.n	8005512 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 80054f0:	4b96      	ldr	r3, [pc, #600]	@ (800574c <_SendPacket+0x270>)
 80054f2:	781b      	ldrb	r3, [r3, #0]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	f000 812d 	beq.w	8005754 <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 80054fa:	4b94      	ldr	r3, [pc, #592]	@ (800574c <_SendPacket+0x270>)
 80054fc:	781b      	ldrb	r3, [r3, #0]
 80054fe:	2b02      	cmp	r3, #2
 8005500:	d109      	bne.n	8005516 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8005502:	f7ff ff79 	bl	80053f8 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8005506:	4b91      	ldr	r3, [pc, #580]	@ (800574c <_SendPacket+0x270>)
 8005508:	781b      	ldrb	r3, [r3, #0]
 800550a:	2b01      	cmp	r3, #1
 800550c:	f040 8124 	bne.w	8005758 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 8005510:	e001      	b.n	8005516 <_SendPacket+0x3a>
    goto Send;
 8005512:	bf00      	nop
 8005514:	e000      	b.n	8005518 <_SendPacket+0x3c>
Send:
 8005516:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2b1f      	cmp	r3, #31
 800551c:	d809      	bhi.n	8005532 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800551e:	4b8b      	ldr	r3, [pc, #556]	@ (800574c <_SendPacket+0x270>)
 8005520:	69da      	ldr	r2, [r3, #28]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	fa22 f303 	lsr.w	r3, r2, r3
 8005528:	f003 0301 	and.w	r3, r3, #1
 800552c:	2b00      	cmp	r3, #0
 800552e:	f040 8115 	bne.w	800575c <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2b17      	cmp	r3, #23
 8005536:	d807      	bhi.n	8005548 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	3b01      	subs	r3, #1
 800553c:	60fb      	str	r3, [r7, #12]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	b2da      	uxtb	r2, r3
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	701a      	strb	r2, [r3, #0]
 8005546:	e0c4      	b.n	80056d2 <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 8005548:	68ba      	ldr	r2, [r7, #8]
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	1ad3      	subs	r3, r2, r3
 800554e:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 8005550:	69fb      	ldr	r3, [r7, #28]
 8005552:	2b7f      	cmp	r3, #127	@ 0x7f
 8005554:	d912      	bls.n	800557c <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 8005556:	69fb      	ldr	r3, [r7, #28]
 8005558:	09da      	lsrs	r2, r3, #7
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	3b01      	subs	r3, #1
 800555e:	60fb      	str	r3, [r7, #12]
 8005560:	b2d2      	uxtb	r2, r2
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 8005566:	69fb      	ldr	r3, [r7, #28]
 8005568:	b2db      	uxtb	r3, r3
 800556a:	68fa      	ldr	r2, [r7, #12]
 800556c:	3a01      	subs	r2, #1
 800556e:	60fa      	str	r2, [r7, #12]
 8005570:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005574:	b2da      	uxtb	r2, r3
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	701a      	strb	r2, [r3, #0]
 800557a:	e006      	b.n	800558a <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	3b01      	subs	r3, #1
 8005580:	60fb      	str	r3, [r7, #12]
 8005582:	69fb      	ldr	r3, [r7, #28]
 8005584:	b2da      	uxtb	r2, r3
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2b7e      	cmp	r3, #126	@ 0x7e
 800558e:	d807      	bhi.n	80055a0 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	3b01      	subs	r3, #1
 8005594:	60fb      	str	r3, [r7, #12]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	b2da      	uxtb	r2, r3
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	701a      	strb	r2, [r3, #0]
 800559e:	e098      	b.n	80056d2 <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80055a6:	d212      	bcs.n	80055ce <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	09da      	lsrs	r2, r3, #7
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	3b01      	subs	r3, #1
 80055b0:	60fb      	str	r3, [r7, #12]
 80055b2:	b2d2      	uxtb	r2, r2
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	b2db      	uxtb	r3, r3
 80055bc:	68fa      	ldr	r2, [r7, #12]
 80055be:	3a01      	subs	r2, #1
 80055c0:	60fa      	str	r2, [r7, #12]
 80055c2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80055c6:	b2da      	uxtb	r2, r3
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	701a      	strb	r2, [r3, #0]
 80055cc:	e081      	b.n	80056d2 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80055d4:	d21d      	bcs.n	8005612 <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	0b9a      	lsrs	r2, r3, #14
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	3b01      	subs	r3, #1
 80055de:	60fb      	str	r3, [r7, #12]
 80055e0:	b2d2      	uxtb	r2, r2
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	09db      	lsrs	r3, r3, #7
 80055ea:	b2db      	uxtb	r3, r3
 80055ec:	68fa      	ldr	r2, [r7, #12]
 80055ee:	3a01      	subs	r2, #1
 80055f0:	60fa      	str	r2, [r7, #12]
 80055f2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80055f6:	b2da      	uxtb	r2, r3
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	b2db      	uxtb	r3, r3
 8005600:	68fa      	ldr	r2, [r7, #12]
 8005602:	3a01      	subs	r2, #1
 8005604:	60fa      	str	r2, [r7, #12]
 8005606:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800560a:	b2da      	uxtb	r2, r3
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	701a      	strb	r2, [r3, #0]
 8005610:	e05f      	b.n	80056d2 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005618:	d228      	bcs.n	800566c <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	0d5a      	lsrs	r2, r3, #21
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	3b01      	subs	r3, #1
 8005622:	60fb      	str	r3, [r7, #12]
 8005624:	b2d2      	uxtb	r2, r2
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	0b9b      	lsrs	r3, r3, #14
 800562e:	b2db      	uxtb	r3, r3
 8005630:	68fa      	ldr	r2, [r7, #12]
 8005632:	3a01      	subs	r2, #1
 8005634:	60fa      	str	r2, [r7, #12]
 8005636:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800563a:	b2da      	uxtb	r2, r3
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	09db      	lsrs	r3, r3, #7
 8005644:	b2db      	uxtb	r3, r3
 8005646:	68fa      	ldr	r2, [r7, #12]
 8005648:	3a01      	subs	r2, #1
 800564a:	60fa      	str	r2, [r7, #12]
 800564c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005650:	b2da      	uxtb	r2, r3
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	b2db      	uxtb	r3, r3
 800565a:	68fa      	ldr	r2, [r7, #12]
 800565c:	3a01      	subs	r2, #1
 800565e:	60fa      	str	r2, [r7, #12]
 8005660:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005664:	b2da      	uxtb	r2, r3
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	701a      	strb	r2, [r3, #0]
 800566a:	e032      	b.n	80056d2 <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	0f1a      	lsrs	r2, r3, #28
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	3b01      	subs	r3, #1
 8005674:	60fb      	str	r3, [r7, #12]
 8005676:	b2d2      	uxtb	r2, r2
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	0d5b      	lsrs	r3, r3, #21
 8005680:	b2db      	uxtb	r3, r3
 8005682:	68fa      	ldr	r2, [r7, #12]
 8005684:	3a01      	subs	r2, #1
 8005686:	60fa      	str	r2, [r7, #12]
 8005688:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800568c:	b2da      	uxtb	r2, r3
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	0b9b      	lsrs	r3, r3, #14
 8005696:	b2db      	uxtb	r3, r3
 8005698:	68fa      	ldr	r2, [r7, #12]
 800569a:	3a01      	subs	r2, #1
 800569c:	60fa      	str	r2, [r7, #12]
 800569e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80056a2:	b2da      	uxtb	r2, r3
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	09db      	lsrs	r3, r3, #7
 80056ac:	b2db      	uxtb	r3, r3
 80056ae:	68fa      	ldr	r2, [r7, #12]
 80056b0:	3a01      	subs	r2, #1
 80056b2:	60fa      	str	r2, [r7, #12]
 80056b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80056b8:	b2da      	uxtb	r2, r3
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	b2db      	uxtb	r3, r3
 80056c2:	68fa      	ldr	r2, [r7, #12]
 80056c4:	3a01      	subs	r2, #1
 80056c6:	60fa      	str	r2, [r7, #12]
 80056c8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80056cc:	b2da      	uxtb	r2, r3
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80056d2:	4b1f      	ldr	r3, [pc, #124]	@ (8005750 <_SendPacket+0x274>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80056d8:	4b1c      	ldr	r3, [pc, #112]	@ (800574c <_SendPacket+0x270>)
 80056da:	68db      	ldr	r3, [r3, #12]
 80056dc:	69ba      	ldr	r2, [r7, #24]
 80056de:	1ad3      	subs	r3, r2, r3
 80056e0:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	623b      	str	r3, [r7, #32]
 80056ea:	e00b      	b.n	8005704 <_SendPacket+0x228>
 80056ec:	6a3b      	ldr	r3, [r7, #32]
 80056ee:	b2da      	uxtb	r2, r3
 80056f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056f2:	1c59      	adds	r1, r3, #1
 80056f4:	6279      	str	r1, [r7, #36]	@ 0x24
 80056f6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80056fa:	b2d2      	uxtb	r2, r2
 80056fc:	701a      	strb	r2, [r3, #0]
 80056fe:	6a3b      	ldr	r3, [r7, #32]
 8005700:	09db      	lsrs	r3, r3, #7
 8005702:	623b      	str	r3, [r7, #32]
 8005704:	6a3b      	ldr	r3, [r7, #32]
 8005706:	2b7f      	cmp	r3, #127	@ 0x7f
 8005708:	d8f0      	bhi.n	80056ec <_SendPacket+0x210>
 800570a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800570c:	1c5a      	adds	r2, r3, #1
 800570e:	627a      	str	r2, [r7, #36]	@ 0x24
 8005710:	6a3a      	ldr	r2, [r7, #32]
 8005712:	b2d2      	uxtb	r2, r2
 8005714:	701a      	strb	r2, [r3, #0]
 8005716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005718:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 800571a:	4b0c      	ldr	r3, [pc, #48]	@ (800574c <_SendPacket+0x270>)
 800571c:	785b      	ldrb	r3, [r3, #1]
 800571e:	4618      	mov	r0, r3
 8005720:	68ba      	ldr	r2, [r7, #8]
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	1ad3      	subs	r3, r2, r3
 8005726:	461a      	mov	r2, r3
 8005728:	68f9      	ldr	r1, [r7, #12]
 800572a:	f7fa fd59 	bl	80001e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800572e:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8005730:	693b      	ldr	r3, [r7, #16]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d003      	beq.n	800573e <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8005736:	4a05      	ldr	r2, [pc, #20]	@ (800574c <_SendPacket+0x270>)
 8005738:	69bb      	ldr	r3, [r7, #24]
 800573a:	60d3      	str	r3, [r2, #12]
 800573c:	e00f      	b.n	800575e <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 800573e:	4b03      	ldr	r3, [pc, #12]	@ (800574c <_SendPacket+0x270>)
 8005740:	781b      	ldrb	r3, [r3, #0]
 8005742:	3301      	adds	r3, #1
 8005744:	b2da      	uxtb	r2, r3
 8005746:	4b01      	ldr	r3, [pc, #4]	@ (800574c <_SendPacket+0x270>)
 8005748:	701a      	strb	r2, [r3, #0]
 800574a:	e008      	b.n	800575e <_SendPacket+0x282>
 800574c:	20004590 	.word	0x20004590
 8005750:	e0001004 	.word	0xe0001004
    goto SendDone;
 8005754:	bf00      	nop
 8005756:	e002      	b.n	800575e <_SendPacket+0x282>
      goto SendDone;
 8005758:	bf00      	nop
 800575a:	e000      	b.n	800575e <_SendPacket+0x282>
      goto SendDone;
 800575c:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800575e:	4b14      	ldr	r3, [pc, #80]	@ (80057b0 <_SendPacket+0x2d4>)
 8005760:	7e1b      	ldrb	r3, [r3, #24]
 8005762:	4619      	mov	r1, r3
 8005764:	4a13      	ldr	r2, [pc, #76]	@ (80057b4 <_SendPacket+0x2d8>)
 8005766:	460b      	mov	r3, r1
 8005768:	005b      	lsls	r3, r3, #1
 800576a:	440b      	add	r3, r1
 800576c:	00db      	lsls	r3, r3, #3
 800576e:	4413      	add	r3, r2
 8005770:	336c      	adds	r3, #108	@ 0x6c
 8005772:	681a      	ldr	r2, [r3, #0]
 8005774:	4b0e      	ldr	r3, [pc, #56]	@ (80057b0 <_SendPacket+0x2d4>)
 8005776:	7e1b      	ldrb	r3, [r3, #24]
 8005778:	4618      	mov	r0, r3
 800577a:	490e      	ldr	r1, [pc, #56]	@ (80057b4 <_SendPacket+0x2d8>)
 800577c:	4603      	mov	r3, r0
 800577e:	005b      	lsls	r3, r3, #1
 8005780:	4403      	add	r3, r0
 8005782:	00db      	lsls	r3, r3, #3
 8005784:	440b      	add	r3, r1
 8005786:	3370      	adds	r3, #112	@ 0x70
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	429a      	cmp	r2, r3
 800578c:	d00b      	beq.n	80057a6 <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800578e:	4b08      	ldr	r3, [pc, #32]	@ (80057b0 <_SendPacket+0x2d4>)
 8005790:	789b      	ldrb	r3, [r3, #2]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d107      	bne.n	80057a6 <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8005796:	4b06      	ldr	r3, [pc, #24]	@ (80057b0 <_SendPacket+0x2d4>)
 8005798:	2201      	movs	r2, #1
 800579a:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 800579c:	f7ff fdbe 	bl	800531c <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 80057a0:	4b03      	ldr	r3, [pc, #12]	@ (80057b0 <_SendPacket+0x2d4>)
 80057a2:	2200      	movs	r2, #0
 80057a4:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 80057a6:	bf00      	nop
 80057a8:	3728      	adds	r7, #40	@ 0x28
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}
 80057ae:	bf00      	nop
 80057b0:	20004590 	.word	0x20004590
 80057b4:	200030d0 	.word	0x200030d0

080057b8 <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b08a      	sub	sp, #40	@ 0x28
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
 80057c0:	460b      	mov	r3, r1
 80057c2:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	691b      	ldr	r3, [r3, #16]
 80057c8:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 80057ca:	697b      	ldr	r3, [r7, #20]
 80057cc:	3301      	adds	r3, #1
 80057ce:	2b80      	cmp	r3, #128	@ 0x80
 80057d0:	d80a      	bhi.n	80057e8 <_StoreChar+0x30>
    *(p->pPayload++) = (U8)c;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	1c59      	adds	r1, r3, #1
 80057d8:	687a      	ldr	r2, [r7, #4]
 80057da:	6051      	str	r1, [r2, #4]
 80057dc:	78fa      	ldrb	r2, [r7, #3]
 80057de:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	1c5a      	adds	r2, r3, #1
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	691b      	ldr	r3, [r3, #16]
 80057ec:	2b80      	cmp	r3, #128	@ 0x80
 80057ee:	d15a      	bne.n	80058a6 <_StoreChar+0xee>
    *(p->pPayloadStart) = (U8)p->Cnt;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	691a      	ldr	r2, [r3, #16]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	689b      	ldr	r3, [r3, #8]
 80057f8:	b2d2      	uxtb	r2, r2
 80057fa:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	68db      	ldr	r3, [r3, #12]
 8005806:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 8005808:	693b      	ldr	r3, [r7, #16]
 800580a:	627b      	str	r3, [r7, #36]	@ 0x24
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	623b      	str	r3, [r7, #32]
 8005810:	e00b      	b.n	800582a <_StoreChar+0x72>
 8005812:	6a3b      	ldr	r3, [r7, #32]
 8005814:	b2da      	uxtb	r2, r3
 8005816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005818:	1c59      	adds	r1, r3, #1
 800581a:	6279      	str	r1, [r7, #36]	@ 0x24
 800581c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005820:	b2d2      	uxtb	r2, r2
 8005822:	701a      	strb	r2, [r3, #0]
 8005824:	6a3b      	ldr	r3, [r7, #32]
 8005826:	09db      	lsrs	r3, r3, #7
 8005828:	623b      	str	r3, [r7, #32]
 800582a:	6a3b      	ldr	r3, [r7, #32]
 800582c:	2b7f      	cmp	r3, #127	@ 0x7f
 800582e:	d8f0      	bhi.n	8005812 <_StoreChar+0x5a>
 8005830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005832:	1c5a      	adds	r2, r3, #1
 8005834:	627a      	str	r2, [r7, #36]	@ 0x24
 8005836:	6a3a      	ldr	r2, [r7, #32]
 8005838:	b2d2      	uxtb	r2, r2
 800583a:	701a      	strb	r2, [r3, #0]
 800583c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800583e:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 8005840:	693b      	ldr	r3, [r7, #16]
 8005842:	61fb      	str	r3, [r7, #28]
 8005844:	2300      	movs	r3, #0
 8005846:	61bb      	str	r3, [r7, #24]
 8005848:	e00b      	b.n	8005862 <_StoreChar+0xaa>
 800584a:	69bb      	ldr	r3, [r7, #24]
 800584c:	b2da      	uxtb	r2, r3
 800584e:	69fb      	ldr	r3, [r7, #28]
 8005850:	1c59      	adds	r1, r3, #1
 8005852:	61f9      	str	r1, [r7, #28]
 8005854:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005858:	b2d2      	uxtb	r2, r2
 800585a:	701a      	strb	r2, [r3, #0]
 800585c:	69bb      	ldr	r3, [r7, #24]
 800585e:	09db      	lsrs	r3, r3, #7
 8005860:	61bb      	str	r3, [r7, #24]
 8005862:	69bb      	ldr	r3, [r7, #24]
 8005864:	2b7f      	cmp	r3, #127	@ 0x7f
 8005866:	d8f0      	bhi.n	800584a <_StoreChar+0x92>
 8005868:	69fb      	ldr	r3, [r7, #28]
 800586a:	1c5a      	adds	r2, r3, #1
 800586c:	61fa      	str	r2, [r7, #28]
 800586e:	69ba      	ldr	r2, [r7, #24]
 8005870:	b2d2      	uxtb	r2, r2
 8005872:	701a      	strb	r2, [r3, #0]
 8005874:	69fb      	ldr	r3, [r7, #28]
 8005876:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	689b      	ldr	r3, [r3, #8]
 800587c:	221a      	movs	r2, #26
 800587e:	6939      	ldr	r1, [r7, #16]
 8005880:	4618      	mov	r0, r3
 8005882:	f7ff fe2b 	bl	80054dc <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	4618      	mov	r0, r3
 800588c:	f7ff fd39 	bl	8005302 <_PreparePacket>
 8005890:	4602      	mov	r2, r0
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	689b      	ldr	r3, [r3, #8]
 800589a:	1c5a      	adds	r2, r3, #1
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2200      	movs	r2, #0
 80058a4:	611a      	str	r2, [r3, #16]
  }
}
 80058a6:	bf00      	nop
 80058a8:	3728      	adds	r7, #40	@ 0x28
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}
	...

080058b0 <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b08a      	sub	sp, #40	@ 0x28
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	60f8      	str	r0, [r7, #12]
 80058b8:	60b9      	str	r1, [r7, #8]
 80058ba:	607a      	str	r2, [r7, #4]
 80058bc:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 80058c2:	2301      	movs	r3, #1
 80058c4:	627b      	str	r3, [r7, #36]	@ 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 80058c6:	2301      	movs	r3, #1
 80058c8:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 80058ca:	e007      	b.n	80058dc <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 80058cc:	6a3a      	ldr	r2, [r7, #32]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80058d4:	623b      	str	r3, [r7, #32]
    Width++;
 80058d6:	69fb      	ldr	r3, [r7, #28]
 80058d8:	3301      	adds	r3, #1
 80058da:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 80058dc:	6a3a      	ldr	r2, [r7, #32]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	429a      	cmp	r2, r3
 80058e2:	d2f3      	bcs.n	80058cc <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 80058e4:	683a      	ldr	r2, [r7, #0]
 80058e6:	69fb      	ldr	r3, [r7, #28]
 80058e8:	429a      	cmp	r2, r3
 80058ea:	d901      	bls.n	80058f0 <_PrintUnsigned+0x40>
    Width = NumDigits;
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 80058f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058f2:	f003 0301 	and.w	r3, r3, #1
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d000      	beq.n	80058fc <_PrintUnsigned+0x4c>
 80058fa:	e01f      	b.n	800593c <_PrintUnsigned+0x8c>
    if (FieldWidth != 0u) {
 80058fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d01c      	beq.n	800593c <_PrintUnsigned+0x8c>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 8005902:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005904:	f003 0302 	and.w	r3, r3, #2
 8005908:	2b00      	cmp	r3, #0
 800590a:	d005      	beq.n	8005918 <_PrintUnsigned+0x68>
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d102      	bne.n	8005918 <_PrintUnsigned+0x68>
        c = '0';
 8005912:	2330      	movs	r3, #48	@ 0x30
 8005914:	76fb      	strb	r3, [r7, #27]
 8005916:	e001      	b.n	800591c <_PrintUnsigned+0x6c>
      } else {
        c = ' ';
 8005918:	2320      	movs	r3, #32
 800591a:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800591c:	e007      	b.n	800592e <_PrintUnsigned+0x7e>
        FieldWidth--;
 800591e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005920:	3b01      	subs	r3, #1
 8005922:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, c);
 8005924:	7efb      	ldrb	r3, [r7, #27]
 8005926:	4619      	mov	r1, r3
 8005928:	68f8      	ldr	r0, [r7, #12]
 800592a:	f7ff ff45 	bl	80057b8 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800592e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005930:	2b00      	cmp	r3, #0
 8005932:	d003      	beq.n	800593c <_PrintUnsigned+0x8c>
 8005934:	69fa      	ldr	r2, [r7, #28]
 8005936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005938:	429a      	cmp	r2, r3
 800593a:	d3f0      	bcc.n	800591e <_PrintUnsigned+0x6e>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	2b01      	cmp	r3, #1
 8005940:	d903      	bls.n	800594a <_PrintUnsigned+0x9a>
      NumDigits--;
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	3b01      	subs	r3, #1
 8005946:	603b      	str	r3, [r7, #0]
 8005948:	e009      	b.n	800595e <_PrintUnsigned+0xae>
    } else {
      Div = v / Digit;
 800594a:	68ba      	ldr	r2, [r7, #8]
 800594c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800594e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005952:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 8005954:	697a      	ldr	r2, [r7, #20]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	429a      	cmp	r2, r3
 800595a:	d200      	bcs.n	800595e <_PrintUnsigned+0xae>
        break;
 800595c:	e005      	b.n	800596a <_PrintUnsigned+0xba>
      }
    }
    Digit *= Base;
 800595e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005960:	687a      	ldr	r2, [r7, #4]
 8005962:	fb02 f303 	mul.w	r3, r2, r3
 8005966:	627b      	str	r3, [r7, #36]	@ 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8005968:	e7e8      	b.n	800593c <_PrintUnsigned+0x8c>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 800596a:	68ba      	ldr	r2, [r7, #8]
 800596c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800596e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005972:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005978:	fb02 f303 	mul.w	r3, r2, r3
 800597c:	68ba      	ldr	r2, [r7, #8]
 800597e:	1ad3      	subs	r3, r2, r3
 8005980:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 8005982:	4a15      	ldr	r2, [pc, #84]	@ (80059d8 <_PrintUnsigned+0x128>)
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	4413      	add	r3, r2
 8005988:	781b      	ldrb	r3, [r3, #0]
 800598a:	4619      	mov	r1, r3
 800598c:	68f8      	ldr	r0, [r7, #12]
 800598e:	f7ff ff13 	bl	80057b8 <_StoreChar>
    Digit /= Base;
 8005992:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	fbb2 f3f3 	udiv	r3, r2, r3
 800599a:	627b      	str	r3, [r7, #36]	@ 0x24
  } while (Digit);
 800599c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d1e3      	bne.n	800596a <_PrintUnsigned+0xba>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 80059a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059a4:	f003 0301 	and.w	r3, r3, #1
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d011      	beq.n	80059d0 <_PrintUnsigned+0x120>
    if (FieldWidth != 0u) {
 80059ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d00e      	beq.n	80059d0 <_PrintUnsigned+0x120>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80059b2:	e006      	b.n	80059c2 <_PrintUnsigned+0x112>
        FieldWidth--;
 80059b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059b6:	3b01      	subs	r3, #1
 80059b8:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, ' ');
 80059ba:	2120      	movs	r1, #32
 80059bc:	68f8      	ldr	r0, [r7, #12]
 80059be:	f7ff fefb 	bl	80057b8 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80059c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d003      	beq.n	80059d0 <_PrintUnsigned+0x120>
 80059c8:	69fa      	ldr	r2, [r7, #28]
 80059ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059cc:	429a      	cmp	r2, r3
 80059ce:	d3f1      	bcc.n	80059b4 <_PrintUnsigned+0x104>
      }
    }
  }
}
 80059d0:	bf00      	nop
 80059d2:	3728      	adds	r7, #40	@ 0x28
 80059d4:	46bd      	mov	sp, r7
 80059d6:	bd80      	pop	{r7, pc}
 80059d8:	08007098 	.word	0x08007098

080059dc <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 80059dc:	b580      	push	{r7, lr}
 80059de:	b088      	sub	sp, #32
 80059e0:	af02      	add	r7, sp, #8
 80059e2:	60f8      	str	r0, [r7, #12]
 80059e4:	60b9      	str	r1, [r7, #8]
 80059e6:	607a      	str	r2, [r7, #4]
 80059e8:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 80059ea:	68bb      	ldr	r3, [r7, #8]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	bfb8      	it	lt
 80059f0:	425b      	neglt	r3, r3
 80059f2:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 80059f4:	2301      	movs	r3, #1
 80059f6:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 80059f8:	e007      	b.n	8005a0a <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	693a      	ldr	r2, [r7, #16]
 80059fe:	fb92 f3f3 	sdiv	r3, r2, r3
 8005a02:	613b      	str	r3, [r7, #16]
    Width++;
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	3301      	adds	r3, #1
 8005a08:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	693a      	ldr	r2, [r7, #16]
 8005a0e:	429a      	cmp	r2, r3
 8005a10:	daf3      	bge.n	80059fa <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 8005a12:	683a      	ldr	r2, [r7, #0]
 8005a14:	697b      	ldr	r3, [r7, #20]
 8005a16:	429a      	cmp	r2, r3
 8005a18:	d901      	bls.n	8005a1e <_PrintInt+0x42>
    Width = NumDigits;
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 8005a1e:	6a3b      	ldr	r3, [r7, #32]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d00a      	beq.n	8005a3a <_PrintInt+0x5e>
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	db04      	blt.n	8005a34 <_PrintInt+0x58>
 8005a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a2c:	f003 0304 	and.w	r3, r3, #4
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d002      	beq.n	8005a3a <_PrintInt+0x5e>
    FieldWidth--;
 8005a34:	6a3b      	ldr	r3, [r7, #32]
 8005a36:	3b01      	subs	r3, #1
 8005a38:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 8005a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a3c:	f003 0302 	and.w	r3, r3, #2
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d002      	beq.n	8005a4a <_PrintInt+0x6e>
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d016      	beq.n	8005a78 <_PrintInt+0x9c>
 8005a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a4c:	f003 0301 	and.w	r3, r3, #1
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d111      	bne.n	8005a78 <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 8005a54:	6a3b      	ldr	r3, [r7, #32]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d00e      	beq.n	8005a78 <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005a5a:	e006      	b.n	8005a6a <_PrintInt+0x8e>
        FieldWidth--;
 8005a5c:	6a3b      	ldr	r3, [r7, #32]
 8005a5e:	3b01      	subs	r3, #1
 8005a60:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 8005a62:	2120      	movs	r1, #32
 8005a64:	68f8      	ldr	r0, [r7, #12]
 8005a66:	f7ff fea7 	bl	80057b8 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005a6a:	6a3b      	ldr	r3, [r7, #32]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d003      	beq.n	8005a78 <_PrintInt+0x9c>
 8005a70:	697a      	ldr	r2, [r7, #20]
 8005a72:	6a3b      	ldr	r3, [r7, #32]
 8005a74:	429a      	cmp	r2, r3
 8005a76:	d3f1      	bcc.n	8005a5c <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	da07      	bge.n	8005a8e <_PrintInt+0xb2>
    v = -v;
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	425b      	negs	r3, r3
 8005a82:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 8005a84:	212d      	movs	r1, #45	@ 0x2d
 8005a86:	68f8      	ldr	r0, [r7, #12]
 8005a88:	f7ff fe96 	bl	80057b8 <_StoreChar>
 8005a8c:	e008      	b.n	8005aa0 <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 8005a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a90:	f003 0304 	and.w	r3, r3, #4
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d003      	beq.n	8005aa0 <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 8005a98:	212b      	movs	r1, #43	@ 0x2b
 8005a9a:	68f8      	ldr	r0, [r7, #12]
 8005a9c:	f7ff fe8c 	bl	80057b8 <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 8005aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aa2:	f003 0302 	and.w	r3, r3, #2
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d019      	beq.n	8005ade <_PrintInt+0x102>
 8005aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aac:	f003 0301 	and.w	r3, r3, #1
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d114      	bne.n	8005ade <_PrintInt+0x102>
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d111      	bne.n	8005ade <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 8005aba:	6a3b      	ldr	r3, [r7, #32]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d00e      	beq.n	8005ade <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005ac0:	e006      	b.n	8005ad0 <_PrintInt+0xf4>
        FieldWidth--;
 8005ac2:	6a3b      	ldr	r3, [r7, #32]
 8005ac4:	3b01      	subs	r3, #1
 8005ac6:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 8005ac8:	2130      	movs	r1, #48	@ 0x30
 8005aca:	68f8      	ldr	r0, [r7, #12]
 8005acc:	f7ff fe74 	bl	80057b8 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005ad0:	6a3b      	ldr	r3, [r7, #32]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d003      	beq.n	8005ade <_PrintInt+0x102>
 8005ad6:	697a      	ldr	r2, [r7, #20]
 8005ad8:	6a3b      	ldr	r3, [r7, #32]
 8005ada:	429a      	cmp	r2, r3
 8005adc:	d3f1      	bcc.n	8005ac2 <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 8005ade:	68b9      	ldr	r1, [r7, #8]
 8005ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ae2:	9301      	str	r3, [sp, #4]
 8005ae4:	6a3b      	ldr	r3, [r7, #32]
 8005ae6:	9300      	str	r3, [sp, #0]
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	687a      	ldr	r2, [r7, #4]
 8005aec:	68f8      	ldr	r0, [r7, #12]
 8005aee:	f7ff fedf 	bl	80058b0 <_PrintUnsigned>
}
 8005af2:	bf00      	nop
 8005af4:	3718      	adds	r7, #24
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}
	...

08005afc <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b098      	sub	sp, #96	@ 0x60
 8005b00:	af02      	add	r7, sp, #8
 8005b02:	60f8      	str	r0, [r7, #12]
 8005b04:	60b9      	str	r1, [r7, #8]
 8005b06:	607a      	str	r2, [r7, #4]
  const char*   s;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8005b08:	f3ef 8311 	mrs	r3, BASEPRI
 8005b0c:	f04f 0120 	mov.w	r1, #32
 8005b10:	f381 8811 	msr	BASEPRI, r1
 8005b14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b16:	48b7      	ldr	r0, [pc, #732]	@ (8005df4 <_VPrintTarget+0x2f8>)
 8005b18:	f7ff fbf3 	bl	8005302 <_PreparePacket>
 8005b1c:	62b8      	str	r0, [r7, #40]	@ 0x28
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 8005b1e:	4bb5      	ldr	r3, [pc, #724]	@ (8005df4 <_VPrintTarget+0x2f8>)
 8005b20:	613b      	str	r3, [r7, #16]
#endif
  BufferDesc.Cnt            = 0u;
 8005b22:	2300      	movs	r3, #0
 8005b24:	623b      	str	r3, [r7, #32]
  BufferDesc.pPayloadStart  = pPayloadStart;
 8005b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b28:	61bb      	str	r3, [r7, #24]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 8005b2a:	69bb      	ldr	r3, [r7, #24]
 8005b2c:	3301      	adds	r3, #1
 8005b2e:	617b      	str	r3, [r7, #20]
  BufferDesc.Options        =  Options;
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	61fb      	str	r3, [r7, #28]

  do {
    c = *sFormat;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	781b      	ldrb	r3, [r3, #0]
 8005b38:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    sFormat++;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	3301      	adds	r3, #1
 8005b40:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 8005b42:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	f000 81a8 	beq.w	8005e9c <_VPrintTarget+0x3a0>
      break;
    }
    if (c == '%') {
 8005b4c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005b50:	2b25      	cmp	r3, #37	@ 0x25
 8005b52:	f040 8195 	bne.w	8005e80 <_VPrintTarget+0x384>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 8005b56:	2300      	movs	r3, #0
 8005b58:	64bb      	str	r3, [r7, #72]	@ 0x48
      v = 1;
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	653b      	str	r3, [r7, #80]	@ 0x50
      do {
        c = *sFormat;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	781b      	ldrb	r3, [r3, #0]
 8005b62:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        switch (c) {
 8005b66:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005b6a:	3b23      	subs	r3, #35	@ 0x23
 8005b6c:	2b0d      	cmp	r3, #13
 8005b6e:	d83f      	bhi.n	8005bf0 <_VPrintTarget+0xf4>
 8005b70:	a201      	add	r2, pc, #4	@ (adr r2, 8005b78 <_VPrintTarget+0x7c>)
 8005b72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b76:	bf00      	nop
 8005b78:	08005be1 	.word	0x08005be1
 8005b7c:	08005bf1 	.word	0x08005bf1
 8005b80:	08005bf1 	.word	0x08005bf1
 8005b84:	08005bf1 	.word	0x08005bf1
 8005b88:	08005bf1 	.word	0x08005bf1
 8005b8c:	08005bf1 	.word	0x08005bf1
 8005b90:	08005bf1 	.word	0x08005bf1
 8005b94:	08005bf1 	.word	0x08005bf1
 8005b98:	08005bd1 	.word	0x08005bd1
 8005b9c:	08005bf1 	.word	0x08005bf1
 8005ba0:	08005bb1 	.word	0x08005bb1
 8005ba4:	08005bf1 	.word	0x08005bf1
 8005ba8:	08005bf1 	.word	0x08005bf1
 8005bac:	08005bc1 	.word	0x08005bc1
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 8005bb0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005bb2:	f043 0301 	orr.w	r3, r3, #1
 8005bb6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	3301      	adds	r3, #1
 8005bbc:	60fb      	str	r3, [r7, #12]
 8005bbe:	e01a      	b.n	8005bf6 <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 8005bc0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005bc2:	f043 0302 	orr.w	r3, r3, #2
 8005bc6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	3301      	adds	r3, #1
 8005bcc:	60fb      	str	r3, [r7, #12]
 8005bce:	e012      	b.n	8005bf6 <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 8005bd0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005bd2:	f043 0304 	orr.w	r3, r3, #4
 8005bd6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	3301      	adds	r3, #1
 8005bdc:	60fb      	str	r3, [r7, #12]
 8005bde:	e00a      	b.n	8005bf6 <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 8005be0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005be2:	f043 0308 	orr.w	r3, r3, #8
 8005be6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	3301      	adds	r3, #1
 8005bec:	60fb      	str	r3, [r7, #12]
 8005bee:	e002      	b.n	8005bf6 <_VPrintTarget+0xfa>
        default:  v = 0; break;
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	653b      	str	r3, [r7, #80]	@ 0x50
 8005bf4:	bf00      	nop
        }
      } while (v);
 8005bf6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d1b0      	bne.n	8005b5e <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	647b      	str	r3, [r7, #68]	@ 0x44
      do {
        c = *sFormat;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	781b      	ldrb	r3, [r3, #0]
 8005c04:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        if ((c < '0') || (c > '9')) {
 8005c08:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005c0c:	2b2f      	cmp	r3, #47	@ 0x2f
 8005c0e:	d912      	bls.n	8005c36 <_VPrintTarget+0x13a>
 8005c10:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005c14:	2b39      	cmp	r3, #57	@ 0x39
 8005c16:	d80e      	bhi.n	8005c36 <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	3301      	adds	r3, #1
 8005c1c:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 8005c1e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c20:	4613      	mov	r3, r2
 8005c22:	009b      	lsls	r3, r3, #2
 8005c24:	4413      	add	r3, r2
 8005c26:	005b      	lsls	r3, r3, #1
 8005c28:	461a      	mov	r2, r3
 8005c2a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005c2e:	4413      	add	r3, r2
 8005c30:	3b30      	subs	r3, #48	@ 0x30
 8005c32:	647b      	str	r3, [r7, #68]	@ 0x44
        c = *sFormat;
 8005c34:	e7e4      	b.n	8005c00 <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 8005c36:	2300      	movs	r3, #0
 8005c38:	64fb      	str	r3, [r7, #76]	@ 0x4c
      c = *sFormat;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	781b      	ldrb	r3, [r3, #0]
 8005c3e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      if (c == '.') {
 8005c42:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005c46:	2b2e      	cmp	r3, #46	@ 0x2e
 8005c48:	d11d      	bne.n	8005c86 <_VPrintTarget+0x18a>
        sFormat++;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	3301      	adds	r3, #1
 8005c4e:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	781b      	ldrb	r3, [r3, #0]
 8005c54:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          if ((c < '0') || (c > '9')) {
 8005c58:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005c5c:	2b2f      	cmp	r3, #47	@ 0x2f
 8005c5e:	d912      	bls.n	8005c86 <_VPrintTarget+0x18a>
 8005c60:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005c64:	2b39      	cmp	r3, #57	@ 0x39
 8005c66:	d80e      	bhi.n	8005c86 <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	3301      	adds	r3, #1
 8005c6c:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 8005c6e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005c70:	4613      	mov	r3, r2
 8005c72:	009b      	lsls	r3, r3, #2
 8005c74:	4413      	add	r3, r2
 8005c76:	005b      	lsls	r3, r3, #1
 8005c78:	461a      	mov	r2, r3
 8005c7a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005c7e:	4413      	add	r3, r2
 8005c80:	3b30      	subs	r3, #48	@ 0x30
 8005c82:	64fb      	str	r3, [r7, #76]	@ 0x4c
          c = *sFormat;
 8005c84:	e7e4      	b.n	8005c50 <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	781b      	ldrb	r3, [r3, #0]
 8005c8a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 8005c8e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005c92:	2b6c      	cmp	r3, #108	@ 0x6c
 8005c94:	d003      	beq.n	8005c9e <_VPrintTarget+0x1a2>
 8005c96:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005c9a:	2b68      	cmp	r3, #104	@ 0x68
 8005c9c:	d107      	bne.n	8005cae <_VPrintTarget+0x1b2>
          c = *sFormat;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	781b      	ldrb	r3, [r3, #0]
 8005ca2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          sFormat++;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	3301      	adds	r3, #1
 8005caa:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 8005cac:	e7ef      	b.n	8005c8e <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 8005cae:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005cb2:	2b25      	cmp	r3, #37	@ 0x25
 8005cb4:	f000 80d8 	beq.w	8005e68 <_VPrintTarget+0x36c>
 8005cb8:	2b25      	cmp	r3, #37	@ 0x25
 8005cba:	f2c0 80dc 	blt.w	8005e76 <_VPrintTarget+0x37a>
 8005cbe:	2b78      	cmp	r3, #120	@ 0x78
 8005cc0:	f300 80d9 	bgt.w	8005e76 <_VPrintTarget+0x37a>
 8005cc4:	2b58      	cmp	r3, #88	@ 0x58
 8005cc6:	f2c0 80d6 	blt.w	8005e76 <_VPrintTarget+0x37a>
 8005cca:	3b58      	subs	r3, #88	@ 0x58
 8005ccc:	2b20      	cmp	r3, #32
 8005cce:	f200 80d2 	bhi.w	8005e76 <_VPrintTarget+0x37a>
 8005cd2:	a201      	add	r2, pc, #4	@ (adr r2, 8005cd8 <_VPrintTarget+0x1dc>)
 8005cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cd8:	08005dcf 	.word	0x08005dcf
 8005cdc:	08005e77 	.word	0x08005e77
 8005ce0:	08005e77 	.word	0x08005e77
 8005ce4:	08005e77 	.word	0x08005e77
 8005ce8:	08005e77 	.word	0x08005e77
 8005cec:	08005e77 	.word	0x08005e77
 8005cf0:	08005e77 	.word	0x08005e77
 8005cf4:	08005e77 	.word	0x08005e77
 8005cf8:	08005e77 	.word	0x08005e77
 8005cfc:	08005e77 	.word	0x08005e77
 8005d00:	08005e77 	.word	0x08005e77
 8005d04:	08005d5d 	.word	0x08005d5d
 8005d08:	08005d83 	.word	0x08005d83
 8005d0c:	08005e77 	.word	0x08005e77
 8005d10:	08005e77 	.word	0x08005e77
 8005d14:	08005e77 	.word	0x08005e77
 8005d18:	08005e77 	.word	0x08005e77
 8005d1c:	08005e77 	.word	0x08005e77
 8005d20:	08005e77 	.word	0x08005e77
 8005d24:	08005e77 	.word	0x08005e77
 8005d28:	08005e77 	.word	0x08005e77
 8005d2c:	08005e77 	.word	0x08005e77
 8005d30:	08005e77 	.word	0x08005e77
 8005d34:	08005e77 	.word	0x08005e77
 8005d38:	08005e43 	.word	0x08005e43
 8005d3c:	08005e77 	.word	0x08005e77
 8005d40:	08005e77 	.word	0x08005e77
 8005d44:	08005df9 	.word	0x08005df9
 8005d48:	08005e77 	.word	0x08005e77
 8005d4c:	08005da9 	.word	0x08005da9
 8005d50:	08005e77 	.word	0x08005e77
 8005d54:	08005e77 	.word	0x08005e77
 8005d58:	08005dcf 	.word	0x08005dcf
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	1d19      	adds	r1, r3, #4
 8005d62:	687a      	ldr	r2, [r7, #4]
 8005d64:	6011      	str	r1, [r2, #0]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	653b      	str	r3, [r7, #80]	@ 0x50
        c0 = (char)v;
 8005d6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d6c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        _StoreChar(&BufferDesc, c0);
 8005d70:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8005d74:	f107 0310 	add.w	r3, r7, #16
 8005d78:	4611      	mov	r1, r2
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	f7ff fd1c 	bl	80057b8 <_StoreChar>
        break;
 8005d80:	e07a      	b.n	8005e78 <_VPrintTarget+0x37c>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	1d19      	adds	r1, r3, #4
 8005d88:	687a      	ldr	r2, [r7, #4]
 8005d8a:	6011      	str	r1, [r2, #0]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 8005d90:	f107 0010 	add.w	r0, r7, #16
 8005d94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d96:	9301      	str	r3, [sp, #4]
 8005d98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d9a:	9300      	str	r3, [sp, #0]
 8005d9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d9e:	220a      	movs	r2, #10
 8005da0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005da2:	f7ff fe1b 	bl	80059dc <_PrintInt>
        break;
 8005da6:	e067      	b.n	8005e78 <_VPrintTarget+0x37c>
      case 'u':
        v = va_arg(*pParamList, int);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	1d19      	adds	r1, r3, #4
 8005dae:	687a      	ldr	r2, [r7, #4]
 8005db0:	6011      	str	r1, [r2, #0]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 8005db6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005db8:	f107 0010 	add.w	r0, r7, #16
 8005dbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005dbe:	9301      	str	r3, [sp, #4]
 8005dc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005dc2:	9300      	str	r3, [sp, #0]
 8005dc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005dc6:	220a      	movs	r2, #10
 8005dc8:	f7ff fd72 	bl	80058b0 <_PrintUnsigned>
        break;
 8005dcc:	e054      	b.n	8005e78 <_VPrintTarget+0x37c>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	1d19      	adds	r1, r3, #4
 8005dd4:	687a      	ldr	r2, [r7, #4]
 8005dd6:	6011      	str	r1, [r2, #0]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 8005ddc:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005dde:	f107 0010 	add.w	r0, r7, #16
 8005de2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005de4:	9301      	str	r3, [sp, #4]
 8005de6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005de8:	9300      	str	r3, [sp, #0]
 8005dea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005dec:	2210      	movs	r2, #16
 8005dee:	f7ff fd5f 	bl	80058b0 <_PrintUnsigned>
        break;
 8005df2:	e041      	b.n	8005e78 <_VPrintTarget+0x37c>
 8005df4:	200045c0 	.word	0x200045c0
      case 's':
        s = va_arg(*pParamList, const char*);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	1d19      	adds	r1, r3, #4
 8005dfe:	687a      	ldr	r2, [r7, #4]
 8005e00:	6011      	str	r1, [r2, #0]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	643b      	str	r3, [r7, #64]	@ 0x40
        if (s == NULL) {
 8005e06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d101      	bne.n	8005e10 <_VPrintTarget+0x314>
          s = "(null)";
 8005e0c:	4b4a      	ldr	r3, [pc, #296]	@ (8005f38 <_VPrintTarget+0x43c>)
 8005e0e:	643b      	str	r3, [r7, #64]	@ 0x40
        }
        do {
          c = *s;
 8005e10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e12:	781b      	ldrb	r3, [r3, #0]
 8005e14:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          s++;
 8005e18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e1a:	3301      	adds	r3, #1
 8005e1c:	643b      	str	r3, [r7, #64]	@ 0x40
          if (c == '\0') {
 8005e1e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d00b      	beq.n	8005e3e <_VPrintTarget+0x342>
            break;
          }
         _StoreChar(&BufferDesc, c);
 8005e26:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8005e2a:	f107 0310 	add.w	r3, r7, #16
 8005e2e:	4611      	mov	r1, r2
 8005e30:	4618      	mov	r0, r3
 8005e32:	f7ff fcc1 	bl	80057b8 <_StoreChar>
        } while (BufferDesc.Cnt < SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005e36:	6a3b      	ldr	r3, [r7, #32]
 8005e38:	2b7f      	cmp	r3, #127	@ 0x7f
 8005e3a:	d9e9      	bls.n	8005e10 <_VPrintTarget+0x314>
        break;
 8005e3c:	e01c      	b.n	8005e78 <_VPrintTarget+0x37c>
            break;
 8005e3e:	bf00      	nop
        break;
 8005e40:	e01a      	b.n	8005e78 <_VPrintTarget+0x37c>
      case 'p':
        v = va_arg(*pParamList, int);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	1d19      	adds	r1, r3, #4
 8005e48:	687a      	ldr	r2, [r7, #4]
 8005e4a:	6011      	str	r1, [r2, #0]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 8005e50:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005e52:	f107 0010 	add.w	r0, r7, #16
 8005e56:	2300      	movs	r3, #0
 8005e58:	9301      	str	r3, [sp, #4]
 8005e5a:	2308      	movs	r3, #8
 8005e5c:	9300      	str	r3, [sp, #0]
 8005e5e:	2308      	movs	r3, #8
 8005e60:	2210      	movs	r2, #16
 8005e62:	f7ff fd25 	bl	80058b0 <_PrintUnsigned>
        break;
 8005e66:	e007      	b.n	8005e78 <_VPrintTarget+0x37c>
      case '%':
        _StoreChar(&BufferDesc, '%');
 8005e68:	f107 0310 	add.w	r3, r7, #16
 8005e6c:	2125      	movs	r1, #37	@ 0x25
 8005e6e:	4618      	mov	r0, r3
 8005e70:	f7ff fca2 	bl	80057b8 <_StoreChar>
        break;
 8005e74:	e000      	b.n	8005e78 <_VPrintTarget+0x37c>
      default:
        break;
 8005e76:	bf00      	nop
      }
      sFormat++;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	3301      	adds	r3, #1
 8005e7c:	60fb      	str	r3, [r7, #12]
 8005e7e:	e007      	b.n	8005e90 <_VPrintTarget+0x394>
    } else {
      _StoreChar(&BufferDesc, c);
 8005e80:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8005e84:	f107 0310 	add.w	r3, r7, #16
 8005e88:	4611      	mov	r1, r2
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	f7ff fc94 	bl	80057b8 <_StoreChar>
    }
  } while (*sFormat);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	781b      	ldrb	r3, [r3, #0]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	f47f ae4d 	bne.w	8005b34 <_VPrintTarget+0x38>
 8005e9a:	e000      	b.n	8005e9e <_VPrintTarget+0x3a2>
      break;
 8005e9c:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 8005e9e:	6a3b      	ldr	r3, [r7, #32]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d041      	beq.n	8005f28 <_VPrintTarget+0x42c>
    *(BufferDesc.pPayloadStart) = (U8)BufferDesc.Cnt;
 8005ea4:	6a3a      	ldr	r2, [r7, #32]
 8005ea6:	69bb      	ldr	r3, [r7, #24]
 8005ea8:	b2d2      	uxtb	r2, r2
 8005eaa:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005eb0:	69fb      	ldr	r3, [r7, #28]
 8005eb2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005eb4:	e00b      	b.n	8005ece <_VPrintTarget+0x3d2>
 8005eb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005eb8:	b2da      	uxtb	r2, r3
 8005eba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ebc:	1c59      	adds	r1, r3, #1
 8005ebe:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8005ec0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005ec4:	b2d2      	uxtb	r2, r2
 8005ec6:	701a      	strb	r2, [r3, #0]
 8005ec8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005eca:	09db      	lsrs	r3, r3, #7
 8005ecc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005ece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ed0:	2b7f      	cmp	r3, #127	@ 0x7f
 8005ed2:	d8f0      	bhi.n	8005eb6 <_VPrintTarget+0x3ba>
 8005ed4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ed6:	1c5a      	adds	r2, r3, #1
 8005ed8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005eda:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005edc:	b2d2      	uxtb	r2, r2
 8005ede:	701a      	strb	r2, [r3, #0]
 8005ee0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ee2:	617b      	str	r3, [r7, #20]
    ENCODE_U32(BufferDesc.pPayload, 0);
 8005ee4:	697b      	ldr	r3, [r7, #20]
 8005ee6:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ee8:	2300      	movs	r3, #0
 8005eea:	633b      	str	r3, [r7, #48]	@ 0x30
 8005eec:	e00b      	b.n	8005f06 <_VPrintTarget+0x40a>
 8005eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ef0:	b2da      	uxtb	r2, r3
 8005ef2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ef4:	1c59      	adds	r1, r3, #1
 8005ef6:	6379      	str	r1, [r7, #52]	@ 0x34
 8005ef8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005efc:	b2d2      	uxtb	r2, r2
 8005efe:	701a      	strb	r2, [r3, #0]
 8005f00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f02:	09db      	lsrs	r3, r3, #7
 8005f04:	633b      	str	r3, [r7, #48]	@ 0x30
 8005f06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f08:	2b7f      	cmp	r3, #127	@ 0x7f
 8005f0a:	d8f0      	bhi.n	8005eee <_VPrintTarget+0x3f2>
 8005f0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f0e:	1c5a      	adds	r2, r3, #1
 8005f10:	637a      	str	r2, [r7, #52]	@ 0x34
 8005f12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f14:	b2d2      	uxtb	r2, r2
 8005f16:	701a      	strb	r2, [r3, #0]
 8005f18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f1a:	617b      	str	r3, [r7, #20]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8005f1c:	69bb      	ldr	r3, [r7, #24]
 8005f1e:	6979      	ldr	r1, [r7, #20]
 8005f20:	221a      	movs	r2, #26
 8005f22:	4618      	mov	r0, r3
 8005f24:	f7ff fada 	bl	80054dc <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 8005f28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f2a:	f383 8811 	msr	BASEPRI, r3
#endif
}
 8005f2e:	bf00      	nop
 8005f30:	3758      	adds	r7, #88	@ 0x58
 8005f32:	46bd      	mov	sp, r7
 8005f34:	bd80      	pop	{r7, pc}
 8005f36:	bf00      	nop
 8005f38:	08007044 	.word	0x08007044

08005f3c <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b086      	sub	sp, #24
 8005f40:	af02      	add	r7, sp, #8
 8005f42:	60f8      	str	r0, [r7, #12]
 8005f44:	60b9      	str	r1, [r7, #8]
 8005f46:	607a      	str	r2, [r7, #4]
 8005f48:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005f50:	4917      	ldr	r1, [pc, #92]	@ (8005fb0 <SEGGER_SYSVIEW_Init+0x74>)
 8005f52:	4818      	ldr	r0, [pc, #96]	@ (8005fb4 <SEGGER_SYSVIEW_Init+0x78>)
 8005f54:	f7ff f8cc 	bl	80050f0 <SEGGER_RTT_AllocUpBuffer>
 8005f58:	4603      	mov	r3, r0
 8005f5a:	b2da      	uxtb	r2, r3
 8005f5c:	4b16      	ldr	r3, [pc, #88]	@ (8005fb8 <SEGGER_SYSVIEW_Init+0x7c>)
 8005f5e:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8005f60:	4b15      	ldr	r3, [pc, #84]	@ (8005fb8 <SEGGER_SYSVIEW_Init+0x7c>)
 8005f62:	785a      	ldrb	r2, [r3, #1]
 8005f64:	4b14      	ldr	r3, [pc, #80]	@ (8005fb8 <SEGGER_SYSVIEW_Init+0x7c>)
 8005f66:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005f68:	4b13      	ldr	r3, [pc, #76]	@ (8005fb8 <SEGGER_SYSVIEW_Init+0x7c>)
 8005f6a:	7e1b      	ldrb	r3, [r3, #24]
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	2300      	movs	r3, #0
 8005f70:	9300      	str	r3, [sp, #0]
 8005f72:	2308      	movs	r3, #8
 8005f74:	4a11      	ldr	r2, [pc, #68]	@ (8005fbc <SEGGER_SYSVIEW_Init+0x80>)
 8005f76:	490f      	ldr	r1, [pc, #60]	@ (8005fb4 <SEGGER_SYSVIEW_Init+0x78>)
 8005f78:	f7ff f93e 	bl	80051f8 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8005f7c:	4b0e      	ldr	r3, [pc, #56]	@ (8005fb8 <SEGGER_SYSVIEW_Init+0x7c>)
 8005f7e:	2200      	movs	r2, #0
 8005f80:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005f82:	4b0f      	ldr	r3, [pc, #60]	@ (8005fc0 <SEGGER_SYSVIEW_Init+0x84>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4a0c      	ldr	r2, [pc, #48]	@ (8005fb8 <SEGGER_SYSVIEW_Init+0x7c>)
 8005f88:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8005f8a:	4a0b      	ldr	r2, [pc, #44]	@ (8005fb8 <SEGGER_SYSVIEW_Init+0x7c>)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8005f90:	4a09      	ldr	r2, [pc, #36]	@ (8005fb8 <SEGGER_SYSVIEW_Init+0x7c>)
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8005f96:	4a08      	ldr	r2, [pc, #32]	@ (8005fb8 <SEGGER_SYSVIEW_Init+0x7c>)
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8005f9c:	4a06      	ldr	r2, [pc, #24]	@ (8005fb8 <SEGGER_SYSVIEW_Init+0x7c>)
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8005fa2:	4b05      	ldr	r3, [pc, #20]	@ (8005fb8 <SEGGER_SYSVIEW_Init+0x7c>)
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8005fa8:	bf00      	nop
 8005faa:	3710      	adds	r7, #16
 8005fac:	46bd      	mov	sp, r7
 8005fae:	bd80      	pop	{r7, pc}
 8005fb0:	20003588 	.word	0x20003588
 8005fb4:	0800704c 	.word	0x0800704c
 8005fb8:	20004590 	.word	0x20004590
 8005fbc:	20004588 	.word	0x20004588
 8005fc0:	e0001004 	.word	0xe0001004

08005fc4 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8005fc4:	b480      	push	{r7}
 8005fc6:	b083      	sub	sp, #12
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8005fcc:	4a04      	ldr	r2, [pc, #16]	@ (8005fe0 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6113      	str	r3, [r2, #16]
}
 8005fd2:	bf00      	nop
 8005fd4:	370c      	adds	r7, #12
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fdc:	4770      	bx	lr
 8005fde:	bf00      	nop
 8005fe0:	20004590 	.word	0x20004590

08005fe4 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8005fe4:	b580      	push	{r7, lr}
 8005fe6:	b084      	sub	sp, #16
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005fec:	f3ef 8311 	mrs	r3, BASEPRI
 8005ff0:	f04f 0120 	mov.w	r1, #32
 8005ff4:	f381 8811 	msr	BASEPRI, r1
 8005ff8:	60fb      	str	r3, [r7, #12]
 8005ffa:	4808      	ldr	r0, [pc, #32]	@ (800601c <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8005ffc:	f7ff f981 	bl	8005302 <_PreparePacket>
 8006000:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8006002:	687a      	ldr	r2, [r7, #4]
 8006004:	68b9      	ldr	r1, [r7, #8]
 8006006:	68b8      	ldr	r0, [r7, #8]
 8006008:	f7ff fa68 	bl	80054dc <_SendPacket>
  RECORD_END();
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	f383 8811 	msr	BASEPRI, r3
}
 8006012:	bf00      	nop
 8006014:	3710      	adds	r7, #16
 8006016:	46bd      	mov	sp, r7
 8006018:	bd80      	pop	{r7, pc}
 800601a:	bf00      	nop
 800601c:	200045c0 	.word	0x200045c0

08006020 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8006020:	b580      	push	{r7, lr}
 8006022:	b088      	sub	sp, #32
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
 8006028:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800602a:	f3ef 8311 	mrs	r3, BASEPRI
 800602e:	f04f 0120 	mov.w	r1, #32
 8006032:	f381 8811 	msr	BASEPRI, r1
 8006036:	617b      	str	r3, [r7, #20]
 8006038:	4816      	ldr	r0, [pc, #88]	@ (8006094 <SEGGER_SYSVIEW_RecordU32+0x74>)
 800603a:	f7ff f962 	bl	8005302 <_PreparePacket>
 800603e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006040:	693b      	ldr	r3, [r7, #16]
 8006042:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	61fb      	str	r3, [r7, #28]
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	61bb      	str	r3, [r7, #24]
 800604c:	e00b      	b.n	8006066 <SEGGER_SYSVIEW_RecordU32+0x46>
 800604e:	69bb      	ldr	r3, [r7, #24]
 8006050:	b2da      	uxtb	r2, r3
 8006052:	69fb      	ldr	r3, [r7, #28]
 8006054:	1c59      	adds	r1, r3, #1
 8006056:	61f9      	str	r1, [r7, #28]
 8006058:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800605c:	b2d2      	uxtb	r2, r2
 800605e:	701a      	strb	r2, [r3, #0]
 8006060:	69bb      	ldr	r3, [r7, #24]
 8006062:	09db      	lsrs	r3, r3, #7
 8006064:	61bb      	str	r3, [r7, #24]
 8006066:	69bb      	ldr	r3, [r7, #24]
 8006068:	2b7f      	cmp	r3, #127	@ 0x7f
 800606a:	d8f0      	bhi.n	800604e <SEGGER_SYSVIEW_RecordU32+0x2e>
 800606c:	69fb      	ldr	r3, [r7, #28]
 800606e:	1c5a      	adds	r2, r3, #1
 8006070:	61fa      	str	r2, [r7, #28]
 8006072:	69ba      	ldr	r2, [r7, #24]
 8006074:	b2d2      	uxtb	r2, r2
 8006076:	701a      	strb	r2, [r3, #0]
 8006078:	69fb      	ldr	r3, [r7, #28]
 800607a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800607c:	687a      	ldr	r2, [r7, #4]
 800607e:	68f9      	ldr	r1, [r7, #12]
 8006080:	6938      	ldr	r0, [r7, #16]
 8006082:	f7ff fa2b 	bl	80054dc <_SendPacket>
  RECORD_END();
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	f383 8811 	msr	BASEPRI, r3
}
 800608c:	bf00      	nop
 800608e:	3720      	adds	r7, #32
 8006090:	46bd      	mov	sp, r7
 8006092:	bd80      	pop	{r7, pc}
 8006094:	200045c0 	.word	0x200045c0

08006098 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8006098:	b580      	push	{r7, lr}
 800609a:	b08c      	sub	sp, #48	@ 0x30
 800609c:	af00      	add	r7, sp, #0
 800609e:	60f8      	str	r0, [r7, #12]
 80060a0:	60b9      	str	r1, [r7, #8]
 80060a2:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80060a4:	f3ef 8311 	mrs	r3, BASEPRI
 80060a8:	f04f 0120 	mov.w	r1, #32
 80060ac:	f381 8811 	msr	BASEPRI, r1
 80060b0:	61fb      	str	r3, [r7, #28]
 80060b2:	4825      	ldr	r0, [pc, #148]	@ (8006148 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 80060b4:	f7ff f925 	bl	8005302 <_PreparePacket>
 80060b8:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80060ba:	69bb      	ldr	r3, [r7, #24]
 80060bc:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80060c6:	e00b      	b.n	80060e0 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 80060c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060ca:	b2da      	uxtb	r2, r3
 80060cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060ce:	1c59      	adds	r1, r3, #1
 80060d0:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80060d2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80060d6:	b2d2      	uxtb	r2, r2
 80060d8:	701a      	strb	r2, [r3, #0]
 80060da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060dc:	09db      	lsrs	r3, r3, #7
 80060de:	62bb      	str	r3, [r7, #40]	@ 0x28
 80060e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060e2:	2b7f      	cmp	r3, #127	@ 0x7f
 80060e4:	d8f0      	bhi.n	80060c8 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 80060e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060e8:	1c5a      	adds	r2, r3, #1
 80060ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80060ec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80060ee:	b2d2      	uxtb	r2, r2
 80060f0:	701a      	strb	r2, [r3, #0]
 80060f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060f4:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	623b      	str	r3, [r7, #32]
 80060fe:	e00b      	b.n	8006118 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8006100:	6a3b      	ldr	r3, [r7, #32]
 8006102:	b2da      	uxtb	r2, r3
 8006104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006106:	1c59      	adds	r1, r3, #1
 8006108:	6279      	str	r1, [r7, #36]	@ 0x24
 800610a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800610e:	b2d2      	uxtb	r2, r2
 8006110:	701a      	strb	r2, [r3, #0]
 8006112:	6a3b      	ldr	r3, [r7, #32]
 8006114:	09db      	lsrs	r3, r3, #7
 8006116:	623b      	str	r3, [r7, #32]
 8006118:	6a3b      	ldr	r3, [r7, #32]
 800611a:	2b7f      	cmp	r3, #127	@ 0x7f
 800611c:	d8f0      	bhi.n	8006100 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800611e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006120:	1c5a      	adds	r2, r3, #1
 8006122:	627a      	str	r2, [r7, #36]	@ 0x24
 8006124:	6a3a      	ldr	r2, [r7, #32]
 8006126:	b2d2      	uxtb	r2, r2
 8006128:	701a      	strb	r2, [r3, #0]
 800612a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800612c:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800612e:	68fa      	ldr	r2, [r7, #12]
 8006130:	6979      	ldr	r1, [r7, #20]
 8006132:	69b8      	ldr	r0, [r7, #24]
 8006134:	f7ff f9d2 	bl	80054dc <_SendPacket>
  RECORD_END();
 8006138:	69fb      	ldr	r3, [r7, #28]
 800613a:	f383 8811 	msr	BASEPRI, r3
}
 800613e:	bf00      	nop
 8006140:	3730      	adds	r7, #48	@ 0x30
 8006142:	46bd      	mov	sp, r7
 8006144:	bd80      	pop	{r7, pc}
 8006146:	bf00      	nop
 8006148:	200045c0 	.word	0x200045c0

0800614c <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 800614c:	b580      	push	{r7, lr}
 800614e:	b08c      	sub	sp, #48	@ 0x30
 8006150:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8006152:	4b58      	ldr	r3, [pc, #352]	@ (80062b4 <SEGGER_SYSVIEW_Start+0x168>)
 8006154:	2201      	movs	r2, #1
 8006156:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8006158:	f3ef 8311 	mrs	r3, BASEPRI
 800615c:	f04f 0120 	mov.w	r1, #32
 8006160:	f381 8811 	msr	BASEPRI, r1
 8006164:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8006166:	4b53      	ldr	r3, [pc, #332]	@ (80062b4 <SEGGER_SYSVIEW_Start+0x168>)
 8006168:	785b      	ldrb	r3, [r3, #1]
 800616a:	220a      	movs	r2, #10
 800616c:	4952      	ldr	r1, [pc, #328]	@ (80062b8 <SEGGER_SYSVIEW_Start+0x16c>)
 800616e:	4618      	mov	r0, r3
 8006170:	f7fa f836 	bl	80001e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800617a:	200a      	movs	r0, #10
 800617c:	f7ff ff32 	bl	8005fe4 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8006180:	f3ef 8311 	mrs	r3, BASEPRI
 8006184:	f04f 0120 	mov.w	r1, #32
 8006188:	f381 8811 	msr	BASEPRI, r1
 800618c:	60bb      	str	r3, [r7, #8]
 800618e:	484b      	ldr	r0, [pc, #300]	@ (80062bc <SEGGER_SYSVIEW_Start+0x170>)
 8006190:	f7ff f8b7 	bl	8005302 <_PreparePacket>
 8006194:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800619e:	4b45      	ldr	r3, [pc, #276]	@ (80062b4 <SEGGER_SYSVIEW_Start+0x168>)
 80061a0:	685b      	ldr	r3, [r3, #4]
 80061a2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80061a4:	e00b      	b.n	80061be <SEGGER_SYSVIEW_Start+0x72>
 80061a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061a8:	b2da      	uxtb	r2, r3
 80061aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061ac:	1c59      	adds	r1, r3, #1
 80061ae:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80061b0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80061b4:	b2d2      	uxtb	r2, r2
 80061b6:	701a      	strb	r2, [r3, #0]
 80061b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061ba:	09db      	lsrs	r3, r3, #7
 80061bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80061be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061c0:	2b7f      	cmp	r3, #127	@ 0x7f
 80061c2:	d8f0      	bhi.n	80061a6 <SEGGER_SYSVIEW_Start+0x5a>
 80061c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061c6:	1c5a      	adds	r2, r3, #1
 80061c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80061ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80061cc:	b2d2      	uxtb	r2, r2
 80061ce:	701a      	strb	r2, [r3, #0]
 80061d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061d2:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80061d8:	4b36      	ldr	r3, [pc, #216]	@ (80062b4 <SEGGER_SYSVIEW_Start+0x168>)
 80061da:	689b      	ldr	r3, [r3, #8]
 80061dc:	623b      	str	r3, [r7, #32]
 80061de:	e00b      	b.n	80061f8 <SEGGER_SYSVIEW_Start+0xac>
 80061e0:	6a3b      	ldr	r3, [r7, #32]
 80061e2:	b2da      	uxtb	r2, r3
 80061e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061e6:	1c59      	adds	r1, r3, #1
 80061e8:	6279      	str	r1, [r7, #36]	@ 0x24
 80061ea:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80061ee:	b2d2      	uxtb	r2, r2
 80061f0:	701a      	strb	r2, [r3, #0]
 80061f2:	6a3b      	ldr	r3, [r7, #32]
 80061f4:	09db      	lsrs	r3, r3, #7
 80061f6:	623b      	str	r3, [r7, #32]
 80061f8:	6a3b      	ldr	r3, [r7, #32]
 80061fa:	2b7f      	cmp	r3, #127	@ 0x7f
 80061fc:	d8f0      	bhi.n	80061e0 <SEGGER_SYSVIEW_Start+0x94>
 80061fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006200:	1c5a      	adds	r2, r3, #1
 8006202:	627a      	str	r2, [r7, #36]	@ 0x24
 8006204:	6a3a      	ldr	r2, [r7, #32]
 8006206:	b2d2      	uxtb	r2, r2
 8006208:	701a      	strb	r2, [r3, #0]
 800620a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800620c:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	61fb      	str	r3, [r7, #28]
 8006212:	4b28      	ldr	r3, [pc, #160]	@ (80062b4 <SEGGER_SYSVIEW_Start+0x168>)
 8006214:	691b      	ldr	r3, [r3, #16]
 8006216:	61bb      	str	r3, [r7, #24]
 8006218:	e00b      	b.n	8006232 <SEGGER_SYSVIEW_Start+0xe6>
 800621a:	69bb      	ldr	r3, [r7, #24]
 800621c:	b2da      	uxtb	r2, r3
 800621e:	69fb      	ldr	r3, [r7, #28]
 8006220:	1c59      	adds	r1, r3, #1
 8006222:	61f9      	str	r1, [r7, #28]
 8006224:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006228:	b2d2      	uxtb	r2, r2
 800622a:	701a      	strb	r2, [r3, #0]
 800622c:	69bb      	ldr	r3, [r7, #24]
 800622e:	09db      	lsrs	r3, r3, #7
 8006230:	61bb      	str	r3, [r7, #24]
 8006232:	69bb      	ldr	r3, [r7, #24]
 8006234:	2b7f      	cmp	r3, #127	@ 0x7f
 8006236:	d8f0      	bhi.n	800621a <SEGGER_SYSVIEW_Start+0xce>
 8006238:	69fb      	ldr	r3, [r7, #28]
 800623a:	1c5a      	adds	r2, r3, #1
 800623c:	61fa      	str	r2, [r7, #28]
 800623e:	69ba      	ldr	r2, [r7, #24]
 8006240:	b2d2      	uxtb	r2, r2
 8006242:	701a      	strb	r2, [r3, #0]
 8006244:	69fb      	ldr	r3, [r7, #28]
 8006246:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	617b      	str	r3, [r7, #20]
 800624c:	2300      	movs	r3, #0
 800624e:	613b      	str	r3, [r7, #16]
 8006250:	e00b      	b.n	800626a <SEGGER_SYSVIEW_Start+0x11e>
 8006252:	693b      	ldr	r3, [r7, #16]
 8006254:	b2da      	uxtb	r2, r3
 8006256:	697b      	ldr	r3, [r7, #20]
 8006258:	1c59      	adds	r1, r3, #1
 800625a:	6179      	str	r1, [r7, #20]
 800625c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006260:	b2d2      	uxtb	r2, r2
 8006262:	701a      	strb	r2, [r3, #0]
 8006264:	693b      	ldr	r3, [r7, #16]
 8006266:	09db      	lsrs	r3, r3, #7
 8006268:	613b      	str	r3, [r7, #16]
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	2b7f      	cmp	r3, #127	@ 0x7f
 800626e:	d8f0      	bhi.n	8006252 <SEGGER_SYSVIEW_Start+0x106>
 8006270:	697b      	ldr	r3, [r7, #20]
 8006272:	1c5a      	adds	r2, r3, #1
 8006274:	617a      	str	r2, [r7, #20]
 8006276:	693a      	ldr	r2, [r7, #16]
 8006278:	b2d2      	uxtb	r2, r2
 800627a:	701a      	strb	r2, [r3, #0]
 800627c:	697b      	ldr	r3, [r7, #20]
 800627e:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8006280:	2218      	movs	r2, #24
 8006282:	6839      	ldr	r1, [r7, #0]
 8006284:	6878      	ldr	r0, [r7, #4]
 8006286:	f7ff f929 	bl	80054dc <_SendPacket>
      RECORD_END();
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8006290:	4b08      	ldr	r3, [pc, #32]	@ (80062b4 <SEGGER_SYSVIEW_Start+0x168>)
 8006292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006294:	2b00      	cmp	r3, #0
 8006296:	d002      	beq.n	800629e <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 8006298:	4b06      	ldr	r3, [pc, #24]	@ (80062b4 <SEGGER_SYSVIEW_Start+0x168>)
 800629a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800629c:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800629e:	f000 f9eb 	bl	8006678 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 80062a2:	f000 f9b1 	bl	8006608 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 80062a6:	f000 fd21 	bl	8006cec <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 80062aa:	bf00      	nop
 80062ac:	3730      	adds	r7, #48	@ 0x30
 80062ae:	46bd      	mov	sp, r7
 80062b0:	bd80      	pop	{r7, pc}
 80062b2:	bf00      	nop
 80062b4:	20004590 	.word	0x20004590
 80062b8:	0800708c 	.word	0x0800708c
 80062bc:	200045c0 	.word	0x200045c0

080062c0 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b082      	sub	sp, #8
 80062c4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80062c6:	f3ef 8311 	mrs	r3, BASEPRI
 80062ca:	f04f 0120 	mov.w	r1, #32
 80062ce:	f381 8811 	msr	BASEPRI, r1
 80062d2:	607b      	str	r3, [r7, #4]
 80062d4:	480b      	ldr	r0, [pc, #44]	@ (8006304 <SEGGER_SYSVIEW_Stop+0x44>)
 80062d6:	f7ff f814 	bl	8005302 <_PreparePacket>
 80062da:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 80062dc:	4b0a      	ldr	r3, [pc, #40]	@ (8006308 <SEGGER_SYSVIEW_Stop+0x48>)
 80062de:	781b      	ldrb	r3, [r3, #0]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d007      	beq.n	80062f4 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 80062e4:	220b      	movs	r2, #11
 80062e6:	6839      	ldr	r1, [r7, #0]
 80062e8:	6838      	ldr	r0, [r7, #0]
 80062ea:	f7ff f8f7 	bl	80054dc <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 80062ee:	4b06      	ldr	r3, [pc, #24]	@ (8006308 <SEGGER_SYSVIEW_Stop+0x48>)
 80062f0:	2200      	movs	r2, #0
 80062f2:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	f383 8811 	msr	BASEPRI, r3
}
 80062fa:	bf00      	nop
 80062fc:	3708      	adds	r7, #8
 80062fe:	46bd      	mov	sp, r7
 8006300:	bd80      	pop	{r7, pc}
 8006302:	bf00      	nop
 8006304:	200045c0 	.word	0x200045c0
 8006308:	20004590 	.word	0x20004590

0800630c <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 800630c:	b580      	push	{r7, lr}
 800630e:	b08c      	sub	sp, #48	@ 0x30
 8006310:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8006312:	f3ef 8311 	mrs	r3, BASEPRI
 8006316:	f04f 0120 	mov.w	r1, #32
 800631a:	f381 8811 	msr	BASEPRI, r1
 800631e:	60fb      	str	r3, [r7, #12]
 8006320:	4845      	ldr	r0, [pc, #276]	@ (8006438 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8006322:	f7fe ffee 	bl	8005302 <_PreparePacket>
 8006326:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006328:	68bb      	ldr	r3, [r7, #8]
 800632a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006330:	4b42      	ldr	r3, [pc, #264]	@ (800643c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006332:	685b      	ldr	r3, [r3, #4]
 8006334:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006336:	e00b      	b.n	8006350 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8006338:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800633a:	b2da      	uxtb	r2, r3
 800633c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800633e:	1c59      	adds	r1, r3, #1
 8006340:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006342:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006346:	b2d2      	uxtb	r2, r2
 8006348:	701a      	strb	r2, [r3, #0]
 800634a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800634c:	09db      	lsrs	r3, r3, #7
 800634e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006350:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006352:	2b7f      	cmp	r3, #127	@ 0x7f
 8006354:	d8f0      	bhi.n	8006338 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8006356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006358:	1c5a      	adds	r2, r3, #1
 800635a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800635c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800635e:	b2d2      	uxtb	r2, r2
 8006360:	701a      	strb	r2, [r3, #0]
 8006362:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006364:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	627b      	str	r3, [r7, #36]	@ 0x24
 800636a:	4b34      	ldr	r3, [pc, #208]	@ (800643c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800636c:	689b      	ldr	r3, [r3, #8]
 800636e:	623b      	str	r3, [r7, #32]
 8006370:	e00b      	b.n	800638a <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8006372:	6a3b      	ldr	r3, [r7, #32]
 8006374:	b2da      	uxtb	r2, r3
 8006376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006378:	1c59      	adds	r1, r3, #1
 800637a:	6279      	str	r1, [r7, #36]	@ 0x24
 800637c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006380:	b2d2      	uxtb	r2, r2
 8006382:	701a      	strb	r2, [r3, #0]
 8006384:	6a3b      	ldr	r3, [r7, #32]
 8006386:	09db      	lsrs	r3, r3, #7
 8006388:	623b      	str	r3, [r7, #32]
 800638a:	6a3b      	ldr	r3, [r7, #32]
 800638c:	2b7f      	cmp	r3, #127	@ 0x7f
 800638e:	d8f0      	bhi.n	8006372 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8006390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006392:	1c5a      	adds	r2, r3, #1
 8006394:	627a      	str	r2, [r7, #36]	@ 0x24
 8006396:	6a3a      	ldr	r2, [r7, #32]
 8006398:	b2d2      	uxtb	r2, r2
 800639a:	701a      	strb	r2, [r3, #0]
 800639c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800639e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	61fb      	str	r3, [r7, #28]
 80063a4:	4b25      	ldr	r3, [pc, #148]	@ (800643c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80063a6:	691b      	ldr	r3, [r3, #16]
 80063a8:	61bb      	str	r3, [r7, #24]
 80063aa:	e00b      	b.n	80063c4 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 80063ac:	69bb      	ldr	r3, [r7, #24]
 80063ae:	b2da      	uxtb	r2, r3
 80063b0:	69fb      	ldr	r3, [r7, #28]
 80063b2:	1c59      	adds	r1, r3, #1
 80063b4:	61f9      	str	r1, [r7, #28]
 80063b6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80063ba:	b2d2      	uxtb	r2, r2
 80063bc:	701a      	strb	r2, [r3, #0]
 80063be:	69bb      	ldr	r3, [r7, #24]
 80063c0:	09db      	lsrs	r3, r3, #7
 80063c2:	61bb      	str	r3, [r7, #24]
 80063c4:	69bb      	ldr	r3, [r7, #24]
 80063c6:	2b7f      	cmp	r3, #127	@ 0x7f
 80063c8:	d8f0      	bhi.n	80063ac <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 80063ca:	69fb      	ldr	r3, [r7, #28]
 80063cc:	1c5a      	adds	r2, r3, #1
 80063ce:	61fa      	str	r2, [r7, #28]
 80063d0:	69ba      	ldr	r2, [r7, #24]
 80063d2:	b2d2      	uxtb	r2, r2
 80063d4:	701a      	strb	r2, [r3, #0]
 80063d6:	69fb      	ldr	r3, [r7, #28]
 80063d8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	617b      	str	r3, [r7, #20]
 80063de:	2300      	movs	r3, #0
 80063e0:	613b      	str	r3, [r7, #16]
 80063e2:	e00b      	b.n	80063fc <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 80063e4:	693b      	ldr	r3, [r7, #16]
 80063e6:	b2da      	uxtb	r2, r3
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	1c59      	adds	r1, r3, #1
 80063ec:	6179      	str	r1, [r7, #20]
 80063ee:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80063f2:	b2d2      	uxtb	r2, r2
 80063f4:	701a      	strb	r2, [r3, #0]
 80063f6:	693b      	ldr	r3, [r7, #16]
 80063f8:	09db      	lsrs	r3, r3, #7
 80063fa:	613b      	str	r3, [r7, #16]
 80063fc:	693b      	ldr	r3, [r7, #16]
 80063fe:	2b7f      	cmp	r3, #127	@ 0x7f
 8006400:	d8f0      	bhi.n	80063e4 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8006402:	697b      	ldr	r3, [r7, #20]
 8006404:	1c5a      	adds	r2, r3, #1
 8006406:	617a      	str	r2, [r7, #20]
 8006408:	693a      	ldr	r2, [r7, #16]
 800640a:	b2d2      	uxtb	r2, r2
 800640c:	701a      	strb	r2, [r3, #0]
 800640e:	697b      	ldr	r3, [r7, #20]
 8006410:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8006412:	2218      	movs	r2, #24
 8006414:	6879      	ldr	r1, [r7, #4]
 8006416:	68b8      	ldr	r0, [r7, #8]
 8006418:	f7ff f860 	bl	80054dc <_SendPacket>
  RECORD_END();
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8006422:	4b06      	ldr	r3, [pc, #24]	@ (800643c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006426:	2b00      	cmp	r3, #0
 8006428:	d002      	beq.n	8006430 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800642a:	4b04      	ldr	r3, [pc, #16]	@ (800643c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800642c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800642e:	4798      	blx	r3
  }
}
 8006430:	bf00      	nop
 8006432:	3730      	adds	r7, #48	@ 0x30
 8006434:	46bd      	mov	sp, r7
 8006436:	bd80      	pop	{r7, pc}
 8006438:	200045c0 	.word	0x200045c0
 800643c:	20004590 	.word	0x20004590

08006440 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8006440:	b580      	push	{r7, lr}
 8006442:	b092      	sub	sp, #72	@ 0x48
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8006448:	f3ef 8311 	mrs	r3, BASEPRI
 800644c:	f04f 0120 	mov.w	r1, #32
 8006450:	f381 8811 	msr	BASEPRI, r1
 8006454:	617b      	str	r3, [r7, #20]
 8006456:	486a      	ldr	r0, [pc, #424]	@ (8006600 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8006458:	f7fe ff53 	bl	8005302 <_PreparePacket>
 800645c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800645e:	693b      	ldr	r3, [r7, #16]
 8006460:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	647b      	str	r3, [r7, #68]	@ 0x44
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681a      	ldr	r2, [r3, #0]
 800646a:	4b66      	ldr	r3, [pc, #408]	@ (8006604 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800646c:	691b      	ldr	r3, [r3, #16]
 800646e:	1ad3      	subs	r3, r2, r3
 8006470:	643b      	str	r3, [r7, #64]	@ 0x40
 8006472:	e00b      	b.n	800648c <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8006474:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006476:	b2da      	uxtb	r2, r3
 8006478:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800647a:	1c59      	adds	r1, r3, #1
 800647c:	6479      	str	r1, [r7, #68]	@ 0x44
 800647e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006482:	b2d2      	uxtb	r2, r2
 8006484:	701a      	strb	r2, [r3, #0]
 8006486:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006488:	09db      	lsrs	r3, r3, #7
 800648a:	643b      	str	r3, [r7, #64]	@ 0x40
 800648c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800648e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006490:	d8f0      	bhi.n	8006474 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8006492:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006494:	1c5a      	adds	r2, r3, #1
 8006496:	647a      	str	r2, [r7, #68]	@ 0x44
 8006498:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800649a:	b2d2      	uxtb	r2, r2
 800649c:	701a      	strb	r2, [r3, #0]
 800649e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80064a0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	689b      	ldr	r3, [r3, #8]
 80064aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80064ac:	e00b      	b.n	80064c6 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 80064ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064b0:	b2da      	uxtb	r2, r3
 80064b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064b4:	1c59      	adds	r1, r3, #1
 80064b6:	63f9      	str	r1, [r7, #60]	@ 0x3c
 80064b8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80064bc:	b2d2      	uxtb	r2, r2
 80064be:	701a      	strb	r2, [r3, #0]
 80064c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064c2:	09db      	lsrs	r3, r3, #7
 80064c4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80064c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064c8:	2b7f      	cmp	r3, #127	@ 0x7f
 80064ca:	d8f0      	bhi.n	80064ae <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 80064cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064ce:	1c5a      	adds	r2, r3, #1
 80064d0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80064d2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80064d4:	b2d2      	uxtb	r2, r2
 80064d6:	701a      	strb	r2, [r3, #0]
 80064d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064da:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	685b      	ldr	r3, [r3, #4]
 80064e0:	2220      	movs	r2, #32
 80064e2:	4619      	mov	r1, r3
 80064e4:	68f8      	ldr	r0, [r7, #12]
 80064e6:	f7fe fed3 	bl	8005290 <_EncodeStr>
 80064ea:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 80064ec:	2209      	movs	r2, #9
 80064ee:	68f9      	ldr	r1, [r7, #12]
 80064f0:	6938      	ldr	r0, [r7, #16]
 80064f2:	f7fe fff3 	bl	80054dc <_SendPacket>
  //
  pPayload = pPayloadStart;
 80064f6:	693b      	ldr	r3, [r7, #16]
 80064f8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681a      	ldr	r2, [r3, #0]
 8006502:	4b40      	ldr	r3, [pc, #256]	@ (8006604 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8006504:	691b      	ldr	r3, [r3, #16]
 8006506:	1ad3      	subs	r3, r2, r3
 8006508:	633b      	str	r3, [r7, #48]	@ 0x30
 800650a:	e00b      	b.n	8006524 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 800650c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800650e:	b2da      	uxtb	r2, r3
 8006510:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006512:	1c59      	adds	r1, r3, #1
 8006514:	6379      	str	r1, [r7, #52]	@ 0x34
 8006516:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800651a:	b2d2      	uxtb	r2, r2
 800651c:	701a      	strb	r2, [r3, #0]
 800651e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006520:	09db      	lsrs	r3, r3, #7
 8006522:	633b      	str	r3, [r7, #48]	@ 0x30
 8006524:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006526:	2b7f      	cmp	r3, #127	@ 0x7f
 8006528:	d8f0      	bhi.n	800650c <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800652a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800652c:	1c5a      	adds	r2, r3, #1
 800652e:	637a      	str	r2, [r7, #52]	@ 0x34
 8006530:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006532:	b2d2      	uxtb	r2, r2
 8006534:	701a      	strb	r2, [r3, #0]
 8006536:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006538:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	68db      	ldr	r3, [r3, #12]
 8006542:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006544:	e00b      	b.n	800655e <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8006546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006548:	b2da      	uxtb	r2, r3
 800654a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800654c:	1c59      	adds	r1, r3, #1
 800654e:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006550:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006554:	b2d2      	uxtb	r2, r2
 8006556:	701a      	strb	r2, [r3, #0]
 8006558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800655a:	09db      	lsrs	r3, r3, #7
 800655c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800655e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006560:	2b7f      	cmp	r3, #127	@ 0x7f
 8006562:	d8f0      	bhi.n	8006546 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8006564:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006566:	1c5a      	adds	r2, r3, #1
 8006568:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800656a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800656c:	b2d2      	uxtb	r2, r2
 800656e:	701a      	strb	r2, [r3, #0]
 8006570:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006572:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	627b      	str	r3, [r7, #36]	@ 0x24
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	691b      	ldr	r3, [r3, #16]
 800657c:	623b      	str	r3, [r7, #32]
 800657e:	e00b      	b.n	8006598 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8006580:	6a3b      	ldr	r3, [r7, #32]
 8006582:	b2da      	uxtb	r2, r3
 8006584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006586:	1c59      	adds	r1, r3, #1
 8006588:	6279      	str	r1, [r7, #36]	@ 0x24
 800658a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800658e:	b2d2      	uxtb	r2, r2
 8006590:	701a      	strb	r2, [r3, #0]
 8006592:	6a3b      	ldr	r3, [r7, #32]
 8006594:	09db      	lsrs	r3, r3, #7
 8006596:	623b      	str	r3, [r7, #32]
 8006598:	6a3b      	ldr	r3, [r7, #32]
 800659a:	2b7f      	cmp	r3, #127	@ 0x7f
 800659c:	d8f0      	bhi.n	8006580 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800659e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065a0:	1c5a      	adds	r2, r3, #1
 80065a2:	627a      	str	r2, [r7, #36]	@ 0x24
 80065a4:	6a3a      	ldr	r2, [r7, #32]
 80065a6:	b2d2      	uxtb	r2, r2
 80065a8:	701a      	strb	r2, [r3, #0]
 80065aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065ac:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackUsage);
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	61fb      	str	r3, [r7, #28]
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	695b      	ldr	r3, [r3, #20]
 80065b6:	61bb      	str	r3, [r7, #24]
 80065b8:	e00b      	b.n	80065d2 <SEGGER_SYSVIEW_SendTaskInfo+0x192>
 80065ba:	69bb      	ldr	r3, [r7, #24]
 80065bc:	b2da      	uxtb	r2, r3
 80065be:	69fb      	ldr	r3, [r7, #28]
 80065c0:	1c59      	adds	r1, r3, #1
 80065c2:	61f9      	str	r1, [r7, #28]
 80065c4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80065c8:	b2d2      	uxtb	r2, r2
 80065ca:	701a      	strb	r2, [r3, #0]
 80065cc:	69bb      	ldr	r3, [r7, #24]
 80065ce:	09db      	lsrs	r3, r3, #7
 80065d0:	61bb      	str	r3, [r7, #24]
 80065d2:	69bb      	ldr	r3, [r7, #24]
 80065d4:	2b7f      	cmp	r3, #127	@ 0x7f
 80065d6:	d8f0      	bhi.n	80065ba <SEGGER_SYSVIEW_SendTaskInfo+0x17a>
 80065d8:	69fb      	ldr	r3, [r7, #28]
 80065da:	1c5a      	adds	r2, r3, #1
 80065dc:	61fa      	str	r2, [r7, #28]
 80065de:	69ba      	ldr	r2, [r7, #24]
 80065e0:	b2d2      	uxtb	r2, r2
 80065e2:	701a      	strb	r2, [r3, #0]
 80065e4:	69fb      	ldr	r3, [r7, #28]
 80065e6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 80065e8:	2215      	movs	r2, #21
 80065ea:	68f9      	ldr	r1, [r7, #12]
 80065ec:	6938      	ldr	r0, [r7, #16]
 80065ee:	f7fe ff75 	bl	80054dc <_SendPacket>
  RECORD_END();
 80065f2:	697b      	ldr	r3, [r7, #20]
 80065f4:	f383 8811 	msr	BASEPRI, r3
}
 80065f8:	bf00      	nop
 80065fa:	3748      	adds	r7, #72	@ 0x48
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bd80      	pop	{r7, pc}
 8006600:	200045c0 	.word	0x200045c0
 8006604:	20004590 	.word	0x20004590

08006608 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8006608:	b580      	push	{r7, lr}
 800660a:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800660c:	4b07      	ldr	r3, [pc, #28]	@ (800662c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800660e:	6a1b      	ldr	r3, [r3, #32]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d008      	beq.n	8006626 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8006614:	4b05      	ldr	r3, [pc, #20]	@ (800662c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006616:	6a1b      	ldr	r3, [r3, #32]
 8006618:	685b      	ldr	r3, [r3, #4]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d003      	beq.n	8006626 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800661e:	4b03      	ldr	r3, [pc, #12]	@ (800662c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006620:	6a1b      	ldr	r3, [r3, #32]
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	4798      	blx	r3
  }
}
 8006626:	bf00      	nop
 8006628:	bd80      	pop	{r7, pc}
 800662a:	bf00      	nop
 800662c:	20004590 	.word	0x20004590

08006630 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8006630:	b580      	push	{r7, lr}
 8006632:	b086      	sub	sp, #24
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006638:	f3ef 8311 	mrs	r3, BASEPRI
 800663c:	f04f 0120 	mov.w	r1, #32
 8006640:	f381 8811 	msr	BASEPRI, r1
 8006644:	617b      	str	r3, [r7, #20]
 8006646:	480b      	ldr	r0, [pc, #44]	@ (8006674 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8006648:	f7fe fe5b 	bl	8005302 <_PreparePacket>
 800664c:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800664e:	2280      	movs	r2, #128	@ 0x80
 8006650:	6879      	ldr	r1, [r7, #4]
 8006652:	6938      	ldr	r0, [r7, #16]
 8006654:	f7fe fe1c 	bl	8005290 <_EncodeStr>
 8006658:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800665a:	220e      	movs	r2, #14
 800665c:	68f9      	ldr	r1, [r7, #12]
 800665e:	6938      	ldr	r0, [r7, #16]
 8006660:	f7fe ff3c 	bl	80054dc <_SendPacket>
  RECORD_END();
 8006664:	697b      	ldr	r3, [r7, #20]
 8006666:	f383 8811 	msr	BASEPRI, r3
}
 800666a:	bf00      	nop
 800666c:	3718      	adds	r7, #24
 800666e:	46bd      	mov	sp, r7
 8006670:	bd80      	pop	{r7, pc}
 8006672:	bf00      	nop
 8006674:	200045c0 	.word	0x200045c0

08006678 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8006678:	b590      	push	{r4, r7, lr}
 800667a:	b083      	sub	sp, #12
 800667c:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800667e:	4b15      	ldr	r3, [pc, #84]	@ (80066d4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006680:	6a1b      	ldr	r3, [r3, #32]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d01a      	beq.n	80066bc <SEGGER_SYSVIEW_RecordSystime+0x44>
 8006686:	4b13      	ldr	r3, [pc, #76]	@ (80066d4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006688:	6a1b      	ldr	r3, [r3, #32]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d015      	beq.n	80066bc <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8006690:	4b10      	ldr	r3, [pc, #64]	@ (80066d4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006692:	6a1b      	ldr	r3, [r3, #32]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	4798      	blx	r3
 8006698:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800669c:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800669e:	e9d7 0100 	ldrd	r0, r1, [r7]
 80066a2:	f04f 0200 	mov.w	r2, #0
 80066a6:	f04f 0300 	mov.w	r3, #0
 80066aa:	000a      	movs	r2, r1
 80066ac:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80066ae:	4613      	mov	r3, r2
 80066b0:	461a      	mov	r2, r3
 80066b2:	4621      	mov	r1, r4
 80066b4:	200d      	movs	r0, #13
 80066b6:	f7ff fcef 	bl	8006098 <SEGGER_SYSVIEW_RecordU32x2>
 80066ba:	e006      	b.n	80066ca <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 80066bc:	4b06      	ldr	r3, [pc, #24]	@ (80066d8 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	4619      	mov	r1, r3
 80066c2:	200c      	movs	r0, #12
 80066c4:	f7ff fcac 	bl	8006020 <SEGGER_SYSVIEW_RecordU32>
  }
}
 80066c8:	bf00      	nop
 80066ca:	bf00      	nop
 80066cc:	370c      	adds	r7, #12
 80066ce:	46bd      	mov	sp, r7
 80066d0:	bd90      	pop	{r4, r7, pc}
 80066d2:	bf00      	nop
 80066d4:	20004590 	.word	0x20004590
 80066d8:	e0001004 	.word	0xe0001004

080066dc <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 80066dc:	b580      	push	{r7, lr}
 80066de:	b086      	sub	sp, #24
 80066e0:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80066e2:	f3ef 8311 	mrs	r3, BASEPRI
 80066e6:	f04f 0120 	mov.w	r1, #32
 80066ea:	f381 8811 	msr	BASEPRI, r1
 80066ee:	60fb      	str	r3, [r7, #12]
 80066f0:	4819      	ldr	r0, [pc, #100]	@ (8006758 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 80066f2:	f7fe fe06 	bl	8005302 <_PreparePacket>
 80066f6:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 80066fc:	4b17      	ldr	r3, [pc, #92]	@ (800675c <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006704:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	617b      	str	r3, [r7, #20]
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	613b      	str	r3, [r7, #16]
 800670e:	e00b      	b.n	8006728 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	b2da      	uxtb	r2, r3
 8006714:	697b      	ldr	r3, [r7, #20]
 8006716:	1c59      	adds	r1, r3, #1
 8006718:	6179      	str	r1, [r7, #20]
 800671a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800671e:	b2d2      	uxtb	r2, r2
 8006720:	701a      	strb	r2, [r3, #0]
 8006722:	693b      	ldr	r3, [r7, #16]
 8006724:	09db      	lsrs	r3, r3, #7
 8006726:	613b      	str	r3, [r7, #16]
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	2b7f      	cmp	r3, #127	@ 0x7f
 800672c:	d8f0      	bhi.n	8006710 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800672e:	697b      	ldr	r3, [r7, #20]
 8006730:	1c5a      	adds	r2, r3, #1
 8006732:	617a      	str	r2, [r7, #20]
 8006734:	693a      	ldr	r2, [r7, #16]
 8006736:	b2d2      	uxtb	r2, r2
 8006738:	701a      	strb	r2, [r3, #0]
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800673e:	2202      	movs	r2, #2
 8006740:	6879      	ldr	r1, [r7, #4]
 8006742:	68b8      	ldr	r0, [r7, #8]
 8006744:	f7fe feca 	bl	80054dc <_SendPacket>
  RECORD_END();
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	f383 8811 	msr	BASEPRI, r3
}
 800674e:	bf00      	nop
 8006750:	3718      	adds	r7, #24
 8006752:	46bd      	mov	sp, r7
 8006754:	bd80      	pop	{r7, pc}
 8006756:	bf00      	nop
 8006758:	200045c0 	.word	0x200045c0
 800675c:	e000ed04 	.word	0xe000ed04

08006760 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8006760:	b580      	push	{r7, lr}
 8006762:	b082      	sub	sp, #8
 8006764:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006766:	f3ef 8311 	mrs	r3, BASEPRI
 800676a:	f04f 0120 	mov.w	r1, #32
 800676e:	f381 8811 	msr	BASEPRI, r1
 8006772:	607b      	str	r3, [r7, #4]
 8006774:	4807      	ldr	r0, [pc, #28]	@ (8006794 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8006776:	f7fe fdc4 	bl	8005302 <_PreparePacket>
 800677a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 800677c:	2203      	movs	r2, #3
 800677e:	6839      	ldr	r1, [r7, #0]
 8006780:	6838      	ldr	r0, [r7, #0]
 8006782:	f7fe feab 	bl	80054dc <_SendPacket>
  RECORD_END();
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	f383 8811 	msr	BASEPRI, r3
}
 800678c:	bf00      	nop
 800678e:	3708      	adds	r7, #8
 8006790:	46bd      	mov	sp, r7
 8006792:	bd80      	pop	{r7, pc}
 8006794:	200045c0 	.word	0x200045c0

08006798 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8006798:	b580      	push	{r7, lr}
 800679a:	b082      	sub	sp, #8
 800679c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800679e:	f3ef 8311 	mrs	r3, BASEPRI
 80067a2:	f04f 0120 	mov.w	r1, #32
 80067a6:	f381 8811 	msr	BASEPRI, r1
 80067aa:	607b      	str	r3, [r7, #4]
 80067ac:	4807      	ldr	r0, [pc, #28]	@ (80067cc <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 80067ae:	f7fe fda8 	bl	8005302 <_PreparePacket>
 80067b2:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 80067b4:	2212      	movs	r2, #18
 80067b6:	6839      	ldr	r1, [r7, #0]
 80067b8:	6838      	ldr	r0, [r7, #0]
 80067ba:	f7fe fe8f 	bl	80054dc <_SendPacket>
  RECORD_END();
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	f383 8811 	msr	BASEPRI, r3
}
 80067c4:	bf00      	nop
 80067c6:	3708      	adds	r7, #8
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bd80      	pop	{r7, pc}
 80067cc:	200045c0 	.word	0x200045c0

080067d0 <SEGGER_SYSVIEW_RecordEndCall>:
*    Format and send an End API Call event without return value.
*
*  Parameters
*    EventID - Id of API function which ends.
*/
void SEGGER_SYSVIEW_RecordEndCall(unsigned int EventID) {
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b088      	sub	sp, #32
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80067d8:	f3ef 8311 	mrs	r3, BASEPRI
 80067dc:	f04f 0120 	mov.w	r1, #32
 80067e0:	f381 8811 	msr	BASEPRI, r1
 80067e4:	617b      	str	r3, [r7, #20]
 80067e6:	4817      	ldr	r0, [pc, #92]	@ (8006844 <SEGGER_SYSVIEW_RecordEndCall+0x74>)
 80067e8:	f7fe fd8b 	bl	8005302 <_PreparePacket>
 80067ec:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80067ee:	693b      	ldr	r3, [r7, #16]
 80067f0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	61fb      	str	r3, [r7, #28]
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	61bb      	str	r3, [r7, #24]
 80067fa:	e00b      	b.n	8006814 <SEGGER_SYSVIEW_RecordEndCall+0x44>
 80067fc:	69bb      	ldr	r3, [r7, #24]
 80067fe:	b2da      	uxtb	r2, r3
 8006800:	69fb      	ldr	r3, [r7, #28]
 8006802:	1c59      	adds	r1, r3, #1
 8006804:	61f9      	str	r1, [r7, #28]
 8006806:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800680a:	b2d2      	uxtb	r2, r2
 800680c:	701a      	strb	r2, [r3, #0]
 800680e:	69bb      	ldr	r3, [r7, #24]
 8006810:	09db      	lsrs	r3, r3, #7
 8006812:	61bb      	str	r3, [r7, #24]
 8006814:	69bb      	ldr	r3, [r7, #24]
 8006816:	2b7f      	cmp	r3, #127	@ 0x7f
 8006818:	d8f0      	bhi.n	80067fc <SEGGER_SYSVIEW_RecordEndCall+0x2c>
 800681a:	69fb      	ldr	r3, [r7, #28]
 800681c:	1c5a      	adds	r2, r3, #1
 800681e:	61fa      	str	r2, [r7, #28]
 8006820:	69ba      	ldr	r2, [r7, #24]
 8006822:	b2d2      	uxtb	r2, r2
 8006824:	701a      	strb	r2, [r3, #0]
 8006826:	69fb      	ldr	r3, [r7, #28]
 8006828:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 800682a:	221c      	movs	r2, #28
 800682c:	68f9      	ldr	r1, [r7, #12]
 800682e:	6938      	ldr	r0, [r7, #16]
 8006830:	f7fe fe54 	bl	80054dc <_SendPacket>
  RECORD_END();
 8006834:	697b      	ldr	r3, [r7, #20]
 8006836:	f383 8811 	msr	BASEPRI, r3
}
 800683a:	bf00      	nop
 800683c:	3720      	adds	r7, #32
 800683e:	46bd      	mov	sp, r7
 8006840:	bd80      	pop	{r7, pc}
 8006842:	bf00      	nop
 8006844:	200045c0 	.word	0x200045c0

08006848 <SEGGER_SYSVIEW_RecordEndCallU32>:
*
*  Parameters
*    EventID      - Id of API function which ends.
*    Para0        - Return value which will be returned by the API function.
*/
void SEGGER_SYSVIEW_RecordEndCallU32(unsigned int EventID, U32 Para0) {
 8006848:	b580      	push	{r7, lr}
 800684a:	b08a      	sub	sp, #40	@ 0x28
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
 8006850:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8006852:	f3ef 8311 	mrs	r3, BASEPRI
 8006856:	f04f 0120 	mov.w	r1, #32
 800685a:	f381 8811 	msr	BASEPRI, r1
 800685e:	617b      	str	r3, [r7, #20]
 8006860:	4824      	ldr	r0, [pc, #144]	@ (80068f4 <SEGGER_SYSVIEW_RecordEndCallU32+0xac>)
 8006862:	f7fe fd4e 	bl	8005302 <_PreparePacket>
 8006866:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006868:	693b      	ldr	r3, [r7, #16]
 800686a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	623b      	str	r3, [r7, #32]
 8006874:	e00b      	b.n	800688e <SEGGER_SYSVIEW_RecordEndCallU32+0x46>
 8006876:	6a3b      	ldr	r3, [r7, #32]
 8006878:	b2da      	uxtb	r2, r3
 800687a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800687c:	1c59      	adds	r1, r3, #1
 800687e:	6279      	str	r1, [r7, #36]	@ 0x24
 8006880:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006884:	b2d2      	uxtb	r2, r2
 8006886:	701a      	strb	r2, [r3, #0]
 8006888:	6a3b      	ldr	r3, [r7, #32]
 800688a:	09db      	lsrs	r3, r3, #7
 800688c:	623b      	str	r3, [r7, #32]
 800688e:	6a3b      	ldr	r3, [r7, #32]
 8006890:	2b7f      	cmp	r3, #127	@ 0x7f
 8006892:	d8f0      	bhi.n	8006876 <SEGGER_SYSVIEW_RecordEndCallU32+0x2e>
 8006894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006896:	1c5a      	adds	r2, r3, #1
 8006898:	627a      	str	r2, [r7, #36]	@ 0x24
 800689a:	6a3a      	ldr	r2, [r7, #32]
 800689c:	b2d2      	uxtb	r2, r2
 800689e:	701a      	strb	r2, [r3, #0]
 80068a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068a2:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Para0);
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	61fb      	str	r3, [r7, #28]
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	61bb      	str	r3, [r7, #24]
 80068ac:	e00b      	b.n	80068c6 <SEGGER_SYSVIEW_RecordEndCallU32+0x7e>
 80068ae:	69bb      	ldr	r3, [r7, #24]
 80068b0:	b2da      	uxtb	r2, r3
 80068b2:	69fb      	ldr	r3, [r7, #28]
 80068b4:	1c59      	adds	r1, r3, #1
 80068b6:	61f9      	str	r1, [r7, #28]
 80068b8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80068bc:	b2d2      	uxtb	r2, r2
 80068be:	701a      	strb	r2, [r3, #0]
 80068c0:	69bb      	ldr	r3, [r7, #24]
 80068c2:	09db      	lsrs	r3, r3, #7
 80068c4:	61bb      	str	r3, [r7, #24]
 80068c6:	69bb      	ldr	r3, [r7, #24]
 80068c8:	2b7f      	cmp	r3, #127	@ 0x7f
 80068ca:	d8f0      	bhi.n	80068ae <SEGGER_SYSVIEW_RecordEndCallU32+0x66>
 80068cc:	69fb      	ldr	r3, [r7, #28]
 80068ce:	1c5a      	adds	r2, r3, #1
 80068d0:	61fa      	str	r2, [r7, #28]
 80068d2:	69ba      	ldr	r2, [r7, #24]
 80068d4:	b2d2      	uxtb	r2, r2
 80068d6:	701a      	strb	r2, [r3, #0]
 80068d8:	69fb      	ldr	r3, [r7, #28]
 80068da:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 80068dc:	221c      	movs	r2, #28
 80068de:	68f9      	ldr	r1, [r7, #12]
 80068e0:	6938      	ldr	r0, [r7, #16]
 80068e2:	f7fe fdfb 	bl	80054dc <_SendPacket>
  RECORD_END();
 80068e6:	697b      	ldr	r3, [r7, #20]
 80068e8:	f383 8811 	msr	BASEPRI, r3
}
 80068ec:	bf00      	nop
 80068ee:	3728      	adds	r7, #40	@ 0x28
 80068f0:	46bd      	mov	sp, r7
 80068f2:	bd80      	pop	{r7, pc}
 80068f4:	200045c0 	.word	0x200045c0

080068f8 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b082      	sub	sp, #8
 80068fc:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80068fe:	f3ef 8311 	mrs	r3, BASEPRI
 8006902:	f04f 0120 	mov.w	r1, #32
 8006906:	f381 8811 	msr	BASEPRI, r1
 800690a:	607b      	str	r3, [r7, #4]
 800690c:	4807      	ldr	r0, [pc, #28]	@ (800692c <SEGGER_SYSVIEW_OnIdle+0x34>)
 800690e:	f7fe fcf8 	bl	8005302 <_PreparePacket>
 8006912:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8006914:	2211      	movs	r2, #17
 8006916:	6839      	ldr	r1, [r7, #0]
 8006918:	6838      	ldr	r0, [r7, #0]
 800691a:	f7fe fddf 	bl	80054dc <_SendPacket>
  RECORD_END();
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	f383 8811 	msr	BASEPRI, r3
}
 8006924:	bf00      	nop
 8006926:	3708      	adds	r7, #8
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}
 800692c:	200045c0 	.word	0x200045c0

08006930 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8006930:	b580      	push	{r7, lr}
 8006932:	b088      	sub	sp, #32
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006938:	f3ef 8311 	mrs	r3, BASEPRI
 800693c:	f04f 0120 	mov.w	r1, #32
 8006940:	f381 8811 	msr	BASEPRI, r1
 8006944:	617b      	str	r3, [r7, #20]
 8006946:	4819      	ldr	r0, [pc, #100]	@ (80069ac <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8006948:	f7fe fcdb 	bl	8005302 <_PreparePacket>
 800694c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800694e:	693b      	ldr	r3, [r7, #16]
 8006950:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006952:	4b17      	ldr	r3, [pc, #92]	@ (80069b0 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8006954:	691b      	ldr	r3, [r3, #16]
 8006956:	687a      	ldr	r2, [r7, #4]
 8006958:	1ad3      	subs	r3, r2, r3
 800695a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	61fb      	str	r3, [r7, #28]
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	61bb      	str	r3, [r7, #24]
 8006964:	e00b      	b.n	800697e <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8006966:	69bb      	ldr	r3, [r7, #24]
 8006968:	b2da      	uxtb	r2, r3
 800696a:	69fb      	ldr	r3, [r7, #28]
 800696c:	1c59      	adds	r1, r3, #1
 800696e:	61f9      	str	r1, [r7, #28]
 8006970:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006974:	b2d2      	uxtb	r2, r2
 8006976:	701a      	strb	r2, [r3, #0]
 8006978:	69bb      	ldr	r3, [r7, #24]
 800697a:	09db      	lsrs	r3, r3, #7
 800697c:	61bb      	str	r3, [r7, #24]
 800697e:	69bb      	ldr	r3, [r7, #24]
 8006980:	2b7f      	cmp	r3, #127	@ 0x7f
 8006982:	d8f0      	bhi.n	8006966 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8006984:	69fb      	ldr	r3, [r7, #28]
 8006986:	1c5a      	adds	r2, r3, #1
 8006988:	61fa      	str	r2, [r7, #28]
 800698a:	69ba      	ldr	r2, [r7, #24]
 800698c:	b2d2      	uxtb	r2, r2
 800698e:	701a      	strb	r2, [r3, #0]
 8006990:	69fb      	ldr	r3, [r7, #28]
 8006992:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8006994:	2208      	movs	r2, #8
 8006996:	68f9      	ldr	r1, [r7, #12]
 8006998:	6938      	ldr	r0, [r7, #16]
 800699a:	f7fe fd9f 	bl	80054dc <_SendPacket>
  RECORD_END();
 800699e:	697b      	ldr	r3, [r7, #20]
 80069a0:	f383 8811 	msr	BASEPRI, r3
}
 80069a4:	bf00      	nop
 80069a6:	3720      	adds	r7, #32
 80069a8:	46bd      	mov	sp, r7
 80069aa:	bd80      	pop	{r7, pc}
 80069ac:	200045c0 	.word	0x200045c0
 80069b0:	20004590 	.word	0x20004590

080069b4 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 80069b4:	b580      	push	{r7, lr}
 80069b6:	b088      	sub	sp, #32
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80069bc:	f3ef 8311 	mrs	r3, BASEPRI
 80069c0:	f04f 0120 	mov.w	r1, #32
 80069c4:	f381 8811 	msr	BASEPRI, r1
 80069c8:	617b      	str	r3, [r7, #20]
 80069ca:	4819      	ldr	r0, [pc, #100]	@ (8006a30 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 80069cc:	f7fe fc99 	bl	8005302 <_PreparePacket>
 80069d0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80069d2:	693b      	ldr	r3, [r7, #16]
 80069d4:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80069d6:	4b17      	ldr	r3, [pc, #92]	@ (8006a34 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 80069d8:	691b      	ldr	r3, [r3, #16]
 80069da:	687a      	ldr	r2, [r7, #4]
 80069dc:	1ad3      	subs	r3, r2, r3
 80069de:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	61fb      	str	r3, [r7, #28]
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	61bb      	str	r3, [r7, #24]
 80069e8:	e00b      	b.n	8006a02 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 80069ea:	69bb      	ldr	r3, [r7, #24]
 80069ec:	b2da      	uxtb	r2, r3
 80069ee:	69fb      	ldr	r3, [r7, #28]
 80069f0:	1c59      	adds	r1, r3, #1
 80069f2:	61f9      	str	r1, [r7, #28]
 80069f4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80069f8:	b2d2      	uxtb	r2, r2
 80069fa:	701a      	strb	r2, [r3, #0]
 80069fc:	69bb      	ldr	r3, [r7, #24]
 80069fe:	09db      	lsrs	r3, r3, #7
 8006a00:	61bb      	str	r3, [r7, #24]
 8006a02:	69bb      	ldr	r3, [r7, #24]
 8006a04:	2b7f      	cmp	r3, #127	@ 0x7f
 8006a06:	d8f0      	bhi.n	80069ea <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8006a08:	69fb      	ldr	r3, [r7, #28]
 8006a0a:	1c5a      	adds	r2, r3, #1
 8006a0c:	61fa      	str	r2, [r7, #28]
 8006a0e:	69ba      	ldr	r2, [r7, #24]
 8006a10:	b2d2      	uxtb	r2, r2
 8006a12:	701a      	strb	r2, [r3, #0]
 8006a14:	69fb      	ldr	r3, [r7, #28]
 8006a16:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8006a18:	2204      	movs	r2, #4
 8006a1a:	68f9      	ldr	r1, [r7, #12]
 8006a1c:	6938      	ldr	r0, [r7, #16]
 8006a1e:	f7fe fd5d 	bl	80054dc <_SendPacket>
  RECORD_END();
 8006a22:	697b      	ldr	r3, [r7, #20]
 8006a24:	f383 8811 	msr	BASEPRI, r3
}
 8006a28:	bf00      	nop
 8006a2a:	3720      	adds	r7, #32
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	bd80      	pop	{r7, pc}
 8006a30:	200045c0 	.word	0x200045c0
 8006a34:	20004590 	.word	0x20004590

08006a38 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b088      	sub	sp, #32
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006a40:	f3ef 8311 	mrs	r3, BASEPRI
 8006a44:	f04f 0120 	mov.w	r1, #32
 8006a48:	f381 8811 	msr	BASEPRI, r1
 8006a4c:	617b      	str	r3, [r7, #20]
 8006a4e:	4819      	ldr	r0, [pc, #100]	@ (8006ab4 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8006a50:	f7fe fc57 	bl	8005302 <_PreparePacket>
 8006a54:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006a56:	693b      	ldr	r3, [r7, #16]
 8006a58:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006a5a:	4b17      	ldr	r3, [pc, #92]	@ (8006ab8 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8006a5c:	691b      	ldr	r3, [r3, #16]
 8006a5e:	687a      	ldr	r2, [r7, #4]
 8006a60:	1ad3      	subs	r3, r2, r3
 8006a62:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	61fb      	str	r3, [r7, #28]
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	61bb      	str	r3, [r7, #24]
 8006a6c:	e00b      	b.n	8006a86 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8006a6e:	69bb      	ldr	r3, [r7, #24]
 8006a70:	b2da      	uxtb	r2, r3
 8006a72:	69fb      	ldr	r3, [r7, #28]
 8006a74:	1c59      	adds	r1, r3, #1
 8006a76:	61f9      	str	r1, [r7, #28]
 8006a78:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006a7c:	b2d2      	uxtb	r2, r2
 8006a7e:	701a      	strb	r2, [r3, #0]
 8006a80:	69bb      	ldr	r3, [r7, #24]
 8006a82:	09db      	lsrs	r3, r3, #7
 8006a84:	61bb      	str	r3, [r7, #24]
 8006a86:	69bb      	ldr	r3, [r7, #24]
 8006a88:	2b7f      	cmp	r3, #127	@ 0x7f
 8006a8a:	d8f0      	bhi.n	8006a6e <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8006a8c:	69fb      	ldr	r3, [r7, #28]
 8006a8e:	1c5a      	adds	r2, r3, #1
 8006a90:	61fa      	str	r2, [r7, #28]
 8006a92:	69ba      	ldr	r2, [r7, #24]
 8006a94:	b2d2      	uxtb	r2, r2
 8006a96:	701a      	strb	r2, [r3, #0]
 8006a98:	69fb      	ldr	r3, [r7, #28]
 8006a9a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8006a9c:	2206      	movs	r2, #6
 8006a9e:	68f9      	ldr	r1, [r7, #12]
 8006aa0:	6938      	ldr	r0, [r7, #16]
 8006aa2:	f7fe fd1b 	bl	80054dc <_SendPacket>
  RECORD_END();
 8006aa6:	697b      	ldr	r3, [r7, #20]
 8006aa8:	f383 8811 	msr	BASEPRI, r3
}
 8006aac:	bf00      	nop
 8006aae:	3720      	adds	r7, #32
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	bd80      	pop	{r7, pc}
 8006ab4:	200045c0 	.word	0x200045c0
 8006ab8:	20004590 	.word	0x20004590

08006abc <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b08a      	sub	sp, #40	@ 0x28
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
 8006ac4:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8006ac6:	f3ef 8311 	mrs	r3, BASEPRI
 8006aca:	f04f 0120 	mov.w	r1, #32
 8006ace:	f381 8811 	msr	BASEPRI, r1
 8006ad2:	617b      	str	r3, [r7, #20]
 8006ad4:	4827      	ldr	r0, [pc, #156]	@ (8006b74 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 8006ad6:	f7fe fc14 	bl	8005302 <_PreparePacket>
 8006ada:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006adc:	693b      	ldr	r3, [r7, #16]
 8006ade:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006ae0:	4b25      	ldr	r3, [pc, #148]	@ (8006b78 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 8006ae2:	691b      	ldr	r3, [r3, #16]
 8006ae4:	687a      	ldr	r2, [r7, #4]
 8006ae6:	1ad3      	subs	r3, r2, r3
 8006ae8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	627b      	str	r3, [r7, #36]	@ 0x24
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	623b      	str	r3, [r7, #32]
 8006af2:	e00b      	b.n	8006b0c <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8006af4:	6a3b      	ldr	r3, [r7, #32]
 8006af6:	b2da      	uxtb	r2, r3
 8006af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006afa:	1c59      	adds	r1, r3, #1
 8006afc:	6279      	str	r1, [r7, #36]	@ 0x24
 8006afe:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006b02:	b2d2      	uxtb	r2, r2
 8006b04:	701a      	strb	r2, [r3, #0]
 8006b06:	6a3b      	ldr	r3, [r7, #32]
 8006b08:	09db      	lsrs	r3, r3, #7
 8006b0a:	623b      	str	r3, [r7, #32]
 8006b0c:	6a3b      	ldr	r3, [r7, #32]
 8006b0e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006b10:	d8f0      	bhi.n	8006af4 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 8006b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b14:	1c5a      	adds	r2, r3, #1
 8006b16:	627a      	str	r2, [r7, #36]	@ 0x24
 8006b18:	6a3a      	ldr	r2, [r7, #32]
 8006b1a:	b2d2      	uxtb	r2, r2
 8006b1c:	701a      	strb	r2, [r3, #0]
 8006b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b20:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	61fb      	str	r3, [r7, #28]
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	61bb      	str	r3, [r7, #24]
 8006b2a:	e00b      	b.n	8006b44 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 8006b2c:	69bb      	ldr	r3, [r7, #24]
 8006b2e:	b2da      	uxtb	r2, r3
 8006b30:	69fb      	ldr	r3, [r7, #28]
 8006b32:	1c59      	adds	r1, r3, #1
 8006b34:	61f9      	str	r1, [r7, #28]
 8006b36:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006b3a:	b2d2      	uxtb	r2, r2
 8006b3c:	701a      	strb	r2, [r3, #0]
 8006b3e:	69bb      	ldr	r3, [r7, #24]
 8006b40:	09db      	lsrs	r3, r3, #7
 8006b42:	61bb      	str	r3, [r7, #24]
 8006b44:	69bb      	ldr	r3, [r7, #24]
 8006b46:	2b7f      	cmp	r3, #127	@ 0x7f
 8006b48:	d8f0      	bhi.n	8006b2c <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 8006b4a:	69fb      	ldr	r3, [r7, #28]
 8006b4c:	1c5a      	adds	r2, r3, #1
 8006b4e:	61fa      	str	r2, [r7, #28]
 8006b50:	69ba      	ldr	r2, [r7, #24]
 8006b52:	b2d2      	uxtb	r2, r2
 8006b54:	701a      	strb	r2, [r3, #0]
 8006b56:	69fb      	ldr	r3, [r7, #28]
 8006b58:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 8006b5a:	2207      	movs	r2, #7
 8006b5c:	68f9      	ldr	r1, [r7, #12]
 8006b5e:	6938      	ldr	r0, [r7, #16]
 8006b60:	f7fe fcbc 	bl	80054dc <_SendPacket>
  RECORD_END();
 8006b64:	697b      	ldr	r3, [r7, #20]
 8006b66:	f383 8811 	msr	BASEPRI, r3
}
 8006b6a:	bf00      	nop
 8006b6c:	3728      	adds	r7, #40	@ 0x28
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	bd80      	pop	{r7, pc}
 8006b72:	bf00      	nop
 8006b74:	200045c0 	.word	0x200045c0
 8006b78:	20004590 	.word	0x20004590

08006b7c <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8006b7c:	b480      	push	{r7}
 8006b7e:	b083      	sub	sp, #12
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 8006b84:	4b04      	ldr	r3, [pc, #16]	@ (8006b98 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 8006b86:	691b      	ldr	r3, [r3, #16]
 8006b88:	687a      	ldr	r2, [r7, #4]
 8006b8a:	1ad3      	subs	r3, r2, r3
}
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	370c      	adds	r7, #12
 8006b90:	46bd      	mov	sp, r7
 8006b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b96:	4770      	bx	lr
 8006b98:	20004590 	.word	0x20004590

08006b9c <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b08c      	sub	sp, #48	@ 0x30
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	4603      	mov	r3, r0
 8006ba4:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8006ba6:	4b40      	ldr	r3, [pc, #256]	@ (8006ca8 <SEGGER_SYSVIEW_SendModule+0x10c>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d077      	beq.n	8006c9e <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 8006bae:	4b3e      	ldr	r3, [pc, #248]	@ (8006ca8 <SEGGER_SYSVIEW_SendModule+0x10c>)
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006bb8:	e008      	b.n	8006bcc <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8006bba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bbc:	691b      	ldr	r3, [r3, #16]
 8006bbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 8006bc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d007      	beq.n	8006bd6 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8006bc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bc8:	3301      	adds	r3, #1
 8006bca:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006bcc:	79fb      	ldrb	r3, [r7, #7]
 8006bce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	d3f2      	bcc.n	8006bba <SEGGER_SYSVIEW_SendModule+0x1e>
 8006bd4:	e000      	b.n	8006bd8 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8006bd6:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8006bd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d055      	beq.n	8006c8a <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006bde:	f3ef 8311 	mrs	r3, BASEPRI
 8006be2:	f04f 0120 	mov.w	r1, #32
 8006be6:	f381 8811 	msr	BASEPRI, r1
 8006bea:	617b      	str	r3, [r7, #20]
 8006bec:	482f      	ldr	r0, [pc, #188]	@ (8006cac <SEGGER_SYSVIEW_SendModule+0x110>)
 8006bee:	f7fe fb88 	bl	8005302 <_PreparePacket>
 8006bf2:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8006bf4:	693b      	ldr	r3, [r7, #16]
 8006bf6:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	627b      	str	r3, [r7, #36]	@ 0x24
 8006bfc:	79fb      	ldrb	r3, [r7, #7]
 8006bfe:	623b      	str	r3, [r7, #32]
 8006c00:	e00b      	b.n	8006c1a <SEGGER_SYSVIEW_SendModule+0x7e>
 8006c02:	6a3b      	ldr	r3, [r7, #32]
 8006c04:	b2da      	uxtb	r2, r3
 8006c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c08:	1c59      	adds	r1, r3, #1
 8006c0a:	6279      	str	r1, [r7, #36]	@ 0x24
 8006c0c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006c10:	b2d2      	uxtb	r2, r2
 8006c12:	701a      	strb	r2, [r3, #0]
 8006c14:	6a3b      	ldr	r3, [r7, #32]
 8006c16:	09db      	lsrs	r3, r3, #7
 8006c18:	623b      	str	r3, [r7, #32]
 8006c1a:	6a3b      	ldr	r3, [r7, #32]
 8006c1c:	2b7f      	cmp	r3, #127	@ 0x7f
 8006c1e:	d8f0      	bhi.n	8006c02 <SEGGER_SYSVIEW_SendModule+0x66>
 8006c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c22:	1c5a      	adds	r2, r3, #1
 8006c24:	627a      	str	r2, [r7, #36]	@ 0x24
 8006c26:	6a3a      	ldr	r2, [r7, #32]
 8006c28:	b2d2      	uxtb	r2, r2
 8006c2a:	701a      	strb	r2, [r3, #0]
 8006c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c2e:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	61fb      	str	r3, [r7, #28]
 8006c34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c36:	689b      	ldr	r3, [r3, #8]
 8006c38:	61bb      	str	r3, [r7, #24]
 8006c3a:	e00b      	b.n	8006c54 <SEGGER_SYSVIEW_SendModule+0xb8>
 8006c3c:	69bb      	ldr	r3, [r7, #24]
 8006c3e:	b2da      	uxtb	r2, r3
 8006c40:	69fb      	ldr	r3, [r7, #28]
 8006c42:	1c59      	adds	r1, r3, #1
 8006c44:	61f9      	str	r1, [r7, #28]
 8006c46:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006c4a:	b2d2      	uxtb	r2, r2
 8006c4c:	701a      	strb	r2, [r3, #0]
 8006c4e:	69bb      	ldr	r3, [r7, #24]
 8006c50:	09db      	lsrs	r3, r3, #7
 8006c52:	61bb      	str	r3, [r7, #24]
 8006c54:	69bb      	ldr	r3, [r7, #24]
 8006c56:	2b7f      	cmp	r3, #127	@ 0x7f
 8006c58:	d8f0      	bhi.n	8006c3c <SEGGER_SYSVIEW_SendModule+0xa0>
 8006c5a:	69fb      	ldr	r3, [r7, #28]
 8006c5c:	1c5a      	adds	r2, r3, #1
 8006c5e:	61fa      	str	r2, [r7, #28]
 8006c60:	69ba      	ldr	r2, [r7, #24]
 8006c62:	b2d2      	uxtb	r2, r2
 8006c64:	701a      	strb	r2, [r3, #0]
 8006c66:	69fb      	ldr	r3, [r7, #28]
 8006c68:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006c6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	2280      	movs	r2, #128	@ 0x80
 8006c70:	4619      	mov	r1, r3
 8006c72:	68f8      	ldr	r0, [r7, #12]
 8006c74:	f7fe fb0c 	bl	8005290 <_EncodeStr>
 8006c78:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8006c7a:	2216      	movs	r2, #22
 8006c7c:	68f9      	ldr	r1, [r7, #12]
 8006c7e:	6938      	ldr	r0, [r7, #16]
 8006c80:	f7fe fc2c 	bl	80054dc <_SendPacket>
      RECORD_END();
 8006c84:	697b      	ldr	r3, [r7, #20]
 8006c86:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 8006c8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d006      	beq.n	8006c9e <SEGGER_SYSVIEW_SendModule+0x102>
 8006c90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c92:	68db      	ldr	r3, [r3, #12]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d002      	beq.n	8006c9e <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 8006c98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c9a:	68db      	ldr	r3, [r3, #12]
 8006c9c:	4798      	blx	r3
    }
  }
}
 8006c9e:	bf00      	nop
 8006ca0:	3730      	adds	r7, #48	@ 0x30
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	bd80      	pop	{r7, pc}
 8006ca6:	bf00      	nop
 8006ca8:	200045b8 	.word	0x200045b8
 8006cac:	200045c0 	.word	0x200045c0

08006cb0 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b082      	sub	sp, #8
 8006cb4:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8006cb6:	4b0c      	ldr	r3, [pc, #48]	@ (8006ce8 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d00f      	beq.n	8006cde <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8006cbe:	4b0a      	ldr	r3, [pc, #40]	@ (8006ce8 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	68db      	ldr	r3, [r3, #12]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d002      	beq.n	8006cd2 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	68db      	ldr	r3, [r3, #12]
 8006cd0:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	691b      	ldr	r3, [r3, #16]
 8006cd6:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d1f2      	bne.n	8006cc4 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8006cde:	bf00      	nop
 8006ce0:	3708      	adds	r7, #8
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	bd80      	pop	{r7, pc}
 8006ce6:	bf00      	nop
 8006ce8:	200045b8 	.word	0x200045b8

08006cec <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b086      	sub	sp, #24
 8006cf0:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8006cf2:	f3ef 8311 	mrs	r3, BASEPRI
 8006cf6:	f04f 0120 	mov.w	r1, #32
 8006cfa:	f381 8811 	msr	BASEPRI, r1
 8006cfe:	60fb      	str	r3, [r7, #12]
 8006d00:	4817      	ldr	r0, [pc, #92]	@ (8006d60 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8006d02:	f7fe fafe 	bl	8005302 <_PreparePacket>
 8006d06:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8006d08:	68bb      	ldr	r3, [r7, #8]
 8006d0a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	617b      	str	r3, [r7, #20]
 8006d10:	4b14      	ldr	r3, [pc, #80]	@ (8006d64 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8006d12:	781b      	ldrb	r3, [r3, #0]
 8006d14:	613b      	str	r3, [r7, #16]
 8006d16:	e00b      	b.n	8006d30 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8006d18:	693b      	ldr	r3, [r7, #16]
 8006d1a:	b2da      	uxtb	r2, r3
 8006d1c:	697b      	ldr	r3, [r7, #20]
 8006d1e:	1c59      	adds	r1, r3, #1
 8006d20:	6179      	str	r1, [r7, #20]
 8006d22:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006d26:	b2d2      	uxtb	r2, r2
 8006d28:	701a      	strb	r2, [r3, #0]
 8006d2a:	693b      	ldr	r3, [r7, #16]
 8006d2c:	09db      	lsrs	r3, r3, #7
 8006d2e:	613b      	str	r3, [r7, #16]
 8006d30:	693b      	ldr	r3, [r7, #16]
 8006d32:	2b7f      	cmp	r3, #127	@ 0x7f
 8006d34:	d8f0      	bhi.n	8006d18 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8006d36:	697b      	ldr	r3, [r7, #20]
 8006d38:	1c5a      	adds	r2, r3, #1
 8006d3a:	617a      	str	r2, [r7, #20]
 8006d3c:	693a      	ldr	r2, [r7, #16]
 8006d3e:	b2d2      	uxtb	r2, r2
 8006d40:	701a      	strb	r2, [r3, #0]
 8006d42:	697b      	ldr	r3, [r7, #20]
 8006d44:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8006d46:	221b      	movs	r2, #27
 8006d48:	6879      	ldr	r1, [r7, #4]
 8006d4a:	68b8      	ldr	r0, [r7, #8]
 8006d4c:	f7fe fbc6 	bl	80054dc <_SendPacket>
  RECORD_END();
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	f383 8811 	msr	BASEPRI, r3
}
 8006d56:	bf00      	nop
 8006d58:	3718      	adds	r7, #24
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	bd80      	pop	{r7, pc}
 8006d5e:	bf00      	nop
 8006d60:	200045c0 	.word	0x200045c0
 8006d64:	200045bc 	.word	0x200045bc

08006d68 <SEGGER_SYSVIEW_PrintfTarget>:
*    the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_PrintfTarget(const char* s, ...) {
 8006d68:	b40f      	push	{r0, r1, r2, r3}
 8006d6a:	b580      	push	{r7, lr}
 8006d6c:	b082      	sub	sp, #8
 8006d6e:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 8006d70:	f107 0314 	add.w	r3, r7, #20
 8006d74:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
 8006d76:	1d3b      	adds	r3, r7, #4
 8006d78:	461a      	mov	r2, r3
 8006d7a:	2100      	movs	r1, #0
 8006d7c:	6938      	ldr	r0, [r7, #16]
 8006d7e:	f7fe febd 	bl	8005afc <_VPrintTarget>
  va_end(ParamList);
}
 8006d82:	bf00      	nop
 8006d84:	3708      	adds	r7, #8
 8006d86:	46bd      	mov	sp, r7
 8006d88:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006d8c:	b004      	add	sp, #16
 8006d8e:	4770      	bx	lr

08006d90 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b08a      	sub	sp, #40	@ 0x28
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006d98:	f3ef 8311 	mrs	r3, BASEPRI
 8006d9c:	f04f 0120 	mov.w	r1, #32
 8006da0:	f381 8811 	msr	BASEPRI, r1
 8006da4:	617b      	str	r3, [r7, #20]
 8006da6:	4827      	ldr	r0, [pc, #156]	@ (8006e44 <SEGGER_SYSVIEW_Warn+0xb4>)
 8006da8:	f7fe faab 	bl	8005302 <_PreparePacket>
 8006dac:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006dae:	2280      	movs	r2, #128	@ 0x80
 8006db0:	6879      	ldr	r1, [r7, #4]
 8006db2:	6938      	ldr	r0, [r7, #16]
 8006db4:	f7fe fa6c 	bl	8005290 <_EncodeStr>
 8006db8:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	623b      	str	r3, [r7, #32]
 8006dc2:	e00b      	b.n	8006ddc <SEGGER_SYSVIEW_Warn+0x4c>
 8006dc4:	6a3b      	ldr	r3, [r7, #32]
 8006dc6:	b2da      	uxtb	r2, r3
 8006dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dca:	1c59      	adds	r1, r3, #1
 8006dcc:	6279      	str	r1, [r7, #36]	@ 0x24
 8006dce:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006dd2:	b2d2      	uxtb	r2, r2
 8006dd4:	701a      	strb	r2, [r3, #0]
 8006dd6:	6a3b      	ldr	r3, [r7, #32]
 8006dd8:	09db      	lsrs	r3, r3, #7
 8006dda:	623b      	str	r3, [r7, #32]
 8006ddc:	6a3b      	ldr	r3, [r7, #32]
 8006dde:	2b7f      	cmp	r3, #127	@ 0x7f
 8006de0:	d8f0      	bhi.n	8006dc4 <SEGGER_SYSVIEW_Warn+0x34>
 8006de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006de4:	1c5a      	adds	r2, r3, #1
 8006de6:	627a      	str	r2, [r7, #36]	@ 0x24
 8006de8:	6a3a      	ldr	r2, [r7, #32]
 8006dea:	b2d2      	uxtb	r2, r2
 8006dec:	701a      	strb	r2, [r3, #0]
 8006dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006df0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	61fb      	str	r3, [r7, #28]
 8006df6:	2300      	movs	r3, #0
 8006df8:	61bb      	str	r3, [r7, #24]
 8006dfa:	e00b      	b.n	8006e14 <SEGGER_SYSVIEW_Warn+0x84>
 8006dfc:	69bb      	ldr	r3, [r7, #24]
 8006dfe:	b2da      	uxtb	r2, r3
 8006e00:	69fb      	ldr	r3, [r7, #28]
 8006e02:	1c59      	adds	r1, r3, #1
 8006e04:	61f9      	str	r1, [r7, #28]
 8006e06:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006e0a:	b2d2      	uxtb	r2, r2
 8006e0c:	701a      	strb	r2, [r3, #0]
 8006e0e:	69bb      	ldr	r3, [r7, #24]
 8006e10:	09db      	lsrs	r3, r3, #7
 8006e12:	61bb      	str	r3, [r7, #24]
 8006e14:	69bb      	ldr	r3, [r7, #24]
 8006e16:	2b7f      	cmp	r3, #127	@ 0x7f
 8006e18:	d8f0      	bhi.n	8006dfc <SEGGER_SYSVIEW_Warn+0x6c>
 8006e1a:	69fb      	ldr	r3, [r7, #28]
 8006e1c:	1c5a      	adds	r2, r3, #1
 8006e1e:	61fa      	str	r2, [r7, #28]
 8006e20:	69ba      	ldr	r2, [r7, #24]
 8006e22:	b2d2      	uxtb	r2, r2
 8006e24:	701a      	strb	r2, [r3, #0]
 8006e26:	69fb      	ldr	r3, [r7, #28]
 8006e28:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8006e2a:	221a      	movs	r2, #26
 8006e2c:	68f9      	ldr	r1, [r7, #12]
 8006e2e:	6938      	ldr	r0, [r7, #16]
 8006e30:	f7fe fb54 	bl	80054dc <_SendPacket>
  RECORD_END();
 8006e34:	697b      	ldr	r3, [r7, #20]
 8006e36:	f383 8811 	msr	BASEPRI, r3
}
 8006e3a:	bf00      	nop
 8006e3c:	3728      	adds	r7, #40	@ 0x28
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	bd80      	pop	{r7, pc}
 8006e42:	bf00      	nop
 8006e44:	200045c0 	.word	0x200045c0

08006e48 <memcmp>:
 8006e48:	b510      	push	{r4, lr}
 8006e4a:	3901      	subs	r1, #1
 8006e4c:	4402      	add	r2, r0
 8006e4e:	4290      	cmp	r0, r2
 8006e50:	d101      	bne.n	8006e56 <memcmp+0xe>
 8006e52:	2000      	movs	r0, #0
 8006e54:	e005      	b.n	8006e62 <memcmp+0x1a>
 8006e56:	7803      	ldrb	r3, [r0, #0]
 8006e58:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006e5c:	42a3      	cmp	r3, r4
 8006e5e:	d001      	beq.n	8006e64 <memcmp+0x1c>
 8006e60:	1b18      	subs	r0, r3, r4
 8006e62:	bd10      	pop	{r4, pc}
 8006e64:	3001      	adds	r0, #1
 8006e66:	e7f2      	b.n	8006e4e <memcmp+0x6>

08006e68 <memset>:
 8006e68:	4402      	add	r2, r0
 8006e6a:	4603      	mov	r3, r0
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d100      	bne.n	8006e72 <memset+0xa>
 8006e70:	4770      	bx	lr
 8006e72:	f803 1b01 	strb.w	r1, [r3], #1
 8006e76:	e7f9      	b.n	8006e6c <memset+0x4>

08006e78 <__libc_init_array>:
 8006e78:	b570      	push	{r4, r5, r6, lr}
 8006e7a:	4d0d      	ldr	r5, [pc, #52]	@ (8006eb0 <__libc_init_array+0x38>)
 8006e7c:	4c0d      	ldr	r4, [pc, #52]	@ (8006eb4 <__libc_init_array+0x3c>)
 8006e7e:	1b64      	subs	r4, r4, r5
 8006e80:	10a4      	asrs	r4, r4, #2
 8006e82:	2600      	movs	r6, #0
 8006e84:	42a6      	cmp	r6, r4
 8006e86:	d109      	bne.n	8006e9c <__libc_init_array+0x24>
 8006e88:	4d0b      	ldr	r5, [pc, #44]	@ (8006eb8 <__libc_init_array+0x40>)
 8006e8a:	4c0c      	ldr	r4, [pc, #48]	@ (8006ebc <__libc_init_array+0x44>)
 8006e8c:	f000 f826 	bl	8006edc <_init>
 8006e90:	1b64      	subs	r4, r4, r5
 8006e92:	10a4      	asrs	r4, r4, #2
 8006e94:	2600      	movs	r6, #0
 8006e96:	42a6      	cmp	r6, r4
 8006e98:	d105      	bne.n	8006ea6 <__libc_init_array+0x2e>
 8006e9a:	bd70      	pop	{r4, r5, r6, pc}
 8006e9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ea0:	4798      	blx	r3
 8006ea2:	3601      	adds	r6, #1
 8006ea4:	e7ee      	b.n	8006e84 <__libc_init_array+0xc>
 8006ea6:	f855 3b04 	ldr.w	r3, [r5], #4
 8006eaa:	4798      	blx	r3
 8006eac:	3601      	adds	r6, #1
 8006eae:	e7f2      	b.n	8006e96 <__libc_init_array+0x1e>
 8006eb0:	080070b0 	.word	0x080070b0
 8006eb4:	080070b0 	.word	0x080070b0
 8006eb8:	080070b0 	.word	0x080070b0
 8006ebc:	080070b4 	.word	0x080070b4

08006ec0 <memcpy>:
 8006ec0:	440a      	add	r2, r1
 8006ec2:	4291      	cmp	r1, r2
 8006ec4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006ec8:	d100      	bne.n	8006ecc <memcpy+0xc>
 8006eca:	4770      	bx	lr
 8006ecc:	b510      	push	{r4, lr}
 8006ece:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ed2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006ed6:	4291      	cmp	r1, r2
 8006ed8:	d1f9      	bne.n	8006ece <memcpy+0xe>
 8006eda:	bd10      	pop	{r4, pc}

08006edc <_init>:
 8006edc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ede:	bf00      	nop
 8006ee0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ee2:	bc08      	pop	{r3}
 8006ee4:	469e      	mov	lr, r3
 8006ee6:	4770      	bx	lr

08006ee8 <_fini>:
 8006ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006eea:	bf00      	nop
 8006eec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006eee:	bc08      	pop	{r3}
 8006ef0:	469e      	mov	lr, r3
 8006ef2:	4770      	bx	lr
