
Inturrupts.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000056dc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000240  0800586c  0800586c  0001586c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005aac  08005aac  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005aac  08005aac  00015aac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005ab4  08005ab4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005ab4  08005ab4  00015ab4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005ab8  08005ab8  00015ab8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005abc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000170  20000070  08005b2c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001e0  08005b2c  000201e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010a6f  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002037  00000000  00000000  00030b0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f10  00000000  00000000  00032b48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e48  00000000  00000000  00033a58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027913  00000000  00000000  000348a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010c63  00000000  00000000  0005c1b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f58f4  00000000  00000000  0006ce16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016270a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004aa0  00000000  00000000  0016275c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005854 	.word	0x08005854

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08005854 	.word	0x08005854

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b974 	b.w	80005a0 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468e      	mov	lr, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d14d      	bne.n	800037a <__udivmoddi4+0xaa>
 80002de:	428a      	cmp	r2, r1
 80002e0:	4694      	mov	ip, r2
 80002e2:	d969      	bls.n	80003b8 <__udivmoddi4+0xe8>
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	b152      	cbz	r2, 8000300 <__udivmoddi4+0x30>
 80002ea:	fa01 f302 	lsl.w	r3, r1, r2
 80002ee:	f1c2 0120 	rsb	r1, r2, #32
 80002f2:	fa20 f101 	lsr.w	r1, r0, r1
 80002f6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002fa:	ea41 0e03 	orr.w	lr, r1, r3
 80002fe:	4094      	lsls	r4, r2
 8000300:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000304:	0c21      	lsrs	r1, r4, #16
 8000306:	fbbe f6f8 	udiv	r6, lr, r8
 800030a:	fa1f f78c 	uxth.w	r7, ip
 800030e:	fb08 e316 	mls	r3, r8, r6, lr
 8000312:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000316:	fb06 f107 	mul.w	r1, r6, r7
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f106 30ff 	add.w	r0, r6, #4294967295
 8000326:	f080 811f 	bcs.w	8000568 <__udivmoddi4+0x298>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 811c 	bls.w	8000568 <__udivmoddi4+0x298>
 8000330:	3e02      	subs	r6, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a5b      	subs	r3, r3, r1
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb3 f0f8 	udiv	r0, r3, r8
 800033c:	fb08 3310 	mls	r3, r8, r0, r3
 8000340:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000344:	fb00 f707 	mul.w	r7, r0, r7
 8000348:	42a7      	cmp	r7, r4
 800034a:	d90a      	bls.n	8000362 <__udivmoddi4+0x92>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 33ff 	add.w	r3, r0, #4294967295
 8000354:	f080 810a 	bcs.w	800056c <__udivmoddi4+0x29c>
 8000358:	42a7      	cmp	r7, r4
 800035a:	f240 8107 	bls.w	800056c <__udivmoddi4+0x29c>
 800035e:	4464      	add	r4, ip
 8000360:	3802      	subs	r0, #2
 8000362:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000366:	1be4      	subs	r4, r4, r7
 8000368:	2600      	movs	r6, #0
 800036a:	b11d      	cbz	r5, 8000374 <__udivmoddi4+0xa4>
 800036c:	40d4      	lsrs	r4, r2
 800036e:	2300      	movs	r3, #0
 8000370:	e9c5 4300 	strd	r4, r3, [r5]
 8000374:	4631      	mov	r1, r6
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d909      	bls.n	8000392 <__udivmoddi4+0xc2>
 800037e:	2d00      	cmp	r5, #0
 8000380:	f000 80ef 	beq.w	8000562 <__udivmoddi4+0x292>
 8000384:	2600      	movs	r6, #0
 8000386:	e9c5 0100 	strd	r0, r1, [r5]
 800038a:	4630      	mov	r0, r6
 800038c:	4631      	mov	r1, r6
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	fab3 f683 	clz	r6, r3
 8000396:	2e00      	cmp	r6, #0
 8000398:	d14a      	bne.n	8000430 <__udivmoddi4+0x160>
 800039a:	428b      	cmp	r3, r1
 800039c:	d302      	bcc.n	80003a4 <__udivmoddi4+0xd4>
 800039e:	4282      	cmp	r2, r0
 80003a0:	f200 80f9 	bhi.w	8000596 <__udivmoddi4+0x2c6>
 80003a4:	1a84      	subs	r4, r0, r2
 80003a6:	eb61 0303 	sbc.w	r3, r1, r3
 80003aa:	2001      	movs	r0, #1
 80003ac:	469e      	mov	lr, r3
 80003ae:	2d00      	cmp	r5, #0
 80003b0:	d0e0      	beq.n	8000374 <__udivmoddi4+0xa4>
 80003b2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003b6:	e7dd      	b.n	8000374 <__udivmoddi4+0xa4>
 80003b8:	b902      	cbnz	r2, 80003bc <__udivmoddi4+0xec>
 80003ba:	deff      	udf	#255	; 0xff
 80003bc:	fab2 f282 	clz	r2, r2
 80003c0:	2a00      	cmp	r2, #0
 80003c2:	f040 8092 	bne.w	80004ea <__udivmoddi4+0x21a>
 80003c6:	eba1 010c 	sub.w	r1, r1, ip
 80003ca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ce:	fa1f fe8c 	uxth.w	lr, ip
 80003d2:	2601      	movs	r6, #1
 80003d4:	0c20      	lsrs	r0, r4, #16
 80003d6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003da:	fb07 1113 	mls	r1, r7, r3, r1
 80003de:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e2:	fb0e f003 	mul.w	r0, lr, r3
 80003e6:	4288      	cmp	r0, r1
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x12c>
 80003ea:	eb1c 0101 	adds.w	r1, ip, r1
 80003ee:	f103 38ff 	add.w	r8, r3, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x12a>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f200 80cb 	bhi.w	8000590 <__udivmoddi4+0x2c0>
 80003fa:	4643      	mov	r3, r8
 80003fc:	1a09      	subs	r1, r1, r0
 80003fe:	b2a4      	uxth	r4, r4
 8000400:	fbb1 f0f7 	udiv	r0, r1, r7
 8000404:	fb07 1110 	mls	r1, r7, r0, r1
 8000408:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800040c:	fb0e fe00 	mul.w	lr, lr, r0
 8000410:	45a6      	cmp	lr, r4
 8000412:	d908      	bls.n	8000426 <__udivmoddi4+0x156>
 8000414:	eb1c 0404 	adds.w	r4, ip, r4
 8000418:	f100 31ff 	add.w	r1, r0, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x154>
 800041e:	45a6      	cmp	lr, r4
 8000420:	f200 80bb 	bhi.w	800059a <__udivmoddi4+0x2ca>
 8000424:	4608      	mov	r0, r1
 8000426:	eba4 040e 	sub.w	r4, r4, lr
 800042a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800042e:	e79c      	b.n	800036a <__udivmoddi4+0x9a>
 8000430:	f1c6 0720 	rsb	r7, r6, #32
 8000434:	40b3      	lsls	r3, r6
 8000436:	fa22 fc07 	lsr.w	ip, r2, r7
 800043a:	ea4c 0c03 	orr.w	ip, ip, r3
 800043e:	fa20 f407 	lsr.w	r4, r0, r7
 8000442:	fa01 f306 	lsl.w	r3, r1, r6
 8000446:	431c      	orrs	r4, r3
 8000448:	40f9      	lsrs	r1, r7
 800044a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800044e:	fa00 f306 	lsl.w	r3, r0, r6
 8000452:	fbb1 f8f9 	udiv	r8, r1, r9
 8000456:	0c20      	lsrs	r0, r4, #16
 8000458:	fa1f fe8c 	uxth.w	lr, ip
 800045c:	fb09 1118 	mls	r1, r9, r8, r1
 8000460:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000464:	fb08 f00e 	mul.w	r0, r8, lr
 8000468:	4288      	cmp	r0, r1
 800046a:	fa02 f206 	lsl.w	r2, r2, r6
 800046e:	d90b      	bls.n	8000488 <__udivmoddi4+0x1b8>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f108 3aff 	add.w	sl, r8, #4294967295
 8000478:	f080 8088 	bcs.w	800058c <__udivmoddi4+0x2bc>
 800047c:	4288      	cmp	r0, r1
 800047e:	f240 8085 	bls.w	800058c <__udivmoddi4+0x2bc>
 8000482:	f1a8 0802 	sub.w	r8, r8, #2
 8000486:	4461      	add	r1, ip
 8000488:	1a09      	subs	r1, r1, r0
 800048a:	b2a4      	uxth	r4, r4
 800048c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000490:	fb09 1110 	mls	r1, r9, r0, r1
 8000494:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000498:	fb00 fe0e 	mul.w	lr, r0, lr
 800049c:	458e      	cmp	lr, r1
 800049e:	d908      	bls.n	80004b2 <__udivmoddi4+0x1e2>
 80004a0:	eb1c 0101 	adds.w	r1, ip, r1
 80004a4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004a8:	d26c      	bcs.n	8000584 <__udivmoddi4+0x2b4>
 80004aa:	458e      	cmp	lr, r1
 80004ac:	d96a      	bls.n	8000584 <__udivmoddi4+0x2b4>
 80004ae:	3802      	subs	r0, #2
 80004b0:	4461      	add	r1, ip
 80004b2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004b6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ba:	eba1 010e 	sub.w	r1, r1, lr
 80004be:	42a1      	cmp	r1, r4
 80004c0:	46c8      	mov	r8, r9
 80004c2:	46a6      	mov	lr, r4
 80004c4:	d356      	bcc.n	8000574 <__udivmoddi4+0x2a4>
 80004c6:	d053      	beq.n	8000570 <__udivmoddi4+0x2a0>
 80004c8:	b15d      	cbz	r5, 80004e2 <__udivmoddi4+0x212>
 80004ca:	ebb3 0208 	subs.w	r2, r3, r8
 80004ce:	eb61 010e 	sbc.w	r1, r1, lr
 80004d2:	fa01 f707 	lsl.w	r7, r1, r7
 80004d6:	fa22 f306 	lsr.w	r3, r2, r6
 80004da:	40f1      	lsrs	r1, r6
 80004dc:	431f      	orrs	r7, r3
 80004de:	e9c5 7100 	strd	r7, r1, [r5]
 80004e2:	2600      	movs	r6, #0
 80004e4:	4631      	mov	r1, r6
 80004e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	40d8      	lsrs	r0, r3
 80004f0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f4:	fa21 f303 	lsr.w	r3, r1, r3
 80004f8:	4091      	lsls	r1, r2
 80004fa:	4301      	orrs	r1, r0
 80004fc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000500:	fa1f fe8c 	uxth.w	lr, ip
 8000504:	fbb3 f0f7 	udiv	r0, r3, r7
 8000508:	fb07 3610 	mls	r6, r7, r0, r3
 800050c:	0c0b      	lsrs	r3, r1, #16
 800050e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000512:	fb00 f60e 	mul.w	r6, r0, lr
 8000516:	429e      	cmp	r6, r3
 8000518:	fa04 f402 	lsl.w	r4, r4, r2
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x260>
 800051e:	eb1c 0303 	adds.w	r3, ip, r3
 8000522:	f100 38ff 	add.w	r8, r0, #4294967295
 8000526:	d22f      	bcs.n	8000588 <__udivmoddi4+0x2b8>
 8000528:	429e      	cmp	r6, r3
 800052a:	d92d      	bls.n	8000588 <__udivmoddi4+0x2b8>
 800052c:	3802      	subs	r0, #2
 800052e:	4463      	add	r3, ip
 8000530:	1b9b      	subs	r3, r3, r6
 8000532:	b289      	uxth	r1, r1
 8000534:	fbb3 f6f7 	udiv	r6, r3, r7
 8000538:	fb07 3316 	mls	r3, r7, r6, r3
 800053c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000540:	fb06 f30e 	mul.w	r3, r6, lr
 8000544:	428b      	cmp	r3, r1
 8000546:	d908      	bls.n	800055a <__udivmoddi4+0x28a>
 8000548:	eb1c 0101 	adds.w	r1, ip, r1
 800054c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000550:	d216      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000552:	428b      	cmp	r3, r1
 8000554:	d914      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000556:	3e02      	subs	r6, #2
 8000558:	4461      	add	r1, ip
 800055a:	1ac9      	subs	r1, r1, r3
 800055c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000560:	e738      	b.n	80003d4 <__udivmoddi4+0x104>
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e705      	b.n	8000374 <__udivmoddi4+0xa4>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e3      	b.n	8000334 <__udivmoddi4+0x64>
 800056c:	4618      	mov	r0, r3
 800056e:	e6f8      	b.n	8000362 <__udivmoddi4+0x92>
 8000570:	454b      	cmp	r3, r9
 8000572:	d2a9      	bcs.n	80004c8 <__udivmoddi4+0x1f8>
 8000574:	ebb9 0802 	subs.w	r8, r9, r2
 8000578:	eb64 0e0c 	sbc.w	lr, r4, ip
 800057c:	3801      	subs	r0, #1
 800057e:	e7a3      	b.n	80004c8 <__udivmoddi4+0x1f8>
 8000580:	4646      	mov	r6, r8
 8000582:	e7ea      	b.n	800055a <__udivmoddi4+0x28a>
 8000584:	4620      	mov	r0, r4
 8000586:	e794      	b.n	80004b2 <__udivmoddi4+0x1e2>
 8000588:	4640      	mov	r0, r8
 800058a:	e7d1      	b.n	8000530 <__udivmoddi4+0x260>
 800058c:	46d0      	mov	r8, sl
 800058e:	e77b      	b.n	8000488 <__udivmoddi4+0x1b8>
 8000590:	3b02      	subs	r3, #2
 8000592:	4461      	add	r1, ip
 8000594:	e732      	b.n	80003fc <__udivmoddi4+0x12c>
 8000596:	4630      	mov	r0, r6
 8000598:	e709      	b.n	80003ae <__udivmoddi4+0xde>
 800059a:	4464      	add	r4, ip
 800059c:	3802      	subs	r0, #2
 800059e:	e742      	b.n	8000426 <__udivmoddi4+0x156>

080005a0 <__aeabi_idiv0>:
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop

080005a4 <HAL_GPIO_EXTI_Callback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int cnt = 0;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b082      	sub	sp, #8
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	4603      	mov	r3, r0
 80005ac:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == B1_Pin){
 80005ae:	88fb      	ldrh	r3, [r7, #6]
 80005b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80005b4:	d10a      	bne.n	80005cc <HAL_GPIO_EXTI_Callback+0x28>
		cnt++;
 80005b6:	4b07      	ldr	r3, [pc, #28]	; (80005d4 <HAL_GPIO_EXTI_Callback+0x30>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	3301      	adds	r3, #1
 80005bc:	4a05      	ldr	r2, [pc, #20]	; (80005d4 <HAL_GPIO_EXTI_Callback+0x30>)
 80005be:	6013      	str	r3, [r2, #0]
		printf("%d\n\r",cnt);
 80005c0:	4b04      	ldr	r3, [pc, #16]	; (80005d4 <HAL_GPIO_EXTI_Callback+0x30>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	4619      	mov	r1, r3
 80005c6:	4804      	ldr	r0, [pc, #16]	; (80005d8 <HAL_GPIO_EXTI_Callback+0x34>)
 80005c8:	f003 fc3e 	bl	8003e48 <iprintf>
	}
}
 80005cc:	bf00      	nop
 80005ce:	3708      	adds	r7, #8
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	2000015c 	.word	0x2000015c
 80005d8:	0800586c 	.word	0x0800586c

080005dc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80005e4:	2120      	movs	r1, #32
 80005e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005ea:	f000 ff0f 	bl	800140c <HAL_GPIO_TogglePin>
}
 80005ee:	bf00      	nop
 80005f0:	3708      	adds	r7, #8
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}
	...

080005f8 <Communication_commTask>:

uint8_t cmdbuffer[MAX_BUFFER_LENGTH];
int cmdcount = 0;

int Communication_commTask()
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b082      	sub	sp, #8
 80005fc:	af00      	add	r7, sp, #0
	uint8_t ch;

	HAL_StatusTypeDef Status = HAL_UART_Receive(&huart2, &ch, 1, 0);
 80005fe:	1db9      	adds	r1, r7, #6
 8000600:	2300      	movs	r3, #0
 8000602:	2201      	movs	r2, #1
 8000604:	481d      	ldr	r0, [pc, #116]	; (800067c <Communication_commTask+0x84>)
 8000606:	f002 feb3 	bl	8003370 <HAL_UART_Receive>
 800060a:	4603      	mov	r3, r0
 800060c:	71fb      	strb	r3, [r7, #7]
	if (Status != HAL_OK) {
 800060e:	79fb      	ldrb	r3, [r7, #7]
 8000610:	2b00      	cmp	r3, #0
 8000612:	d001      	beq.n	8000618 <Communication_commTask+0x20>
		return 0;
 8000614:	2300      	movs	r3, #0
 8000616:	e02d      	b.n	8000674 <Communication_commTask+0x7c>
	}

	if (ch != '\r' && ch != '\n')
 8000618:	79bb      	ldrb	r3, [r7, #6]
 800061a:	2b0d      	cmp	r3, #13
 800061c:	d01a      	beq.n	8000654 <Communication_commTask+0x5c>
 800061e:	79bb      	ldrb	r3, [r7, #6]
 8000620:	2b0a      	cmp	r3, #10
 8000622:	d017      	beq.n	8000654 <Communication_commTask+0x5c>
	{
		HAL_UART_Transmit(&huart2, &ch, 1, 0xFFFF);
 8000624:	1db9      	adds	r1, r7, #6
 8000626:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800062a:	2201      	movs	r2, #1
 800062c:	4813      	ldr	r0, [pc, #76]	; (800067c <Communication_commTask+0x84>)
 800062e:	f002 fe0b 	bl	8003248 <HAL_UART_Transmit>

		if (cmdcount >= MAX_BUFFER_LENGTH)
 8000632:	4b13      	ldr	r3, [pc, #76]	; (8000680 <Communication_commTask+0x88>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	2b63      	cmp	r3, #99	; 0x63
 8000638:	dd02      	ble.n	8000640 <Communication_commTask+0x48>
		{
			cmdcount = 0;
 800063a:	4b11      	ldr	r3, [pc, #68]	; (8000680 <Communication_commTask+0x88>)
 800063c:	2200      	movs	r2, #0
 800063e:	601a      	str	r2, [r3, #0]
		}

		cmdbuffer[cmdcount++] = ch;
 8000640:	4b0f      	ldr	r3, [pc, #60]	; (8000680 <Communication_commTask+0x88>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	1c5a      	adds	r2, r3, #1
 8000646:	490e      	ldr	r1, [pc, #56]	; (8000680 <Communication_commTask+0x88>)
 8000648:	600a      	str	r2, [r1, #0]
 800064a:	79b9      	ldrb	r1, [r7, #6]
 800064c:	4a0d      	ldr	r2, [pc, #52]	; (8000684 <Communication_commTask+0x8c>)
 800064e:	54d1      	strb	r1, [r2, r3]
		return 0;
 8000650:	2300      	movs	r3, #0
 8000652:	e00f      	b.n	8000674 <Communication_commTask+0x7c>
	}

	HAL_UART_Transmit(&huart2, (uint8_t*)"\r\n", 2, 0xFFFF);
 8000654:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000658:	2202      	movs	r2, #2
 800065a:	490b      	ldr	r1, [pc, #44]	; (8000688 <Communication_commTask+0x90>)
 800065c:	4807      	ldr	r0, [pc, #28]	; (800067c <Communication_commTask+0x84>)
 800065e:	f002 fdf3 	bl	8003248 <HAL_UART_Transmit>

	cmdbuffer[cmdcount] = 0;
 8000662:	4b07      	ldr	r3, [pc, #28]	; (8000680 <Communication_commTask+0x88>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	4a07      	ldr	r2, [pc, #28]	; (8000684 <Communication_commTask+0x8c>)
 8000668:	2100      	movs	r1, #0
 800066a:	54d1      	strb	r1, [r2, r3]
	cmdcount = 0;
 800066c:	4b04      	ldr	r3, [pc, #16]	; (8000680 <Communication_commTask+0x88>)
 800066e:	2200      	movs	r2, #0
 8000670:	601a      	str	r2, [r3, #0]
	return 1;
 8000672:	2301      	movs	r3, #1
}
 8000674:	4618      	mov	r0, r3
 8000676:	3708      	adds	r7, #8
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	200000d8 	.word	0x200000d8
 8000680:	200001c4 	.word	0x200001c4
 8000684:	20000160 	.word	0x20000160
 8000688:	08005874 	.word	0x08005874

0800068c <Communication_handleCommand>:

void Communication_handleCommand()
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b088      	sub	sp, #32
 8000690:	af00      	add	r7, sp, #0
  char cmd[20];
  int maxCount;

  int params = sscanf((const char*)cmdbuffer, "%s %d", cmd, &maxCount);
 8000692:	1d3b      	adds	r3, r7, #4
 8000694:	f107 0208 	add.w	r2, r7, #8
 8000698:	4922      	ldr	r1, [pc, #136]	; (8000724 <Communication_handleCommand+0x98>)
 800069a:	4823      	ldr	r0, [pc, #140]	; (8000728 <Communication_handleCommand+0x9c>)
 800069c:	f003 fc62 	bl	8003f64 <siscanf>
 80006a0:	61f8      	str	r0, [r7, #28]

  if (params == 0)
 80006a2:	69fb      	ldr	r3, [r7, #28]
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d038      	beq.n	800071a <Communication_handleCommand+0x8e>
  {
	  return;
  }

  if (strcmp(cmd, "start") == 0)
 80006a8:	f107 0308 	add.w	r3, r7, #8
 80006ac:	491f      	ldr	r1, [pc, #124]	; (800072c <Communication_handleCommand+0xa0>)
 80006ae:	4618      	mov	r0, r3
 80006b0:	f7ff fd8e 	bl	80001d0 <strcmp>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d118      	bne.n	80006ec <Communication_handleCommand+0x60>
  {
	  HAL_TIM_Base_Start_IT(&htim6);
 80006ba:	481d      	ldr	r0, [pc, #116]	; (8000730 <Communication_handleCommand+0xa4>)
 80006bc:	f002 fa50 	bl	8002b60 <HAL_TIM_Base_Start_IT>
	  __HAL_TIM_SET_COUNTER(&htim6, 0);
 80006c0:	4b1b      	ldr	r3, [pc, #108]	; (8000730 <Communication_handleCommand+0xa4>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	2200      	movs	r2, #0
 80006c6:	625a      	str	r2, [r3, #36]	; 0x24
	  __HAL_TIM_SET_AUTORELOAD(&htim6, (maxCount*10));
 80006c8:	687a      	ldr	r2, [r7, #4]
 80006ca:	4613      	mov	r3, r2
 80006cc:	009b      	lsls	r3, r3, #2
 80006ce:	4413      	add	r3, r2
 80006d0:	005b      	lsls	r3, r3, #1
 80006d2:	461a      	mov	r2, r3
 80006d4:	4b16      	ldr	r3, [pc, #88]	; (8000730 <Communication_handleCommand+0xa4>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	62da      	str	r2, [r3, #44]	; 0x2c
 80006da:	687a      	ldr	r2, [r7, #4]
 80006dc:	4613      	mov	r3, r2
 80006de:	009b      	lsls	r3, r3, #2
 80006e0:	4413      	add	r3, r2
 80006e2:	005b      	lsls	r3, r3, #1
 80006e4:	461a      	mov	r2, r3
 80006e6:	4b12      	ldr	r3, [pc, #72]	; (8000730 <Communication_handleCommand+0xa4>)
 80006e8:	60da      	str	r2, [r3, #12]
 80006ea:	e017      	b.n	800071c <Communication_handleCommand+0x90>

  }
  else if (strcmp(cmd, "stop") == 0)
 80006ec:	f107 0308 	add.w	r3, r7, #8
 80006f0:	4910      	ldr	r1, [pc, #64]	; (8000734 <Communication_handleCommand+0xa8>)
 80006f2:	4618      	mov	r0, r3
 80006f4:	f7ff fd6c 	bl	80001d0 <strcmp>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d109      	bne.n	8000712 <Communication_handleCommand+0x86>
  {
	  HAL_TIM_Base_Stop_IT(&htim6);
 80006fe:	480c      	ldr	r0, [pc, #48]	; (8000730 <Communication_handleCommand+0xa4>)
 8000700:	f002 fa9e 	bl	8002c40 <HAL_TIM_Base_Stop_IT>
	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);
 8000704:	2200      	movs	r2, #0
 8000706:	2120      	movs	r1, #32
 8000708:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800070c:	f000 fe66 	bl	80013dc <HAL_GPIO_WritePin>
 8000710:	e004      	b.n	800071c <Communication_handleCommand+0x90>
  }
  else
  {
	  printf("Invalid command\r\n");
 8000712:	4809      	ldr	r0, [pc, #36]	; (8000738 <Communication_handleCommand+0xac>)
 8000714:	f003 fc1e 	bl	8003f54 <puts>
 8000718:	e000      	b.n	800071c <Communication_handleCommand+0x90>
	  return;
 800071a:	bf00      	nop
  }
}
 800071c:	3720      	adds	r7, #32
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	08005878 	.word	0x08005878
 8000728:	20000160 	.word	0x20000160
 800072c:	08005880 	.word	0x08005880
 8000730:	2000008c 	.word	0x2000008c
 8000734:	08005888 	.word	0x08005888
 8000738:	08005890 	.word	0x08005890

0800073c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000740:	f000 fb14 	bl	8000d6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000744:	f000 f811 	bl	800076a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000748:	f000 f8c8 	bl	80008dc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800074c:	f000 f896 	bl	800087c <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8000750:	f000 f85c 	bl	800080c <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8000754:	2036      	movs	r0, #54	; 0x36
 8000756:	f000 fc7c 	bl	8001052 <HAL_NVIC_EnableIRQ>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if (Communication_commTask()){
 800075a:	f7ff ff4d 	bl	80005f8 <Communication_commTask>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d0fa      	beq.n	800075a <main+0x1e>
		Communication_handleCommand();
 8000764:	f7ff ff92 	bl	800068c <Communication_handleCommand>
	if (Communication_commTask()){
 8000768:	e7f7      	b.n	800075a <main+0x1e>

0800076a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800076a:	b580      	push	{r7, lr}
 800076c:	b096      	sub	sp, #88	; 0x58
 800076e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000770:	f107 0314 	add.w	r3, r7, #20
 8000774:	2244      	movs	r2, #68	; 0x44
 8000776:	2100      	movs	r1, #0
 8000778:	4618      	mov	r0, r3
 800077a:	f003 fb5d 	bl	8003e38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800077e:	463b      	mov	r3, r7
 8000780:	2200      	movs	r2, #0
 8000782:	601a      	str	r2, [r3, #0]
 8000784:	605a      	str	r2, [r3, #4]
 8000786:	609a      	str	r2, [r3, #8]
 8000788:	60da      	str	r2, [r3, #12]
 800078a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800078c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000790:	f000 fe7c 	bl	800148c <HAL_PWREx_ControlVoltageScaling>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <SystemClock_Config+0x34>
  {
    Error_Handler();
 800079a:	f000 f91f 	bl	80009dc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800079e:	2302      	movs	r3, #2
 80007a0:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80007a6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007a8:	2310      	movs	r3, #16
 80007aa:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007ac:	2302      	movs	r3, #2
 80007ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007b0:	2302      	movs	r3, #2
 80007b2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80007b4:	2301      	movs	r3, #1
 80007b6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80007b8:	230a      	movs	r3, #10
 80007ba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80007bc:	2307      	movs	r3, #7
 80007be:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80007c0:	2302      	movs	r3, #2
 80007c2:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80007c4:	2302      	movs	r3, #2
 80007c6:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007c8:	f107 0314 	add.w	r3, r7, #20
 80007cc:	4618      	mov	r0, r3
 80007ce:	f000 feb3 	bl	8001538 <HAL_RCC_OscConfig>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d001      	beq.n	80007dc <SystemClock_Config+0x72>
  {
    Error_Handler();
 80007d8:	f000 f900 	bl	80009dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007dc:	230f      	movs	r3, #15
 80007de:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007e0:	2303      	movs	r3, #3
 80007e2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007e4:	2300      	movs	r3, #0
 80007e6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007e8:	2300      	movs	r3, #0
 80007ea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007ec:	2300      	movs	r3, #0
 80007ee:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80007f0:	463b      	mov	r3, r7
 80007f2:	2104      	movs	r1, #4
 80007f4:	4618      	mov	r0, r3
 80007f6:	f001 fa7b 	bl	8001cf0 <HAL_RCC_ClockConfig>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d001      	beq.n	8000804 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000800:	f000 f8ec 	bl	80009dc <Error_Handler>
  }
}
 8000804:	bf00      	nop
 8000806:	3758      	adds	r7, #88	; 0x58
 8000808:	46bd      	mov	sp, r7
 800080a:	bd80      	pop	{r7, pc}

0800080c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b084      	sub	sp, #16
 8000810:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000812:	1d3b      	adds	r3, r7, #4
 8000814:	2200      	movs	r2, #0
 8000816:	601a      	str	r2, [r3, #0]
 8000818:	605a      	str	r2, [r3, #4]
 800081a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800081c:	4b15      	ldr	r3, [pc, #84]	; (8000874 <MX_TIM6_Init+0x68>)
 800081e:	4a16      	ldr	r2, [pc, #88]	; (8000878 <MX_TIM6_Init+0x6c>)
 8000820:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7999;
 8000822:	4b14      	ldr	r3, [pc, #80]	; (8000874 <MX_TIM6_Init+0x68>)
 8000824:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000828:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800082a:	4b12      	ldr	r3, [pc, #72]	; (8000874 <MX_TIM6_Init+0x68>)
 800082c:	2200      	movs	r2, #0
 800082e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 4999;
 8000830:	4b10      	ldr	r3, [pc, #64]	; (8000874 <MX_TIM6_Init+0x68>)
 8000832:	f241 3287 	movw	r2, #4999	; 0x1387
 8000836:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000838:	4b0e      	ldr	r3, [pc, #56]	; (8000874 <MX_TIM6_Init+0x68>)
 800083a:	2200      	movs	r2, #0
 800083c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800083e:	480d      	ldr	r0, [pc, #52]	; (8000874 <MX_TIM6_Init+0x68>)
 8000840:	f002 f936 	bl	8002ab0 <HAL_TIM_Base_Init>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d001      	beq.n	800084e <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800084a:	f000 f8c7 	bl	80009dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800084e:	2300      	movs	r3, #0
 8000850:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000852:	2300      	movs	r3, #0
 8000854:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000856:	1d3b      	adds	r3, r7, #4
 8000858:	4619      	mov	r1, r3
 800085a:	4806      	ldr	r0, [pc, #24]	; (8000874 <MX_TIM6_Init+0x68>)
 800085c:	f002 fc00 	bl	8003060 <HAL_TIMEx_MasterConfigSynchronization>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d001      	beq.n	800086a <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8000866:	f000 f8b9 	bl	80009dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800086a:	bf00      	nop
 800086c:	3710      	adds	r7, #16
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	2000008c 	.word	0x2000008c
 8000878:	40001000 	.word	0x40001000

0800087c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000880:	4b14      	ldr	r3, [pc, #80]	; (80008d4 <MX_USART2_UART_Init+0x58>)
 8000882:	4a15      	ldr	r2, [pc, #84]	; (80008d8 <MX_USART2_UART_Init+0x5c>)
 8000884:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000886:	4b13      	ldr	r3, [pc, #76]	; (80008d4 <MX_USART2_UART_Init+0x58>)
 8000888:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800088c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800088e:	4b11      	ldr	r3, [pc, #68]	; (80008d4 <MX_USART2_UART_Init+0x58>)
 8000890:	2200      	movs	r2, #0
 8000892:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000894:	4b0f      	ldr	r3, [pc, #60]	; (80008d4 <MX_USART2_UART_Init+0x58>)
 8000896:	2200      	movs	r2, #0
 8000898:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800089a:	4b0e      	ldr	r3, [pc, #56]	; (80008d4 <MX_USART2_UART_Init+0x58>)
 800089c:	2200      	movs	r2, #0
 800089e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008a0:	4b0c      	ldr	r3, [pc, #48]	; (80008d4 <MX_USART2_UART_Init+0x58>)
 80008a2:	220c      	movs	r2, #12
 80008a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008a6:	4b0b      	ldr	r3, [pc, #44]	; (80008d4 <MX_USART2_UART_Init+0x58>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008ac:	4b09      	ldr	r3, [pc, #36]	; (80008d4 <MX_USART2_UART_Init+0x58>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008b2:	4b08      	ldr	r3, [pc, #32]	; (80008d4 <MX_USART2_UART_Init+0x58>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008b8:	4b06      	ldr	r3, [pc, #24]	; (80008d4 <MX_USART2_UART_Init+0x58>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008be:	4805      	ldr	r0, [pc, #20]	; (80008d4 <MX_USART2_UART_Init+0x58>)
 80008c0:	f002 fc74 	bl	80031ac <HAL_UART_Init>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80008ca:	f000 f887 	bl	80009dc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008ce:	bf00      	nop
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	200000d8 	.word	0x200000d8
 80008d8:	40004400 	.word	0x40004400

080008dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b08a      	sub	sp, #40	; 0x28
 80008e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008e2:	f107 0314 	add.w	r3, r7, #20
 80008e6:	2200      	movs	r2, #0
 80008e8:	601a      	str	r2, [r3, #0]
 80008ea:	605a      	str	r2, [r3, #4]
 80008ec:	609a      	str	r2, [r3, #8]
 80008ee:	60da      	str	r2, [r3, #12]
 80008f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008f2:	4b2f      	ldr	r3, [pc, #188]	; (80009b0 <MX_GPIO_Init+0xd4>)
 80008f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008f6:	4a2e      	ldr	r2, [pc, #184]	; (80009b0 <MX_GPIO_Init+0xd4>)
 80008f8:	f043 0304 	orr.w	r3, r3, #4
 80008fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008fe:	4b2c      	ldr	r3, [pc, #176]	; (80009b0 <MX_GPIO_Init+0xd4>)
 8000900:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000902:	f003 0304 	and.w	r3, r3, #4
 8000906:	613b      	str	r3, [r7, #16]
 8000908:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800090a:	4b29      	ldr	r3, [pc, #164]	; (80009b0 <MX_GPIO_Init+0xd4>)
 800090c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800090e:	4a28      	ldr	r2, [pc, #160]	; (80009b0 <MX_GPIO_Init+0xd4>)
 8000910:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000914:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000916:	4b26      	ldr	r3, [pc, #152]	; (80009b0 <MX_GPIO_Init+0xd4>)
 8000918:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800091a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800091e:	60fb      	str	r3, [r7, #12]
 8000920:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000922:	4b23      	ldr	r3, [pc, #140]	; (80009b0 <MX_GPIO_Init+0xd4>)
 8000924:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000926:	4a22      	ldr	r2, [pc, #136]	; (80009b0 <MX_GPIO_Init+0xd4>)
 8000928:	f043 0301 	orr.w	r3, r3, #1
 800092c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800092e:	4b20      	ldr	r3, [pc, #128]	; (80009b0 <MX_GPIO_Init+0xd4>)
 8000930:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000932:	f003 0301 	and.w	r3, r3, #1
 8000936:	60bb      	str	r3, [r7, #8]
 8000938:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800093a:	4b1d      	ldr	r3, [pc, #116]	; (80009b0 <MX_GPIO_Init+0xd4>)
 800093c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800093e:	4a1c      	ldr	r2, [pc, #112]	; (80009b0 <MX_GPIO_Init+0xd4>)
 8000940:	f043 0302 	orr.w	r3, r3, #2
 8000944:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000946:	4b1a      	ldr	r3, [pc, #104]	; (80009b0 <MX_GPIO_Init+0xd4>)
 8000948:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800094a:	f003 0302 	and.w	r3, r3, #2
 800094e:	607b      	str	r3, [r7, #4]
 8000950:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000952:	2200      	movs	r2, #0
 8000954:	2120      	movs	r1, #32
 8000956:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800095a:	f000 fd3f 	bl	80013dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800095e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000962:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000964:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000968:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096a:	2300      	movs	r3, #0
 800096c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800096e:	f107 0314 	add.w	r3, r7, #20
 8000972:	4619      	mov	r1, r3
 8000974:	480f      	ldr	r0, [pc, #60]	; (80009b4 <MX_GPIO_Init+0xd8>)
 8000976:	f000 fb87 	bl	8001088 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800097a:	2320      	movs	r3, #32
 800097c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800097e:	2301      	movs	r3, #1
 8000980:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000982:	2300      	movs	r3, #0
 8000984:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000986:	2300      	movs	r3, #0
 8000988:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800098a:	f107 0314 	add.w	r3, r7, #20
 800098e:	4619      	mov	r1, r3
 8000990:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000994:	f000 fb78 	bl	8001088 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000998:	2200      	movs	r2, #0
 800099a:	2100      	movs	r1, #0
 800099c:	2028      	movs	r0, #40	; 0x28
 800099e:	f000 fb3c 	bl	800101a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80009a2:	2028      	movs	r0, #40	; 0x28
 80009a4:	f000 fb55 	bl	8001052 <HAL_NVIC_EnableIRQ>

}
 80009a8:	bf00      	nop
 80009aa:	3728      	adds	r7, #40	; 0x28
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	40021000 	.word	0x40021000
 80009b4:	48000800 	.word	0x48000800

080009b8 <__io_putchar>:

/* USER CODE BEGIN 4 */
PUTCHAR_PROTOTYPE
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b082      	sub	sp, #8
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80009c0:	1d39      	adds	r1, r7, #4
 80009c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80009c6:	2201      	movs	r2, #1
 80009c8:	4803      	ldr	r0, [pc, #12]	; (80009d8 <__io_putchar+0x20>)
 80009ca:	f002 fc3d 	bl	8003248 <HAL_UART_Transmit>

  return ch;
 80009ce:	687b      	ldr	r3, [r7, #4]
}
 80009d0:	4618      	mov	r0, r3
 80009d2:	3708      	adds	r7, #8
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	200000d8 	.word	0x200000d8

080009dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009e0:	b672      	cpsid	i
}
 80009e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009e4:	e7fe      	b.n	80009e4 <Error_Handler+0x8>
	...

080009e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	b083      	sub	sp, #12
 80009ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009ee:	4b0f      	ldr	r3, [pc, #60]	; (8000a2c <HAL_MspInit+0x44>)
 80009f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009f2:	4a0e      	ldr	r2, [pc, #56]	; (8000a2c <HAL_MspInit+0x44>)
 80009f4:	f043 0301 	orr.w	r3, r3, #1
 80009f8:	6613      	str	r3, [r2, #96]	; 0x60
 80009fa:	4b0c      	ldr	r3, [pc, #48]	; (8000a2c <HAL_MspInit+0x44>)
 80009fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009fe:	f003 0301 	and.w	r3, r3, #1
 8000a02:	607b      	str	r3, [r7, #4]
 8000a04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a06:	4b09      	ldr	r3, [pc, #36]	; (8000a2c <HAL_MspInit+0x44>)
 8000a08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a0a:	4a08      	ldr	r2, [pc, #32]	; (8000a2c <HAL_MspInit+0x44>)
 8000a0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a10:	6593      	str	r3, [r2, #88]	; 0x58
 8000a12:	4b06      	ldr	r3, [pc, #24]	; (8000a2c <HAL_MspInit+0x44>)
 8000a14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a1a:	603b      	str	r3, [r7, #0]
 8000a1c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a1e:	bf00      	nop
 8000a20:	370c      	adds	r7, #12
 8000a22:	46bd      	mov	sp, r7
 8000a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop
 8000a2c:	40021000 	.word	0x40021000

08000a30 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b084      	sub	sp, #16
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	4a0d      	ldr	r2, [pc, #52]	; (8000a74 <HAL_TIM_Base_MspInit+0x44>)
 8000a3e:	4293      	cmp	r3, r2
 8000a40:	d113      	bne.n	8000a6a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000a42:	4b0d      	ldr	r3, [pc, #52]	; (8000a78 <HAL_TIM_Base_MspInit+0x48>)
 8000a44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a46:	4a0c      	ldr	r2, [pc, #48]	; (8000a78 <HAL_TIM_Base_MspInit+0x48>)
 8000a48:	f043 0310 	orr.w	r3, r3, #16
 8000a4c:	6593      	str	r3, [r2, #88]	; 0x58
 8000a4e:	4b0a      	ldr	r3, [pc, #40]	; (8000a78 <HAL_TIM_Base_MspInit+0x48>)
 8000a50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a52:	f003 0310 	and.w	r3, r3, #16
 8000a56:	60fb      	str	r3, [r7, #12]
 8000a58:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	2100      	movs	r1, #0
 8000a5e:	2036      	movs	r0, #54	; 0x36
 8000a60:	f000 fadb 	bl	800101a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000a64:	2036      	movs	r0, #54	; 0x36
 8000a66:	f000 faf4 	bl	8001052 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8000a6a:	bf00      	nop
 8000a6c:	3710      	adds	r7, #16
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	40001000 	.word	0x40001000
 8000a78:	40021000 	.word	0x40021000

08000a7c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b0ac      	sub	sp, #176	; 0xb0
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a84:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000a88:	2200      	movs	r2, #0
 8000a8a:	601a      	str	r2, [r3, #0]
 8000a8c:	605a      	str	r2, [r3, #4]
 8000a8e:	609a      	str	r2, [r3, #8]
 8000a90:	60da      	str	r2, [r3, #12]
 8000a92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a94:	f107 0314 	add.w	r3, r7, #20
 8000a98:	2288      	movs	r2, #136	; 0x88
 8000a9a:	2100      	movs	r1, #0
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f003 f9cb 	bl	8003e38 <memset>
  if(huart->Instance==USART2)
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	4a21      	ldr	r2, [pc, #132]	; (8000b2c <HAL_UART_MspInit+0xb0>)
 8000aa8:	4293      	cmp	r3, r2
 8000aaa:	d13b      	bne.n	8000b24 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000aac:	2302      	movs	r3, #2
 8000aae:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ab4:	f107 0314 	add.w	r3, r7, #20
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f001 fb3d 	bl	8002138 <HAL_RCCEx_PeriphCLKConfig>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d001      	beq.n	8000ac8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000ac4:	f7ff ff8a 	bl	80009dc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ac8:	4b19      	ldr	r3, [pc, #100]	; (8000b30 <HAL_UART_MspInit+0xb4>)
 8000aca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000acc:	4a18      	ldr	r2, [pc, #96]	; (8000b30 <HAL_UART_MspInit+0xb4>)
 8000ace:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ad2:	6593      	str	r3, [r2, #88]	; 0x58
 8000ad4:	4b16      	ldr	r3, [pc, #88]	; (8000b30 <HAL_UART_MspInit+0xb4>)
 8000ad6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ad8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000adc:	613b      	str	r3, [r7, #16]
 8000ade:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae0:	4b13      	ldr	r3, [pc, #76]	; (8000b30 <HAL_UART_MspInit+0xb4>)
 8000ae2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ae4:	4a12      	ldr	r2, [pc, #72]	; (8000b30 <HAL_UART_MspInit+0xb4>)
 8000ae6:	f043 0301 	orr.w	r3, r3, #1
 8000aea:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000aec:	4b10      	ldr	r3, [pc, #64]	; (8000b30 <HAL_UART_MspInit+0xb4>)
 8000aee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000af0:	f003 0301 	and.w	r3, r3, #1
 8000af4:	60fb      	str	r3, [r7, #12]
 8000af6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000af8:	230c      	movs	r3, #12
 8000afa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000afe:	2302      	movs	r3, #2
 8000b00:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b04:	2300      	movs	r3, #0
 8000b06:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b0a:	2303      	movs	r3, #3
 8000b0c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b10:	2307      	movs	r3, #7
 8000b12:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b16:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b20:	f000 fab2 	bl	8001088 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b24:	bf00      	nop
 8000b26:	37b0      	adds	r7, #176	; 0xb0
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	40004400 	.word	0x40004400
 8000b30:	40021000 	.word	0x40021000

08000b34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b34:	b480      	push	{r7}
 8000b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b38:	e7fe      	b.n	8000b38 <NMI_Handler+0x4>

08000b3a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b3a:	b480      	push	{r7}
 8000b3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b3e:	e7fe      	b.n	8000b3e <HardFault_Handler+0x4>

08000b40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b44:	e7fe      	b.n	8000b44 <MemManage_Handler+0x4>

08000b46 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b46:	b480      	push	{r7}
 8000b48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b4a:	e7fe      	b.n	8000b4a <BusFault_Handler+0x4>

08000b4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b50:	e7fe      	b.n	8000b50 <UsageFault_Handler+0x4>

08000b52 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b52:	b480      	push	{r7}
 8000b54:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b56:	bf00      	nop
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr

08000b60 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b64:	bf00      	nop
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr

08000b6e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b6e:	b480      	push	{r7}
 8000b70:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b72:	bf00      	nop
 8000b74:	46bd      	mov	sp, r7
 8000b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7a:	4770      	bx	lr

08000b7c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b80:	f000 f950 	bl	8000e24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b84:	bf00      	nop
 8000b86:	bd80      	pop	{r7, pc}

08000b88 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000b8c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000b90:	f000 fc56 	bl	8001440 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000b94:	bf00      	nop
 8000b96:	bd80      	pop	{r7, pc}

08000b98 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000b9c:	4802      	ldr	r0, [pc, #8]	; (8000ba8 <TIM6_DAC_IRQHandler+0x10>)
 8000b9e:	f002 f87e 	bl	8002c9e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000ba2:	bf00      	nop
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	2000008c 	.word	0x2000008c

08000bac <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b086      	sub	sp, #24
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	60f8      	str	r0, [r7, #12]
 8000bb4:	60b9      	str	r1, [r7, #8]
 8000bb6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bb8:	2300      	movs	r3, #0
 8000bba:	617b      	str	r3, [r7, #20]
 8000bbc:	e00a      	b.n	8000bd4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000bbe:	f3af 8000 	nop.w
 8000bc2:	4601      	mov	r1, r0
 8000bc4:	68bb      	ldr	r3, [r7, #8]
 8000bc6:	1c5a      	adds	r2, r3, #1
 8000bc8:	60ba      	str	r2, [r7, #8]
 8000bca:	b2ca      	uxtb	r2, r1
 8000bcc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bce:	697b      	ldr	r3, [r7, #20]
 8000bd0:	3301      	adds	r3, #1
 8000bd2:	617b      	str	r3, [r7, #20]
 8000bd4:	697a      	ldr	r2, [r7, #20]
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	429a      	cmp	r2, r3
 8000bda:	dbf0      	blt.n	8000bbe <_read+0x12>
	}

return len;
 8000bdc:	687b      	ldr	r3, [r7, #4]
}
 8000bde:	4618      	mov	r0, r3
 8000be0:	3718      	adds	r7, #24
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}

08000be6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000be6:	b580      	push	{r7, lr}
 8000be8:	b086      	sub	sp, #24
 8000bea:	af00      	add	r7, sp, #0
 8000bec:	60f8      	str	r0, [r7, #12]
 8000bee:	60b9      	str	r1, [r7, #8]
 8000bf0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	617b      	str	r3, [r7, #20]
 8000bf6:	e009      	b.n	8000c0c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000bf8:	68bb      	ldr	r3, [r7, #8]
 8000bfa:	1c5a      	adds	r2, r3, #1
 8000bfc:	60ba      	str	r2, [r7, #8]
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	4618      	mov	r0, r3
 8000c02:	f7ff fed9 	bl	80009b8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c06:	697b      	ldr	r3, [r7, #20]
 8000c08:	3301      	adds	r3, #1
 8000c0a:	617b      	str	r3, [r7, #20]
 8000c0c:	697a      	ldr	r2, [r7, #20]
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	429a      	cmp	r2, r3
 8000c12:	dbf1      	blt.n	8000bf8 <_write+0x12>
	}
	return len;
 8000c14:	687b      	ldr	r3, [r7, #4]
}
 8000c16:	4618      	mov	r0, r3
 8000c18:	3718      	adds	r7, #24
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}

08000c1e <_close>:

int _close(int file)
{
 8000c1e:	b480      	push	{r7}
 8000c20:	b083      	sub	sp, #12
 8000c22:	af00      	add	r7, sp, #0
 8000c24:	6078      	str	r0, [r7, #4]
	return -1;
 8000c26:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	370c      	adds	r7, #12
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr

08000c36 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c36:	b480      	push	{r7}
 8000c38:	b083      	sub	sp, #12
 8000c3a:	af00      	add	r7, sp, #0
 8000c3c:	6078      	str	r0, [r7, #4]
 8000c3e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c46:	605a      	str	r2, [r3, #4]
	return 0;
 8000c48:	2300      	movs	r3, #0
}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	370c      	adds	r7, #12
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr

08000c56 <_isatty>:

int _isatty(int file)
{
 8000c56:	b480      	push	{r7}
 8000c58:	b083      	sub	sp, #12
 8000c5a:	af00      	add	r7, sp, #0
 8000c5c:	6078      	str	r0, [r7, #4]
	return 1;
 8000c5e:	2301      	movs	r3, #1
}
 8000c60:	4618      	mov	r0, r3
 8000c62:	370c      	adds	r7, #12
 8000c64:	46bd      	mov	sp, r7
 8000c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6a:	4770      	bx	lr

08000c6c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b085      	sub	sp, #20
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	60f8      	str	r0, [r7, #12]
 8000c74:	60b9      	str	r1, [r7, #8]
 8000c76:	607a      	str	r2, [r7, #4]
	return 0;
 8000c78:	2300      	movs	r3, #0
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	3714      	adds	r7, #20
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr
	...

08000c88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b086      	sub	sp, #24
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c90:	4a14      	ldr	r2, [pc, #80]	; (8000ce4 <_sbrk+0x5c>)
 8000c92:	4b15      	ldr	r3, [pc, #84]	; (8000ce8 <_sbrk+0x60>)
 8000c94:	1ad3      	subs	r3, r2, r3
 8000c96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c98:	697b      	ldr	r3, [r7, #20]
 8000c9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c9c:	4b13      	ldr	r3, [pc, #76]	; (8000cec <_sbrk+0x64>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d102      	bne.n	8000caa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ca4:	4b11      	ldr	r3, [pc, #68]	; (8000cec <_sbrk+0x64>)
 8000ca6:	4a12      	ldr	r2, [pc, #72]	; (8000cf0 <_sbrk+0x68>)
 8000ca8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000caa:	4b10      	ldr	r3, [pc, #64]	; (8000cec <_sbrk+0x64>)
 8000cac:	681a      	ldr	r2, [r3, #0]
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	4413      	add	r3, r2
 8000cb2:	693a      	ldr	r2, [r7, #16]
 8000cb4:	429a      	cmp	r2, r3
 8000cb6:	d207      	bcs.n	8000cc8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cb8:	f003 f894 	bl	8003de4 <__errno>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	220c      	movs	r2, #12
 8000cc0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cc2:	f04f 33ff 	mov.w	r3, #4294967295
 8000cc6:	e009      	b.n	8000cdc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cc8:	4b08      	ldr	r3, [pc, #32]	; (8000cec <_sbrk+0x64>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cce:	4b07      	ldr	r3, [pc, #28]	; (8000cec <_sbrk+0x64>)
 8000cd0:	681a      	ldr	r2, [r3, #0]
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	4413      	add	r3, r2
 8000cd6:	4a05      	ldr	r2, [pc, #20]	; (8000cec <_sbrk+0x64>)
 8000cd8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cda:	68fb      	ldr	r3, [r7, #12]
}
 8000cdc:	4618      	mov	r0, r3
 8000cde:	3718      	adds	r7, #24
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	20018000 	.word	0x20018000
 8000ce8:	00000400 	.word	0x00000400
 8000cec:	200001c8 	.word	0x200001c8
 8000cf0:	200001e0 	.word	0x200001e0

08000cf4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000cf8:	4b06      	ldr	r3, [pc, #24]	; (8000d14 <SystemInit+0x20>)
 8000cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cfe:	4a05      	ldr	r2, [pc, #20]	; (8000d14 <SystemInit+0x20>)
 8000d00:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d04:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000d08:	bf00      	nop
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d10:	4770      	bx	lr
 8000d12:	bf00      	nop
 8000d14:	e000ed00 	.word	0xe000ed00

08000d18 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000d18:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d50 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d1c:	f7ff ffea 	bl	8000cf4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d20:	480c      	ldr	r0, [pc, #48]	; (8000d54 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d22:	490d      	ldr	r1, [pc, #52]	; (8000d58 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d24:	4a0d      	ldr	r2, [pc, #52]	; (8000d5c <LoopForever+0xe>)
  movs r3, #0
 8000d26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d28:	e002      	b.n	8000d30 <LoopCopyDataInit>

08000d2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d2e:	3304      	adds	r3, #4

08000d30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d34:	d3f9      	bcc.n	8000d2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d36:	4a0a      	ldr	r2, [pc, #40]	; (8000d60 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d38:	4c0a      	ldr	r4, [pc, #40]	; (8000d64 <LoopForever+0x16>)
  movs r3, #0
 8000d3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d3c:	e001      	b.n	8000d42 <LoopFillZerobss>

08000d3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d40:	3204      	adds	r2, #4

08000d42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d44:	d3fb      	bcc.n	8000d3e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d46:	f003 f853 	bl	8003df0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d4a:	f7ff fcf7 	bl	800073c <main>

08000d4e <LoopForever>:

LoopForever:
    b LoopForever
 8000d4e:	e7fe      	b.n	8000d4e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000d50:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000d54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d58:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000d5c:	08005abc 	.word	0x08005abc
  ldr r2, =_sbss
 8000d60:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000d64:	200001e0 	.word	0x200001e0

08000d68 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d68:	e7fe      	b.n	8000d68 <ADC1_2_IRQHandler>
	...

08000d6c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b082      	sub	sp, #8
 8000d70:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d72:	2300      	movs	r3, #0
 8000d74:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d76:	4b0c      	ldr	r3, [pc, #48]	; (8000da8 <HAL_Init+0x3c>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4a0b      	ldr	r2, [pc, #44]	; (8000da8 <HAL_Init+0x3c>)
 8000d7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d80:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d82:	2003      	movs	r0, #3
 8000d84:	f000 f93e 	bl	8001004 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d88:	2000      	movs	r0, #0
 8000d8a:	f000 f80f 	bl	8000dac <HAL_InitTick>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d002      	beq.n	8000d9a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000d94:	2301      	movs	r3, #1
 8000d96:	71fb      	strb	r3, [r7, #7]
 8000d98:	e001      	b.n	8000d9e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d9a:	f7ff fe25 	bl	80009e8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d9e:	79fb      	ldrb	r3, [r7, #7]
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	3708      	adds	r7, #8
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	40022000 	.word	0x40022000

08000dac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b084      	sub	sp, #16
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000db4:	2300      	movs	r3, #0
 8000db6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000db8:	4b17      	ldr	r3, [pc, #92]	; (8000e18 <HAL_InitTick+0x6c>)
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d023      	beq.n	8000e08 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000dc0:	4b16      	ldr	r3, [pc, #88]	; (8000e1c <HAL_InitTick+0x70>)
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	4b14      	ldr	r3, [pc, #80]	; (8000e18 <HAL_InitTick+0x6c>)
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	4619      	mov	r1, r3
 8000dca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dce:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f000 f949 	bl	800106e <HAL_SYSTICK_Config>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d10f      	bne.n	8000e02 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	2b0f      	cmp	r3, #15
 8000de6:	d809      	bhi.n	8000dfc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000de8:	2200      	movs	r2, #0
 8000dea:	6879      	ldr	r1, [r7, #4]
 8000dec:	f04f 30ff 	mov.w	r0, #4294967295
 8000df0:	f000 f913 	bl	800101a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000df4:	4a0a      	ldr	r2, [pc, #40]	; (8000e20 <HAL_InitTick+0x74>)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	6013      	str	r3, [r2, #0]
 8000dfa:	e007      	b.n	8000e0c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000dfc:	2301      	movs	r3, #1
 8000dfe:	73fb      	strb	r3, [r7, #15]
 8000e00:	e004      	b.n	8000e0c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e02:	2301      	movs	r3, #1
 8000e04:	73fb      	strb	r3, [r7, #15]
 8000e06:	e001      	b.n	8000e0c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e08:	2301      	movs	r3, #1
 8000e0a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000e0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	3710      	adds	r7, #16
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	20000008 	.word	0x20000008
 8000e1c:	20000000 	.word	0x20000000
 8000e20:	20000004 	.word	0x20000004

08000e24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000e28:	4b06      	ldr	r3, [pc, #24]	; (8000e44 <HAL_IncTick+0x20>)
 8000e2a:	781b      	ldrb	r3, [r3, #0]
 8000e2c:	461a      	mov	r2, r3
 8000e2e:	4b06      	ldr	r3, [pc, #24]	; (8000e48 <HAL_IncTick+0x24>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	4413      	add	r3, r2
 8000e34:	4a04      	ldr	r2, [pc, #16]	; (8000e48 <HAL_IncTick+0x24>)
 8000e36:	6013      	str	r3, [r2, #0]
}
 8000e38:	bf00      	nop
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	20000008 	.word	0x20000008
 8000e48:	200001cc 	.word	0x200001cc

08000e4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  return uwTick;
 8000e50:	4b03      	ldr	r3, [pc, #12]	; (8000e60 <HAL_GetTick+0x14>)
 8000e52:	681b      	ldr	r3, [r3, #0]
}
 8000e54:	4618      	mov	r0, r3
 8000e56:	46bd      	mov	sp, r7
 8000e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5c:	4770      	bx	lr
 8000e5e:	bf00      	nop
 8000e60:	200001cc 	.word	0x200001cc

08000e64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e64:	b480      	push	{r7}
 8000e66:	b085      	sub	sp, #20
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	f003 0307 	and.w	r3, r3, #7
 8000e72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e74:	4b0c      	ldr	r3, [pc, #48]	; (8000ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8000e76:	68db      	ldr	r3, [r3, #12]
 8000e78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e7a:	68ba      	ldr	r2, [r7, #8]
 8000e7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e80:	4013      	ands	r3, r2
 8000e82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e88:	68bb      	ldr	r3, [r7, #8]
 8000e8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e8c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e96:	4a04      	ldr	r2, [pc, #16]	; (8000ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8000e98:	68bb      	ldr	r3, [r7, #8]
 8000e9a:	60d3      	str	r3, [r2, #12]
}
 8000e9c:	bf00      	nop
 8000e9e:	3714      	adds	r7, #20
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea6:	4770      	bx	lr
 8000ea8:	e000ed00 	.word	0xe000ed00

08000eac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000eb0:	4b04      	ldr	r3, [pc, #16]	; (8000ec4 <__NVIC_GetPriorityGrouping+0x18>)
 8000eb2:	68db      	ldr	r3, [r3, #12]
 8000eb4:	0a1b      	lsrs	r3, r3, #8
 8000eb6:	f003 0307 	and.w	r3, r3, #7
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr
 8000ec4:	e000ed00 	.word	0xe000ed00

08000ec8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b083      	sub	sp, #12
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	4603      	mov	r3, r0
 8000ed0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	db0b      	blt.n	8000ef2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000eda:	79fb      	ldrb	r3, [r7, #7]
 8000edc:	f003 021f 	and.w	r2, r3, #31
 8000ee0:	4907      	ldr	r1, [pc, #28]	; (8000f00 <__NVIC_EnableIRQ+0x38>)
 8000ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee6:	095b      	lsrs	r3, r3, #5
 8000ee8:	2001      	movs	r0, #1
 8000eea:	fa00 f202 	lsl.w	r2, r0, r2
 8000eee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000ef2:	bf00      	nop
 8000ef4:	370c      	adds	r7, #12
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop
 8000f00:	e000e100 	.word	0xe000e100

08000f04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	6039      	str	r1, [r7, #0]
 8000f0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	db0a      	blt.n	8000f2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	b2da      	uxtb	r2, r3
 8000f1c:	490c      	ldr	r1, [pc, #48]	; (8000f50 <__NVIC_SetPriority+0x4c>)
 8000f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f22:	0112      	lsls	r2, r2, #4
 8000f24:	b2d2      	uxtb	r2, r2
 8000f26:	440b      	add	r3, r1
 8000f28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f2c:	e00a      	b.n	8000f44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	b2da      	uxtb	r2, r3
 8000f32:	4908      	ldr	r1, [pc, #32]	; (8000f54 <__NVIC_SetPriority+0x50>)
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	f003 030f 	and.w	r3, r3, #15
 8000f3a:	3b04      	subs	r3, #4
 8000f3c:	0112      	lsls	r2, r2, #4
 8000f3e:	b2d2      	uxtb	r2, r2
 8000f40:	440b      	add	r3, r1
 8000f42:	761a      	strb	r2, [r3, #24]
}
 8000f44:	bf00      	nop
 8000f46:	370c      	adds	r7, #12
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr
 8000f50:	e000e100 	.word	0xe000e100
 8000f54:	e000ed00 	.word	0xe000ed00

08000f58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b089      	sub	sp, #36	; 0x24
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	60f8      	str	r0, [r7, #12]
 8000f60:	60b9      	str	r1, [r7, #8]
 8000f62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	f003 0307 	and.w	r3, r3, #7
 8000f6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f6c:	69fb      	ldr	r3, [r7, #28]
 8000f6e:	f1c3 0307 	rsb	r3, r3, #7
 8000f72:	2b04      	cmp	r3, #4
 8000f74:	bf28      	it	cs
 8000f76:	2304      	movcs	r3, #4
 8000f78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f7a:	69fb      	ldr	r3, [r7, #28]
 8000f7c:	3304      	adds	r3, #4
 8000f7e:	2b06      	cmp	r3, #6
 8000f80:	d902      	bls.n	8000f88 <NVIC_EncodePriority+0x30>
 8000f82:	69fb      	ldr	r3, [r7, #28]
 8000f84:	3b03      	subs	r3, #3
 8000f86:	e000      	b.n	8000f8a <NVIC_EncodePriority+0x32>
 8000f88:	2300      	movs	r3, #0
 8000f8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f8c:	f04f 32ff 	mov.w	r2, #4294967295
 8000f90:	69bb      	ldr	r3, [r7, #24]
 8000f92:	fa02 f303 	lsl.w	r3, r2, r3
 8000f96:	43da      	mvns	r2, r3
 8000f98:	68bb      	ldr	r3, [r7, #8]
 8000f9a:	401a      	ands	r2, r3
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fa0:	f04f 31ff 	mov.w	r1, #4294967295
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8000faa:	43d9      	mvns	r1, r3
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fb0:	4313      	orrs	r3, r2
         );
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3724      	adds	r7, #36	; 0x24
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr
	...

08000fc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	3b01      	subs	r3, #1
 8000fcc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fd0:	d301      	bcc.n	8000fd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	e00f      	b.n	8000ff6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fd6:	4a0a      	ldr	r2, [pc, #40]	; (8001000 <SysTick_Config+0x40>)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	3b01      	subs	r3, #1
 8000fdc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fde:	210f      	movs	r1, #15
 8000fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8000fe4:	f7ff ff8e 	bl	8000f04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fe8:	4b05      	ldr	r3, [pc, #20]	; (8001000 <SysTick_Config+0x40>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fee:	4b04      	ldr	r3, [pc, #16]	; (8001000 <SysTick_Config+0x40>)
 8000ff0:	2207      	movs	r2, #7
 8000ff2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ff4:	2300      	movs	r3, #0
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	e000e010 	.word	0xe000e010

08001004 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800100c:	6878      	ldr	r0, [r7, #4]
 800100e:	f7ff ff29 	bl	8000e64 <__NVIC_SetPriorityGrouping>
}
 8001012:	bf00      	nop
 8001014:	3708      	adds	r7, #8
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}

0800101a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800101a:	b580      	push	{r7, lr}
 800101c:	b086      	sub	sp, #24
 800101e:	af00      	add	r7, sp, #0
 8001020:	4603      	mov	r3, r0
 8001022:	60b9      	str	r1, [r7, #8]
 8001024:	607a      	str	r2, [r7, #4]
 8001026:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001028:	2300      	movs	r3, #0
 800102a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800102c:	f7ff ff3e 	bl	8000eac <__NVIC_GetPriorityGrouping>
 8001030:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001032:	687a      	ldr	r2, [r7, #4]
 8001034:	68b9      	ldr	r1, [r7, #8]
 8001036:	6978      	ldr	r0, [r7, #20]
 8001038:	f7ff ff8e 	bl	8000f58 <NVIC_EncodePriority>
 800103c:	4602      	mov	r2, r0
 800103e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001042:	4611      	mov	r1, r2
 8001044:	4618      	mov	r0, r3
 8001046:	f7ff ff5d 	bl	8000f04 <__NVIC_SetPriority>
}
 800104a:	bf00      	nop
 800104c:	3718      	adds	r7, #24
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}

08001052 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001052:	b580      	push	{r7, lr}
 8001054:	b082      	sub	sp, #8
 8001056:	af00      	add	r7, sp, #0
 8001058:	4603      	mov	r3, r0
 800105a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800105c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001060:	4618      	mov	r0, r3
 8001062:	f7ff ff31 	bl	8000ec8 <__NVIC_EnableIRQ>
}
 8001066:	bf00      	nop
 8001068:	3708      	adds	r7, #8
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}

0800106e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800106e:	b580      	push	{r7, lr}
 8001070:	b082      	sub	sp, #8
 8001072:	af00      	add	r7, sp, #0
 8001074:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001076:	6878      	ldr	r0, [r7, #4]
 8001078:	f7ff ffa2 	bl	8000fc0 <SysTick_Config>
 800107c:	4603      	mov	r3, r0
}
 800107e:	4618      	mov	r0, r3
 8001080:	3708      	adds	r7, #8
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
	...

08001088 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001088:	b480      	push	{r7}
 800108a:	b087      	sub	sp, #28
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
 8001090:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001092:	2300      	movs	r3, #0
 8001094:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001096:	e17f      	b.n	8001398 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	681a      	ldr	r2, [r3, #0]
 800109c:	2101      	movs	r1, #1
 800109e:	697b      	ldr	r3, [r7, #20]
 80010a0:	fa01 f303 	lsl.w	r3, r1, r3
 80010a4:	4013      	ands	r3, r2
 80010a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	f000 8171 	beq.w	8001392 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	f003 0303 	and.w	r3, r3, #3
 80010b8:	2b01      	cmp	r3, #1
 80010ba:	d005      	beq.n	80010c8 <HAL_GPIO_Init+0x40>
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	f003 0303 	and.w	r3, r3, #3
 80010c4:	2b02      	cmp	r3, #2
 80010c6:	d130      	bne.n	800112a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	689b      	ldr	r3, [r3, #8]
 80010cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80010ce:	697b      	ldr	r3, [r7, #20]
 80010d0:	005b      	lsls	r3, r3, #1
 80010d2:	2203      	movs	r2, #3
 80010d4:	fa02 f303 	lsl.w	r3, r2, r3
 80010d8:	43db      	mvns	r3, r3
 80010da:	693a      	ldr	r2, [r7, #16]
 80010dc:	4013      	ands	r3, r2
 80010de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	68da      	ldr	r2, [r3, #12]
 80010e4:	697b      	ldr	r3, [r7, #20]
 80010e6:	005b      	lsls	r3, r3, #1
 80010e8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ec:	693a      	ldr	r2, [r7, #16]
 80010ee:	4313      	orrs	r3, r2
 80010f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	693a      	ldr	r2, [r7, #16]
 80010f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80010fe:	2201      	movs	r2, #1
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	fa02 f303 	lsl.w	r3, r2, r3
 8001106:	43db      	mvns	r3, r3
 8001108:	693a      	ldr	r2, [r7, #16]
 800110a:	4013      	ands	r3, r2
 800110c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	685b      	ldr	r3, [r3, #4]
 8001112:	091b      	lsrs	r3, r3, #4
 8001114:	f003 0201 	and.w	r2, r3, #1
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	fa02 f303 	lsl.w	r3, r2, r3
 800111e:	693a      	ldr	r2, [r7, #16]
 8001120:	4313      	orrs	r3, r2
 8001122:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	693a      	ldr	r2, [r7, #16]
 8001128:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	685b      	ldr	r3, [r3, #4]
 800112e:	f003 0303 	and.w	r3, r3, #3
 8001132:	2b03      	cmp	r3, #3
 8001134:	d118      	bne.n	8001168 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800113a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800113c:	2201      	movs	r2, #1
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	fa02 f303 	lsl.w	r3, r2, r3
 8001144:	43db      	mvns	r3, r3
 8001146:	693a      	ldr	r2, [r7, #16]
 8001148:	4013      	ands	r3, r2
 800114a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	08db      	lsrs	r3, r3, #3
 8001152:	f003 0201 	and.w	r2, r3, #1
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	fa02 f303 	lsl.w	r3, r2, r3
 800115c:	693a      	ldr	r2, [r7, #16]
 800115e:	4313      	orrs	r3, r2
 8001160:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	693a      	ldr	r2, [r7, #16]
 8001166:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	f003 0303 	and.w	r3, r3, #3
 8001170:	2b03      	cmp	r3, #3
 8001172:	d017      	beq.n	80011a4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	68db      	ldr	r3, [r3, #12]
 8001178:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	005b      	lsls	r3, r3, #1
 800117e:	2203      	movs	r2, #3
 8001180:	fa02 f303 	lsl.w	r3, r2, r3
 8001184:	43db      	mvns	r3, r3
 8001186:	693a      	ldr	r2, [r7, #16]
 8001188:	4013      	ands	r3, r2
 800118a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	689a      	ldr	r2, [r3, #8]
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	005b      	lsls	r3, r3, #1
 8001194:	fa02 f303 	lsl.w	r3, r2, r3
 8001198:	693a      	ldr	r2, [r7, #16]
 800119a:	4313      	orrs	r3, r2
 800119c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	693a      	ldr	r2, [r7, #16]
 80011a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	f003 0303 	and.w	r3, r3, #3
 80011ac:	2b02      	cmp	r3, #2
 80011ae:	d123      	bne.n	80011f8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	08da      	lsrs	r2, r3, #3
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	3208      	adds	r2, #8
 80011b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	f003 0307 	and.w	r3, r3, #7
 80011c4:	009b      	lsls	r3, r3, #2
 80011c6:	220f      	movs	r2, #15
 80011c8:	fa02 f303 	lsl.w	r3, r2, r3
 80011cc:	43db      	mvns	r3, r3
 80011ce:	693a      	ldr	r2, [r7, #16]
 80011d0:	4013      	ands	r3, r2
 80011d2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	691a      	ldr	r2, [r3, #16]
 80011d8:	697b      	ldr	r3, [r7, #20]
 80011da:	f003 0307 	and.w	r3, r3, #7
 80011de:	009b      	lsls	r3, r3, #2
 80011e0:	fa02 f303 	lsl.w	r3, r2, r3
 80011e4:	693a      	ldr	r2, [r7, #16]
 80011e6:	4313      	orrs	r3, r2
 80011e8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80011ea:	697b      	ldr	r3, [r7, #20]
 80011ec:	08da      	lsrs	r2, r3, #3
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	3208      	adds	r2, #8
 80011f2:	6939      	ldr	r1, [r7, #16]
 80011f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80011fe:	697b      	ldr	r3, [r7, #20]
 8001200:	005b      	lsls	r3, r3, #1
 8001202:	2203      	movs	r2, #3
 8001204:	fa02 f303 	lsl.w	r3, r2, r3
 8001208:	43db      	mvns	r3, r3
 800120a:	693a      	ldr	r2, [r7, #16]
 800120c:	4013      	ands	r3, r2
 800120e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	685b      	ldr	r3, [r3, #4]
 8001214:	f003 0203 	and.w	r2, r3, #3
 8001218:	697b      	ldr	r3, [r7, #20]
 800121a:	005b      	lsls	r3, r3, #1
 800121c:	fa02 f303 	lsl.w	r3, r2, r3
 8001220:	693a      	ldr	r2, [r7, #16]
 8001222:	4313      	orrs	r3, r2
 8001224:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	693a      	ldr	r2, [r7, #16]
 800122a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001234:	2b00      	cmp	r3, #0
 8001236:	f000 80ac 	beq.w	8001392 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800123a:	4b5f      	ldr	r3, [pc, #380]	; (80013b8 <HAL_GPIO_Init+0x330>)
 800123c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800123e:	4a5e      	ldr	r2, [pc, #376]	; (80013b8 <HAL_GPIO_Init+0x330>)
 8001240:	f043 0301 	orr.w	r3, r3, #1
 8001244:	6613      	str	r3, [r2, #96]	; 0x60
 8001246:	4b5c      	ldr	r3, [pc, #368]	; (80013b8 <HAL_GPIO_Init+0x330>)
 8001248:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800124a:	f003 0301 	and.w	r3, r3, #1
 800124e:	60bb      	str	r3, [r7, #8]
 8001250:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001252:	4a5a      	ldr	r2, [pc, #360]	; (80013bc <HAL_GPIO_Init+0x334>)
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	089b      	lsrs	r3, r3, #2
 8001258:	3302      	adds	r3, #2
 800125a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800125e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	f003 0303 	and.w	r3, r3, #3
 8001266:	009b      	lsls	r3, r3, #2
 8001268:	220f      	movs	r2, #15
 800126a:	fa02 f303 	lsl.w	r3, r2, r3
 800126e:	43db      	mvns	r3, r3
 8001270:	693a      	ldr	r2, [r7, #16]
 8001272:	4013      	ands	r3, r2
 8001274:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800127c:	d025      	beq.n	80012ca <HAL_GPIO_Init+0x242>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	4a4f      	ldr	r2, [pc, #316]	; (80013c0 <HAL_GPIO_Init+0x338>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d01f      	beq.n	80012c6 <HAL_GPIO_Init+0x23e>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4a4e      	ldr	r2, [pc, #312]	; (80013c4 <HAL_GPIO_Init+0x33c>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d019      	beq.n	80012c2 <HAL_GPIO_Init+0x23a>
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	4a4d      	ldr	r2, [pc, #308]	; (80013c8 <HAL_GPIO_Init+0x340>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d013      	beq.n	80012be <HAL_GPIO_Init+0x236>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	4a4c      	ldr	r2, [pc, #304]	; (80013cc <HAL_GPIO_Init+0x344>)
 800129a:	4293      	cmp	r3, r2
 800129c:	d00d      	beq.n	80012ba <HAL_GPIO_Init+0x232>
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	4a4b      	ldr	r2, [pc, #300]	; (80013d0 <HAL_GPIO_Init+0x348>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d007      	beq.n	80012b6 <HAL_GPIO_Init+0x22e>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	4a4a      	ldr	r2, [pc, #296]	; (80013d4 <HAL_GPIO_Init+0x34c>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d101      	bne.n	80012b2 <HAL_GPIO_Init+0x22a>
 80012ae:	2306      	movs	r3, #6
 80012b0:	e00c      	b.n	80012cc <HAL_GPIO_Init+0x244>
 80012b2:	2307      	movs	r3, #7
 80012b4:	e00a      	b.n	80012cc <HAL_GPIO_Init+0x244>
 80012b6:	2305      	movs	r3, #5
 80012b8:	e008      	b.n	80012cc <HAL_GPIO_Init+0x244>
 80012ba:	2304      	movs	r3, #4
 80012bc:	e006      	b.n	80012cc <HAL_GPIO_Init+0x244>
 80012be:	2303      	movs	r3, #3
 80012c0:	e004      	b.n	80012cc <HAL_GPIO_Init+0x244>
 80012c2:	2302      	movs	r3, #2
 80012c4:	e002      	b.n	80012cc <HAL_GPIO_Init+0x244>
 80012c6:	2301      	movs	r3, #1
 80012c8:	e000      	b.n	80012cc <HAL_GPIO_Init+0x244>
 80012ca:	2300      	movs	r3, #0
 80012cc:	697a      	ldr	r2, [r7, #20]
 80012ce:	f002 0203 	and.w	r2, r2, #3
 80012d2:	0092      	lsls	r2, r2, #2
 80012d4:	4093      	lsls	r3, r2
 80012d6:	693a      	ldr	r2, [r7, #16]
 80012d8:	4313      	orrs	r3, r2
 80012da:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80012dc:	4937      	ldr	r1, [pc, #220]	; (80013bc <HAL_GPIO_Init+0x334>)
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	089b      	lsrs	r3, r3, #2
 80012e2:	3302      	adds	r3, #2
 80012e4:	693a      	ldr	r2, [r7, #16]
 80012e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80012ea:	4b3b      	ldr	r3, [pc, #236]	; (80013d8 <HAL_GPIO_Init+0x350>)
 80012ec:	689b      	ldr	r3, [r3, #8]
 80012ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	43db      	mvns	r3, r3
 80012f4:	693a      	ldr	r2, [r7, #16]
 80012f6:	4013      	ands	r3, r2
 80012f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001302:	2b00      	cmp	r3, #0
 8001304:	d003      	beq.n	800130e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001306:	693a      	ldr	r2, [r7, #16]
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	4313      	orrs	r3, r2
 800130c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800130e:	4a32      	ldr	r2, [pc, #200]	; (80013d8 <HAL_GPIO_Init+0x350>)
 8001310:	693b      	ldr	r3, [r7, #16]
 8001312:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001314:	4b30      	ldr	r3, [pc, #192]	; (80013d8 <HAL_GPIO_Init+0x350>)
 8001316:	68db      	ldr	r3, [r3, #12]
 8001318:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	43db      	mvns	r3, r3
 800131e:	693a      	ldr	r2, [r7, #16]
 8001320:	4013      	ands	r3, r2
 8001322:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800132c:	2b00      	cmp	r3, #0
 800132e:	d003      	beq.n	8001338 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001330:	693a      	ldr	r2, [r7, #16]
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	4313      	orrs	r3, r2
 8001336:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001338:	4a27      	ldr	r2, [pc, #156]	; (80013d8 <HAL_GPIO_Init+0x350>)
 800133a:	693b      	ldr	r3, [r7, #16]
 800133c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800133e:	4b26      	ldr	r3, [pc, #152]	; (80013d8 <HAL_GPIO_Init+0x350>)
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	43db      	mvns	r3, r3
 8001348:	693a      	ldr	r2, [r7, #16]
 800134a:	4013      	ands	r3, r2
 800134c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001356:	2b00      	cmp	r3, #0
 8001358:	d003      	beq.n	8001362 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800135a:	693a      	ldr	r2, [r7, #16]
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	4313      	orrs	r3, r2
 8001360:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001362:	4a1d      	ldr	r2, [pc, #116]	; (80013d8 <HAL_GPIO_Init+0x350>)
 8001364:	693b      	ldr	r3, [r7, #16]
 8001366:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001368:	4b1b      	ldr	r3, [pc, #108]	; (80013d8 <HAL_GPIO_Init+0x350>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	43db      	mvns	r3, r3
 8001372:	693a      	ldr	r2, [r7, #16]
 8001374:	4013      	ands	r3, r2
 8001376:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001380:	2b00      	cmp	r3, #0
 8001382:	d003      	beq.n	800138c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001384:	693a      	ldr	r2, [r7, #16]
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	4313      	orrs	r3, r2
 800138a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800138c:	4a12      	ldr	r2, [pc, #72]	; (80013d8 <HAL_GPIO_Init+0x350>)
 800138e:	693b      	ldr	r3, [r7, #16]
 8001390:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	3301      	adds	r3, #1
 8001396:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	fa22 f303 	lsr.w	r3, r2, r3
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	f47f ae78 	bne.w	8001098 <HAL_GPIO_Init+0x10>
  }
}
 80013a8:	bf00      	nop
 80013aa:	bf00      	nop
 80013ac:	371c      	adds	r7, #28
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	40021000 	.word	0x40021000
 80013bc:	40010000 	.word	0x40010000
 80013c0:	48000400 	.word	0x48000400
 80013c4:	48000800 	.word	0x48000800
 80013c8:	48000c00 	.word	0x48000c00
 80013cc:	48001000 	.word	0x48001000
 80013d0:	48001400 	.word	0x48001400
 80013d4:	48001800 	.word	0x48001800
 80013d8:	40010400 	.word	0x40010400

080013dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013dc:	b480      	push	{r7}
 80013de:	b083      	sub	sp, #12
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	460b      	mov	r3, r1
 80013e6:	807b      	strh	r3, [r7, #2]
 80013e8:	4613      	mov	r3, r2
 80013ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013ec:	787b      	ldrb	r3, [r7, #1]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d003      	beq.n	80013fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80013f2:	887a      	ldrh	r2, [r7, #2]
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80013f8:	e002      	b.n	8001400 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80013fa:	887a      	ldrh	r2, [r7, #2]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001400:	bf00      	nop
 8001402:	370c      	adds	r7, #12
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr

0800140c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800140c:	b480      	push	{r7}
 800140e:	b085      	sub	sp, #20
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
 8001414:	460b      	mov	r3, r1
 8001416:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	695b      	ldr	r3, [r3, #20]
 800141c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800141e:	887a      	ldrh	r2, [r7, #2]
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	4013      	ands	r3, r2
 8001424:	041a      	lsls	r2, r3, #16
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	43d9      	mvns	r1, r3
 800142a:	887b      	ldrh	r3, [r7, #2]
 800142c:	400b      	ands	r3, r1
 800142e:	431a      	orrs	r2, r3
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	619a      	str	r2, [r3, #24]
}
 8001434:	bf00      	nop
 8001436:	3714      	adds	r7, #20
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr

08001440 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	4603      	mov	r3, r0
 8001448:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800144a:	4b08      	ldr	r3, [pc, #32]	; (800146c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800144c:	695a      	ldr	r2, [r3, #20]
 800144e:	88fb      	ldrh	r3, [r7, #6]
 8001450:	4013      	ands	r3, r2
 8001452:	2b00      	cmp	r3, #0
 8001454:	d006      	beq.n	8001464 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001456:	4a05      	ldr	r2, [pc, #20]	; (800146c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001458:	88fb      	ldrh	r3, [r7, #6]
 800145a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800145c:	88fb      	ldrh	r3, [r7, #6]
 800145e:	4618      	mov	r0, r3
 8001460:	f7ff f8a0 	bl	80005a4 <HAL_GPIO_EXTI_Callback>
  }
}
 8001464:	bf00      	nop
 8001466:	3708      	adds	r7, #8
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	40010400 	.word	0x40010400

08001470 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001474:	4b04      	ldr	r3, [pc, #16]	; (8001488 <HAL_PWREx_GetVoltageRange+0x18>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800147c:	4618      	mov	r0, r3
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	40007000 	.word	0x40007000

0800148c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800148c:	b480      	push	{r7}
 800148e:	b085      	sub	sp, #20
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800149a:	d130      	bne.n	80014fe <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800149c:	4b23      	ldr	r3, [pc, #140]	; (800152c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80014a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80014a8:	d038      	beq.n	800151c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80014aa:	4b20      	ldr	r3, [pc, #128]	; (800152c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80014b2:	4a1e      	ldr	r2, [pc, #120]	; (800152c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014b4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014b8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80014ba:	4b1d      	ldr	r3, [pc, #116]	; (8001530 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	2232      	movs	r2, #50	; 0x32
 80014c0:	fb02 f303 	mul.w	r3, r2, r3
 80014c4:	4a1b      	ldr	r2, [pc, #108]	; (8001534 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80014c6:	fba2 2303 	umull	r2, r3, r2, r3
 80014ca:	0c9b      	lsrs	r3, r3, #18
 80014cc:	3301      	adds	r3, #1
 80014ce:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80014d0:	e002      	b.n	80014d8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	3b01      	subs	r3, #1
 80014d6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80014d8:	4b14      	ldr	r3, [pc, #80]	; (800152c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014da:	695b      	ldr	r3, [r3, #20]
 80014dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014e4:	d102      	bne.n	80014ec <HAL_PWREx_ControlVoltageScaling+0x60>
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d1f2      	bne.n	80014d2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80014ec:	4b0f      	ldr	r3, [pc, #60]	; (800152c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014ee:	695b      	ldr	r3, [r3, #20]
 80014f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014f8:	d110      	bne.n	800151c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80014fa:	2303      	movs	r3, #3
 80014fc:	e00f      	b.n	800151e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80014fe:	4b0b      	ldr	r3, [pc, #44]	; (800152c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001506:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800150a:	d007      	beq.n	800151c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800150c:	4b07      	ldr	r3, [pc, #28]	; (800152c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001514:	4a05      	ldr	r2, [pc, #20]	; (800152c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001516:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800151a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800151c:	2300      	movs	r3, #0
}
 800151e:	4618      	mov	r0, r3
 8001520:	3714      	adds	r7, #20
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr
 800152a:	bf00      	nop
 800152c:	40007000 	.word	0x40007000
 8001530:	20000000 	.word	0x20000000
 8001534:	431bde83 	.word	0x431bde83

08001538 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b088      	sub	sp, #32
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d101      	bne.n	800154a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001546:	2301      	movs	r3, #1
 8001548:	e3ca      	b.n	8001ce0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800154a:	4b97      	ldr	r3, [pc, #604]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 800154c:	689b      	ldr	r3, [r3, #8]
 800154e:	f003 030c 	and.w	r3, r3, #12
 8001552:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001554:	4b94      	ldr	r3, [pc, #592]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 8001556:	68db      	ldr	r3, [r3, #12]
 8001558:	f003 0303 	and.w	r3, r3, #3
 800155c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f003 0310 	and.w	r3, r3, #16
 8001566:	2b00      	cmp	r3, #0
 8001568:	f000 80e4 	beq.w	8001734 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800156c:	69bb      	ldr	r3, [r7, #24]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d007      	beq.n	8001582 <HAL_RCC_OscConfig+0x4a>
 8001572:	69bb      	ldr	r3, [r7, #24]
 8001574:	2b0c      	cmp	r3, #12
 8001576:	f040 808b 	bne.w	8001690 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	2b01      	cmp	r3, #1
 800157e:	f040 8087 	bne.w	8001690 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001582:	4b89      	ldr	r3, [pc, #548]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f003 0302 	and.w	r3, r3, #2
 800158a:	2b00      	cmp	r3, #0
 800158c:	d005      	beq.n	800159a <HAL_RCC_OscConfig+0x62>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	699b      	ldr	r3, [r3, #24]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d101      	bne.n	800159a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001596:	2301      	movs	r3, #1
 8001598:	e3a2      	b.n	8001ce0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6a1a      	ldr	r2, [r3, #32]
 800159e:	4b82      	ldr	r3, [pc, #520]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f003 0308 	and.w	r3, r3, #8
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d004      	beq.n	80015b4 <HAL_RCC_OscConfig+0x7c>
 80015aa:	4b7f      	ldr	r3, [pc, #508]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80015b2:	e005      	b.n	80015c0 <HAL_RCC_OscConfig+0x88>
 80015b4:	4b7c      	ldr	r3, [pc, #496]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 80015b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80015ba:	091b      	lsrs	r3, r3, #4
 80015bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80015c0:	4293      	cmp	r3, r2
 80015c2:	d223      	bcs.n	800160c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6a1b      	ldr	r3, [r3, #32]
 80015c8:	4618      	mov	r0, r3
 80015ca:	f000 fd55 	bl	8002078 <RCC_SetFlashLatencyFromMSIRange>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80015d4:	2301      	movs	r3, #1
 80015d6:	e383      	b.n	8001ce0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80015d8:	4b73      	ldr	r3, [pc, #460]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a72      	ldr	r2, [pc, #456]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 80015de:	f043 0308 	orr.w	r3, r3, #8
 80015e2:	6013      	str	r3, [r2, #0]
 80015e4:	4b70      	ldr	r3, [pc, #448]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6a1b      	ldr	r3, [r3, #32]
 80015f0:	496d      	ldr	r1, [pc, #436]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 80015f2:	4313      	orrs	r3, r2
 80015f4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015f6:	4b6c      	ldr	r3, [pc, #432]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	69db      	ldr	r3, [r3, #28]
 8001602:	021b      	lsls	r3, r3, #8
 8001604:	4968      	ldr	r1, [pc, #416]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 8001606:	4313      	orrs	r3, r2
 8001608:	604b      	str	r3, [r1, #4]
 800160a:	e025      	b.n	8001658 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800160c:	4b66      	ldr	r3, [pc, #408]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a65      	ldr	r2, [pc, #404]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 8001612:	f043 0308 	orr.w	r3, r3, #8
 8001616:	6013      	str	r3, [r2, #0]
 8001618:	4b63      	ldr	r3, [pc, #396]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6a1b      	ldr	r3, [r3, #32]
 8001624:	4960      	ldr	r1, [pc, #384]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 8001626:	4313      	orrs	r3, r2
 8001628:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800162a:	4b5f      	ldr	r3, [pc, #380]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	69db      	ldr	r3, [r3, #28]
 8001636:	021b      	lsls	r3, r3, #8
 8001638:	495b      	ldr	r1, [pc, #364]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 800163a:	4313      	orrs	r3, r2
 800163c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800163e:	69bb      	ldr	r3, [r7, #24]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d109      	bne.n	8001658 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6a1b      	ldr	r3, [r3, #32]
 8001648:	4618      	mov	r0, r3
 800164a:	f000 fd15 	bl	8002078 <RCC_SetFlashLatencyFromMSIRange>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001654:	2301      	movs	r3, #1
 8001656:	e343      	b.n	8001ce0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001658:	f000 fc4a 	bl	8001ef0 <HAL_RCC_GetSysClockFreq>
 800165c:	4602      	mov	r2, r0
 800165e:	4b52      	ldr	r3, [pc, #328]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 8001660:	689b      	ldr	r3, [r3, #8]
 8001662:	091b      	lsrs	r3, r3, #4
 8001664:	f003 030f 	and.w	r3, r3, #15
 8001668:	4950      	ldr	r1, [pc, #320]	; (80017ac <HAL_RCC_OscConfig+0x274>)
 800166a:	5ccb      	ldrb	r3, [r1, r3]
 800166c:	f003 031f 	and.w	r3, r3, #31
 8001670:	fa22 f303 	lsr.w	r3, r2, r3
 8001674:	4a4e      	ldr	r2, [pc, #312]	; (80017b0 <HAL_RCC_OscConfig+0x278>)
 8001676:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001678:	4b4e      	ldr	r3, [pc, #312]	; (80017b4 <HAL_RCC_OscConfig+0x27c>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4618      	mov	r0, r3
 800167e:	f7ff fb95 	bl	8000dac <HAL_InitTick>
 8001682:	4603      	mov	r3, r0
 8001684:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001686:	7bfb      	ldrb	r3, [r7, #15]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d052      	beq.n	8001732 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800168c:	7bfb      	ldrb	r3, [r7, #15]
 800168e:	e327      	b.n	8001ce0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	699b      	ldr	r3, [r3, #24]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d032      	beq.n	80016fe <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001698:	4b43      	ldr	r3, [pc, #268]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a42      	ldr	r2, [pc, #264]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 800169e:	f043 0301 	orr.w	r3, r3, #1
 80016a2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80016a4:	f7ff fbd2 	bl	8000e4c <HAL_GetTick>
 80016a8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80016aa:	e008      	b.n	80016be <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80016ac:	f7ff fbce 	bl	8000e4c <HAL_GetTick>
 80016b0:	4602      	mov	r2, r0
 80016b2:	693b      	ldr	r3, [r7, #16]
 80016b4:	1ad3      	subs	r3, r2, r3
 80016b6:	2b02      	cmp	r3, #2
 80016b8:	d901      	bls.n	80016be <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80016ba:	2303      	movs	r3, #3
 80016bc:	e310      	b.n	8001ce0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80016be:	4b3a      	ldr	r3, [pc, #232]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f003 0302 	and.w	r3, r3, #2
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d0f0      	beq.n	80016ac <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80016ca:	4b37      	ldr	r3, [pc, #220]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a36      	ldr	r2, [pc, #216]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 80016d0:	f043 0308 	orr.w	r3, r3, #8
 80016d4:	6013      	str	r3, [r2, #0]
 80016d6:	4b34      	ldr	r3, [pc, #208]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6a1b      	ldr	r3, [r3, #32]
 80016e2:	4931      	ldr	r1, [pc, #196]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 80016e4:	4313      	orrs	r3, r2
 80016e6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80016e8:	4b2f      	ldr	r3, [pc, #188]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	69db      	ldr	r3, [r3, #28]
 80016f4:	021b      	lsls	r3, r3, #8
 80016f6:	492c      	ldr	r1, [pc, #176]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 80016f8:	4313      	orrs	r3, r2
 80016fa:	604b      	str	r3, [r1, #4]
 80016fc:	e01a      	b.n	8001734 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80016fe:	4b2a      	ldr	r3, [pc, #168]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4a29      	ldr	r2, [pc, #164]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 8001704:	f023 0301 	bic.w	r3, r3, #1
 8001708:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800170a:	f7ff fb9f 	bl	8000e4c <HAL_GetTick>
 800170e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001710:	e008      	b.n	8001724 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001712:	f7ff fb9b 	bl	8000e4c <HAL_GetTick>
 8001716:	4602      	mov	r2, r0
 8001718:	693b      	ldr	r3, [r7, #16]
 800171a:	1ad3      	subs	r3, r2, r3
 800171c:	2b02      	cmp	r3, #2
 800171e:	d901      	bls.n	8001724 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001720:	2303      	movs	r3, #3
 8001722:	e2dd      	b.n	8001ce0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001724:	4b20      	ldr	r3, [pc, #128]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f003 0302 	and.w	r3, r3, #2
 800172c:	2b00      	cmp	r3, #0
 800172e:	d1f0      	bne.n	8001712 <HAL_RCC_OscConfig+0x1da>
 8001730:	e000      	b.n	8001734 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001732:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f003 0301 	and.w	r3, r3, #1
 800173c:	2b00      	cmp	r3, #0
 800173e:	d074      	beq.n	800182a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001740:	69bb      	ldr	r3, [r7, #24]
 8001742:	2b08      	cmp	r3, #8
 8001744:	d005      	beq.n	8001752 <HAL_RCC_OscConfig+0x21a>
 8001746:	69bb      	ldr	r3, [r7, #24]
 8001748:	2b0c      	cmp	r3, #12
 800174a:	d10e      	bne.n	800176a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800174c:	697b      	ldr	r3, [r7, #20]
 800174e:	2b03      	cmp	r3, #3
 8001750:	d10b      	bne.n	800176a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001752:	4b15      	ldr	r3, [pc, #84]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800175a:	2b00      	cmp	r3, #0
 800175c:	d064      	beq.n	8001828 <HAL_RCC_OscConfig+0x2f0>
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d160      	bne.n	8001828 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001766:	2301      	movs	r3, #1
 8001768:	e2ba      	b.n	8001ce0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001772:	d106      	bne.n	8001782 <HAL_RCC_OscConfig+0x24a>
 8001774:	4b0c      	ldr	r3, [pc, #48]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4a0b      	ldr	r2, [pc, #44]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 800177a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800177e:	6013      	str	r3, [r2, #0]
 8001780:	e026      	b.n	80017d0 <HAL_RCC_OscConfig+0x298>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800178a:	d115      	bne.n	80017b8 <HAL_RCC_OscConfig+0x280>
 800178c:	4b06      	ldr	r3, [pc, #24]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a05      	ldr	r2, [pc, #20]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 8001792:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001796:	6013      	str	r3, [r2, #0]
 8001798:	4b03      	ldr	r3, [pc, #12]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4a02      	ldr	r2, [pc, #8]	; (80017a8 <HAL_RCC_OscConfig+0x270>)
 800179e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017a2:	6013      	str	r3, [r2, #0]
 80017a4:	e014      	b.n	80017d0 <HAL_RCC_OscConfig+0x298>
 80017a6:	bf00      	nop
 80017a8:	40021000 	.word	0x40021000
 80017ac:	080058b0 	.word	0x080058b0
 80017b0:	20000000 	.word	0x20000000
 80017b4:	20000004 	.word	0x20000004
 80017b8:	4ba0      	ldr	r3, [pc, #640]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a9f      	ldr	r2, [pc, #636]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 80017be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017c2:	6013      	str	r3, [r2, #0]
 80017c4:	4b9d      	ldr	r3, [pc, #628]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a9c      	ldr	r2, [pc, #624]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 80017ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d013      	beq.n	8001800 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017d8:	f7ff fb38 	bl	8000e4c <HAL_GetTick>
 80017dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017de:	e008      	b.n	80017f2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017e0:	f7ff fb34 	bl	8000e4c <HAL_GetTick>
 80017e4:	4602      	mov	r2, r0
 80017e6:	693b      	ldr	r3, [r7, #16]
 80017e8:	1ad3      	subs	r3, r2, r3
 80017ea:	2b64      	cmp	r3, #100	; 0x64
 80017ec:	d901      	bls.n	80017f2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80017ee:	2303      	movs	r3, #3
 80017f0:	e276      	b.n	8001ce0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017f2:	4b92      	ldr	r3, [pc, #584]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d0f0      	beq.n	80017e0 <HAL_RCC_OscConfig+0x2a8>
 80017fe:	e014      	b.n	800182a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001800:	f7ff fb24 	bl	8000e4c <HAL_GetTick>
 8001804:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001806:	e008      	b.n	800181a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001808:	f7ff fb20 	bl	8000e4c <HAL_GetTick>
 800180c:	4602      	mov	r2, r0
 800180e:	693b      	ldr	r3, [r7, #16]
 8001810:	1ad3      	subs	r3, r2, r3
 8001812:	2b64      	cmp	r3, #100	; 0x64
 8001814:	d901      	bls.n	800181a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001816:	2303      	movs	r3, #3
 8001818:	e262      	b.n	8001ce0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800181a:	4b88      	ldr	r3, [pc, #544]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001822:	2b00      	cmp	r3, #0
 8001824:	d1f0      	bne.n	8001808 <HAL_RCC_OscConfig+0x2d0>
 8001826:	e000      	b.n	800182a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001828:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f003 0302 	and.w	r3, r3, #2
 8001832:	2b00      	cmp	r3, #0
 8001834:	d060      	beq.n	80018f8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001836:	69bb      	ldr	r3, [r7, #24]
 8001838:	2b04      	cmp	r3, #4
 800183a:	d005      	beq.n	8001848 <HAL_RCC_OscConfig+0x310>
 800183c:	69bb      	ldr	r3, [r7, #24]
 800183e:	2b0c      	cmp	r3, #12
 8001840:	d119      	bne.n	8001876 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	2b02      	cmp	r3, #2
 8001846:	d116      	bne.n	8001876 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001848:	4b7c      	ldr	r3, [pc, #496]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001850:	2b00      	cmp	r3, #0
 8001852:	d005      	beq.n	8001860 <HAL_RCC_OscConfig+0x328>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	68db      	ldr	r3, [r3, #12]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d101      	bne.n	8001860 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800185c:	2301      	movs	r3, #1
 800185e:	e23f      	b.n	8001ce0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001860:	4b76      	ldr	r3, [pc, #472]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	691b      	ldr	r3, [r3, #16]
 800186c:	061b      	lsls	r3, r3, #24
 800186e:	4973      	ldr	r1, [pc, #460]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 8001870:	4313      	orrs	r3, r2
 8001872:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001874:	e040      	b.n	80018f8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	68db      	ldr	r3, [r3, #12]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d023      	beq.n	80018c6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800187e:	4b6f      	ldr	r3, [pc, #444]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a6e      	ldr	r2, [pc, #440]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 8001884:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001888:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800188a:	f7ff fadf 	bl	8000e4c <HAL_GetTick>
 800188e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001890:	e008      	b.n	80018a4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001892:	f7ff fadb 	bl	8000e4c <HAL_GetTick>
 8001896:	4602      	mov	r2, r0
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	1ad3      	subs	r3, r2, r3
 800189c:	2b02      	cmp	r3, #2
 800189e:	d901      	bls.n	80018a4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80018a0:	2303      	movs	r3, #3
 80018a2:	e21d      	b.n	8001ce0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018a4:	4b65      	ldr	r3, [pc, #404]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d0f0      	beq.n	8001892 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018b0:	4b62      	ldr	r3, [pc, #392]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	691b      	ldr	r3, [r3, #16]
 80018bc:	061b      	lsls	r3, r3, #24
 80018be:	495f      	ldr	r1, [pc, #380]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 80018c0:	4313      	orrs	r3, r2
 80018c2:	604b      	str	r3, [r1, #4]
 80018c4:	e018      	b.n	80018f8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018c6:	4b5d      	ldr	r3, [pc, #372]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4a5c      	ldr	r2, [pc, #368]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 80018cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80018d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018d2:	f7ff fabb 	bl	8000e4c <HAL_GetTick>
 80018d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80018d8:	e008      	b.n	80018ec <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018da:	f7ff fab7 	bl	8000e4c <HAL_GetTick>
 80018de:	4602      	mov	r2, r0
 80018e0:	693b      	ldr	r3, [r7, #16]
 80018e2:	1ad3      	subs	r3, r2, r3
 80018e4:	2b02      	cmp	r3, #2
 80018e6:	d901      	bls.n	80018ec <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80018e8:	2303      	movs	r3, #3
 80018ea:	e1f9      	b.n	8001ce0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80018ec:	4b53      	ldr	r3, [pc, #332]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d1f0      	bne.n	80018da <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f003 0308 	and.w	r3, r3, #8
 8001900:	2b00      	cmp	r3, #0
 8001902:	d03c      	beq.n	800197e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	695b      	ldr	r3, [r3, #20]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d01c      	beq.n	8001946 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800190c:	4b4b      	ldr	r3, [pc, #300]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 800190e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001912:	4a4a      	ldr	r2, [pc, #296]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 8001914:	f043 0301 	orr.w	r3, r3, #1
 8001918:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800191c:	f7ff fa96 	bl	8000e4c <HAL_GetTick>
 8001920:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001922:	e008      	b.n	8001936 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001924:	f7ff fa92 	bl	8000e4c <HAL_GetTick>
 8001928:	4602      	mov	r2, r0
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	1ad3      	subs	r3, r2, r3
 800192e:	2b02      	cmp	r3, #2
 8001930:	d901      	bls.n	8001936 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001932:	2303      	movs	r3, #3
 8001934:	e1d4      	b.n	8001ce0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001936:	4b41      	ldr	r3, [pc, #260]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 8001938:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800193c:	f003 0302 	and.w	r3, r3, #2
 8001940:	2b00      	cmp	r3, #0
 8001942:	d0ef      	beq.n	8001924 <HAL_RCC_OscConfig+0x3ec>
 8001944:	e01b      	b.n	800197e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001946:	4b3d      	ldr	r3, [pc, #244]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 8001948:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800194c:	4a3b      	ldr	r2, [pc, #236]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 800194e:	f023 0301 	bic.w	r3, r3, #1
 8001952:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001956:	f7ff fa79 	bl	8000e4c <HAL_GetTick>
 800195a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800195c:	e008      	b.n	8001970 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800195e:	f7ff fa75 	bl	8000e4c <HAL_GetTick>
 8001962:	4602      	mov	r2, r0
 8001964:	693b      	ldr	r3, [r7, #16]
 8001966:	1ad3      	subs	r3, r2, r3
 8001968:	2b02      	cmp	r3, #2
 800196a:	d901      	bls.n	8001970 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800196c:	2303      	movs	r3, #3
 800196e:	e1b7      	b.n	8001ce0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001970:	4b32      	ldr	r3, [pc, #200]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 8001972:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001976:	f003 0302 	and.w	r3, r3, #2
 800197a:	2b00      	cmp	r3, #0
 800197c:	d1ef      	bne.n	800195e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 0304 	and.w	r3, r3, #4
 8001986:	2b00      	cmp	r3, #0
 8001988:	f000 80a6 	beq.w	8001ad8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800198c:	2300      	movs	r3, #0
 800198e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001990:	4b2a      	ldr	r3, [pc, #168]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 8001992:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001994:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001998:	2b00      	cmp	r3, #0
 800199a:	d10d      	bne.n	80019b8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800199c:	4b27      	ldr	r3, [pc, #156]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 800199e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019a0:	4a26      	ldr	r2, [pc, #152]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 80019a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019a6:	6593      	str	r3, [r2, #88]	; 0x58
 80019a8:	4b24      	ldr	r3, [pc, #144]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 80019aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019b0:	60bb      	str	r3, [r7, #8]
 80019b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019b4:	2301      	movs	r3, #1
 80019b6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80019b8:	4b21      	ldr	r3, [pc, #132]	; (8001a40 <HAL_RCC_OscConfig+0x508>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d118      	bne.n	80019f6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80019c4:	4b1e      	ldr	r3, [pc, #120]	; (8001a40 <HAL_RCC_OscConfig+0x508>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a1d      	ldr	r2, [pc, #116]	; (8001a40 <HAL_RCC_OscConfig+0x508>)
 80019ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019ce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019d0:	f7ff fa3c 	bl	8000e4c <HAL_GetTick>
 80019d4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80019d6:	e008      	b.n	80019ea <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019d8:	f7ff fa38 	bl	8000e4c <HAL_GetTick>
 80019dc:	4602      	mov	r2, r0
 80019de:	693b      	ldr	r3, [r7, #16]
 80019e0:	1ad3      	subs	r3, r2, r3
 80019e2:	2b02      	cmp	r3, #2
 80019e4:	d901      	bls.n	80019ea <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80019e6:	2303      	movs	r3, #3
 80019e8:	e17a      	b.n	8001ce0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80019ea:	4b15      	ldr	r3, [pc, #84]	; (8001a40 <HAL_RCC_OscConfig+0x508>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d0f0      	beq.n	80019d8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	689b      	ldr	r3, [r3, #8]
 80019fa:	2b01      	cmp	r3, #1
 80019fc:	d108      	bne.n	8001a10 <HAL_RCC_OscConfig+0x4d8>
 80019fe:	4b0f      	ldr	r3, [pc, #60]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 8001a00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a04:	4a0d      	ldr	r2, [pc, #52]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 8001a06:	f043 0301 	orr.w	r3, r3, #1
 8001a0a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a0e:	e029      	b.n	8001a64 <HAL_RCC_OscConfig+0x52c>
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	2b05      	cmp	r3, #5
 8001a16:	d115      	bne.n	8001a44 <HAL_RCC_OscConfig+0x50c>
 8001a18:	4b08      	ldr	r3, [pc, #32]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 8001a1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a1e:	4a07      	ldr	r2, [pc, #28]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 8001a20:	f043 0304 	orr.w	r3, r3, #4
 8001a24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a28:	4b04      	ldr	r3, [pc, #16]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 8001a2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a2e:	4a03      	ldr	r2, [pc, #12]	; (8001a3c <HAL_RCC_OscConfig+0x504>)
 8001a30:	f043 0301 	orr.w	r3, r3, #1
 8001a34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a38:	e014      	b.n	8001a64 <HAL_RCC_OscConfig+0x52c>
 8001a3a:	bf00      	nop
 8001a3c:	40021000 	.word	0x40021000
 8001a40:	40007000 	.word	0x40007000
 8001a44:	4b9c      	ldr	r3, [pc, #624]	; (8001cb8 <HAL_RCC_OscConfig+0x780>)
 8001a46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a4a:	4a9b      	ldr	r2, [pc, #620]	; (8001cb8 <HAL_RCC_OscConfig+0x780>)
 8001a4c:	f023 0301 	bic.w	r3, r3, #1
 8001a50:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a54:	4b98      	ldr	r3, [pc, #608]	; (8001cb8 <HAL_RCC_OscConfig+0x780>)
 8001a56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a5a:	4a97      	ldr	r2, [pc, #604]	; (8001cb8 <HAL_RCC_OscConfig+0x780>)
 8001a5c:	f023 0304 	bic.w	r3, r3, #4
 8001a60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d016      	beq.n	8001a9a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a6c:	f7ff f9ee 	bl	8000e4c <HAL_GetTick>
 8001a70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a72:	e00a      	b.n	8001a8a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a74:	f7ff f9ea 	bl	8000e4c <HAL_GetTick>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	1ad3      	subs	r3, r2, r3
 8001a7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d901      	bls.n	8001a8a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001a86:	2303      	movs	r3, #3
 8001a88:	e12a      	b.n	8001ce0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a8a:	4b8b      	ldr	r3, [pc, #556]	; (8001cb8 <HAL_RCC_OscConfig+0x780>)
 8001a8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a90:	f003 0302 	and.w	r3, r3, #2
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d0ed      	beq.n	8001a74 <HAL_RCC_OscConfig+0x53c>
 8001a98:	e015      	b.n	8001ac6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a9a:	f7ff f9d7 	bl	8000e4c <HAL_GetTick>
 8001a9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001aa0:	e00a      	b.n	8001ab8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001aa2:	f7ff f9d3 	bl	8000e4c <HAL_GetTick>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d901      	bls.n	8001ab8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001ab4:	2303      	movs	r3, #3
 8001ab6:	e113      	b.n	8001ce0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001ab8:	4b7f      	ldr	r3, [pc, #508]	; (8001cb8 <HAL_RCC_OscConfig+0x780>)
 8001aba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001abe:	f003 0302 	and.w	r3, r3, #2
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d1ed      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001ac6:	7ffb      	ldrb	r3, [r7, #31]
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d105      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001acc:	4b7a      	ldr	r3, [pc, #488]	; (8001cb8 <HAL_RCC_OscConfig+0x780>)
 8001ace:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ad0:	4a79      	ldr	r2, [pc, #484]	; (8001cb8 <HAL_RCC_OscConfig+0x780>)
 8001ad2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ad6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	f000 80fe 	beq.w	8001cde <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ae6:	2b02      	cmp	r3, #2
 8001ae8:	f040 80d0 	bne.w	8001c8c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001aec:	4b72      	ldr	r3, [pc, #456]	; (8001cb8 <HAL_RCC_OscConfig+0x780>)
 8001aee:	68db      	ldr	r3, [r3, #12]
 8001af0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	f003 0203 	and.w	r2, r3, #3
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001afc:	429a      	cmp	r2, r3
 8001afe:	d130      	bne.n	8001b62 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0a:	3b01      	subs	r3, #1
 8001b0c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b0e:	429a      	cmp	r2, r3
 8001b10:	d127      	bne.n	8001b62 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b1c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001b1e:	429a      	cmp	r2, r3
 8001b20:	d11f      	bne.n	8001b62 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b28:	687a      	ldr	r2, [r7, #4]
 8001b2a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001b2c:	2a07      	cmp	r2, #7
 8001b2e:	bf14      	ite	ne
 8001b30:	2201      	movne	r2, #1
 8001b32:	2200      	moveq	r2, #0
 8001b34:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d113      	bne.n	8001b62 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b44:	085b      	lsrs	r3, r3, #1
 8001b46:	3b01      	subs	r3, #1
 8001b48:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001b4a:	429a      	cmp	r2, r3
 8001b4c:	d109      	bne.n	8001b62 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b58:	085b      	lsrs	r3, r3, #1
 8001b5a:	3b01      	subs	r3, #1
 8001b5c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b5e:	429a      	cmp	r2, r3
 8001b60:	d06e      	beq.n	8001c40 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001b62:	69bb      	ldr	r3, [r7, #24]
 8001b64:	2b0c      	cmp	r3, #12
 8001b66:	d069      	beq.n	8001c3c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001b68:	4b53      	ldr	r3, [pc, #332]	; (8001cb8 <HAL_RCC_OscConfig+0x780>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d105      	bne.n	8001b80 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001b74:	4b50      	ldr	r3, [pc, #320]	; (8001cb8 <HAL_RCC_OscConfig+0x780>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d001      	beq.n	8001b84 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001b80:	2301      	movs	r3, #1
 8001b82:	e0ad      	b.n	8001ce0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001b84:	4b4c      	ldr	r3, [pc, #304]	; (8001cb8 <HAL_RCC_OscConfig+0x780>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a4b      	ldr	r2, [pc, #300]	; (8001cb8 <HAL_RCC_OscConfig+0x780>)
 8001b8a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001b8e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001b90:	f7ff f95c 	bl	8000e4c <HAL_GetTick>
 8001b94:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b96:	e008      	b.n	8001baa <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b98:	f7ff f958 	bl	8000e4c <HAL_GetTick>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	693b      	ldr	r3, [r7, #16]
 8001ba0:	1ad3      	subs	r3, r2, r3
 8001ba2:	2b02      	cmp	r3, #2
 8001ba4:	d901      	bls.n	8001baa <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	e09a      	b.n	8001ce0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001baa:	4b43      	ldr	r3, [pc, #268]	; (8001cb8 <HAL_RCC_OscConfig+0x780>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d1f0      	bne.n	8001b98 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bb6:	4b40      	ldr	r3, [pc, #256]	; (8001cb8 <HAL_RCC_OscConfig+0x780>)
 8001bb8:	68da      	ldr	r2, [r3, #12]
 8001bba:	4b40      	ldr	r3, [pc, #256]	; (8001cbc <HAL_RCC_OscConfig+0x784>)
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	687a      	ldr	r2, [r7, #4]
 8001bc0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001bc2:	687a      	ldr	r2, [r7, #4]
 8001bc4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001bc6:	3a01      	subs	r2, #1
 8001bc8:	0112      	lsls	r2, r2, #4
 8001bca:	4311      	orrs	r1, r2
 8001bcc:	687a      	ldr	r2, [r7, #4]
 8001bce:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001bd0:	0212      	lsls	r2, r2, #8
 8001bd2:	4311      	orrs	r1, r2
 8001bd4:	687a      	ldr	r2, [r7, #4]
 8001bd6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001bd8:	0852      	lsrs	r2, r2, #1
 8001bda:	3a01      	subs	r2, #1
 8001bdc:	0552      	lsls	r2, r2, #21
 8001bde:	4311      	orrs	r1, r2
 8001be0:	687a      	ldr	r2, [r7, #4]
 8001be2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001be4:	0852      	lsrs	r2, r2, #1
 8001be6:	3a01      	subs	r2, #1
 8001be8:	0652      	lsls	r2, r2, #25
 8001bea:	4311      	orrs	r1, r2
 8001bec:	687a      	ldr	r2, [r7, #4]
 8001bee:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001bf0:	0912      	lsrs	r2, r2, #4
 8001bf2:	0452      	lsls	r2, r2, #17
 8001bf4:	430a      	orrs	r2, r1
 8001bf6:	4930      	ldr	r1, [pc, #192]	; (8001cb8 <HAL_RCC_OscConfig+0x780>)
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001bfc:	4b2e      	ldr	r3, [pc, #184]	; (8001cb8 <HAL_RCC_OscConfig+0x780>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a2d      	ldr	r2, [pc, #180]	; (8001cb8 <HAL_RCC_OscConfig+0x780>)
 8001c02:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c06:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001c08:	4b2b      	ldr	r3, [pc, #172]	; (8001cb8 <HAL_RCC_OscConfig+0x780>)
 8001c0a:	68db      	ldr	r3, [r3, #12]
 8001c0c:	4a2a      	ldr	r2, [pc, #168]	; (8001cb8 <HAL_RCC_OscConfig+0x780>)
 8001c0e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c12:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001c14:	f7ff f91a 	bl	8000e4c <HAL_GetTick>
 8001c18:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c1a:	e008      	b.n	8001c2e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c1c:	f7ff f916 	bl	8000e4c <HAL_GetTick>
 8001c20:	4602      	mov	r2, r0
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	2b02      	cmp	r3, #2
 8001c28:	d901      	bls.n	8001c2e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	e058      	b.n	8001ce0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c2e:	4b22      	ldr	r3, [pc, #136]	; (8001cb8 <HAL_RCC_OscConfig+0x780>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d0f0      	beq.n	8001c1c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001c3a:	e050      	b.n	8001cde <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	e04f      	b.n	8001ce0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c40:	4b1d      	ldr	r3, [pc, #116]	; (8001cb8 <HAL_RCC_OscConfig+0x780>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d148      	bne.n	8001cde <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001c4c:	4b1a      	ldr	r3, [pc, #104]	; (8001cb8 <HAL_RCC_OscConfig+0x780>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a19      	ldr	r2, [pc, #100]	; (8001cb8 <HAL_RCC_OscConfig+0x780>)
 8001c52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c56:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001c58:	4b17      	ldr	r3, [pc, #92]	; (8001cb8 <HAL_RCC_OscConfig+0x780>)
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	4a16      	ldr	r2, [pc, #88]	; (8001cb8 <HAL_RCC_OscConfig+0x780>)
 8001c5e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c62:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001c64:	f7ff f8f2 	bl	8000e4c <HAL_GetTick>
 8001c68:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c6a:	e008      	b.n	8001c7e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c6c:	f7ff f8ee 	bl	8000e4c <HAL_GetTick>
 8001c70:	4602      	mov	r2, r0
 8001c72:	693b      	ldr	r3, [r7, #16]
 8001c74:	1ad3      	subs	r3, r2, r3
 8001c76:	2b02      	cmp	r3, #2
 8001c78:	d901      	bls.n	8001c7e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	e030      	b.n	8001ce0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c7e:	4b0e      	ldr	r3, [pc, #56]	; (8001cb8 <HAL_RCC_OscConfig+0x780>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d0f0      	beq.n	8001c6c <HAL_RCC_OscConfig+0x734>
 8001c8a:	e028      	b.n	8001cde <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001c8c:	69bb      	ldr	r3, [r7, #24]
 8001c8e:	2b0c      	cmp	r3, #12
 8001c90:	d023      	beq.n	8001cda <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c92:	4b09      	ldr	r3, [pc, #36]	; (8001cb8 <HAL_RCC_OscConfig+0x780>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a08      	ldr	r2, [pc, #32]	; (8001cb8 <HAL_RCC_OscConfig+0x780>)
 8001c98:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001c9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c9e:	f7ff f8d5 	bl	8000e4c <HAL_GetTick>
 8001ca2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ca4:	e00c      	b.n	8001cc0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ca6:	f7ff f8d1 	bl	8000e4c <HAL_GetTick>
 8001caa:	4602      	mov	r2, r0
 8001cac:	693b      	ldr	r3, [r7, #16]
 8001cae:	1ad3      	subs	r3, r2, r3
 8001cb0:	2b02      	cmp	r3, #2
 8001cb2:	d905      	bls.n	8001cc0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001cb4:	2303      	movs	r3, #3
 8001cb6:	e013      	b.n	8001ce0 <HAL_RCC_OscConfig+0x7a8>
 8001cb8:	40021000 	.word	0x40021000
 8001cbc:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001cc0:	4b09      	ldr	r3, [pc, #36]	; (8001ce8 <HAL_RCC_OscConfig+0x7b0>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d1ec      	bne.n	8001ca6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001ccc:	4b06      	ldr	r3, [pc, #24]	; (8001ce8 <HAL_RCC_OscConfig+0x7b0>)
 8001cce:	68da      	ldr	r2, [r3, #12]
 8001cd0:	4905      	ldr	r1, [pc, #20]	; (8001ce8 <HAL_RCC_OscConfig+0x7b0>)
 8001cd2:	4b06      	ldr	r3, [pc, #24]	; (8001cec <HAL_RCC_OscConfig+0x7b4>)
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	60cb      	str	r3, [r1, #12]
 8001cd8:	e001      	b.n	8001cde <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	e000      	b.n	8001ce0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001cde:	2300      	movs	r3, #0
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	3720      	adds	r7, #32
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	40021000 	.word	0x40021000
 8001cec:	feeefffc 	.word	0xfeeefffc

08001cf0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b084      	sub	sp, #16
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
 8001cf8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d101      	bne.n	8001d04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d00:	2301      	movs	r3, #1
 8001d02:	e0e7      	b.n	8001ed4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d04:	4b75      	ldr	r3, [pc, #468]	; (8001edc <HAL_RCC_ClockConfig+0x1ec>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f003 0307 	and.w	r3, r3, #7
 8001d0c:	683a      	ldr	r2, [r7, #0]
 8001d0e:	429a      	cmp	r2, r3
 8001d10:	d910      	bls.n	8001d34 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d12:	4b72      	ldr	r3, [pc, #456]	; (8001edc <HAL_RCC_ClockConfig+0x1ec>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f023 0207 	bic.w	r2, r3, #7
 8001d1a:	4970      	ldr	r1, [pc, #448]	; (8001edc <HAL_RCC_ClockConfig+0x1ec>)
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d22:	4b6e      	ldr	r3, [pc, #440]	; (8001edc <HAL_RCC_ClockConfig+0x1ec>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f003 0307 	and.w	r3, r3, #7
 8001d2a:	683a      	ldr	r2, [r7, #0]
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d001      	beq.n	8001d34 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001d30:	2301      	movs	r3, #1
 8001d32:	e0cf      	b.n	8001ed4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f003 0302 	and.w	r3, r3, #2
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d010      	beq.n	8001d62 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	689a      	ldr	r2, [r3, #8]
 8001d44:	4b66      	ldr	r3, [pc, #408]	; (8001ee0 <HAL_RCC_ClockConfig+0x1f0>)
 8001d46:	689b      	ldr	r3, [r3, #8]
 8001d48:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d908      	bls.n	8001d62 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d50:	4b63      	ldr	r3, [pc, #396]	; (8001ee0 <HAL_RCC_ClockConfig+0x1f0>)
 8001d52:	689b      	ldr	r3, [r3, #8]
 8001d54:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	689b      	ldr	r3, [r3, #8]
 8001d5c:	4960      	ldr	r1, [pc, #384]	; (8001ee0 <HAL_RCC_ClockConfig+0x1f0>)
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f003 0301 	and.w	r3, r3, #1
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d04c      	beq.n	8001e08 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	2b03      	cmp	r3, #3
 8001d74:	d107      	bne.n	8001d86 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d76:	4b5a      	ldr	r3, [pc, #360]	; (8001ee0 <HAL_RCC_ClockConfig+0x1f0>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d121      	bne.n	8001dc6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	e0a6      	b.n	8001ed4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	2b02      	cmp	r3, #2
 8001d8c:	d107      	bne.n	8001d9e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d8e:	4b54      	ldr	r3, [pc, #336]	; (8001ee0 <HAL_RCC_ClockConfig+0x1f0>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d115      	bne.n	8001dc6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	e09a      	b.n	8001ed4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d107      	bne.n	8001db6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001da6:	4b4e      	ldr	r3, [pc, #312]	; (8001ee0 <HAL_RCC_ClockConfig+0x1f0>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f003 0302 	and.w	r3, r3, #2
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d109      	bne.n	8001dc6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
 8001db4:	e08e      	b.n	8001ed4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001db6:	4b4a      	ldr	r3, [pc, #296]	; (8001ee0 <HAL_RCC_ClockConfig+0x1f0>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d101      	bne.n	8001dc6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e086      	b.n	8001ed4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001dc6:	4b46      	ldr	r3, [pc, #280]	; (8001ee0 <HAL_RCC_ClockConfig+0x1f0>)
 8001dc8:	689b      	ldr	r3, [r3, #8]
 8001dca:	f023 0203 	bic.w	r2, r3, #3
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	4943      	ldr	r1, [pc, #268]	; (8001ee0 <HAL_RCC_ClockConfig+0x1f0>)
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001dd8:	f7ff f838 	bl	8000e4c <HAL_GetTick>
 8001ddc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dde:	e00a      	b.n	8001df6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001de0:	f7ff f834 	bl	8000e4c <HAL_GetTick>
 8001de4:	4602      	mov	r2, r0
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	1ad3      	subs	r3, r2, r3
 8001dea:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d901      	bls.n	8001df6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001df2:	2303      	movs	r3, #3
 8001df4:	e06e      	b.n	8001ed4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001df6:	4b3a      	ldr	r3, [pc, #232]	; (8001ee0 <HAL_RCC_ClockConfig+0x1f0>)
 8001df8:	689b      	ldr	r3, [r3, #8]
 8001dfa:	f003 020c 	and.w	r2, r3, #12
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	429a      	cmp	r2, r3
 8001e06:	d1eb      	bne.n	8001de0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f003 0302 	and.w	r3, r3, #2
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d010      	beq.n	8001e36 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	689a      	ldr	r2, [r3, #8]
 8001e18:	4b31      	ldr	r3, [pc, #196]	; (8001ee0 <HAL_RCC_ClockConfig+0x1f0>)
 8001e1a:	689b      	ldr	r3, [r3, #8]
 8001e1c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d208      	bcs.n	8001e36 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e24:	4b2e      	ldr	r3, [pc, #184]	; (8001ee0 <HAL_RCC_ClockConfig+0x1f0>)
 8001e26:	689b      	ldr	r3, [r3, #8]
 8001e28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	492b      	ldr	r1, [pc, #172]	; (8001ee0 <HAL_RCC_ClockConfig+0x1f0>)
 8001e32:	4313      	orrs	r3, r2
 8001e34:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e36:	4b29      	ldr	r3, [pc, #164]	; (8001edc <HAL_RCC_ClockConfig+0x1ec>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f003 0307 	and.w	r3, r3, #7
 8001e3e:	683a      	ldr	r2, [r7, #0]
 8001e40:	429a      	cmp	r2, r3
 8001e42:	d210      	bcs.n	8001e66 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e44:	4b25      	ldr	r3, [pc, #148]	; (8001edc <HAL_RCC_ClockConfig+0x1ec>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f023 0207 	bic.w	r2, r3, #7
 8001e4c:	4923      	ldr	r1, [pc, #140]	; (8001edc <HAL_RCC_ClockConfig+0x1ec>)
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	4313      	orrs	r3, r2
 8001e52:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e54:	4b21      	ldr	r3, [pc, #132]	; (8001edc <HAL_RCC_ClockConfig+0x1ec>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f003 0307 	and.w	r3, r3, #7
 8001e5c:	683a      	ldr	r2, [r7, #0]
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	d001      	beq.n	8001e66 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001e62:	2301      	movs	r3, #1
 8001e64:	e036      	b.n	8001ed4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f003 0304 	and.w	r3, r3, #4
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d008      	beq.n	8001e84 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e72:	4b1b      	ldr	r3, [pc, #108]	; (8001ee0 <HAL_RCC_ClockConfig+0x1f0>)
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	68db      	ldr	r3, [r3, #12]
 8001e7e:	4918      	ldr	r1, [pc, #96]	; (8001ee0 <HAL_RCC_ClockConfig+0x1f0>)
 8001e80:	4313      	orrs	r3, r2
 8001e82:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f003 0308 	and.w	r3, r3, #8
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d009      	beq.n	8001ea4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e90:	4b13      	ldr	r3, [pc, #76]	; (8001ee0 <HAL_RCC_ClockConfig+0x1f0>)
 8001e92:	689b      	ldr	r3, [r3, #8]
 8001e94:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	691b      	ldr	r3, [r3, #16]
 8001e9c:	00db      	lsls	r3, r3, #3
 8001e9e:	4910      	ldr	r1, [pc, #64]	; (8001ee0 <HAL_RCC_ClockConfig+0x1f0>)
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001ea4:	f000 f824 	bl	8001ef0 <HAL_RCC_GetSysClockFreq>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	4b0d      	ldr	r3, [pc, #52]	; (8001ee0 <HAL_RCC_ClockConfig+0x1f0>)
 8001eac:	689b      	ldr	r3, [r3, #8]
 8001eae:	091b      	lsrs	r3, r3, #4
 8001eb0:	f003 030f 	and.w	r3, r3, #15
 8001eb4:	490b      	ldr	r1, [pc, #44]	; (8001ee4 <HAL_RCC_ClockConfig+0x1f4>)
 8001eb6:	5ccb      	ldrb	r3, [r1, r3]
 8001eb8:	f003 031f 	and.w	r3, r3, #31
 8001ebc:	fa22 f303 	lsr.w	r3, r2, r3
 8001ec0:	4a09      	ldr	r2, [pc, #36]	; (8001ee8 <HAL_RCC_ClockConfig+0x1f8>)
 8001ec2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001ec4:	4b09      	ldr	r3, [pc, #36]	; (8001eec <HAL_RCC_ClockConfig+0x1fc>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f7fe ff6f 	bl	8000dac <HAL_InitTick>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	72fb      	strb	r3, [r7, #11]

  return status;
 8001ed2:	7afb      	ldrb	r3, [r7, #11]
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3710      	adds	r7, #16
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	40022000 	.word	0x40022000
 8001ee0:	40021000 	.word	0x40021000
 8001ee4:	080058b0 	.word	0x080058b0
 8001ee8:	20000000 	.word	0x20000000
 8001eec:	20000004 	.word	0x20000004

08001ef0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b089      	sub	sp, #36	; 0x24
 8001ef4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	61fb      	str	r3, [r7, #28]
 8001efa:	2300      	movs	r3, #0
 8001efc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001efe:	4b3e      	ldr	r3, [pc, #248]	; (8001ff8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	f003 030c 	and.w	r3, r3, #12
 8001f06:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f08:	4b3b      	ldr	r3, [pc, #236]	; (8001ff8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f0a:	68db      	ldr	r3, [r3, #12]
 8001f0c:	f003 0303 	and.w	r3, r3, #3
 8001f10:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d005      	beq.n	8001f24 <HAL_RCC_GetSysClockFreq+0x34>
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	2b0c      	cmp	r3, #12
 8001f1c:	d121      	bne.n	8001f62 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	2b01      	cmp	r3, #1
 8001f22:	d11e      	bne.n	8001f62 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001f24:	4b34      	ldr	r3, [pc, #208]	; (8001ff8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f003 0308 	and.w	r3, r3, #8
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d107      	bne.n	8001f40 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001f30:	4b31      	ldr	r3, [pc, #196]	; (8001ff8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f36:	0a1b      	lsrs	r3, r3, #8
 8001f38:	f003 030f 	and.w	r3, r3, #15
 8001f3c:	61fb      	str	r3, [r7, #28]
 8001f3e:	e005      	b.n	8001f4c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001f40:	4b2d      	ldr	r3, [pc, #180]	; (8001ff8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	091b      	lsrs	r3, r3, #4
 8001f46:	f003 030f 	and.w	r3, r3, #15
 8001f4a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001f4c:	4a2b      	ldr	r2, [pc, #172]	; (8001ffc <HAL_RCC_GetSysClockFreq+0x10c>)
 8001f4e:	69fb      	ldr	r3, [r7, #28]
 8001f50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f54:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d10d      	bne.n	8001f78 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001f5c:	69fb      	ldr	r3, [r7, #28]
 8001f5e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f60:	e00a      	b.n	8001f78 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	2b04      	cmp	r3, #4
 8001f66:	d102      	bne.n	8001f6e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001f68:	4b25      	ldr	r3, [pc, #148]	; (8002000 <HAL_RCC_GetSysClockFreq+0x110>)
 8001f6a:	61bb      	str	r3, [r7, #24]
 8001f6c:	e004      	b.n	8001f78 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	2b08      	cmp	r3, #8
 8001f72:	d101      	bne.n	8001f78 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001f74:	4b23      	ldr	r3, [pc, #140]	; (8002004 <HAL_RCC_GetSysClockFreq+0x114>)
 8001f76:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	2b0c      	cmp	r3, #12
 8001f7c:	d134      	bne.n	8001fe8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001f7e:	4b1e      	ldr	r3, [pc, #120]	; (8001ff8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f80:	68db      	ldr	r3, [r3, #12]
 8001f82:	f003 0303 	and.w	r3, r3, #3
 8001f86:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	2b02      	cmp	r3, #2
 8001f8c:	d003      	beq.n	8001f96 <HAL_RCC_GetSysClockFreq+0xa6>
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	2b03      	cmp	r3, #3
 8001f92:	d003      	beq.n	8001f9c <HAL_RCC_GetSysClockFreq+0xac>
 8001f94:	e005      	b.n	8001fa2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001f96:	4b1a      	ldr	r3, [pc, #104]	; (8002000 <HAL_RCC_GetSysClockFreq+0x110>)
 8001f98:	617b      	str	r3, [r7, #20]
      break;
 8001f9a:	e005      	b.n	8001fa8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001f9c:	4b19      	ldr	r3, [pc, #100]	; (8002004 <HAL_RCC_GetSysClockFreq+0x114>)
 8001f9e:	617b      	str	r3, [r7, #20]
      break;
 8001fa0:	e002      	b.n	8001fa8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001fa2:	69fb      	ldr	r3, [r7, #28]
 8001fa4:	617b      	str	r3, [r7, #20]
      break;
 8001fa6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001fa8:	4b13      	ldr	r3, [pc, #76]	; (8001ff8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001faa:	68db      	ldr	r3, [r3, #12]
 8001fac:	091b      	lsrs	r3, r3, #4
 8001fae:	f003 0307 	and.w	r3, r3, #7
 8001fb2:	3301      	adds	r3, #1
 8001fb4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001fb6:	4b10      	ldr	r3, [pc, #64]	; (8001ff8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001fb8:	68db      	ldr	r3, [r3, #12]
 8001fba:	0a1b      	lsrs	r3, r3, #8
 8001fbc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001fc0:	697a      	ldr	r2, [r7, #20]
 8001fc2:	fb03 f202 	mul.w	r2, r3, r2
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fcc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001fce:	4b0a      	ldr	r3, [pc, #40]	; (8001ff8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001fd0:	68db      	ldr	r3, [r3, #12]
 8001fd2:	0e5b      	lsrs	r3, r3, #25
 8001fd4:	f003 0303 	and.w	r3, r3, #3
 8001fd8:	3301      	adds	r3, #1
 8001fda:	005b      	lsls	r3, r3, #1
 8001fdc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001fde:	697a      	ldr	r2, [r7, #20]
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fe6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001fe8:	69bb      	ldr	r3, [r7, #24]
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3724      	adds	r7, #36	; 0x24
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr
 8001ff6:	bf00      	nop
 8001ff8:	40021000 	.word	0x40021000
 8001ffc:	080058c8 	.word	0x080058c8
 8002000:	00f42400 	.word	0x00f42400
 8002004:	007a1200 	.word	0x007a1200

08002008 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800200c:	4b03      	ldr	r3, [pc, #12]	; (800201c <HAL_RCC_GetHCLKFreq+0x14>)
 800200e:	681b      	ldr	r3, [r3, #0]
}
 8002010:	4618      	mov	r0, r3
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	20000000 	.word	0x20000000

08002020 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002024:	f7ff fff0 	bl	8002008 <HAL_RCC_GetHCLKFreq>
 8002028:	4602      	mov	r2, r0
 800202a:	4b06      	ldr	r3, [pc, #24]	; (8002044 <HAL_RCC_GetPCLK1Freq+0x24>)
 800202c:	689b      	ldr	r3, [r3, #8]
 800202e:	0a1b      	lsrs	r3, r3, #8
 8002030:	f003 0307 	and.w	r3, r3, #7
 8002034:	4904      	ldr	r1, [pc, #16]	; (8002048 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002036:	5ccb      	ldrb	r3, [r1, r3]
 8002038:	f003 031f 	and.w	r3, r3, #31
 800203c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002040:	4618      	mov	r0, r3
 8002042:	bd80      	pop	{r7, pc}
 8002044:	40021000 	.word	0x40021000
 8002048:	080058c0 	.word	0x080058c0

0800204c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002050:	f7ff ffda 	bl	8002008 <HAL_RCC_GetHCLKFreq>
 8002054:	4602      	mov	r2, r0
 8002056:	4b06      	ldr	r3, [pc, #24]	; (8002070 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002058:	689b      	ldr	r3, [r3, #8]
 800205a:	0adb      	lsrs	r3, r3, #11
 800205c:	f003 0307 	and.w	r3, r3, #7
 8002060:	4904      	ldr	r1, [pc, #16]	; (8002074 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002062:	5ccb      	ldrb	r3, [r1, r3]
 8002064:	f003 031f 	and.w	r3, r3, #31
 8002068:	fa22 f303 	lsr.w	r3, r2, r3
}
 800206c:	4618      	mov	r0, r3
 800206e:	bd80      	pop	{r7, pc}
 8002070:	40021000 	.word	0x40021000
 8002074:	080058c0 	.word	0x080058c0

08002078 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b086      	sub	sp, #24
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002080:	2300      	movs	r3, #0
 8002082:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002084:	4b2a      	ldr	r3, [pc, #168]	; (8002130 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002086:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002088:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800208c:	2b00      	cmp	r3, #0
 800208e:	d003      	beq.n	8002098 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002090:	f7ff f9ee 	bl	8001470 <HAL_PWREx_GetVoltageRange>
 8002094:	6178      	str	r0, [r7, #20]
 8002096:	e014      	b.n	80020c2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002098:	4b25      	ldr	r3, [pc, #148]	; (8002130 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800209a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800209c:	4a24      	ldr	r2, [pc, #144]	; (8002130 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800209e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020a2:	6593      	str	r3, [r2, #88]	; 0x58
 80020a4:	4b22      	ldr	r3, [pc, #136]	; (8002130 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020ac:	60fb      	str	r3, [r7, #12]
 80020ae:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80020b0:	f7ff f9de 	bl	8001470 <HAL_PWREx_GetVoltageRange>
 80020b4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80020b6:	4b1e      	ldr	r3, [pc, #120]	; (8002130 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020ba:	4a1d      	ldr	r2, [pc, #116]	; (8002130 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020c0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020c8:	d10b      	bne.n	80020e2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2b80      	cmp	r3, #128	; 0x80
 80020ce:	d919      	bls.n	8002104 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2ba0      	cmp	r3, #160	; 0xa0
 80020d4:	d902      	bls.n	80020dc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80020d6:	2302      	movs	r3, #2
 80020d8:	613b      	str	r3, [r7, #16]
 80020da:	e013      	b.n	8002104 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80020dc:	2301      	movs	r3, #1
 80020de:	613b      	str	r3, [r7, #16]
 80020e0:	e010      	b.n	8002104 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2b80      	cmp	r3, #128	; 0x80
 80020e6:	d902      	bls.n	80020ee <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80020e8:	2303      	movs	r3, #3
 80020ea:	613b      	str	r3, [r7, #16]
 80020ec:	e00a      	b.n	8002104 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2b80      	cmp	r3, #128	; 0x80
 80020f2:	d102      	bne.n	80020fa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80020f4:	2302      	movs	r3, #2
 80020f6:	613b      	str	r3, [r7, #16]
 80020f8:	e004      	b.n	8002104 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2b70      	cmp	r3, #112	; 0x70
 80020fe:	d101      	bne.n	8002104 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002100:	2301      	movs	r3, #1
 8002102:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002104:	4b0b      	ldr	r3, [pc, #44]	; (8002134 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f023 0207 	bic.w	r2, r3, #7
 800210c:	4909      	ldr	r1, [pc, #36]	; (8002134 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800210e:	693b      	ldr	r3, [r7, #16]
 8002110:	4313      	orrs	r3, r2
 8002112:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002114:	4b07      	ldr	r3, [pc, #28]	; (8002134 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 0307 	and.w	r3, r3, #7
 800211c:	693a      	ldr	r2, [r7, #16]
 800211e:	429a      	cmp	r2, r3
 8002120:	d001      	beq.n	8002126 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	e000      	b.n	8002128 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002126:	2300      	movs	r3, #0
}
 8002128:	4618      	mov	r0, r3
 800212a:	3718      	adds	r7, #24
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	40021000 	.word	0x40021000
 8002134:	40022000 	.word	0x40022000

08002138 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b086      	sub	sp, #24
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002140:	2300      	movs	r3, #0
 8002142:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002144:	2300      	movs	r3, #0
 8002146:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002150:	2b00      	cmp	r3, #0
 8002152:	d041      	beq.n	80021d8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002158:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800215c:	d02a      	beq.n	80021b4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800215e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002162:	d824      	bhi.n	80021ae <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002164:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002168:	d008      	beq.n	800217c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800216a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800216e:	d81e      	bhi.n	80021ae <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002170:	2b00      	cmp	r3, #0
 8002172:	d00a      	beq.n	800218a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002174:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002178:	d010      	beq.n	800219c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800217a:	e018      	b.n	80021ae <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800217c:	4b86      	ldr	r3, [pc, #536]	; (8002398 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800217e:	68db      	ldr	r3, [r3, #12]
 8002180:	4a85      	ldr	r2, [pc, #532]	; (8002398 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002182:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002186:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002188:	e015      	b.n	80021b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	3304      	adds	r3, #4
 800218e:	2100      	movs	r1, #0
 8002190:	4618      	mov	r0, r3
 8002192:	f000 fabb 	bl	800270c <RCCEx_PLLSAI1_Config>
 8002196:	4603      	mov	r3, r0
 8002198:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800219a:	e00c      	b.n	80021b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	3320      	adds	r3, #32
 80021a0:	2100      	movs	r1, #0
 80021a2:	4618      	mov	r0, r3
 80021a4:	f000 fba6 	bl	80028f4 <RCCEx_PLLSAI2_Config>
 80021a8:	4603      	mov	r3, r0
 80021aa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80021ac:	e003      	b.n	80021b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80021ae:	2301      	movs	r3, #1
 80021b0:	74fb      	strb	r3, [r7, #19]
      break;
 80021b2:	e000      	b.n	80021b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80021b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80021b6:	7cfb      	ldrb	r3, [r7, #19]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d10b      	bne.n	80021d4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80021bc:	4b76      	ldr	r3, [pc, #472]	; (8002398 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021c2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80021ca:	4973      	ldr	r1, [pc, #460]	; (8002398 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021cc:	4313      	orrs	r3, r2
 80021ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80021d2:	e001      	b.n	80021d8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80021d4:	7cfb      	ldrb	r3, [r7, #19]
 80021d6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d041      	beq.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80021e8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80021ec:	d02a      	beq.n	8002244 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80021ee:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80021f2:	d824      	bhi.n	800223e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80021f4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80021f8:	d008      	beq.n	800220c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80021fa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80021fe:	d81e      	bhi.n	800223e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002200:	2b00      	cmp	r3, #0
 8002202:	d00a      	beq.n	800221a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002204:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002208:	d010      	beq.n	800222c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800220a:	e018      	b.n	800223e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800220c:	4b62      	ldr	r3, [pc, #392]	; (8002398 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800220e:	68db      	ldr	r3, [r3, #12]
 8002210:	4a61      	ldr	r2, [pc, #388]	; (8002398 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002212:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002216:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002218:	e015      	b.n	8002246 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	3304      	adds	r3, #4
 800221e:	2100      	movs	r1, #0
 8002220:	4618      	mov	r0, r3
 8002222:	f000 fa73 	bl	800270c <RCCEx_PLLSAI1_Config>
 8002226:	4603      	mov	r3, r0
 8002228:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800222a:	e00c      	b.n	8002246 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	3320      	adds	r3, #32
 8002230:	2100      	movs	r1, #0
 8002232:	4618      	mov	r0, r3
 8002234:	f000 fb5e 	bl	80028f4 <RCCEx_PLLSAI2_Config>
 8002238:	4603      	mov	r3, r0
 800223a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800223c:	e003      	b.n	8002246 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800223e:	2301      	movs	r3, #1
 8002240:	74fb      	strb	r3, [r7, #19]
      break;
 8002242:	e000      	b.n	8002246 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002244:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002246:	7cfb      	ldrb	r3, [r7, #19]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d10b      	bne.n	8002264 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800224c:	4b52      	ldr	r3, [pc, #328]	; (8002398 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800224e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002252:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800225a:	494f      	ldr	r1, [pc, #316]	; (8002398 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800225c:	4313      	orrs	r3, r2
 800225e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002262:	e001      	b.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002264:	7cfb      	ldrb	r3, [r7, #19]
 8002266:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002270:	2b00      	cmp	r3, #0
 8002272:	f000 80a0 	beq.w	80023b6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002276:	2300      	movs	r3, #0
 8002278:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800227a:	4b47      	ldr	r3, [pc, #284]	; (8002398 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800227c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800227e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002282:	2b00      	cmp	r3, #0
 8002284:	d101      	bne.n	800228a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002286:	2301      	movs	r3, #1
 8002288:	e000      	b.n	800228c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800228a:	2300      	movs	r3, #0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d00d      	beq.n	80022ac <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002290:	4b41      	ldr	r3, [pc, #260]	; (8002398 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002292:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002294:	4a40      	ldr	r2, [pc, #256]	; (8002398 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002296:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800229a:	6593      	str	r3, [r2, #88]	; 0x58
 800229c:	4b3e      	ldr	r3, [pc, #248]	; (8002398 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800229e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022a4:	60bb      	str	r3, [r7, #8]
 80022a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022a8:	2301      	movs	r3, #1
 80022aa:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80022ac:	4b3b      	ldr	r3, [pc, #236]	; (800239c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a3a      	ldr	r2, [pc, #232]	; (800239c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80022b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022b6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80022b8:	f7fe fdc8 	bl	8000e4c <HAL_GetTick>
 80022bc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80022be:	e009      	b.n	80022d4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022c0:	f7fe fdc4 	bl	8000e4c <HAL_GetTick>
 80022c4:	4602      	mov	r2, r0
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	2b02      	cmp	r3, #2
 80022cc:	d902      	bls.n	80022d4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80022ce:	2303      	movs	r3, #3
 80022d0:	74fb      	strb	r3, [r7, #19]
        break;
 80022d2:	e005      	b.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80022d4:	4b31      	ldr	r3, [pc, #196]	; (800239c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d0ef      	beq.n	80022c0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80022e0:	7cfb      	ldrb	r3, [r7, #19]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d15c      	bne.n	80023a0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80022e6:	4b2c      	ldr	r3, [pc, #176]	; (8002398 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80022e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022f0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80022f2:	697b      	ldr	r3, [r7, #20]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d01f      	beq.n	8002338 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80022fe:	697a      	ldr	r2, [r7, #20]
 8002300:	429a      	cmp	r2, r3
 8002302:	d019      	beq.n	8002338 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002304:	4b24      	ldr	r3, [pc, #144]	; (8002398 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002306:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800230a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800230e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002310:	4b21      	ldr	r3, [pc, #132]	; (8002398 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002312:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002316:	4a20      	ldr	r2, [pc, #128]	; (8002398 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002318:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800231c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002320:	4b1d      	ldr	r3, [pc, #116]	; (8002398 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002322:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002326:	4a1c      	ldr	r2, [pc, #112]	; (8002398 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002328:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800232c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002330:	4a19      	ldr	r2, [pc, #100]	; (8002398 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	f003 0301 	and.w	r3, r3, #1
 800233e:	2b00      	cmp	r3, #0
 8002340:	d016      	beq.n	8002370 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002342:	f7fe fd83 	bl	8000e4c <HAL_GetTick>
 8002346:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002348:	e00b      	b.n	8002362 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800234a:	f7fe fd7f 	bl	8000e4c <HAL_GetTick>
 800234e:	4602      	mov	r2, r0
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	1ad3      	subs	r3, r2, r3
 8002354:	f241 3288 	movw	r2, #5000	; 0x1388
 8002358:	4293      	cmp	r3, r2
 800235a:	d902      	bls.n	8002362 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800235c:	2303      	movs	r3, #3
 800235e:	74fb      	strb	r3, [r7, #19]
            break;
 8002360:	e006      	b.n	8002370 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002362:	4b0d      	ldr	r3, [pc, #52]	; (8002398 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002364:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002368:	f003 0302 	and.w	r3, r3, #2
 800236c:	2b00      	cmp	r3, #0
 800236e:	d0ec      	beq.n	800234a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002370:	7cfb      	ldrb	r3, [r7, #19]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d10c      	bne.n	8002390 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002376:	4b08      	ldr	r3, [pc, #32]	; (8002398 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002378:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800237c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002386:	4904      	ldr	r1, [pc, #16]	; (8002398 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002388:	4313      	orrs	r3, r2
 800238a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800238e:	e009      	b.n	80023a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002390:	7cfb      	ldrb	r3, [r7, #19]
 8002392:	74bb      	strb	r3, [r7, #18]
 8002394:	e006      	b.n	80023a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002396:	bf00      	nop
 8002398:	40021000 	.word	0x40021000
 800239c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80023a0:	7cfb      	ldrb	r3, [r7, #19]
 80023a2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80023a4:	7c7b      	ldrb	r3, [r7, #17]
 80023a6:	2b01      	cmp	r3, #1
 80023a8:	d105      	bne.n	80023b6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023aa:	4b9e      	ldr	r3, [pc, #632]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023ae:	4a9d      	ldr	r2, [pc, #628]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023b4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f003 0301 	and.w	r3, r3, #1
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d00a      	beq.n	80023d8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80023c2:	4b98      	ldr	r3, [pc, #608]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023c8:	f023 0203 	bic.w	r2, r3, #3
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023d0:	4994      	ldr	r1, [pc, #592]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023d2:	4313      	orrs	r3, r2
 80023d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f003 0302 	and.w	r3, r3, #2
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d00a      	beq.n	80023fa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80023e4:	4b8f      	ldr	r3, [pc, #572]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023ea:	f023 020c 	bic.w	r2, r3, #12
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023f2:	498c      	ldr	r1, [pc, #560]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023f4:	4313      	orrs	r3, r2
 80023f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 0304 	and.w	r3, r3, #4
 8002402:	2b00      	cmp	r3, #0
 8002404:	d00a      	beq.n	800241c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002406:	4b87      	ldr	r3, [pc, #540]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002408:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800240c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002414:	4983      	ldr	r1, [pc, #524]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002416:	4313      	orrs	r3, r2
 8002418:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f003 0308 	and.w	r3, r3, #8
 8002424:	2b00      	cmp	r3, #0
 8002426:	d00a      	beq.n	800243e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002428:	4b7e      	ldr	r3, [pc, #504]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800242a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800242e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002436:	497b      	ldr	r1, [pc, #492]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002438:	4313      	orrs	r3, r2
 800243a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f003 0310 	and.w	r3, r3, #16
 8002446:	2b00      	cmp	r3, #0
 8002448:	d00a      	beq.n	8002460 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800244a:	4b76      	ldr	r3, [pc, #472]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800244c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002450:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002458:	4972      	ldr	r1, [pc, #456]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800245a:	4313      	orrs	r3, r2
 800245c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f003 0320 	and.w	r3, r3, #32
 8002468:	2b00      	cmp	r3, #0
 800246a:	d00a      	beq.n	8002482 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800246c:	4b6d      	ldr	r3, [pc, #436]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800246e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002472:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800247a:	496a      	ldr	r1, [pc, #424]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800247c:	4313      	orrs	r3, r2
 800247e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800248a:	2b00      	cmp	r3, #0
 800248c:	d00a      	beq.n	80024a4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800248e:	4b65      	ldr	r3, [pc, #404]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002490:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002494:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800249c:	4961      	ldr	r1, [pc, #388]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800249e:	4313      	orrs	r3, r2
 80024a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d00a      	beq.n	80024c6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80024b0:	4b5c      	ldr	r3, [pc, #368]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024b6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024be:	4959      	ldr	r1, [pc, #356]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024c0:	4313      	orrs	r3, r2
 80024c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d00a      	beq.n	80024e8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80024d2:	4b54      	ldr	r3, [pc, #336]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024d8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024e0:	4950      	ldr	r1, [pc, #320]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024e2:	4313      	orrs	r3, r2
 80024e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d00a      	beq.n	800250a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80024f4:	4b4b      	ldr	r3, [pc, #300]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024fa:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002502:	4948      	ldr	r1, [pc, #288]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002504:	4313      	orrs	r3, r2
 8002506:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002512:	2b00      	cmp	r3, #0
 8002514:	d00a      	beq.n	800252c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002516:	4b43      	ldr	r3, [pc, #268]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002518:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800251c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002524:	493f      	ldr	r1, [pc, #252]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002526:	4313      	orrs	r3, r2
 8002528:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002534:	2b00      	cmp	r3, #0
 8002536:	d028      	beq.n	800258a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002538:	4b3a      	ldr	r3, [pc, #232]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800253a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800253e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002546:	4937      	ldr	r1, [pc, #220]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002548:	4313      	orrs	r3, r2
 800254a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002552:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002556:	d106      	bne.n	8002566 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002558:	4b32      	ldr	r3, [pc, #200]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800255a:	68db      	ldr	r3, [r3, #12]
 800255c:	4a31      	ldr	r2, [pc, #196]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800255e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002562:	60d3      	str	r3, [r2, #12]
 8002564:	e011      	b.n	800258a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800256a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800256e:	d10c      	bne.n	800258a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	3304      	adds	r3, #4
 8002574:	2101      	movs	r1, #1
 8002576:	4618      	mov	r0, r3
 8002578:	f000 f8c8 	bl	800270c <RCCEx_PLLSAI1_Config>
 800257c:	4603      	mov	r3, r0
 800257e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002580:	7cfb      	ldrb	r3, [r7, #19]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d001      	beq.n	800258a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002586:	7cfb      	ldrb	r3, [r7, #19]
 8002588:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002592:	2b00      	cmp	r3, #0
 8002594:	d028      	beq.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002596:	4b23      	ldr	r3, [pc, #140]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002598:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800259c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025a4:	491f      	ldr	r1, [pc, #124]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025a6:	4313      	orrs	r3, r2
 80025a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025b0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80025b4:	d106      	bne.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80025b6:	4b1b      	ldr	r3, [pc, #108]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025b8:	68db      	ldr	r3, [r3, #12]
 80025ba:	4a1a      	ldr	r2, [pc, #104]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80025c0:	60d3      	str	r3, [r2, #12]
 80025c2:	e011      	b.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025c8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80025cc:	d10c      	bne.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	3304      	adds	r3, #4
 80025d2:	2101      	movs	r1, #1
 80025d4:	4618      	mov	r0, r3
 80025d6:	f000 f899 	bl	800270c <RCCEx_PLLSAI1_Config>
 80025da:	4603      	mov	r3, r0
 80025dc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80025de:	7cfb      	ldrb	r3, [r7, #19]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d001      	beq.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80025e4:	7cfb      	ldrb	r3, [r7, #19]
 80025e6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d02b      	beq.n	800264c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80025f4:	4b0b      	ldr	r3, [pc, #44]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80025f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025fa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002602:	4908      	ldr	r1, [pc, #32]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002604:	4313      	orrs	r3, r2
 8002606:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800260e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002612:	d109      	bne.n	8002628 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002614:	4b03      	ldr	r3, [pc, #12]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002616:	68db      	ldr	r3, [r3, #12]
 8002618:	4a02      	ldr	r2, [pc, #8]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800261a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800261e:	60d3      	str	r3, [r2, #12]
 8002620:	e014      	b.n	800264c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002622:	bf00      	nop
 8002624:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800262c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002630:	d10c      	bne.n	800264c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	3304      	adds	r3, #4
 8002636:	2101      	movs	r1, #1
 8002638:	4618      	mov	r0, r3
 800263a:	f000 f867 	bl	800270c <RCCEx_PLLSAI1_Config>
 800263e:	4603      	mov	r3, r0
 8002640:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002642:	7cfb      	ldrb	r3, [r7, #19]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d001      	beq.n	800264c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002648:	7cfb      	ldrb	r3, [r7, #19]
 800264a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002654:	2b00      	cmp	r3, #0
 8002656:	d02f      	beq.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002658:	4b2b      	ldr	r3, [pc, #172]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800265a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800265e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002666:	4928      	ldr	r1, [pc, #160]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002668:	4313      	orrs	r3, r2
 800266a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002672:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002676:	d10d      	bne.n	8002694 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	3304      	adds	r3, #4
 800267c:	2102      	movs	r1, #2
 800267e:	4618      	mov	r0, r3
 8002680:	f000 f844 	bl	800270c <RCCEx_PLLSAI1_Config>
 8002684:	4603      	mov	r3, r0
 8002686:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002688:	7cfb      	ldrb	r3, [r7, #19]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d014      	beq.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800268e:	7cfb      	ldrb	r3, [r7, #19]
 8002690:	74bb      	strb	r3, [r7, #18]
 8002692:	e011      	b.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002698:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800269c:	d10c      	bne.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	3320      	adds	r3, #32
 80026a2:	2102      	movs	r1, #2
 80026a4:	4618      	mov	r0, r3
 80026a6:	f000 f925 	bl	80028f4 <RCCEx_PLLSAI2_Config>
 80026aa:	4603      	mov	r3, r0
 80026ac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80026ae:	7cfb      	ldrb	r3, [r7, #19]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d001      	beq.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80026b4:	7cfb      	ldrb	r3, [r7, #19]
 80026b6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d00a      	beq.n	80026da <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80026c4:	4b10      	ldr	r3, [pc, #64]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80026c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026ca:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80026d2:	490d      	ldr	r1, [pc, #52]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80026d4:	4313      	orrs	r3, r2
 80026d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d00b      	beq.n	80026fe <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80026e6:	4b08      	ldr	r3, [pc, #32]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80026e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026ec:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80026f6:	4904      	ldr	r1, [pc, #16]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80026f8:	4313      	orrs	r3, r2
 80026fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80026fe:	7cbb      	ldrb	r3, [r7, #18]
}
 8002700:	4618      	mov	r0, r3
 8002702:	3718      	adds	r7, #24
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}
 8002708:	40021000 	.word	0x40021000

0800270c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b084      	sub	sp, #16
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
 8002714:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002716:	2300      	movs	r3, #0
 8002718:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800271a:	4b75      	ldr	r3, [pc, #468]	; (80028f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800271c:	68db      	ldr	r3, [r3, #12]
 800271e:	f003 0303 	and.w	r3, r3, #3
 8002722:	2b00      	cmp	r3, #0
 8002724:	d018      	beq.n	8002758 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002726:	4b72      	ldr	r3, [pc, #456]	; (80028f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002728:	68db      	ldr	r3, [r3, #12]
 800272a:	f003 0203 	and.w	r2, r3, #3
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	429a      	cmp	r2, r3
 8002734:	d10d      	bne.n	8002752 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
       ||
 800273a:	2b00      	cmp	r3, #0
 800273c:	d009      	beq.n	8002752 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800273e:	4b6c      	ldr	r3, [pc, #432]	; (80028f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002740:	68db      	ldr	r3, [r3, #12]
 8002742:	091b      	lsrs	r3, r3, #4
 8002744:	f003 0307 	and.w	r3, r3, #7
 8002748:	1c5a      	adds	r2, r3, #1
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	685b      	ldr	r3, [r3, #4]
       ||
 800274e:	429a      	cmp	r2, r3
 8002750:	d047      	beq.n	80027e2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	73fb      	strb	r3, [r7, #15]
 8002756:	e044      	b.n	80027e2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	2b03      	cmp	r3, #3
 800275e:	d018      	beq.n	8002792 <RCCEx_PLLSAI1_Config+0x86>
 8002760:	2b03      	cmp	r3, #3
 8002762:	d825      	bhi.n	80027b0 <RCCEx_PLLSAI1_Config+0xa4>
 8002764:	2b01      	cmp	r3, #1
 8002766:	d002      	beq.n	800276e <RCCEx_PLLSAI1_Config+0x62>
 8002768:	2b02      	cmp	r3, #2
 800276a:	d009      	beq.n	8002780 <RCCEx_PLLSAI1_Config+0x74>
 800276c:	e020      	b.n	80027b0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800276e:	4b60      	ldr	r3, [pc, #384]	; (80028f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 0302 	and.w	r3, r3, #2
 8002776:	2b00      	cmp	r3, #0
 8002778:	d11d      	bne.n	80027b6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800277e:	e01a      	b.n	80027b6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002780:	4b5b      	ldr	r3, [pc, #364]	; (80028f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002788:	2b00      	cmp	r3, #0
 800278a:	d116      	bne.n	80027ba <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800278c:	2301      	movs	r3, #1
 800278e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002790:	e013      	b.n	80027ba <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002792:	4b57      	ldr	r3, [pc, #348]	; (80028f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800279a:	2b00      	cmp	r3, #0
 800279c:	d10f      	bne.n	80027be <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800279e:	4b54      	ldr	r3, [pc, #336]	; (80028f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d109      	bne.n	80027be <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80027ae:	e006      	b.n	80027be <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80027b0:	2301      	movs	r3, #1
 80027b2:	73fb      	strb	r3, [r7, #15]
      break;
 80027b4:	e004      	b.n	80027c0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80027b6:	bf00      	nop
 80027b8:	e002      	b.n	80027c0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80027ba:	bf00      	nop
 80027bc:	e000      	b.n	80027c0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80027be:	bf00      	nop
    }

    if(status == HAL_OK)
 80027c0:	7bfb      	ldrb	r3, [r7, #15]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d10d      	bne.n	80027e2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80027c6:	4b4a      	ldr	r3, [pc, #296]	; (80028f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027c8:	68db      	ldr	r3, [r3, #12]
 80027ca:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6819      	ldr	r1, [r3, #0]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	3b01      	subs	r3, #1
 80027d8:	011b      	lsls	r3, r3, #4
 80027da:	430b      	orrs	r3, r1
 80027dc:	4944      	ldr	r1, [pc, #272]	; (80028f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027de:	4313      	orrs	r3, r2
 80027e0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80027e2:	7bfb      	ldrb	r3, [r7, #15]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d17d      	bne.n	80028e4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80027e8:	4b41      	ldr	r3, [pc, #260]	; (80028f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a40      	ldr	r2, [pc, #256]	; (80028f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027ee:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80027f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027f4:	f7fe fb2a 	bl	8000e4c <HAL_GetTick>
 80027f8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80027fa:	e009      	b.n	8002810 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80027fc:	f7fe fb26 	bl	8000e4c <HAL_GetTick>
 8002800:	4602      	mov	r2, r0
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	1ad3      	subs	r3, r2, r3
 8002806:	2b02      	cmp	r3, #2
 8002808:	d902      	bls.n	8002810 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800280a:	2303      	movs	r3, #3
 800280c:	73fb      	strb	r3, [r7, #15]
        break;
 800280e:	e005      	b.n	800281c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002810:	4b37      	ldr	r3, [pc, #220]	; (80028f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002818:	2b00      	cmp	r3, #0
 800281a:	d1ef      	bne.n	80027fc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800281c:	7bfb      	ldrb	r3, [r7, #15]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d160      	bne.n	80028e4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d111      	bne.n	800284c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002828:	4b31      	ldr	r3, [pc, #196]	; (80028f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800282a:	691b      	ldr	r3, [r3, #16]
 800282c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002830:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002834:	687a      	ldr	r2, [r7, #4]
 8002836:	6892      	ldr	r2, [r2, #8]
 8002838:	0211      	lsls	r1, r2, #8
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	68d2      	ldr	r2, [r2, #12]
 800283e:	0912      	lsrs	r2, r2, #4
 8002840:	0452      	lsls	r2, r2, #17
 8002842:	430a      	orrs	r2, r1
 8002844:	492a      	ldr	r1, [pc, #168]	; (80028f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002846:	4313      	orrs	r3, r2
 8002848:	610b      	str	r3, [r1, #16]
 800284a:	e027      	b.n	800289c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	2b01      	cmp	r3, #1
 8002850:	d112      	bne.n	8002878 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002852:	4b27      	ldr	r3, [pc, #156]	; (80028f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002854:	691b      	ldr	r3, [r3, #16]
 8002856:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800285a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800285e:	687a      	ldr	r2, [r7, #4]
 8002860:	6892      	ldr	r2, [r2, #8]
 8002862:	0211      	lsls	r1, r2, #8
 8002864:	687a      	ldr	r2, [r7, #4]
 8002866:	6912      	ldr	r2, [r2, #16]
 8002868:	0852      	lsrs	r2, r2, #1
 800286a:	3a01      	subs	r2, #1
 800286c:	0552      	lsls	r2, r2, #21
 800286e:	430a      	orrs	r2, r1
 8002870:	491f      	ldr	r1, [pc, #124]	; (80028f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002872:	4313      	orrs	r3, r2
 8002874:	610b      	str	r3, [r1, #16]
 8002876:	e011      	b.n	800289c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002878:	4b1d      	ldr	r3, [pc, #116]	; (80028f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800287a:	691b      	ldr	r3, [r3, #16]
 800287c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002880:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002884:	687a      	ldr	r2, [r7, #4]
 8002886:	6892      	ldr	r2, [r2, #8]
 8002888:	0211      	lsls	r1, r2, #8
 800288a:	687a      	ldr	r2, [r7, #4]
 800288c:	6952      	ldr	r2, [r2, #20]
 800288e:	0852      	lsrs	r2, r2, #1
 8002890:	3a01      	subs	r2, #1
 8002892:	0652      	lsls	r2, r2, #25
 8002894:	430a      	orrs	r2, r1
 8002896:	4916      	ldr	r1, [pc, #88]	; (80028f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002898:	4313      	orrs	r3, r2
 800289a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800289c:	4b14      	ldr	r3, [pc, #80]	; (80028f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a13      	ldr	r2, [pc, #76]	; (80028f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028a2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80028a6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028a8:	f7fe fad0 	bl	8000e4c <HAL_GetTick>
 80028ac:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80028ae:	e009      	b.n	80028c4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80028b0:	f7fe facc 	bl	8000e4c <HAL_GetTick>
 80028b4:	4602      	mov	r2, r0
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	1ad3      	subs	r3, r2, r3
 80028ba:	2b02      	cmp	r3, #2
 80028bc:	d902      	bls.n	80028c4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80028be:	2303      	movs	r3, #3
 80028c0:	73fb      	strb	r3, [r7, #15]
          break;
 80028c2:	e005      	b.n	80028d0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80028c4:	4b0a      	ldr	r3, [pc, #40]	; (80028f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d0ef      	beq.n	80028b0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80028d0:	7bfb      	ldrb	r3, [r7, #15]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d106      	bne.n	80028e4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80028d6:	4b06      	ldr	r3, [pc, #24]	; (80028f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028d8:	691a      	ldr	r2, [r3, #16]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	699b      	ldr	r3, [r3, #24]
 80028de:	4904      	ldr	r1, [pc, #16]	; (80028f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80028e0:	4313      	orrs	r3, r2
 80028e2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80028e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	3710      	adds	r7, #16
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	40021000 	.word	0x40021000

080028f4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b084      	sub	sp, #16
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80028fe:	2300      	movs	r3, #0
 8002900:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002902:	4b6a      	ldr	r3, [pc, #424]	; (8002aac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002904:	68db      	ldr	r3, [r3, #12]
 8002906:	f003 0303 	and.w	r3, r3, #3
 800290a:	2b00      	cmp	r3, #0
 800290c:	d018      	beq.n	8002940 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800290e:	4b67      	ldr	r3, [pc, #412]	; (8002aac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002910:	68db      	ldr	r3, [r3, #12]
 8002912:	f003 0203 	and.w	r2, r3, #3
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	429a      	cmp	r2, r3
 800291c:	d10d      	bne.n	800293a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
       ||
 8002922:	2b00      	cmp	r3, #0
 8002924:	d009      	beq.n	800293a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002926:	4b61      	ldr	r3, [pc, #388]	; (8002aac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002928:	68db      	ldr	r3, [r3, #12]
 800292a:	091b      	lsrs	r3, r3, #4
 800292c:	f003 0307 	and.w	r3, r3, #7
 8002930:	1c5a      	adds	r2, r3, #1
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	685b      	ldr	r3, [r3, #4]
       ||
 8002936:	429a      	cmp	r2, r3
 8002938:	d047      	beq.n	80029ca <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	73fb      	strb	r3, [r7, #15]
 800293e:	e044      	b.n	80029ca <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	2b03      	cmp	r3, #3
 8002946:	d018      	beq.n	800297a <RCCEx_PLLSAI2_Config+0x86>
 8002948:	2b03      	cmp	r3, #3
 800294a:	d825      	bhi.n	8002998 <RCCEx_PLLSAI2_Config+0xa4>
 800294c:	2b01      	cmp	r3, #1
 800294e:	d002      	beq.n	8002956 <RCCEx_PLLSAI2_Config+0x62>
 8002950:	2b02      	cmp	r3, #2
 8002952:	d009      	beq.n	8002968 <RCCEx_PLLSAI2_Config+0x74>
 8002954:	e020      	b.n	8002998 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002956:	4b55      	ldr	r3, [pc, #340]	; (8002aac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f003 0302 	and.w	r3, r3, #2
 800295e:	2b00      	cmp	r3, #0
 8002960:	d11d      	bne.n	800299e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002966:	e01a      	b.n	800299e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002968:	4b50      	ldr	r3, [pc, #320]	; (8002aac <RCCEx_PLLSAI2_Config+0x1b8>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002970:	2b00      	cmp	r3, #0
 8002972:	d116      	bne.n	80029a2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002978:	e013      	b.n	80029a2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800297a:	4b4c      	ldr	r3, [pc, #304]	; (8002aac <RCCEx_PLLSAI2_Config+0x1b8>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002982:	2b00      	cmp	r3, #0
 8002984:	d10f      	bne.n	80029a6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002986:	4b49      	ldr	r3, [pc, #292]	; (8002aac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d109      	bne.n	80029a6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002996:	e006      	b.n	80029a6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002998:	2301      	movs	r3, #1
 800299a:	73fb      	strb	r3, [r7, #15]
      break;
 800299c:	e004      	b.n	80029a8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800299e:	bf00      	nop
 80029a0:	e002      	b.n	80029a8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80029a2:	bf00      	nop
 80029a4:	e000      	b.n	80029a8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80029a6:	bf00      	nop
    }

    if(status == HAL_OK)
 80029a8:	7bfb      	ldrb	r3, [r7, #15]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d10d      	bne.n	80029ca <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80029ae:	4b3f      	ldr	r3, [pc, #252]	; (8002aac <RCCEx_PLLSAI2_Config+0x1b8>)
 80029b0:	68db      	ldr	r3, [r3, #12]
 80029b2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6819      	ldr	r1, [r3, #0]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	3b01      	subs	r3, #1
 80029c0:	011b      	lsls	r3, r3, #4
 80029c2:	430b      	orrs	r3, r1
 80029c4:	4939      	ldr	r1, [pc, #228]	; (8002aac <RCCEx_PLLSAI2_Config+0x1b8>)
 80029c6:	4313      	orrs	r3, r2
 80029c8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80029ca:	7bfb      	ldrb	r3, [r7, #15]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d167      	bne.n	8002aa0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80029d0:	4b36      	ldr	r3, [pc, #216]	; (8002aac <RCCEx_PLLSAI2_Config+0x1b8>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a35      	ldr	r2, [pc, #212]	; (8002aac <RCCEx_PLLSAI2_Config+0x1b8>)
 80029d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029da:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029dc:	f7fe fa36 	bl	8000e4c <HAL_GetTick>
 80029e0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80029e2:	e009      	b.n	80029f8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80029e4:	f7fe fa32 	bl	8000e4c <HAL_GetTick>
 80029e8:	4602      	mov	r2, r0
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	1ad3      	subs	r3, r2, r3
 80029ee:	2b02      	cmp	r3, #2
 80029f0:	d902      	bls.n	80029f8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80029f2:	2303      	movs	r3, #3
 80029f4:	73fb      	strb	r3, [r7, #15]
        break;
 80029f6:	e005      	b.n	8002a04 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80029f8:	4b2c      	ldr	r3, [pc, #176]	; (8002aac <RCCEx_PLLSAI2_Config+0x1b8>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d1ef      	bne.n	80029e4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002a04:	7bfb      	ldrb	r3, [r7, #15]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d14a      	bne.n	8002aa0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d111      	bne.n	8002a34 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002a10:	4b26      	ldr	r3, [pc, #152]	; (8002aac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a12:	695b      	ldr	r3, [r3, #20]
 8002a14:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002a18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a1c:	687a      	ldr	r2, [r7, #4]
 8002a1e:	6892      	ldr	r2, [r2, #8]
 8002a20:	0211      	lsls	r1, r2, #8
 8002a22:	687a      	ldr	r2, [r7, #4]
 8002a24:	68d2      	ldr	r2, [r2, #12]
 8002a26:	0912      	lsrs	r2, r2, #4
 8002a28:	0452      	lsls	r2, r2, #17
 8002a2a:	430a      	orrs	r2, r1
 8002a2c:	491f      	ldr	r1, [pc, #124]	; (8002aac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	614b      	str	r3, [r1, #20]
 8002a32:	e011      	b.n	8002a58 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002a34:	4b1d      	ldr	r3, [pc, #116]	; (8002aac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a36:	695b      	ldr	r3, [r3, #20]
 8002a38:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002a3c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002a40:	687a      	ldr	r2, [r7, #4]
 8002a42:	6892      	ldr	r2, [r2, #8]
 8002a44:	0211      	lsls	r1, r2, #8
 8002a46:	687a      	ldr	r2, [r7, #4]
 8002a48:	6912      	ldr	r2, [r2, #16]
 8002a4a:	0852      	lsrs	r2, r2, #1
 8002a4c:	3a01      	subs	r2, #1
 8002a4e:	0652      	lsls	r2, r2, #25
 8002a50:	430a      	orrs	r2, r1
 8002a52:	4916      	ldr	r1, [pc, #88]	; (8002aac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a54:	4313      	orrs	r3, r2
 8002a56:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002a58:	4b14      	ldr	r3, [pc, #80]	; (8002aac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a13      	ldr	r2, [pc, #76]	; (8002aac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a62:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a64:	f7fe f9f2 	bl	8000e4c <HAL_GetTick>
 8002a68:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002a6a:	e009      	b.n	8002a80 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002a6c:	f7fe f9ee 	bl	8000e4c <HAL_GetTick>
 8002a70:	4602      	mov	r2, r0
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	1ad3      	subs	r3, r2, r3
 8002a76:	2b02      	cmp	r3, #2
 8002a78:	d902      	bls.n	8002a80 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002a7a:	2303      	movs	r3, #3
 8002a7c:	73fb      	strb	r3, [r7, #15]
          break;
 8002a7e:	e005      	b.n	8002a8c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002a80:	4b0a      	ldr	r3, [pc, #40]	; (8002aac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d0ef      	beq.n	8002a6c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002a8c:	7bfb      	ldrb	r3, [r7, #15]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d106      	bne.n	8002aa0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002a92:	4b06      	ldr	r3, [pc, #24]	; (8002aac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a94:	695a      	ldr	r2, [r3, #20]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	695b      	ldr	r3, [r3, #20]
 8002a9a:	4904      	ldr	r1, [pc, #16]	; (8002aac <RCCEx_PLLSAI2_Config+0x1b8>)
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002aa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3710      	adds	r7, #16
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	40021000 	.word	0x40021000

08002ab0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b082      	sub	sp, #8
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d101      	bne.n	8002ac2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e049      	b.n	8002b56 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d106      	bne.n	8002adc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002ad6:	6878      	ldr	r0, [r7, #4]
 8002ad8:	f7fd ffaa 	bl	8000a30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2202      	movs	r2, #2
 8002ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	3304      	adds	r3, #4
 8002aec:	4619      	mov	r1, r3
 8002aee:	4610      	mov	r0, r2
 8002af0:	f000 fa1c 	bl	8002f2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2201      	movs	r2, #1
 8002af8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2201      	movs	r2, #1
 8002b00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2201      	movs	r2, #1
 8002b08:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2201      	movs	r2, #1
 8002b10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2201      	movs	r2, #1
 8002b18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2201      	movs	r2, #1
 8002b20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2201      	movs	r2, #1
 8002b28:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2201      	movs	r2, #1
 8002b38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2201      	movs	r2, #1
 8002b48:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2201      	movs	r2, #1
 8002b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002b54:	2300      	movs	r3, #0
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3708      	adds	r7, #8
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}
	...

08002b60 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b085      	sub	sp, #20
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b6e:	b2db      	uxtb	r3, r3
 8002b70:	2b01      	cmp	r3, #1
 8002b72:	d001      	beq.n	8002b78 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002b74:	2301      	movs	r3, #1
 8002b76:	e04f      	b.n	8002c18 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2202      	movs	r2, #2
 8002b7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	68da      	ldr	r2, [r3, #12]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f042 0201 	orr.w	r2, r2, #1
 8002b8e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a23      	ldr	r2, [pc, #140]	; (8002c24 <HAL_TIM_Base_Start_IT+0xc4>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d01d      	beq.n	8002bd6 <HAL_TIM_Base_Start_IT+0x76>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ba2:	d018      	beq.n	8002bd6 <HAL_TIM_Base_Start_IT+0x76>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a1f      	ldr	r2, [pc, #124]	; (8002c28 <HAL_TIM_Base_Start_IT+0xc8>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d013      	beq.n	8002bd6 <HAL_TIM_Base_Start_IT+0x76>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a1e      	ldr	r2, [pc, #120]	; (8002c2c <HAL_TIM_Base_Start_IT+0xcc>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d00e      	beq.n	8002bd6 <HAL_TIM_Base_Start_IT+0x76>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a1c      	ldr	r2, [pc, #112]	; (8002c30 <HAL_TIM_Base_Start_IT+0xd0>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d009      	beq.n	8002bd6 <HAL_TIM_Base_Start_IT+0x76>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a1b      	ldr	r2, [pc, #108]	; (8002c34 <HAL_TIM_Base_Start_IT+0xd4>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d004      	beq.n	8002bd6 <HAL_TIM_Base_Start_IT+0x76>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a19      	ldr	r2, [pc, #100]	; (8002c38 <HAL_TIM_Base_Start_IT+0xd8>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d115      	bne.n	8002c02 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	689a      	ldr	r2, [r3, #8]
 8002bdc:	4b17      	ldr	r3, [pc, #92]	; (8002c3c <HAL_TIM_Base_Start_IT+0xdc>)
 8002bde:	4013      	ands	r3, r2
 8002be0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	2b06      	cmp	r3, #6
 8002be6:	d015      	beq.n	8002c14 <HAL_TIM_Base_Start_IT+0xb4>
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bee:	d011      	beq.n	8002c14 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f042 0201 	orr.w	r2, r2, #1
 8002bfe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c00:	e008      	b.n	8002c14 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f042 0201 	orr.w	r2, r2, #1
 8002c10:	601a      	str	r2, [r3, #0]
 8002c12:	e000      	b.n	8002c16 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c14:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002c16:	2300      	movs	r3, #0
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	3714      	adds	r7, #20
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c22:	4770      	bx	lr
 8002c24:	40012c00 	.word	0x40012c00
 8002c28:	40000400 	.word	0x40000400
 8002c2c:	40000800 	.word	0x40000800
 8002c30:	40000c00 	.word	0x40000c00
 8002c34:	40013400 	.word	0x40013400
 8002c38:	40014000 	.word	0x40014000
 8002c3c:	00010007 	.word	0x00010007

08002c40 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b083      	sub	sp, #12
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	68da      	ldr	r2, [r3, #12]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f022 0201 	bic.w	r2, r2, #1
 8002c56:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	6a1a      	ldr	r2, [r3, #32]
 8002c5e:	f241 1311 	movw	r3, #4369	; 0x1111
 8002c62:	4013      	ands	r3, r2
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d10f      	bne.n	8002c88 <HAL_TIM_Base_Stop_IT+0x48>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	6a1a      	ldr	r2, [r3, #32]
 8002c6e:	f240 4344 	movw	r3, #1092	; 0x444
 8002c72:	4013      	ands	r3, r2
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d107      	bne.n	8002c88 <HAL_TIM_Base_Stop_IT+0x48>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f022 0201 	bic.w	r2, r2, #1
 8002c86:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8002c90:	2300      	movs	r3, #0
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	370c      	adds	r7, #12
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr

08002c9e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002c9e:	b580      	push	{r7, lr}
 8002ca0:	b082      	sub	sp, #8
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	691b      	ldr	r3, [r3, #16]
 8002cac:	f003 0302 	and.w	r3, r3, #2
 8002cb0:	2b02      	cmp	r3, #2
 8002cb2:	d122      	bne.n	8002cfa <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	68db      	ldr	r3, [r3, #12]
 8002cba:	f003 0302 	and.w	r3, r3, #2
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d11b      	bne.n	8002cfa <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f06f 0202 	mvn.w	r2, #2
 8002cca:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2201      	movs	r2, #1
 8002cd0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	699b      	ldr	r3, [r3, #24]
 8002cd8:	f003 0303 	and.w	r3, r3, #3
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d003      	beq.n	8002ce8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002ce0:	6878      	ldr	r0, [r7, #4]
 8002ce2:	f000 f905 	bl	8002ef0 <HAL_TIM_IC_CaptureCallback>
 8002ce6:	e005      	b.n	8002cf4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ce8:	6878      	ldr	r0, [r7, #4]
 8002cea:	f000 f8f7 	bl	8002edc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cee:	6878      	ldr	r0, [r7, #4]
 8002cf0:	f000 f908 	bl	8002f04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	691b      	ldr	r3, [r3, #16]
 8002d00:	f003 0304 	and.w	r3, r3, #4
 8002d04:	2b04      	cmp	r3, #4
 8002d06:	d122      	bne.n	8002d4e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	68db      	ldr	r3, [r3, #12]
 8002d0e:	f003 0304 	and.w	r3, r3, #4
 8002d12:	2b04      	cmp	r3, #4
 8002d14:	d11b      	bne.n	8002d4e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f06f 0204 	mvn.w	r2, #4
 8002d1e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2202      	movs	r2, #2
 8002d24:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	699b      	ldr	r3, [r3, #24]
 8002d2c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d003      	beq.n	8002d3c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	f000 f8db 	bl	8002ef0 <HAL_TIM_IC_CaptureCallback>
 8002d3a:	e005      	b.n	8002d48 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d3c:	6878      	ldr	r0, [r7, #4]
 8002d3e:	f000 f8cd 	bl	8002edc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d42:	6878      	ldr	r0, [r7, #4]
 8002d44:	f000 f8de 	bl	8002f04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	691b      	ldr	r3, [r3, #16]
 8002d54:	f003 0308 	and.w	r3, r3, #8
 8002d58:	2b08      	cmp	r3, #8
 8002d5a:	d122      	bne.n	8002da2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	68db      	ldr	r3, [r3, #12]
 8002d62:	f003 0308 	and.w	r3, r3, #8
 8002d66:	2b08      	cmp	r3, #8
 8002d68:	d11b      	bne.n	8002da2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f06f 0208 	mvn.w	r2, #8
 8002d72:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2204      	movs	r2, #4
 8002d78:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	69db      	ldr	r3, [r3, #28]
 8002d80:	f003 0303 	and.w	r3, r3, #3
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d003      	beq.n	8002d90 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d88:	6878      	ldr	r0, [r7, #4]
 8002d8a:	f000 f8b1 	bl	8002ef0 <HAL_TIM_IC_CaptureCallback>
 8002d8e:	e005      	b.n	8002d9c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d90:	6878      	ldr	r0, [r7, #4]
 8002d92:	f000 f8a3 	bl	8002edc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f000 f8b4 	bl	8002f04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	691b      	ldr	r3, [r3, #16]
 8002da8:	f003 0310 	and.w	r3, r3, #16
 8002dac:	2b10      	cmp	r3, #16
 8002dae:	d122      	bne.n	8002df6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	68db      	ldr	r3, [r3, #12]
 8002db6:	f003 0310 	and.w	r3, r3, #16
 8002dba:	2b10      	cmp	r3, #16
 8002dbc:	d11b      	bne.n	8002df6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f06f 0210 	mvn.w	r2, #16
 8002dc6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2208      	movs	r2, #8
 8002dcc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	69db      	ldr	r3, [r3, #28]
 8002dd4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d003      	beq.n	8002de4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ddc:	6878      	ldr	r0, [r7, #4]
 8002dde:	f000 f887 	bl	8002ef0 <HAL_TIM_IC_CaptureCallback>
 8002de2:	e005      	b.n	8002df0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002de4:	6878      	ldr	r0, [r7, #4]
 8002de6:	f000 f879 	bl	8002edc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002dea:	6878      	ldr	r0, [r7, #4]
 8002dec:	f000 f88a 	bl	8002f04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2200      	movs	r2, #0
 8002df4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	691b      	ldr	r3, [r3, #16]
 8002dfc:	f003 0301 	and.w	r3, r3, #1
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	d10e      	bne.n	8002e22 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	68db      	ldr	r3, [r3, #12]
 8002e0a:	f003 0301 	and.w	r3, r3, #1
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d107      	bne.n	8002e22 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f06f 0201 	mvn.w	r2, #1
 8002e1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	f7fd fbdd 	bl	80005dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	691b      	ldr	r3, [r3, #16]
 8002e28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e2c:	2b80      	cmp	r3, #128	; 0x80
 8002e2e:	d10e      	bne.n	8002e4e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	68db      	ldr	r3, [r3, #12]
 8002e36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e3a:	2b80      	cmp	r3, #128	; 0x80
 8002e3c:	d107      	bne.n	8002e4e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002e46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002e48:	6878      	ldr	r0, [r7, #4]
 8002e4a:	f000 f99b 	bl	8003184 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	691b      	ldr	r3, [r3, #16]
 8002e54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e5c:	d10e      	bne.n	8002e7c <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	68db      	ldr	r3, [r3, #12]
 8002e64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e68:	2b80      	cmp	r3, #128	; 0x80
 8002e6a:	d107      	bne.n	8002e7c <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002e74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002e76:	6878      	ldr	r0, [r7, #4]
 8002e78:	f000 f98e 	bl	8003198 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	691b      	ldr	r3, [r3, #16]
 8002e82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e86:	2b40      	cmp	r3, #64	; 0x40
 8002e88:	d10e      	bne.n	8002ea8 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e94:	2b40      	cmp	r3, #64	; 0x40
 8002e96:	d107      	bne.n	8002ea8 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002ea0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	f000 f838 	bl	8002f18 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	691b      	ldr	r3, [r3, #16]
 8002eae:	f003 0320 	and.w	r3, r3, #32
 8002eb2:	2b20      	cmp	r3, #32
 8002eb4:	d10e      	bne.n	8002ed4 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	68db      	ldr	r3, [r3, #12]
 8002ebc:	f003 0320 	and.w	r3, r3, #32
 8002ec0:	2b20      	cmp	r3, #32
 8002ec2:	d107      	bne.n	8002ed4 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f06f 0220 	mvn.w	r2, #32
 8002ecc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ece:	6878      	ldr	r0, [r7, #4]
 8002ed0:	f000 f94e 	bl	8003170 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ed4:	bf00      	nop
 8002ed6:	3708      	adds	r7, #8
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}

08002edc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b083      	sub	sp, #12
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002ee4:	bf00      	nop
 8002ee6:	370c      	adds	r7, #12
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr

08002ef0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b083      	sub	sp, #12
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ef8:	bf00      	nop
 8002efa:	370c      	adds	r7, #12
 8002efc:	46bd      	mov	sp, r7
 8002efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f02:	4770      	bx	lr

08002f04 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b083      	sub	sp, #12
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002f0c:	bf00      	nop
 8002f0e:	370c      	adds	r7, #12
 8002f10:	46bd      	mov	sp, r7
 8002f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f16:	4770      	bx	lr

08002f18 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b083      	sub	sp, #12
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002f20:	bf00      	nop
 8002f22:	370c      	adds	r7, #12
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr

08002f2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b085      	sub	sp, #20
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	4a40      	ldr	r2, [pc, #256]	; (8003040 <TIM_Base_SetConfig+0x114>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d013      	beq.n	8002f6c <TIM_Base_SetConfig+0x40>
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f4a:	d00f      	beq.n	8002f6c <TIM_Base_SetConfig+0x40>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	4a3d      	ldr	r2, [pc, #244]	; (8003044 <TIM_Base_SetConfig+0x118>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d00b      	beq.n	8002f6c <TIM_Base_SetConfig+0x40>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	4a3c      	ldr	r2, [pc, #240]	; (8003048 <TIM_Base_SetConfig+0x11c>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d007      	beq.n	8002f6c <TIM_Base_SetConfig+0x40>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	4a3b      	ldr	r2, [pc, #236]	; (800304c <TIM_Base_SetConfig+0x120>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d003      	beq.n	8002f6c <TIM_Base_SetConfig+0x40>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	4a3a      	ldr	r2, [pc, #232]	; (8003050 <TIM_Base_SetConfig+0x124>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d108      	bne.n	8002f7e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	68fa      	ldr	r2, [r7, #12]
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	4a2f      	ldr	r2, [pc, #188]	; (8003040 <TIM_Base_SetConfig+0x114>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d01f      	beq.n	8002fc6 <TIM_Base_SetConfig+0x9a>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f8c:	d01b      	beq.n	8002fc6 <TIM_Base_SetConfig+0x9a>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	4a2c      	ldr	r2, [pc, #176]	; (8003044 <TIM_Base_SetConfig+0x118>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d017      	beq.n	8002fc6 <TIM_Base_SetConfig+0x9a>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	4a2b      	ldr	r2, [pc, #172]	; (8003048 <TIM_Base_SetConfig+0x11c>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d013      	beq.n	8002fc6 <TIM_Base_SetConfig+0x9a>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	4a2a      	ldr	r2, [pc, #168]	; (800304c <TIM_Base_SetConfig+0x120>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d00f      	beq.n	8002fc6 <TIM_Base_SetConfig+0x9a>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	4a29      	ldr	r2, [pc, #164]	; (8003050 <TIM_Base_SetConfig+0x124>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d00b      	beq.n	8002fc6 <TIM_Base_SetConfig+0x9a>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	4a28      	ldr	r2, [pc, #160]	; (8003054 <TIM_Base_SetConfig+0x128>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d007      	beq.n	8002fc6 <TIM_Base_SetConfig+0x9a>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	4a27      	ldr	r2, [pc, #156]	; (8003058 <TIM_Base_SetConfig+0x12c>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d003      	beq.n	8002fc6 <TIM_Base_SetConfig+0x9a>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a26      	ldr	r2, [pc, #152]	; (800305c <TIM_Base_SetConfig+0x130>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d108      	bne.n	8002fd8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fcc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	68db      	ldr	r3, [r3, #12]
 8002fd2:	68fa      	ldr	r2, [r7, #12]
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	695b      	ldr	r3, [r3, #20]
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	68fa      	ldr	r2, [r7, #12]
 8002fea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	689a      	ldr	r2, [r3, #8]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	681a      	ldr	r2, [r3, #0]
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	4a10      	ldr	r2, [pc, #64]	; (8003040 <TIM_Base_SetConfig+0x114>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d00f      	beq.n	8003024 <TIM_Base_SetConfig+0xf8>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	4a12      	ldr	r2, [pc, #72]	; (8003050 <TIM_Base_SetConfig+0x124>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d00b      	beq.n	8003024 <TIM_Base_SetConfig+0xf8>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	4a11      	ldr	r2, [pc, #68]	; (8003054 <TIM_Base_SetConfig+0x128>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d007      	beq.n	8003024 <TIM_Base_SetConfig+0xf8>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	4a10      	ldr	r2, [pc, #64]	; (8003058 <TIM_Base_SetConfig+0x12c>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d003      	beq.n	8003024 <TIM_Base_SetConfig+0xf8>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	4a0f      	ldr	r2, [pc, #60]	; (800305c <TIM_Base_SetConfig+0x130>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d103      	bne.n	800302c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	691a      	ldr	r2, [r3, #16]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2201      	movs	r2, #1
 8003030:	615a      	str	r2, [r3, #20]
}
 8003032:	bf00      	nop
 8003034:	3714      	adds	r7, #20
 8003036:	46bd      	mov	sp, r7
 8003038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303c:	4770      	bx	lr
 800303e:	bf00      	nop
 8003040:	40012c00 	.word	0x40012c00
 8003044:	40000400 	.word	0x40000400
 8003048:	40000800 	.word	0x40000800
 800304c:	40000c00 	.word	0x40000c00
 8003050:	40013400 	.word	0x40013400
 8003054:	40014000 	.word	0x40014000
 8003058:	40014400 	.word	0x40014400
 800305c:	40014800 	.word	0x40014800

08003060 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003060:	b480      	push	{r7}
 8003062:	b085      	sub	sp, #20
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
 8003068:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003070:	2b01      	cmp	r3, #1
 8003072:	d101      	bne.n	8003078 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003074:	2302      	movs	r3, #2
 8003076:	e068      	b.n	800314a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2201      	movs	r2, #1
 800307c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2202      	movs	r2, #2
 8003084:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a2e      	ldr	r2, [pc, #184]	; (8003158 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d004      	beq.n	80030ac <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a2d      	ldr	r2, [pc, #180]	; (800315c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d108      	bne.n	80030be <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80030b2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	68fa      	ldr	r2, [r7, #12]
 80030ba:	4313      	orrs	r3, r2
 80030bc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030c4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	68fa      	ldr	r2, [r7, #12]
 80030cc:	4313      	orrs	r3, r2
 80030ce:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	68fa      	ldr	r2, [r7, #12]
 80030d6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a1e      	ldr	r2, [pc, #120]	; (8003158 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d01d      	beq.n	800311e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030ea:	d018      	beq.n	800311e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a1b      	ldr	r2, [pc, #108]	; (8003160 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d013      	beq.n	800311e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a1a      	ldr	r2, [pc, #104]	; (8003164 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d00e      	beq.n	800311e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a18      	ldr	r2, [pc, #96]	; (8003168 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d009      	beq.n	800311e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a13      	ldr	r2, [pc, #76]	; (800315c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d004      	beq.n	800311e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a14      	ldr	r2, [pc, #80]	; (800316c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d10c      	bne.n	8003138 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800311e:	68bb      	ldr	r3, [r7, #8]
 8003120:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003124:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	68ba      	ldr	r2, [r7, #8]
 800312c:	4313      	orrs	r3, r2
 800312e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	68ba      	ldr	r2, [r7, #8]
 8003136:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2201      	movs	r2, #1
 800313c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2200      	movs	r2, #0
 8003144:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003148:	2300      	movs	r3, #0
}
 800314a:	4618      	mov	r0, r3
 800314c:	3714      	adds	r7, #20
 800314e:	46bd      	mov	sp, r7
 8003150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003154:	4770      	bx	lr
 8003156:	bf00      	nop
 8003158:	40012c00 	.word	0x40012c00
 800315c:	40013400 	.word	0x40013400
 8003160:	40000400 	.word	0x40000400
 8003164:	40000800 	.word	0x40000800
 8003168:	40000c00 	.word	0x40000c00
 800316c:	40014000 	.word	0x40014000

08003170 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003170:	b480      	push	{r7}
 8003172:	b083      	sub	sp, #12
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003178:	bf00      	nop
 800317a:	370c      	adds	r7, #12
 800317c:	46bd      	mov	sp, r7
 800317e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003182:	4770      	bx	lr

08003184 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003184:	b480      	push	{r7}
 8003186:	b083      	sub	sp, #12
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800318c:	bf00      	nop
 800318e:	370c      	adds	r7, #12
 8003190:	46bd      	mov	sp, r7
 8003192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003196:	4770      	bx	lr

08003198 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003198:	b480      	push	{r7}
 800319a:	b083      	sub	sp, #12
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80031a0:	bf00      	nop
 80031a2:	370c      	adds	r7, #12
 80031a4:	46bd      	mov	sp, r7
 80031a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031aa:	4770      	bx	lr

080031ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b082      	sub	sp, #8
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d101      	bne.n	80031be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	e040      	b.n	8003240 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d106      	bne.n	80031d4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2200      	movs	r2, #0
 80031ca:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80031ce:	6878      	ldr	r0, [r7, #4]
 80031d0:	f7fd fc54 	bl	8000a7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2224      	movs	r2, #36	; 0x24
 80031d8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f022 0201 	bic.w	r2, r2, #1
 80031e8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80031ea:	6878      	ldr	r0, [r7, #4]
 80031ec:	f000 f992 	bl	8003514 <UART_SetConfig>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b01      	cmp	r3, #1
 80031f4:	d101      	bne.n	80031fa <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e022      	b.n	8003240 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d002      	beq.n	8003208 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	f000 fc3e 	bl	8003a84 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	685a      	ldr	r2, [r3, #4]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003216:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	689a      	ldr	r2, [r3, #8]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003226:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f042 0201 	orr.w	r2, r2, #1
 8003236:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003238:	6878      	ldr	r0, [r7, #4]
 800323a:	f000 fcc5 	bl	8003bc8 <UART_CheckIdleState>
 800323e:	4603      	mov	r3, r0
}
 8003240:	4618      	mov	r0, r3
 8003242:	3708      	adds	r7, #8
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}

08003248 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b08a      	sub	sp, #40	; 0x28
 800324c:	af02      	add	r7, sp, #8
 800324e:	60f8      	str	r0, [r7, #12]
 8003250:	60b9      	str	r1, [r7, #8]
 8003252:	603b      	str	r3, [r7, #0]
 8003254:	4613      	mov	r3, r2
 8003256:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800325c:	2b20      	cmp	r3, #32
 800325e:	f040 8082 	bne.w	8003366 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d002      	beq.n	800326e <HAL_UART_Transmit+0x26>
 8003268:	88fb      	ldrh	r3, [r7, #6]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d101      	bne.n	8003272 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e07a      	b.n	8003368 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003278:	2b01      	cmp	r3, #1
 800327a:	d101      	bne.n	8003280 <HAL_UART_Transmit+0x38>
 800327c:	2302      	movs	r3, #2
 800327e:	e073      	b.n	8003368 <HAL_UART_Transmit+0x120>
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2201      	movs	r2, #1
 8003284:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2200      	movs	r2, #0
 800328c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2221      	movs	r2, #33	; 0x21
 8003294:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003296:	f7fd fdd9 	bl	8000e4c <HAL_GetTick>
 800329a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	88fa      	ldrh	r2, [r7, #6]
 80032a0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	88fa      	ldrh	r2, [r7, #6]
 80032a8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032b4:	d108      	bne.n	80032c8 <HAL_UART_Transmit+0x80>
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	691b      	ldr	r3, [r3, #16]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d104      	bne.n	80032c8 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80032be:	2300      	movs	r3, #0
 80032c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80032c2:	68bb      	ldr	r3, [r7, #8]
 80032c4:	61bb      	str	r3, [r7, #24]
 80032c6:	e003      	b.n	80032d0 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80032cc:	2300      	movs	r3, #0
 80032ce:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	2200      	movs	r2, #0
 80032d4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80032d8:	e02d      	b.n	8003336 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	9300      	str	r3, [sp, #0]
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	2200      	movs	r2, #0
 80032e2:	2180      	movs	r1, #128	; 0x80
 80032e4:	68f8      	ldr	r0, [r7, #12]
 80032e6:	f000 fcb8 	bl	8003c5a <UART_WaitOnFlagUntilTimeout>
 80032ea:	4603      	mov	r3, r0
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d001      	beq.n	80032f4 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80032f0:	2303      	movs	r3, #3
 80032f2:	e039      	b.n	8003368 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80032f4:	69fb      	ldr	r3, [r7, #28]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d10b      	bne.n	8003312 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80032fa:	69bb      	ldr	r3, [r7, #24]
 80032fc:	881a      	ldrh	r2, [r3, #0]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003306:	b292      	uxth	r2, r2
 8003308:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800330a:	69bb      	ldr	r3, [r7, #24]
 800330c:	3302      	adds	r3, #2
 800330e:	61bb      	str	r3, [r7, #24]
 8003310:	e008      	b.n	8003324 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	781a      	ldrb	r2, [r3, #0]
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	b292      	uxth	r2, r2
 800331c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800331e:	69fb      	ldr	r3, [r7, #28]
 8003320:	3301      	adds	r3, #1
 8003322:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800332a:	b29b      	uxth	r3, r3
 800332c:	3b01      	subs	r3, #1
 800332e:	b29a      	uxth	r2, r3
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800333c:	b29b      	uxth	r3, r3
 800333e:	2b00      	cmp	r3, #0
 8003340:	d1cb      	bne.n	80032da <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	9300      	str	r3, [sp, #0]
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	2200      	movs	r2, #0
 800334a:	2140      	movs	r1, #64	; 0x40
 800334c:	68f8      	ldr	r0, [r7, #12]
 800334e:	f000 fc84 	bl	8003c5a <UART_WaitOnFlagUntilTimeout>
 8003352:	4603      	mov	r3, r0
 8003354:	2b00      	cmp	r3, #0
 8003356:	d001      	beq.n	800335c <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003358:	2303      	movs	r3, #3
 800335a:	e005      	b.n	8003368 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	2220      	movs	r2, #32
 8003360:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003362:	2300      	movs	r3, #0
 8003364:	e000      	b.n	8003368 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8003366:	2302      	movs	r3, #2
  }
}
 8003368:	4618      	mov	r0, r3
 800336a:	3720      	adds	r7, #32
 800336c:	46bd      	mov	sp, r7
 800336e:	bd80      	pop	{r7, pc}

08003370 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b08a      	sub	sp, #40	; 0x28
 8003374:	af02      	add	r7, sp, #8
 8003376:	60f8      	str	r0, [r7, #12]
 8003378:	60b9      	str	r1, [r7, #8]
 800337a:	603b      	str	r3, [r7, #0]
 800337c:	4613      	mov	r3, r2
 800337e:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003384:	2b20      	cmp	r3, #32
 8003386:	f040 80bf 	bne.w	8003508 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 800338a:	68bb      	ldr	r3, [r7, #8]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d002      	beq.n	8003396 <HAL_UART_Receive+0x26>
 8003390:	88fb      	ldrh	r3, [r7, #6]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d101      	bne.n	800339a <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	e0b7      	b.n	800350a <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d101      	bne.n	80033a8 <HAL_UART_Receive+0x38>
 80033a4:	2302      	movs	r3, #2
 80033a6:	e0b0      	b.n	800350a <HAL_UART_Receive+0x19a>
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2201      	movs	r2, #1
 80033ac:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	2200      	movs	r2, #0
 80033b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	2222      	movs	r2, #34	; 0x22
 80033bc:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	2200      	movs	r2, #0
 80033c2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80033c4:	f7fd fd42 	bl	8000e4c <HAL_GetTick>
 80033c8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	88fa      	ldrh	r2, [r7, #6]
 80033ce:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	88fa      	ldrh	r2, [r7, #6]
 80033d6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033e2:	d10e      	bne.n	8003402 <HAL_UART_Receive+0x92>
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	691b      	ldr	r3, [r3, #16]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d105      	bne.n	80033f8 <HAL_UART_Receive+0x88>
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	f240 12ff 	movw	r2, #511	; 0x1ff
 80033f2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80033f6:	e02d      	b.n	8003454 <HAL_UART_Receive+0xe4>
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	22ff      	movs	r2, #255	; 0xff
 80033fc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003400:	e028      	b.n	8003454 <HAL_UART_Receive+0xe4>
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d10d      	bne.n	8003426 <HAL_UART_Receive+0xb6>
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	691b      	ldr	r3, [r3, #16]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d104      	bne.n	800341c <HAL_UART_Receive+0xac>
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	22ff      	movs	r2, #255	; 0xff
 8003416:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800341a:	e01b      	b.n	8003454 <HAL_UART_Receive+0xe4>
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	227f      	movs	r2, #127	; 0x7f
 8003420:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003424:	e016      	b.n	8003454 <HAL_UART_Receive+0xe4>
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800342e:	d10d      	bne.n	800344c <HAL_UART_Receive+0xdc>
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	691b      	ldr	r3, [r3, #16]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d104      	bne.n	8003442 <HAL_UART_Receive+0xd2>
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	227f      	movs	r2, #127	; 0x7f
 800343c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003440:	e008      	b.n	8003454 <HAL_UART_Receive+0xe4>
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	223f      	movs	r2, #63	; 0x3f
 8003446:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800344a:	e003      	b.n	8003454 <HAL_UART_Receive+0xe4>
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2200      	movs	r2, #0
 8003450:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800345a:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003464:	d108      	bne.n	8003478 <HAL_UART_Receive+0x108>
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	691b      	ldr	r3, [r3, #16]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d104      	bne.n	8003478 <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 800346e:	2300      	movs	r3, #0
 8003470:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	61bb      	str	r3, [r7, #24]
 8003476:	e003      	b.n	8003480 <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 8003478:	68bb      	ldr	r3, [r7, #8]
 800347a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800347c:	2300      	movs	r3, #0
 800347e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2200      	movs	r2, #0
 8003484:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003488:	e033      	b.n	80034f2 <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	9300      	str	r3, [sp, #0]
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	2200      	movs	r2, #0
 8003492:	2120      	movs	r1, #32
 8003494:	68f8      	ldr	r0, [r7, #12]
 8003496:	f000 fbe0 	bl	8003c5a <UART_WaitOnFlagUntilTimeout>
 800349a:	4603      	mov	r3, r0
 800349c:	2b00      	cmp	r3, #0
 800349e:	d001      	beq.n	80034a4 <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 80034a0:	2303      	movs	r3, #3
 80034a2:	e032      	b.n	800350a <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 80034a4:	69fb      	ldr	r3, [r7, #28]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d10c      	bne.n	80034c4 <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80034b0:	b29a      	uxth	r2, r3
 80034b2:	8a7b      	ldrh	r3, [r7, #18]
 80034b4:	4013      	ands	r3, r2
 80034b6:	b29a      	uxth	r2, r3
 80034b8:	69bb      	ldr	r3, [r7, #24]
 80034ba:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80034bc:	69bb      	ldr	r3, [r7, #24]
 80034be:	3302      	adds	r3, #2
 80034c0:	61bb      	str	r3, [r7, #24]
 80034c2:	e00d      	b.n	80034e0 <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80034ca:	b29b      	uxth	r3, r3
 80034cc:	b2da      	uxtb	r2, r3
 80034ce:	8a7b      	ldrh	r3, [r7, #18]
 80034d0:	b2db      	uxtb	r3, r3
 80034d2:	4013      	ands	r3, r2
 80034d4:	b2da      	uxtb	r2, r3
 80034d6:	69fb      	ldr	r3, [r7, #28]
 80034d8:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80034da:	69fb      	ldr	r3, [r7, #28]
 80034dc:	3301      	adds	r3, #1
 80034de:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80034e6:	b29b      	uxth	r3, r3
 80034e8:	3b01      	subs	r3, #1
 80034ea:	b29a      	uxth	r2, r3
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80034f8:	b29b      	uxth	r3, r3
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d1c5      	bne.n	800348a <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2220      	movs	r2, #32
 8003502:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003504:	2300      	movs	r3, #0
 8003506:	e000      	b.n	800350a <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8003508:	2302      	movs	r3, #2
  }
}
 800350a:	4618      	mov	r0, r3
 800350c:	3720      	adds	r7, #32
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}
	...

08003514 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003514:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003518:	b08a      	sub	sp, #40	; 0x28
 800351a:	af00      	add	r7, sp, #0
 800351c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800351e:	2300      	movs	r3, #0
 8003520:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	689a      	ldr	r2, [r3, #8]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	691b      	ldr	r3, [r3, #16]
 800352c:	431a      	orrs	r2, r3
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	695b      	ldr	r3, [r3, #20]
 8003532:	431a      	orrs	r2, r3
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	69db      	ldr	r3, [r3, #28]
 8003538:	4313      	orrs	r3, r2
 800353a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	4ba4      	ldr	r3, [pc, #656]	; (80037d4 <UART_SetConfig+0x2c0>)
 8003544:	4013      	ands	r3, r2
 8003546:	68fa      	ldr	r2, [r7, #12]
 8003548:	6812      	ldr	r2, [r2, #0]
 800354a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800354c:	430b      	orrs	r3, r1
 800354e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	68da      	ldr	r2, [r3, #12]
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	430a      	orrs	r2, r1
 8003564:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	699b      	ldr	r3, [r3, #24]
 800356a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a99      	ldr	r2, [pc, #612]	; (80037d8 <UART_SetConfig+0x2c4>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d004      	beq.n	8003580 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	6a1b      	ldr	r3, [r3, #32]
 800357a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800357c:	4313      	orrs	r3, r2
 800357e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	689b      	ldr	r3, [r3, #8]
 8003586:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003590:	430a      	orrs	r2, r1
 8003592:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a90      	ldr	r2, [pc, #576]	; (80037dc <UART_SetConfig+0x2c8>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d126      	bne.n	80035ec <UART_SetConfig+0xd8>
 800359e:	4b90      	ldr	r3, [pc, #576]	; (80037e0 <UART_SetConfig+0x2cc>)
 80035a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035a4:	f003 0303 	and.w	r3, r3, #3
 80035a8:	2b03      	cmp	r3, #3
 80035aa:	d81b      	bhi.n	80035e4 <UART_SetConfig+0xd0>
 80035ac:	a201      	add	r2, pc, #4	; (adr r2, 80035b4 <UART_SetConfig+0xa0>)
 80035ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035b2:	bf00      	nop
 80035b4:	080035c5 	.word	0x080035c5
 80035b8:	080035d5 	.word	0x080035d5
 80035bc:	080035cd 	.word	0x080035cd
 80035c0:	080035dd 	.word	0x080035dd
 80035c4:	2301      	movs	r3, #1
 80035c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80035ca:	e116      	b.n	80037fa <UART_SetConfig+0x2e6>
 80035cc:	2302      	movs	r3, #2
 80035ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80035d2:	e112      	b.n	80037fa <UART_SetConfig+0x2e6>
 80035d4:	2304      	movs	r3, #4
 80035d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80035da:	e10e      	b.n	80037fa <UART_SetConfig+0x2e6>
 80035dc:	2308      	movs	r3, #8
 80035de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80035e2:	e10a      	b.n	80037fa <UART_SetConfig+0x2e6>
 80035e4:	2310      	movs	r3, #16
 80035e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80035ea:	e106      	b.n	80037fa <UART_SetConfig+0x2e6>
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a7c      	ldr	r2, [pc, #496]	; (80037e4 <UART_SetConfig+0x2d0>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d138      	bne.n	8003668 <UART_SetConfig+0x154>
 80035f6:	4b7a      	ldr	r3, [pc, #488]	; (80037e0 <UART_SetConfig+0x2cc>)
 80035f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035fc:	f003 030c 	and.w	r3, r3, #12
 8003600:	2b0c      	cmp	r3, #12
 8003602:	d82d      	bhi.n	8003660 <UART_SetConfig+0x14c>
 8003604:	a201      	add	r2, pc, #4	; (adr r2, 800360c <UART_SetConfig+0xf8>)
 8003606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800360a:	bf00      	nop
 800360c:	08003641 	.word	0x08003641
 8003610:	08003661 	.word	0x08003661
 8003614:	08003661 	.word	0x08003661
 8003618:	08003661 	.word	0x08003661
 800361c:	08003651 	.word	0x08003651
 8003620:	08003661 	.word	0x08003661
 8003624:	08003661 	.word	0x08003661
 8003628:	08003661 	.word	0x08003661
 800362c:	08003649 	.word	0x08003649
 8003630:	08003661 	.word	0x08003661
 8003634:	08003661 	.word	0x08003661
 8003638:	08003661 	.word	0x08003661
 800363c:	08003659 	.word	0x08003659
 8003640:	2300      	movs	r3, #0
 8003642:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003646:	e0d8      	b.n	80037fa <UART_SetConfig+0x2e6>
 8003648:	2302      	movs	r3, #2
 800364a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800364e:	e0d4      	b.n	80037fa <UART_SetConfig+0x2e6>
 8003650:	2304      	movs	r3, #4
 8003652:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003656:	e0d0      	b.n	80037fa <UART_SetConfig+0x2e6>
 8003658:	2308      	movs	r3, #8
 800365a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800365e:	e0cc      	b.n	80037fa <UART_SetConfig+0x2e6>
 8003660:	2310      	movs	r3, #16
 8003662:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003666:	e0c8      	b.n	80037fa <UART_SetConfig+0x2e6>
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a5e      	ldr	r2, [pc, #376]	; (80037e8 <UART_SetConfig+0x2d4>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d125      	bne.n	80036be <UART_SetConfig+0x1aa>
 8003672:	4b5b      	ldr	r3, [pc, #364]	; (80037e0 <UART_SetConfig+0x2cc>)
 8003674:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003678:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800367c:	2b30      	cmp	r3, #48	; 0x30
 800367e:	d016      	beq.n	80036ae <UART_SetConfig+0x19a>
 8003680:	2b30      	cmp	r3, #48	; 0x30
 8003682:	d818      	bhi.n	80036b6 <UART_SetConfig+0x1a2>
 8003684:	2b20      	cmp	r3, #32
 8003686:	d00a      	beq.n	800369e <UART_SetConfig+0x18a>
 8003688:	2b20      	cmp	r3, #32
 800368a:	d814      	bhi.n	80036b6 <UART_SetConfig+0x1a2>
 800368c:	2b00      	cmp	r3, #0
 800368e:	d002      	beq.n	8003696 <UART_SetConfig+0x182>
 8003690:	2b10      	cmp	r3, #16
 8003692:	d008      	beq.n	80036a6 <UART_SetConfig+0x192>
 8003694:	e00f      	b.n	80036b6 <UART_SetConfig+0x1a2>
 8003696:	2300      	movs	r3, #0
 8003698:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800369c:	e0ad      	b.n	80037fa <UART_SetConfig+0x2e6>
 800369e:	2302      	movs	r3, #2
 80036a0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036a4:	e0a9      	b.n	80037fa <UART_SetConfig+0x2e6>
 80036a6:	2304      	movs	r3, #4
 80036a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036ac:	e0a5      	b.n	80037fa <UART_SetConfig+0x2e6>
 80036ae:	2308      	movs	r3, #8
 80036b0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036b4:	e0a1      	b.n	80037fa <UART_SetConfig+0x2e6>
 80036b6:	2310      	movs	r3, #16
 80036b8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036bc:	e09d      	b.n	80037fa <UART_SetConfig+0x2e6>
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4a4a      	ldr	r2, [pc, #296]	; (80037ec <UART_SetConfig+0x2d8>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d125      	bne.n	8003714 <UART_SetConfig+0x200>
 80036c8:	4b45      	ldr	r3, [pc, #276]	; (80037e0 <UART_SetConfig+0x2cc>)
 80036ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036ce:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80036d2:	2bc0      	cmp	r3, #192	; 0xc0
 80036d4:	d016      	beq.n	8003704 <UART_SetConfig+0x1f0>
 80036d6:	2bc0      	cmp	r3, #192	; 0xc0
 80036d8:	d818      	bhi.n	800370c <UART_SetConfig+0x1f8>
 80036da:	2b80      	cmp	r3, #128	; 0x80
 80036dc:	d00a      	beq.n	80036f4 <UART_SetConfig+0x1e0>
 80036de:	2b80      	cmp	r3, #128	; 0x80
 80036e0:	d814      	bhi.n	800370c <UART_SetConfig+0x1f8>
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d002      	beq.n	80036ec <UART_SetConfig+0x1d8>
 80036e6:	2b40      	cmp	r3, #64	; 0x40
 80036e8:	d008      	beq.n	80036fc <UART_SetConfig+0x1e8>
 80036ea:	e00f      	b.n	800370c <UART_SetConfig+0x1f8>
 80036ec:	2300      	movs	r3, #0
 80036ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036f2:	e082      	b.n	80037fa <UART_SetConfig+0x2e6>
 80036f4:	2302      	movs	r3, #2
 80036f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036fa:	e07e      	b.n	80037fa <UART_SetConfig+0x2e6>
 80036fc:	2304      	movs	r3, #4
 80036fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003702:	e07a      	b.n	80037fa <UART_SetConfig+0x2e6>
 8003704:	2308      	movs	r3, #8
 8003706:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800370a:	e076      	b.n	80037fa <UART_SetConfig+0x2e6>
 800370c:	2310      	movs	r3, #16
 800370e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003712:	e072      	b.n	80037fa <UART_SetConfig+0x2e6>
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a35      	ldr	r2, [pc, #212]	; (80037f0 <UART_SetConfig+0x2dc>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d12a      	bne.n	8003774 <UART_SetConfig+0x260>
 800371e:	4b30      	ldr	r3, [pc, #192]	; (80037e0 <UART_SetConfig+0x2cc>)
 8003720:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003724:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003728:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800372c:	d01a      	beq.n	8003764 <UART_SetConfig+0x250>
 800372e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003732:	d81b      	bhi.n	800376c <UART_SetConfig+0x258>
 8003734:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003738:	d00c      	beq.n	8003754 <UART_SetConfig+0x240>
 800373a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800373e:	d815      	bhi.n	800376c <UART_SetConfig+0x258>
 8003740:	2b00      	cmp	r3, #0
 8003742:	d003      	beq.n	800374c <UART_SetConfig+0x238>
 8003744:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003748:	d008      	beq.n	800375c <UART_SetConfig+0x248>
 800374a:	e00f      	b.n	800376c <UART_SetConfig+0x258>
 800374c:	2300      	movs	r3, #0
 800374e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003752:	e052      	b.n	80037fa <UART_SetConfig+0x2e6>
 8003754:	2302      	movs	r3, #2
 8003756:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800375a:	e04e      	b.n	80037fa <UART_SetConfig+0x2e6>
 800375c:	2304      	movs	r3, #4
 800375e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003762:	e04a      	b.n	80037fa <UART_SetConfig+0x2e6>
 8003764:	2308      	movs	r3, #8
 8003766:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800376a:	e046      	b.n	80037fa <UART_SetConfig+0x2e6>
 800376c:	2310      	movs	r3, #16
 800376e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003772:	e042      	b.n	80037fa <UART_SetConfig+0x2e6>
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a17      	ldr	r2, [pc, #92]	; (80037d8 <UART_SetConfig+0x2c4>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d13a      	bne.n	80037f4 <UART_SetConfig+0x2e0>
 800377e:	4b18      	ldr	r3, [pc, #96]	; (80037e0 <UART_SetConfig+0x2cc>)
 8003780:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003784:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003788:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800378c:	d01a      	beq.n	80037c4 <UART_SetConfig+0x2b0>
 800378e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003792:	d81b      	bhi.n	80037cc <UART_SetConfig+0x2b8>
 8003794:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003798:	d00c      	beq.n	80037b4 <UART_SetConfig+0x2a0>
 800379a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800379e:	d815      	bhi.n	80037cc <UART_SetConfig+0x2b8>
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d003      	beq.n	80037ac <UART_SetConfig+0x298>
 80037a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037a8:	d008      	beq.n	80037bc <UART_SetConfig+0x2a8>
 80037aa:	e00f      	b.n	80037cc <UART_SetConfig+0x2b8>
 80037ac:	2300      	movs	r3, #0
 80037ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80037b2:	e022      	b.n	80037fa <UART_SetConfig+0x2e6>
 80037b4:	2302      	movs	r3, #2
 80037b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80037ba:	e01e      	b.n	80037fa <UART_SetConfig+0x2e6>
 80037bc:	2304      	movs	r3, #4
 80037be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80037c2:	e01a      	b.n	80037fa <UART_SetConfig+0x2e6>
 80037c4:	2308      	movs	r3, #8
 80037c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80037ca:	e016      	b.n	80037fa <UART_SetConfig+0x2e6>
 80037cc:	2310      	movs	r3, #16
 80037ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80037d2:	e012      	b.n	80037fa <UART_SetConfig+0x2e6>
 80037d4:	efff69f3 	.word	0xefff69f3
 80037d8:	40008000 	.word	0x40008000
 80037dc:	40013800 	.word	0x40013800
 80037e0:	40021000 	.word	0x40021000
 80037e4:	40004400 	.word	0x40004400
 80037e8:	40004800 	.word	0x40004800
 80037ec:	40004c00 	.word	0x40004c00
 80037f0:	40005000 	.word	0x40005000
 80037f4:	2310      	movs	r3, #16
 80037f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a9f      	ldr	r2, [pc, #636]	; (8003a7c <UART_SetConfig+0x568>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d17a      	bne.n	80038fa <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003804:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003808:	2b08      	cmp	r3, #8
 800380a:	d824      	bhi.n	8003856 <UART_SetConfig+0x342>
 800380c:	a201      	add	r2, pc, #4	; (adr r2, 8003814 <UART_SetConfig+0x300>)
 800380e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003812:	bf00      	nop
 8003814:	08003839 	.word	0x08003839
 8003818:	08003857 	.word	0x08003857
 800381c:	08003841 	.word	0x08003841
 8003820:	08003857 	.word	0x08003857
 8003824:	08003847 	.word	0x08003847
 8003828:	08003857 	.word	0x08003857
 800382c:	08003857 	.word	0x08003857
 8003830:	08003857 	.word	0x08003857
 8003834:	0800384f 	.word	0x0800384f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003838:	f7fe fbf2 	bl	8002020 <HAL_RCC_GetPCLK1Freq>
 800383c:	61f8      	str	r0, [r7, #28]
        break;
 800383e:	e010      	b.n	8003862 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003840:	4b8f      	ldr	r3, [pc, #572]	; (8003a80 <UART_SetConfig+0x56c>)
 8003842:	61fb      	str	r3, [r7, #28]
        break;
 8003844:	e00d      	b.n	8003862 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003846:	f7fe fb53 	bl	8001ef0 <HAL_RCC_GetSysClockFreq>
 800384a:	61f8      	str	r0, [r7, #28]
        break;
 800384c:	e009      	b.n	8003862 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800384e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003852:	61fb      	str	r3, [r7, #28]
        break;
 8003854:	e005      	b.n	8003862 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003856:	2300      	movs	r3, #0
 8003858:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003860:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003862:	69fb      	ldr	r3, [r7, #28]
 8003864:	2b00      	cmp	r3, #0
 8003866:	f000 80fb 	beq.w	8003a60 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	685a      	ldr	r2, [r3, #4]
 800386e:	4613      	mov	r3, r2
 8003870:	005b      	lsls	r3, r3, #1
 8003872:	4413      	add	r3, r2
 8003874:	69fa      	ldr	r2, [r7, #28]
 8003876:	429a      	cmp	r2, r3
 8003878:	d305      	bcc.n	8003886 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003880:	69fa      	ldr	r2, [r7, #28]
 8003882:	429a      	cmp	r2, r3
 8003884:	d903      	bls.n	800388e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8003886:	2301      	movs	r3, #1
 8003888:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800388c:	e0e8      	b.n	8003a60 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800388e:	69fb      	ldr	r3, [r7, #28]
 8003890:	2200      	movs	r2, #0
 8003892:	461c      	mov	r4, r3
 8003894:	4615      	mov	r5, r2
 8003896:	f04f 0200 	mov.w	r2, #0
 800389a:	f04f 0300 	mov.w	r3, #0
 800389e:	022b      	lsls	r3, r5, #8
 80038a0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80038a4:	0222      	lsls	r2, r4, #8
 80038a6:	68f9      	ldr	r1, [r7, #12]
 80038a8:	6849      	ldr	r1, [r1, #4]
 80038aa:	0849      	lsrs	r1, r1, #1
 80038ac:	2000      	movs	r0, #0
 80038ae:	4688      	mov	r8, r1
 80038b0:	4681      	mov	r9, r0
 80038b2:	eb12 0a08 	adds.w	sl, r2, r8
 80038b6:	eb43 0b09 	adc.w	fp, r3, r9
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	2200      	movs	r2, #0
 80038c0:	603b      	str	r3, [r7, #0]
 80038c2:	607a      	str	r2, [r7, #4]
 80038c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80038c8:	4650      	mov	r0, sl
 80038ca:	4659      	mov	r1, fp
 80038cc:	f7fc fce8 	bl	80002a0 <__aeabi_uldivmod>
 80038d0:	4602      	mov	r2, r0
 80038d2:	460b      	mov	r3, r1
 80038d4:	4613      	mov	r3, r2
 80038d6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80038d8:	69bb      	ldr	r3, [r7, #24]
 80038da:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80038de:	d308      	bcc.n	80038f2 <UART_SetConfig+0x3de>
 80038e0:	69bb      	ldr	r3, [r7, #24]
 80038e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80038e6:	d204      	bcs.n	80038f2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	69ba      	ldr	r2, [r7, #24]
 80038ee:	60da      	str	r2, [r3, #12]
 80038f0:	e0b6      	b.n	8003a60 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80038f8:	e0b2      	b.n	8003a60 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	69db      	ldr	r3, [r3, #28]
 80038fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003902:	d15e      	bne.n	80039c2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003904:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003908:	2b08      	cmp	r3, #8
 800390a:	d828      	bhi.n	800395e <UART_SetConfig+0x44a>
 800390c:	a201      	add	r2, pc, #4	; (adr r2, 8003914 <UART_SetConfig+0x400>)
 800390e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003912:	bf00      	nop
 8003914:	08003939 	.word	0x08003939
 8003918:	08003941 	.word	0x08003941
 800391c:	08003949 	.word	0x08003949
 8003920:	0800395f 	.word	0x0800395f
 8003924:	0800394f 	.word	0x0800394f
 8003928:	0800395f 	.word	0x0800395f
 800392c:	0800395f 	.word	0x0800395f
 8003930:	0800395f 	.word	0x0800395f
 8003934:	08003957 	.word	0x08003957
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003938:	f7fe fb72 	bl	8002020 <HAL_RCC_GetPCLK1Freq>
 800393c:	61f8      	str	r0, [r7, #28]
        break;
 800393e:	e014      	b.n	800396a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003940:	f7fe fb84 	bl	800204c <HAL_RCC_GetPCLK2Freq>
 8003944:	61f8      	str	r0, [r7, #28]
        break;
 8003946:	e010      	b.n	800396a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003948:	4b4d      	ldr	r3, [pc, #308]	; (8003a80 <UART_SetConfig+0x56c>)
 800394a:	61fb      	str	r3, [r7, #28]
        break;
 800394c:	e00d      	b.n	800396a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800394e:	f7fe facf 	bl	8001ef0 <HAL_RCC_GetSysClockFreq>
 8003952:	61f8      	str	r0, [r7, #28]
        break;
 8003954:	e009      	b.n	800396a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003956:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800395a:	61fb      	str	r3, [r7, #28]
        break;
 800395c:	e005      	b.n	800396a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800395e:	2300      	movs	r3, #0
 8003960:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003968:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800396a:	69fb      	ldr	r3, [r7, #28]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d077      	beq.n	8003a60 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003970:	69fb      	ldr	r3, [r7, #28]
 8003972:	005a      	lsls	r2, r3, #1
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	085b      	lsrs	r3, r3, #1
 800397a:	441a      	add	r2, r3
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	fbb2 f3f3 	udiv	r3, r2, r3
 8003984:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003986:	69bb      	ldr	r3, [r7, #24]
 8003988:	2b0f      	cmp	r3, #15
 800398a:	d916      	bls.n	80039ba <UART_SetConfig+0x4a6>
 800398c:	69bb      	ldr	r3, [r7, #24]
 800398e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003992:	d212      	bcs.n	80039ba <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003994:	69bb      	ldr	r3, [r7, #24]
 8003996:	b29b      	uxth	r3, r3
 8003998:	f023 030f 	bic.w	r3, r3, #15
 800399c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800399e:	69bb      	ldr	r3, [r7, #24]
 80039a0:	085b      	lsrs	r3, r3, #1
 80039a2:	b29b      	uxth	r3, r3
 80039a4:	f003 0307 	and.w	r3, r3, #7
 80039a8:	b29a      	uxth	r2, r3
 80039aa:	8afb      	ldrh	r3, [r7, #22]
 80039ac:	4313      	orrs	r3, r2
 80039ae:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	8afa      	ldrh	r2, [r7, #22]
 80039b6:	60da      	str	r2, [r3, #12]
 80039b8:	e052      	b.n	8003a60 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80039c0:	e04e      	b.n	8003a60 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80039c2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80039c6:	2b08      	cmp	r3, #8
 80039c8:	d827      	bhi.n	8003a1a <UART_SetConfig+0x506>
 80039ca:	a201      	add	r2, pc, #4	; (adr r2, 80039d0 <UART_SetConfig+0x4bc>)
 80039cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039d0:	080039f5 	.word	0x080039f5
 80039d4:	080039fd 	.word	0x080039fd
 80039d8:	08003a05 	.word	0x08003a05
 80039dc:	08003a1b 	.word	0x08003a1b
 80039e0:	08003a0b 	.word	0x08003a0b
 80039e4:	08003a1b 	.word	0x08003a1b
 80039e8:	08003a1b 	.word	0x08003a1b
 80039ec:	08003a1b 	.word	0x08003a1b
 80039f0:	08003a13 	.word	0x08003a13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80039f4:	f7fe fb14 	bl	8002020 <HAL_RCC_GetPCLK1Freq>
 80039f8:	61f8      	str	r0, [r7, #28]
        break;
 80039fa:	e014      	b.n	8003a26 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80039fc:	f7fe fb26 	bl	800204c <HAL_RCC_GetPCLK2Freq>
 8003a00:	61f8      	str	r0, [r7, #28]
        break;
 8003a02:	e010      	b.n	8003a26 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003a04:	4b1e      	ldr	r3, [pc, #120]	; (8003a80 <UART_SetConfig+0x56c>)
 8003a06:	61fb      	str	r3, [r7, #28]
        break;
 8003a08:	e00d      	b.n	8003a26 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a0a:	f7fe fa71 	bl	8001ef0 <HAL_RCC_GetSysClockFreq>
 8003a0e:	61f8      	str	r0, [r7, #28]
        break;
 8003a10:	e009      	b.n	8003a26 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a16:	61fb      	str	r3, [r7, #28]
        break;
 8003a18:	e005      	b.n	8003a26 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003a24:	bf00      	nop
    }

    if (pclk != 0U)
 8003a26:	69fb      	ldr	r3, [r7, #28]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d019      	beq.n	8003a60 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	085a      	lsrs	r2, r3, #1
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	441a      	add	r2, r3
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a3e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a40:	69bb      	ldr	r3, [r7, #24]
 8003a42:	2b0f      	cmp	r3, #15
 8003a44:	d909      	bls.n	8003a5a <UART_SetConfig+0x546>
 8003a46:	69bb      	ldr	r3, [r7, #24]
 8003a48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a4c:	d205      	bcs.n	8003a5a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003a4e:	69bb      	ldr	r3, [r7, #24]
 8003a50:	b29a      	uxth	r2, r3
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	60da      	str	r2, [r3, #12]
 8003a58:	e002      	b.n	8003a60 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2200      	movs	r2, #0
 8003a64:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003a6c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	3728      	adds	r7, #40	; 0x28
 8003a74:	46bd      	mov	sp, r7
 8003a76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a7a:	bf00      	nop
 8003a7c:	40008000 	.word	0x40008000
 8003a80:	00f42400 	.word	0x00f42400

08003a84 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003a84:	b480      	push	{r7}
 8003a86:	b083      	sub	sp, #12
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a90:	f003 0301 	and.w	r3, r3, #1
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d00a      	beq.n	8003aae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	430a      	orrs	r2, r1
 8003aac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ab2:	f003 0302 	and.w	r3, r3, #2
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d00a      	beq.n	8003ad0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	430a      	orrs	r2, r1
 8003ace:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ad4:	f003 0304 	and.w	r3, r3, #4
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d00a      	beq.n	8003af2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	430a      	orrs	r2, r1
 8003af0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003af6:	f003 0308 	and.w	r3, r3, #8
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d00a      	beq.n	8003b14 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	430a      	orrs	r2, r1
 8003b12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b18:	f003 0310 	and.w	r3, r3, #16
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d00a      	beq.n	8003b36 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	430a      	orrs	r2, r1
 8003b34:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b3a:	f003 0320 	and.w	r3, r3, #32
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d00a      	beq.n	8003b58 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	430a      	orrs	r2, r1
 8003b56:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d01a      	beq.n	8003b9a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	430a      	orrs	r2, r1
 8003b78:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b7e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b82:	d10a      	bne.n	8003b9a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	430a      	orrs	r2, r1
 8003b98:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d00a      	beq.n	8003bbc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	430a      	orrs	r2, r1
 8003bba:	605a      	str	r2, [r3, #4]
  }
}
 8003bbc:	bf00      	nop
 8003bbe:	370c      	adds	r7, #12
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc6:	4770      	bx	lr

08003bc8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b086      	sub	sp, #24
 8003bcc:	af02      	add	r7, sp, #8
 8003bce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003bd8:	f7fd f938 	bl	8000e4c <HAL_GetTick>
 8003bdc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f003 0308 	and.w	r3, r3, #8
 8003be8:	2b08      	cmp	r3, #8
 8003bea:	d10e      	bne.n	8003c0a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003bec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003bf0:	9300      	str	r3, [sp, #0]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f000 f82d 	bl	8003c5a <UART_WaitOnFlagUntilTimeout>
 8003c00:	4603      	mov	r3, r0
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d001      	beq.n	8003c0a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c06:	2303      	movs	r3, #3
 8003c08:	e023      	b.n	8003c52 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f003 0304 	and.w	r3, r3, #4
 8003c14:	2b04      	cmp	r3, #4
 8003c16:	d10e      	bne.n	8003c36 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c18:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003c1c:	9300      	str	r3, [sp, #0]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	2200      	movs	r2, #0
 8003c22:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f000 f817 	bl	8003c5a <UART_WaitOnFlagUntilTimeout>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d001      	beq.n	8003c36 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c32:	2303      	movs	r3, #3
 8003c34:	e00d      	b.n	8003c52 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2220      	movs	r2, #32
 8003c3a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2220      	movs	r2, #32
 8003c40:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2200      	movs	r2, #0
 8003c46:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003c50:	2300      	movs	r3, #0
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3710      	adds	r7, #16
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}

08003c5a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003c5a:	b580      	push	{r7, lr}
 8003c5c:	b09c      	sub	sp, #112	; 0x70
 8003c5e:	af00      	add	r7, sp, #0
 8003c60:	60f8      	str	r0, [r7, #12]
 8003c62:	60b9      	str	r1, [r7, #8]
 8003c64:	603b      	str	r3, [r7, #0]
 8003c66:	4613      	mov	r3, r2
 8003c68:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c6a:	e0a5      	b.n	8003db8 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c6c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003c6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c72:	f000 80a1 	beq.w	8003db8 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c76:	f7fd f8e9 	bl	8000e4c <HAL_GetTick>
 8003c7a:	4602      	mov	r2, r0
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	1ad3      	subs	r3, r2, r3
 8003c80:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003c82:	429a      	cmp	r2, r3
 8003c84:	d302      	bcc.n	8003c8c <UART_WaitOnFlagUntilTimeout+0x32>
 8003c86:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d13e      	bne.n	8003d0a <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c92:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003c94:	e853 3f00 	ldrex	r3, [r3]
 8003c98:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003c9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c9c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003ca0:	667b      	str	r3, [r7, #100]	; 0x64
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	461a      	mov	r2, r3
 8003ca8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003caa:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003cac:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cae:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003cb0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003cb2:	e841 2300 	strex	r3, r2, [r1]
 8003cb6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003cb8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d1e6      	bne.n	8003c8c <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	3308      	adds	r3, #8
 8003cc4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cc6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cc8:	e853 3f00 	ldrex	r3, [r3]
 8003ccc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003cce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cd0:	f023 0301 	bic.w	r3, r3, #1
 8003cd4:	663b      	str	r3, [r7, #96]	; 0x60
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	3308      	adds	r3, #8
 8003cdc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003cde:	64ba      	str	r2, [r7, #72]	; 0x48
 8003ce0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ce2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003ce4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003ce6:	e841 2300 	strex	r3, r2, [r1]
 8003cea:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003cec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d1e5      	bne.n	8003cbe <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2220      	movs	r2, #32
 8003cf6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2220      	movs	r2, #32
 8003cfc:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2200      	movs	r2, #0
 8003d02:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8003d06:	2303      	movs	r3, #3
 8003d08:	e067      	b.n	8003dda <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f003 0304 	and.w	r3, r3, #4
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d04f      	beq.n	8003db8 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	69db      	ldr	r3, [r3, #28]
 8003d1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d22:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d26:	d147      	bne.n	8003db8 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003d30:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d3a:	e853 3f00 	ldrex	r3, [r3]
 8003d3e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d42:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003d46:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	461a      	mov	r2, r3
 8003d4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d50:	637b      	str	r3, [r7, #52]	; 0x34
 8003d52:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d54:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003d56:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003d58:	e841 2300 	strex	r3, r2, [r1]
 8003d5c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003d5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d1e6      	bne.n	8003d32 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	3308      	adds	r3, #8
 8003d6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	e853 3f00 	ldrex	r3, [r3]
 8003d72:	613b      	str	r3, [r7, #16]
   return(result);
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	f023 0301 	bic.w	r3, r3, #1
 8003d7a:	66bb      	str	r3, [r7, #104]	; 0x68
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	3308      	adds	r3, #8
 8003d82:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003d84:	623a      	str	r2, [r7, #32]
 8003d86:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d88:	69f9      	ldr	r1, [r7, #28]
 8003d8a:	6a3a      	ldr	r2, [r7, #32]
 8003d8c:	e841 2300 	strex	r3, r2, [r1]
 8003d90:	61bb      	str	r3, [r7, #24]
   return(result);
 8003d92:	69bb      	ldr	r3, [r7, #24]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d1e5      	bne.n	8003d64 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2220      	movs	r2, #32
 8003d9c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	2220      	movs	r2, #32
 8003da2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2220      	movs	r2, #32
 8003da8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	2200      	movs	r2, #0
 8003db0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8003db4:	2303      	movs	r3, #3
 8003db6:	e010      	b.n	8003dda <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	69da      	ldr	r2, [r3, #28]
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	68ba      	ldr	r2, [r7, #8]
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	bf0c      	ite	eq
 8003dc8:	2301      	moveq	r3, #1
 8003dca:	2300      	movne	r3, #0
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	461a      	mov	r2, r3
 8003dd0:	79fb      	ldrb	r3, [r7, #7]
 8003dd2:	429a      	cmp	r2, r3
 8003dd4:	f43f af4a 	beq.w	8003c6c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003dd8:	2300      	movs	r3, #0
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	3770      	adds	r7, #112	; 0x70
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}
	...

08003de4 <__errno>:
 8003de4:	4b01      	ldr	r3, [pc, #4]	; (8003dec <__errno+0x8>)
 8003de6:	6818      	ldr	r0, [r3, #0]
 8003de8:	4770      	bx	lr
 8003dea:	bf00      	nop
 8003dec:	2000000c 	.word	0x2000000c

08003df0 <__libc_init_array>:
 8003df0:	b570      	push	{r4, r5, r6, lr}
 8003df2:	4d0d      	ldr	r5, [pc, #52]	; (8003e28 <__libc_init_array+0x38>)
 8003df4:	4c0d      	ldr	r4, [pc, #52]	; (8003e2c <__libc_init_array+0x3c>)
 8003df6:	1b64      	subs	r4, r4, r5
 8003df8:	10a4      	asrs	r4, r4, #2
 8003dfa:	2600      	movs	r6, #0
 8003dfc:	42a6      	cmp	r6, r4
 8003dfe:	d109      	bne.n	8003e14 <__libc_init_array+0x24>
 8003e00:	4d0b      	ldr	r5, [pc, #44]	; (8003e30 <__libc_init_array+0x40>)
 8003e02:	4c0c      	ldr	r4, [pc, #48]	; (8003e34 <__libc_init_array+0x44>)
 8003e04:	f001 fd26 	bl	8005854 <_init>
 8003e08:	1b64      	subs	r4, r4, r5
 8003e0a:	10a4      	asrs	r4, r4, #2
 8003e0c:	2600      	movs	r6, #0
 8003e0e:	42a6      	cmp	r6, r4
 8003e10:	d105      	bne.n	8003e1e <__libc_init_array+0x2e>
 8003e12:	bd70      	pop	{r4, r5, r6, pc}
 8003e14:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e18:	4798      	blx	r3
 8003e1a:	3601      	adds	r6, #1
 8003e1c:	e7ee      	b.n	8003dfc <__libc_init_array+0xc>
 8003e1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e22:	4798      	blx	r3
 8003e24:	3601      	adds	r6, #1
 8003e26:	e7f2      	b.n	8003e0e <__libc_init_array+0x1e>
 8003e28:	08005ab4 	.word	0x08005ab4
 8003e2c:	08005ab4 	.word	0x08005ab4
 8003e30:	08005ab4 	.word	0x08005ab4
 8003e34:	08005ab8 	.word	0x08005ab8

08003e38 <memset>:
 8003e38:	4402      	add	r2, r0
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d100      	bne.n	8003e42 <memset+0xa>
 8003e40:	4770      	bx	lr
 8003e42:	f803 1b01 	strb.w	r1, [r3], #1
 8003e46:	e7f9      	b.n	8003e3c <memset+0x4>

08003e48 <iprintf>:
 8003e48:	b40f      	push	{r0, r1, r2, r3}
 8003e4a:	4b0a      	ldr	r3, [pc, #40]	; (8003e74 <iprintf+0x2c>)
 8003e4c:	b513      	push	{r0, r1, r4, lr}
 8003e4e:	681c      	ldr	r4, [r3, #0]
 8003e50:	b124      	cbz	r4, 8003e5c <iprintf+0x14>
 8003e52:	69a3      	ldr	r3, [r4, #24]
 8003e54:	b913      	cbnz	r3, 8003e5c <iprintf+0x14>
 8003e56:	4620      	mov	r0, r4
 8003e58:	f000 faf2 	bl	8004440 <__sinit>
 8003e5c:	ab05      	add	r3, sp, #20
 8003e5e:	9a04      	ldr	r2, [sp, #16]
 8003e60:	68a1      	ldr	r1, [r4, #8]
 8003e62:	9301      	str	r3, [sp, #4]
 8003e64:	4620      	mov	r0, r4
 8003e66:	f000 fedf 	bl	8004c28 <_vfiprintf_r>
 8003e6a:	b002      	add	sp, #8
 8003e6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e70:	b004      	add	sp, #16
 8003e72:	4770      	bx	lr
 8003e74:	2000000c 	.word	0x2000000c

08003e78 <_puts_r>:
 8003e78:	b570      	push	{r4, r5, r6, lr}
 8003e7a:	460e      	mov	r6, r1
 8003e7c:	4605      	mov	r5, r0
 8003e7e:	b118      	cbz	r0, 8003e88 <_puts_r+0x10>
 8003e80:	6983      	ldr	r3, [r0, #24]
 8003e82:	b90b      	cbnz	r3, 8003e88 <_puts_r+0x10>
 8003e84:	f000 fadc 	bl	8004440 <__sinit>
 8003e88:	69ab      	ldr	r3, [r5, #24]
 8003e8a:	68ac      	ldr	r4, [r5, #8]
 8003e8c:	b913      	cbnz	r3, 8003e94 <_puts_r+0x1c>
 8003e8e:	4628      	mov	r0, r5
 8003e90:	f000 fad6 	bl	8004440 <__sinit>
 8003e94:	4b2c      	ldr	r3, [pc, #176]	; (8003f48 <_puts_r+0xd0>)
 8003e96:	429c      	cmp	r4, r3
 8003e98:	d120      	bne.n	8003edc <_puts_r+0x64>
 8003e9a:	686c      	ldr	r4, [r5, #4]
 8003e9c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003e9e:	07db      	lsls	r3, r3, #31
 8003ea0:	d405      	bmi.n	8003eae <_puts_r+0x36>
 8003ea2:	89a3      	ldrh	r3, [r4, #12]
 8003ea4:	0598      	lsls	r0, r3, #22
 8003ea6:	d402      	bmi.n	8003eae <_puts_r+0x36>
 8003ea8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003eaa:	f000 fb67 	bl	800457c <__retarget_lock_acquire_recursive>
 8003eae:	89a3      	ldrh	r3, [r4, #12]
 8003eb0:	0719      	lsls	r1, r3, #28
 8003eb2:	d51d      	bpl.n	8003ef0 <_puts_r+0x78>
 8003eb4:	6923      	ldr	r3, [r4, #16]
 8003eb6:	b1db      	cbz	r3, 8003ef0 <_puts_r+0x78>
 8003eb8:	3e01      	subs	r6, #1
 8003eba:	68a3      	ldr	r3, [r4, #8]
 8003ebc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003ec0:	3b01      	subs	r3, #1
 8003ec2:	60a3      	str	r3, [r4, #8]
 8003ec4:	bb39      	cbnz	r1, 8003f16 <_puts_r+0x9e>
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	da38      	bge.n	8003f3c <_puts_r+0xc4>
 8003eca:	4622      	mov	r2, r4
 8003ecc:	210a      	movs	r1, #10
 8003ece:	4628      	mov	r0, r5
 8003ed0:	f000 f8ba 	bl	8004048 <__swbuf_r>
 8003ed4:	3001      	adds	r0, #1
 8003ed6:	d011      	beq.n	8003efc <_puts_r+0x84>
 8003ed8:	250a      	movs	r5, #10
 8003eda:	e011      	b.n	8003f00 <_puts_r+0x88>
 8003edc:	4b1b      	ldr	r3, [pc, #108]	; (8003f4c <_puts_r+0xd4>)
 8003ede:	429c      	cmp	r4, r3
 8003ee0:	d101      	bne.n	8003ee6 <_puts_r+0x6e>
 8003ee2:	68ac      	ldr	r4, [r5, #8]
 8003ee4:	e7da      	b.n	8003e9c <_puts_r+0x24>
 8003ee6:	4b1a      	ldr	r3, [pc, #104]	; (8003f50 <_puts_r+0xd8>)
 8003ee8:	429c      	cmp	r4, r3
 8003eea:	bf08      	it	eq
 8003eec:	68ec      	ldreq	r4, [r5, #12]
 8003eee:	e7d5      	b.n	8003e9c <_puts_r+0x24>
 8003ef0:	4621      	mov	r1, r4
 8003ef2:	4628      	mov	r0, r5
 8003ef4:	f000 f90c 	bl	8004110 <__swsetup_r>
 8003ef8:	2800      	cmp	r0, #0
 8003efa:	d0dd      	beq.n	8003eb8 <_puts_r+0x40>
 8003efc:	f04f 35ff 	mov.w	r5, #4294967295
 8003f00:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003f02:	07da      	lsls	r2, r3, #31
 8003f04:	d405      	bmi.n	8003f12 <_puts_r+0x9a>
 8003f06:	89a3      	ldrh	r3, [r4, #12]
 8003f08:	059b      	lsls	r3, r3, #22
 8003f0a:	d402      	bmi.n	8003f12 <_puts_r+0x9a>
 8003f0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003f0e:	f000 fb36 	bl	800457e <__retarget_lock_release_recursive>
 8003f12:	4628      	mov	r0, r5
 8003f14:	bd70      	pop	{r4, r5, r6, pc}
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	da04      	bge.n	8003f24 <_puts_r+0xac>
 8003f1a:	69a2      	ldr	r2, [r4, #24]
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	dc06      	bgt.n	8003f2e <_puts_r+0xb6>
 8003f20:	290a      	cmp	r1, #10
 8003f22:	d004      	beq.n	8003f2e <_puts_r+0xb6>
 8003f24:	6823      	ldr	r3, [r4, #0]
 8003f26:	1c5a      	adds	r2, r3, #1
 8003f28:	6022      	str	r2, [r4, #0]
 8003f2a:	7019      	strb	r1, [r3, #0]
 8003f2c:	e7c5      	b.n	8003eba <_puts_r+0x42>
 8003f2e:	4622      	mov	r2, r4
 8003f30:	4628      	mov	r0, r5
 8003f32:	f000 f889 	bl	8004048 <__swbuf_r>
 8003f36:	3001      	adds	r0, #1
 8003f38:	d1bf      	bne.n	8003eba <_puts_r+0x42>
 8003f3a:	e7df      	b.n	8003efc <_puts_r+0x84>
 8003f3c:	6823      	ldr	r3, [r4, #0]
 8003f3e:	250a      	movs	r5, #10
 8003f40:	1c5a      	adds	r2, r3, #1
 8003f42:	6022      	str	r2, [r4, #0]
 8003f44:	701d      	strb	r5, [r3, #0]
 8003f46:	e7db      	b.n	8003f00 <_puts_r+0x88>
 8003f48:	0800591c 	.word	0x0800591c
 8003f4c:	0800593c 	.word	0x0800593c
 8003f50:	080058fc 	.word	0x080058fc

08003f54 <puts>:
 8003f54:	4b02      	ldr	r3, [pc, #8]	; (8003f60 <puts+0xc>)
 8003f56:	4601      	mov	r1, r0
 8003f58:	6818      	ldr	r0, [r3, #0]
 8003f5a:	f7ff bf8d 	b.w	8003e78 <_puts_r>
 8003f5e:	bf00      	nop
 8003f60:	2000000c 	.word	0x2000000c

08003f64 <siscanf>:
 8003f64:	b40e      	push	{r1, r2, r3}
 8003f66:	b510      	push	{r4, lr}
 8003f68:	b09f      	sub	sp, #124	; 0x7c
 8003f6a:	ac21      	add	r4, sp, #132	; 0x84
 8003f6c:	f44f 7101 	mov.w	r1, #516	; 0x204
 8003f70:	f854 2b04 	ldr.w	r2, [r4], #4
 8003f74:	9201      	str	r2, [sp, #4]
 8003f76:	f8ad 101c 	strh.w	r1, [sp, #28]
 8003f7a:	9004      	str	r0, [sp, #16]
 8003f7c:	9008      	str	r0, [sp, #32]
 8003f7e:	f7fc f931 	bl	80001e4 <strlen>
 8003f82:	4b0c      	ldr	r3, [pc, #48]	; (8003fb4 <siscanf+0x50>)
 8003f84:	9005      	str	r0, [sp, #20]
 8003f86:	9009      	str	r0, [sp, #36]	; 0x24
 8003f88:	930d      	str	r3, [sp, #52]	; 0x34
 8003f8a:	480b      	ldr	r0, [pc, #44]	; (8003fb8 <siscanf+0x54>)
 8003f8c:	9a01      	ldr	r2, [sp, #4]
 8003f8e:	6800      	ldr	r0, [r0, #0]
 8003f90:	9403      	str	r4, [sp, #12]
 8003f92:	2300      	movs	r3, #0
 8003f94:	9311      	str	r3, [sp, #68]	; 0x44
 8003f96:	9316      	str	r3, [sp, #88]	; 0x58
 8003f98:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003f9c:	f8ad 301e 	strh.w	r3, [sp, #30]
 8003fa0:	a904      	add	r1, sp, #16
 8003fa2:	4623      	mov	r3, r4
 8003fa4:	f000 fc9e 	bl	80048e4 <__ssvfiscanf_r>
 8003fa8:	b01f      	add	sp, #124	; 0x7c
 8003faa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003fae:	b003      	add	sp, #12
 8003fb0:	4770      	bx	lr
 8003fb2:	bf00      	nop
 8003fb4:	08003fdf 	.word	0x08003fdf
 8003fb8:	2000000c 	.word	0x2000000c

08003fbc <__sread>:
 8003fbc:	b510      	push	{r4, lr}
 8003fbe:	460c      	mov	r4, r1
 8003fc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003fc4:	f001 fa46 	bl	8005454 <_read_r>
 8003fc8:	2800      	cmp	r0, #0
 8003fca:	bfab      	itete	ge
 8003fcc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003fce:	89a3      	ldrhlt	r3, [r4, #12]
 8003fd0:	181b      	addge	r3, r3, r0
 8003fd2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003fd6:	bfac      	ite	ge
 8003fd8:	6563      	strge	r3, [r4, #84]	; 0x54
 8003fda:	81a3      	strhlt	r3, [r4, #12]
 8003fdc:	bd10      	pop	{r4, pc}

08003fde <__seofread>:
 8003fde:	2000      	movs	r0, #0
 8003fe0:	4770      	bx	lr

08003fe2 <__swrite>:
 8003fe2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003fe6:	461f      	mov	r7, r3
 8003fe8:	898b      	ldrh	r3, [r1, #12]
 8003fea:	05db      	lsls	r3, r3, #23
 8003fec:	4605      	mov	r5, r0
 8003fee:	460c      	mov	r4, r1
 8003ff0:	4616      	mov	r6, r2
 8003ff2:	d505      	bpl.n	8004000 <__swrite+0x1e>
 8003ff4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ff8:	2302      	movs	r3, #2
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	f000 fac0 	bl	8004580 <_lseek_r>
 8004000:	89a3      	ldrh	r3, [r4, #12]
 8004002:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004006:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800400a:	81a3      	strh	r3, [r4, #12]
 800400c:	4632      	mov	r2, r6
 800400e:	463b      	mov	r3, r7
 8004010:	4628      	mov	r0, r5
 8004012:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004016:	f000 b869 	b.w	80040ec <_write_r>

0800401a <__sseek>:
 800401a:	b510      	push	{r4, lr}
 800401c:	460c      	mov	r4, r1
 800401e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004022:	f000 faad 	bl	8004580 <_lseek_r>
 8004026:	1c43      	adds	r3, r0, #1
 8004028:	89a3      	ldrh	r3, [r4, #12]
 800402a:	bf15      	itete	ne
 800402c:	6560      	strne	r0, [r4, #84]	; 0x54
 800402e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004032:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004036:	81a3      	strheq	r3, [r4, #12]
 8004038:	bf18      	it	ne
 800403a:	81a3      	strhne	r3, [r4, #12]
 800403c:	bd10      	pop	{r4, pc}

0800403e <__sclose>:
 800403e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004042:	f000 b8d3 	b.w	80041ec <_close_r>
	...

08004048 <__swbuf_r>:
 8004048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800404a:	460e      	mov	r6, r1
 800404c:	4614      	mov	r4, r2
 800404e:	4605      	mov	r5, r0
 8004050:	b118      	cbz	r0, 800405a <__swbuf_r+0x12>
 8004052:	6983      	ldr	r3, [r0, #24]
 8004054:	b90b      	cbnz	r3, 800405a <__swbuf_r+0x12>
 8004056:	f000 f9f3 	bl	8004440 <__sinit>
 800405a:	4b21      	ldr	r3, [pc, #132]	; (80040e0 <__swbuf_r+0x98>)
 800405c:	429c      	cmp	r4, r3
 800405e:	d12b      	bne.n	80040b8 <__swbuf_r+0x70>
 8004060:	686c      	ldr	r4, [r5, #4]
 8004062:	69a3      	ldr	r3, [r4, #24]
 8004064:	60a3      	str	r3, [r4, #8]
 8004066:	89a3      	ldrh	r3, [r4, #12]
 8004068:	071a      	lsls	r2, r3, #28
 800406a:	d52f      	bpl.n	80040cc <__swbuf_r+0x84>
 800406c:	6923      	ldr	r3, [r4, #16]
 800406e:	b36b      	cbz	r3, 80040cc <__swbuf_r+0x84>
 8004070:	6923      	ldr	r3, [r4, #16]
 8004072:	6820      	ldr	r0, [r4, #0]
 8004074:	1ac0      	subs	r0, r0, r3
 8004076:	6963      	ldr	r3, [r4, #20]
 8004078:	b2f6      	uxtb	r6, r6
 800407a:	4283      	cmp	r3, r0
 800407c:	4637      	mov	r7, r6
 800407e:	dc04      	bgt.n	800408a <__swbuf_r+0x42>
 8004080:	4621      	mov	r1, r4
 8004082:	4628      	mov	r0, r5
 8004084:	f000 f948 	bl	8004318 <_fflush_r>
 8004088:	bb30      	cbnz	r0, 80040d8 <__swbuf_r+0x90>
 800408a:	68a3      	ldr	r3, [r4, #8]
 800408c:	3b01      	subs	r3, #1
 800408e:	60a3      	str	r3, [r4, #8]
 8004090:	6823      	ldr	r3, [r4, #0]
 8004092:	1c5a      	adds	r2, r3, #1
 8004094:	6022      	str	r2, [r4, #0]
 8004096:	701e      	strb	r6, [r3, #0]
 8004098:	6963      	ldr	r3, [r4, #20]
 800409a:	3001      	adds	r0, #1
 800409c:	4283      	cmp	r3, r0
 800409e:	d004      	beq.n	80040aa <__swbuf_r+0x62>
 80040a0:	89a3      	ldrh	r3, [r4, #12]
 80040a2:	07db      	lsls	r3, r3, #31
 80040a4:	d506      	bpl.n	80040b4 <__swbuf_r+0x6c>
 80040a6:	2e0a      	cmp	r6, #10
 80040a8:	d104      	bne.n	80040b4 <__swbuf_r+0x6c>
 80040aa:	4621      	mov	r1, r4
 80040ac:	4628      	mov	r0, r5
 80040ae:	f000 f933 	bl	8004318 <_fflush_r>
 80040b2:	b988      	cbnz	r0, 80040d8 <__swbuf_r+0x90>
 80040b4:	4638      	mov	r0, r7
 80040b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80040b8:	4b0a      	ldr	r3, [pc, #40]	; (80040e4 <__swbuf_r+0x9c>)
 80040ba:	429c      	cmp	r4, r3
 80040bc:	d101      	bne.n	80040c2 <__swbuf_r+0x7a>
 80040be:	68ac      	ldr	r4, [r5, #8]
 80040c0:	e7cf      	b.n	8004062 <__swbuf_r+0x1a>
 80040c2:	4b09      	ldr	r3, [pc, #36]	; (80040e8 <__swbuf_r+0xa0>)
 80040c4:	429c      	cmp	r4, r3
 80040c6:	bf08      	it	eq
 80040c8:	68ec      	ldreq	r4, [r5, #12]
 80040ca:	e7ca      	b.n	8004062 <__swbuf_r+0x1a>
 80040cc:	4621      	mov	r1, r4
 80040ce:	4628      	mov	r0, r5
 80040d0:	f000 f81e 	bl	8004110 <__swsetup_r>
 80040d4:	2800      	cmp	r0, #0
 80040d6:	d0cb      	beq.n	8004070 <__swbuf_r+0x28>
 80040d8:	f04f 37ff 	mov.w	r7, #4294967295
 80040dc:	e7ea      	b.n	80040b4 <__swbuf_r+0x6c>
 80040de:	bf00      	nop
 80040e0:	0800591c 	.word	0x0800591c
 80040e4:	0800593c 	.word	0x0800593c
 80040e8:	080058fc 	.word	0x080058fc

080040ec <_write_r>:
 80040ec:	b538      	push	{r3, r4, r5, lr}
 80040ee:	4d07      	ldr	r5, [pc, #28]	; (800410c <_write_r+0x20>)
 80040f0:	4604      	mov	r4, r0
 80040f2:	4608      	mov	r0, r1
 80040f4:	4611      	mov	r1, r2
 80040f6:	2200      	movs	r2, #0
 80040f8:	602a      	str	r2, [r5, #0]
 80040fa:	461a      	mov	r2, r3
 80040fc:	f7fc fd73 	bl	8000be6 <_write>
 8004100:	1c43      	adds	r3, r0, #1
 8004102:	d102      	bne.n	800410a <_write_r+0x1e>
 8004104:	682b      	ldr	r3, [r5, #0]
 8004106:	b103      	cbz	r3, 800410a <_write_r+0x1e>
 8004108:	6023      	str	r3, [r4, #0]
 800410a:	bd38      	pop	{r3, r4, r5, pc}
 800410c:	200001dc 	.word	0x200001dc

08004110 <__swsetup_r>:
 8004110:	4b32      	ldr	r3, [pc, #200]	; (80041dc <__swsetup_r+0xcc>)
 8004112:	b570      	push	{r4, r5, r6, lr}
 8004114:	681d      	ldr	r5, [r3, #0]
 8004116:	4606      	mov	r6, r0
 8004118:	460c      	mov	r4, r1
 800411a:	b125      	cbz	r5, 8004126 <__swsetup_r+0x16>
 800411c:	69ab      	ldr	r3, [r5, #24]
 800411e:	b913      	cbnz	r3, 8004126 <__swsetup_r+0x16>
 8004120:	4628      	mov	r0, r5
 8004122:	f000 f98d 	bl	8004440 <__sinit>
 8004126:	4b2e      	ldr	r3, [pc, #184]	; (80041e0 <__swsetup_r+0xd0>)
 8004128:	429c      	cmp	r4, r3
 800412a:	d10f      	bne.n	800414c <__swsetup_r+0x3c>
 800412c:	686c      	ldr	r4, [r5, #4]
 800412e:	89a3      	ldrh	r3, [r4, #12]
 8004130:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004134:	0719      	lsls	r1, r3, #28
 8004136:	d42c      	bmi.n	8004192 <__swsetup_r+0x82>
 8004138:	06dd      	lsls	r5, r3, #27
 800413a:	d411      	bmi.n	8004160 <__swsetup_r+0x50>
 800413c:	2309      	movs	r3, #9
 800413e:	6033      	str	r3, [r6, #0]
 8004140:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004144:	81a3      	strh	r3, [r4, #12]
 8004146:	f04f 30ff 	mov.w	r0, #4294967295
 800414a:	e03e      	b.n	80041ca <__swsetup_r+0xba>
 800414c:	4b25      	ldr	r3, [pc, #148]	; (80041e4 <__swsetup_r+0xd4>)
 800414e:	429c      	cmp	r4, r3
 8004150:	d101      	bne.n	8004156 <__swsetup_r+0x46>
 8004152:	68ac      	ldr	r4, [r5, #8]
 8004154:	e7eb      	b.n	800412e <__swsetup_r+0x1e>
 8004156:	4b24      	ldr	r3, [pc, #144]	; (80041e8 <__swsetup_r+0xd8>)
 8004158:	429c      	cmp	r4, r3
 800415a:	bf08      	it	eq
 800415c:	68ec      	ldreq	r4, [r5, #12]
 800415e:	e7e6      	b.n	800412e <__swsetup_r+0x1e>
 8004160:	0758      	lsls	r0, r3, #29
 8004162:	d512      	bpl.n	800418a <__swsetup_r+0x7a>
 8004164:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004166:	b141      	cbz	r1, 800417a <__swsetup_r+0x6a>
 8004168:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800416c:	4299      	cmp	r1, r3
 800416e:	d002      	beq.n	8004176 <__swsetup_r+0x66>
 8004170:	4630      	mov	r0, r6
 8004172:	f000 fa7d 	bl	8004670 <_free_r>
 8004176:	2300      	movs	r3, #0
 8004178:	6363      	str	r3, [r4, #52]	; 0x34
 800417a:	89a3      	ldrh	r3, [r4, #12]
 800417c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004180:	81a3      	strh	r3, [r4, #12]
 8004182:	2300      	movs	r3, #0
 8004184:	6063      	str	r3, [r4, #4]
 8004186:	6923      	ldr	r3, [r4, #16]
 8004188:	6023      	str	r3, [r4, #0]
 800418a:	89a3      	ldrh	r3, [r4, #12]
 800418c:	f043 0308 	orr.w	r3, r3, #8
 8004190:	81a3      	strh	r3, [r4, #12]
 8004192:	6923      	ldr	r3, [r4, #16]
 8004194:	b94b      	cbnz	r3, 80041aa <__swsetup_r+0x9a>
 8004196:	89a3      	ldrh	r3, [r4, #12]
 8004198:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800419c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80041a0:	d003      	beq.n	80041aa <__swsetup_r+0x9a>
 80041a2:	4621      	mov	r1, r4
 80041a4:	4630      	mov	r0, r6
 80041a6:	f000 fa23 	bl	80045f0 <__smakebuf_r>
 80041aa:	89a0      	ldrh	r0, [r4, #12]
 80041ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80041b0:	f010 0301 	ands.w	r3, r0, #1
 80041b4:	d00a      	beq.n	80041cc <__swsetup_r+0xbc>
 80041b6:	2300      	movs	r3, #0
 80041b8:	60a3      	str	r3, [r4, #8]
 80041ba:	6963      	ldr	r3, [r4, #20]
 80041bc:	425b      	negs	r3, r3
 80041be:	61a3      	str	r3, [r4, #24]
 80041c0:	6923      	ldr	r3, [r4, #16]
 80041c2:	b943      	cbnz	r3, 80041d6 <__swsetup_r+0xc6>
 80041c4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80041c8:	d1ba      	bne.n	8004140 <__swsetup_r+0x30>
 80041ca:	bd70      	pop	{r4, r5, r6, pc}
 80041cc:	0781      	lsls	r1, r0, #30
 80041ce:	bf58      	it	pl
 80041d0:	6963      	ldrpl	r3, [r4, #20]
 80041d2:	60a3      	str	r3, [r4, #8]
 80041d4:	e7f4      	b.n	80041c0 <__swsetup_r+0xb0>
 80041d6:	2000      	movs	r0, #0
 80041d8:	e7f7      	b.n	80041ca <__swsetup_r+0xba>
 80041da:	bf00      	nop
 80041dc:	2000000c 	.word	0x2000000c
 80041e0:	0800591c 	.word	0x0800591c
 80041e4:	0800593c 	.word	0x0800593c
 80041e8:	080058fc 	.word	0x080058fc

080041ec <_close_r>:
 80041ec:	b538      	push	{r3, r4, r5, lr}
 80041ee:	4d06      	ldr	r5, [pc, #24]	; (8004208 <_close_r+0x1c>)
 80041f0:	2300      	movs	r3, #0
 80041f2:	4604      	mov	r4, r0
 80041f4:	4608      	mov	r0, r1
 80041f6:	602b      	str	r3, [r5, #0]
 80041f8:	f7fc fd11 	bl	8000c1e <_close>
 80041fc:	1c43      	adds	r3, r0, #1
 80041fe:	d102      	bne.n	8004206 <_close_r+0x1a>
 8004200:	682b      	ldr	r3, [r5, #0]
 8004202:	b103      	cbz	r3, 8004206 <_close_r+0x1a>
 8004204:	6023      	str	r3, [r4, #0]
 8004206:	bd38      	pop	{r3, r4, r5, pc}
 8004208:	200001dc 	.word	0x200001dc

0800420c <__sflush_r>:
 800420c:	898a      	ldrh	r2, [r1, #12]
 800420e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004212:	4605      	mov	r5, r0
 8004214:	0710      	lsls	r0, r2, #28
 8004216:	460c      	mov	r4, r1
 8004218:	d458      	bmi.n	80042cc <__sflush_r+0xc0>
 800421a:	684b      	ldr	r3, [r1, #4]
 800421c:	2b00      	cmp	r3, #0
 800421e:	dc05      	bgt.n	800422c <__sflush_r+0x20>
 8004220:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004222:	2b00      	cmp	r3, #0
 8004224:	dc02      	bgt.n	800422c <__sflush_r+0x20>
 8004226:	2000      	movs	r0, #0
 8004228:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800422c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800422e:	2e00      	cmp	r6, #0
 8004230:	d0f9      	beq.n	8004226 <__sflush_r+0x1a>
 8004232:	2300      	movs	r3, #0
 8004234:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004238:	682f      	ldr	r7, [r5, #0]
 800423a:	602b      	str	r3, [r5, #0]
 800423c:	d032      	beq.n	80042a4 <__sflush_r+0x98>
 800423e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004240:	89a3      	ldrh	r3, [r4, #12]
 8004242:	075a      	lsls	r2, r3, #29
 8004244:	d505      	bpl.n	8004252 <__sflush_r+0x46>
 8004246:	6863      	ldr	r3, [r4, #4]
 8004248:	1ac0      	subs	r0, r0, r3
 800424a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800424c:	b10b      	cbz	r3, 8004252 <__sflush_r+0x46>
 800424e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004250:	1ac0      	subs	r0, r0, r3
 8004252:	2300      	movs	r3, #0
 8004254:	4602      	mov	r2, r0
 8004256:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004258:	6a21      	ldr	r1, [r4, #32]
 800425a:	4628      	mov	r0, r5
 800425c:	47b0      	blx	r6
 800425e:	1c43      	adds	r3, r0, #1
 8004260:	89a3      	ldrh	r3, [r4, #12]
 8004262:	d106      	bne.n	8004272 <__sflush_r+0x66>
 8004264:	6829      	ldr	r1, [r5, #0]
 8004266:	291d      	cmp	r1, #29
 8004268:	d82c      	bhi.n	80042c4 <__sflush_r+0xb8>
 800426a:	4a2a      	ldr	r2, [pc, #168]	; (8004314 <__sflush_r+0x108>)
 800426c:	40ca      	lsrs	r2, r1
 800426e:	07d6      	lsls	r6, r2, #31
 8004270:	d528      	bpl.n	80042c4 <__sflush_r+0xb8>
 8004272:	2200      	movs	r2, #0
 8004274:	6062      	str	r2, [r4, #4]
 8004276:	04d9      	lsls	r1, r3, #19
 8004278:	6922      	ldr	r2, [r4, #16]
 800427a:	6022      	str	r2, [r4, #0]
 800427c:	d504      	bpl.n	8004288 <__sflush_r+0x7c>
 800427e:	1c42      	adds	r2, r0, #1
 8004280:	d101      	bne.n	8004286 <__sflush_r+0x7a>
 8004282:	682b      	ldr	r3, [r5, #0]
 8004284:	b903      	cbnz	r3, 8004288 <__sflush_r+0x7c>
 8004286:	6560      	str	r0, [r4, #84]	; 0x54
 8004288:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800428a:	602f      	str	r7, [r5, #0]
 800428c:	2900      	cmp	r1, #0
 800428e:	d0ca      	beq.n	8004226 <__sflush_r+0x1a>
 8004290:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004294:	4299      	cmp	r1, r3
 8004296:	d002      	beq.n	800429e <__sflush_r+0x92>
 8004298:	4628      	mov	r0, r5
 800429a:	f000 f9e9 	bl	8004670 <_free_r>
 800429e:	2000      	movs	r0, #0
 80042a0:	6360      	str	r0, [r4, #52]	; 0x34
 80042a2:	e7c1      	b.n	8004228 <__sflush_r+0x1c>
 80042a4:	6a21      	ldr	r1, [r4, #32]
 80042a6:	2301      	movs	r3, #1
 80042a8:	4628      	mov	r0, r5
 80042aa:	47b0      	blx	r6
 80042ac:	1c41      	adds	r1, r0, #1
 80042ae:	d1c7      	bne.n	8004240 <__sflush_r+0x34>
 80042b0:	682b      	ldr	r3, [r5, #0]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d0c4      	beq.n	8004240 <__sflush_r+0x34>
 80042b6:	2b1d      	cmp	r3, #29
 80042b8:	d001      	beq.n	80042be <__sflush_r+0xb2>
 80042ba:	2b16      	cmp	r3, #22
 80042bc:	d101      	bne.n	80042c2 <__sflush_r+0xb6>
 80042be:	602f      	str	r7, [r5, #0]
 80042c0:	e7b1      	b.n	8004226 <__sflush_r+0x1a>
 80042c2:	89a3      	ldrh	r3, [r4, #12]
 80042c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80042c8:	81a3      	strh	r3, [r4, #12]
 80042ca:	e7ad      	b.n	8004228 <__sflush_r+0x1c>
 80042cc:	690f      	ldr	r7, [r1, #16]
 80042ce:	2f00      	cmp	r7, #0
 80042d0:	d0a9      	beq.n	8004226 <__sflush_r+0x1a>
 80042d2:	0793      	lsls	r3, r2, #30
 80042d4:	680e      	ldr	r6, [r1, #0]
 80042d6:	bf08      	it	eq
 80042d8:	694b      	ldreq	r3, [r1, #20]
 80042da:	600f      	str	r7, [r1, #0]
 80042dc:	bf18      	it	ne
 80042de:	2300      	movne	r3, #0
 80042e0:	eba6 0807 	sub.w	r8, r6, r7
 80042e4:	608b      	str	r3, [r1, #8]
 80042e6:	f1b8 0f00 	cmp.w	r8, #0
 80042ea:	dd9c      	ble.n	8004226 <__sflush_r+0x1a>
 80042ec:	6a21      	ldr	r1, [r4, #32]
 80042ee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80042f0:	4643      	mov	r3, r8
 80042f2:	463a      	mov	r2, r7
 80042f4:	4628      	mov	r0, r5
 80042f6:	47b0      	blx	r6
 80042f8:	2800      	cmp	r0, #0
 80042fa:	dc06      	bgt.n	800430a <__sflush_r+0xfe>
 80042fc:	89a3      	ldrh	r3, [r4, #12]
 80042fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004302:	81a3      	strh	r3, [r4, #12]
 8004304:	f04f 30ff 	mov.w	r0, #4294967295
 8004308:	e78e      	b.n	8004228 <__sflush_r+0x1c>
 800430a:	4407      	add	r7, r0
 800430c:	eba8 0800 	sub.w	r8, r8, r0
 8004310:	e7e9      	b.n	80042e6 <__sflush_r+0xda>
 8004312:	bf00      	nop
 8004314:	20400001 	.word	0x20400001

08004318 <_fflush_r>:
 8004318:	b538      	push	{r3, r4, r5, lr}
 800431a:	690b      	ldr	r3, [r1, #16]
 800431c:	4605      	mov	r5, r0
 800431e:	460c      	mov	r4, r1
 8004320:	b913      	cbnz	r3, 8004328 <_fflush_r+0x10>
 8004322:	2500      	movs	r5, #0
 8004324:	4628      	mov	r0, r5
 8004326:	bd38      	pop	{r3, r4, r5, pc}
 8004328:	b118      	cbz	r0, 8004332 <_fflush_r+0x1a>
 800432a:	6983      	ldr	r3, [r0, #24]
 800432c:	b90b      	cbnz	r3, 8004332 <_fflush_r+0x1a>
 800432e:	f000 f887 	bl	8004440 <__sinit>
 8004332:	4b14      	ldr	r3, [pc, #80]	; (8004384 <_fflush_r+0x6c>)
 8004334:	429c      	cmp	r4, r3
 8004336:	d11b      	bne.n	8004370 <_fflush_r+0x58>
 8004338:	686c      	ldr	r4, [r5, #4]
 800433a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d0ef      	beq.n	8004322 <_fflush_r+0xa>
 8004342:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004344:	07d0      	lsls	r0, r2, #31
 8004346:	d404      	bmi.n	8004352 <_fflush_r+0x3a>
 8004348:	0599      	lsls	r1, r3, #22
 800434a:	d402      	bmi.n	8004352 <_fflush_r+0x3a>
 800434c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800434e:	f000 f915 	bl	800457c <__retarget_lock_acquire_recursive>
 8004352:	4628      	mov	r0, r5
 8004354:	4621      	mov	r1, r4
 8004356:	f7ff ff59 	bl	800420c <__sflush_r>
 800435a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800435c:	07da      	lsls	r2, r3, #31
 800435e:	4605      	mov	r5, r0
 8004360:	d4e0      	bmi.n	8004324 <_fflush_r+0xc>
 8004362:	89a3      	ldrh	r3, [r4, #12]
 8004364:	059b      	lsls	r3, r3, #22
 8004366:	d4dd      	bmi.n	8004324 <_fflush_r+0xc>
 8004368:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800436a:	f000 f908 	bl	800457e <__retarget_lock_release_recursive>
 800436e:	e7d9      	b.n	8004324 <_fflush_r+0xc>
 8004370:	4b05      	ldr	r3, [pc, #20]	; (8004388 <_fflush_r+0x70>)
 8004372:	429c      	cmp	r4, r3
 8004374:	d101      	bne.n	800437a <_fflush_r+0x62>
 8004376:	68ac      	ldr	r4, [r5, #8]
 8004378:	e7df      	b.n	800433a <_fflush_r+0x22>
 800437a:	4b04      	ldr	r3, [pc, #16]	; (800438c <_fflush_r+0x74>)
 800437c:	429c      	cmp	r4, r3
 800437e:	bf08      	it	eq
 8004380:	68ec      	ldreq	r4, [r5, #12]
 8004382:	e7da      	b.n	800433a <_fflush_r+0x22>
 8004384:	0800591c 	.word	0x0800591c
 8004388:	0800593c 	.word	0x0800593c
 800438c:	080058fc 	.word	0x080058fc

08004390 <std>:
 8004390:	2300      	movs	r3, #0
 8004392:	b510      	push	{r4, lr}
 8004394:	4604      	mov	r4, r0
 8004396:	e9c0 3300 	strd	r3, r3, [r0]
 800439a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800439e:	6083      	str	r3, [r0, #8]
 80043a0:	8181      	strh	r1, [r0, #12]
 80043a2:	6643      	str	r3, [r0, #100]	; 0x64
 80043a4:	81c2      	strh	r2, [r0, #14]
 80043a6:	6183      	str	r3, [r0, #24]
 80043a8:	4619      	mov	r1, r3
 80043aa:	2208      	movs	r2, #8
 80043ac:	305c      	adds	r0, #92	; 0x5c
 80043ae:	f7ff fd43 	bl	8003e38 <memset>
 80043b2:	4b05      	ldr	r3, [pc, #20]	; (80043c8 <std+0x38>)
 80043b4:	6263      	str	r3, [r4, #36]	; 0x24
 80043b6:	4b05      	ldr	r3, [pc, #20]	; (80043cc <std+0x3c>)
 80043b8:	62a3      	str	r3, [r4, #40]	; 0x28
 80043ba:	4b05      	ldr	r3, [pc, #20]	; (80043d0 <std+0x40>)
 80043bc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80043be:	4b05      	ldr	r3, [pc, #20]	; (80043d4 <std+0x44>)
 80043c0:	6224      	str	r4, [r4, #32]
 80043c2:	6323      	str	r3, [r4, #48]	; 0x30
 80043c4:	bd10      	pop	{r4, pc}
 80043c6:	bf00      	nop
 80043c8:	08003fbd 	.word	0x08003fbd
 80043cc:	08003fe3 	.word	0x08003fe3
 80043d0:	0800401b 	.word	0x0800401b
 80043d4:	0800403f 	.word	0x0800403f

080043d8 <_cleanup_r>:
 80043d8:	4901      	ldr	r1, [pc, #4]	; (80043e0 <_cleanup_r+0x8>)
 80043da:	f000 b8af 	b.w	800453c <_fwalk_reent>
 80043de:	bf00      	nop
 80043e0:	08004319 	.word	0x08004319

080043e4 <__sfmoreglue>:
 80043e4:	b570      	push	{r4, r5, r6, lr}
 80043e6:	2268      	movs	r2, #104	; 0x68
 80043e8:	1e4d      	subs	r5, r1, #1
 80043ea:	4355      	muls	r5, r2
 80043ec:	460e      	mov	r6, r1
 80043ee:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80043f2:	f000 f9a9 	bl	8004748 <_malloc_r>
 80043f6:	4604      	mov	r4, r0
 80043f8:	b140      	cbz	r0, 800440c <__sfmoreglue+0x28>
 80043fa:	2100      	movs	r1, #0
 80043fc:	e9c0 1600 	strd	r1, r6, [r0]
 8004400:	300c      	adds	r0, #12
 8004402:	60a0      	str	r0, [r4, #8]
 8004404:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004408:	f7ff fd16 	bl	8003e38 <memset>
 800440c:	4620      	mov	r0, r4
 800440e:	bd70      	pop	{r4, r5, r6, pc}

08004410 <__sfp_lock_acquire>:
 8004410:	4801      	ldr	r0, [pc, #4]	; (8004418 <__sfp_lock_acquire+0x8>)
 8004412:	f000 b8b3 	b.w	800457c <__retarget_lock_acquire_recursive>
 8004416:	bf00      	nop
 8004418:	200001d1 	.word	0x200001d1

0800441c <__sfp_lock_release>:
 800441c:	4801      	ldr	r0, [pc, #4]	; (8004424 <__sfp_lock_release+0x8>)
 800441e:	f000 b8ae 	b.w	800457e <__retarget_lock_release_recursive>
 8004422:	bf00      	nop
 8004424:	200001d1 	.word	0x200001d1

08004428 <__sinit_lock_acquire>:
 8004428:	4801      	ldr	r0, [pc, #4]	; (8004430 <__sinit_lock_acquire+0x8>)
 800442a:	f000 b8a7 	b.w	800457c <__retarget_lock_acquire_recursive>
 800442e:	bf00      	nop
 8004430:	200001d2 	.word	0x200001d2

08004434 <__sinit_lock_release>:
 8004434:	4801      	ldr	r0, [pc, #4]	; (800443c <__sinit_lock_release+0x8>)
 8004436:	f000 b8a2 	b.w	800457e <__retarget_lock_release_recursive>
 800443a:	bf00      	nop
 800443c:	200001d2 	.word	0x200001d2

08004440 <__sinit>:
 8004440:	b510      	push	{r4, lr}
 8004442:	4604      	mov	r4, r0
 8004444:	f7ff fff0 	bl	8004428 <__sinit_lock_acquire>
 8004448:	69a3      	ldr	r3, [r4, #24]
 800444a:	b11b      	cbz	r3, 8004454 <__sinit+0x14>
 800444c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004450:	f7ff bff0 	b.w	8004434 <__sinit_lock_release>
 8004454:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004458:	6523      	str	r3, [r4, #80]	; 0x50
 800445a:	4b13      	ldr	r3, [pc, #76]	; (80044a8 <__sinit+0x68>)
 800445c:	4a13      	ldr	r2, [pc, #76]	; (80044ac <__sinit+0x6c>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	62a2      	str	r2, [r4, #40]	; 0x28
 8004462:	42a3      	cmp	r3, r4
 8004464:	bf04      	itt	eq
 8004466:	2301      	moveq	r3, #1
 8004468:	61a3      	streq	r3, [r4, #24]
 800446a:	4620      	mov	r0, r4
 800446c:	f000 f820 	bl	80044b0 <__sfp>
 8004470:	6060      	str	r0, [r4, #4]
 8004472:	4620      	mov	r0, r4
 8004474:	f000 f81c 	bl	80044b0 <__sfp>
 8004478:	60a0      	str	r0, [r4, #8]
 800447a:	4620      	mov	r0, r4
 800447c:	f000 f818 	bl	80044b0 <__sfp>
 8004480:	2200      	movs	r2, #0
 8004482:	60e0      	str	r0, [r4, #12]
 8004484:	2104      	movs	r1, #4
 8004486:	6860      	ldr	r0, [r4, #4]
 8004488:	f7ff ff82 	bl	8004390 <std>
 800448c:	68a0      	ldr	r0, [r4, #8]
 800448e:	2201      	movs	r2, #1
 8004490:	2109      	movs	r1, #9
 8004492:	f7ff ff7d 	bl	8004390 <std>
 8004496:	68e0      	ldr	r0, [r4, #12]
 8004498:	2202      	movs	r2, #2
 800449a:	2112      	movs	r1, #18
 800449c:	f7ff ff78 	bl	8004390 <std>
 80044a0:	2301      	movs	r3, #1
 80044a2:	61a3      	str	r3, [r4, #24]
 80044a4:	e7d2      	b.n	800444c <__sinit+0xc>
 80044a6:	bf00      	nop
 80044a8:	080058f8 	.word	0x080058f8
 80044ac:	080043d9 	.word	0x080043d9

080044b0 <__sfp>:
 80044b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044b2:	4607      	mov	r7, r0
 80044b4:	f7ff ffac 	bl	8004410 <__sfp_lock_acquire>
 80044b8:	4b1e      	ldr	r3, [pc, #120]	; (8004534 <__sfp+0x84>)
 80044ba:	681e      	ldr	r6, [r3, #0]
 80044bc:	69b3      	ldr	r3, [r6, #24]
 80044be:	b913      	cbnz	r3, 80044c6 <__sfp+0x16>
 80044c0:	4630      	mov	r0, r6
 80044c2:	f7ff ffbd 	bl	8004440 <__sinit>
 80044c6:	3648      	adds	r6, #72	; 0x48
 80044c8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80044cc:	3b01      	subs	r3, #1
 80044ce:	d503      	bpl.n	80044d8 <__sfp+0x28>
 80044d0:	6833      	ldr	r3, [r6, #0]
 80044d2:	b30b      	cbz	r3, 8004518 <__sfp+0x68>
 80044d4:	6836      	ldr	r6, [r6, #0]
 80044d6:	e7f7      	b.n	80044c8 <__sfp+0x18>
 80044d8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80044dc:	b9d5      	cbnz	r5, 8004514 <__sfp+0x64>
 80044de:	4b16      	ldr	r3, [pc, #88]	; (8004538 <__sfp+0x88>)
 80044e0:	60e3      	str	r3, [r4, #12]
 80044e2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80044e6:	6665      	str	r5, [r4, #100]	; 0x64
 80044e8:	f000 f847 	bl	800457a <__retarget_lock_init_recursive>
 80044ec:	f7ff ff96 	bl	800441c <__sfp_lock_release>
 80044f0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80044f4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80044f8:	6025      	str	r5, [r4, #0]
 80044fa:	61a5      	str	r5, [r4, #24]
 80044fc:	2208      	movs	r2, #8
 80044fe:	4629      	mov	r1, r5
 8004500:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004504:	f7ff fc98 	bl	8003e38 <memset>
 8004508:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800450c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004510:	4620      	mov	r0, r4
 8004512:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004514:	3468      	adds	r4, #104	; 0x68
 8004516:	e7d9      	b.n	80044cc <__sfp+0x1c>
 8004518:	2104      	movs	r1, #4
 800451a:	4638      	mov	r0, r7
 800451c:	f7ff ff62 	bl	80043e4 <__sfmoreglue>
 8004520:	4604      	mov	r4, r0
 8004522:	6030      	str	r0, [r6, #0]
 8004524:	2800      	cmp	r0, #0
 8004526:	d1d5      	bne.n	80044d4 <__sfp+0x24>
 8004528:	f7ff ff78 	bl	800441c <__sfp_lock_release>
 800452c:	230c      	movs	r3, #12
 800452e:	603b      	str	r3, [r7, #0]
 8004530:	e7ee      	b.n	8004510 <__sfp+0x60>
 8004532:	bf00      	nop
 8004534:	080058f8 	.word	0x080058f8
 8004538:	ffff0001 	.word	0xffff0001

0800453c <_fwalk_reent>:
 800453c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004540:	4606      	mov	r6, r0
 8004542:	4688      	mov	r8, r1
 8004544:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004548:	2700      	movs	r7, #0
 800454a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800454e:	f1b9 0901 	subs.w	r9, r9, #1
 8004552:	d505      	bpl.n	8004560 <_fwalk_reent+0x24>
 8004554:	6824      	ldr	r4, [r4, #0]
 8004556:	2c00      	cmp	r4, #0
 8004558:	d1f7      	bne.n	800454a <_fwalk_reent+0xe>
 800455a:	4638      	mov	r0, r7
 800455c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004560:	89ab      	ldrh	r3, [r5, #12]
 8004562:	2b01      	cmp	r3, #1
 8004564:	d907      	bls.n	8004576 <_fwalk_reent+0x3a>
 8004566:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800456a:	3301      	adds	r3, #1
 800456c:	d003      	beq.n	8004576 <_fwalk_reent+0x3a>
 800456e:	4629      	mov	r1, r5
 8004570:	4630      	mov	r0, r6
 8004572:	47c0      	blx	r8
 8004574:	4307      	orrs	r7, r0
 8004576:	3568      	adds	r5, #104	; 0x68
 8004578:	e7e9      	b.n	800454e <_fwalk_reent+0x12>

0800457a <__retarget_lock_init_recursive>:
 800457a:	4770      	bx	lr

0800457c <__retarget_lock_acquire_recursive>:
 800457c:	4770      	bx	lr

0800457e <__retarget_lock_release_recursive>:
 800457e:	4770      	bx	lr

08004580 <_lseek_r>:
 8004580:	b538      	push	{r3, r4, r5, lr}
 8004582:	4d07      	ldr	r5, [pc, #28]	; (80045a0 <_lseek_r+0x20>)
 8004584:	4604      	mov	r4, r0
 8004586:	4608      	mov	r0, r1
 8004588:	4611      	mov	r1, r2
 800458a:	2200      	movs	r2, #0
 800458c:	602a      	str	r2, [r5, #0]
 800458e:	461a      	mov	r2, r3
 8004590:	f7fc fb6c 	bl	8000c6c <_lseek>
 8004594:	1c43      	adds	r3, r0, #1
 8004596:	d102      	bne.n	800459e <_lseek_r+0x1e>
 8004598:	682b      	ldr	r3, [r5, #0]
 800459a:	b103      	cbz	r3, 800459e <_lseek_r+0x1e>
 800459c:	6023      	str	r3, [r4, #0]
 800459e:	bd38      	pop	{r3, r4, r5, pc}
 80045a0:	200001dc 	.word	0x200001dc

080045a4 <__swhatbuf_r>:
 80045a4:	b570      	push	{r4, r5, r6, lr}
 80045a6:	460e      	mov	r6, r1
 80045a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045ac:	2900      	cmp	r1, #0
 80045ae:	b096      	sub	sp, #88	; 0x58
 80045b0:	4614      	mov	r4, r2
 80045b2:	461d      	mov	r5, r3
 80045b4:	da08      	bge.n	80045c8 <__swhatbuf_r+0x24>
 80045b6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80045ba:	2200      	movs	r2, #0
 80045bc:	602a      	str	r2, [r5, #0]
 80045be:	061a      	lsls	r2, r3, #24
 80045c0:	d410      	bmi.n	80045e4 <__swhatbuf_r+0x40>
 80045c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80045c6:	e00e      	b.n	80045e6 <__swhatbuf_r+0x42>
 80045c8:	466a      	mov	r2, sp
 80045ca:	f001 f8cf 	bl	800576c <_fstat_r>
 80045ce:	2800      	cmp	r0, #0
 80045d0:	dbf1      	blt.n	80045b6 <__swhatbuf_r+0x12>
 80045d2:	9a01      	ldr	r2, [sp, #4]
 80045d4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80045d8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80045dc:	425a      	negs	r2, r3
 80045de:	415a      	adcs	r2, r3
 80045e0:	602a      	str	r2, [r5, #0]
 80045e2:	e7ee      	b.n	80045c2 <__swhatbuf_r+0x1e>
 80045e4:	2340      	movs	r3, #64	; 0x40
 80045e6:	2000      	movs	r0, #0
 80045e8:	6023      	str	r3, [r4, #0]
 80045ea:	b016      	add	sp, #88	; 0x58
 80045ec:	bd70      	pop	{r4, r5, r6, pc}
	...

080045f0 <__smakebuf_r>:
 80045f0:	898b      	ldrh	r3, [r1, #12]
 80045f2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80045f4:	079d      	lsls	r5, r3, #30
 80045f6:	4606      	mov	r6, r0
 80045f8:	460c      	mov	r4, r1
 80045fa:	d507      	bpl.n	800460c <__smakebuf_r+0x1c>
 80045fc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004600:	6023      	str	r3, [r4, #0]
 8004602:	6123      	str	r3, [r4, #16]
 8004604:	2301      	movs	r3, #1
 8004606:	6163      	str	r3, [r4, #20]
 8004608:	b002      	add	sp, #8
 800460a:	bd70      	pop	{r4, r5, r6, pc}
 800460c:	ab01      	add	r3, sp, #4
 800460e:	466a      	mov	r2, sp
 8004610:	f7ff ffc8 	bl	80045a4 <__swhatbuf_r>
 8004614:	9900      	ldr	r1, [sp, #0]
 8004616:	4605      	mov	r5, r0
 8004618:	4630      	mov	r0, r6
 800461a:	f000 f895 	bl	8004748 <_malloc_r>
 800461e:	b948      	cbnz	r0, 8004634 <__smakebuf_r+0x44>
 8004620:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004624:	059a      	lsls	r2, r3, #22
 8004626:	d4ef      	bmi.n	8004608 <__smakebuf_r+0x18>
 8004628:	f023 0303 	bic.w	r3, r3, #3
 800462c:	f043 0302 	orr.w	r3, r3, #2
 8004630:	81a3      	strh	r3, [r4, #12]
 8004632:	e7e3      	b.n	80045fc <__smakebuf_r+0xc>
 8004634:	4b0d      	ldr	r3, [pc, #52]	; (800466c <__smakebuf_r+0x7c>)
 8004636:	62b3      	str	r3, [r6, #40]	; 0x28
 8004638:	89a3      	ldrh	r3, [r4, #12]
 800463a:	6020      	str	r0, [r4, #0]
 800463c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004640:	81a3      	strh	r3, [r4, #12]
 8004642:	9b00      	ldr	r3, [sp, #0]
 8004644:	6163      	str	r3, [r4, #20]
 8004646:	9b01      	ldr	r3, [sp, #4]
 8004648:	6120      	str	r0, [r4, #16]
 800464a:	b15b      	cbz	r3, 8004664 <__smakebuf_r+0x74>
 800464c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004650:	4630      	mov	r0, r6
 8004652:	f001 f89d 	bl	8005790 <_isatty_r>
 8004656:	b128      	cbz	r0, 8004664 <__smakebuf_r+0x74>
 8004658:	89a3      	ldrh	r3, [r4, #12]
 800465a:	f023 0303 	bic.w	r3, r3, #3
 800465e:	f043 0301 	orr.w	r3, r3, #1
 8004662:	81a3      	strh	r3, [r4, #12]
 8004664:	89a0      	ldrh	r0, [r4, #12]
 8004666:	4305      	orrs	r5, r0
 8004668:	81a5      	strh	r5, [r4, #12]
 800466a:	e7cd      	b.n	8004608 <__smakebuf_r+0x18>
 800466c:	080043d9 	.word	0x080043d9

08004670 <_free_r>:
 8004670:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004672:	2900      	cmp	r1, #0
 8004674:	d044      	beq.n	8004700 <_free_r+0x90>
 8004676:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800467a:	9001      	str	r0, [sp, #4]
 800467c:	2b00      	cmp	r3, #0
 800467e:	f1a1 0404 	sub.w	r4, r1, #4
 8004682:	bfb8      	it	lt
 8004684:	18e4      	addlt	r4, r4, r3
 8004686:	f001 f8a1 	bl	80057cc <__malloc_lock>
 800468a:	4a1e      	ldr	r2, [pc, #120]	; (8004704 <_free_r+0x94>)
 800468c:	9801      	ldr	r0, [sp, #4]
 800468e:	6813      	ldr	r3, [r2, #0]
 8004690:	b933      	cbnz	r3, 80046a0 <_free_r+0x30>
 8004692:	6063      	str	r3, [r4, #4]
 8004694:	6014      	str	r4, [r2, #0]
 8004696:	b003      	add	sp, #12
 8004698:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800469c:	f001 b89c 	b.w	80057d8 <__malloc_unlock>
 80046a0:	42a3      	cmp	r3, r4
 80046a2:	d908      	bls.n	80046b6 <_free_r+0x46>
 80046a4:	6825      	ldr	r5, [r4, #0]
 80046a6:	1961      	adds	r1, r4, r5
 80046a8:	428b      	cmp	r3, r1
 80046aa:	bf01      	itttt	eq
 80046ac:	6819      	ldreq	r1, [r3, #0]
 80046ae:	685b      	ldreq	r3, [r3, #4]
 80046b0:	1949      	addeq	r1, r1, r5
 80046b2:	6021      	streq	r1, [r4, #0]
 80046b4:	e7ed      	b.n	8004692 <_free_r+0x22>
 80046b6:	461a      	mov	r2, r3
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	b10b      	cbz	r3, 80046c0 <_free_r+0x50>
 80046bc:	42a3      	cmp	r3, r4
 80046be:	d9fa      	bls.n	80046b6 <_free_r+0x46>
 80046c0:	6811      	ldr	r1, [r2, #0]
 80046c2:	1855      	adds	r5, r2, r1
 80046c4:	42a5      	cmp	r5, r4
 80046c6:	d10b      	bne.n	80046e0 <_free_r+0x70>
 80046c8:	6824      	ldr	r4, [r4, #0]
 80046ca:	4421      	add	r1, r4
 80046cc:	1854      	adds	r4, r2, r1
 80046ce:	42a3      	cmp	r3, r4
 80046d0:	6011      	str	r1, [r2, #0]
 80046d2:	d1e0      	bne.n	8004696 <_free_r+0x26>
 80046d4:	681c      	ldr	r4, [r3, #0]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	6053      	str	r3, [r2, #4]
 80046da:	4421      	add	r1, r4
 80046dc:	6011      	str	r1, [r2, #0]
 80046de:	e7da      	b.n	8004696 <_free_r+0x26>
 80046e0:	d902      	bls.n	80046e8 <_free_r+0x78>
 80046e2:	230c      	movs	r3, #12
 80046e4:	6003      	str	r3, [r0, #0]
 80046e6:	e7d6      	b.n	8004696 <_free_r+0x26>
 80046e8:	6825      	ldr	r5, [r4, #0]
 80046ea:	1961      	adds	r1, r4, r5
 80046ec:	428b      	cmp	r3, r1
 80046ee:	bf04      	itt	eq
 80046f0:	6819      	ldreq	r1, [r3, #0]
 80046f2:	685b      	ldreq	r3, [r3, #4]
 80046f4:	6063      	str	r3, [r4, #4]
 80046f6:	bf04      	itt	eq
 80046f8:	1949      	addeq	r1, r1, r5
 80046fa:	6021      	streq	r1, [r4, #0]
 80046fc:	6054      	str	r4, [r2, #4]
 80046fe:	e7ca      	b.n	8004696 <_free_r+0x26>
 8004700:	b003      	add	sp, #12
 8004702:	bd30      	pop	{r4, r5, pc}
 8004704:	200001d4 	.word	0x200001d4

08004708 <sbrk_aligned>:
 8004708:	b570      	push	{r4, r5, r6, lr}
 800470a:	4e0e      	ldr	r6, [pc, #56]	; (8004744 <sbrk_aligned+0x3c>)
 800470c:	460c      	mov	r4, r1
 800470e:	6831      	ldr	r1, [r6, #0]
 8004710:	4605      	mov	r5, r0
 8004712:	b911      	cbnz	r1, 800471a <sbrk_aligned+0x12>
 8004714:	f000 feb0 	bl	8005478 <_sbrk_r>
 8004718:	6030      	str	r0, [r6, #0]
 800471a:	4621      	mov	r1, r4
 800471c:	4628      	mov	r0, r5
 800471e:	f000 feab 	bl	8005478 <_sbrk_r>
 8004722:	1c43      	adds	r3, r0, #1
 8004724:	d00a      	beq.n	800473c <sbrk_aligned+0x34>
 8004726:	1cc4      	adds	r4, r0, #3
 8004728:	f024 0403 	bic.w	r4, r4, #3
 800472c:	42a0      	cmp	r0, r4
 800472e:	d007      	beq.n	8004740 <sbrk_aligned+0x38>
 8004730:	1a21      	subs	r1, r4, r0
 8004732:	4628      	mov	r0, r5
 8004734:	f000 fea0 	bl	8005478 <_sbrk_r>
 8004738:	3001      	adds	r0, #1
 800473a:	d101      	bne.n	8004740 <sbrk_aligned+0x38>
 800473c:	f04f 34ff 	mov.w	r4, #4294967295
 8004740:	4620      	mov	r0, r4
 8004742:	bd70      	pop	{r4, r5, r6, pc}
 8004744:	200001d8 	.word	0x200001d8

08004748 <_malloc_r>:
 8004748:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800474c:	1ccd      	adds	r5, r1, #3
 800474e:	f025 0503 	bic.w	r5, r5, #3
 8004752:	3508      	adds	r5, #8
 8004754:	2d0c      	cmp	r5, #12
 8004756:	bf38      	it	cc
 8004758:	250c      	movcc	r5, #12
 800475a:	2d00      	cmp	r5, #0
 800475c:	4607      	mov	r7, r0
 800475e:	db01      	blt.n	8004764 <_malloc_r+0x1c>
 8004760:	42a9      	cmp	r1, r5
 8004762:	d905      	bls.n	8004770 <_malloc_r+0x28>
 8004764:	230c      	movs	r3, #12
 8004766:	603b      	str	r3, [r7, #0]
 8004768:	2600      	movs	r6, #0
 800476a:	4630      	mov	r0, r6
 800476c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004770:	4e2e      	ldr	r6, [pc, #184]	; (800482c <_malloc_r+0xe4>)
 8004772:	f001 f82b 	bl	80057cc <__malloc_lock>
 8004776:	6833      	ldr	r3, [r6, #0]
 8004778:	461c      	mov	r4, r3
 800477a:	bb34      	cbnz	r4, 80047ca <_malloc_r+0x82>
 800477c:	4629      	mov	r1, r5
 800477e:	4638      	mov	r0, r7
 8004780:	f7ff ffc2 	bl	8004708 <sbrk_aligned>
 8004784:	1c43      	adds	r3, r0, #1
 8004786:	4604      	mov	r4, r0
 8004788:	d14d      	bne.n	8004826 <_malloc_r+0xde>
 800478a:	6834      	ldr	r4, [r6, #0]
 800478c:	4626      	mov	r6, r4
 800478e:	2e00      	cmp	r6, #0
 8004790:	d140      	bne.n	8004814 <_malloc_r+0xcc>
 8004792:	6823      	ldr	r3, [r4, #0]
 8004794:	4631      	mov	r1, r6
 8004796:	4638      	mov	r0, r7
 8004798:	eb04 0803 	add.w	r8, r4, r3
 800479c:	f000 fe6c 	bl	8005478 <_sbrk_r>
 80047a0:	4580      	cmp	r8, r0
 80047a2:	d13a      	bne.n	800481a <_malloc_r+0xd2>
 80047a4:	6821      	ldr	r1, [r4, #0]
 80047a6:	3503      	adds	r5, #3
 80047a8:	1a6d      	subs	r5, r5, r1
 80047aa:	f025 0503 	bic.w	r5, r5, #3
 80047ae:	3508      	adds	r5, #8
 80047b0:	2d0c      	cmp	r5, #12
 80047b2:	bf38      	it	cc
 80047b4:	250c      	movcc	r5, #12
 80047b6:	4629      	mov	r1, r5
 80047b8:	4638      	mov	r0, r7
 80047ba:	f7ff ffa5 	bl	8004708 <sbrk_aligned>
 80047be:	3001      	adds	r0, #1
 80047c0:	d02b      	beq.n	800481a <_malloc_r+0xd2>
 80047c2:	6823      	ldr	r3, [r4, #0]
 80047c4:	442b      	add	r3, r5
 80047c6:	6023      	str	r3, [r4, #0]
 80047c8:	e00e      	b.n	80047e8 <_malloc_r+0xa0>
 80047ca:	6822      	ldr	r2, [r4, #0]
 80047cc:	1b52      	subs	r2, r2, r5
 80047ce:	d41e      	bmi.n	800480e <_malloc_r+0xc6>
 80047d0:	2a0b      	cmp	r2, #11
 80047d2:	d916      	bls.n	8004802 <_malloc_r+0xba>
 80047d4:	1961      	adds	r1, r4, r5
 80047d6:	42a3      	cmp	r3, r4
 80047d8:	6025      	str	r5, [r4, #0]
 80047da:	bf18      	it	ne
 80047dc:	6059      	strne	r1, [r3, #4]
 80047de:	6863      	ldr	r3, [r4, #4]
 80047e0:	bf08      	it	eq
 80047e2:	6031      	streq	r1, [r6, #0]
 80047e4:	5162      	str	r2, [r4, r5]
 80047e6:	604b      	str	r3, [r1, #4]
 80047e8:	4638      	mov	r0, r7
 80047ea:	f104 060b 	add.w	r6, r4, #11
 80047ee:	f000 fff3 	bl	80057d8 <__malloc_unlock>
 80047f2:	f026 0607 	bic.w	r6, r6, #7
 80047f6:	1d23      	adds	r3, r4, #4
 80047f8:	1af2      	subs	r2, r6, r3
 80047fa:	d0b6      	beq.n	800476a <_malloc_r+0x22>
 80047fc:	1b9b      	subs	r3, r3, r6
 80047fe:	50a3      	str	r3, [r4, r2]
 8004800:	e7b3      	b.n	800476a <_malloc_r+0x22>
 8004802:	6862      	ldr	r2, [r4, #4]
 8004804:	42a3      	cmp	r3, r4
 8004806:	bf0c      	ite	eq
 8004808:	6032      	streq	r2, [r6, #0]
 800480a:	605a      	strne	r2, [r3, #4]
 800480c:	e7ec      	b.n	80047e8 <_malloc_r+0xa0>
 800480e:	4623      	mov	r3, r4
 8004810:	6864      	ldr	r4, [r4, #4]
 8004812:	e7b2      	b.n	800477a <_malloc_r+0x32>
 8004814:	4634      	mov	r4, r6
 8004816:	6876      	ldr	r6, [r6, #4]
 8004818:	e7b9      	b.n	800478e <_malloc_r+0x46>
 800481a:	230c      	movs	r3, #12
 800481c:	603b      	str	r3, [r7, #0]
 800481e:	4638      	mov	r0, r7
 8004820:	f000 ffda 	bl	80057d8 <__malloc_unlock>
 8004824:	e7a1      	b.n	800476a <_malloc_r+0x22>
 8004826:	6025      	str	r5, [r4, #0]
 8004828:	e7de      	b.n	80047e8 <_malloc_r+0xa0>
 800482a:	bf00      	nop
 800482c:	200001d4 	.word	0x200001d4

08004830 <_sungetc_r>:
 8004830:	b538      	push	{r3, r4, r5, lr}
 8004832:	1c4b      	adds	r3, r1, #1
 8004834:	4614      	mov	r4, r2
 8004836:	d103      	bne.n	8004840 <_sungetc_r+0x10>
 8004838:	f04f 35ff 	mov.w	r5, #4294967295
 800483c:	4628      	mov	r0, r5
 800483e:	bd38      	pop	{r3, r4, r5, pc}
 8004840:	8993      	ldrh	r3, [r2, #12]
 8004842:	f023 0320 	bic.w	r3, r3, #32
 8004846:	8193      	strh	r3, [r2, #12]
 8004848:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800484a:	6852      	ldr	r2, [r2, #4]
 800484c:	b2cd      	uxtb	r5, r1
 800484e:	b18b      	cbz	r3, 8004874 <_sungetc_r+0x44>
 8004850:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004852:	4293      	cmp	r3, r2
 8004854:	dd08      	ble.n	8004868 <_sungetc_r+0x38>
 8004856:	6823      	ldr	r3, [r4, #0]
 8004858:	1e5a      	subs	r2, r3, #1
 800485a:	6022      	str	r2, [r4, #0]
 800485c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8004860:	6863      	ldr	r3, [r4, #4]
 8004862:	3301      	adds	r3, #1
 8004864:	6063      	str	r3, [r4, #4]
 8004866:	e7e9      	b.n	800483c <_sungetc_r+0xc>
 8004868:	4621      	mov	r1, r4
 800486a:	f000 ff45 	bl	80056f8 <__submore>
 800486e:	2800      	cmp	r0, #0
 8004870:	d0f1      	beq.n	8004856 <_sungetc_r+0x26>
 8004872:	e7e1      	b.n	8004838 <_sungetc_r+0x8>
 8004874:	6921      	ldr	r1, [r4, #16]
 8004876:	6823      	ldr	r3, [r4, #0]
 8004878:	b151      	cbz	r1, 8004890 <_sungetc_r+0x60>
 800487a:	4299      	cmp	r1, r3
 800487c:	d208      	bcs.n	8004890 <_sungetc_r+0x60>
 800487e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8004882:	42a9      	cmp	r1, r5
 8004884:	d104      	bne.n	8004890 <_sungetc_r+0x60>
 8004886:	3b01      	subs	r3, #1
 8004888:	3201      	adds	r2, #1
 800488a:	6023      	str	r3, [r4, #0]
 800488c:	6062      	str	r2, [r4, #4]
 800488e:	e7d5      	b.n	800483c <_sungetc_r+0xc>
 8004890:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8004894:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004898:	6363      	str	r3, [r4, #52]	; 0x34
 800489a:	2303      	movs	r3, #3
 800489c:	63a3      	str	r3, [r4, #56]	; 0x38
 800489e:	4623      	mov	r3, r4
 80048a0:	f803 5f46 	strb.w	r5, [r3, #70]!
 80048a4:	6023      	str	r3, [r4, #0]
 80048a6:	2301      	movs	r3, #1
 80048a8:	e7dc      	b.n	8004864 <_sungetc_r+0x34>

080048aa <__ssrefill_r>:
 80048aa:	b510      	push	{r4, lr}
 80048ac:	460c      	mov	r4, r1
 80048ae:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80048b0:	b169      	cbz	r1, 80048ce <__ssrefill_r+0x24>
 80048b2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80048b6:	4299      	cmp	r1, r3
 80048b8:	d001      	beq.n	80048be <__ssrefill_r+0x14>
 80048ba:	f7ff fed9 	bl	8004670 <_free_r>
 80048be:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80048c0:	6063      	str	r3, [r4, #4]
 80048c2:	2000      	movs	r0, #0
 80048c4:	6360      	str	r0, [r4, #52]	; 0x34
 80048c6:	b113      	cbz	r3, 80048ce <__ssrefill_r+0x24>
 80048c8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80048ca:	6023      	str	r3, [r4, #0]
 80048cc:	bd10      	pop	{r4, pc}
 80048ce:	6923      	ldr	r3, [r4, #16]
 80048d0:	6023      	str	r3, [r4, #0]
 80048d2:	2300      	movs	r3, #0
 80048d4:	6063      	str	r3, [r4, #4]
 80048d6:	89a3      	ldrh	r3, [r4, #12]
 80048d8:	f043 0320 	orr.w	r3, r3, #32
 80048dc:	81a3      	strh	r3, [r4, #12]
 80048de:	f04f 30ff 	mov.w	r0, #4294967295
 80048e2:	e7f3      	b.n	80048cc <__ssrefill_r+0x22>

080048e4 <__ssvfiscanf_r>:
 80048e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048e8:	460c      	mov	r4, r1
 80048ea:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 80048ee:	2100      	movs	r1, #0
 80048f0:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 80048f4:	49a6      	ldr	r1, [pc, #664]	; (8004b90 <__ssvfiscanf_r+0x2ac>)
 80048f6:	91a0      	str	r1, [sp, #640]	; 0x280
 80048f8:	f10d 0804 	add.w	r8, sp, #4
 80048fc:	49a5      	ldr	r1, [pc, #660]	; (8004b94 <__ssvfiscanf_r+0x2b0>)
 80048fe:	4fa6      	ldr	r7, [pc, #664]	; (8004b98 <__ssvfiscanf_r+0x2b4>)
 8004900:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8004b9c <__ssvfiscanf_r+0x2b8>
 8004904:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8004908:	4606      	mov	r6, r0
 800490a:	91a1      	str	r1, [sp, #644]	; 0x284
 800490c:	9300      	str	r3, [sp, #0]
 800490e:	7813      	ldrb	r3, [r2, #0]
 8004910:	2b00      	cmp	r3, #0
 8004912:	f000 815a 	beq.w	8004bca <__ssvfiscanf_r+0x2e6>
 8004916:	5dd9      	ldrb	r1, [r3, r7]
 8004918:	f011 0108 	ands.w	r1, r1, #8
 800491c:	f102 0501 	add.w	r5, r2, #1
 8004920:	d019      	beq.n	8004956 <__ssvfiscanf_r+0x72>
 8004922:	6863      	ldr	r3, [r4, #4]
 8004924:	2b00      	cmp	r3, #0
 8004926:	dd0f      	ble.n	8004948 <__ssvfiscanf_r+0x64>
 8004928:	6823      	ldr	r3, [r4, #0]
 800492a:	781a      	ldrb	r2, [r3, #0]
 800492c:	5cba      	ldrb	r2, [r7, r2]
 800492e:	0712      	lsls	r2, r2, #28
 8004930:	d401      	bmi.n	8004936 <__ssvfiscanf_r+0x52>
 8004932:	462a      	mov	r2, r5
 8004934:	e7eb      	b.n	800490e <__ssvfiscanf_r+0x2a>
 8004936:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8004938:	3201      	adds	r2, #1
 800493a:	9245      	str	r2, [sp, #276]	; 0x114
 800493c:	6862      	ldr	r2, [r4, #4]
 800493e:	3301      	adds	r3, #1
 8004940:	3a01      	subs	r2, #1
 8004942:	6062      	str	r2, [r4, #4]
 8004944:	6023      	str	r3, [r4, #0]
 8004946:	e7ec      	b.n	8004922 <__ssvfiscanf_r+0x3e>
 8004948:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800494a:	4621      	mov	r1, r4
 800494c:	4630      	mov	r0, r6
 800494e:	4798      	blx	r3
 8004950:	2800      	cmp	r0, #0
 8004952:	d0e9      	beq.n	8004928 <__ssvfiscanf_r+0x44>
 8004954:	e7ed      	b.n	8004932 <__ssvfiscanf_r+0x4e>
 8004956:	2b25      	cmp	r3, #37	; 0x25
 8004958:	d012      	beq.n	8004980 <__ssvfiscanf_r+0x9c>
 800495a:	469a      	mov	sl, r3
 800495c:	6863      	ldr	r3, [r4, #4]
 800495e:	2b00      	cmp	r3, #0
 8004960:	f340 8091 	ble.w	8004a86 <__ssvfiscanf_r+0x1a2>
 8004964:	6822      	ldr	r2, [r4, #0]
 8004966:	7813      	ldrb	r3, [r2, #0]
 8004968:	4553      	cmp	r3, sl
 800496a:	f040 812e 	bne.w	8004bca <__ssvfiscanf_r+0x2e6>
 800496e:	6863      	ldr	r3, [r4, #4]
 8004970:	3b01      	subs	r3, #1
 8004972:	6063      	str	r3, [r4, #4]
 8004974:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8004976:	3201      	adds	r2, #1
 8004978:	3301      	adds	r3, #1
 800497a:	6022      	str	r2, [r4, #0]
 800497c:	9345      	str	r3, [sp, #276]	; 0x114
 800497e:	e7d8      	b.n	8004932 <__ssvfiscanf_r+0x4e>
 8004980:	9141      	str	r1, [sp, #260]	; 0x104
 8004982:	9143      	str	r1, [sp, #268]	; 0x10c
 8004984:	7853      	ldrb	r3, [r2, #1]
 8004986:	2b2a      	cmp	r3, #42	; 0x2a
 8004988:	bf02      	ittt	eq
 800498a:	2310      	moveq	r3, #16
 800498c:	1c95      	addeq	r5, r2, #2
 800498e:	9341      	streq	r3, [sp, #260]	; 0x104
 8004990:	220a      	movs	r2, #10
 8004992:	46aa      	mov	sl, r5
 8004994:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8004998:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800499c:	2b09      	cmp	r3, #9
 800499e:	d91d      	bls.n	80049dc <__ssvfiscanf_r+0xf8>
 80049a0:	487e      	ldr	r0, [pc, #504]	; (8004b9c <__ssvfiscanf_r+0x2b8>)
 80049a2:	2203      	movs	r2, #3
 80049a4:	f7fb fc2c 	bl	8000200 <memchr>
 80049a8:	b140      	cbz	r0, 80049bc <__ssvfiscanf_r+0xd8>
 80049aa:	2301      	movs	r3, #1
 80049ac:	eba0 0009 	sub.w	r0, r0, r9
 80049b0:	fa03 f000 	lsl.w	r0, r3, r0
 80049b4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80049b6:	4318      	orrs	r0, r3
 80049b8:	9041      	str	r0, [sp, #260]	; 0x104
 80049ba:	4655      	mov	r5, sl
 80049bc:	f815 3b01 	ldrb.w	r3, [r5], #1
 80049c0:	2b78      	cmp	r3, #120	; 0x78
 80049c2:	d806      	bhi.n	80049d2 <__ssvfiscanf_r+0xee>
 80049c4:	2b57      	cmp	r3, #87	; 0x57
 80049c6:	d810      	bhi.n	80049ea <__ssvfiscanf_r+0x106>
 80049c8:	2b25      	cmp	r3, #37	; 0x25
 80049ca:	d0c6      	beq.n	800495a <__ssvfiscanf_r+0x76>
 80049cc:	d856      	bhi.n	8004a7c <__ssvfiscanf_r+0x198>
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d064      	beq.n	8004a9c <__ssvfiscanf_r+0x1b8>
 80049d2:	2303      	movs	r3, #3
 80049d4:	9347      	str	r3, [sp, #284]	; 0x11c
 80049d6:	230a      	movs	r3, #10
 80049d8:	9342      	str	r3, [sp, #264]	; 0x108
 80049da:	e071      	b.n	8004ac0 <__ssvfiscanf_r+0x1dc>
 80049dc:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80049de:	fb02 1103 	mla	r1, r2, r3, r1
 80049e2:	3930      	subs	r1, #48	; 0x30
 80049e4:	9143      	str	r1, [sp, #268]	; 0x10c
 80049e6:	4655      	mov	r5, sl
 80049e8:	e7d3      	b.n	8004992 <__ssvfiscanf_r+0xae>
 80049ea:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 80049ee:	2a20      	cmp	r2, #32
 80049f0:	d8ef      	bhi.n	80049d2 <__ssvfiscanf_r+0xee>
 80049f2:	a101      	add	r1, pc, #4	; (adr r1, 80049f8 <__ssvfiscanf_r+0x114>)
 80049f4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80049f8:	08004aab 	.word	0x08004aab
 80049fc:	080049d3 	.word	0x080049d3
 8004a00:	080049d3 	.word	0x080049d3
 8004a04:	08004b09 	.word	0x08004b09
 8004a08:	080049d3 	.word	0x080049d3
 8004a0c:	080049d3 	.word	0x080049d3
 8004a10:	080049d3 	.word	0x080049d3
 8004a14:	080049d3 	.word	0x080049d3
 8004a18:	080049d3 	.word	0x080049d3
 8004a1c:	080049d3 	.word	0x080049d3
 8004a20:	080049d3 	.word	0x080049d3
 8004a24:	08004b1f 	.word	0x08004b1f
 8004a28:	08004af5 	.word	0x08004af5
 8004a2c:	08004a83 	.word	0x08004a83
 8004a30:	08004a83 	.word	0x08004a83
 8004a34:	08004a83 	.word	0x08004a83
 8004a38:	080049d3 	.word	0x080049d3
 8004a3c:	08004af9 	.word	0x08004af9
 8004a40:	080049d3 	.word	0x080049d3
 8004a44:	080049d3 	.word	0x080049d3
 8004a48:	080049d3 	.word	0x080049d3
 8004a4c:	080049d3 	.word	0x080049d3
 8004a50:	08004b2f 	.word	0x08004b2f
 8004a54:	08004b01 	.word	0x08004b01
 8004a58:	08004aa3 	.word	0x08004aa3
 8004a5c:	080049d3 	.word	0x080049d3
 8004a60:	080049d3 	.word	0x080049d3
 8004a64:	08004b2b 	.word	0x08004b2b
 8004a68:	080049d3 	.word	0x080049d3
 8004a6c:	08004af5 	.word	0x08004af5
 8004a70:	080049d3 	.word	0x080049d3
 8004a74:	080049d3 	.word	0x080049d3
 8004a78:	08004aab 	.word	0x08004aab
 8004a7c:	3b45      	subs	r3, #69	; 0x45
 8004a7e:	2b02      	cmp	r3, #2
 8004a80:	d8a7      	bhi.n	80049d2 <__ssvfiscanf_r+0xee>
 8004a82:	2305      	movs	r3, #5
 8004a84:	e01b      	b.n	8004abe <__ssvfiscanf_r+0x1da>
 8004a86:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8004a88:	4621      	mov	r1, r4
 8004a8a:	4630      	mov	r0, r6
 8004a8c:	4798      	blx	r3
 8004a8e:	2800      	cmp	r0, #0
 8004a90:	f43f af68 	beq.w	8004964 <__ssvfiscanf_r+0x80>
 8004a94:	9844      	ldr	r0, [sp, #272]	; 0x110
 8004a96:	2800      	cmp	r0, #0
 8004a98:	f040 808d 	bne.w	8004bb6 <__ssvfiscanf_r+0x2d2>
 8004a9c:	f04f 30ff 	mov.w	r0, #4294967295
 8004aa0:	e08f      	b.n	8004bc2 <__ssvfiscanf_r+0x2de>
 8004aa2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8004aa4:	f042 0220 	orr.w	r2, r2, #32
 8004aa8:	9241      	str	r2, [sp, #260]	; 0x104
 8004aaa:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8004aac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ab0:	9241      	str	r2, [sp, #260]	; 0x104
 8004ab2:	2210      	movs	r2, #16
 8004ab4:	2b6f      	cmp	r3, #111	; 0x6f
 8004ab6:	9242      	str	r2, [sp, #264]	; 0x108
 8004ab8:	bf34      	ite	cc
 8004aba:	2303      	movcc	r3, #3
 8004abc:	2304      	movcs	r3, #4
 8004abe:	9347      	str	r3, [sp, #284]	; 0x11c
 8004ac0:	6863      	ldr	r3, [r4, #4]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	dd42      	ble.n	8004b4c <__ssvfiscanf_r+0x268>
 8004ac6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004ac8:	0659      	lsls	r1, r3, #25
 8004aca:	d404      	bmi.n	8004ad6 <__ssvfiscanf_r+0x1f2>
 8004acc:	6823      	ldr	r3, [r4, #0]
 8004ace:	781a      	ldrb	r2, [r3, #0]
 8004ad0:	5cba      	ldrb	r2, [r7, r2]
 8004ad2:	0712      	lsls	r2, r2, #28
 8004ad4:	d441      	bmi.n	8004b5a <__ssvfiscanf_r+0x276>
 8004ad6:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8004ad8:	2b02      	cmp	r3, #2
 8004ada:	dc50      	bgt.n	8004b7e <__ssvfiscanf_r+0x29a>
 8004adc:	466b      	mov	r3, sp
 8004ade:	4622      	mov	r2, r4
 8004ae0:	a941      	add	r1, sp, #260	; 0x104
 8004ae2:	4630      	mov	r0, r6
 8004ae4:	f000 fb64 	bl	80051b0 <_scanf_chars>
 8004ae8:	2801      	cmp	r0, #1
 8004aea:	d06e      	beq.n	8004bca <__ssvfiscanf_r+0x2e6>
 8004aec:	2802      	cmp	r0, #2
 8004aee:	f47f af20 	bne.w	8004932 <__ssvfiscanf_r+0x4e>
 8004af2:	e7cf      	b.n	8004a94 <__ssvfiscanf_r+0x1b0>
 8004af4:	220a      	movs	r2, #10
 8004af6:	e7dd      	b.n	8004ab4 <__ssvfiscanf_r+0x1d0>
 8004af8:	2300      	movs	r3, #0
 8004afa:	9342      	str	r3, [sp, #264]	; 0x108
 8004afc:	2303      	movs	r3, #3
 8004afe:	e7de      	b.n	8004abe <__ssvfiscanf_r+0x1da>
 8004b00:	2308      	movs	r3, #8
 8004b02:	9342      	str	r3, [sp, #264]	; 0x108
 8004b04:	2304      	movs	r3, #4
 8004b06:	e7da      	b.n	8004abe <__ssvfiscanf_r+0x1da>
 8004b08:	4629      	mov	r1, r5
 8004b0a:	4640      	mov	r0, r8
 8004b0c:	f000 fcc4 	bl	8005498 <__sccl>
 8004b10:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004b12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b16:	9341      	str	r3, [sp, #260]	; 0x104
 8004b18:	4605      	mov	r5, r0
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e7cf      	b.n	8004abe <__ssvfiscanf_r+0x1da>
 8004b1e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004b20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b24:	9341      	str	r3, [sp, #260]	; 0x104
 8004b26:	2300      	movs	r3, #0
 8004b28:	e7c9      	b.n	8004abe <__ssvfiscanf_r+0x1da>
 8004b2a:	2302      	movs	r3, #2
 8004b2c:	e7c7      	b.n	8004abe <__ssvfiscanf_r+0x1da>
 8004b2e:	9841      	ldr	r0, [sp, #260]	; 0x104
 8004b30:	06c3      	lsls	r3, r0, #27
 8004b32:	f53f aefe 	bmi.w	8004932 <__ssvfiscanf_r+0x4e>
 8004b36:	9b00      	ldr	r3, [sp, #0]
 8004b38:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8004b3a:	1d19      	adds	r1, r3, #4
 8004b3c:	9100      	str	r1, [sp, #0]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f010 0f01 	tst.w	r0, #1
 8004b44:	bf14      	ite	ne
 8004b46:	801a      	strhne	r2, [r3, #0]
 8004b48:	601a      	streq	r2, [r3, #0]
 8004b4a:	e6f2      	b.n	8004932 <__ssvfiscanf_r+0x4e>
 8004b4c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8004b4e:	4621      	mov	r1, r4
 8004b50:	4630      	mov	r0, r6
 8004b52:	4798      	blx	r3
 8004b54:	2800      	cmp	r0, #0
 8004b56:	d0b6      	beq.n	8004ac6 <__ssvfiscanf_r+0x1e2>
 8004b58:	e79c      	b.n	8004a94 <__ssvfiscanf_r+0x1b0>
 8004b5a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8004b5c:	3201      	adds	r2, #1
 8004b5e:	9245      	str	r2, [sp, #276]	; 0x114
 8004b60:	6862      	ldr	r2, [r4, #4]
 8004b62:	3a01      	subs	r2, #1
 8004b64:	2a00      	cmp	r2, #0
 8004b66:	6062      	str	r2, [r4, #4]
 8004b68:	dd02      	ble.n	8004b70 <__ssvfiscanf_r+0x28c>
 8004b6a:	3301      	adds	r3, #1
 8004b6c:	6023      	str	r3, [r4, #0]
 8004b6e:	e7ad      	b.n	8004acc <__ssvfiscanf_r+0x1e8>
 8004b70:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8004b72:	4621      	mov	r1, r4
 8004b74:	4630      	mov	r0, r6
 8004b76:	4798      	blx	r3
 8004b78:	2800      	cmp	r0, #0
 8004b7a:	d0a7      	beq.n	8004acc <__ssvfiscanf_r+0x1e8>
 8004b7c:	e78a      	b.n	8004a94 <__ssvfiscanf_r+0x1b0>
 8004b7e:	2b04      	cmp	r3, #4
 8004b80:	dc0e      	bgt.n	8004ba0 <__ssvfiscanf_r+0x2bc>
 8004b82:	466b      	mov	r3, sp
 8004b84:	4622      	mov	r2, r4
 8004b86:	a941      	add	r1, sp, #260	; 0x104
 8004b88:	4630      	mov	r0, r6
 8004b8a:	f000 fb6b 	bl	8005264 <_scanf_i>
 8004b8e:	e7ab      	b.n	8004ae8 <__ssvfiscanf_r+0x204>
 8004b90:	08004831 	.word	0x08004831
 8004b94:	080048ab 	.word	0x080048ab
 8004b98:	080059ab 	.word	0x080059ab
 8004b9c:	0800595c 	.word	0x0800595c
 8004ba0:	4b0b      	ldr	r3, [pc, #44]	; (8004bd0 <__ssvfiscanf_r+0x2ec>)
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	f43f aec5 	beq.w	8004932 <__ssvfiscanf_r+0x4e>
 8004ba8:	466b      	mov	r3, sp
 8004baa:	4622      	mov	r2, r4
 8004bac:	a941      	add	r1, sp, #260	; 0x104
 8004bae:	4630      	mov	r0, r6
 8004bb0:	f3af 8000 	nop.w
 8004bb4:	e798      	b.n	8004ae8 <__ssvfiscanf_r+0x204>
 8004bb6:	89a3      	ldrh	r3, [r4, #12]
 8004bb8:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004bbc:	bf18      	it	ne
 8004bbe:	f04f 30ff 	movne.w	r0, #4294967295
 8004bc2:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8004bc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bca:	9844      	ldr	r0, [sp, #272]	; 0x110
 8004bcc:	e7f9      	b.n	8004bc2 <__ssvfiscanf_r+0x2de>
 8004bce:	bf00      	nop
 8004bd0:	00000000 	.word	0x00000000

08004bd4 <__sfputc_r>:
 8004bd4:	6893      	ldr	r3, [r2, #8]
 8004bd6:	3b01      	subs	r3, #1
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	b410      	push	{r4}
 8004bdc:	6093      	str	r3, [r2, #8]
 8004bde:	da08      	bge.n	8004bf2 <__sfputc_r+0x1e>
 8004be0:	6994      	ldr	r4, [r2, #24]
 8004be2:	42a3      	cmp	r3, r4
 8004be4:	db01      	blt.n	8004bea <__sfputc_r+0x16>
 8004be6:	290a      	cmp	r1, #10
 8004be8:	d103      	bne.n	8004bf2 <__sfputc_r+0x1e>
 8004bea:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004bee:	f7ff ba2b 	b.w	8004048 <__swbuf_r>
 8004bf2:	6813      	ldr	r3, [r2, #0]
 8004bf4:	1c58      	adds	r0, r3, #1
 8004bf6:	6010      	str	r0, [r2, #0]
 8004bf8:	7019      	strb	r1, [r3, #0]
 8004bfa:	4608      	mov	r0, r1
 8004bfc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004c00:	4770      	bx	lr

08004c02 <__sfputs_r>:
 8004c02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c04:	4606      	mov	r6, r0
 8004c06:	460f      	mov	r7, r1
 8004c08:	4614      	mov	r4, r2
 8004c0a:	18d5      	adds	r5, r2, r3
 8004c0c:	42ac      	cmp	r4, r5
 8004c0e:	d101      	bne.n	8004c14 <__sfputs_r+0x12>
 8004c10:	2000      	movs	r0, #0
 8004c12:	e007      	b.n	8004c24 <__sfputs_r+0x22>
 8004c14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c18:	463a      	mov	r2, r7
 8004c1a:	4630      	mov	r0, r6
 8004c1c:	f7ff ffda 	bl	8004bd4 <__sfputc_r>
 8004c20:	1c43      	adds	r3, r0, #1
 8004c22:	d1f3      	bne.n	8004c0c <__sfputs_r+0xa>
 8004c24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004c28 <_vfiprintf_r>:
 8004c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c2c:	460d      	mov	r5, r1
 8004c2e:	b09d      	sub	sp, #116	; 0x74
 8004c30:	4614      	mov	r4, r2
 8004c32:	4698      	mov	r8, r3
 8004c34:	4606      	mov	r6, r0
 8004c36:	b118      	cbz	r0, 8004c40 <_vfiprintf_r+0x18>
 8004c38:	6983      	ldr	r3, [r0, #24]
 8004c3a:	b90b      	cbnz	r3, 8004c40 <_vfiprintf_r+0x18>
 8004c3c:	f7ff fc00 	bl	8004440 <__sinit>
 8004c40:	4b89      	ldr	r3, [pc, #548]	; (8004e68 <_vfiprintf_r+0x240>)
 8004c42:	429d      	cmp	r5, r3
 8004c44:	d11b      	bne.n	8004c7e <_vfiprintf_r+0x56>
 8004c46:	6875      	ldr	r5, [r6, #4]
 8004c48:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004c4a:	07d9      	lsls	r1, r3, #31
 8004c4c:	d405      	bmi.n	8004c5a <_vfiprintf_r+0x32>
 8004c4e:	89ab      	ldrh	r3, [r5, #12]
 8004c50:	059a      	lsls	r2, r3, #22
 8004c52:	d402      	bmi.n	8004c5a <_vfiprintf_r+0x32>
 8004c54:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004c56:	f7ff fc91 	bl	800457c <__retarget_lock_acquire_recursive>
 8004c5a:	89ab      	ldrh	r3, [r5, #12]
 8004c5c:	071b      	lsls	r3, r3, #28
 8004c5e:	d501      	bpl.n	8004c64 <_vfiprintf_r+0x3c>
 8004c60:	692b      	ldr	r3, [r5, #16]
 8004c62:	b9eb      	cbnz	r3, 8004ca0 <_vfiprintf_r+0x78>
 8004c64:	4629      	mov	r1, r5
 8004c66:	4630      	mov	r0, r6
 8004c68:	f7ff fa52 	bl	8004110 <__swsetup_r>
 8004c6c:	b1c0      	cbz	r0, 8004ca0 <_vfiprintf_r+0x78>
 8004c6e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004c70:	07dc      	lsls	r4, r3, #31
 8004c72:	d50e      	bpl.n	8004c92 <_vfiprintf_r+0x6a>
 8004c74:	f04f 30ff 	mov.w	r0, #4294967295
 8004c78:	b01d      	add	sp, #116	; 0x74
 8004c7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c7e:	4b7b      	ldr	r3, [pc, #492]	; (8004e6c <_vfiprintf_r+0x244>)
 8004c80:	429d      	cmp	r5, r3
 8004c82:	d101      	bne.n	8004c88 <_vfiprintf_r+0x60>
 8004c84:	68b5      	ldr	r5, [r6, #8]
 8004c86:	e7df      	b.n	8004c48 <_vfiprintf_r+0x20>
 8004c88:	4b79      	ldr	r3, [pc, #484]	; (8004e70 <_vfiprintf_r+0x248>)
 8004c8a:	429d      	cmp	r5, r3
 8004c8c:	bf08      	it	eq
 8004c8e:	68f5      	ldreq	r5, [r6, #12]
 8004c90:	e7da      	b.n	8004c48 <_vfiprintf_r+0x20>
 8004c92:	89ab      	ldrh	r3, [r5, #12]
 8004c94:	0598      	lsls	r0, r3, #22
 8004c96:	d4ed      	bmi.n	8004c74 <_vfiprintf_r+0x4c>
 8004c98:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004c9a:	f7ff fc70 	bl	800457e <__retarget_lock_release_recursive>
 8004c9e:	e7e9      	b.n	8004c74 <_vfiprintf_r+0x4c>
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	9309      	str	r3, [sp, #36]	; 0x24
 8004ca4:	2320      	movs	r3, #32
 8004ca6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004caa:	f8cd 800c 	str.w	r8, [sp, #12]
 8004cae:	2330      	movs	r3, #48	; 0x30
 8004cb0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004e74 <_vfiprintf_r+0x24c>
 8004cb4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004cb8:	f04f 0901 	mov.w	r9, #1
 8004cbc:	4623      	mov	r3, r4
 8004cbe:	469a      	mov	sl, r3
 8004cc0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004cc4:	b10a      	cbz	r2, 8004cca <_vfiprintf_r+0xa2>
 8004cc6:	2a25      	cmp	r2, #37	; 0x25
 8004cc8:	d1f9      	bne.n	8004cbe <_vfiprintf_r+0x96>
 8004cca:	ebba 0b04 	subs.w	fp, sl, r4
 8004cce:	d00b      	beq.n	8004ce8 <_vfiprintf_r+0xc0>
 8004cd0:	465b      	mov	r3, fp
 8004cd2:	4622      	mov	r2, r4
 8004cd4:	4629      	mov	r1, r5
 8004cd6:	4630      	mov	r0, r6
 8004cd8:	f7ff ff93 	bl	8004c02 <__sfputs_r>
 8004cdc:	3001      	adds	r0, #1
 8004cde:	f000 80aa 	beq.w	8004e36 <_vfiprintf_r+0x20e>
 8004ce2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004ce4:	445a      	add	r2, fp
 8004ce6:	9209      	str	r2, [sp, #36]	; 0x24
 8004ce8:	f89a 3000 	ldrb.w	r3, [sl]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	f000 80a2 	beq.w	8004e36 <_vfiprintf_r+0x20e>
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	f04f 32ff 	mov.w	r2, #4294967295
 8004cf8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004cfc:	f10a 0a01 	add.w	sl, sl, #1
 8004d00:	9304      	str	r3, [sp, #16]
 8004d02:	9307      	str	r3, [sp, #28]
 8004d04:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004d08:	931a      	str	r3, [sp, #104]	; 0x68
 8004d0a:	4654      	mov	r4, sl
 8004d0c:	2205      	movs	r2, #5
 8004d0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d12:	4858      	ldr	r0, [pc, #352]	; (8004e74 <_vfiprintf_r+0x24c>)
 8004d14:	f7fb fa74 	bl	8000200 <memchr>
 8004d18:	9a04      	ldr	r2, [sp, #16]
 8004d1a:	b9d8      	cbnz	r0, 8004d54 <_vfiprintf_r+0x12c>
 8004d1c:	06d1      	lsls	r1, r2, #27
 8004d1e:	bf44      	itt	mi
 8004d20:	2320      	movmi	r3, #32
 8004d22:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004d26:	0713      	lsls	r3, r2, #28
 8004d28:	bf44      	itt	mi
 8004d2a:	232b      	movmi	r3, #43	; 0x2b
 8004d2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004d30:	f89a 3000 	ldrb.w	r3, [sl]
 8004d34:	2b2a      	cmp	r3, #42	; 0x2a
 8004d36:	d015      	beq.n	8004d64 <_vfiprintf_r+0x13c>
 8004d38:	9a07      	ldr	r2, [sp, #28]
 8004d3a:	4654      	mov	r4, sl
 8004d3c:	2000      	movs	r0, #0
 8004d3e:	f04f 0c0a 	mov.w	ip, #10
 8004d42:	4621      	mov	r1, r4
 8004d44:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004d48:	3b30      	subs	r3, #48	; 0x30
 8004d4a:	2b09      	cmp	r3, #9
 8004d4c:	d94e      	bls.n	8004dec <_vfiprintf_r+0x1c4>
 8004d4e:	b1b0      	cbz	r0, 8004d7e <_vfiprintf_r+0x156>
 8004d50:	9207      	str	r2, [sp, #28]
 8004d52:	e014      	b.n	8004d7e <_vfiprintf_r+0x156>
 8004d54:	eba0 0308 	sub.w	r3, r0, r8
 8004d58:	fa09 f303 	lsl.w	r3, r9, r3
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	9304      	str	r3, [sp, #16]
 8004d60:	46a2      	mov	sl, r4
 8004d62:	e7d2      	b.n	8004d0a <_vfiprintf_r+0xe2>
 8004d64:	9b03      	ldr	r3, [sp, #12]
 8004d66:	1d19      	adds	r1, r3, #4
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	9103      	str	r1, [sp, #12]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	bfbb      	ittet	lt
 8004d70:	425b      	neglt	r3, r3
 8004d72:	f042 0202 	orrlt.w	r2, r2, #2
 8004d76:	9307      	strge	r3, [sp, #28]
 8004d78:	9307      	strlt	r3, [sp, #28]
 8004d7a:	bfb8      	it	lt
 8004d7c:	9204      	strlt	r2, [sp, #16]
 8004d7e:	7823      	ldrb	r3, [r4, #0]
 8004d80:	2b2e      	cmp	r3, #46	; 0x2e
 8004d82:	d10c      	bne.n	8004d9e <_vfiprintf_r+0x176>
 8004d84:	7863      	ldrb	r3, [r4, #1]
 8004d86:	2b2a      	cmp	r3, #42	; 0x2a
 8004d88:	d135      	bne.n	8004df6 <_vfiprintf_r+0x1ce>
 8004d8a:	9b03      	ldr	r3, [sp, #12]
 8004d8c:	1d1a      	adds	r2, r3, #4
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	9203      	str	r2, [sp, #12]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	bfb8      	it	lt
 8004d96:	f04f 33ff 	movlt.w	r3, #4294967295
 8004d9a:	3402      	adds	r4, #2
 8004d9c:	9305      	str	r3, [sp, #20]
 8004d9e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004e84 <_vfiprintf_r+0x25c>
 8004da2:	7821      	ldrb	r1, [r4, #0]
 8004da4:	2203      	movs	r2, #3
 8004da6:	4650      	mov	r0, sl
 8004da8:	f7fb fa2a 	bl	8000200 <memchr>
 8004dac:	b140      	cbz	r0, 8004dc0 <_vfiprintf_r+0x198>
 8004dae:	2340      	movs	r3, #64	; 0x40
 8004db0:	eba0 000a 	sub.w	r0, r0, sl
 8004db4:	fa03 f000 	lsl.w	r0, r3, r0
 8004db8:	9b04      	ldr	r3, [sp, #16]
 8004dba:	4303      	orrs	r3, r0
 8004dbc:	3401      	adds	r4, #1
 8004dbe:	9304      	str	r3, [sp, #16]
 8004dc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004dc4:	482c      	ldr	r0, [pc, #176]	; (8004e78 <_vfiprintf_r+0x250>)
 8004dc6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004dca:	2206      	movs	r2, #6
 8004dcc:	f7fb fa18 	bl	8000200 <memchr>
 8004dd0:	2800      	cmp	r0, #0
 8004dd2:	d03f      	beq.n	8004e54 <_vfiprintf_r+0x22c>
 8004dd4:	4b29      	ldr	r3, [pc, #164]	; (8004e7c <_vfiprintf_r+0x254>)
 8004dd6:	bb1b      	cbnz	r3, 8004e20 <_vfiprintf_r+0x1f8>
 8004dd8:	9b03      	ldr	r3, [sp, #12]
 8004dda:	3307      	adds	r3, #7
 8004ddc:	f023 0307 	bic.w	r3, r3, #7
 8004de0:	3308      	adds	r3, #8
 8004de2:	9303      	str	r3, [sp, #12]
 8004de4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004de6:	443b      	add	r3, r7
 8004de8:	9309      	str	r3, [sp, #36]	; 0x24
 8004dea:	e767      	b.n	8004cbc <_vfiprintf_r+0x94>
 8004dec:	fb0c 3202 	mla	r2, ip, r2, r3
 8004df0:	460c      	mov	r4, r1
 8004df2:	2001      	movs	r0, #1
 8004df4:	e7a5      	b.n	8004d42 <_vfiprintf_r+0x11a>
 8004df6:	2300      	movs	r3, #0
 8004df8:	3401      	adds	r4, #1
 8004dfa:	9305      	str	r3, [sp, #20]
 8004dfc:	4619      	mov	r1, r3
 8004dfe:	f04f 0c0a 	mov.w	ip, #10
 8004e02:	4620      	mov	r0, r4
 8004e04:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004e08:	3a30      	subs	r2, #48	; 0x30
 8004e0a:	2a09      	cmp	r2, #9
 8004e0c:	d903      	bls.n	8004e16 <_vfiprintf_r+0x1ee>
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d0c5      	beq.n	8004d9e <_vfiprintf_r+0x176>
 8004e12:	9105      	str	r1, [sp, #20]
 8004e14:	e7c3      	b.n	8004d9e <_vfiprintf_r+0x176>
 8004e16:	fb0c 2101 	mla	r1, ip, r1, r2
 8004e1a:	4604      	mov	r4, r0
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	e7f0      	b.n	8004e02 <_vfiprintf_r+0x1da>
 8004e20:	ab03      	add	r3, sp, #12
 8004e22:	9300      	str	r3, [sp, #0]
 8004e24:	462a      	mov	r2, r5
 8004e26:	4b16      	ldr	r3, [pc, #88]	; (8004e80 <_vfiprintf_r+0x258>)
 8004e28:	a904      	add	r1, sp, #16
 8004e2a:	4630      	mov	r0, r6
 8004e2c:	f3af 8000 	nop.w
 8004e30:	4607      	mov	r7, r0
 8004e32:	1c78      	adds	r0, r7, #1
 8004e34:	d1d6      	bne.n	8004de4 <_vfiprintf_r+0x1bc>
 8004e36:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004e38:	07d9      	lsls	r1, r3, #31
 8004e3a:	d405      	bmi.n	8004e48 <_vfiprintf_r+0x220>
 8004e3c:	89ab      	ldrh	r3, [r5, #12]
 8004e3e:	059a      	lsls	r2, r3, #22
 8004e40:	d402      	bmi.n	8004e48 <_vfiprintf_r+0x220>
 8004e42:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004e44:	f7ff fb9b 	bl	800457e <__retarget_lock_release_recursive>
 8004e48:	89ab      	ldrh	r3, [r5, #12]
 8004e4a:	065b      	lsls	r3, r3, #25
 8004e4c:	f53f af12 	bmi.w	8004c74 <_vfiprintf_r+0x4c>
 8004e50:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004e52:	e711      	b.n	8004c78 <_vfiprintf_r+0x50>
 8004e54:	ab03      	add	r3, sp, #12
 8004e56:	9300      	str	r3, [sp, #0]
 8004e58:	462a      	mov	r2, r5
 8004e5a:	4b09      	ldr	r3, [pc, #36]	; (8004e80 <_vfiprintf_r+0x258>)
 8004e5c:	a904      	add	r1, sp, #16
 8004e5e:	4630      	mov	r0, r6
 8004e60:	f000 f880 	bl	8004f64 <_printf_i>
 8004e64:	e7e4      	b.n	8004e30 <_vfiprintf_r+0x208>
 8004e66:	bf00      	nop
 8004e68:	0800591c 	.word	0x0800591c
 8004e6c:	0800593c 	.word	0x0800593c
 8004e70:	080058fc 	.word	0x080058fc
 8004e74:	08005960 	.word	0x08005960
 8004e78:	08005966 	.word	0x08005966
 8004e7c:	00000000 	.word	0x00000000
 8004e80:	08004c03 	.word	0x08004c03
 8004e84:	0800595c 	.word	0x0800595c

08004e88 <_printf_common>:
 8004e88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e8c:	4616      	mov	r6, r2
 8004e8e:	4699      	mov	r9, r3
 8004e90:	688a      	ldr	r2, [r1, #8]
 8004e92:	690b      	ldr	r3, [r1, #16]
 8004e94:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	bfb8      	it	lt
 8004e9c:	4613      	movlt	r3, r2
 8004e9e:	6033      	str	r3, [r6, #0]
 8004ea0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004ea4:	4607      	mov	r7, r0
 8004ea6:	460c      	mov	r4, r1
 8004ea8:	b10a      	cbz	r2, 8004eae <_printf_common+0x26>
 8004eaa:	3301      	adds	r3, #1
 8004eac:	6033      	str	r3, [r6, #0]
 8004eae:	6823      	ldr	r3, [r4, #0]
 8004eb0:	0699      	lsls	r1, r3, #26
 8004eb2:	bf42      	ittt	mi
 8004eb4:	6833      	ldrmi	r3, [r6, #0]
 8004eb6:	3302      	addmi	r3, #2
 8004eb8:	6033      	strmi	r3, [r6, #0]
 8004eba:	6825      	ldr	r5, [r4, #0]
 8004ebc:	f015 0506 	ands.w	r5, r5, #6
 8004ec0:	d106      	bne.n	8004ed0 <_printf_common+0x48>
 8004ec2:	f104 0a19 	add.w	sl, r4, #25
 8004ec6:	68e3      	ldr	r3, [r4, #12]
 8004ec8:	6832      	ldr	r2, [r6, #0]
 8004eca:	1a9b      	subs	r3, r3, r2
 8004ecc:	42ab      	cmp	r3, r5
 8004ece:	dc26      	bgt.n	8004f1e <_printf_common+0x96>
 8004ed0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004ed4:	1e13      	subs	r3, r2, #0
 8004ed6:	6822      	ldr	r2, [r4, #0]
 8004ed8:	bf18      	it	ne
 8004eda:	2301      	movne	r3, #1
 8004edc:	0692      	lsls	r2, r2, #26
 8004ede:	d42b      	bmi.n	8004f38 <_printf_common+0xb0>
 8004ee0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004ee4:	4649      	mov	r1, r9
 8004ee6:	4638      	mov	r0, r7
 8004ee8:	47c0      	blx	r8
 8004eea:	3001      	adds	r0, #1
 8004eec:	d01e      	beq.n	8004f2c <_printf_common+0xa4>
 8004eee:	6823      	ldr	r3, [r4, #0]
 8004ef0:	68e5      	ldr	r5, [r4, #12]
 8004ef2:	6832      	ldr	r2, [r6, #0]
 8004ef4:	f003 0306 	and.w	r3, r3, #6
 8004ef8:	2b04      	cmp	r3, #4
 8004efa:	bf08      	it	eq
 8004efc:	1aad      	subeq	r5, r5, r2
 8004efe:	68a3      	ldr	r3, [r4, #8]
 8004f00:	6922      	ldr	r2, [r4, #16]
 8004f02:	bf0c      	ite	eq
 8004f04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f08:	2500      	movne	r5, #0
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	bfc4      	itt	gt
 8004f0e:	1a9b      	subgt	r3, r3, r2
 8004f10:	18ed      	addgt	r5, r5, r3
 8004f12:	2600      	movs	r6, #0
 8004f14:	341a      	adds	r4, #26
 8004f16:	42b5      	cmp	r5, r6
 8004f18:	d11a      	bne.n	8004f50 <_printf_common+0xc8>
 8004f1a:	2000      	movs	r0, #0
 8004f1c:	e008      	b.n	8004f30 <_printf_common+0xa8>
 8004f1e:	2301      	movs	r3, #1
 8004f20:	4652      	mov	r2, sl
 8004f22:	4649      	mov	r1, r9
 8004f24:	4638      	mov	r0, r7
 8004f26:	47c0      	blx	r8
 8004f28:	3001      	adds	r0, #1
 8004f2a:	d103      	bne.n	8004f34 <_printf_common+0xac>
 8004f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8004f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f34:	3501      	adds	r5, #1
 8004f36:	e7c6      	b.n	8004ec6 <_printf_common+0x3e>
 8004f38:	18e1      	adds	r1, r4, r3
 8004f3a:	1c5a      	adds	r2, r3, #1
 8004f3c:	2030      	movs	r0, #48	; 0x30
 8004f3e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004f42:	4422      	add	r2, r4
 8004f44:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004f48:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004f4c:	3302      	adds	r3, #2
 8004f4e:	e7c7      	b.n	8004ee0 <_printf_common+0x58>
 8004f50:	2301      	movs	r3, #1
 8004f52:	4622      	mov	r2, r4
 8004f54:	4649      	mov	r1, r9
 8004f56:	4638      	mov	r0, r7
 8004f58:	47c0      	blx	r8
 8004f5a:	3001      	adds	r0, #1
 8004f5c:	d0e6      	beq.n	8004f2c <_printf_common+0xa4>
 8004f5e:	3601      	adds	r6, #1
 8004f60:	e7d9      	b.n	8004f16 <_printf_common+0x8e>
	...

08004f64 <_printf_i>:
 8004f64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004f68:	7e0f      	ldrb	r7, [r1, #24]
 8004f6a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004f6c:	2f78      	cmp	r7, #120	; 0x78
 8004f6e:	4691      	mov	r9, r2
 8004f70:	4680      	mov	r8, r0
 8004f72:	460c      	mov	r4, r1
 8004f74:	469a      	mov	sl, r3
 8004f76:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004f7a:	d807      	bhi.n	8004f8c <_printf_i+0x28>
 8004f7c:	2f62      	cmp	r7, #98	; 0x62
 8004f7e:	d80a      	bhi.n	8004f96 <_printf_i+0x32>
 8004f80:	2f00      	cmp	r7, #0
 8004f82:	f000 80d8 	beq.w	8005136 <_printf_i+0x1d2>
 8004f86:	2f58      	cmp	r7, #88	; 0x58
 8004f88:	f000 80a3 	beq.w	80050d2 <_printf_i+0x16e>
 8004f8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f90:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004f94:	e03a      	b.n	800500c <_printf_i+0xa8>
 8004f96:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004f9a:	2b15      	cmp	r3, #21
 8004f9c:	d8f6      	bhi.n	8004f8c <_printf_i+0x28>
 8004f9e:	a101      	add	r1, pc, #4	; (adr r1, 8004fa4 <_printf_i+0x40>)
 8004fa0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004fa4:	08004ffd 	.word	0x08004ffd
 8004fa8:	08005011 	.word	0x08005011
 8004fac:	08004f8d 	.word	0x08004f8d
 8004fb0:	08004f8d 	.word	0x08004f8d
 8004fb4:	08004f8d 	.word	0x08004f8d
 8004fb8:	08004f8d 	.word	0x08004f8d
 8004fbc:	08005011 	.word	0x08005011
 8004fc0:	08004f8d 	.word	0x08004f8d
 8004fc4:	08004f8d 	.word	0x08004f8d
 8004fc8:	08004f8d 	.word	0x08004f8d
 8004fcc:	08004f8d 	.word	0x08004f8d
 8004fd0:	0800511d 	.word	0x0800511d
 8004fd4:	08005041 	.word	0x08005041
 8004fd8:	080050ff 	.word	0x080050ff
 8004fdc:	08004f8d 	.word	0x08004f8d
 8004fe0:	08004f8d 	.word	0x08004f8d
 8004fe4:	0800513f 	.word	0x0800513f
 8004fe8:	08004f8d 	.word	0x08004f8d
 8004fec:	08005041 	.word	0x08005041
 8004ff0:	08004f8d 	.word	0x08004f8d
 8004ff4:	08004f8d 	.word	0x08004f8d
 8004ff8:	08005107 	.word	0x08005107
 8004ffc:	682b      	ldr	r3, [r5, #0]
 8004ffe:	1d1a      	adds	r2, r3, #4
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	602a      	str	r2, [r5, #0]
 8005004:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005008:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800500c:	2301      	movs	r3, #1
 800500e:	e0a3      	b.n	8005158 <_printf_i+0x1f4>
 8005010:	6820      	ldr	r0, [r4, #0]
 8005012:	6829      	ldr	r1, [r5, #0]
 8005014:	0606      	lsls	r6, r0, #24
 8005016:	f101 0304 	add.w	r3, r1, #4
 800501a:	d50a      	bpl.n	8005032 <_printf_i+0xce>
 800501c:	680e      	ldr	r6, [r1, #0]
 800501e:	602b      	str	r3, [r5, #0]
 8005020:	2e00      	cmp	r6, #0
 8005022:	da03      	bge.n	800502c <_printf_i+0xc8>
 8005024:	232d      	movs	r3, #45	; 0x2d
 8005026:	4276      	negs	r6, r6
 8005028:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800502c:	485e      	ldr	r0, [pc, #376]	; (80051a8 <_printf_i+0x244>)
 800502e:	230a      	movs	r3, #10
 8005030:	e019      	b.n	8005066 <_printf_i+0x102>
 8005032:	680e      	ldr	r6, [r1, #0]
 8005034:	602b      	str	r3, [r5, #0]
 8005036:	f010 0f40 	tst.w	r0, #64	; 0x40
 800503a:	bf18      	it	ne
 800503c:	b236      	sxthne	r6, r6
 800503e:	e7ef      	b.n	8005020 <_printf_i+0xbc>
 8005040:	682b      	ldr	r3, [r5, #0]
 8005042:	6820      	ldr	r0, [r4, #0]
 8005044:	1d19      	adds	r1, r3, #4
 8005046:	6029      	str	r1, [r5, #0]
 8005048:	0601      	lsls	r1, r0, #24
 800504a:	d501      	bpl.n	8005050 <_printf_i+0xec>
 800504c:	681e      	ldr	r6, [r3, #0]
 800504e:	e002      	b.n	8005056 <_printf_i+0xf2>
 8005050:	0646      	lsls	r6, r0, #25
 8005052:	d5fb      	bpl.n	800504c <_printf_i+0xe8>
 8005054:	881e      	ldrh	r6, [r3, #0]
 8005056:	4854      	ldr	r0, [pc, #336]	; (80051a8 <_printf_i+0x244>)
 8005058:	2f6f      	cmp	r7, #111	; 0x6f
 800505a:	bf0c      	ite	eq
 800505c:	2308      	moveq	r3, #8
 800505e:	230a      	movne	r3, #10
 8005060:	2100      	movs	r1, #0
 8005062:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005066:	6865      	ldr	r5, [r4, #4]
 8005068:	60a5      	str	r5, [r4, #8]
 800506a:	2d00      	cmp	r5, #0
 800506c:	bfa2      	ittt	ge
 800506e:	6821      	ldrge	r1, [r4, #0]
 8005070:	f021 0104 	bicge.w	r1, r1, #4
 8005074:	6021      	strge	r1, [r4, #0]
 8005076:	b90e      	cbnz	r6, 800507c <_printf_i+0x118>
 8005078:	2d00      	cmp	r5, #0
 800507a:	d04d      	beq.n	8005118 <_printf_i+0x1b4>
 800507c:	4615      	mov	r5, r2
 800507e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005082:	fb03 6711 	mls	r7, r3, r1, r6
 8005086:	5dc7      	ldrb	r7, [r0, r7]
 8005088:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800508c:	4637      	mov	r7, r6
 800508e:	42bb      	cmp	r3, r7
 8005090:	460e      	mov	r6, r1
 8005092:	d9f4      	bls.n	800507e <_printf_i+0x11a>
 8005094:	2b08      	cmp	r3, #8
 8005096:	d10b      	bne.n	80050b0 <_printf_i+0x14c>
 8005098:	6823      	ldr	r3, [r4, #0]
 800509a:	07de      	lsls	r6, r3, #31
 800509c:	d508      	bpl.n	80050b0 <_printf_i+0x14c>
 800509e:	6923      	ldr	r3, [r4, #16]
 80050a0:	6861      	ldr	r1, [r4, #4]
 80050a2:	4299      	cmp	r1, r3
 80050a4:	bfde      	ittt	le
 80050a6:	2330      	movle	r3, #48	; 0x30
 80050a8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80050ac:	f105 35ff 	addle.w	r5, r5, #4294967295
 80050b0:	1b52      	subs	r2, r2, r5
 80050b2:	6122      	str	r2, [r4, #16]
 80050b4:	f8cd a000 	str.w	sl, [sp]
 80050b8:	464b      	mov	r3, r9
 80050ba:	aa03      	add	r2, sp, #12
 80050bc:	4621      	mov	r1, r4
 80050be:	4640      	mov	r0, r8
 80050c0:	f7ff fee2 	bl	8004e88 <_printf_common>
 80050c4:	3001      	adds	r0, #1
 80050c6:	d14c      	bne.n	8005162 <_printf_i+0x1fe>
 80050c8:	f04f 30ff 	mov.w	r0, #4294967295
 80050cc:	b004      	add	sp, #16
 80050ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050d2:	4835      	ldr	r0, [pc, #212]	; (80051a8 <_printf_i+0x244>)
 80050d4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80050d8:	6829      	ldr	r1, [r5, #0]
 80050da:	6823      	ldr	r3, [r4, #0]
 80050dc:	f851 6b04 	ldr.w	r6, [r1], #4
 80050e0:	6029      	str	r1, [r5, #0]
 80050e2:	061d      	lsls	r5, r3, #24
 80050e4:	d514      	bpl.n	8005110 <_printf_i+0x1ac>
 80050e6:	07df      	lsls	r7, r3, #31
 80050e8:	bf44      	itt	mi
 80050ea:	f043 0320 	orrmi.w	r3, r3, #32
 80050ee:	6023      	strmi	r3, [r4, #0]
 80050f0:	b91e      	cbnz	r6, 80050fa <_printf_i+0x196>
 80050f2:	6823      	ldr	r3, [r4, #0]
 80050f4:	f023 0320 	bic.w	r3, r3, #32
 80050f8:	6023      	str	r3, [r4, #0]
 80050fa:	2310      	movs	r3, #16
 80050fc:	e7b0      	b.n	8005060 <_printf_i+0xfc>
 80050fe:	6823      	ldr	r3, [r4, #0]
 8005100:	f043 0320 	orr.w	r3, r3, #32
 8005104:	6023      	str	r3, [r4, #0]
 8005106:	2378      	movs	r3, #120	; 0x78
 8005108:	4828      	ldr	r0, [pc, #160]	; (80051ac <_printf_i+0x248>)
 800510a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800510e:	e7e3      	b.n	80050d8 <_printf_i+0x174>
 8005110:	0659      	lsls	r1, r3, #25
 8005112:	bf48      	it	mi
 8005114:	b2b6      	uxthmi	r6, r6
 8005116:	e7e6      	b.n	80050e6 <_printf_i+0x182>
 8005118:	4615      	mov	r5, r2
 800511a:	e7bb      	b.n	8005094 <_printf_i+0x130>
 800511c:	682b      	ldr	r3, [r5, #0]
 800511e:	6826      	ldr	r6, [r4, #0]
 8005120:	6961      	ldr	r1, [r4, #20]
 8005122:	1d18      	adds	r0, r3, #4
 8005124:	6028      	str	r0, [r5, #0]
 8005126:	0635      	lsls	r5, r6, #24
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	d501      	bpl.n	8005130 <_printf_i+0x1cc>
 800512c:	6019      	str	r1, [r3, #0]
 800512e:	e002      	b.n	8005136 <_printf_i+0x1d2>
 8005130:	0670      	lsls	r0, r6, #25
 8005132:	d5fb      	bpl.n	800512c <_printf_i+0x1c8>
 8005134:	8019      	strh	r1, [r3, #0]
 8005136:	2300      	movs	r3, #0
 8005138:	6123      	str	r3, [r4, #16]
 800513a:	4615      	mov	r5, r2
 800513c:	e7ba      	b.n	80050b4 <_printf_i+0x150>
 800513e:	682b      	ldr	r3, [r5, #0]
 8005140:	1d1a      	adds	r2, r3, #4
 8005142:	602a      	str	r2, [r5, #0]
 8005144:	681d      	ldr	r5, [r3, #0]
 8005146:	6862      	ldr	r2, [r4, #4]
 8005148:	2100      	movs	r1, #0
 800514a:	4628      	mov	r0, r5
 800514c:	f7fb f858 	bl	8000200 <memchr>
 8005150:	b108      	cbz	r0, 8005156 <_printf_i+0x1f2>
 8005152:	1b40      	subs	r0, r0, r5
 8005154:	6060      	str	r0, [r4, #4]
 8005156:	6863      	ldr	r3, [r4, #4]
 8005158:	6123      	str	r3, [r4, #16]
 800515a:	2300      	movs	r3, #0
 800515c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005160:	e7a8      	b.n	80050b4 <_printf_i+0x150>
 8005162:	6923      	ldr	r3, [r4, #16]
 8005164:	462a      	mov	r2, r5
 8005166:	4649      	mov	r1, r9
 8005168:	4640      	mov	r0, r8
 800516a:	47d0      	blx	sl
 800516c:	3001      	adds	r0, #1
 800516e:	d0ab      	beq.n	80050c8 <_printf_i+0x164>
 8005170:	6823      	ldr	r3, [r4, #0]
 8005172:	079b      	lsls	r3, r3, #30
 8005174:	d413      	bmi.n	800519e <_printf_i+0x23a>
 8005176:	68e0      	ldr	r0, [r4, #12]
 8005178:	9b03      	ldr	r3, [sp, #12]
 800517a:	4298      	cmp	r0, r3
 800517c:	bfb8      	it	lt
 800517e:	4618      	movlt	r0, r3
 8005180:	e7a4      	b.n	80050cc <_printf_i+0x168>
 8005182:	2301      	movs	r3, #1
 8005184:	4632      	mov	r2, r6
 8005186:	4649      	mov	r1, r9
 8005188:	4640      	mov	r0, r8
 800518a:	47d0      	blx	sl
 800518c:	3001      	adds	r0, #1
 800518e:	d09b      	beq.n	80050c8 <_printf_i+0x164>
 8005190:	3501      	adds	r5, #1
 8005192:	68e3      	ldr	r3, [r4, #12]
 8005194:	9903      	ldr	r1, [sp, #12]
 8005196:	1a5b      	subs	r3, r3, r1
 8005198:	42ab      	cmp	r3, r5
 800519a:	dcf2      	bgt.n	8005182 <_printf_i+0x21e>
 800519c:	e7eb      	b.n	8005176 <_printf_i+0x212>
 800519e:	2500      	movs	r5, #0
 80051a0:	f104 0619 	add.w	r6, r4, #25
 80051a4:	e7f5      	b.n	8005192 <_printf_i+0x22e>
 80051a6:	bf00      	nop
 80051a8:	0800596d 	.word	0x0800596d
 80051ac:	0800597e 	.word	0x0800597e

080051b0 <_scanf_chars>:
 80051b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80051b4:	4615      	mov	r5, r2
 80051b6:	688a      	ldr	r2, [r1, #8]
 80051b8:	4680      	mov	r8, r0
 80051ba:	460c      	mov	r4, r1
 80051bc:	b932      	cbnz	r2, 80051cc <_scanf_chars+0x1c>
 80051be:	698a      	ldr	r2, [r1, #24]
 80051c0:	2a00      	cmp	r2, #0
 80051c2:	bf0c      	ite	eq
 80051c4:	2201      	moveq	r2, #1
 80051c6:	f04f 32ff 	movne.w	r2, #4294967295
 80051ca:	608a      	str	r2, [r1, #8]
 80051cc:	6822      	ldr	r2, [r4, #0]
 80051ce:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8005260 <_scanf_chars+0xb0>
 80051d2:	06d1      	lsls	r1, r2, #27
 80051d4:	bf5f      	itttt	pl
 80051d6:	681a      	ldrpl	r2, [r3, #0]
 80051d8:	1d11      	addpl	r1, r2, #4
 80051da:	6019      	strpl	r1, [r3, #0]
 80051dc:	6816      	ldrpl	r6, [r2, #0]
 80051de:	2700      	movs	r7, #0
 80051e0:	69a0      	ldr	r0, [r4, #24]
 80051e2:	b188      	cbz	r0, 8005208 <_scanf_chars+0x58>
 80051e4:	2801      	cmp	r0, #1
 80051e6:	d107      	bne.n	80051f8 <_scanf_chars+0x48>
 80051e8:	682a      	ldr	r2, [r5, #0]
 80051ea:	7811      	ldrb	r1, [r2, #0]
 80051ec:	6962      	ldr	r2, [r4, #20]
 80051ee:	5c52      	ldrb	r2, [r2, r1]
 80051f0:	b952      	cbnz	r2, 8005208 <_scanf_chars+0x58>
 80051f2:	2f00      	cmp	r7, #0
 80051f4:	d031      	beq.n	800525a <_scanf_chars+0xaa>
 80051f6:	e022      	b.n	800523e <_scanf_chars+0x8e>
 80051f8:	2802      	cmp	r0, #2
 80051fa:	d120      	bne.n	800523e <_scanf_chars+0x8e>
 80051fc:	682b      	ldr	r3, [r5, #0]
 80051fe:	781b      	ldrb	r3, [r3, #0]
 8005200:	f813 3009 	ldrb.w	r3, [r3, r9]
 8005204:	071b      	lsls	r3, r3, #28
 8005206:	d41a      	bmi.n	800523e <_scanf_chars+0x8e>
 8005208:	6823      	ldr	r3, [r4, #0]
 800520a:	06da      	lsls	r2, r3, #27
 800520c:	bf5e      	ittt	pl
 800520e:	682b      	ldrpl	r3, [r5, #0]
 8005210:	781b      	ldrbpl	r3, [r3, #0]
 8005212:	f806 3b01 	strbpl.w	r3, [r6], #1
 8005216:	682a      	ldr	r2, [r5, #0]
 8005218:	686b      	ldr	r3, [r5, #4]
 800521a:	3201      	adds	r2, #1
 800521c:	602a      	str	r2, [r5, #0]
 800521e:	68a2      	ldr	r2, [r4, #8]
 8005220:	3b01      	subs	r3, #1
 8005222:	3a01      	subs	r2, #1
 8005224:	606b      	str	r3, [r5, #4]
 8005226:	3701      	adds	r7, #1
 8005228:	60a2      	str	r2, [r4, #8]
 800522a:	b142      	cbz	r2, 800523e <_scanf_chars+0x8e>
 800522c:	2b00      	cmp	r3, #0
 800522e:	dcd7      	bgt.n	80051e0 <_scanf_chars+0x30>
 8005230:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005234:	4629      	mov	r1, r5
 8005236:	4640      	mov	r0, r8
 8005238:	4798      	blx	r3
 800523a:	2800      	cmp	r0, #0
 800523c:	d0d0      	beq.n	80051e0 <_scanf_chars+0x30>
 800523e:	6823      	ldr	r3, [r4, #0]
 8005240:	f013 0310 	ands.w	r3, r3, #16
 8005244:	d105      	bne.n	8005252 <_scanf_chars+0xa2>
 8005246:	68e2      	ldr	r2, [r4, #12]
 8005248:	3201      	adds	r2, #1
 800524a:	60e2      	str	r2, [r4, #12]
 800524c:	69a2      	ldr	r2, [r4, #24]
 800524e:	b102      	cbz	r2, 8005252 <_scanf_chars+0xa2>
 8005250:	7033      	strb	r3, [r6, #0]
 8005252:	6923      	ldr	r3, [r4, #16]
 8005254:	443b      	add	r3, r7
 8005256:	6123      	str	r3, [r4, #16]
 8005258:	2000      	movs	r0, #0
 800525a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800525e:	bf00      	nop
 8005260:	080059ab 	.word	0x080059ab

08005264 <_scanf_i>:
 8005264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005268:	4698      	mov	r8, r3
 800526a:	4b76      	ldr	r3, [pc, #472]	; (8005444 <_scanf_i+0x1e0>)
 800526c:	460c      	mov	r4, r1
 800526e:	4682      	mov	sl, r0
 8005270:	4616      	mov	r6, r2
 8005272:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005276:	b087      	sub	sp, #28
 8005278:	ab03      	add	r3, sp, #12
 800527a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800527e:	4b72      	ldr	r3, [pc, #456]	; (8005448 <_scanf_i+0x1e4>)
 8005280:	69a1      	ldr	r1, [r4, #24]
 8005282:	4a72      	ldr	r2, [pc, #456]	; (800544c <_scanf_i+0x1e8>)
 8005284:	2903      	cmp	r1, #3
 8005286:	bf18      	it	ne
 8005288:	461a      	movne	r2, r3
 800528a:	68a3      	ldr	r3, [r4, #8]
 800528c:	9201      	str	r2, [sp, #4]
 800528e:	1e5a      	subs	r2, r3, #1
 8005290:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005294:	bf88      	it	hi
 8005296:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800529a:	4627      	mov	r7, r4
 800529c:	bf82      	ittt	hi
 800529e:	eb03 0905 	addhi.w	r9, r3, r5
 80052a2:	f240 135d 	movwhi	r3, #349	; 0x15d
 80052a6:	60a3      	strhi	r3, [r4, #8]
 80052a8:	f857 3b1c 	ldr.w	r3, [r7], #28
 80052ac:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80052b0:	bf98      	it	ls
 80052b2:	f04f 0900 	movls.w	r9, #0
 80052b6:	6023      	str	r3, [r4, #0]
 80052b8:	463d      	mov	r5, r7
 80052ba:	f04f 0b00 	mov.w	fp, #0
 80052be:	6831      	ldr	r1, [r6, #0]
 80052c0:	ab03      	add	r3, sp, #12
 80052c2:	7809      	ldrb	r1, [r1, #0]
 80052c4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80052c8:	2202      	movs	r2, #2
 80052ca:	f7fa ff99 	bl	8000200 <memchr>
 80052ce:	b328      	cbz	r0, 800531c <_scanf_i+0xb8>
 80052d0:	f1bb 0f01 	cmp.w	fp, #1
 80052d4:	d159      	bne.n	800538a <_scanf_i+0x126>
 80052d6:	6862      	ldr	r2, [r4, #4]
 80052d8:	b92a      	cbnz	r2, 80052e6 <_scanf_i+0x82>
 80052da:	6822      	ldr	r2, [r4, #0]
 80052dc:	2308      	movs	r3, #8
 80052de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052e2:	6063      	str	r3, [r4, #4]
 80052e4:	6022      	str	r2, [r4, #0]
 80052e6:	6822      	ldr	r2, [r4, #0]
 80052e8:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80052ec:	6022      	str	r2, [r4, #0]
 80052ee:	68a2      	ldr	r2, [r4, #8]
 80052f0:	1e51      	subs	r1, r2, #1
 80052f2:	60a1      	str	r1, [r4, #8]
 80052f4:	b192      	cbz	r2, 800531c <_scanf_i+0xb8>
 80052f6:	6832      	ldr	r2, [r6, #0]
 80052f8:	1c51      	adds	r1, r2, #1
 80052fa:	6031      	str	r1, [r6, #0]
 80052fc:	7812      	ldrb	r2, [r2, #0]
 80052fe:	f805 2b01 	strb.w	r2, [r5], #1
 8005302:	6872      	ldr	r2, [r6, #4]
 8005304:	3a01      	subs	r2, #1
 8005306:	2a00      	cmp	r2, #0
 8005308:	6072      	str	r2, [r6, #4]
 800530a:	dc07      	bgt.n	800531c <_scanf_i+0xb8>
 800530c:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8005310:	4631      	mov	r1, r6
 8005312:	4650      	mov	r0, sl
 8005314:	4790      	blx	r2
 8005316:	2800      	cmp	r0, #0
 8005318:	f040 8085 	bne.w	8005426 <_scanf_i+0x1c2>
 800531c:	f10b 0b01 	add.w	fp, fp, #1
 8005320:	f1bb 0f03 	cmp.w	fp, #3
 8005324:	d1cb      	bne.n	80052be <_scanf_i+0x5a>
 8005326:	6863      	ldr	r3, [r4, #4]
 8005328:	b90b      	cbnz	r3, 800532e <_scanf_i+0xca>
 800532a:	230a      	movs	r3, #10
 800532c:	6063      	str	r3, [r4, #4]
 800532e:	6863      	ldr	r3, [r4, #4]
 8005330:	4947      	ldr	r1, [pc, #284]	; (8005450 <_scanf_i+0x1ec>)
 8005332:	6960      	ldr	r0, [r4, #20]
 8005334:	1ac9      	subs	r1, r1, r3
 8005336:	f000 f8af 	bl	8005498 <__sccl>
 800533a:	f04f 0b00 	mov.w	fp, #0
 800533e:	68a3      	ldr	r3, [r4, #8]
 8005340:	6822      	ldr	r2, [r4, #0]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d03d      	beq.n	80053c2 <_scanf_i+0x15e>
 8005346:	6831      	ldr	r1, [r6, #0]
 8005348:	6960      	ldr	r0, [r4, #20]
 800534a:	f891 c000 	ldrb.w	ip, [r1]
 800534e:	f810 000c 	ldrb.w	r0, [r0, ip]
 8005352:	2800      	cmp	r0, #0
 8005354:	d035      	beq.n	80053c2 <_scanf_i+0x15e>
 8005356:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800535a:	d124      	bne.n	80053a6 <_scanf_i+0x142>
 800535c:	0510      	lsls	r0, r2, #20
 800535e:	d522      	bpl.n	80053a6 <_scanf_i+0x142>
 8005360:	f10b 0b01 	add.w	fp, fp, #1
 8005364:	f1b9 0f00 	cmp.w	r9, #0
 8005368:	d003      	beq.n	8005372 <_scanf_i+0x10e>
 800536a:	3301      	adds	r3, #1
 800536c:	f109 39ff 	add.w	r9, r9, #4294967295
 8005370:	60a3      	str	r3, [r4, #8]
 8005372:	6873      	ldr	r3, [r6, #4]
 8005374:	3b01      	subs	r3, #1
 8005376:	2b00      	cmp	r3, #0
 8005378:	6073      	str	r3, [r6, #4]
 800537a:	dd1b      	ble.n	80053b4 <_scanf_i+0x150>
 800537c:	6833      	ldr	r3, [r6, #0]
 800537e:	3301      	adds	r3, #1
 8005380:	6033      	str	r3, [r6, #0]
 8005382:	68a3      	ldr	r3, [r4, #8]
 8005384:	3b01      	subs	r3, #1
 8005386:	60a3      	str	r3, [r4, #8]
 8005388:	e7d9      	b.n	800533e <_scanf_i+0xda>
 800538a:	f1bb 0f02 	cmp.w	fp, #2
 800538e:	d1ae      	bne.n	80052ee <_scanf_i+0x8a>
 8005390:	6822      	ldr	r2, [r4, #0]
 8005392:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8005396:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800539a:	d1bf      	bne.n	800531c <_scanf_i+0xb8>
 800539c:	2310      	movs	r3, #16
 800539e:	6063      	str	r3, [r4, #4]
 80053a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80053a4:	e7a2      	b.n	80052ec <_scanf_i+0x88>
 80053a6:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80053aa:	6022      	str	r2, [r4, #0]
 80053ac:	780b      	ldrb	r3, [r1, #0]
 80053ae:	f805 3b01 	strb.w	r3, [r5], #1
 80053b2:	e7de      	b.n	8005372 <_scanf_i+0x10e>
 80053b4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80053b8:	4631      	mov	r1, r6
 80053ba:	4650      	mov	r0, sl
 80053bc:	4798      	blx	r3
 80053be:	2800      	cmp	r0, #0
 80053c0:	d0df      	beq.n	8005382 <_scanf_i+0x11e>
 80053c2:	6823      	ldr	r3, [r4, #0]
 80053c4:	05db      	lsls	r3, r3, #23
 80053c6:	d50d      	bpl.n	80053e4 <_scanf_i+0x180>
 80053c8:	42bd      	cmp	r5, r7
 80053ca:	d909      	bls.n	80053e0 <_scanf_i+0x17c>
 80053cc:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80053d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80053d4:	4632      	mov	r2, r6
 80053d6:	4650      	mov	r0, sl
 80053d8:	4798      	blx	r3
 80053da:	f105 39ff 	add.w	r9, r5, #4294967295
 80053de:	464d      	mov	r5, r9
 80053e0:	42bd      	cmp	r5, r7
 80053e2:	d02d      	beq.n	8005440 <_scanf_i+0x1dc>
 80053e4:	6822      	ldr	r2, [r4, #0]
 80053e6:	f012 0210 	ands.w	r2, r2, #16
 80053ea:	d113      	bne.n	8005414 <_scanf_i+0x1b0>
 80053ec:	702a      	strb	r2, [r5, #0]
 80053ee:	6863      	ldr	r3, [r4, #4]
 80053f0:	9e01      	ldr	r6, [sp, #4]
 80053f2:	4639      	mov	r1, r7
 80053f4:	4650      	mov	r0, sl
 80053f6:	47b0      	blx	r6
 80053f8:	6821      	ldr	r1, [r4, #0]
 80053fa:	f8d8 3000 	ldr.w	r3, [r8]
 80053fe:	f011 0f20 	tst.w	r1, #32
 8005402:	d013      	beq.n	800542c <_scanf_i+0x1c8>
 8005404:	1d1a      	adds	r2, r3, #4
 8005406:	f8c8 2000 	str.w	r2, [r8]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	6018      	str	r0, [r3, #0]
 800540e:	68e3      	ldr	r3, [r4, #12]
 8005410:	3301      	adds	r3, #1
 8005412:	60e3      	str	r3, [r4, #12]
 8005414:	1bed      	subs	r5, r5, r7
 8005416:	44ab      	add	fp, r5
 8005418:	6925      	ldr	r5, [r4, #16]
 800541a:	445d      	add	r5, fp
 800541c:	6125      	str	r5, [r4, #16]
 800541e:	2000      	movs	r0, #0
 8005420:	b007      	add	sp, #28
 8005422:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005426:	f04f 0b00 	mov.w	fp, #0
 800542a:	e7ca      	b.n	80053c2 <_scanf_i+0x15e>
 800542c:	1d1a      	adds	r2, r3, #4
 800542e:	f8c8 2000 	str.w	r2, [r8]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f011 0f01 	tst.w	r1, #1
 8005438:	bf14      	ite	ne
 800543a:	8018      	strhne	r0, [r3, #0]
 800543c:	6018      	streq	r0, [r3, #0]
 800543e:	e7e6      	b.n	800540e <_scanf_i+0x1aa>
 8005440:	2001      	movs	r0, #1
 8005442:	e7ed      	b.n	8005420 <_scanf_i+0x1bc>
 8005444:	080058a4 	.word	0x080058a4
 8005448:	080056f5 	.word	0x080056f5
 800544c:	0800560d 	.word	0x0800560d
 8005450:	080059a8 	.word	0x080059a8

08005454 <_read_r>:
 8005454:	b538      	push	{r3, r4, r5, lr}
 8005456:	4d07      	ldr	r5, [pc, #28]	; (8005474 <_read_r+0x20>)
 8005458:	4604      	mov	r4, r0
 800545a:	4608      	mov	r0, r1
 800545c:	4611      	mov	r1, r2
 800545e:	2200      	movs	r2, #0
 8005460:	602a      	str	r2, [r5, #0]
 8005462:	461a      	mov	r2, r3
 8005464:	f7fb fba2 	bl	8000bac <_read>
 8005468:	1c43      	adds	r3, r0, #1
 800546a:	d102      	bne.n	8005472 <_read_r+0x1e>
 800546c:	682b      	ldr	r3, [r5, #0]
 800546e:	b103      	cbz	r3, 8005472 <_read_r+0x1e>
 8005470:	6023      	str	r3, [r4, #0]
 8005472:	bd38      	pop	{r3, r4, r5, pc}
 8005474:	200001dc 	.word	0x200001dc

08005478 <_sbrk_r>:
 8005478:	b538      	push	{r3, r4, r5, lr}
 800547a:	4d06      	ldr	r5, [pc, #24]	; (8005494 <_sbrk_r+0x1c>)
 800547c:	2300      	movs	r3, #0
 800547e:	4604      	mov	r4, r0
 8005480:	4608      	mov	r0, r1
 8005482:	602b      	str	r3, [r5, #0]
 8005484:	f7fb fc00 	bl	8000c88 <_sbrk>
 8005488:	1c43      	adds	r3, r0, #1
 800548a:	d102      	bne.n	8005492 <_sbrk_r+0x1a>
 800548c:	682b      	ldr	r3, [r5, #0]
 800548e:	b103      	cbz	r3, 8005492 <_sbrk_r+0x1a>
 8005490:	6023      	str	r3, [r4, #0]
 8005492:	bd38      	pop	{r3, r4, r5, pc}
 8005494:	200001dc 	.word	0x200001dc

08005498 <__sccl>:
 8005498:	b570      	push	{r4, r5, r6, lr}
 800549a:	780b      	ldrb	r3, [r1, #0]
 800549c:	4604      	mov	r4, r0
 800549e:	2b5e      	cmp	r3, #94	; 0x5e
 80054a0:	bf0b      	itete	eq
 80054a2:	784b      	ldrbeq	r3, [r1, #1]
 80054a4:	1c48      	addne	r0, r1, #1
 80054a6:	1c88      	addeq	r0, r1, #2
 80054a8:	2200      	movne	r2, #0
 80054aa:	bf08      	it	eq
 80054ac:	2201      	moveq	r2, #1
 80054ae:	1e61      	subs	r1, r4, #1
 80054b0:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 80054b4:	f801 2f01 	strb.w	r2, [r1, #1]!
 80054b8:	42a9      	cmp	r1, r5
 80054ba:	d1fb      	bne.n	80054b4 <__sccl+0x1c>
 80054bc:	b90b      	cbnz	r3, 80054c2 <__sccl+0x2a>
 80054be:	3801      	subs	r0, #1
 80054c0:	bd70      	pop	{r4, r5, r6, pc}
 80054c2:	f082 0201 	eor.w	r2, r2, #1
 80054c6:	54e2      	strb	r2, [r4, r3]
 80054c8:	4605      	mov	r5, r0
 80054ca:	4628      	mov	r0, r5
 80054cc:	f810 1b01 	ldrb.w	r1, [r0], #1
 80054d0:	292d      	cmp	r1, #45	; 0x2d
 80054d2:	d006      	beq.n	80054e2 <__sccl+0x4a>
 80054d4:	295d      	cmp	r1, #93	; 0x5d
 80054d6:	d0f3      	beq.n	80054c0 <__sccl+0x28>
 80054d8:	b909      	cbnz	r1, 80054de <__sccl+0x46>
 80054da:	4628      	mov	r0, r5
 80054dc:	e7f0      	b.n	80054c0 <__sccl+0x28>
 80054de:	460b      	mov	r3, r1
 80054e0:	e7f1      	b.n	80054c6 <__sccl+0x2e>
 80054e2:	786e      	ldrb	r6, [r5, #1]
 80054e4:	2e5d      	cmp	r6, #93	; 0x5d
 80054e6:	d0fa      	beq.n	80054de <__sccl+0x46>
 80054e8:	42b3      	cmp	r3, r6
 80054ea:	dcf8      	bgt.n	80054de <__sccl+0x46>
 80054ec:	3502      	adds	r5, #2
 80054ee:	4619      	mov	r1, r3
 80054f0:	3101      	adds	r1, #1
 80054f2:	428e      	cmp	r6, r1
 80054f4:	5462      	strb	r2, [r4, r1]
 80054f6:	dcfb      	bgt.n	80054f0 <__sccl+0x58>
 80054f8:	1af1      	subs	r1, r6, r3
 80054fa:	3901      	subs	r1, #1
 80054fc:	1c58      	adds	r0, r3, #1
 80054fe:	42b3      	cmp	r3, r6
 8005500:	bfa8      	it	ge
 8005502:	2100      	movge	r1, #0
 8005504:	1843      	adds	r3, r0, r1
 8005506:	e7e0      	b.n	80054ca <__sccl+0x32>

08005508 <_strtol_l.constprop.0>:
 8005508:	2b01      	cmp	r3, #1
 800550a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800550e:	d001      	beq.n	8005514 <_strtol_l.constprop.0+0xc>
 8005510:	2b24      	cmp	r3, #36	; 0x24
 8005512:	d906      	bls.n	8005522 <_strtol_l.constprop.0+0x1a>
 8005514:	f7fe fc66 	bl	8003de4 <__errno>
 8005518:	2316      	movs	r3, #22
 800551a:	6003      	str	r3, [r0, #0]
 800551c:	2000      	movs	r0, #0
 800551e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005522:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8005608 <_strtol_l.constprop.0+0x100>
 8005526:	460d      	mov	r5, r1
 8005528:	462e      	mov	r6, r5
 800552a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800552e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8005532:	f017 0708 	ands.w	r7, r7, #8
 8005536:	d1f7      	bne.n	8005528 <_strtol_l.constprop.0+0x20>
 8005538:	2c2d      	cmp	r4, #45	; 0x2d
 800553a:	d132      	bne.n	80055a2 <_strtol_l.constprop.0+0x9a>
 800553c:	782c      	ldrb	r4, [r5, #0]
 800553e:	2701      	movs	r7, #1
 8005540:	1cb5      	adds	r5, r6, #2
 8005542:	2b00      	cmp	r3, #0
 8005544:	d05b      	beq.n	80055fe <_strtol_l.constprop.0+0xf6>
 8005546:	2b10      	cmp	r3, #16
 8005548:	d109      	bne.n	800555e <_strtol_l.constprop.0+0x56>
 800554a:	2c30      	cmp	r4, #48	; 0x30
 800554c:	d107      	bne.n	800555e <_strtol_l.constprop.0+0x56>
 800554e:	782c      	ldrb	r4, [r5, #0]
 8005550:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8005554:	2c58      	cmp	r4, #88	; 0x58
 8005556:	d14d      	bne.n	80055f4 <_strtol_l.constprop.0+0xec>
 8005558:	786c      	ldrb	r4, [r5, #1]
 800555a:	2310      	movs	r3, #16
 800555c:	3502      	adds	r5, #2
 800555e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8005562:	f108 38ff 	add.w	r8, r8, #4294967295
 8005566:	f04f 0c00 	mov.w	ip, #0
 800556a:	fbb8 f9f3 	udiv	r9, r8, r3
 800556e:	4666      	mov	r6, ip
 8005570:	fb03 8a19 	mls	sl, r3, r9, r8
 8005574:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8005578:	f1be 0f09 	cmp.w	lr, #9
 800557c:	d816      	bhi.n	80055ac <_strtol_l.constprop.0+0xa4>
 800557e:	4674      	mov	r4, lr
 8005580:	42a3      	cmp	r3, r4
 8005582:	dd24      	ble.n	80055ce <_strtol_l.constprop.0+0xc6>
 8005584:	f1bc 0f00 	cmp.w	ip, #0
 8005588:	db1e      	blt.n	80055c8 <_strtol_l.constprop.0+0xc0>
 800558a:	45b1      	cmp	r9, r6
 800558c:	d31c      	bcc.n	80055c8 <_strtol_l.constprop.0+0xc0>
 800558e:	d101      	bne.n	8005594 <_strtol_l.constprop.0+0x8c>
 8005590:	45a2      	cmp	sl, r4
 8005592:	db19      	blt.n	80055c8 <_strtol_l.constprop.0+0xc0>
 8005594:	fb06 4603 	mla	r6, r6, r3, r4
 8005598:	f04f 0c01 	mov.w	ip, #1
 800559c:	f815 4b01 	ldrb.w	r4, [r5], #1
 80055a0:	e7e8      	b.n	8005574 <_strtol_l.constprop.0+0x6c>
 80055a2:	2c2b      	cmp	r4, #43	; 0x2b
 80055a4:	bf04      	itt	eq
 80055a6:	782c      	ldrbeq	r4, [r5, #0]
 80055a8:	1cb5      	addeq	r5, r6, #2
 80055aa:	e7ca      	b.n	8005542 <_strtol_l.constprop.0+0x3a>
 80055ac:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80055b0:	f1be 0f19 	cmp.w	lr, #25
 80055b4:	d801      	bhi.n	80055ba <_strtol_l.constprop.0+0xb2>
 80055b6:	3c37      	subs	r4, #55	; 0x37
 80055b8:	e7e2      	b.n	8005580 <_strtol_l.constprop.0+0x78>
 80055ba:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80055be:	f1be 0f19 	cmp.w	lr, #25
 80055c2:	d804      	bhi.n	80055ce <_strtol_l.constprop.0+0xc6>
 80055c4:	3c57      	subs	r4, #87	; 0x57
 80055c6:	e7db      	b.n	8005580 <_strtol_l.constprop.0+0x78>
 80055c8:	f04f 3cff 	mov.w	ip, #4294967295
 80055cc:	e7e6      	b.n	800559c <_strtol_l.constprop.0+0x94>
 80055ce:	f1bc 0f00 	cmp.w	ip, #0
 80055d2:	da05      	bge.n	80055e0 <_strtol_l.constprop.0+0xd8>
 80055d4:	2322      	movs	r3, #34	; 0x22
 80055d6:	6003      	str	r3, [r0, #0]
 80055d8:	4646      	mov	r6, r8
 80055da:	b942      	cbnz	r2, 80055ee <_strtol_l.constprop.0+0xe6>
 80055dc:	4630      	mov	r0, r6
 80055de:	e79e      	b.n	800551e <_strtol_l.constprop.0+0x16>
 80055e0:	b107      	cbz	r7, 80055e4 <_strtol_l.constprop.0+0xdc>
 80055e2:	4276      	negs	r6, r6
 80055e4:	2a00      	cmp	r2, #0
 80055e6:	d0f9      	beq.n	80055dc <_strtol_l.constprop.0+0xd4>
 80055e8:	f1bc 0f00 	cmp.w	ip, #0
 80055ec:	d000      	beq.n	80055f0 <_strtol_l.constprop.0+0xe8>
 80055ee:	1e69      	subs	r1, r5, #1
 80055f0:	6011      	str	r1, [r2, #0]
 80055f2:	e7f3      	b.n	80055dc <_strtol_l.constprop.0+0xd4>
 80055f4:	2430      	movs	r4, #48	; 0x30
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d1b1      	bne.n	800555e <_strtol_l.constprop.0+0x56>
 80055fa:	2308      	movs	r3, #8
 80055fc:	e7af      	b.n	800555e <_strtol_l.constprop.0+0x56>
 80055fe:	2c30      	cmp	r4, #48	; 0x30
 8005600:	d0a5      	beq.n	800554e <_strtol_l.constprop.0+0x46>
 8005602:	230a      	movs	r3, #10
 8005604:	e7ab      	b.n	800555e <_strtol_l.constprop.0+0x56>
 8005606:	bf00      	nop
 8005608:	080059ab 	.word	0x080059ab

0800560c <_strtol_r>:
 800560c:	f7ff bf7c 	b.w	8005508 <_strtol_l.constprop.0>

08005610 <_strtoul_l.constprop.0>:
 8005610:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005614:	4f36      	ldr	r7, [pc, #216]	; (80056f0 <_strtoul_l.constprop.0+0xe0>)
 8005616:	4686      	mov	lr, r0
 8005618:	460d      	mov	r5, r1
 800561a:	4628      	mov	r0, r5
 800561c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005620:	5de6      	ldrb	r6, [r4, r7]
 8005622:	f016 0608 	ands.w	r6, r6, #8
 8005626:	d1f8      	bne.n	800561a <_strtoul_l.constprop.0+0xa>
 8005628:	2c2d      	cmp	r4, #45	; 0x2d
 800562a:	d12f      	bne.n	800568c <_strtoul_l.constprop.0+0x7c>
 800562c:	782c      	ldrb	r4, [r5, #0]
 800562e:	2601      	movs	r6, #1
 8005630:	1c85      	adds	r5, r0, #2
 8005632:	2b00      	cmp	r3, #0
 8005634:	d057      	beq.n	80056e6 <_strtoul_l.constprop.0+0xd6>
 8005636:	2b10      	cmp	r3, #16
 8005638:	d109      	bne.n	800564e <_strtoul_l.constprop.0+0x3e>
 800563a:	2c30      	cmp	r4, #48	; 0x30
 800563c:	d107      	bne.n	800564e <_strtoul_l.constprop.0+0x3e>
 800563e:	7828      	ldrb	r0, [r5, #0]
 8005640:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8005644:	2858      	cmp	r0, #88	; 0x58
 8005646:	d149      	bne.n	80056dc <_strtoul_l.constprop.0+0xcc>
 8005648:	786c      	ldrb	r4, [r5, #1]
 800564a:	2310      	movs	r3, #16
 800564c:	3502      	adds	r5, #2
 800564e:	f04f 38ff 	mov.w	r8, #4294967295
 8005652:	2700      	movs	r7, #0
 8005654:	fbb8 f8f3 	udiv	r8, r8, r3
 8005658:	fb03 f908 	mul.w	r9, r3, r8
 800565c:	ea6f 0909 	mvn.w	r9, r9
 8005660:	4638      	mov	r0, r7
 8005662:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8005666:	f1bc 0f09 	cmp.w	ip, #9
 800566a:	d814      	bhi.n	8005696 <_strtoul_l.constprop.0+0x86>
 800566c:	4664      	mov	r4, ip
 800566e:	42a3      	cmp	r3, r4
 8005670:	dd22      	ble.n	80056b8 <_strtoul_l.constprop.0+0xa8>
 8005672:	2f00      	cmp	r7, #0
 8005674:	db1d      	blt.n	80056b2 <_strtoul_l.constprop.0+0xa2>
 8005676:	4580      	cmp	r8, r0
 8005678:	d31b      	bcc.n	80056b2 <_strtoul_l.constprop.0+0xa2>
 800567a:	d101      	bne.n	8005680 <_strtoul_l.constprop.0+0x70>
 800567c:	45a1      	cmp	r9, r4
 800567e:	db18      	blt.n	80056b2 <_strtoul_l.constprop.0+0xa2>
 8005680:	fb00 4003 	mla	r0, r0, r3, r4
 8005684:	2701      	movs	r7, #1
 8005686:	f815 4b01 	ldrb.w	r4, [r5], #1
 800568a:	e7ea      	b.n	8005662 <_strtoul_l.constprop.0+0x52>
 800568c:	2c2b      	cmp	r4, #43	; 0x2b
 800568e:	bf04      	itt	eq
 8005690:	782c      	ldrbeq	r4, [r5, #0]
 8005692:	1c85      	addeq	r5, r0, #2
 8005694:	e7cd      	b.n	8005632 <_strtoul_l.constprop.0+0x22>
 8005696:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800569a:	f1bc 0f19 	cmp.w	ip, #25
 800569e:	d801      	bhi.n	80056a4 <_strtoul_l.constprop.0+0x94>
 80056a0:	3c37      	subs	r4, #55	; 0x37
 80056a2:	e7e4      	b.n	800566e <_strtoul_l.constprop.0+0x5e>
 80056a4:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80056a8:	f1bc 0f19 	cmp.w	ip, #25
 80056ac:	d804      	bhi.n	80056b8 <_strtoul_l.constprop.0+0xa8>
 80056ae:	3c57      	subs	r4, #87	; 0x57
 80056b0:	e7dd      	b.n	800566e <_strtoul_l.constprop.0+0x5e>
 80056b2:	f04f 37ff 	mov.w	r7, #4294967295
 80056b6:	e7e6      	b.n	8005686 <_strtoul_l.constprop.0+0x76>
 80056b8:	2f00      	cmp	r7, #0
 80056ba:	da07      	bge.n	80056cc <_strtoul_l.constprop.0+0xbc>
 80056bc:	2322      	movs	r3, #34	; 0x22
 80056be:	f8ce 3000 	str.w	r3, [lr]
 80056c2:	f04f 30ff 	mov.w	r0, #4294967295
 80056c6:	b932      	cbnz	r2, 80056d6 <_strtoul_l.constprop.0+0xc6>
 80056c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80056cc:	b106      	cbz	r6, 80056d0 <_strtoul_l.constprop.0+0xc0>
 80056ce:	4240      	negs	r0, r0
 80056d0:	2a00      	cmp	r2, #0
 80056d2:	d0f9      	beq.n	80056c8 <_strtoul_l.constprop.0+0xb8>
 80056d4:	b107      	cbz	r7, 80056d8 <_strtoul_l.constprop.0+0xc8>
 80056d6:	1e69      	subs	r1, r5, #1
 80056d8:	6011      	str	r1, [r2, #0]
 80056da:	e7f5      	b.n	80056c8 <_strtoul_l.constprop.0+0xb8>
 80056dc:	2430      	movs	r4, #48	; 0x30
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d1b5      	bne.n	800564e <_strtoul_l.constprop.0+0x3e>
 80056e2:	2308      	movs	r3, #8
 80056e4:	e7b3      	b.n	800564e <_strtoul_l.constprop.0+0x3e>
 80056e6:	2c30      	cmp	r4, #48	; 0x30
 80056e8:	d0a9      	beq.n	800563e <_strtoul_l.constprop.0+0x2e>
 80056ea:	230a      	movs	r3, #10
 80056ec:	e7af      	b.n	800564e <_strtoul_l.constprop.0+0x3e>
 80056ee:	bf00      	nop
 80056f0:	080059ab 	.word	0x080059ab

080056f4 <_strtoul_r>:
 80056f4:	f7ff bf8c 	b.w	8005610 <_strtoul_l.constprop.0>

080056f8 <__submore>:
 80056f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056fc:	460c      	mov	r4, r1
 80056fe:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8005700:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005704:	4299      	cmp	r1, r3
 8005706:	d11d      	bne.n	8005744 <__submore+0x4c>
 8005708:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800570c:	f7ff f81c 	bl	8004748 <_malloc_r>
 8005710:	b918      	cbnz	r0, 800571a <__submore+0x22>
 8005712:	f04f 30ff 	mov.w	r0, #4294967295
 8005716:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800571a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800571e:	63a3      	str	r3, [r4, #56]	; 0x38
 8005720:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8005724:	6360      	str	r0, [r4, #52]	; 0x34
 8005726:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800572a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800572e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8005732:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8005736:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800573a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800573e:	6020      	str	r0, [r4, #0]
 8005740:	2000      	movs	r0, #0
 8005742:	e7e8      	b.n	8005716 <__submore+0x1e>
 8005744:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8005746:	0077      	lsls	r7, r6, #1
 8005748:	463a      	mov	r2, r7
 800574a:	f000 f84b 	bl	80057e4 <_realloc_r>
 800574e:	4605      	mov	r5, r0
 8005750:	2800      	cmp	r0, #0
 8005752:	d0de      	beq.n	8005712 <__submore+0x1a>
 8005754:	eb00 0806 	add.w	r8, r0, r6
 8005758:	4601      	mov	r1, r0
 800575a:	4632      	mov	r2, r6
 800575c:	4640      	mov	r0, r8
 800575e:	f000 f827 	bl	80057b0 <memcpy>
 8005762:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8005766:	f8c4 8000 	str.w	r8, [r4]
 800576a:	e7e9      	b.n	8005740 <__submore+0x48>

0800576c <_fstat_r>:
 800576c:	b538      	push	{r3, r4, r5, lr}
 800576e:	4d07      	ldr	r5, [pc, #28]	; (800578c <_fstat_r+0x20>)
 8005770:	2300      	movs	r3, #0
 8005772:	4604      	mov	r4, r0
 8005774:	4608      	mov	r0, r1
 8005776:	4611      	mov	r1, r2
 8005778:	602b      	str	r3, [r5, #0]
 800577a:	f7fb fa5c 	bl	8000c36 <_fstat>
 800577e:	1c43      	adds	r3, r0, #1
 8005780:	d102      	bne.n	8005788 <_fstat_r+0x1c>
 8005782:	682b      	ldr	r3, [r5, #0]
 8005784:	b103      	cbz	r3, 8005788 <_fstat_r+0x1c>
 8005786:	6023      	str	r3, [r4, #0]
 8005788:	bd38      	pop	{r3, r4, r5, pc}
 800578a:	bf00      	nop
 800578c:	200001dc 	.word	0x200001dc

08005790 <_isatty_r>:
 8005790:	b538      	push	{r3, r4, r5, lr}
 8005792:	4d06      	ldr	r5, [pc, #24]	; (80057ac <_isatty_r+0x1c>)
 8005794:	2300      	movs	r3, #0
 8005796:	4604      	mov	r4, r0
 8005798:	4608      	mov	r0, r1
 800579a:	602b      	str	r3, [r5, #0]
 800579c:	f7fb fa5b 	bl	8000c56 <_isatty>
 80057a0:	1c43      	adds	r3, r0, #1
 80057a2:	d102      	bne.n	80057aa <_isatty_r+0x1a>
 80057a4:	682b      	ldr	r3, [r5, #0]
 80057a6:	b103      	cbz	r3, 80057aa <_isatty_r+0x1a>
 80057a8:	6023      	str	r3, [r4, #0]
 80057aa:	bd38      	pop	{r3, r4, r5, pc}
 80057ac:	200001dc 	.word	0x200001dc

080057b0 <memcpy>:
 80057b0:	440a      	add	r2, r1
 80057b2:	4291      	cmp	r1, r2
 80057b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80057b8:	d100      	bne.n	80057bc <memcpy+0xc>
 80057ba:	4770      	bx	lr
 80057bc:	b510      	push	{r4, lr}
 80057be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80057c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80057c6:	4291      	cmp	r1, r2
 80057c8:	d1f9      	bne.n	80057be <memcpy+0xe>
 80057ca:	bd10      	pop	{r4, pc}

080057cc <__malloc_lock>:
 80057cc:	4801      	ldr	r0, [pc, #4]	; (80057d4 <__malloc_lock+0x8>)
 80057ce:	f7fe bed5 	b.w	800457c <__retarget_lock_acquire_recursive>
 80057d2:	bf00      	nop
 80057d4:	200001d0 	.word	0x200001d0

080057d8 <__malloc_unlock>:
 80057d8:	4801      	ldr	r0, [pc, #4]	; (80057e0 <__malloc_unlock+0x8>)
 80057da:	f7fe bed0 	b.w	800457e <__retarget_lock_release_recursive>
 80057de:	bf00      	nop
 80057e0:	200001d0 	.word	0x200001d0

080057e4 <_realloc_r>:
 80057e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057e8:	4680      	mov	r8, r0
 80057ea:	4614      	mov	r4, r2
 80057ec:	460e      	mov	r6, r1
 80057ee:	b921      	cbnz	r1, 80057fa <_realloc_r+0x16>
 80057f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80057f4:	4611      	mov	r1, r2
 80057f6:	f7fe bfa7 	b.w	8004748 <_malloc_r>
 80057fa:	b92a      	cbnz	r2, 8005808 <_realloc_r+0x24>
 80057fc:	f7fe ff38 	bl	8004670 <_free_r>
 8005800:	4625      	mov	r5, r4
 8005802:	4628      	mov	r0, r5
 8005804:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005808:	f000 f81b 	bl	8005842 <_malloc_usable_size_r>
 800580c:	4284      	cmp	r4, r0
 800580e:	4607      	mov	r7, r0
 8005810:	d802      	bhi.n	8005818 <_realloc_r+0x34>
 8005812:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005816:	d812      	bhi.n	800583e <_realloc_r+0x5a>
 8005818:	4621      	mov	r1, r4
 800581a:	4640      	mov	r0, r8
 800581c:	f7fe ff94 	bl	8004748 <_malloc_r>
 8005820:	4605      	mov	r5, r0
 8005822:	2800      	cmp	r0, #0
 8005824:	d0ed      	beq.n	8005802 <_realloc_r+0x1e>
 8005826:	42bc      	cmp	r4, r7
 8005828:	4622      	mov	r2, r4
 800582a:	4631      	mov	r1, r6
 800582c:	bf28      	it	cs
 800582e:	463a      	movcs	r2, r7
 8005830:	f7ff ffbe 	bl	80057b0 <memcpy>
 8005834:	4631      	mov	r1, r6
 8005836:	4640      	mov	r0, r8
 8005838:	f7fe ff1a 	bl	8004670 <_free_r>
 800583c:	e7e1      	b.n	8005802 <_realloc_r+0x1e>
 800583e:	4635      	mov	r5, r6
 8005840:	e7df      	b.n	8005802 <_realloc_r+0x1e>

08005842 <_malloc_usable_size_r>:
 8005842:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005846:	1f18      	subs	r0, r3, #4
 8005848:	2b00      	cmp	r3, #0
 800584a:	bfbc      	itt	lt
 800584c:	580b      	ldrlt	r3, [r1, r0]
 800584e:	18c0      	addlt	r0, r0, r3
 8005850:	4770      	bx	lr
	...

08005854 <_init>:
 8005854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005856:	bf00      	nop
 8005858:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800585a:	bc08      	pop	{r3}
 800585c:	469e      	mov	lr, r3
 800585e:	4770      	bx	lr

08005860 <_fini>:
 8005860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005862:	bf00      	nop
 8005864:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005866:	bc08      	pop	{r3}
 8005868:	469e      	mov	lr, r3
 800586a:	4770      	bx	lr
