Analysis & Synthesis report for PROJ300_Edmonds
Mon Apr 29 14:16:05 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon Apr 29 14:16:05 2024           ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; PROJ300_Edmonds                             ;
; Top-level Entity Name       ; Top                                         ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; Top                ; PROJ300_Edmonds    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Apr 29 14:15:55 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PROJ300_Edmonds -c PROJ300_Edmonds
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file q_trial.sv
    Info (12023): Found entity 1: Q_TRIAL File: C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file q_learn_v2.sv
    Info (12023): Found entity 1: Q_LEARN_V2 File: C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Q_LEARN_V2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file new_q.sv
    Info (12023): Found entity 1: NEW_Q File: C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/NEW_Q.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file maxq_reward.sv
    Info (12023): Found entity 1: MAXQ_REWARD File: C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/MAXQ_REWARD.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file init_q.sv
    Info (12023): Found entity 1: INIT_Q File: C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/INIT_Q.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file blocked_states.sv
    Info (12023): Found entity 1: BLOCKED_STATES File: C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/BLOCKED_STATES.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file proj300_edmonds.v
    Info (12023): Found entity 1: PROJ300_Edmonds File: C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/PROJ300_Edmonds.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file pwm_servo_control_tb.sv
    Info (12023): Found entity 1: PWM_SERVO_CONTROL_TB File: C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/PWM_SERVO_CONTROL_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top.bdf
    Info (12023): Found entity 1: Top
Info (12021): Found 1 design units, including 1 entities, in source file led_test.sv
    Info (12023): Found entity 1: led_test File: C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/led_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pwm_servo_control.sv
    Info (12023): Found entity 1: PWM_SERVO_CONTROL File: C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/PWM_SERVO_CONTROL.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file angle_output_unit.sv
    Info (12023): Found entity 1: ANGLE_OUTPUT_UNIT File: C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file angle_output_unit_tb.sv
    Info (12023): Found entity 1: ANGLE_OUTPUT_UNIT_TB File: C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file angle_pwm_combined_tb.sv
    Info (12023): Found entity 1: ANGLE_PWM_COMBINED_TB File: C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_PWM_COMBINED_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file led_7seg.v
    Info (12023): Found entity 1: LED_7seg File: C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/LED_7seg.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file angle_decode.sv
    Info (12023): Found entity 1: ANGLE_DECODE File: C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_DECODE.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file timer.sv
    Info (12023): Found entity 1: TIMER File: C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/TIMER.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file q_trial_exploit.sv
    Info (12023): Found entity 1: Q_TRIAL_EXPLOIT File: C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file action_exploit.sv
    Info (12023): Found entity 1: ACTION_EXPLOIT File: C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/ACTION_EXPLOIT.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file q_exploit.sv
    Info (12023): Found entity 1: Q_EXPLOIT File: C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Q_Exploit.sv Line: 1
Info (12127): Elaborating entity "Top" for the top level hierarchy
Warning (275009): Pin "KEY" not connected
Info (12128): Elaborating entity "PWM_SERVO_CONTROL" for hierarchy "PWM_SERVO_CONTROL:inst2"
Warning (10762): Verilog HDL Case Statement warning at PWM_SERVO_CONTROL.sv(41): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/PWM_SERVO_CONTROL.sv Line: 41
Info (12128): Elaborating entity "ANGLE_OUTPUT_UNIT" for hierarchy "ANGLE_OUTPUT_UNIT:inst"
Warning (10036): Verilog HDL or VHDL warning at ANGLE_OUTPUT_UNIT.sv(21): object "switches" assigned a value but never read File: C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv Line: 21
Info (10264): Verilog HDL Case Statement information at ANGLE_OUTPUT_UNIT.sv(60): all case item expressions in this case statement are onehot File: C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv Line: 60
Info (12128): Elaborating entity "TIMER" for hierarchy "TIMER:inst5"
Warning (10762): Verilog HDL Case Statement warning at TIMER.sv(14): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/TIMER.sv Line: 14
Warning (10762): Verilog HDL Case Statement warning at TIMER.sv(22): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/TIMER.sv Line: 22
Info (12128): Elaborating entity "Q_LEARN_V2" for hierarchy "Q_LEARN_V2:inst1"
Error (10251): Verilog HDL error at Q_LEARN_V2.sv(49): index 101 cannot fall outside the declared range [0:100] for dimension 0 of array "new_Q_episodes" File: C:/Users/tedmonds/GIT/PROJ300/Project Files/PROJ300_Edmonds/Q_LEARN_V2.sv Line: 49
Error (12152): Can't elaborate user hierarchy "Q_LEARN_V2:inst1"
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings
    Error: Peak virtual memory: 5129 megabytes
    Error: Processing ended: Mon Apr 29 14:16:05 2024
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:15


