// Seed: 2067831312
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    module_0,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    output uwire id_2,
    input supply0 id_3,
    input uwire id_4,
    input tri0 id_5,
    input supply1 id_6,
    input tri1 id_7
    , id_9
);
  assign id_9 = id_4;
  xnor primCall (id_2, id_7, id_6, id_0);
  generate
    if (-1) tri id_10 = 1 == {id_5, id_4, 1, 1, -1};
    else begin : LABEL_0
      assign id_10 = 1;
    end
  endgenerate
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9,
      id_9,
      id_9,
      id_10,
      id_10,
      id_10,
      id_9,
      id_10,
      id_9,
      id_10,
      id_9,
      id_9
  );
endmodule
