<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/RegAllocBase.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RegAllocBase.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RegAllocBase_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- RegAllocBase.cpp - Register Allocator Base Class -------------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file defines the RegAllocBase class which provides common functionality</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// for LiveIntervalUnion-based register allocators.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegAllocBase_8h.html">RegAllocBase.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Spiller_8h.html">Spiller.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Statistic_8h.html">llvm/ADT/Statistic.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveInterval_8h.html">llvm/CodeGen/LiveInterval.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveIntervals_8h.html">llvm/CodeGen/LiveIntervals.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveRegMatrix_8h.html">llvm/CodeGen/LiveRegMatrix.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineModuleInfo_8h.html">llvm/CodeGen/MachineModuleInfo.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="VirtRegMap_8h.html">llvm/CodeGen/VirtRegMap.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Pass_8h.html">llvm/Pass.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Timer_8h.html">llvm/Support/Timer.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="RegAllocBase_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   36</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;regalloc&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(NumNewQueued    , <span class="stringliteral">&quot;Number of new live ranges queued&quot;</span>);</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">// Temporary verification option until we can put verification inside</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">// MachineVerifier.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool, true&gt;</a></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <a class="code" href="RegAllocBase_8cpp.html#a840416330539d86c929f6182790a1ccb">VerifyRegAlloc</a>(<span class="stringliteral">&quot;verify-regalloc&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#aed47e4757f3240146f8ad40c2cdbf2d1">cl::location</a>(<a class="code" href="classllvm_1_1RegAllocBase.html#afbeaddcf447db994c372dfff591105ac">RegAllocBase::VerifyEnabled</a>),</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                   <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Verify during register allocation&quot;</span>));</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">const</span> <span class="keywordtype">char</span> <a class="code" href="classllvm_1_1RegAllocBase.html#a666d8b67c14d35f657e591cb87984592">RegAllocBase::TimerGroupName</a>[] = <span class="stringliteral">&quot;regalloc&quot;</span>;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">const</span> <span class="keywordtype">char</span> <a class="code" href="classllvm_1_1RegAllocBase.html#a75a298de4027780720785b5cd3479e92">RegAllocBase::TimerGroupDescription</a>[] = <span class="stringliteral">&quot;Register Allocation&quot;</span>;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RegAllocBase.html#afbeaddcf447db994c372dfff591105ac">RegAllocBase::VerifyEnabled</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">//                         RegAllocBase Implementation</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">// Pin the vtable to this file.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="keywordtype">void</span> RegAllocBase::anchor() {}</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classllvm_1_1RegAllocBase.html#a2e9547b9bc56b02aad18e54488c8059b">   57</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RegAllocBase.html#a2e9547b9bc56b02aad18e54488c8059b">RegAllocBase::init</a>(<a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> &amp;vrm,</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                        <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;lis,</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                        <a class="code" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a> &amp;mat) {</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <a class="code" href="classllvm_1_1RegAllocBase.html#a523cbc58f79fe5e9e95dc87f9cee8a36">TRI</a> = &amp;vrm.<a class="code" href="classllvm_1_1VirtRegMap.html#a6e84bef02c041c01d19a73e736bcfac3">getTargetRegInfo</a>();</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <a class="code" href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">MRI</a> = &amp;vrm.<a class="code" href="classllvm_1_1VirtRegMap.html#a622fb9ef10b8b7a4975c855114b99630">getRegInfo</a>();</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <a class="code" href="classllvm_1_1RegAllocBase.html#a96bb57a8041a40ded1ba0ef3b411a615">VRM</a> = &amp;vrm;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <a class="code" href="classllvm_1_1RegAllocBase.html#a575345318339b28557a6c8ea57708434">LIS</a> = &amp;lis;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <a class="code" href="classllvm_1_1RegAllocBase.html#a865e0247c5f922b8afaaaec481e4939c">Matrix</a> = &amp;mat;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <a class="code" href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7">freezeReservedRegs</a>(vrm.<a class="code" href="classllvm_1_1VirtRegMap.html#af2dbdd40f8a5b94098f14d9087527b79">getMachineFunction</a>());</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <a class="code" href="classllvm_1_1RegAllocBase.html#aa6330bc662bf646d769c2a0771282eaf">RegClassInfo</a>.<a class="code" href="classllvm_1_1RegisterClassInfo.html#ac892fad5c3d0080c8cca7557659668d5">runOnMachineFunction</a>(vrm.<a class="code" href="classllvm_1_1VirtRegMap.html#af2dbdd40f8a5b94098f14d9087527b79">getMachineFunction</a>());</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;}</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">// Visit all the live registers. If they are already assigned to a physical</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">// register, unify them with the corresponding LiveIntervalUnion, otherwise push</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">// them on the priority queue for later assignment.</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="keywordtype">void</span> RegAllocBase::seedLiveRegs() {</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <a class="code" href="structllvm_1_1NamedRegionTimer.html">NamedRegionTimer</a> <a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaec7f5618992caf43bed4d97c7ff6f165">T</a>(<span class="stringliteral">&quot;seed&quot;</span>, <span class="stringliteral">&quot;Seed Live Regs&quot;</span>, <a class="code" href="classllvm_1_1RegAllocBase.html#a666d8b67c14d35f657e591cb87984592">TimerGroupName</a>,</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                     <a class="code" href="classllvm_1_1RegAllocBase.html#a75a298de4027780720785b5cd3479e92">TimerGroupDescription</a>, <a class="code" href="namespacellvm.html#a44e2fc6ce783a1ca396d473139a0ae76">TimePassesIsEnabled</a>);</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = <a class="code" href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">getNumVirtRegs</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = <a class="code" href="classllvm_1_1Register.html#a214d41566573f1f0035d941485fe6900">Register::index2VirtReg</a>(i);</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a666dc30b9326da6b9e69740a241df89d">reg_nodbg_empty</a>(Reg))</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <a class="code" href="classllvm_1_1RegAllocBase.html#aec3ec02bfeff094f224e672b5d5e0a59">enqueue</a>(&amp;<a class="code" href="classllvm_1_1RegAllocBase.html#a575345318339b28557a6c8ea57708434">LIS</a>-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a25c117ac45bfbbcf69dc0b674db2d1ea">getInterval</a>(Reg));</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  }</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;}</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">// Top-level driver to manage the queue of unassigned VirtRegs and call the</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">// selectOrSplit implementation.</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="classllvm_1_1RegAllocBase.html#ac35fef2aafb20ef4b079d0819394e87d">   85</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RegAllocBase.html#ac35fef2aafb20ef4b079d0819394e87d">RegAllocBase::allocatePhysRegs</a>() {</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  seedLiveRegs();</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="comment">// Continue assigning vregs one at a time to available physical registers.</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keywordflow">while</span> (<a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> *VirtReg = <a class="code" href="classllvm_1_1RegAllocBase.html#a6ae7669e3cbff6709e9f06a7d34b0fc9">dequeue</a>()) {</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code" href="classllvm_1_1RegAllocBase.html#a96bb57a8041a40ded1ba0ef3b411a615">VRM</a>-&gt;<a class="code" href="classllvm_1_1VirtRegMap.html#ab28bf4ffd3e2223dab0527c9d7e18288">hasPhys</a>(VirtReg-&gt;reg) &amp;&amp; <span class="stringliteral">&quot;Register already assigned&quot;</span>);</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="comment">// Unused registers can appear when the spiller coalesces snippets.</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a666dc30b9326da6b9e69740a241df89d">reg_nodbg_empty</a>(VirtReg-&gt;reg)) {</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Dropping unused &quot;</span> &lt;&lt; *VirtReg &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;      <a class="code" href="classllvm_1_1RegAllocBase.html#a37f2abf41517c8738a6da902e5578808">aboutToRemoveInterval</a>(*VirtReg);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;      <a class="code" href="classllvm_1_1RegAllocBase.html#a575345318339b28557a6c8ea57708434">LIS</a>-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a6050096eb05dbe34cd1ba47c03f5031f">removeInterval</a>(VirtReg-&gt;reg);</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    }</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="comment">// Invalidate all interference queries, live ranges could have changed.</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <a class="code" href="classllvm_1_1RegAllocBase.html#a865e0247c5f922b8afaaaec481e4939c">Matrix</a>-&gt;<a class="code" href="classllvm_1_1LiveRegMatrix.html#a448841a51094959c1ca24de1ae55435f">invalidateVirtRegs</a>();</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="comment">// selectOrSplit requests the allocator to return an available physical</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="comment">// register if possible and populate a list of new live intervals that</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="comment">// result from splitting.</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\nselectOrSplit &quot;</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                      &lt;&lt; <a class="code" href="classllvm_1_1RegAllocBase.html#a523cbc58f79fe5e9e95dc87f9cee8a36">TRI</a>-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ac80ef1b0f96f5df74292346277f0005b">getRegClassName</a>(<a class="code" href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(VirtReg-&gt;reg))</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                      &lt;&lt; <span class="charliteral">&#39;:&#39;</span> &lt;&lt; *VirtReg &lt;&lt; <span class="stringliteral">&quot; w=&quot;</span> &lt;&lt; VirtReg-&gt;weight &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keyword">using</span> VirtRegVec = <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 4&gt;</a>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    VirtRegVec SplitVRegs;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="keywordtype">unsigned</span> AvailablePhysReg = <a class="code" href="classllvm_1_1RegAllocBase.html#a42ac6dd7f126a2769452cb4983bc9f9b">selectOrSplit</a>(*VirtReg, SplitVRegs);</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="keywordflow">if</span> (AvailablePhysReg == ~0u) {</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;      <span class="comment">// selectOrSplit failed to find a register!</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;      <span class="comment">// Probably caused by an inline asm.</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">MachineRegisterInfo::reg_instr_iterator</a></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;           <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#af2d0b6074f2fcb4d38e61ab3b6e1d78d">reg_instr_begin</a>(VirtReg-&gt;reg), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = <a class="code" href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a45911f3aacb9b7ea62d1fa8fc8180039">reg_instr_end</a>();</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;           <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ) {</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        MI = &amp;*(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>++);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a4b743093219cfca13b1ec2cb58903fba">isInlineAsm</a>())</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;      }</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;      <span class="keywordflow">if</span> (MI &amp;&amp; MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a4b743093219cfca13b1ec2cb58903fba">isInlineAsm</a>()) {</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae6244f113dc1dc3bc4006f58a8067943">emitError</a>(<span class="stringliteral">&quot;inline assembly requires more registers than available&quot;</span>);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MI) {</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a> =</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;            MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a6691cc6c9b7341348045f8d54a14e7a7">getMMI</a>().<a class="code" href="classllvm_1_1MachineModuleInfo.html#a1f6aa8381a83bceb61c4be0ef73b4dfc">getModule</a>()-&gt;<a class="code" href="classllvm_1_1Module.html#a9c00c70121af456007404bd456047766">getContext</a>();</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        Context.<a class="code" href="classllvm_1_1LLVMContext.html#acff246b19234d38be83663af581f05ac">emitError</a>(<span class="stringliteral">&quot;ran out of registers during register allocation&quot;</span>);</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;ran out of registers during register allocation&quot;</span>);</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;      }</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;      <span class="comment">// Keep going after reporting the error.</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;      <a class="code" href="classllvm_1_1RegAllocBase.html#a96bb57a8041a40ded1ba0ef3b411a615">VRM</a>-&gt;<a class="code" href="classllvm_1_1VirtRegMap.html#ae6a89fa352cff20c046e1148738cd87f">assignVirt2Phys</a>(VirtReg-&gt;reg,</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                 <a class="code" href="classllvm_1_1RegAllocBase.html#aa6330bc662bf646d769c2a0771282eaf">RegClassInfo</a>.<a class="code" href="classllvm_1_1RegisterClassInfo.html#a86880bb0bf0b57461d28de03acd39823">getOrder</a>(<a class="code" href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(VirtReg-&gt;reg)).front());</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    }</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="keywordflow">if</span> (AvailablePhysReg)</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;      <a class="code" href="classllvm_1_1RegAllocBase.html#a865e0247c5f922b8afaaaec481e4939c">Matrix</a>-&gt;<a class="code" href="classllvm_1_1LiveRegMatrix.html#aec0ad3166f3e212b6712183709410d42">assign</a>(*VirtReg, AvailablePhysReg);</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : SplitVRegs) {</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1RegAllocBase.html#a575345318339b28557a6c8ea57708434">LIS</a>-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a11cd70de340f310acc70781d57a00136">hasInterval</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>));</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;      <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> *SplitVirtReg = &amp;<a class="code" href="classllvm_1_1RegAllocBase.html#a575345318339b28557a6c8ea57708434">LIS</a>-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a25c117ac45bfbbcf69dc0b674db2d1ea">getInterval</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code" href="classllvm_1_1RegAllocBase.html#a96bb57a8041a40ded1ba0ef3b411a615">VRM</a>-&gt;<a class="code" href="classllvm_1_1VirtRegMap.html#ab28bf4ffd3e2223dab0527c9d7e18288">hasPhys</a>(SplitVirtReg-&gt;reg) &amp;&amp; <span class="stringliteral">&quot;Register already assigned&quot;</span>);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a666dc30b9326da6b9e69740a241df89d">reg_nodbg_empty</a>(SplitVirtReg-&gt;reg)) {</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SplitVirtReg-&gt;empty() &amp;&amp; <span class="stringliteral">&quot;Non-empty but used interval&quot;</span>);</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;not queueing unused  &quot;</span> &lt;&lt; *SplitVirtReg &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        <a class="code" href="classllvm_1_1RegAllocBase.html#a37f2abf41517c8738a6da902e5578808">aboutToRemoveInterval</a>(*SplitVirtReg);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        <a class="code" href="classllvm_1_1RegAllocBase.html#a575345318339b28557a6c8ea57708434">LIS</a>-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a6050096eb05dbe34cd1ba47c03f5031f">removeInterval</a>(SplitVirtReg-&gt;reg);</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;      }</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;queuing new interval: &quot;</span> &lt;&lt; *SplitVirtReg &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(SplitVirtReg-&gt;reg) &amp;&amp;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;             <span class="stringliteral">&quot;expect split value in virtual register&quot;</span>);</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;      <a class="code" href="classllvm_1_1RegAllocBase.html#aec3ec02bfeff094f224e672b5d5e0a59">enqueue</a>(SplitVirtReg);</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;      ++NumNewQueued;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    }</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  }</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;}</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="classllvm_1_1RegAllocBase.html#a93e2dd7d80790456c7201dc40d3b1263">  165</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RegAllocBase.html#a93e2dd7d80790456c7201dc40d3b1263">RegAllocBase::postOptimization</a>() {</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <a class="code" href="classllvm_1_1RegAllocBase.html#a3c1c92a01b8af995029b8e9621ce0812">spiller</a>().<a class="code" href="classllvm_1_1Spiller.html#ac5e77cbf6ad42d3a68d03f7d20f0a07d">postOptimization</a>();</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> DeadInst : <a class="code" href="classllvm_1_1RegAllocBase.html#a3a073386d697a3adacf27699bd95441d">DeadRemats</a>) {</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <a class="code" href="classllvm_1_1RegAllocBase.html#a575345318339b28557a6c8ea57708434">LIS</a>-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a73f605751be73f0a910a586bb1b5d869">RemoveMachineInstrFromMaps</a>(*DeadInst);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    DeadInst-&gt;eraseFromParent();</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  }</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  DeadRemats.clear();</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;}</div><div class="ttc" id="classllvm_1_1RegisterClassInfo_html_a86880bb0bf0b57461d28de03acd39823"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html#a86880bb0bf0b57461d28de03acd39823">llvm::RegisterClassInfo::getOrder</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getOrder(const TargetRegisterClass *RC) const</div><div class="ttdoc">getOrder - Returns the preferred allocation order for RC. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8h_source.html#l00096">RegisterClassInfo.h:96</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a75a298de4027780720785b5cd3479e92"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a75a298de4027780720785b5cd3479e92">llvm::RegAllocBase::TimerGroupDescription</a></div><div class="ttdeci">static const char TimerGroupDescription[]</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00109">RegAllocBase.h:109</a></div></div>
<div class="ttc" id="NVVMIntrRange_8cpp_html_afad351d7bf10ac0446b64e7827634e94"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a></div><div class="ttdeci">LLVMContext &amp; Context</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00073">NVVMIntrRange.cpp:73</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae6244f113dc1dc3bc4006f58a8067943"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae6244f113dc1dc3bc4006f58a8067943">llvm::MachineInstr::emitError</a></div><div class="ttdeci">void emitError(StringRef Msg) const</div><div class="ttdoc">Emit an error referring to the source location of this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01992">MachineInstr.cpp:1992</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_a73f605751be73f0a910a586bb1b5d869"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a73f605751be73f0a910a586bb1b5d869">llvm::LiveIntervals::RemoveMachineInstrFromMaps</a></div><div class="ttdeci">void RemoveMachineInstrFromMaps(MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00276">LiveIntervals.h:276</a></div></div>
<div class="ttc" id="namespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">LLVM_ATTRIBUTE_NORETURN void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler. </div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00140">Error.cpp:140</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aaec7f5618992caf43bed4d97c7ff6f165"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaec7f5618992caf43bed4d97c7ff6f165">llvm::T</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00495">ARMBaseInstrInfo.h:495</a></div></div>
<div class="ttc" id="classllvm_1_1LiveInterval_html"><div class="ttname"><a href="classllvm_1_1LiveInterval.html">llvm::LiveInterval</a></div><div class="ttdoc">LiveInterval - This class represents the liveness of a register, or stack slot. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00679">LiveInterval.h:679</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a865e0247c5f922b8afaaaec481e4939c"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a865e0247c5f922b8afaaaec481e4939c">llvm::RegAllocBase::Matrix</a></div><div class="ttdeci">LiveRegMatrix * Matrix</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00068">RegAllocBase.h:68</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a42ac6dd7f126a2769452cb4983bc9f9b"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a42ac6dd7f126a2769452cb4983bc9f9b">llvm::RegAllocBase::selectOrSplit</a></div><div class="ttdeci">virtual unsigned selectOrSplit(LiveInterval &amp;VirtReg, SmallVectorImpl&lt; unsigned &gt; &amp;splitLVRs)=0</div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a4b743093219cfca13b1ec2cb58903fba"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a4b743093219cfca13b1ec2cb58903fba">llvm::MachineInstr::isInlineAsm</a></div><div class="ttdeci">bool isInlineAsm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01085">MachineInstr.h:1085</a></div></div>
<div class="ttc" id="namespacellvm_html_a0bf75467957937ad23ad7be19f489934"><div class="ttname"><a href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">llvm::STATISTIC</a></div><div class="ttdeci">STATISTIC(NumFunctions, &quot;Total number of functions&quot;)</div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a6691cc6c9b7341348045f8d54a14e7a7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a6691cc6c9b7341348045f8d54a14e7a7">llvm::MachineFunction::getMMI</a></div><div class="ttdeci">MachineModuleInfo &amp; getMMI() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00447">MachineFunction.h:447</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_a214d41566573f1f0035d941485fe6900"><div class="ttname"><a href="classllvm_1_1Register.html#a214d41566573f1f0035d941485fe6900">llvm::Register::index2VirtReg</a></div><div class="ttdeci">static unsigned index2VirtReg(unsigned Index)</div><div class="ttdoc">Convert a 0-based index to a virtual register number. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00083">Register.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_ab28bf4ffd3e2223dab0527c9d7e18288"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#ab28bf4ffd3e2223dab0527c9d7e18288">llvm::VirtRegMap::hasPhys</a></div><div class="ttdeci">bool hasPhys(Register virtReg) const</div><div class="ttdoc">returns true if the specified virtual register is mapped to a physical register </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00096">VirtRegMap.h:96</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a6e84bef02c041c01d19a73e736bcfac3"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a6e84bef02c041c01d19a73e736bcfac3">llvm::VirtRegMap::getTargetRegInfo</a></div><div class="ttdeci">const TargetRegisterInfo &amp; getTargetRegInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00090">VirtRegMap.h:90</a></div></div>
<div class="ttc" id="Statistic_8h_html"><div class="ttname"><a href="Statistic_8h.html">Statistic.h</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_ac35fef2aafb20ef4b079d0819394e87d"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#ac35fef2aafb20ef4b079d0819394e87d">llvm::RegAllocBase::allocatePhysRegs</a></div><div class="ttdeci">void allocatePhysRegs()</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8cpp_source.html#l00085">RegAllocBase.cpp:85</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00148">CommandLine.h:148</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa363afffca4fc13a709673936b47fe33"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(Register Reg) const</div><div class="ttdoc">Return the register class of the specified virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00631">MachineRegisterInfo.h:631</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a3a073386d697a3adacf27699bd95441d"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a3a073386d697a3adacf27699bd95441d">llvm::RegAllocBase::DeadRemats</a></div><div class="ttdeci">SmallPtrSet&lt; MachineInstr *, 32 &gt; DeadRemats</div><div class="ttdoc">Inst which is a def of an original reg and whose defs are already all dead after remat is saved in De...</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00075">RegAllocBase.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ac80ef1b0f96f5df74292346277f0005b"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ac80ef1b0f96f5df74292346277f0005b">llvm::TargetRegisterInfo::getRegClassName</a></div><div class="ttdeci">const char * getRegClassName(const TargetRegisterClass *Class) const</div><div class="ttdoc">Returns the name of the register class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00677">TargetRegisterInfo.h:677</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_af2dbdd40f8a5b94098f14d9087527b79"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#af2dbdd40f8a5b94098f14d9087527b79">llvm::VirtRegMap::getMachineFunction</a></div><div class="ttdeci">MachineFunction &amp; getMachineFunction() const</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00084">VirtRegMap.h:84</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html">llvm::LiveRegMatrix</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8h_source.html#l00040">LiveRegMatrix.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1Module_html_a9c00c70121af456007404bd456047766"><div class="ttname"><a href="classllvm_1_1Module.html#a9c00c70121af456007404bd456047766">llvm::Module::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const</div><div class="ttdoc">Get the global data context. </div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00245">Module.h:245</a></div></div>
<div class="ttc" id="structllvm_1_1NamedRegionTimer_html"><div class="ttname"><a href="structllvm_1_1NamedRegionTimer.html">llvm::NamedRegionTimer</a></div><div class="ttdoc">This class is basically a combination of TimeRegion and Timer. </div><div class="ttdef"><b>Definition:</b> <a href="Timer_8h_source.html#l00160">Timer.h:160</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ad32d5b4fe86449641427a131c27c03f7"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7">llvm::MachineRegisterInfo::freezeReservedRegs</a></div><div class="ttdeci">void freezeReservedRegs(const MachineFunction &amp;)</div><div class="ttdoc">freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00513">MachineRegisterInfo.cpp:513</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a45911f3aacb9b7ea62d1fa8fc8180039"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a45911f3aacb9b7ea62d1fa8fc8180039">llvm::MachineRegisterInfo::reg_instr_end</a></div><div class="ttdeci">static reg_instr_iterator reg_instr_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00297">MachineRegisterInfo.h:297</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">llvm::MachineRegisterInfo::defusechain_instr_iterator</a></div><div class="ttdoc">defusechain_iterator - This class provides iterator support for machine operands in the function that...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00269">MachineRegisterInfo.h:269</a></div></div>
<div class="ttc" id="Timer_8h_html"><div class="ttname"><a href="Timer_8h.html">Timer.h</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html_acff246b19234d38be83663af581f05ac"><div class="ttname"><a href="classllvm_1_1LLVMContext.html#acff246b19234d38be83663af581f05ac">llvm::LLVMContext::emitError</a></div><div class="ttdeci">void emitError(unsigned LocCookie, const Twine &amp;ErrorStr)</div><div class="ttdoc">emitError - Emit an error message to the currently installed error handler with optional location inf...</div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8cpp_source.html#l00238">LLVMContext.cpp:238</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_a11cd70de340f310acc70781d57a00136"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a11cd70de340f310acc70781d57a00136">llvm::LiveIntervals::hasInterval</a></div><div class="ttdeci">bool hasInterval(Register Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00125">LiveIntervals.h:125</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_aec0ad3166f3e212b6712183709410d42"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#aec0ad3166f3e212b6712183709410d42">llvm::LiveRegMatrix::assign</a></div><div class="ttdeci">void assign(LiveInterval &amp;VirtReg, unsigned PhysReg)</div><div class="ttdoc">Assign VirtReg to PhysReg. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8cpp_source.html#l00104">LiveRegMatrix.cpp:104</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="RegAllocBase_8cpp_html_a840416330539d86c929f6182790a1ccb"><div class="ttname"><a href="RegAllocBase_8cpp.html#a840416330539d86c929f6182790a1ccb">VerifyRegAlloc</a></div><div class="ttdeci">static cl::opt&lt; bool, true &gt; VerifyRegAlloc(&quot;verify-regalloc&quot;, cl::location(RegAllocBase::VerifyEnabled), cl::Hidden, cl::desc(&quot;Verify during register allocation&quot;))</div></div>
<div class="ttc" id="MachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html_a448841a51094959c1ca24de1ae55435f"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html#a448841a51094959c1ca24de1ae55435f">llvm::LiveRegMatrix::invalidateVirtRegs</a></div><div class="ttdeci">void invalidateVirtRegs()</div><div class="ttdoc">Invalidate cached interference queries after modifying virtual register live ranges. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8h_source.html#l00081">LiveRegMatrix.h:81</a></div></div>
<div class="ttc" id="CommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a96bb57a8041a40ded1ba0ef3b411a615"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a96bb57a8041a40ded1ba0ef3b411a615">llvm::RegAllocBase::VRM</a></div><div class="ttdeci">VirtRegMap * VRM</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00066">RegAllocBase.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context. </div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00063">LLVMContext.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_a6050096eb05dbe34cd1ba47c03f5031f"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a6050096eb05dbe34cd1ba47c03f5031f">llvm::LiveIntervals::removeInterval</a></div><div class="ttdeci">void removeInterval(unsigned Reg)</div><div class="ttdoc">Interval removal. </div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00145">LiveIntervals.h:145</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a622fb9ef10b8b7a4975c855114b99630"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a622fb9ef10b8b7a4975c855114b99630">llvm::VirtRegMap::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00089">VirtRegMap.h:89</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="structllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00406">CommandLine.h:406</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_ae6a89fa352cff20c046e1148738cd87f"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#ae6a89fa352cff20c046e1148738cd87f">llvm::VirtRegMap::assignVirt2Phys</a></div><div class="ttdeci">void assignVirt2Phys(Register virtReg, MCPhysReg physReg)</div><div class="ttdoc">creates a mapping for the specified virtual register to the specified physical register ...</div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8cpp_source.html#l00083">VirtRegMap.cpp:83</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a666dc30b9326da6b9e69740a241df89d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a666dc30b9326da6b9e69740a241df89d">llvm::MachineRegisterInfo::reg_nodbg_empty</a></div><div class="ttdeci">bool reg_nodbg_empty(Register RegNo) const</div><div class="ttdoc">reg_nodbg_empty - Return true if the only instructions using or defining Reg are Debug instructions...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00377">MachineRegisterInfo.h:377</a></div></div>
<div class="ttc" id="namespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00057">MathExtras.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_a25c117ac45bfbbcf69dc0b674db2d1ea"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a25c117ac45bfbbcf69dc0b674db2d1ea">llvm::LiveIntervals::getInterval</a></div><div class="ttdeci">LiveInterval &amp; getInterval(Register Reg)</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00114">LiveIntervals.h:114</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterClassInfo_html_ac892fad5c3d0080c8cca7557659668d5"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html#ac892fad5c3d0080c8cca7557659668d5">llvm::RegisterClassInfo::runOnMachineFunction</a></div><div class="ttdeci">void runOnMachineFunction(const MachineFunction &amp;MF)</div><div class="ttdoc">runOnFunction - Prepare to answer questions about MF. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8cpp_source.html#l00043">RegisterClassInfo.cpp:43</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a2e9547b9bc56b02aad18e54488c8059b"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a2e9547b9bc56b02aad18e54488c8059b">llvm::RegAllocBase::init</a></div><div class="ttdeci">void init(VirtRegMap &amp;vrm, LiveIntervals &amp;lis, LiveRegMatrix &amp;mat)</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8cpp_source.html#l00057">RegAllocBase.cpp:57</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ae73582bbbc71758dcac70cd8c56210e4"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">llvm::MachineRegisterInfo::getNumVirtRegs</a></div><div class="ttdeci">unsigned getNumVirtRegs() const</div><div class="ttdoc">getNumVirtRegs - Return the number of virtual registers created. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00754">MachineRegisterInfo.h:754</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a666d8b67c14d35f657e591cb87984592"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a666d8b67c14d35f657e591cb87984592">llvm::RegAllocBase::TimerGroupName</a></div><div class="ttdeci">static const char TimerGroupName[]</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00108">RegAllocBase.h:108</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a575345318339b28557a6c8ea57708434"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a575345318339b28557a6c8ea57708434">llvm::RegAllocBase::LIS</a></div><div class="ttdeci">LiveIntervals * LIS</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00067">RegAllocBase.h:67</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_aec3ec02bfeff094f224e672b5d5e0a59"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#aec3ec02bfeff094f224e672b5d5e0a59">llvm::RegAllocBase::enqueue</a></div><div class="ttdeci">virtual void enqueue(LiveInterval *LI)=0</div><div class="ttdoc">enqueue - Add VirtReg to the priority queue of unassigned registers. </div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector&lt; unsigned, 4 &gt;</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="LiveRegMatrix_8h_html"><div class="ttname"><a href="LiveRegMatrix_8h.html">LiveRegMatrix.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a37f2abf41517c8738a6da902e5578808"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a37f2abf41517c8738a6da902e5578808">llvm::RegAllocBase::aboutToRemoveInterval</a></div><div class="ttdeci">virtual void aboutToRemoveInterval(LiveInterval &amp;LI)</div><div class="ttdoc">Method called when the allocator is about to remove a LiveInterval. </div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00112">RegAllocBase.h:112</a></div></div>
<div class="ttc" id="Pass_8h_html"><div class="ttname"><a href="Pass_8h.html">Pass.h</a></div></div>
<div class="ttc" id="LiveIntervals_8h_html"><div class="ttname"><a href="LiveIntervals_8h.html">LiveIntervals.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="MachineModuleInfo_8h_html"><div class="ttname"><a href="MachineModuleInfo_8h.html">MachineModuleInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01415">CommandLine.h:1415</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_afbeaddcf447db994c372dfff591105ac"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#afbeaddcf447db994c372dfff591105ac">llvm::RegAllocBase::VerifyEnabled</a></div><div class="ttdeci">static bool VerifyEnabled</div><div class="ttdoc">VerifyEnabled - True when -verify-regalloc is given. </div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00116">RegAllocBase.h:116</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a523cbc58f79fe5e9e95dc87f9cee8a36"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a523cbc58f79fe5e9e95dc87f9cee8a36">llvm::RegAllocBase::TRI</a></div><div class="ttdeci">const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00064">RegAllocBase.h:64</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1Spiller_html_ac5e77cbf6ad42d3a68d03f7d20f0a07d"><div class="ttname"><a href="classllvm_1_1Spiller.html#ac5e77cbf6ad42d3a68d03f7d20f0a07d">llvm::Spiller::postOptimization</a></div><div class="ttdeci">virtual void postOptimization()</div><div class="ttdef"><b>Definition:</b> <a href="Spiller_8h_source.html#l00032">Spiller.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a93e2dd7d80790456c7201dc40d3b1263"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a93e2dd7d80790456c7201dc40d3b1263">llvm::RegAllocBase::postOptimization</a></div><div class="ttdeci">virtual void postOptimization()</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8cpp_source.html#l00165">RegAllocBase.cpp:165</a></div></div>
<div class="ttc" id="classllvm_1_1MachineModuleInfo_html_a1f6aa8381a83bceb61c4be0ef73b4dfc"><div class="ttname"><a href="classllvm_1_1MachineModuleInfo.html#a1f6aa8381a83bceb61c4be0ef73b4dfc">llvm::MachineModuleInfo::getModule</a></div><div class="ttdeci">const Module * getModule() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineModuleInfo_8h_source.html#l00164">MachineModuleInfo.h:164</a></div></div>
<div class="ttc" id="VirtRegMap_8h_html"><div class="ttname"><a href="VirtRegMap_8h.html">VirtRegMap.h</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="Spiller_8h_html"><div class="ttname"><a href="Spiller_8h.html">Spiller.h</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_ab94ac0eb79655589fb116359f862886c"><div class="ttname"><a href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">llvm::Register::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00069">Register.h:69</a></div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="LiveInterval_8h_html"><div class="ttname"><a href="LiveInterval_8h.html">LiveInterval.h</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_aa6330bc662bf646d769c2a0771282eaf"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#aa6330bc662bf646d769c2a0771282eaf">llvm::RegAllocBase::RegClassInfo</a></div><div class="ttdeci">RegisterClassInfo RegClassInfo</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00069">RegAllocBase.h:69</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="RegAllocBase_8h_html"><div class="ttname"><a href="RegAllocBase_8h.html">RegAllocBase.h</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a44e2fc6ce783a1ca396d473139a0ae76"><div class="ttname"><a href="namespacellvm.html#a44e2fc6ce783a1ca396d473139a0ae76">llvm::TimePassesIsEnabled</a></div><div class="ttdeci">bool TimePassesIsEnabled</div><div class="ttdoc">If the user specifies the -time-passes argument on an LLVM tool command line then the value of this b...</div><div class="ttdef"><b>Definition:</b> <a href="Pass_8h_source.html#l00309">Pass.h:309</a></div></div>
<div class="ttc" id="Debug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_aba058f684e1b6704e5b4a09f889ec18c"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#aba058f684e1b6704e5b4a09f889ec18c">llvm::RegAllocBase::MRI</a></div><div class="ttdeci">MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBase_8h_source.html#l00065">RegAllocBase.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_af2d0b6074f2fcb4d38e61ab3b6e1d78d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#af2d0b6074f2fcb4d38e61ab3b6e1d78d">llvm::MachineRegisterInfo::reg_instr_begin</a></div><div class="ttdeci">reg_instr_iterator reg_instr_begin(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00294">MachineRegisterInfo.h:294</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_aed47e4757f3240146f8ad40c2cdbf2d1"><div class="ttname"><a href="namespacellvm_1_1cl.html#aed47e4757f3240146f8ad40c2cdbf2d1">llvm::cl::location</a></div><div class="ttdeci">LocationClass&lt; Ty &gt; location(Ty &amp;L)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00451">CommandLine.h:451</a></div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a3c1c92a01b8af995029b8e9621ce0812"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a3c1c92a01b8af995029b8e9621ce0812">llvm::RegAllocBase::spiller</a></div><div class="ttdeci">virtual Spiller &amp; spiller()=0</div></div>
<div class="ttc" id="classllvm_1_1RegAllocBase_html_a6ae7669e3cbff6709e9f06a7d34b0fc9"><div class="ttname"><a href="classllvm_1_1RegAllocBase.html#a6ae7669e3cbff6709e9f06a7d34b0fc9">llvm::RegAllocBase::dequeue</a></div><div class="ttdeci">virtual LiveInterval * dequeue()=0</div><div class="ttdoc">dequeue - Return the next unassigned register, or NULL. </div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:09:53 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
