# uvm_beginner_lab
Labs for UVM beginner, should be familiar with System Verilog first
