51e039542b87 ("drm/i915/dsb: Allow intel_dsb_chain() to use DSB_WAIT_FOR_VBLANK")
06358ccecd75 ("drm/i915/dsb: Introduce intel_dsb_chain()")
2039809783d6 ("drm/i915/dsb: Introduce intel_dsb_wait_scanline_{in,out}()")
a69dcaf9310a ("drm/i915/dsb: Account for VRR properly in DSB scanline stuff")
eb4556f25fb4 ("drm/i915/dsb: Fix dewake scanline")
70a65a5de233 ("drm/i915/dsb: Shuffle code around")
21bb04152a18 ("drm/i915/dsb: Convert dewake_scanline to a hw scanline number earlier")
81a1c37c8b52 ("drm/i915/dsb: Hook up DSB error interrupts")
09af6037128c ("drm/i915: Make vrr_{enabling,disabling}() usable outside intel_display.c")
4a74de91056d ("drm/i915/dsb: Convert the DSB code to use intel_display rather than i915")
a6c8dfbfcd01 ("drm/i915/dsb: Plumb the whole atomic state into intel_dsb_prepare()")
fa63577ff38b ("drm/i915: Extend GEN9_PIPE_PLANE_FLIP_DONE() to cover all universal planes")
ad738e488981 ("drm/i915: Sort bdw+ pipe interrupt bits")
9994be558429 ("drm/i915: Document bdw+ pipe interrupt bits")
6399c94f4b90 ("drm/i915: Use REG_BIT() for bdw+ pipe interrupts")
06173340336c ("drm/i915: Define and compute Transcoder CMRR registers")
6eb82761887a ("drm/i915: Separate VRR related register definitions")
fc8fc81cb830 ("drm/i915: Update indentation for VRR registers and bits")
81d604f44b18 ("drm/i915/dsb: Pass DSB engine ID to intel_dsb_prepare()")
738f3d86182e ("drm/i915/dsb: Move DSB ID definition to the header")
