/******************************************************************************
 * COPYRIGHT CRAY INC. ar_bte_defs.h
 * FILE: ar_bte_defs.h
 * Created by v2h.c on Wed Oct  8 14:38:58 2014
 ******************************************************************************/

#ifndef _AR_BTE_DEFS_H_
#define _AR_BTE_DEFS_H_

#define AR_BTE_N_MMRS                                          	104
#define AR_BTE_N_DESCS                                         	2

/*
 *  AR BTE MMR TABLE ADDRESS DEFINES
 */
#define AR_NIC_BTE_CFG_TBL_DESC                                	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_CFG_TBL_DESC_BASE                           	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_CFG_TBL_DESC_SIZE                           	0x0000020000ull
#define AR_NIC_BTE_CFG_TBL_DESC_LIMIT                          	AR_NIC_BTE_CFG_TBL_DESC_BASE+AR_NIC_BTE_CFG_TBL_DESC_SIZE-1
#define AR_NIC_BTE_CFG_TBL_DESC_N_ENTRY                        	2048
#define AR_NIC_BTE_CFG_TBL_DESC_DESC_INCR                      	0x00000040ull
#define AR_NIC_BTE_CFG_TBL_DESC_DESC_N_QUADWORDS               	5
#define AR_NIC_BTE_CFG_TBL_DESC_ADDR(didx)                     	(((didx)*AR_NIC_BTE_CFG_TBL_DESC_DESC_INCR)\
								+ AR_NIC_BTE_CFG_TBL_DESC_BASE)
#define AR_NIC_BTE_CFG_CHAN_DESC                               	(AR_BTE_BASE+0x0000020000ull)
#define AR_NIC_BTE_CFG_CHAN_DESC_BASE                          	(AR_BTE_BASE+0x0000020000ull)
#define AR_NIC_BTE_CFG_CHAN_DESC_SIZE                          	0x0000000100ull
#define AR_NIC_BTE_CFG_CHAN_DESC_LIMIT                         	AR_NIC_BTE_CFG_CHAN_DESC_BASE+AR_NIC_BTE_CFG_CHAN_DESC_SIZE-1
#define AR_NIC_BTE_CFG_CHAN_DESC_N_ENTRY                       	4
#define AR_NIC_BTE_CFG_CHAN_DESC_DESC_INCR                     	0x00000040ull
#define AR_NIC_BTE_CFG_CHAN_DESC_DESC_N_QUADWORDS              	6
#define AR_NIC_BTE_CFG_CHAN_DESC_ADDR(didx)                    	(((didx)*AR_NIC_BTE_CFG_CHAN_DESC_DESC_INCR)\
								+ AR_NIC_BTE_CFG_CHAN_DESC_BASE)
#define AR_NIC_BTE_CFG_RD_OP_CTRL                              	(AR_BTE_BASE+0x0000020140ull)
#define AR_NIC_BTE_CFG_RD_OP_CTRL_BASE                         	(AR_BTE_BASE+0x0000020140ull)
#define AR_NIC_BTE_CFG_RD_OP_CTRL_SIZE                         	0x0000000020ull
#define AR_NIC_BTE_CFG_RD_OP_CTRL_LIMIT                        	AR_NIC_BTE_CFG_RD_OP_CTRL_BASE+AR_NIC_BTE_CFG_RD_OP_CTRL_SIZE-1
#define AR_NIC_BTE_CFG_RD_OP_CTRL_N_ENTRY                      	4
#define AR_NIC_BTE_CFG_RD_OP_CTRL_DESC_INCR                    	0x00000008ull
#define AR_NIC_BTE_CFG_RD_OP_CTRL_DESC_N_QUADWORDS             	1
#define AR_NIC_BTE_CFG_RD_OP_CTRL_ADDR(didx)                   	(((didx)*AR_NIC_BTE_CFG_RD_OP_CTRL_DESC_INCR)\
								+ AR_NIC_BTE_CFG_RD_OP_CTRL_BASE)
#define AR_NIC_BTE_PRF_BYTES                                   	(AR_BTE_BASE+0x0000020200ull)
#define AR_NIC_BTE_PRF_BYTES_BASE                              	(AR_BTE_BASE+0x0000020200ull)
#define AR_NIC_BTE_PRF_BYTES_SIZE                              	0x0000000020ull
#define AR_NIC_BTE_PRF_BYTES_LIMIT                             	AR_NIC_BTE_PRF_BYTES_BASE+AR_NIC_BTE_PRF_BYTES_SIZE-1
#define AR_NIC_BTE_PRF_BYTES_N_ENTRY                           	4
#define AR_NIC_BTE_PRF_BYTES_DESC_INCR                         	0x00000008ull
#define AR_NIC_BTE_PRF_BYTES_DESC_N_QUADWORDS                  	1
#define AR_NIC_BTE_PRF_BYTES_ADDR(didx)                        	(((didx)*AR_NIC_BTE_PRF_BYTES_DESC_INCR)\
								+ AR_NIC_BTE_PRF_BYTES_BASE)
#define AR_NIC_BTE_ERR_INFO_AB0                                	(AR_BTE_BASE+0x0000020440ull)
#define AR_NIC_BTE_ERR_INFO_AB0_BASE                           	(AR_BTE_BASE+0x0000020440ull)
#define AR_NIC_BTE_ERR_INFO_AB0_SIZE                           	0x0000000020ull
#define AR_NIC_BTE_ERR_INFO_AB0_LIMIT                          	AR_NIC_BTE_ERR_INFO_AB0_BASE+AR_NIC_BTE_ERR_INFO_AB0_SIZE-1
#define AR_NIC_BTE_ERR_INFO_AB0_N_ENTRY                        	4
#define AR_NIC_BTE_ERR_INFO_AB0_DESC_INCR                      	0x00000008ull
#define AR_NIC_BTE_ERR_INFO_AB0_DESC_N_QUADWORDS               	1
#define AR_NIC_BTE_ERR_INFO_AB0_ADDR(didx)                     	(((didx)*AR_NIC_BTE_ERR_INFO_AB0_DESC_INCR)\
								+ AR_NIC_BTE_ERR_INFO_AB0_BASE)
#define AR_NIC_BTE_ERR_INFO_AB1                                	(AR_BTE_BASE+0x0000020460ull)
#define AR_NIC_BTE_ERR_INFO_AB1_BASE                           	(AR_BTE_BASE+0x0000020460ull)
#define AR_NIC_BTE_ERR_INFO_AB1_SIZE                           	0x0000000020ull
#define AR_NIC_BTE_ERR_INFO_AB1_LIMIT                          	AR_NIC_BTE_ERR_INFO_AB1_BASE+AR_NIC_BTE_ERR_INFO_AB1_SIZE-1
#define AR_NIC_BTE_ERR_INFO_AB1_N_ENTRY                        	4
#define AR_NIC_BTE_ERR_INFO_AB1_DESC_INCR                      	0x00000008ull
#define AR_NIC_BTE_ERR_INFO_AB1_DESC_N_QUADWORDS               	1
#define AR_NIC_BTE_ERR_INFO_AB1_ADDR(didx)                     	(((didx)*AR_NIC_BTE_ERR_INFO_AB1_DESC_INCR)\
								+ AR_NIC_BTE_ERR_INFO_AB1_BASE)
#define AR_NIC_BTE_ERR_INFO_CNT_AB0                            	(AR_BTE_BASE+0x0000020480ull)
#define AR_NIC_BTE_ERR_INFO_CNT_AB0_BASE                       	(AR_BTE_BASE+0x0000020480ull)
#define AR_NIC_BTE_ERR_INFO_CNT_AB0_SIZE                       	0x0000000020ull
#define AR_NIC_BTE_ERR_INFO_CNT_AB0_LIMIT                      	AR_NIC_BTE_ERR_INFO_CNT_AB0_BASE+AR_NIC_BTE_ERR_INFO_CNT_AB0_SIZE-1
#define AR_NIC_BTE_ERR_INFO_CNT_AB0_N_ENTRY                    	4
#define AR_NIC_BTE_ERR_INFO_CNT_AB0_DESC_INCR                  	0x00000008ull
#define AR_NIC_BTE_ERR_INFO_CNT_AB0_DESC_N_QUADWORDS           	1
#define AR_NIC_BTE_ERR_INFO_CNT_AB0_ADDR(didx)                 	(((didx)*AR_NIC_BTE_ERR_INFO_CNT_AB0_DESC_INCR)\
								+ AR_NIC_BTE_ERR_INFO_CNT_AB0_BASE)
#define AR_NIC_BTE_ERR_INFO_CNT_AB1                            	(AR_BTE_BASE+0x00000204a0ull)
#define AR_NIC_BTE_ERR_INFO_CNT_AB1_BASE                       	(AR_BTE_BASE+0x00000204a0ull)
#define AR_NIC_BTE_ERR_INFO_CNT_AB1_SIZE                       	0x0000000020ull
#define AR_NIC_BTE_ERR_INFO_CNT_AB1_LIMIT                      	AR_NIC_BTE_ERR_INFO_CNT_AB1_BASE+AR_NIC_BTE_ERR_INFO_CNT_AB1_SIZE-1
#define AR_NIC_BTE_ERR_INFO_CNT_AB1_N_ENTRY                    	4
#define AR_NIC_BTE_ERR_INFO_CNT_AB1_DESC_INCR                  	0x00000008ull
#define AR_NIC_BTE_ERR_INFO_CNT_AB1_DESC_N_QUADWORDS           	1
#define AR_NIC_BTE_ERR_INFO_CNT_AB1_ADDR(didx)                 	(((didx)*AR_NIC_BTE_ERR_INFO_CNT_AB1_DESC_INCR)\
								+ AR_NIC_BTE_ERR_INFO_CNT_AB1_BASE)
#define AR_NIC_BTE_ERR_INFO_TIMEOUT                            	(AR_BTE_BASE+0x0000020500ull)
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_BASE                       	(AR_BTE_BASE+0x0000020500ull)
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_SIZE                       	0x0000000020ull
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_LIMIT                      	AR_NIC_BTE_ERR_INFO_TIMEOUT_BASE+AR_NIC_BTE_ERR_INFO_TIMEOUT_SIZE-1
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_N_ENTRY                    	4
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_DESC_INCR                  	0x00000008ull
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_DESC_N_QUADWORDS           	1
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_ADDR(didx)                 	(((didx)*AR_NIC_BTE_ERR_INFO_TIMEOUT_DESC_INCR)\
								+ AR_NIC_BTE_ERR_INFO_TIMEOUT_BASE)
#define AR_NIC_BTE_ERR_INFO_DBG                                	(AR_BTE_BASE+0x0000020520ull)
#define AR_NIC_BTE_ERR_INFO_DBG_BASE                           	(AR_BTE_BASE+0x0000020520ull)
#define AR_NIC_BTE_ERR_INFO_DBG_SIZE                           	0x0000000020ull
#define AR_NIC_BTE_ERR_INFO_DBG_LIMIT                          	AR_NIC_BTE_ERR_INFO_DBG_BASE+AR_NIC_BTE_ERR_INFO_DBG_SIZE-1
#define AR_NIC_BTE_ERR_INFO_DBG_N_ENTRY                        	4
#define AR_NIC_BTE_ERR_INFO_DBG_DESC_INCR                      	0x00000008ull
#define AR_NIC_BTE_ERR_INFO_DBG_DESC_N_QUADWORDS               	1
#define AR_NIC_BTE_ERR_INFO_DBG_ADDR(didx)                     	(((didx)*AR_NIC_BTE_ERR_INFO_DBG_DESC_INCR)\
								+ AR_NIC_BTE_ERR_INFO_DBG_BASE)
#define AR_NIC_BTE_STS_PARB_RD_CHN                             	(AR_BTE_BASE+0x0000020628ull)
#define AR_NIC_BTE_STS_PARB_RD_CHN_BASE                        	(AR_BTE_BASE+0x0000020628ull)
#define AR_NIC_BTE_STS_PARB_RD_CHN_SIZE                        	0x0000000020ull
#define AR_NIC_BTE_STS_PARB_RD_CHN_LIMIT                       	AR_NIC_BTE_STS_PARB_RD_CHN_BASE+AR_NIC_BTE_STS_PARB_RD_CHN_SIZE-1
#define AR_NIC_BTE_STS_PARB_RD_CHN_N_ENTRY                     	4
#define AR_NIC_BTE_STS_PARB_RD_CHN_DESC_INCR                   	0x00000008ull
#define AR_NIC_BTE_STS_PARB_RD_CHN_DESC_N_QUADWORDS            	1
#define AR_NIC_BTE_STS_PARB_RD_CHN_ADDR(didx)                  	(((didx)*AR_NIC_BTE_STS_PARB_RD_CHN_DESC_INCR)\
								+ AR_NIC_BTE_STS_PARB_RD_CHN_BASE)
#define AR_NIC_BTE_STS_TX_CTRL                                 	(AR_BTE_BASE+0x0000020648ull)
#define AR_NIC_BTE_STS_TX_CTRL_BASE                            	(AR_BTE_BASE+0x0000020648ull)
#define AR_NIC_BTE_STS_TX_CTRL_SIZE                            	0x0000000020ull
#define AR_NIC_BTE_STS_TX_CTRL_LIMIT                           	AR_NIC_BTE_STS_TX_CTRL_BASE+AR_NIC_BTE_STS_TX_CTRL_SIZE-1
#define AR_NIC_BTE_STS_TX_CTRL_N_ENTRY                         	4
#define AR_NIC_BTE_STS_TX_CTRL_DESC_INCR                       	0x00000008ull
#define AR_NIC_BTE_STS_TX_CTRL_DESC_N_QUADWORDS                	1
#define AR_NIC_BTE_STS_TX_CTRL_ADDR(didx)                      	(((didx)*AR_NIC_BTE_STS_TX_CTRL_DESC_INCR)\
								+ AR_NIC_BTE_STS_TX_CTRL_BASE)
#define AR_NIC_BTE_STS_ALGN_BUF                                	(AR_BTE_BASE+0x0000020668ull)
#define AR_NIC_BTE_STS_ALGN_BUF_BASE                           	(AR_BTE_BASE+0x0000020668ull)
#define AR_NIC_BTE_STS_ALGN_BUF_SIZE                           	0x0000000020ull
#define AR_NIC_BTE_STS_ALGN_BUF_LIMIT                          	AR_NIC_BTE_STS_ALGN_BUF_BASE+AR_NIC_BTE_STS_ALGN_BUF_SIZE-1
#define AR_NIC_BTE_STS_ALGN_BUF_N_ENTRY                        	4
#define AR_NIC_BTE_STS_ALGN_BUF_DESC_INCR                      	0x00000008ull
#define AR_NIC_BTE_STS_ALGN_BUF_DESC_N_QUADWORDS               	1
#define AR_NIC_BTE_STS_ALGN_BUF_ADDR(didx)                     	(((didx)*AR_NIC_BTE_STS_ALGN_BUF_DESC_INCR)\
								+ AR_NIC_BTE_STS_ALGN_BUF_BASE)
#define AR_NIC_BTE_DBG_ERRINJ_ALGN                             	(AR_BTE_BASE+0x0000020808ull)
#define AR_NIC_BTE_DBG_ERRINJ_ALGN_BASE                        	(AR_BTE_BASE+0x0000020808ull)
#define AR_NIC_BTE_DBG_ERRINJ_ALGN_SIZE                        	0x0000000020ull
#define AR_NIC_BTE_DBG_ERRINJ_ALGN_LIMIT                       	AR_NIC_BTE_DBG_ERRINJ_ALGN_BASE+AR_NIC_BTE_DBG_ERRINJ_ALGN_SIZE-1
#define AR_NIC_BTE_DBG_ERRINJ_ALGN_N_ENTRY                     	4
#define AR_NIC_BTE_DBG_ERRINJ_ALGN_DESC_INCR                   	0x00000008ull
#define AR_NIC_BTE_DBG_ERRINJ_ALGN_DESC_N_QUADWORDS            	1
#define AR_NIC_BTE_DBG_ERRINJ_ALGN_ADDR(didx)                  	(((didx)*AR_NIC_BTE_DBG_ERRINJ_ALGN_DESC_INCR)\
								+ AR_NIC_BTE_DBG_ERRINJ_ALGN_BASE)

/*
 *  AR BTE MMR ADDRESS DEFINES
 */
#define AR_NIC_BTE_BTE_MMR_RING_0_HI_BTE                       	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_MMR_RING_0_HI_BTE_SIZE                  	0x0000000018ull
#define AR_NIC_BTE_BTE_MMR_RING_0_HI_BTE_LIMIT                 	AR_NIC_BTE_BTE_MMR_RING_0_HI_BTE+AR_NIC_BTE_BTE_MMR_RING_0_HI_BTE_SIZE-1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE                      	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_SIZE                 	0x0000000010ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_LIMIT                	AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE+AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_SIZE-1
#define AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE                       	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_SIZE                  	0x0000000008ull
#define AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_LIMIT                 	AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE+AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_SIZE-1
#define AR_NIC_BTE_ERR_FLG_1_HI_BTE                            	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_ERR_FLG_1_HI_BTE_SIZE                       	0x0000000018ull
#define AR_NIC_BTE_ERR_FLG_1_HI_BTE_LIMIT                      	AR_NIC_BTE_ERR_FLG_1_HI_BTE+AR_NIC_BTE_ERR_FLG_1_HI_BTE_SIZE-1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE                           	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_SIZE                      	0x0000000010ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_LIMIT                     	AR_NIC_BTE_ERR_FLG_1_MID_BTE+AR_NIC_BTE_ERR_FLG_1_MID_BTE_SIZE-1
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE                            	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_SIZE                       	0x0000000008ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_LIMIT                      	AR_NIC_BTE_ERR_FLG_1_LO_BTE+AR_NIC_BTE_ERR_FLG_1_LO_BTE_SIZE-1
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE                 	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_SIZE            	0x0000000018ull
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_LIMIT           	AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE+AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_SIZE-1
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE                	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_SIZE           	0x0000000010ull
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_LIMIT          	AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE+AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_SIZE-1
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE                 	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE_SIZE            	0x0000000008ull
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE_LIMIT           	AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE+AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE_SIZE-1
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE                 	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_SIZE            	0x0000000018ull
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_LIMIT           	AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE+AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_SIZE-1
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE                	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_SIZE           	0x0000000010ull
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_LIMIT          	AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE+AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_SIZE-1
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE                 	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE_SIZE            	0x0000000008ull
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE_LIMIT           	AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE+AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE_SIZE-1
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE                    	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_SIZE               	0x0000000018ull
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_LIMIT              	AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE+AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_SIZE-1
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE                   	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_SIZE              	0x0000000010ull
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_LIMIT             	AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE+AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_SIZE-1
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE                    	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_SIZE               	0x0000000008ull
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_LIMIT              	AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE+AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE            	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_SIZE       	0x0000000018ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_LIMIT      	AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE+AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE           	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_SIZE      	0x0000000010ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_LIMIT     	AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE+AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE            	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE_SIZE       	0x0000000008ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE_LIMIT      	AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE+AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE            	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_SIZE       	0x0000000018ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_LIMIT      	AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE+AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE           	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_SIZE      	0x0000000010ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_LIMIT     	AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE+AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE            	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE_SIZE       	0x0000000008ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE_LIMIT      	AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE+AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE               	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_SIZE          	0x0000000018ull
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_LIMIT         	AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE+AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE              	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_SIZE         	0x0000000010ull
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_LIMIT        	AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE+AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE               	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_SIZE          	0x0000000008ull
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_LIMIT         	AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE+AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE            	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_SIZE       	0x0000000018ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_LIMIT      	AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE+AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE           	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_SIZE      	0x0000000010ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_LIMIT     	AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE+AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE            	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE_SIZE       	0x0000000008ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE_LIMIT      	AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE+AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE            	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_SIZE       	0x0000000018ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_LIMIT      	AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE+AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE           	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_SIZE      	0x0000000010ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_LIMIT     	AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE+AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE            	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE_SIZE       	0x0000000008ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE_LIMIT      	AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE+AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE               	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_SIZE          	0x0000000018ull
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_LIMIT         	AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE+AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE              	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_SIZE         	0x0000000010ull
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_LIMIT        	AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE+AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE               	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_SIZE          	0x0000000008ull
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_LIMIT         	AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE+AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE            	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_SIZE       	0x0000000018ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_LIMIT      	AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE+AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE           	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_SIZE      	0x0000000010ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_LIMIT     	AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE+AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE            	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE_SIZE       	0x0000000008ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE_LIMIT      	AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE+AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE            	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_SIZE       	0x0000000018ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_LIMIT      	AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE+AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE           	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_SIZE      	0x0000000010ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_LIMIT     	AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE+AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE            	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE_SIZE       	0x0000000008ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE_LIMIT      	AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE+AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE               	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_SIZE          	0x0000000018ull
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_LIMIT         	AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE+AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE              	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_SIZE         	0x0000000010ull
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_LIMIT        	AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE+AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE               	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_SIZE          	0x0000000008ull
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_LIMIT         	AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE+AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE            	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_SIZE       	0x0000000018ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_LIMIT      	AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE+AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE           	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_SIZE      	0x0000000010ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_LIMIT     	AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE+AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE            	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE_SIZE       	0x0000000008ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE_LIMIT      	AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE+AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE            	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_SIZE       	0x0000000018ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_LIMIT      	AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE+AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE           	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_SIZE      	0x0000000010ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_LIMIT     	AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE+AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE            	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE_SIZE       	0x0000000008ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE_LIMIT      	AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE+AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE              	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_SIZE         	0x0000000018ull
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_LIMIT        	AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE+AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE             	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_SIZE        	0x0000000010ull
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_LIMIT       	AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE+AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_SIZE-1
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE              	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_SIZE         	0x0000000008ull
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_LIMIT        	AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE+AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_SIZE-1
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_HI_BTE               	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_HI_BTE_SIZE          	0x0000000018ull
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_HI_BTE_LIMIT         	AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_HI_BTE+AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_HI_BTE_SIZE-1
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE              	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE_SIZE         	0x0000000010ull
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE_LIMIT        	AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE+AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE_SIZE-1
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE               	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_SIZE          	0x0000000008ull
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_LIMIT         	AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE+AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_SIZE-1
#define AR_NIC_BTE_BTE_TO_REQMON_INCS_12_HI_BTE                	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_TO_REQMON_INCS_12_HI_BTE_SIZE           	0x0000000018ull
#define AR_NIC_BTE_BTE_TO_REQMON_INCS_12_HI_BTE_LIMIT          	AR_NIC_BTE_BTE_TO_REQMON_INCS_12_HI_BTE+AR_NIC_BTE_BTE_TO_REQMON_INCS_12_HI_BTE_SIZE-1
#define AR_NIC_BTE_BTE_TO_REQMON_INCS_12_MID_BTE               	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_TO_REQMON_INCS_12_MID_BTE_SIZE          	0x0000000010ull
#define AR_NIC_BTE_BTE_TO_REQMON_INCS_12_MID_BTE_LIMIT         	AR_NIC_BTE_BTE_TO_REQMON_INCS_12_MID_BTE+AR_NIC_BTE_BTE_TO_REQMON_INCS_12_MID_BTE_SIZE-1
#define AR_NIC_BTE_BTE_TO_REQMON_INCS_12_LO_BTE                	(AR_BTE_BASE+0x0000000000ull)
#define AR_NIC_BTE_BTE_TO_REQMON_INCS_12_LO_BTE_SIZE           	0x0000000008ull
#define AR_NIC_BTE_BTE_TO_REQMON_INCS_12_LO_BTE_LIMIT          	AR_NIC_BTE_BTE_TO_REQMON_INCS_12_LO_BTE+AR_NIC_BTE_BTE_TO_REQMON_INCS_12_LO_BTE_SIZE-1
#define AR_NIC_BTE_CFG_DESC_BASE_IDX                           	(AR_BTE_BASE+0x0000020100ull)
#define AR_NIC_BTE_CFG_DESC_BASE_IDX_SIZE                      	0x0000000008ull
#define AR_NIC_BTE_CFG_DESC_BASE_IDX_LIMIT                     	AR_NIC_BTE_CFG_DESC_BASE_IDX+AR_NIC_BTE_CFG_DESC_BASE_IDX_SIZE-1
#define AR_NIC_BTE_CFG_DESC_CNT                                	(AR_BTE_BASE+0x0000020108ull)
#define AR_NIC_BTE_CFG_DESC_CNT_SIZE                           	0x0000000008ull
#define AR_NIC_BTE_CFG_DESC_CNT_LIMIT                          	AR_NIC_BTE_CFG_DESC_CNT+AR_NIC_BTE_CFG_DESC_CNT_SIZE-1
#define AR_NIC_BTE_CFG_TMR_CTRL                                	(AR_BTE_BASE+0x0000020110ull)
#define AR_NIC_BTE_CFG_TMR_CTRL_SIZE                           	0x0000000008ull
#define AR_NIC_BTE_CFG_TMR_CTRL_LIMIT                          	AR_NIC_BTE_CFG_TMR_CTRL+AR_NIC_BTE_CFG_TMR_CTRL_SIZE-1
#define AR_NIC_BTE_CFG_TARB                                    	(AR_BTE_BASE+0x0000020118ull)
#define AR_NIC_BTE_CFG_TARB_SIZE                               	0x0000000008ull
#define AR_NIC_BTE_CFG_TARB_LIMIT                              	AR_NIC_BTE_CFG_TARB+AR_NIC_BTE_CFG_TARB_SIZE-1
#define AR_NIC_BTE_CFG_TARB_CHN                                	(AR_BTE_BASE+0x0000020120ull)
#define AR_NIC_BTE_CFG_TARB_CHN_SIZE                           	0x0000000008ull
#define AR_NIC_BTE_CFG_TARB_CHN_LIMIT                          	AR_NIC_BTE_CFG_TARB_CHN+AR_NIC_BTE_CFG_TARB_CHN_SIZE-1
#define AR_NIC_BTE_CFG_PARB_WR                                 	(AR_BTE_BASE+0x0000020128ull)
#define AR_NIC_BTE_CFG_PARB_WR_SIZE                            	0x0000000008ull
#define AR_NIC_BTE_CFG_PARB_WR_LIMIT                           	AR_NIC_BTE_CFG_PARB_WR+AR_NIC_BTE_CFG_PARB_WR_SIZE-1
#define AR_NIC_BTE_CFG_PARB_WR_CHN                             	(AR_BTE_BASE+0x0000020130ull)
#define AR_NIC_BTE_CFG_PARB_WR_CHN_SIZE                        	0x0000000008ull
#define AR_NIC_BTE_CFG_PARB_WR_CHN_LIMIT                       	AR_NIC_BTE_CFG_PARB_WR_CHN+AR_NIC_BTE_CFG_PARB_WR_CHN_SIZE-1
#define AR_NIC_BTE_CFG_PARB_RD                                 	(AR_BTE_BASE+0x0000020138ull)
#define AR_NIC_BTE_CFG_PARB_RD_SIZE                            	0x0000000008ull
#define AR_NIC_BTE_CFG_PARB_RD_LIMIT                           	AR_NIC_BTE_CFG_PARB_RD+AR_NIC_BTE_CFG_PARB_RD_SIZE-1
#define AR_NIC_BTE_CFG_CARB                                    	(AR_BTE_BASE+0x0000020160ull)
#define AR_NIC_BTE_CFG_CARB_SIZE                               	0x0000000008ull
#define AR_NIC_BTE_CFG_CARB_LIMIT                              	AR_NIC_BTE_CFG_CARB+AR_NIC_BTE_CFG_CARB_SIZE-1
#define AR_NIC_BTE_ERR_FLG                                     	(AR_BTE_BASE+0x0000020400ull)
#define AR_NIC_BTE_ERR_FLG_SIZE                                	0x0000000008ull
#define AR_NIC_BTE_ERR_FLG_LIMIT                               	AR_NIC_BTE_ERR_FLG+AR_NIC_BTE_ERR_FLG_SIZE-1
#define AR_NIC_BTE_ERR_CLR                                     	(AR_BTE_BASE+0x0000020408ull)
#define AR_NIC_BTE_ERR_CLR_SIZE                                	0x0000000008ull
#define AR_NIC_BTE_ERR_CLR_LIMIT                               	AR_NIC_BTE_ERR_CLR+AR_NIC_BTE_ERR_CLR_SIZE-1
#define AR_NIC_BTE_ERR_HSS_MSK                                 	(AR_BTE_BASE+0x0000020410ull)
#define AR_NIC_BTE_ERR_HSS_MSK_SIZE                            	0x0000000008ull
#define AR_NIC_BTE_ERR_HSS_MSK_LIMIT                           	AR_NIC_BTE_ERR_HSS_MSK+AR_NIC_BTE_ERR_HSS_MSK_SIZE-1
#define AR_NIC_BTE_ERR_OS_MSK                                  	(AR_BTE_BASE+0x0000020418ull)
#define AR_NIC_BTE_ERR_OS_MSK_SIZE                             	0x0000000008ull
#define AR_NIC_BTE_ERR_OS_MSK_LIMIT                            	AR_NIC_BTE_ERR_OS_MSK+AR_NIC_BTE_ERR_OS_MSK_SIZE-1
#define AR_NIC_BTE_ERR_FIRST_FLG                               	(AR_BTE_BASE+0x0000020420ull)
#define AR_NIC_BTE_ERR_FIRST_FLG_SIZE                          	0x0000000008ull
#define AR_NIC_BTE_ERR_FIRST_FLG_LIMIT                         	AR_NIC_BTE_ERR_FIRST_FLG+AR_NIC_BTE_ERR_FIRST_FLG_SIZE-1
#define AR_NIC_BTE_ERR_INFO_DST                                	(AR_BTE_BASE+0x0000020428ull)
#define AR_NIC_BTE_ERR_INFO_DST_SIZE                           	0x0000000008ull
#define AR_NIC_BTE_ERR_INFO_DST_LIMIT                          	AR_NIC_BTE_ERR_INFO_DST+AR_NIC_BTE_ERR_INFO_DST_SIZE-1
#define AR_NIC_BTE_ERR_INFO_CNT_SBE_DST                        	(AR_BTE_BASE+0x0000020430ull)
#define AR_NIC_BTE_ERR_INFO_CNT_SBE_DST_SIZE                   	0x0000000008ull
#define AR_NIC_BTE_ERR_INFO_CNT_SBE_DST_LIMIT                  	AR_NIC_BTE_ERR_INFO_CNT_SBE_DST+AR_NIC_BTE_ERR_INFO_CNT_SBE_DST_SIZE-1
#define AR_NIC_BTE_ERR_INFO_CNT_MBE_DST                        	(AR_BTE_BASE+0x0000020438ull)
#define AR_NIC_BTE_ERR_INFO_CNT_MBE_DST_SIZE                   	0x0000000008ull
#define AR_NIC_BTE_ERR_INFO_CNT_MBE_DST_LIMIT                  	AR_NIC_BTE_ERR_INFO_CNT_MBE_DST+AR_NIC_BTE_ERR_INFO_CNT_MBE_DST_SIZE-1
#define AR_NIC_BTE_ERR_INFO_FMA_CQE0                           	(AR_BTE_BASE+0x00000204c0ull)
#define AR_NIC_BTE_ERR_INFO_FMA_CQE0_SIZE                      	0x0000000008ull
#define AR_NIC_BTE_ERR_INFO_FMA_CQE0_LIMIT                     	AR_NIC_BTE_ERR_INFO_FMA_CQE0+AR_NIC_BTE_ERR_INFO_FMA_CQE0_SIZE-1
#define AR_NIC_BTE_ERR_INFO_FMA_CQE1                           	(AR_BTE_BASE+0x00000204c8ull)
#define AR_NIC_BTE_ERR_INFO_FMA_CQE1_SIZE                      	0x0000000008ull
#define AR_NIC_BTE_ERR_INFO_FMA_CQE1_LIMIT                     	AR_NIC_BTE_ERR_INFO_FMA_CQE1+AR_NIC_BTE_ERR_INFO_FMA_CQE1_SIZE-1
#define AR_NIC_BTE_ERR_INFO_RD_RSP_SBE                         	(AR_BTE_BASE+0x00000204d0ull)
#define AR_NIC_BTE_ERR_INFO_RD_RSP_SBE_SIZE                    	0x0000000008ull
#define AR_NIC_BTE_ERR_INFO_RD_RSP_SBE_LIMIT                   	AR_NIC_BTE_ERR_INFO_RD_RSP_SBE+AR_NIC_BTE_ERR_INFO_RD_RSP_SBE_SIZE-1
#define AR_NIC_BTE_ERR_INFO_RD_RSP_MBE                         	(AR_BTE_BASE+0x00000204d8ull)
#define AR_NIC_BTE_ERR_INFO_RD_RSP_MBE_SIZE                    	0x0000000008ull
#define AR_NIC_BTE_ERR_INFO_RD_RSP_MBE_LIMIT                   	AR_NIC_BTE_ERR_INFO_RD_RSP_MBE+AR_NIC_BTE_ERR_INFO_RD_RSP_MBE_SIZE-1
#define AR_NIC_BTE_ERR_INFO_CNT_SBE_RD                         	(AR_BTE_BASE+0x00000204e0ull)
#define AR_NIC_BTE_ERR_INFO_CNT_SBE_RD_SIZE                    	0x0000000008ull
#define AR_NIC_BTE_ERR_INFO_CNT_SBE_RD_LIMIT                   	AR_NIC_BTE_ERR_INFO_CNT_SBE_RD+AR_NIC_BTE_ERR_INFO_CNT_SBE_RD_SIZE-1
#define AR_NIC_BTE_ERR_INFO_CNT_MBE_RD                         	(AR_BTE_BASE+0x00000204e8ull)
#define AR_NIC_BTE_ERR_INFO_CNT_MBE_RD_SIZE                    	0x0000000008ull
#define AR_NIC_BTE_ERR_INFO_CNT_MBE_RD_LIMIT                   	AR_NIC_BTE_ERR_INFO_CNT_MBE_RD+AR_NIC_BTE_ERR_INFO_CNT_MBE_RD_SIZE-1
#define AR_NIC_BTE_ERR_INFO_RD_RSP                             	(AR_BTE_BASE+0x00000204f0ull)
#define AR_NIC_BTE_ERR_INFO_RD_RSP_SIZE                        	0x0000000008ull
#define AR_NIC_BTE_ERR_INFO_RD_RSP_LIMIT                       	AR_NIC_BTE_ERR_INFO_RD_RSP+AR_NIC_BTE_ERR_INFO_RD_RSP_SIZE-1
#define AR_NIC_BTE_ERR_INFO_CNT_PKT_RD                         	(AR_BTE_BASE+0x00000204f8ull)
#define AR_NIC_BTE_ERR_INFO_CNT_PKT_RD_SIZE                    	0x0000000008ull
#define AR_NIC_BTE_ERR_INFO_CNT_PKT_RD_LIMIT                   	AR_NIC_BTE_ERR_INFO_CNT_PKT_RD+AR_NIC_BTE_ERR_INFO_CNT_PKT_RD_SIZE-1
#define AR_NIC_BTE_STS_TARB                                    	(AR_BTE_BASE+0x0000020600ull)
#define AR_NIC_BTE_STS_TARB_SIZE                               	0x0000000008ull
#define AR_NIC_BTE_STS_TARB_LIMIT                              	AR_NIC_BTE_STS_TARB+AR_NIC_BTE_STS_TARB_SIZE-1
#define AR_NIC_BTE_STS_TARB_CHN                                	(AR_BTE_BASE+0x0000020608ull)
#define AR_NIC_BTE_STS_TARB_CHN_SIZE                           	0x0000000008ull
#define AR_NIC_BTE_STS_TARB_CHN_LIMIT                          	AR_NIC_BTE_STS_TARB_CHN+AR_NIC_BTE_STS_TARB_CHN_SIZE-1
#define AR_NIC_BTE_STS_PARB_WR                                 	(AR_BTE_BASE+0x0000020610ull)
#define AR_NIC_BTE_STS_PARB_WR_SIZE                            	0x0000000008ull
#define AR_NIC_BTE_STS_PARB_WR_LIMIT                           	AR_NIC_BTE_STS_PARB_WR+AR_NIC_BTE_STS_PARB_WR_SIZE-1
#define AR_NIC_BTE_STS_PARB_WR_CHN                             	(AR_BTE_BASE+0x0000020618ull)
#define AR_NIC_BTE_STS_PARB_WR_CHN_SIZE                        	0x0000000008ull
#define AR_NIC_BTE_STS_PARB_WR_CHN_LIMIT                       	AR_NIC_BTE_STS_PARB_WR_CHN+AR_NIC_BTE_STS_PARB_WR_CHN_SIZE-1
#define AR_NIC_BTE_STS_PARB_RD                                 	(AR_BTE_BASE+0x0000020620ull)
#define AR_NIC_BTE_STS_PARB_RD_SIZE                            	0x0000000008ull
#define AR_NIC_BTE_STS_PARB_RD_LIMIT                           	AR_NIC_BTE_STS_PARB_RD+AR_NIC_BTE_STS_PARB_RD_SIZE-1
#define AR_NIC_BTE_DBG_ERRINJ_DESC                             	(AR_BTE_BASE+0x0000020800ull)
#define AR_NIC_BTE_DBG_ERRINJ_DESC_SIZE                        	0x0000000008ull
#define AR_NIC_BTE_DBG_ERRINJ_DESC_LIMIT                       	AR_NIC_BTE_DBG_ERRINJ_DESC+AR_NIC_BTE_DBG_ERRINJ_DESC_SIZE-1
#define AR_NIC_BTE_DBG_ERRINJ_FMA_CQE                          	(AR_BTE_BASE+0x0000020828ull)
#define AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_SIZE                     	0x0000000008ull
#define AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_LIMIT                    	AR_NIC_BTE_DBG_ERRINJ_FMA_CQE+AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_SIZE-1
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP                           	(AR_BTE_BASE+0x0000020830ull)
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP_SIZE                      	0x0000000008ull
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP_LIMIT                     	AR_NIC_BTE_DBG_ERRINJ_RD_RSP+AR_NIC_BTE_DBG_ERRINJ_RD_RSP_SIZE-1

/*
 *  AR_NIC_BTE_CFG_TBL_DESC DEFINES
 */
#define AR_NIC_BTE_CFG_TBL_DESC_DEST_USER_DATA_MASK                     	0xffffffffffffffffull
#define AR_NIC_BTE_CFG_TBL_DESC_RESERVED_255_MASK                       	0x8000000000000000ull
#define AR_NIC_BTE_CFG_TBL_DESC_WC_MASK                                 	0x4000000000000000ull
#define AR_NIC_BTE_CFG_TBL_DESC_TX_STS_MASK                             	0x3f00000000000000ull
#define AR_NIC_BTE_CFG_TBL_DESC_TIMEOUT_ERR_MASK                        	0x0080000000000000ull
#define AR_NIC_BTE_CFG_TBL_DESC_BTE_COMPLETE_MASK                       	0x0040000000000000ull
#define AR_NIC_BTE_CFG_TBL_DESC_FMAL_MASK                               	0x0020000000000000ull
#define AR_NIC_BTE_CFG_TBL_DESC_RC_MASK                                 	0x001c000000000000ull
#define AR_NIC_BTE_CFG_TBL_DESC_RD_RO_MASK                              	0x0002000000000000ull
#define AR_NIC_BTE_CFG_TBL_DESC_RD_NO_SNOOP_MASK                        	0x0001000000000000ull
#define AR_NIC_BTE_CFG_TBL_DESC_SRC_CQ_DATA_MASK                        	0x0000ffffffffffffull
#define AR_NIC_BTE_CFG_TBL_DESC_DELAYED_IRQ_EN_MASK                     	0x8000000000000000ull
#define AR_NIC_BTE_CFG_TBL_DESC_IRQ_MODE_MASK                           	0x4000000000000000ull
#define AR_NIC_BTE_CFG_TBL_DESC_BTE_FENCE_MASK                          	0x2000000000000000ull
#define AR_NIC_BTE_CFG_TBL_DESC_BTE_IMMEDIATE_MASK                      	0x1000000000000000ull
#define AR_NIC_BTE_CFG_TBL_DESC_TX_CONCATENATE_MASK                     	0x0800000000000000ull
#define AR_NIC_BTE_CFG_TBL_DESC_LOC_PTAG_MASK                           	0x07f8000000000000ull
#define AR_NIC_BTE_CFG_TBL_DESC_REM_PTAG_MASK                           	0x0007f80000000000ull
#define AR_NIC_BTE_CFG_TBL_DESC_SRC_CQH_MASK                            	0x000007ff00000000ull
#define AR_NIC_BTE_CFG_TBL_DESC_XFER_LEN_MASK                           	0x00000000ffffffffull
#define AR_NIC_BTE_CFG_TBL_DESC_REM_MDH_MASK                            	0xfff0000000000000ull
#define AR_NIC_BTE_CFG_TBL_DESC_LOC_MDH_MASK                            	0x000fff0000000000ull
#define AR_NIC_BTE_CFG_TBL_DESC_LOC_PHYS_ADDR_MASK                      	0x0000ffffffffffffull
#define AR_NIC_BTE_CFG_TBL_DESC_LOC_MEM_OFFSET_MASK                     	0x000000ffffffffffull
#define AR_NIC_BTE_CFG_TBL_DESC_NTT_EN_MASK                             	0x8000000000000000ull
#define AR_NIC_BTE_CFG_TBL_DESC_NAT_EN_MASK                             	0x4000000000000000ull
#define AR_NIC_BTE_CFG_TBL_DESC_SRC_SSID_CQ_EN_MASK                     	0x2000000000000000ull
#define AR_NIC_BTE_CFG_TBL_DESC_SRC_BTE_CQ_EN_MASK                      	0x1000000000000000ull
#define AR_NIC_BTE_CFG_TBL_DESC_BTE_OP_MASK                             	0x0c00000000000000ull
#define AR_NIC_BTE_CFG_TBL_DESC_DEST_ENDPOINT_MASK                      	0x03ffff0000000000ull
#define AR_NIC_BTE_CFG_TBL_DESC_REM_MEM_OFFSET_MASK                     	0x000000ffffffffffull
#define AR_NIC_BTE_CFG_TBL_DESC_DEST_USER_DATA_BP                       	0
#define AR_NIC_BTE_CFG_TBL_DESC_RESERVED_255_BP                         	63
#define AR_NIC_BTE_CFG_TBL_DESC_WC_BP                                   	62
#define AR_NIC_BTE_CFG_TBL_DESC_TX_STS_BP                               	56
#define AR_NIC_BTE_CFG_TBL_DESC_TIMEOUT_ERR_BP                          	55
#define AR_NIC_BTE_CFG_TBL_DESC_BTE_COMPLETE_BP                         	54
#define AR_NIC_BTE_CFG_TBL_DESC_FMAL_BP                                 	53
#define AR_NIC_BTE_CFG_TBL_DESC_RC_BP                                   	50
#define AR_NIC_BTE_CFG_TBL_DESC_RD_RO_BP                                	49
#define AR_NIC_BTE_CFG_TBL_DESC_RD_NO_SNOOP_BP                          	48
#define AR_NIC_BTE_CFG_TBL_DESC_SRC_CQ_DATA_BP                          	0
#define AR_NIC_BTE_CFG_TBL_DESC_DELAYED_IRQ_EN_BP                       	63
#define AR_NIC_BTE_CFG_TBL_DESC_IRQ_MODE_BP                             	62
#define AR_NIC_BTE_CFG_TBL_DESC_BTE_FENCE_BP                            	61
#define AR_NIC_BTE_CFG_TBL_DESC_BTE_IMMEDIATE_BP                        	60
#define AR_NIC_BTE_CFG_TBL_DESC_TX_CONCATENATE_BP                       	59
#define AR_NIC_BTE_CFG_TBL_DESC_LOC_PTAG_BP                             	51
#define AR_NIC_BTE_CFG_TBL_DESC_REM_PTAG_BP                             	43
#define AR_NIC_BTE_CFG_TBL_DESC_SRC_CQH_BP                              	32
#define AR_NIC_BTE_CFG_TBL_DESC_XFER_LEN_BP                             	0
#define AR_NIC_BTE_CFG_TBL_DESC_REM_MDH_BP                              	52
#define AR_NIC_BTE_CFG_TBL_DESC_LOC_MDH_BP                              	40
#define AR_NIC_BTE_CFG_TBL_DESC_LOC_PHYS_ADDR_BP                        	0
#define AR_NIC_BTE_CFG_TBL_DESC_LOC_MEM_OFFSET_BP                       	0
#define AR_NIC_BTE_CFG_TBL_DESC_NTT_EN_BP                               	63
#define AR_NIC_BTE_CFG_TBL_DESC_NAT_EN_BP                               	62
#define AR_NIC_BTE_CFG_TBL_DESC_SRC_SSID_CQ_EN_BP                       	61
#define AR_NIC_BTE_CFG_TBL_DESC_SRC_BTE_CQ_EN_BP                        	60
#define AR_NIC_BTE_CFG_TBL_DESC_BTE_OP_BP                               	58
#define AR_NIC_BTE_CFG_TBL_DESC_DEST_ENDPOINT_BP                        	40
#define AR_NIC_BTE_CFG_TBL_DESC_REM_MEM_OFFSET_BP                       	0
#define AR_NIC_BTE_CFG_TBL_DESC_DEST_USER_DATA_QW                       	4
#define AR_NIC_BTE_CFG_TBL_DESC_RESERVED_255_QW                         	3
#define AR_NIC_BTE_CFG_TBL_DESC_WC_QW                                   	3
#define AR_NIC_BTE_CFG_TBL_DESC_TX_STS_QW                               	3
#define AR_NIC_BTE_CFG_TBL_DESC_TIMEOUT_ERR_QW                          	3
#define AR_NIC_BTE_CFG_TBL_DESC_BTE_COMPLETE_QW                         	3
#define AR_NIC_BTE_CFG_TBL_DESC_FMAL_QW                                 	3
#define AR_NIC_BTE_CFG_TBL_DESC_RC_QW                                   	3
#define AR_NIC_BTE_CFG_TBL_DESC_RD_RO_QW                                	3
#define AR_NIC_BTE_CFG_TBL_DESC_RD_NO_SNOOP_QW                          	3
#define AR_NIC_BTE_CFG_TBL_DESC_SRC_CQ_DATA_QW                          	3
#define AR_NIC_BTE_CFG_TBL_DESC_DELAYED_IRQ_EN_QW                       	2
#define AR_NIC_BTE_CFG_TBL_DESC_IRQ_MODE_QW                             	2
#define AR_NIC_BTE_CFG_TBL_DESC_BTE_FENCE_QW                            	2
#define AR_NIC_BTE_CFG_TBL_DESC_BTE_IMMEDIATE_QW                        	2
#define AR_NIC_BTE_CFG_TBL_DESC_TX_CONCATENATE_QW                       	2
#define AR_NIC_BTE_CFG_TBL_DESC_LOC_PTAG_QW                             	2
#define AR_NIC_BTE_CFG_TBL_DESC_REM_PTAG_QW                             	2
#define AR_NIC_BTE_CFG_TBL_DESC_SRC_CQH_QW                              	2
#define AR_NIC_BTE_CFG_TBL_DESC_XFER_LEN_QW                             	2
#define AR_NIC_BTE_CFG_TBL_DESC_REM_MDH_QW                              	1
#define AR_NIC_BTE_CFG_TBL_DESC_LOC_MDH_QW                              	1
#define AR_NIC_BTE_CFG_TBL_DESC_LOC_PHYS_ADDR_QW                        	1
#define AR_NIC_BTE_CFG_TBL_DESC_LOC_MEM_OFFSET_QW                       	1
#define AR_NIC_BTE_CFG_TBL_DESC_NTT_EN_QW                               	0
#define AR_NIC_BTE_CFG_TBL_DESC_NAT_EN_QW                               	0
#define AR_NIC_BTE_CFG_TBL_DESC_SRC_SSID_CQ_EN_QW                       	0
#define AR_NIC_BTE_CFG_TBL_DESC_SRC_BTE_CQ_EN_QW                        	0
#define AR_NIC_BTE_CFG_TBL_DESC_BTE_OP_QW                               	0
#define AR_NIC_BTE_CFG_TBL_DESC_DEST_ENDPOINT_QW                        	0
#define AR_NIC_BTE_CFG_TBL_DESC_REM_MEM_OFFSET_QW                       	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_MMR_RING_0_HI_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_MMR_RING_0_HI_BTE_UNUSED_145_82_MASK             	0x000000000003ffffull
#define AR_NIC_BTE_BTE_MMR_RING_0_HI_BTE_UNUSED_145_82_BP               	0
#define AR_NIC_BTE_BTE_MMR_RING_0_HI_BTE_UNUSED_145_82_QW               	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_AGGREGATED_CQE_MASK      	0x8000000000000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD3_MASK            	0x4000000000000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD2_MASK            	0x2000000000000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD1_MASK            	0x1000000000000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD0_MASK            	0x0800000000000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR3_MASK  	0x0400000000000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR2_MASK  	0x0200000000000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR1_MASK  	0x0100000000000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR0_MASK  	0x0080000000000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR3_MASK        	0x0040000000000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR2_MASK        	0x0020000000000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR1_MASK        	0x0010000000000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR0_MASK        	0x0008000000000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR3_MASK            	0x0004000000000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR2_MASK            	0x0002000000000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR1_MASK            	0x0001000000000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR0_MASK            	0x0000800000000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR3_MASK      	0x0000400000000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR2_MASK      	0x0000200000000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR1_MASK      	0x0000100000000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR0_MASK      	0x0000080000000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP3_MASK             	0x0000040000000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP2_MASK             	0x0000020000000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP1_MASK             	0x0000010000000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP0_MASK             	0x0000008000000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ3_MASK             	0x0000004000000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ2_MASK             	0x0000002000000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ1_MASK             	0x0000001000000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ0_MASK             	0x0000000800000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PARB_RD_PKT_BLK_MASK     	0x0000000400000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PARB_RD_FLT_BLK_MASK     	0x0000000200000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PARB_WR_FLT_BLK_MASK     	0x0000000100000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TARB_PKT_BLK_MASK        	0x0000000080000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TARB_FLT_BLK_MASK        	0x0000000040000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME3_MASK          	0x0000000020000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME2_MASK          	0x0000000010000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME1_MASK          	0x0000000008000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME0_MASK          	0x0000000004000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC3_MASK               	0x0000000002000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC2_MASK               	0x0000000001000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC1_MASK               	0x0000000000800000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC0_MASK               	0x0000000000400000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT3_MASK            	0x0000000000200000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT2_MASK            	0x0000000000100000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT1_MASK            	0x0000000000080000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT0_MASK            	0x0000000000040000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_UNUSED_81_35_MASK             	0x000000000003ffffull
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_AGGREGATED_CQE_BP        	63
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD3_BP              	62
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD2_BP              	61
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD1_BP              	60
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD0_BP              	59
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR3_BP    	58
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR2_BP    	57
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR1_BP    	56
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR0_BP    	55
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR3_BP          	54
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR2_BP          	53
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR1_BP          	52
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR0_BP          	51
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR3_BP              	50
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR2_BP              	49
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR1_BP              	48
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR0_BP              	47
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR3_BP        	46
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR2_BP        	45
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR1_BP        	44
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR0_BP        	43
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP3_BP               	42
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP2_BP               	41
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP1_BP               	40
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP0_BP               	39
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ3_BP               	38
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ2_BP               	37
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ1_BP               	36
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ0_BP               	35
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PARB_RD_PKT_BLK_BP       	34
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PARB_RD_FLT_BLK_BP       	33
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PARB_WR_FLT_BLK_BP       	32
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TARB_PKT_BLK_BP          	31
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TARB_FLT_BLK_BP          	30
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME3_BP            	29
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME2_BP            	28
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME1_BP            	27
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME0_BP            	26
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC3_BP                 	25
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC2_BP                 	24
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC1_BP                 	23
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC0_BP                 	22
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT3_BP              	21
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT2_BP              	20
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT1_BP              	19
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT0_BP              	18
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_UNUSED_81_35_BP               	0
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_AGGREGATED_CQE_QW        	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD3_QW              	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD2_QW              	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD1_QW              	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD0_QW              	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR3_QW    	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR2_QW    	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR1_QW    	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR0_QW    	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR3_QW          	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR2_QW          	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR1_QW          	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR0_QW          	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR3_QW              	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR2_QW              	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR1_QW              	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR0_QW              	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR3_QW        	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR2_QW        	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR1_QW        	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR0_QW        	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP3_QW               	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP2_QW               	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP1_QW               	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP0_QW               	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ3_QW               	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ2_QW               	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ1_QW               	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ0_QW               	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PARB_RD_PKT_BLK_QW       	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PARB_RD_FLT_BLK_QW       	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PARB_WR_FLT_BLK_QW       	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TARB_PKT_BLK_QW          	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TARB_FLT_BLK_QW          	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME3_QW            	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME2_QW            	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME1_QW            	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME0_QW            	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC3_QW                 	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC2_QW                 	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC1_QW                 	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC0_QW                 	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT3_QW              	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT2_QW              	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT1_QW              	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT0_QW              	1
#define AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_UNUSED_81_35_QW               	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_UNUSED_81_35_MASK              	0xfffffff800000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_BTE_PI_OS_IRQ_MASK             	0x0000000400000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_BTE_LB_HSS_IRQ_MASK            	0x0000000200000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_R_Q_BTE_REQMON_RING_WRACK_MASK 	0x0000000100000000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_R_Q_BTE_REQMON_RING_MASK       	0x00000000ffff0000ull
#define AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_I_REQMON_BTE_RING_MASK         	0x000000000000ffffull
#define AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_UNUSED_81_35_BP                	35
#define AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_BTE_PI_OS_IRQ_BP               	34
#define AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_BTE_LB_HSS_IRQ_BP              	33
#define AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_R_Q_BTE_REQMON_RING_WRACK_BP   	32
#define AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_R_Q_BTE_REQMON_RING_BP         	16
#define AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_I_REQMON_BTE_RING_BP           	0
#define AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_UNUSED_81_35_QW                	0
#define AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_BTE_PI_OS_IRQ_QW               	0
#define AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_BTE_LB_HSS_IRQ_QW              	0
#define AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_R_Q_BTE_REQMON_RING_WRACK_QW   	0
#define AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_R_Q_BTE_REQMON_RING_QW         	0
#define AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_I_REQMON_BTE_RING_QW           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_ERR_FLG_1_HI_BTE DEFINES
 */
#define AR_NIC_BTE_ERR_FLG_1_HI_BTE_UNUSED_145_128_MASK                 	0x000000000003ffffull
#define AR_NIC_BTE_ERR_FLG_1_HI_BTE_UNUSED_145_128_BP                   	0
#define AR_NIC_BTE_ERR_FLG_1_HI_BTE_UNUSED_145_128_QW                   	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_ERR_FLG_1_MID_BTE DEFINES
 */
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_UNUSED_127_111_MASK                	0xffff800000000000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_DEBUG_MASK                    	0x0000400000000000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_DEBUG_MASK                    	0x0000200000000000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_DEBUG_MASK                    	0x0000100000000000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_DEBUG_MASK                    	0x0000080000000000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_FMA_CQE_PERR_MASK                  	0x0000040000000000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_NAT_ERR_MASK                  	0x0000020000000000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_NAT_ERR_MASK                  	0x0000010000000000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_NAT_ERR_MASK                  	0x0000008000000000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_NAT_ERR_MASK                  	0x0000004000000000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_ALGN_BUF1_PERR_MASK           	0x0000002000000000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_ALGN_BUF0_PERR_MASK           	0x0000001000000000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_ALGN_BUF1_PERR_MASK           	0x0000000800000000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_ALGN_BUF0_PERR_MASK           	0x0000000400000000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_ALGN_BUF1_PERR_MASK           	0x0000000200000000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_ALGN_BUF0_PERR_MASK           	0x0000000100000000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_ALGN_BUF1_PERR_MASK           	0x0000000080000000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_ALGN_BUF0_PERR_MASK           	0x0000000040000000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_SSID_DROPPED_COMPLETE_MASK    	0x0000000020000000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_SSID_DROPPED_COMPLETE_MASK    	0x0000000010000000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_SSID_DROPPED_COMPLETE_MASK    	0x0000000008000000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_SSID_DROPPED_COMPLETE_MASK    	0x0000000004000000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_BTE_DROPPED_COMPLETE_MASK     	0x0000000002000000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_BTE_DROPPED_COMPLETE_MASK     	0x0000000001000000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_BTE_DROPPED_COMPLETE_MASK     	0x0000000000800000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_BTE_DROPPED_COMPLETE_MASK     	0x0000000000400000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_DESC_DBL_TIMEOUT_MASK         	0x0000000000200000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_DESC_DBL_TIMEOUT_MASK         	0x0000000000100000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_DESC_DBL_TIMEOUT_MASK         	0x0000000000080000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_DESC_DBL_TIMEOUT_MASK         	0x0000000000040000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_DESC_TIMEOUT_MASK             	0x0000000000020000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_DESC_TIMEOUT_MASK             	0x0000000000010000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_DESC_TIMEOUT_MASK             	0x0000000000008000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_DESC_TIMEOUT_MASK             	0x0000000000004000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_TX_DESC_INV_OP_MASK           	0x0000000000002000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_TX_DESC_INV_OP_MASK           	0x0000000000001000ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_TX_DESC_INV_OP_MASK           	0x0000000000000800ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_TX_DESC_INV_OP_MASK           	0x0000000000000400ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_TX_DESC_UNALGN_GET_MASK       	0x0000000000000200ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_TX_DESC_UNALGN_GET_MASK       	0x0000000000000100ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_TX_DESC_UNALGN_GET_MASK       	0x0000000000000080ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_TX_DESC_UNALGN_GET_MASK       	0x0000000000000040ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_RD_RSP_PKT_ERR_MASK                	0x0000000000000020ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_RD_RSP_MBE_MASK                    	0x0000000000000010ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_RD_RSP_SBE_MASK                    	0x0000000000000008ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_TX_DESC_TBL_MBE_MASK               	0x0000000000000004ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_TX_DESC_TBL_SBE_MASK               	0x0000000000000002ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_DIAG_ONLY_MASK                     	0x0000000000000001ull
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_UNUSED_127_111_BP                  	47
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_DEBUG_BP                      	46
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_DEBUG_BP                      	45
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_DEBUG_BP                      	44
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_DEBUG_BP                      	43
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_FMA_CQE_PERR_BP                    	42
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_NAT_ERR_BP                    	41
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_NAT_ERR_BP                    	40
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_NAT_ERR_BP                    	39
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_NAT_ERR_BP                    	38
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_ALGN_BUF1_PERR_BP             	37
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_ALGN_BUF0_PERR_BP             	36
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_ALGN_BUF1_PERR_BP             	35
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_ALGN_BUF0_PERR_BP             	34
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_ALGN_BUF1_PERR_BP             	33
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_ALGN_BUF0_PERR_BP             	32
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_ALGN_BUF1_PERR_BP             	31
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_ALGN_BUF0_PERR_BP             	30
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_SSID_DROPPED_COMPLETE_BP      	29
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_SSID_DROPPED_COMPLETE_BP      	28
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_SSID_DROPPED_COMPLETE_BP      	27
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_SSID_DROPPED_COMPLETE_BP      	26
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_BTE_DROPPED_COMPLETE_BP       	25
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_BTE_DROPPED_COMPLETE_BP       	24
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_BTE_DROPPED_COMPLETE_BP       	23
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_BTE_DROPPED_COMPLETE_BP       	22
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_DESC_DBL_TIMEOUT_BP           	21
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_DESC_DBL_TIMEOUT_BP           	20
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_DESC_DBL_TIMEOUT_BP           	19
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_DESC_DBL_TIMEOUT_BP           	18
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_DESC_TIMEOUT_BP               	17
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_DESC_TIMEOUT_BP               	16
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_DESC_TIMEOUT_BP               	15
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_DESC_TIMEOUT_BP               	14
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_TX_DESC_INV_OP_BP             	13
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_TX_DESC_INV_OP_BP             	12
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_TX_DESC_INV_OP_BP             	11
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_TX_DESC_INV_OP_BP             	10
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_TX_DESC_UNALGN_GET_BP         	9
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_TX_DESC_UNALGN_GET_BP         	8
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_TX_DESC_UNALGN_GET_BP         	7
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_TX_DESC_UNALGN_GET_BP         	6
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_RD_RSP_PKT_ERR_BP                  	5
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_RD_RSP_MBE_BP                      	4
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_RD_RSP_SBE_BP                      	3
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_TX_DESC_TBL_MBE_BP                 	2
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_TX_DESC_TBL_SBE_BP                 	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_DIAG_ONLY_BP                       	0
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_UNUSED_127_111_QW                  	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_DEBUG_QW                      	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_DEBUG_QW                      	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_DEBUG_QW                      	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_DEBUG_QW                      	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_FMA_CQE_PERR_QW                    	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_NAT_ERR_QW                    	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_NAT_ERR_QW                    	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_NAT_ERR_QW                    	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_NAT_ERR_QW                    	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_ALGN_BUF1_PERR_QW             	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_ALGN_BUF0_PERR_QW             	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_ALGN_BUF1_PERR_QW             	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_ALGN_BUF0_PERR_QW             	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_ALGN_BUF1_PERR_QW             	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_ALGN_BUF0_PERR_QW             	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_ALGN_BUF1_PERR_QW             	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_ALGN_BUF0_PERR_QW             	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_SSID_DROPPED_COMPLETE_QW      	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_SSID_DROPPED_COMPLETE_QW      	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_SSID_DROPPED_COMPLETE_QW      	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_SSID_DROPPED_COMPLETE_QW      	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_BTE_DROPPED_COMPLETE_QW       	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_BTE_DROPPED_COMPLETE_QW       	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_BTE_DROPPED_COMPLETE_QW       	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_BTE_DROPPED_COMPLETE_QW       	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_DESC_DBL_TIMEOUT_QW           	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_DESC_DBL_TIMEOUT_QW           	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_DESC_DBL_TIMEOUT_QW           	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_DESC_DBL_TIMEOUT_QW           	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_DESC_TIMEOUT_QW               	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_DESC_TIMEOUT_QW               	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_DESC_TIMEOUT_QW               	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_DESC_TIMEOUT_QW               	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_TX_DESC_INV_OP_QW             	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_TX_DESC_INV_OP_QW             	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_TX_DESC_INV_OP_QW             	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_TX_DESC_INV_OP_QW             	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_TX_DESC_UNALGN_GET_QW         	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_TX_DESC_UNALGN_GET_QW         	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_TX_DESC_UNALGN_GET_QW         	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_TX_DESC_UNALGN_GET_QW         	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_RD_RSP_PKT_ERR_QW                  	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_RD_RSP_MBE_QW                      	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_RD_RSP_SBE_QW                      	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_TX_DESC_TBL_MBE_QW                 	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_TX_DESC_TBL_SBE_QW                 	1
#define AR_NIC_BTE_ERR_FLG_1_MID_BTE_DIAG_ONLY_QW                       	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_ERR_FLG_1_LO_BTE DEFINES
 */
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_UNUSED_63_47_MASK                   	0xffff800000000000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_DEBUG_MASK                   	0x0000400000000000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_DEBUG_MASK                   	0x0000200000000000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_DEBUG_MASK                   	0x0000100000000000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_DEBUG_MASK                   	0x0000080000000000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_FMA_CQE_PERR_MASK                 	0x0000040000000000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_NAT_ERR_MASK                 	0x0000020000000000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_NAT_ERR_MASK                 	0x0000010000000000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_NAT_ERR_MASK                 	0x0000008000000000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_NAT_ERR_MASK                 	0x0000004000000000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_ALGN_BUF1_PERR_MASK          	0x0000002000000000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_ALGN_BUF0_PERR_MASK          	0x0000001000000000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_ALGN_BUF1_PERR_MASK          	0x0000000800000000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_ALGN_BUF0_PERR_MASK          	0x0000000400000000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_ALGN_BUF1_PERR_MASK          	0x0000000200000000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_ALGN_BUF0_PERR_MASK          	0x0000000100000000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_ALGN_BUF1_PERR_MASK          	0x0000000080000000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_ALGN_BUF0_PERR_MASK          	0x0000000040000000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_SSID_DROPPED_COMPLETE_MASK   	0x0000000020000000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_SSID_DROPPED_COMPLETE_MASK   	0x0000000010000000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_SSID_DROPPED_COMPLETE_MASK   	0x0000000008000000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_SSID_DROPPED_COMPLETE_MASK   	0x0000000004000000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_BTE_DROPPED_COMPLETE_MASK    	0x0000000002000000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_BTE_DROPPED_COMPLETE_MASK    	0x0000000001000000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_BTE_DROPPED_COMPLETE_MASK    	0x0000000000800000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_BTE_DROPPED_COMPLETE_MASK    	0x0000000000400000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_DESC_DBL_TIMEOUT_MASK        	0x0000000000200000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_DESC_DBL_TIMEOUT_MASK        	0x0000000000100000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_DESC_DBL_TIMEOUT_MASK        	0x0000000000080000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_DESC_DBL_TIMEOUT_MASK        	0x0000000000040000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_DESC_TIMEOUT_MASK            	0x0000000000020000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_DESC_TIMEOUT_MASK            	0x0000000000010000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_DESC_TIMEOUT_MASK            	0x0000000000008000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_DESC_TIMEOUT_MASK            	0x0000000000004000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_TX_DESC_INV_OP_MASK          	0x0000000000002000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_TX_DESC_INV_OP_MASK          	0x0000000000001000ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_TX_DESC_INV_OP_MASK          	0x0000000000000800ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_TX_DESC_INV_OP_MASK          	0x0000000000000400ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_TX_DESC_UNALGN_GET_MASK      	0x0000000000000200ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_TX_DESC_UNALGN_GET_MASK      	0x0000000000000100ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_TX_DESC_UNALGN_GET_MASK      	0x0000000000000080ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_TX_DESC_UNALGN_GET_MASK      	0x0000000000000040ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_RD_RSP_PKT_ERR_MASK               	0x0000000000000020ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_RD_RSP_MBE_MASK                   	0x0000000000000010ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_RD_RSP_SBE_MASK                   	0x0000000000000008ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_TX_DESC_TBL_MBE_MASK              	0x0000000000000004ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_TX_DESC_TBL_SBE_MASK              	0x0000000000000002ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_UNUSED_0_MASK                       	0x0000000000000001ull
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_UNUSED_63_47_BP                     	47
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_DEBUG_BP                     	46
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_DEBUG_BP                     	45
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_DEBUG_BP                     	44
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_DEBUG_BP                     	43
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_FMA_CQE_PERR_BP                   	42
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_NAT_ERR_BP                   	41
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_NAT_ERR_BP                   	40
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_NAT_ERR_BP                   	39
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_NAT_ERR_BP                   	38
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_ALGN_BUF1_PERR_BP            	37
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_ALGN_BUF0_PERR_BP            	36
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_ALGN_BUF1_PERR_BP            	35
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_ALGN_BUF0_PERR_BP            	34
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_ALGN_BUF1_PERR_BP            	33
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_ALGN_BUF0_PERR_BP            	32
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_ALGN_BUF1_PERR_BP            	31
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_ALGN_BUF0_PERR_BP            	30
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_SSID_DROPPED_COMPLETE_BP     	29
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_SSID_DROPPED_COMPLETE_BP     	28
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_SSID_DROPPED_COMPLETE_BP     	27
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_SSID_DROPPED_COMPLETE_BP     	26
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_BTE_DROPPED_COMPLETE_BP      	25
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_BTE_DROPPED_COMPLETE_BP      	24
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_BTE_DROPPED_COMPLETE_BP      	23
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_BTE_DROPPED_COMPLETE_BP      	22
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_DESC_DBL_TIMEOUT_BP          	21
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_DESC_DBL_TIMEOUT_BP          	20
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_DESC_DBL_TIMEOUT_BP          	19
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_DESC_DBL_TIMEOUT_BP          	18
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_DESC_TIMEOUT_BP              	17
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_DESC_TIMEOUT_BP              	16
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_DESC_TIMEOUT_BP              	15
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_DESC_TIMEOUT_BP              	14
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_TX_DESC_INV_OP_BP            	13
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_TX_DESC_INV_OP_BP            	12
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_TX_DESC_INV_OP_BP            	11
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_TX_DESC_INV_OP_BP            	10
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_TX_DESC_UNALGN_GET_BP        	9
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_TX_DESC_UNALGN_GET_BP        	8
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_TX_DESC_UNALGN_GET_BP        	7
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_TX_DESC_UNALGN_GET_BP        	6
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_RD_RSP_PKT_ERR_BP                 	5
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_RD_RSP_MBE_BP                     	4
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_RD_RSP_SBE_BP                     	3
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_TX_DESC_TBL_MBE_BP                	2
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_TX_DESC_TBL_SBE_BP                	1
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_UNUSED_0_BP                         	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_UNUSED_63_47_QW                     	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_DEBUG_QW                     	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_DEBUG_QW                     	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_DEBUG_QW                     	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_DEBUG_QW                     	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_FMA_CQE_PERR_QW                   	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_NAT_ERR_QW                   	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_NAT_ERR_QW                   	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_NAT_ERR_QW                   	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_NAT_ERR_QW                   	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_ALGN_BUF1_PERR_QW            	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_ALGN_BUF0_PERR_QW            	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_ALGN_BUF1_PERR_QW            	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_ALGN_BUF0_PERR_QW            	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_ALGN_BUF1_PERR_QW            	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_ALGN_BUF0_PERR_QW            	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_ALGN_BUF1_PERR_QW            	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_ALGN_BUF0_PERR_QW            	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_SSID_DROPPED_COMPLETE_QW     	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_SSID_DROPPED_COMPLETE_QW     	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_SSID_DROPPED_COMPLETE_QW     	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_SSID_DROPPED_COMPLETE_QW     	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_BTE_DROPPED_COMPLETE_QW      	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_BTE_DROPPED_COMPLETE_QW      	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_BTE_DROPPED_COMPLETE_QW      	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_BTE_DROPPED_COMPLETE_QW      	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_DESC_DBL_TIMEOUT_QW          	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_DESC_DBL_TIMEOUT_QW          	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_DESC_DBL_TIMEOUT_QW          	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_DESC_DBL_TIMEOUT_QW          	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_DESC_TIMEOUT_QW              	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_DESC_TIMEOUT_QW              	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_DESC_TIMEOUT_QW              	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_DESC_TIMEOUT_QW              	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_TX_DESC_INV_OP_QW            	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_TX_DESC_INV_OP_QW            	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_TX_DESC_INV_OP_QW            	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_TX_DESC_INV_OP_QW            	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_TX_DESC_UNALGN_GET_QW        	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_TX_DESC_UNALGN_GET_QW        	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_TX_DESC_UNALGN_GET_QW        	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_TX_DESC_UNALGN_GET_QW        	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_RD_RSP_PKT_ERR_QW                 	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_RD_RSP_MBE_QW                     	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_RD_RSP_SBE_QW                     	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_TX_DESC_TBL_MBE_QW                	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_TX_DESC_TBL_SBE_QW                	0
#define AR_NIC_BTE_ERR_FLG_1_LO_BTE_UNUSED_0_QW                         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_TAIL_MASK                	0x0000000000020000ull
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_VALID_MASK               	0x0000000000010000ull
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_P3_MASK                  	0x0000000000008000ull
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_LSTATUS_MASK             	0x0000000000003f00ull
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_AMO_DBG_MASK             	0x0000000000000007ull
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_TAIL_BP                  	17
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_VALID_BP                 	16
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_P3_BP                    	15
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_LSTATUS_BP               	8
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_AMO_DBG_BP               	0
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_TAIL_QW                  	2
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_VALID_QW                 	2
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_P3_QW                    	2
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_LSTATUS_QW               	2
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_AMO_DBG_QW               	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_AMO_DBG_MASK            	0xe000000000000000ull
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_PKTSRC_DBG_PI_MASK      	0x1e00000000000000ull
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_IRQINDEX_MASK           	0x01f0000000000000ull
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_ADDR_5_2_MASK           	0x000f000000000000ull
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_CNT_BM_MASK             	0x0000f00000000000ull
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_P2_MASK                 	0x0000080000000000ull
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_PI_ID_MASK              	0x000000ffc0000000ull
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_ADDR_47_40_MASK         	0x000000003fc00000ull
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_TC_MASK                 	0x00000000003c0000ull
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_REQCMD_MASK             	0x000000000001ff00ull
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_P1_MASK                 	0x0000000000000080ull
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_ADDR_39_6_MASK          	0x000000000000003full
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_AMO_DBG_BP              	61
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_PKTSRC_DBG_PI_BP        	57
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_IRQINDEX_BP             	52
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_ADDR_5_2_BP             	48
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_CNT_BM_BP               	44
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_P2_BP                   	43
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_PI_ID_BP                	30
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_ADDR_47_40_BP           	22
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_TC_BP                   	18
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_REQCMD_BP               	8
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_P1_BP                   	7
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_ADDR_39_6_BP            	0
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_AMO_DBG_QW              	1
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_PKTSRC_DBG_PI_QW        	1
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_IRQINDEX_QW             	1
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_ADDR_5_2_QW             	1
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_CNT_BM_QW               	1
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_P2_QW                   	1
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_PI_ID_QW                	1
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_ADDR_47_40_QW           	1
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_TC_QW                   	1
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_REQCMD_QW               	1
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_P1_QW                   	1
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_ADDR_39_6_QW            	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE_ADDR_39_6_MASK           	0xfffffff000000000ull
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE_P0_MASK                  	0x0000000800000000ull
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE_PI_HINTS_MASK            	0x00000000fc000000ull
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE_ADDR_39_6_BP             	36
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE_P0_BP                    	35
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE_PI_HINTS_BP              	26
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE_ADDR_39_6_QW             	0
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE_P0_QW                    	0
#define AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE_PI_HINTS_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_TAIL_MASK                	0x0000000000020000ull
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_VALID_MASK               	0x0000000000010000ull
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_P3_MASK                  	0x0000000000008000ull
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_LSTATUS_MASK             	0x0000000000003f00ull
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_AMO_DBG_MASK             	0x0000000000000007ull
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_TAIL_BP                  	17
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_VALID_BP                 	16
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_P3_BP                    	15
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_LSTATUS_BP               	8
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_AMO_DBG_BP               	0
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_TAIL_QW                  	2
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_VALID_QW                 	2
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_P3_QW                    	2
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_LSTATUS_QW               	2
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_AMO_DBG_QW               	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_AMO_DBG_MASK            	0xe000000000000000ull
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_PKTSRC_DBG_PI_MASK      	0x1e00000000000000ull
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_IRQINDEX_MASK           	0x01f0000000000000ull
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_ADDR_5_2_MASK           	0x000f000000000000ull
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_CNT_BM_MASK             	0x0000f00000000000ull
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_P2_MASK                 	0x0000080000000000ull
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_PI_ID_MASK              	0x000000ffc0000000ull
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_ADDR_47_40_MASK         	0x000000003fc00000ull
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_TC_MASK                 	0x00000000003c0000ull
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_REQCMD_MASK             	0x000000000001ff00ull
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_P1_MASK                 	0x0000000000000080ull
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_ADDR_39_6_MASK          	0x000000000000003full
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_AMO_DBG_BP              	61
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_PKTSRC_DBG_PI_BP        	57
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_IRQINDEX_BP             	52
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_ADDR_5_2_BP             	48
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_CNT_BM_BP               	44
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_P2_BP                   	43
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_PI_ID_BP                	30
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_ADDR_47_40_BP           	22
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_TC_BP                   	18
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_REQCMD_BP               	8
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_P1_BP                   	7
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_ADDR_39_6_BP            	0
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_AMO_DBG_QW              	1
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_PKTSRC_DBG_PI_QW        	1
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_IRQINDEX_QW             	1
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_ADDR_5_2_QW             	1
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_CNT_BM_QW               	1
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_P2_QW                   	1
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_PI_ID_QW                	1
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_ADDR_47_40_QW           	1
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_TC_QW                   	1
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_REQCMD_QW               	1
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_P1_QW                   	1
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_ADDR_39_6_QW            	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE_ADDR_39_6_MASK           	0xfffffff000000000ull
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE_P0_MASK                  	0x0000000800000000ull
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE_PI_HINTS_MASK            	0x00000000fc000000ull
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE_ADDR_39_6_BP             	36
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE_P0_BP                    	35
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE_PI_HINTS_BP              	26
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE_ADDR_39_6_QW             	0
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE_P0_QW                    	0
#define AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE_PI_HINTS_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_TAIL_MASK                   	0x0000000000020000ull
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_VALID_MASK                  	0x0000000000010000ull
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_P3_MASK                     	0x0000000000008000ull
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_RC_1_MASK                   	0x0000000000004000ull
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_LSTATUS_MASK                	0x0000000000003f00ull
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_SSID_LCQH_MASK              	0x00000000000000ffull
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_TAIL_BP                     	17
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_VALID_BP                    	16
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_P3_BP                       	15
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_RC_1_BP                     	14
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_LSTATUS_BP                  	8
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_SSID_LCQH_BP                	0
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_TAIL_QW                     	2
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_VALID_QW                    	2
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_P3_QW                       	2
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_RC_1_QW                     	2
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_LSTATUS_QW                  	2
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_SSID_LCQH_QW                	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_SSID_LCQH_MASK             	0xe000000000000000ull
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_SSID_CH_MASK               	0x07f0000000000000ull
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_ADDR_5_2_MASK              	0x000f000000000000ull
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_CNT_BM_MASK                	0x0000f00000000000ull
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_P2_MASK                    	0x0000080000000000ull
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_RC_0_MASK                  	0x0000040000000000ull
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_MDH_MASK                   	0x000000003ffc0000ull
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_RC_2_MASK                  	0x0000000000020000ull
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_REQCMD_MASK                	0x000000000001ff00ull
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_P1_MASK                    	0x0000000000000080ull
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_UV_MASK                    	0x0000000000000040ull
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_ADDR_39_6_MASK             	0x000000000000003full
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_SSID_LCQH_BP               	61
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_SSID_CH_BP                 	52
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_ADDR_5_2_BP                	48
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_CNT_BM_BP                  	44
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_P2_BP                      	43
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_RC_0_BP                    	42
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_MDH_BP                     	18
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_RC_2_BP                    	17
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_REQCMD_BP                  	8
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_P1_BP                      	7
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_UV_BP                      	6
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_ADDR_39_6_BP               	0
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_SSID_LCQH_QW               	1
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_SSID_CH_QW                 	1
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_ADDR_5_2_QW                	1
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_CNT_BM_QW                  	1
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_P2_QW                      	1
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_RC_0_QW                    	1
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_MDH_QW                     	1
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_RC_2_QW                    	1
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_REQCMD_QW                  	1
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_P1_QW                      	1
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_UV_QW                      	1
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_ADDR_39_6_QW               	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_ADDR_39_6_MASK              	0xfffffff000000000ull
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_P0_MASK                     	0x0000000800000000ull
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_NTT_MASK                    	0x0000000400000000ull
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_SSID_CMD_MASK               	0x00000003e0000000ull
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_PKT_SRC_MASK                	0x000000000c000000ull
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_PTAG_MASK                   	0x0000000003fc0000ull
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_DSTID_MASK                  	0x0000000000030000ull
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_DST_MASK                    	0x000000000000ffffull
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_ADDR_39_6_BP                	36
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_P0_BP                       	35
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_NTT_BP                      	34
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_SSID_CMD_BP                 	29
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_PKT_SRC_BP                  	26
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_PTAG_BP                     	18
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_DSTID_BP                    	16
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_DST_BP                      	0
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_ADDR_39_6_QW                	0
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_P0_QW                       	0
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_NTT_QW                      	0
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_SSID_CMD_QW                 	0
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_PKT_SRC_QW                  	0
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_PTAG_QW                     	0
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_DSTID_QW                    	0
#define AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_DST_QW                      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_TAIL_MASK           	0x0000000000020000ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_VALID_MASK          	0x0000000000010000ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_P3_MASK             	0x0000000000008000ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_LSTATUS_MASK        	0x0000000000003f00ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_AMO_DBG_MASK        	0x0000000000000007ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_TAIL_BP             	17
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_VALID_BP            	16
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_P3_BP               	15
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_LSTATUS_BP          	8
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_AMO_DBG_BP          	0
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_TAIL_QW             	2
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_VALID_QW            	2
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_P3_QW               	2
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_LSTATUS_QW          	2
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_AMO_DBG_QW          	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_AMO_DBG_MASK       	0xe000000000000000ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_PKTSRC_DBG_PI_MASK 	0x1e00000000000000ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_IRQINDEX_MASK      	0x01f0000000000000ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_ADDR_5_2_MASK      	0x000f000000000000ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_CNT_BM_MASK        	0x0000f00000000000ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_P2_MASK            	0x0000080000000000ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_PI_ID_MASK         	0x000000ffc0000000ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_ADDR_47_40_MASK    	0x000000003fc00000ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_TC_MASK            	0x00000000003c0000ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_REQCMD_MASK        	0x000000000001ff00ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_P1_MASK            	0x0000000000000080ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_ADDR_39_6_MASK     	0x000000000000003full
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_AMO_DBG_BP         	61
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_PKTSRC_DBG_PI_BP   	57
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_IRQINDEX_BP        	52
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_ADDR_5_2_BP        	48
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_CNT_BM_BP          	44
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_P2_BP              	43
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_PI_ID_BP           	30
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_ADDR_47_40_BP      	22
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_TC_BP              	18
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_REQCMD_BP          	8
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_P1_BP              	7
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_ADDR_39_6_BP       	0
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_AMO_DBG_QW         	1
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_PKTSRC_DBG_PI_QW   	1
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_IRQINDEX_QW        	1
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_ADDR_5_2_QW        	1
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_CNT_BM_QW          	1
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_P2_QW              	1
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_PI_ID_QW           	1
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_ADDR_47_40_QW      	1
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_TC_QW              	1
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_REQCMD_QW          	1
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_P1_QW              	1
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_ADDR_39_6_QW       	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE_ADDR_39_6_MASK      	0xfffffff000000000ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE_P0_MASK             	0x0000000800000000ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE_PI_HINTS_MASK       	0x00000000fc000000ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE_ADDR_39_6_BP        	36
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE_P0_BP               	35
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE_PI_HINTS_BP         	26
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE_ADDR_39_6_QW        	0
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE_P0_QW               	0
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE_PI_HINTS_QW         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_TAIL_MASK           	0x0000000000020000ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_VALID_MASK          	0x0000000000010000ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_P3_MASK             	0x0000000000008000ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_LSTATUS_MASK        	0x0000000000003f00ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_AMO_DBG_MASK        	0x0000000000000007ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_TAIL_BP             	17
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_VALID_BP            	16
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_P3_BP               	15
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_LSTATUS_BP          	8
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_AMO_DBG_BP          	0
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_TAIL_QW             	2
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_VALID_QW            	2
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_P3_QW               	2
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_LSTATUS_QW          	2
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_AMO_DBG_QW          	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_AMO_DBG_MASK       	0xe000000000000000ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_PKTSRC_DBG_PI_MASK 	0x1e00000000000000ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_IRQINDEX_MASK      	0x01f0000000000000ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_ADDR_5_2_MASK      	0x000f000000000000ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_CNT_BM_MASK        	0x0000f00000000000ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_P2_MASK            	0x0000080000000000ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_PI_ID_MASK         	0x000000ffc0000000ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_ADDR_47_40_MASK    	0x000000003fc00000ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_TC_MASK            	0x00000000003c0000ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_REQCMD_MASK        	0x000000000001ff00ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_P1_MASK            	0x0000000000000080ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_ADDR_39_6_MASK     	0x000000000000003full
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_AMO_DBG_BP         	61
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_PKTSRC_DBG_PI_BP   	57
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_IRQINDEX_BP        	52
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_ADDR_5_2_BP        	48
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_CNT_BM_BP          	44
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_P2_BP              	43
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_PI_ID_BP           	30
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_ADDR_47_40_BP      	22
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_TC_BP              	18
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_REQCMD_BP          	8
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_P1_BP              	7
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_ADDR_39_6_BP       	0
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_AMO_DBG_QW         	1
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_PKTSRC_DBG_PI_QW   	1
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_IRQINDEX_QW        	1
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_ADDR_5_2_QW        	1
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_CNT_BM_QW          	1
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_P2_QW              	1
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_PI_ID_QW           	1
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_ADDR_47_40_QW      	1
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_TC_QW              	1
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_REQCMD_QW          	1
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_P1_QW              	1
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_ADDR_39_6_QW       	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE_ADDR_39_6_MASK      	0xfffffff000000000ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE_P0_MASK             	0x0000000800000000ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE_PI_HINTS_MASK       	0x00000000fc000000ull
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE_ADDR_39_6_BP        	36
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE_P0_BP               	35
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE_PI_HINTS_BP         	26
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE_ADDR_39_6_QW        	0
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE_P0_QW               	0
#define AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE_PI_HINTS_QW         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_TAIL_MASK              	0x0000000000020000ull
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_VALID_MASK             	0x0000000000010000ull
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_P3_MASK                	0x0000000000008000ull
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_RC_1_MASK              	0x0000000000004000ull
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_LSTATUS_MASK           	0x0000000000003f00ull
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_SSID_LCQH_MASK         	0x00000000000000ffull
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_TAIL_BP                	17
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_VALID_BP               	16
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_P3_BP                  	15
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_RC_1_BP                	14
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_LSTATUS_BP             	8
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_SSID_LCQH_BP           	0
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_TAIL_QW                	2
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_VALID_QW               	2
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_P3_QW                  	2
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_RC_1_QW                	2
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_LSTATUS_QW             	2
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_SSID_LCQH_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_SSID_LCQH_MASK        	0xe000000000000000ull
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_SSID_CH_MASK          	0x07f0000000000000ull
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_ADDR_5_2_MASK         	0x000f000000000000ull
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_CNT_BM_MASK           	0x0000f00000000000ull
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_P2_MASK               	0x0000080000000000ull
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_RC_0_MASK             	0x0000040000000000ull
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_MDH_MASK              	0x000000003ffc0000ull
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_RC_2_MASK             	0x0000000000020000ull
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_REQCMD_MASK           	0x000000000001ff00ull
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_P1_MASK               	0x0000000000000080ull
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_UV_MASK               	0x0000000000000040ull
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_ADDR_39_6_MASK        	0x000000000000003full
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_SSID_LCQH_BP          	61
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_SSID_CH_BP            	52
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_ADDR_5_2_BP           	48
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_CNT_BM_BP             	44
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_P2_BP                 	43
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_RC_0_BP               	42
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_MDH_BP                	18
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_RC_2_BP               	17
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_REQCMD_BP             	8
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_P1_BP                 	7
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_UV_BP                 	6
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_ADDR_39_6_BP          	0
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_SSID_LCQH_QW          	1
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_SSID_CH_QW            	1
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_ADDR_5_2_QW           	1
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_CNT_BM_QW             	1
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_P2_QW                 	1
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_RC_0_QW               	1
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_MDH_QW                	1
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_RC_2_QW               	1
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_REQCMD_QW             	1
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_P1_QW                 	1
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_UV_QW                 	1
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_ADDR_39_6_QW          	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_ADDR_39_6_MASK         	0xfffffff000000000ull
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_P0_MASK                	0x0000000800000000ull
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_NTT_MASK               	0x0000000400000000ull
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_SSID_CMD_MASK          	0x00000003e0000000ull
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_PKT_SRC_MASK           	0x000000000c000000ull
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_PTAG_MASK              	0x0000000003fc0000ull
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_DSTID_MASK             	0x0000000000030000ull
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_DST_MASK               	0x000000000000ffffull
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_ADDR_39_6_BP           	36
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_P0_BP                  	35
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_NTT_BP                 	34
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_SSID_CMD_BP            	29
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_PKT_SRC_BP             	26
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_PTAG_BP                	18
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_DSTID_BP               	16
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_DST_BP                 	0
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_ADDR_39_6_QW           	0
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_P0_QW                  	0
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_NTT_QW                 	0
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_SSID_CMD_QW            	0
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_PKT_SRC_QW             	0
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_PTAG_QW                	0
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_DSTID_QW               	0
#define AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_DST_QW                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_TAIL_MASK           	0x0000000000020000ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_VALID_MASK          	0x0000000000010000ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_P3_MASK             	0x0000000000008000ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_LSTATUS_MASK        	0x0000000000003f00ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_AMO_DBG_MASK        	0x0000000000000007ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_TAIL_BP             	17
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_VALID_BP            	16
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_P3_BP               	15
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_LSTATUS_BP          	8
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_AMO_DBG_BP          	0
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_TAIL_QW             	2
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_VALID_QW            	2
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_P3_QW               	2
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_LSTATUS_QW          	2
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_AMO_DBG_QW          	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_AMO_DBG_MASK       	0xe000000000000000ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_PKTSRC_DBG_PI_MASK 	0x1e00000000000000ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_IRQINDEX_MASK      	0x01f0000000000000ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_ADDR_5_2_MASK      	0x000f000000000000ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_CNT_BM_MASK        	0x0000f00000000000ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_P2_MASK            	0x0000080000000000ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_PI_ID_MASK         	0x000000ffc0000000ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_ADDR_47_40_MASK    	0x000000003fc00000ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_TC_MASK            	0x00000000003c0000ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_REQCMD_MASK        	0x000000000001ff00ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_P1_MASK            	0x0000000000000080ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_ADDR_39_6_MASK     	0x000000000000003full
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_AMO_DBG_BP         	61
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_PKTSRC_DBG_PI_BP   	57
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_IRQINDEX_BP        	52
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_ADDR_5_2_BP        	48
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_CNT_BM_BP          	44
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_P2_BP              	43
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_PI_ID_BP           	30
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_ADDR_47_40_BP      	22
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_TC_BP              	18
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_REQCMD_BP          	8
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_P1_BP              	7
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_ADDR_39_6_BP       	0
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_AMO_DBG_QW         	1
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_PKTSRC_DBG_PI_QW   	1
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_IRQINDEX_QW        	1
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_ADDR_5_2_QW        	1
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_CNT_BM_QW          	1
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_P2_QW              	1
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_PI_ID_QW           	1
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_ADDR_47_40_QW      	1
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_TC_QW              	1
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_REQCMD_QW          	1
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_P1_QW              	1
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_ADDR_39_6_QW       	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE_ADDR_39_6_MASK      	0xfffffff000000000ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE_P0_MASK             	0x0000000800000000ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE_PI_HINTS_MASK       	0x00000000fc000000ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE_ADDR_39_6_BP        	36
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE_P0_BP               	35
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE_PI_HINTS_BP         	26
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE_ADDR_39_6_QW        	0
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE_P0_QW               	0
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE_PI_HINTS_QW         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_TAIL_MASK           	0x0000000000020000ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_VALID_MASK          	0x0000000000010000ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_P3_MASK             	0x0000000000008000ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_LSTATUS_MASK        	0x0000000000003f00ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_AMO_DBG_MASK        	0x0000000000000007ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_TAIL_BP             	17
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_VALID_BP            	16
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_P3_BP               	15
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_LSTATUS_BP          	8
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_AMO_DBG_BP          	0
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_TAIL_QW             	2
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_VALID_QW            	2
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_P3_QW               	2
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_LSTATUS_QW          	2
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_AMO_DBG_QW          	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_AMO_DBG_MASK       	0xe000000000000000ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_PKTSRC_DBG_PI_MASK 	0x1e00000000000000ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_IRQINDEX_MASK      	0x01f0000000000000ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_ADDR_5_2_MASK      	0x000f000000000000ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_CNT_BM_MASK        	0x0000f00000000000ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_P2_MASK            	0x0000080000000000ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_PI_ID_MASK         	0x000000ffc0000000ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_ADDR_47_40_MASK    	0x000000003fc00000ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_TC_MASK            	0x00000000003c0000ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_REQCMD_MASK        	0x000000000001ff00ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_P1_MASK            	0x0000000000000080ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_ADDR_39_6_MASK     	0x000000000000003full
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_AMO_DBG_BP         	61
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_PKTSRC_DBG_PI_BP   	57
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_IRQINDEX_BP        	52
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_ADDR_5_2_BP        	48
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_CNT_BM_BP          	44
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_P2_BP              	43
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_PI_ID_BP           	30
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_ADDR_47_40_BP      	22
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_TC_BP              	18
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_REQCMD_BP          	8
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_P1_BP              	7
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_ADDR_39_6_BP       	0
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_AMO_DBG_QW         	1
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_PKTSRC_DBG_PI_QW   	1
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_IRQINDEX_QW        	1
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_ADDR_5_2_QW        	1
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_CNT_BM_QW          	1
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_P2_QW              	1
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_PI_ID_QW           	1
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_ADDR_47_40_QW      	1
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_TC_QW              	1
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_REQCMD_QW          	1
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_P1_QW              	1
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_ADDR_39_6_QW       	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE_ADDR_39_6_MASK      	0xfffffff000000000ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE_P0_MASK             	0x0000000800000000ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE_PI_HINTS_MASK       	0x00000000fc000000ull
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE_ADDR_39_6_BP        	36
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE_P0_BP               	35
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE_PI_HINTS_BP         	26
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE_ADDR_39_6_QW        	0
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE_P0_QW               	0
#define AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE_PI_HINTS_QW         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_TAIL_MASK              	0x0000000000020000ull
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_VALID_MASK             	0x0000000000010000ull
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_P3_MASK                	0x0000000000008000ull
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_RC_1_MASK              	0x0000000000004000ull
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_LSTATUS_MASK           	0x0000000000003f00ull
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_SSID_LCQH_MASK         	0x00000000000000ffull
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_TAIL_BP                	17
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_VALID_BP               	16
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_P3_BP                  	15
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_RC_1_BP                	14
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_LSTATUS_BP             	8
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_SSID_LCQH_BP           	0
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_TAIL_QW                	2
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_VALID_QW               	2
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_P3_QW                  	2
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_RC_1_QW                	2
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_LSTATUS_QW             	2
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_SSID_LCQH_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_SSID_LCQH_MASK        	0xe000000000000000ull
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_SSID_CH_MASK          	0x07f0000000000000ull
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_ADDR_5_2_MASK         	0x000f000000000000ull
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_CNT_BM_MASK           	0x0000f00000000000ull
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_P2_MASK               	0x0000080000000000ull
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_RC_0_MASK             	0x0000040000000000ull
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_MDH_MASK              	0x000000003ffc0000ull
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_RC_2_MASK             	0x0000000000020000ull
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_REQCMD_MASK           	0x000000000001ff00ull
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_P1_MASK               	0x0000000000000080ull
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_UV_MASK               	0x0000000000000040ull
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_ADDR_39_6_MASK        	0x000000000000003full
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_SSID_LCQH_BP          	61
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_SSID_CH_BP            	52
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_ADDR_5_2_BP           	48
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_CNT_BM_BP             	44
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_P2_BP                 	43
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_RC_0_BP               	42
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_MDH_BP                	18
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_RC_2_BP               	17
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_REQCMD_BP             	8
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_P1_BP                 	7
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_UV_BP                 	6
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_ADDR_39_6_BP          	0
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_SSID_LCQH_QW          	1
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_SSID_CH_QW            	1
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_ADDR_5_2_QW           	1
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_CNT_BM_QW             	1
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_P2_QW                 	1
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_RC_0_QW               	1
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_MDH_QW                	1
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_RC_2_QW               	1
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_REQCMD_QW             	1
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_P1_QW                 	1
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_UV_QW                 	1
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_ADDR_39_6_QW          	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_ADDR_39_6_MASK         	0xfffffff000000000ull
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_P0_MASK                	0x0000000800000000ull
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_NTT_MASK               	0x0000000400000000ull
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_SSID_CMD_MASK          	0x00000003e0000000ull
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_PKT_SRC_MASK           	0x000000000c000000ull
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_PTAG_MASK              	0x0000000003fc0000ull
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_DSTID_MASK             	0x0000000000030000ull
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_DST_MASK               	0x000000000000ffffull
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_ADDR_39_6_BP           	36
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_P0_BP                  	35
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_NTT_BP                 	34
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_SSID_CMD_BP            	29
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_PKT_SRC_BP             	26
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_PTAG_BP                	18
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_DSTID_BP               	16
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_DST_BP                 	0
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_ADDR_39_6_QW           	0
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_P0_QW                  	0
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_NTT_QW                 	0
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_SSID_CMD_QW            	0
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_PKT_SRC_QW             	0
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_PTAG_QW                	0
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_DSTID_QW               	0
#define AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_DST_QW                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_TAIL_MASK           	0x0000000000020000ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_VALID_MASK          	0x0000000000010000ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_P3_MASK             	0x0000000000008000ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_LSTATUS_MASK        	0x0000000000003f00ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_AMO_DBG_MASK        	0x0000000000000007ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_TAIL_BP             	17
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_VALID_BP            	16
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_P3_BP               	15
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_LSTATUS_BP          	8
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_AMO_DBG_BP          	0
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_TAIL_QW             	2
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_VALID_QW            	2
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_P3_QW               	2
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_LSTATUS_QW          	2
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_AMO_DBG_QW          	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_AMO_DBG_MASK       	0xe000000000000000ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_PKTSRC_DBG_PI_MASK 	0x1e00000000000000ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_IRQINDEX_MASK      	0x01f0000000000000ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_ADDR_5_2_MASK      	0x000f000000000000ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_CNT_BM_MASK        	0x0000f00000000000ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_P2_MASK            	0x0000080000000000ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_PI_ID_MASK         	0x000000ffc0000000ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_ADDR_47_40_MASK    	0x000000003fc00000ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_TC_MASK            	0x00000000003c0000ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_REQCMD_MASK        	0x000000000001ff00ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_P1_MASK            	0x0000000000000080ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_ADDR_39_6_MASK     	0x000000000000003full
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_AMO_DBG_BP         	61
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_PKTSRC_DBG_PI_BP   	57
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_IRQINDEX_BP        	52
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_ADDR_5_2_BP        	48
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_CNT_BM_BP          	44
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_P2_BP              	43
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_PI_ID_BP           	30
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_ADDR_47_40_BP      	22
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_TC_BP              	18
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_REQCMD_BP          	8
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_P1_BP              	7
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_ADDR_39_6_BP       	0
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_AMO_DBG_QW         	1
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_PKTSRC_DBG_PI_QW   	1
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_IRQINDEX_QW        	1
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_ADDR_5_2_QW        	1
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_CNT_BM_QW          	1
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_P2_QW              	1
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_PI_ID_QW           	1
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_ADDR_47_40_QW      	1
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_TC_QW              	1
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_REQCMD_QW          	1
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_P1_QW              	1
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_ADDR_39_6_QW       	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE_ADDR_39_6_MASK      	0xfffffff000000000ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE_P0_MASK             	0x0000000800000000ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE_PI_HINTS_MASK       	0x00000000fc000000ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE_ADDR_39_6_BP        	36
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE_P0_BP               	35
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE_PI_HINTS_BP         	26
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE_ADDR_39_6_QW        	0
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE_P0_QW               	0
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE_PI_HINTS_QW         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_TAIL_MASK           	0x0000000000020000ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_VALID_MASK          	0x0000000000010000ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_P3_MASK             	0x0000000000008000ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_LSTATUS_MASK        	0x0000000000003f00ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_AMO_DBG_MASK        	0x0000000000000007ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_TAIL_BP             	17
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_VALID_BP            	16
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_P3_BP               	15
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_LSTATUS_BP          	8
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_AMO_DBG_BP          	0
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_TAIL_QW             	2
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_VALID_QW            	2
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_P3_QW               	2
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_LSTATUS_QW          	2
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_AMO_DBG_QW          	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_AMO_DBG_MASK       	0xe000000000000000ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_PKTSRC_DBG_PI_MASK 	0x1e00000000000000ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_IRQINDEX_MASK      	0x01f0000000000000ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_ADDR_5_2_MASK      	0x000f000000000000ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_CNT_BM_MASK        	0x0000f00000000000ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_P2_MASK            	0x0000080000000000ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_PI_ID_MASK         	0x000000ffc0000000ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_ADDR_47_40_MASK    	0x000000003fc00000ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_TC_MASK            	0x00000000003c0000ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_REQCMD_MASK        	0x000000000001ff00ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_P1_MASK            	0x0000000000000080ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_ADDR_39_6_MASK     	0x000000000000003full
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_AMO_DBG_BP         	61
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_PKTSRC_DBG_PI_BP   	57
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_IRQINDEX_BP        	52
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_ADDR_5_2_BP        	48
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_CNT_BM_BP          	44
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_P2_BP              	43
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_PI_ID_BP           	30
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_ADDR_47_40_BP      	22
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_TC_BP              	18
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_REQCMD_BP          	8
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_P1_BP              	7
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_ADDR_39_6_BP       	0
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_AMO_DBG_QW         	1
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_PKTSRC_DBG_PI_QW   	1
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_IRQINDEX_QW        	1
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_ADDR_5_2_QW        	1
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_CNT_BM_QW          	1
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_P2_QW              	1
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_PI_ID_QW           	1
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_ADDR_47_40_QW      	1
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_TC_QW              	1
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_REQCMD_QW          	1
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_P1_QW              	1
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_ADDR_39_6_QW       	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE_ADDR_39_6_MASK      	0xfffffff000000000ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE_P0_MASK             	0x0000000800000000ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE_PI_HINTS_MASK       	0x00000000fc000000ull
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE_ADDR_39_6_BP        	36
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE_P0_BP               	35
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE_PI_HINTS_BP         	26
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE_ADDR_39_6_QW        	0
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE_P0_QW               	0
#define AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE_PI_HINTS_QW         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_TAIL_MASK              	0x0000000000020000ull
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_VALID_MASK             	0x0000000000010000ull
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_P3_MASK                	0x0000000000008000ull
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_RC_1_MASK              	0x0000000000004000ull
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_LSTATUS_MASK           	0x0000000000003f00ull
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_SSID_LCQH_MASK         	0x00000000000000ffull
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_TAIL_BP                	17
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_VALID_BP               	16
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_P3_BP                  	15
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_RC_1_BP                	14
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_LSTATUS_BP             	8
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_SSID_LCQH_BP           	0
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_TAIL_QW                	2
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_VALID_QW               	2
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_P3_QW                  	2
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_RC_1_QW                	2
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_LSTATUS_QW             	2
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_SSID_LCQH_QW           	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_SSID_LCQH_MASK        	0xe000000000000000ull
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_SSID_CH_MASK          	0x07f0000000000000ull
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_ADDR_5_2_MASK         	0x000f000000000000ull
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_CNT_BM_MASK           	0x0000f00000000000ull
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_P2_MASK               	0x0000080000000000ull
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_RC_0_MASK             	0x0000040000000000ull
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_MDH_MASK              	0x000000003ffc0000ull
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_RC_2_MASK             	0x0000000000020000ull
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_REQCMD_MASK           	0x000000000001ff00ull
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_P1_MASK               	0x0000000000000080ull
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_UV_MASK               	0x0000000000000040ull
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_ADDR_39_6_MASK        	0x000000000000003full
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_SSID_LCQH_BP          	61
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_SSID_CH_BP            	52
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_ADDR_5_2_BP           	48
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_CNT_BM_BP             	44
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_P2_BP                 	43
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_RC_0_BP               	42
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_MDH_BP                	18
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_RC_2_BP               	17
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_REQCMD_BP             	8
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_P1_BP                 	7
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_UV_BP                 	6
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_ADDR_39_6_BP          	0
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_SSID_LCQH_QW          	1
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_SSID_CH_QW            	1
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_ADDR_5_2_QW           	1
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_CNT_BM_QW             	1
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_P2_QW                 	1
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_RC_0_QW               	1
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_MDH_QW                	1
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_RC_2_QW               	1
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_REQCMD_QW             	1
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_P1_QW                 	1
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_UV_QW                 	1
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_ADDR_39_6_QW          	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_ADDR_39_6_MASK         	0xfffffff000000000ull
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_P0_MASK                	0x0000000800000000ull
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_NTT_MASK               	0x0000000400000000ull
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_SSID_CMD_MASK          	0x00000003e0000000ull
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_PKT_SRC_MASK           	0x000000000c000000ull
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_PTAG_MASK              	0x0000000003fc0000ull
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_DSTID_MASK             	0x0000000000030000ull
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_DST_MASK               	0x000000000000ffffull
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_ADDR_39_6_BP           	36
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_P0_BP                  	35
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_NTT_BP                 	34
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_SSID_CMD_BP            	29
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_PKT_SRC_BP             	26
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_PTAG_BP                	18
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_DSTID_BP               	16
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_DST_BP                 	0
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_ADDR_39_6_QW           	0
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_P0_QW                  	0
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_NTT_QW                 	0
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_SSID_CMD_QW            	0
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_PKT_SRC_QW             	0
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_PTAG_QW                	0
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_DSTID_QW               	0
#define AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_DST_QW                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_TAIL_MASK           	0x0000000000020000ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_VALID_MASK          	0x0000000000010000ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_P3_MASK             	0x0000000000008000ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_LSTATUS_MASK        	0x0000000000003f00ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_AMO_DBG_MASK        	0x0000000000000007ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_TAIL_BP             	17
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_VALID_BP            	16
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_P3_BP               	15
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_LSTATUS_BP          	8
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_AMO_DBG_BP          	0
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_TAIL_QW             	2
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_VALID_QW            	2
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_P3_QW               	2
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_LSTATUS_QW          	2
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_AMO_DBG_QW          	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_AMO_DBG_MASK       	0xe000000000000000ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_PKTSRC_DBG_PI_MASK 	0x1e00000000000000ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_IRQINDEX_MASK      	0x01f0000000000000ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_ADDR_5_2_MASK      	0x000f000000000000ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_CNT_BM_MASK        	0x0000f00000000000ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_P2_MASK            	0x0000080000000000ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_PI_ID_MASK         	0x000000ffc0000000ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_ADDR_47_40_MASK    	0x000000003fc00000ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_TC_MASK            	0x00000000003c0000ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_REQCMD_MASK        	0x000000000001ff00ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_P1_MASK            	0x0000000000000080ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_ADDR_39_6_MASK     	0x000000000000003full
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_AMO_DBG_BP         	61
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_PKTSRC_DBG_PI_BP   	57
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_IRQINDEX_BP        	52
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_ADDR_5_2_BP        	48
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_CNT_BM_BP          	44
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_P2_BP              	43
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_PI_ID_BP           	30
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_ADDR_47_40_BP      	22
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_TC_BP              	18
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_REQCMD_BP          	8
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_P1_BP              	7
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_ADDR_39_6_BP       	0
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_AMO_DBG_QW         	1
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_PKTSRC_DBG_PI_QW   	1
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_IRQINDEX_QW        	1
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_ADDR_5_2_QW        	1
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_CNT_BM_QW          	1
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_P2_QW              	1
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_PI_ID_QW           	1
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_ADDR_47_40_QW      	1
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_TC_QW              	1
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_REQCMD_QW          	1
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_P1_QW              	1
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_ADDR_39_6_QW       	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE_ADDR_39_6_MASK      	0xfffffff000000000ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE_P0_MASK             	0x0000000800000000ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE_PI_HINTS_MASK       	0x00000000fc000000ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE_ADDR_39_6_BP        	36
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE_P0_BP               	35
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE_PI_HINTS_BP         	26
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE_ADDR_39_6_QW        	0
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE_P0_QW               	0
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE_PI_HINTS_QW         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_TAIL_MASK           	0x0000000000020000ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_VALID_MASK          	0x0000000000010000ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_P3_MASK             	0x0000000000008000ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_LSTATUS_MASK        	0x0000000000003f00ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_AMO_DBG_MASK        	0x0000000000000007ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_TAIL_BP             	17
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_VALID_BP            	16
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_P3_BP               	15
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_LSTATUS_BP          	8
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_AMO_DBG_BP          	0
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_TAIL_QW             	2
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_VALID_QW            	2
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_P3_QW               	2
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_LSTATUS_QW          	2
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_AMO_DBG_QW          	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_AMO_DBG_MASK       	0xe000000000000000ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_PKTSRC_DBG_PI_MASK 	0x1e00000000000000ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_IRQINDEX_MASK      	0x01f0000000000000ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_ADDR_5_2_MASK      	0x000f000000000000ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_CNT_BM_MASK        	0x0000f00000000000ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_P2_MASK            	0x0000080000000000ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_PI_ID_MASK         	0x000000ffc0000000ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_ADDR_47_40_MASK    	0x000000003fc00000ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_TC_MASK            	0x00000000003c0000ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_REQCMD_MASK        	0x000000000001ff00ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_P1_MASK            	0x0000000000000080ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_ADDR_39_6_MASK     	0x000000000000003full
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_AMO_DBG_BP         	61
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_PKTSRC_DBG_PI_BP   	57
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_IRQINDEX_BP        	52
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_ADDR_5_2_BP        	48
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_CNT_BM_BP          	44
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_P2_BP              	43
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_PI_ID_BP           	30
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_ADDR_47_40_BP      	22
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_TC_BP              	18
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_REQCMD_BP          	8
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_P1_BP              	7
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_ADDR_39_6_BP       	0
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_AMO_DBG_QW         	1
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_PKTSRC_DBG_PI_QW   	1
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_IRQINDEX_QW        	1
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_ADDR_5_2_QW        	1
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_CNT_BM_QW          	1
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_P2_QW              	1
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_PI_ID_QW           	1
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_ADDR_47_40_QW      	1
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_TC_QW              	1
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_REQCMD_QW          	1
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_P1_QW              	1
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_ADDR_39_6_QW       	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE_ADDR_39_6_MASK      	0xfffffff000000000ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE_P0_MASK             	0x0000000800000000ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE_PI_HINTS_MASK       	0x00000000fc000000ull
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE_ADDR_39_6_BP        	36
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE_P0_BP               	35
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE_PI_HINTS_BP         	26
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE_ADDR_39_6_QW        	0
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE_P0_QW               	0
#define AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE_PI_HINTS_QW         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_TAIL_MASK             	0x0000000000020000ull
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_VALID_MASK            	0x0000000000010000ull
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_P3_MASK               	0x0000000000008000ull
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_RC_1_MASK             	0x0000000000004000ull
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_LSTATUS_MASK          	0x0000000000003f00ull
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_SSID_LCQH_MASK        	0x00000000000000ffull
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_TAIL_BP               	17
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_VALID_BP              	16
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_P3_BP                 	15
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_RC_1_BP               	14
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_LSTATUS_BP            	8
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_SSID_LCQH_BP          	0
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_TAIL_QW               	2
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_VALID_QW              	2
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_P3_QW                 	2
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_RC_1_QW               	2
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_LSTATUS_QW            	2
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_SSID_LCQH_QW          	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_SSID_LCQH_MASK       	0xe000000000000000ull
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_SSID_CH_MASK         	0x07f0000000000000ull
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_ADDR_5_2_MASK        	0x000f000000000000ull
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_CNT_BM_MASK          	0x0000f00000000000ull
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_P2_MASK              	0x0000080000000000ull
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_RC_0_MASK            	0x0000040000000000ull
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_MDH_MASK             	0x000000003ffc0000ull
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_RC_2_MASK            	0x0000000000020000ull
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_REQCMD_MASK          	0x000000000001ff00ull
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_P1_MASK              	0x0000000000000080ull
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_UV_MASK              	0x0000000000000040ull
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_ADDR_39_6_MASK       	0x000000000000003full
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_SSID_LCQH_BP         	61
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_SSID_CH_BP           	52
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_ADDR_5_2_BP          	48
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_CNT_BM_BP            	44
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_P2_BP                	43
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_RC_0_BP              	42
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_MDH_BP               	18
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_RC_2_BP              	17
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_REQCMD_BP            	8
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_P1_BP                	7
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_UV_BP                	6
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_ADDR_39_6_BP         	0
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_SSID_LCQH_QW         	1
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_SSID_CH_QW           	1
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_ADDR_5_2_QW          	1
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_CNT_BM_QW            	1
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_P2_QW                	1
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_RC_0_QW              	1
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_MDH_QW               	1
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_RC_2_QW              	1
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_REQCMD_QW            	1
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_P1_QW                	1
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_UV_QW                	1
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_ADDR_39_6_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_ADDR_39_6_MASK        	0xfffffff000000000ull
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_P0_MASK               	0x0000000800000000ull
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_NTT_MASK              	0x0000000400000000ull
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_SSID_CMD_MASK         	0x00000003e0000000ull
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_PKT_SRC_MASK          	0x000000000c000000ull
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_PTAG_MASK             	0x0000000003fc0000ull
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_DSTID_MASK            	0x0000000000030000ull
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_DST_MASK              	0x000000000000ffffull
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_ADDR_39_6_BP          	36
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_P0_BP                 	35
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_NTT_BP                	34
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_SSID_CMD_BP           	29
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_PKT_SRC_BP            	26
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_PTAG_BP               	18
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_DSTID_BP              	16
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_DST_BP                	0
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_ADDR_39_6_QW          	0
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_P0_QW                 	0
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_NTT_QW                	0
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_SSID_CMD_QW           	0
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_PKT_SRC_QW            	0
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_PTAG_QW               	0
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_DSTID_QW              	0
#define AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_DST_QW                	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_HI_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_HI_BTE_UNUSED_145_125_MASK    	0x000000000003ffffull
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_HI_BTE_UNUSED_145_125_BP      	0
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_HI_BTE_UNUSED_145_125_QW      	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE_UNUSED_145_125_MASK   	0xe000000000000000ull
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE_R_Q_BTE_IOMMU_COMP_WAIT_ACK_MASK	0x1000000000000000ull
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE_R_Q_BTE_CQ_DATA_MASK  	0x0fffffffffffffffull
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE_UNUSED_145_125_BP     	61
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE_R_Q_BTE_IOMMU_COMP_WAIT_ACK_BP	60
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE_R_Q_BTE_CQ_DATA_BP    	0
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE_UNUSED_145_125_QW     	1
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE_R_Q_BTE_IOMMU_COMP_WAIT_ACK_QW	1
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE_R_Q_BTE_CQ_DATA_QW    	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_CQ_HANDLE_MASK 	0xffe0000000000000ull
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_CQ_VALID_MASK  	0x0010000000000000ull
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_UNUSED_51_MASK         	0x0008000000000000ull
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_ADDR_MASK  	0x0007ffffff800000ull
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_PTAG_MASK  	0x00000000007f8000ull
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_MDH_MASK   	0x0000000000007ff8ull
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_TID_MASK   	0x0000000000000006ull
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_VALID_MASK 	0x0000000000000001ull
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_CQ_HANDLE_BP   	53
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_CQ_VALID_BP    	52
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_UNUSED_51_BP           	51
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_ADDR_BP    	23
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_PTAG_BP    	15
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_MDH_BP     	3
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_TID_BP     	1
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_VALID_BP   	0
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_CQ_HANDLE_QW   	0
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_CQ_VALID_QW    	0
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_UNUSED_51_QW           	0
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_ADDR_QW    	0
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_PTAG_QW    	0
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_MDH_QW     	0
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_TID_QW     	0
#define AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_VALID_QW   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_TO_REQMON_INCS_12_HI_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_TO_REQMON_INCS_12_HI_BTE_UNUSED_145_46_MASK      	0x000000000003ffffull
#define AR_NIC_BTE_BTE_TO_REQMON_INCS_12_HI_BTE_UNUSED_145_46_BP        	0
#define AR_NIC_BTE_BTE_TO_REQMON_INCS_12_HI_BTE_UNUSED_145_46_QW        	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_TO_REQMON_INCS_12_MID_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_TO_REQMON_INCS_12_MID_BTE_UNUSED_145_46_MASK     	0xffffffffffffffffull
#define AR_NIC_BTE_BTE_TO_REQMON_INCS_12_MID_BTE_UNUSED_145_46_BP       	0
#define AR_NIC_BTE_BTE_TO_REQMON_INCS_12_MID_BTE_UNUSED_145_46_QW       	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_BTE_TO_REQMON_INCS_12_LO_BTE DEFINES
 */
#define AR_NIC_BTE_BTE_TO_REQMON_INCS_12_LO_BTE_UNUSED_145_46_MASK      	0xffffc00000000000ull
#define AR_NIC_BTE_BTE_TO_REQMON_INCS_12_LO_BTE_R_Q_BTE_REQMON_CNTR_INC_MASK	0x00003fffffffffffull
#define AR_NIC_BTE_BTE_TO_REQMON_INCS_12_LO_BTE_UNUSED_145_46_BP        	46
#define AR_NIC_BTE_BTE_TO_REQMON_INCS_12_LO_BTE_R_Q_BTE_REQMON_CNTR_INC_BP	0
#define AR_NIC_BTE_BTE_TO_REQMON_INCS_12_LO_BTE_UNUSED_145_46_QW        	0
#define AR_NIC_BTE_BTE_TO_REQMON_INCS_12_LO_BTE_R_Q_BTE_REQMON_CNTR_INC_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_CFG_CHAN_DESC DEFINES
 */
#define AR_NIC_BTE_CFG_CHAN_DESC_SSIDS_IN_USE_CLR_MASK                  	0x0000000000000001ull
#define AR_NIC_BTE_CFG_CHAN_DESC_FMA_ALLOW_NON_PRIV_MASK                	0x0000000000000001ull
#define AR_NIC_BTE_CFG_CHAN_DESC_TX_WR_IDX_MASK                         	0x00000000000007ffull
#define AR_NIC_BTE_CFG_CHAN_DESC_RD_TPH_MASK                            	0x0000700000000000ull
#define AR_NIC_BTE_CFG_CHAN_DESC_WR_TPH_MASK                            	0x0000070000000000ull
#define AR_NIC_BTE_CFG_CHAN_DESC_RD_TC_MASK                             	0x000000f000000000ull
#define AR_NIC_BTE_CFG_CHAN_DESC_WR_TC_MASK                             	0x0000000f00000000ull
#define AR_NIC_BTE_CFG_CHAN_DESC_PI_TAIL_TIMEOUT_VAL_MASK               	0x000000007ffff000ull
#define AR_NIC_BTE_CFG_CHAN_DESC_SSIDS_IN_USE_CLR_EN_MASK               	0x0000000000000800ull
#define AR_NIC_BTE_CFG_CHAN_DESC_TX_RD_IDX_MASK                         	0x00000000000007ffull
#define AR_NIC_BTE_CFG_CHAN_DESC_MAX_NUM_SSIDS_MASK                     	0xff80000000000000ull
#define AR_NIC_BTE_CFG_CHAN_DESC_FMA_ANP_HW_CLR_EN_MASK                 	0x0040000000000000ull
#define AR_NIC_BTE_CFG_CHAN_DESC_FMA_EN_MASK                            	0x0020000000000000ull
#define AR_NIC_BTE_CFG_CHAN_DESC_FMA_NO_BTE_SEND_MASK                   	0x0010000000000000ull
#define AR_NIC_BTE_CFG_CHAN_DESC_TX_IRQ_EN_MASK                         	0x0008000000000000ull
#define AR_NIC_BTE_CFG_CHAN_DESC_TX_EN_MASK                             	0x0004000000000000ull
#define AR_NIC_BTE_CFG_CHAN_DESC_TX_RST_MASK                            	0x0002000000000000ull
#define AR_NIC_BTE_CFG_CHAN_DESC_TX_DBG_MASK                            	0x0001000000000000ull
#define AR_NIC_BTE_CFG_CHAN_DESC_CPU_TX_BASE_ADDR_MASK                  	0x0000ffffffffffffull
#define AR_NIC_BTE_CFG_CHAN_DESC_FMA_MAX_XFER_LEN_MASK                  	0xffffffff00000000ull
#define AR_NIC_BTE_CFG_CHAN_DESC_TX_TIMEOUT_VAL_MASK                    	0x00000000ffffe000ull
#define AR_NIC_BTE_CFG_CHAN_DESC_IRQ_IDX_MASK                           	0x0000000000001f00ull
#define AR_NIC_BTE_CFG_CHAN_DESC_TX_IDV_MASK                            	0x00000000000000ffull
#define AR_NIC_BTE_CFG_CHAN_DESC_SSIDS_IN_USE_CLR_BP                    	0
#define AR_NIC_BTE_CFG_CHAN_DESC_FMA_ALLOW_NON_PRIV_BP                  	0
#define AR_NIC_BTE_CFG_CHAN_DESC_TX_WR_IDX_BP                           	0
#define AR_NIC_BTE_CFG_CHAN_DESC_RD_TPH_BP                              	44
#define AR_NIC_BTE_CFG_CHAN_DESC_WR_TPH_BP                              	40
#define AR_NIC_BTE_CFG_CHAN_DESC_RD_TC_BP                               	36
#define AR_NIC_BTE_CFG_CHAN_DESC_WR_TC_BP                               	32
#define AR_NIC_BTE_CFG_CHAN_DESC_PI_TAIL_TIMEOUT_VAL_BP                 	12
#define AR_NIC_BTE_CFG_CHAN_DESC_SSIDS_IN_USE_CLR_EN_BP                 	11
#define AR_NIC_BTE_CFG_CHAN_DESC_TX_RD_IDX_BP                           	0
#define AR_NIC_BTE_CFG_CHAN_DESC_MAX_NUM_SSIDS_BP                       	55
#define AR_NIC_BTE_CFG_CHAN_DESC_FMA_ANP_HW_CLR_EN_BP                   	54
#define AR_NIC_BTE_CFG_CHAN_DESC_FMA_EN_BP                              	53
#define AR_NIC_BTE_CFG_CHAN_DESC_FMA_NO_BTE_SEND_BP                     	52
#define AR_NIC_BTE_CFG_CHAN_DESC_TX_IRQ_EN_BP                           	51
#define AR_NIC_BTE_CFG_CHAN_DESC_TX_EN_BP                               	50
#define AR_NIC_BTE_CFG_CHAN_DESC_TX_RST_BP                              	49
#define AR_NIC_BTE_CFG_CHAN_DESC_TX_DBG_BP                              	48
#define AR_NIC_BTE_CFG_CHAN_DESC_CPU_TX_BASE_ADDR_BP                    	0
#define AR_NIC_BTE_CFG_CHAN_DESC_FMA_MAX_XFER_LEN_BP                    	32
#define AR_NIC_BTE_CFG_CHAN_DESC_TX_TIMEOUT_VAL_BP                      	13
#define AR_NIC_BTE_CFG_CHAN_DESC_IRQ_IDX_BP                             	8
#define AR_NIC_BTE_CFG_CHAN_DESC_TX_IDV_BP                              	0
#define AR_NIC_BTE_CFG_CHAN_DESC_SSIDS_IN_USE_CLR_QW                    	5
#define AR_NIC_BTE_CFG_CHAN_DESC_FMA_ALLOW_NON_PRIV_QW                  	4
#define AR_NIC_BTE_CFG_CHAN_DESC_TX_WR_IDX_QW                           	3
#define AR_NIC_BTE_CFG_CHAN_DESC_RD_TPH_QW                              	2
#define AR_NIC_BTE_CFG_CHAN_DESC_WR_TPH_QW                              	2
#define AR_NIC_BTE_CFG_CHAN_DESC_RD_TC_QW                               	2
#define AR_NIC_BTE_CFG_CHAN_DESC_WR_TC_QW                               	2
#define AR_NIC_BTE_CFG_CHAN_DESC_PI_TAIL_TIMEOUT_VAL_QW                 	2
#define AR_NIC_BTE_CFG_CHAN_DESC_SSIDS_IN_USE_CLR_EN_QW                 	2
#define AR_NIC_BTE_CFG_CHAN_DESC_TX_RD_IDX_QW                           	2
#define AR_NIC_BTE_CFG_CHAN_DESC_MAX_NUM_SSIDS_QW                       	1
#define AR_NIC_BTE_CFG_CHAN_DESC_FMA_ANP_HW_CLR_EN_QW                   	1
#define AR_NIC_BTE_CFG_CHAN_DESC_FMA_EN_QW                              	1
#define AR_NIC_BTE_CFG_CHAN_DESC_FMA_NO_BTE_SEND_QW                     	1
#define AR_NIC_BTE_CFG_CHAN_DESC_TX_IRQ_EN_QW                           	1
#define AR_NIC_BTE_CFG_CHAN_DESC_TX_EN_QW                               	1
#define AR_NIC_BTE_CFG_CHAN_DESC_TX_RST_QW                              	1
#define AR_NIC_BTE_CFG_CHAN_DESC_TX_DBG_QW                              	1
#define AR_NIC_BTE_CFG_CHAN_DESC_CPU_TX_BASE_ADDR_QW                    	1
#define AR_NIC_BTE_CFG_CHAN_DESC_FMA_MAX_XFER_LEN_QW                    	0
#define AR_NIC_BTE_CFG_CHAN_DESC_TX_TIMEOUT_VAL_QW                      	0
#define AR_NIC_BTE_CFG_CHAN_DESC_IRQ_IDX_QW                             	0
#define AR_NIC_BTE_CFG_CHAN_DESC_TX_IDV_QW                              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_CFG_DESC_BASE_IDX DEFINES
 */
#define AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN3_BASE_MASK                     	0x07ff000000000000ull
#define AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN2_BASE_MASK                     	0x000007ff00000000ull
#define AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN1_BASE_MASK                     	0x0000000007ff0000ull
#define AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN0_BASE_MASK                     	0x00000000000007ffull
#define AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN3_BASE_BP                       	48
#define AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN2_BASE_BP                       	32
#define AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN1_BASE_BP                       	16
#define AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN0_BASE_BP                       	0
#define AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN3_BASE_QW                       	0
#define AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN2_BASE_QW                       	0
#define AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN1_BASE_QW                       	0
#define AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN0_BASE_QW                       	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_CFG_DESC_CNT DEFINES
 */
#define AR_NIC_BTE_CFG_DESC_CNT_CHN3_CNT_MASK                           	0x0fff000000000000ull
#define AR_NIC_BTE_CFG_DESC_CNT_CHN2_CNT_MASK                           	0x00000fff00000000ull
#define AR_NIC_BTE_CFG_DESC_CNT_CHN1_CNT_MASK                           	0x000000000fff0000ull
#define AR_NIC_BTE_CFG_DESC_CNT_CHN0_CNT_MASK                           	0x0000000000000fffull
#define AR_NIC_BTE_CFG_DESC_CNT_CHN3_CNT_BP                             	48
#define AR_NIC_BTE_CFG_DESC_CNT_CHN2_CNT_BP                             	32
#define AR_NIC_BTE_CFG_DESC_CNT_CHN1_CNT_BP                             	16
#define AR_NIC_BTE_CFG_DESC_CNT_CHN0_CNT_BP                             	0
#define AR_NIC_BTE_CFG_DESC_CNT_CHN3_CNT_QW                             	0
#define AR_NIC_BTE_CFG_DESC_CNT_CHN2_CNT_QW                             	0
#define AR_NIC_BTE_CFG_DESC_CNT_CHN1_CNT_QW                             	0
#define AR_NIC_BTE_CFG_DESC_CNT_CHN0_CNT_QW                             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_CFG_TMR_CTRL DEFINES
 */
#define AR_NIC_BTE_CFG_TMR_CTRL_MILLISECOND_MASK                        	0x000fffff00000000ull
#define AR_NIC_BTE_CFG_TMR_CTRL_IDV_MASK                                	0x0000000000000fffull
#define AR_NIC_BTE_CFG_TMR_CTRL_MILLISECOND_BP                          	32
#define AR_NIC_BTE_CFG_TMR_CTRL_IDV_BP                                  	0
#define AR_NIC_BTE_CFG_TMR_CTRL_MILLISECOND_QW                          	0
#define AR_NIC_BTE_CFG_TMR_CTRL_IDV_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_CFG_TARB DEFINES
 */
#define AR_NIC_BTE_CFG_TARB_FLT_CRDTS_MASK                              	0x0000001f00000000ull
#define AR_NIC_BTE_CFG_TARB_PKT_CRDTS_MASK                              	0x00000000000007ffull
#define AR_NIC_BTE_CFG_TARB_FLT_CRDTS_BP                                	32
#define AR_NIC_BTE_CFG_TARB_PKT_CRDTS_BP                                	0
#define AR_NIC_BTE_CFG_TARB_FLT_CRDTS_QW                                	0
#define AR_NIC_BTE_CFG_TARB_PKT_CRDTS_QW                                	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_CFG_TARB_CHN DEFINES
 */
#define AR_NIC_BTE_CFG_TARB_CHN_CHN3_FLT_CRDTS_MASK                     	0xf800000000000000ull
#define AR_NIC_BTE_CFG_TARB_CHN_CHN3_PKT_CRDTS_MASK                     	0x07ff000000000000ull
#define AR_NIC_BTE_CFG_TARB_CHN_CHN2_FLT_CRDTS_MASK                     	0x0000f80000000000ull
#define AR_NIC_BTE_CFG_TARB_CHN_CHN2_PKT_CRDTS_MASK                     	0x000007ff00000000ull
#define AR_NIC_BTE_CFG_TARB_CHN_CHN1_FLT_CRDTS_MASK                     	0x00000000f8000000ull
#define AR_NIC_BTE_CFG_TARB_CHN_CHN1_PKT_CRDTS_MASK                     	0x0000000007ff0000ull
#define AR_NIC_BTE_CFG_TARB_CHN_CHN0_FLT_CRDTS_MASK                     	0x000000000000f800ull
#define AR_NIC_BTE_CFG_TARB_CHN_CHN0_PKT_CRDTS_MASK                     	0x00000000000007ffull
#define AR_NIC_BTE_CFG_TARB_CHN_CHN3_FLT_CRDTS_BP                       	59
#define AR_NIC_BTE_CFG_TARB_CHN_CHN3_PKT_CRDTS_BP                       	48
#define AR_NIC_BTE_CFG_TARB_CHN_CHN2_FLT_CRDTS_BP                       	43
#define AR_NIC_BTE_CFG_TARB_CHN_CHN2_PKT_CRDTS_BP                       	32
#define AR_NIC_BTE_CFG_TARB_CHN_CHN1_FLT_CRDTS_BP                       	27
#define AR_NIC_BTE_CFG_TARB_CHN_CHN1_PKT_CRDTS_BP                       	16
#define AR_NIC_BTE_CFG_TARB_CHN_CHN0_FLT_CRDTS_BP                       	11
#define AR_NIC_BTE_CFG_TARB_CHN_CHN0_PKT_CRDTS_BP                       	0
#define AR_NIC_BTE_CFG_TARB_CHN_CHN3_FLT_CRDTS_QW                       	0
#define AR_NIC_BTE_CFG_TARB_CHN_CHN3_PKT_CRDTS_QW                       	0
#define AR_NIC_BTE_CFG_TARB_CHN_CHN2_FLT_CRDTS_QW                       	0
#define AR_NIC_BTE_CFG_TARB_CHN_CHN2_PKT_CRDTS_QW                       	0
#define AR_NIC_BTE_CFG_TARB_CHN_CHN1_FLT_CRDTS_QW                       	0
#define AR_NIC_BTE_CFG_TARB_CHN_CHN1_PKT_CRDTS_QW                       	0
#define AR_NIC_BTE_CFG_TARB_CHN_CHN0_FLT_CRDTS_QW                       	0
#define AR_NIC_BTE_CFG_TARB_CHN_CHN0_PKT_CRDTS_QW                       	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_CFG_PARB_WR DEFINES
 */
#define AR_NIC_BTE_CFG_PARB_WR_FLT_CRDTS_MASK                           	0x0000001f00000000ull
#define AR_NIC_BTE_CFG_PARB_WR_FLT_CRDTS_BP                             	32
#define AR_NIC_BTE_CFG_PARB_WR_FLT_CRDTS_QW                             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_CFG_PARB_WR_CHN DEFINES
 */
#define AR_NIC_BTE_CFG_PARB_WR_CHN_CHN3_FLT_CRDTS_MASK                  	0xf800000000000000ull
#define AR_NIC_BTE_CFG_PARB_WR_CHN_CHN2_FLT_CRDTS_MASK                  	0x0000f80000000000ull
#define AR_NIC_BTE_CFG_PARB_WR_CHN_CHN1_FLT_CRDTS_MASK                  	0x00000000f8000000ull
#define AR_NIC_BTE_CFG_PARB_WR_CHN_CHN0_FLT_CRDTS_MASK                  	0x000000000000f800ull
#define AR_NIC_BTE_CFG_PARB_WR_CHN_CHN3_FLT_CRDTS_BP                    	59
#define AR_NIC_BTE_CFG_PARB_WR_CHN_CHN2_FLT_CRDTS_BP                    	43
#define AR_NIC_BTE_CFG_PARB_WR_CHN_CHN1_FLT_CRDTS_BP                    	27
#define AR_NIC_BTE_CFG_PARB_WR_CHN_CHN0_FLT_CRDTS_BP                    	11
#define AR_NIC_BTE_CFG_PARB_WR_CHN_CHN3_FLT_CRDTS_QW                    	0
#define AR_NIC_BTE_CFG_PARB_WR_CHN_CHN2_FLT_CRDTS_QW                    	0
#define AR_NIC_BTE_CFG_PARB_WR_CHN_CHN1_FLT_CRDTS_QW                    	0
#define AR_NIC_BTE_CFG_PARB_WR_CHN_CHN0_FLT_CRDTS_QW                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_CFG_PARB_RD DEFINES
 */
#define AR_NIC_BTE_CFG_PARB_RD_FLT_CRDTS_MASK                           	0x0000001f00000000ull
#define AR_NIC_BTE_CFG_PARB_RD_PKT_CRDTS_MASK                           	0x00000000000000ffull
#define AR_NIC_BTE_CFG_PARB_RD_FLT_CRDTS_BP                             	32
#define AR_NIC_BTE_CFG_PARB_RD_PKT_CRDTS_BP                             	0
#define AR_NIC_BTE_CFG_PARB_RD_FLT_CRDTS_QW                             	0
#define AR_NIC_BTE_CFG_PARB_RD_PKT_CRDTS_QW                             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_CFG_RD_OP_CTRL DEFINES
 */
#define AR_NIC_BTE_CFG_RD_OP_CTRL_CHN_FLT_CRDTS_MASK                    	0x1f00000000000000ull
#define AR_NIC_BTE_CFG_RD_OP_CTRL_RD_DLY_MASK                           	0x00ff000000000000ull
#define AR_NIC_BTE_CFG_RD_OP_CTRL_RD_QUIESCE_CNT_MASK                   	0x0000ff0000000000ull
#define AR_NIC_BTE_CFG_RD_OP_CTRL_MAX_RD_REQ_MASK                       	0x000000ff00000000ull
#define AR_NIC_BTE_CFG_RD_OP_CTRL_GET_DLY_MASK                          	0x000000003fc00000ull
#define AR_NIC_BTE_CFG_RD_OP_CTRL_GET_QUIESCE_CNT_MASK                  	0x00000000003ff800ull
#define AR_NIC_BTE_CFG_RD_OP_CTRL_MAX_GET_REQ_MASK                      	0x00000000000007ffull
#define AR_NIC_BTE_CFG_RD_OP_CTRL_CHN_FLT_CRDTS_BP                      	56
#define AR_NIC_BTE_CFG_RD_OP_CTRL_RD_DLY_BP                             	48
#define AR_NIC_BTE_CFG_RD_OP_CTRL_RD_QUIESCE_CNT_BP                     	40
#define AR_NIC_BTE_CFG_RD_OP_CTRL_MAX_RD_REQ_BP                         	32
#define AR_NIC_BTE_CFG_RD_OP_CTRL_GET_DLY_BP                            	22
#define AR_NIC_BTE_CFG_RD_OP_CTRL_GET_QUIESCE_CNT_BP                    	11
#define AR_NIC_BTE_CFG_RD_OP_CTRL_MAX_GET_REQ_BP                        	0
#define AR_NIC_BTE_CFG_RD_OP_CTRL_CHN_FLT_CRDTS_QW                      	0
#define AR_NIC_BTE_CFG_RD_OP_CTRL_RD_DLY_QW                             	0
#define AR_NIC_BTE_CFG_RD_OP_CTRL_RD_QUIESCE_CNT_QW                     	0
#define AR_NIC_BTE_CFG_RD_OP_CTRL_MAX_RD_REQ_QW                         	0
#define AR_NIC_BTE_CFG_RD_OP_CTRL_GET_DLY_QW                            	0
#define AR_NIC_BTE_CFG_RD_OP_CTRL_GET_QUIESCE_CNT_QW                    	0
#define AR_NIC_BTE_CFG_RD_OP_CTRL_MAX_GET_REQ_QW                        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_CFG_CARB DEFINES
 */
#define AR_NIC_BTE_CFG_CARB_CQ_CRDTS_MASK                               	0x000000000000001full
#define AR_NIC_BTE_CFG_CARB_CQ_CRDTS_BP                                 	0
#define AR_NIC_BTE_CFG_CARB_CQ_CRDTS_QW                                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_PRF_BYTES DEFINES
 */
#define AR_NIC_BTE_PRF_BYTES_BYTES_CNT_MASK                             	0xffffffffffffffffull
#define AR_NIC_BTE_PRF_BYTES_BYTES_CNT_BP                               	0
#define AR_NIC_BTE_PRF_BYTES_BYTES_CNT_QW                               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_ERR_FLG DEFINES
 */
#define AR_NIC_BTE_ERR_FLG_CHN3_DEBUG_MASK                              	0x0000400000000000ull
#define AR_NIC_BTE_ERR_FLG_CHN2_DEBUG_MASK                              	0x0000200000000000ull
#define AR_NIC_BTE_ERR_FLG_CHN1_DEBUG_MASK                              	0x0000100000000000ull
#define AR_NIC_BTE_ERR_FLG_CHN0_DEBUG_MASK                              	0x0000080000000000ull
#define AR_NIC_BTE_ERR_FLG_FMA_CQE_PERR_MASK                            	0x0000040000000000ull
#define AR_NIC_BTE_ERR_FLG_CHN3_NAT_ERR_MASK                            	0x0000020000000000ull
#define AR_NIC_BTE_ERR_FLG_CHN2_NAT_ERR_MASK                            	0x0000010000000000ull
#define AR_NIC_BTE_ERR_FLG_CHN1_NAT_ERR_MASK                            	0x0000008000000000ull
#define AR_NIC_BTE_ERR_FLG_CHN0_NAT_ERR_MASK                            	0x0000004000000000ull
#define AR_NIC_BTE_ERR_FLG_CHN3_ALGN_BUF1_PERR_MASK                     	0x0000002000000000ull
#define AR_NIC_BTE_ERR_FLG_CHN3_ALGN_BUF0_PERR_MASK                     	0x0000001000000000ull
#define AR_NIC_BTE_ERR_FLG_CHN2_ALGN_BUF1_PERR_MASK                     	0x0000000800000000ull
#define AR_NIC_BTE_ERR_FLG_CHN2_ALGN_BUF0_PERR_MASK                     	0x0000000400000000ull
#define AR_NIC_BTE_ERR_FLG_CHN1_ALGN_BUF1_PERR_MASK                     	0x0000000200000000ull
#define AR_NIC_BTE_ERR_FLG_CHN1_ALGN_BUF0_PERR_MASK                     	0x0000000100000000ull
#define AR_NIC_BTE_ERR_FLG_CHN0_ALGN_BUF1_PERR_MASK                     	0x0000000080000000ull
#define AR_NIC_BTE_ERR_FLG_CHN0_ALGN_BUF0_PERR_MASK                     	0x0000000040000000ull
#define AR_NIC_BTE_ERR_FLG_CHN3_SSID_DROPPED_COMPLETE_MASK              	0x0000000020000000ull
#define AR_NIC_BTE_ERR_FLG_CHN2_SSID_DROPPED_COMPLETE_MASK              	0x0000000010000000ull
#define AR_NIC_BTE_ERR_FLG_CHN1_SSID_DROPPED_COMPLETE_MASK              	0x0000000008000000ull
#define AR_NIC_BTE_ERR_FLG_CHN0_SSID_DROPPED_COMPLETE_MASK              	0x0000000004000000ull
#define AR_NIC_BTE_ERR_FLG_CHN3_BTE_DROPPED_COMPLETE_MASK               	0x0000000002000000ull
#define AR_NIC_BTE_ERR_FLG_CHN2_BTE_DROPPED_COMPLETE_MASK               	0x0000000001000000ull
#define AR_NIC_BTE_ERR_FLG_CHN1_BTE_DROPPED_COMPLETE_MASK               	0x0000000000800000ull
#define AR_NIC_BTE_ERR_FLG_CHN0_BTE_DROPPED_COMPLETE_MASK               	0x0000000000400000ull
#define AR_NIC_BTE_ERR_FLG_CHN3_DESC_DBL_TIMEOUT_MASK                   	0x0000000000200000ull
#define AR_NIC_BTE_ERR_FLG_CHN2_DESC_DBL_TIMEOUT_MASK                   	0x0000000000100000ull
#define AR_NIC_BTE_ERR_FLG_CHN1_DESC_DBL_TIMEOUT_MASK                   	0x0000000000080000ull
#define AR_NIC_BTE_ERR_FLG_CHN0_DESC_DBL_TIMEOUT_MASK                   	0x0000000000040000ull
#define AR_NIC_BTE_ERR_FLG_CHN3_DESC_TIMEOUT_MASK                       	0x0000000000020000ull
#define AR_NIC_BTE_ERR_FLG_CHN2_DESC_TIMEOUT_MASK                       	0x0000000000010000ull
#define AR_NIC_BTE_ERR_FLG_CHN1_DESC_TIMEOUT_MASK                       	0x0000000000008000ull
#define AR_NIC_BTE_ERR_FLG_CHN0_DESC_TIMEOUT_MASK                       	0x0000000000004000ull
#define AR_NIC_BTE_ERR_FLG_CHN3_TX_DESC_INV_OP_MASK                     	0x0000000000002000ull
#define AR_NIC_BTE_ERR_FLG_CHN2_TX_DESC_INV_OP_MASK                     	0x0000000000001000ull
#define AR_NIC_BTE_ERR_FLG_CHN1_TX_DESC_INV_OP_MASK                     	0x0000000000000800ull
#define AR_NIC_BTE_ERR_FLG_CHN0_TX_DESC_INV_OP_MASK                     	0x0000000000000400ull
#define AR_NIC_BTE_ERR_FLG_CHN3_TX_DESC_UNALGN_GET_MASK                 	0x0000000000000200ull
#define AR_NIC_BTE_ERR_FLG_CHN2_TX_DESC_UNALGN_GET_MASK                 	0x0000000000000100ull
#define AR_NIC_BTE_ERR_FLG_CHN1_TX_DESC_UNALGN_GET_MASK                 	0x0000000000000080ull
#define AR_NIC_BTE_ERR_FLG_CHN0_TX_DESC_UNALGN_GET_MASK                 	0x0000000000000040ull
#define AR_NIC_BTE_ERR_FLG_RD_RSP_PKT_ERR_MASK                          	0x0000000000000020ull
#define AR_NIC_BTE_ERR_FLG_RD_RSP_MBE_MASK                              	0x0000000000000010ull
#define AR_NIC_BTE_ERR_FLG_RD_RSP_SBE_MASK                              	0x0000000000000008ull
#define AR_NIC_BTE_ERR_FLG_TX_DESC_TBL_MBE_MASK                         	0x0000000000000004ull
#define AR_NIC_BTE_ERR_FLG_TX_DESC_TBL_SBE_MASK                         	0x0000000000000002ull
#define AR_NIC_BTE_ERR_FLG_DIAG_ONLY_MASK                               	0x0000000000000001ull
#define AR_NIC_BTE_ERR_FLG_CHN3_DEBUG_BP                                	46
#define AR_NIC_BTE_ERR_FLG_CHN2_DEBUG_BP                                	45
#define AR_NIC_BTE_ERR_FLG_CHN1_DEBUG_BP                                	44
#define AR_NIC_BTE_ERR_FLG_CHN0_DEBUG_BP                                	43
#define AR_NIC_BTE_ERR_FLG_FMA_CQE_PERR_BP                              	42
#define AR_NIC_BTE_ERR_FLG_CHN3_NAT_ERR_BP                              	41
#define AR_NIC_BTE_ERR_FLG_CHN2_NAT_ERR_BP                              	40
#define AR_NIC_BTE_ERR_FLG_CHN1_NAT_ERR_BP                              	39
#define AR_NIC_BTE_ERR_FLG_CHN0_NAT_ERR_BP                              	38
#define AR_NIC_BTE_ERR_FLG_CHN3_ALGN_BUF1_PERR_BP                       	37
#define AR_NIC_BTE_ERR_FLG_CHN3_ALGN_BUF0_PERR_BP                       	36
#define AR_NIC_BTE_ERR_FLG_CHN2_ALGN_BUF1_PERR_BP                       	35
#define AR_NIC_BTE_ERR_FLG_CHN2_ALGN_BUF0_PERR_BP                       	34
#define AR_NIC_BTE_ERR_FLG_CHN1_ALGN_BUF1_PERR_BP                       	33
#define AR_NIC_BTE_ERR_FLG_CHN1_ALGN_BUF0_PERR_BP                       	32
#define AR_NIC_BTE_ERR_FLG_CHN0_ALGN_BUF1_PERR_BP                       	31
#define AR_NIC_BTE_ERR_FLG_CHN0_ALGN_BUF0_PERR_BP                       	30
#define AR_NIC_BTE_ERR_FLG_CHN3_SSID_DROPPED_COMPLETE_BP                	29
#define AR_NIC_BTE_ERR_FLG_CHN2_SSID_DROPPED_COMPLETE_BP                	28
#define AR_NIC_BTE_ERR_FLG_CHN1_SSID_DROPPED_COMPLETE_BP                	27
#define AR_NIC_BTE_ERR_FLG_CHN0_SSID_DROPPED_COMPLETE_BP                	26
#define AR_NIC_BTE_ERR_FLG_CHN3_BTE_DROPPED_COMPLETE_BP                 	25
#define AR_NIC_BTE_ERR_FLG_CHN2_BTE_DROPPED_COMPLETE_BP                 	24
#define AR_NIC_BTE_ERR_FLG_CHN1_BTE_DROPPED_COMPLETE_BP                 	23
#define AR_NIC_BTE_ERR_FLG_CHN0_BTE_DROPPED_COMPLETE_BP                 	22
#define AR_NIC_BTE_ERR_FLG_CHN3_DESC_DBL_TIMEOUT_BP                     	21
#define AR_NIC_BTE_ERR_FLG_CHN2_DESC_DBL_TIMEOUT_BP                     	20
#define AR_NIC_BTE_ERR_FLG_CHN1_DESC_DBL_TIMEOUT_BP                     	19
#define AR_NIC_BTE_ERR_FLG_CHN0_DESC_DBL_TIMEOUT_BP                     	18
#define AR_NIC_BTE_ERR_FLG_CHN3_DESC_TIMEOUT_BP                         	17
#define AR_NIC_BTE_ERR_FLG_CHN2_DESC_TIMEOUT_BP                         	16
#define AR_NIC_BTE_ERR_FLG_CHN1_DESC_TIMEOUT_BP                         	15
#define AR_NIC_BTE_ERR_FLG_CHN0_DESC_TIMEOUT_BP                         	14
#define AR_NIC_BTE_ERR_FLG_CHN3_TX_DESC_INV_OP_BP                       	13
#define AR_NIC_BTE_ERR_FLG_CHN2_TX_DESC_INV_OP_BP                       	12
#define AR_NIC_BTE_ERR_FLG_CHN1_TX_DESC_INV_OP_BP                       	11
#define AR_NIC_BTE_ERR_FLG_CHN0_TX_DESC_INV_OP_BP                       	10
#define AR_NIC_BTE_ERR_FLG_CHN3_TX_DESC_UNALGN_GET_BP                   	9
#define AR_NIC_BTE_ERR_FLG_CHN2_TX_DESC_UNALGN_GET_BP                   	8
#define AR_NIC_BTE_ERR_FLG_CHN1_TX_DESC_UNALGN_GET_BP                   	7
#define AR_NIC_BTE_ERR_FLG_CHN0_TX_DESC_UNALGN_GET_BP                   	6
#define AR_NIC_BTE_ERR_FLG_RD_RSP_PKT_ERR_BP                            	5
#define AR_NIC_BTE_ERR_FLG_RD_RSP_MBE_BP                                	4
#define AR_NIC_BTE_ERR_FLG_RD_RSP_SBE_BP                                	3
#define AR_NIC_BTE_ERR_FLG_TX_DESC_TBL_MBE_BP                           	2
#define AR_NIC_BTE_ERR_FLG_TX_DESC_TBL_SBE_BP                           	1
#define AR_NIC_BTE_ERR_FLG_DIAG_ONLY_BP                                 	0
#define AR_NIC_BTE_ERR_FLG_CHN3_DEBUG_QW                                	0
#define AR_NIC_BTE_ERR_FLG_CHN2_DEBUG_QW                                	0
#define AR_NIC_BTE_ERR_FLG_CHN1_DEBUG_QW                                	0
#define AR_NIC_BTE_ERR_FLG_CHN0_DEBUG_QW                                	0
#define AR_NIC_BTE_ERR_FLG_FMA_CQE_PERR_QW                              	0
#define AR_NIC_BTE_ERR_FLG_CHN3_NAT_ERR_QW                              	0
#define AR_NIC_BTE_ERR_FLG_CHN2_NAT_ERR_QW                              	0
#define AR_NIC_BTE_ERR_FLG_CHN1_NAT_ERR_QW                              	0
#define AR_NIC_BTE_ERR_FLG_CHN0_NAT_ERR_QW                              	0
#define AR_NIC_BTE_ERR_FLG_CHN3_ALGN_BUF1_PERR_QW                       	0
#define AR_NIC_BTE_ERR_FLG_CHN3_ALGN_BUF0_PERR_QW                       	0
#define AR_NIC_BTE_ERR_FLG_CHN2_ALGN_BUF1_PERR_QW                       	0
#define AR_NIC_BTE_ERR_FLG_CHN2_ALGN_BUF0_PERR_QW                       	0
#define AR_NIC_BTE_ERR_FLG_CHN1_ALGN_BUF1_PERR_QW                       	0
#define AR_NIC_BTE_ERR_FLG_CHN1_ALGN_BUF0_PERR_QW                       	0
#define AR_NIC_BTE_ERR_FLG_CHN0_ALGN_BUF1_PERR_QW                       	0
#define AR_NIC_BTE_ERR_FLG_CHN0_ALGN_BUF0_PERR_QW                       	0
#define AR_NIC_BTE_ERR_FLG_CHN3_SSID_DROPPED_COMPLETE_QW                	0
#define AR_NIC_BTE_ERR_FLG_CHN2_SSID_DROPPED_COMPLETE_QW                	0
#define AR_NIC_BTE_ERR_FLG_CHN1_SSID_DROPPED_COMPLETE_QW                	0
#define AR_NIC_BTE_ERR_FLG_CHN0_SSID_DROPPED_COMPLETE_QW                	0
#define AR_NIC_BTE_ERR_FLG_CHN3_BTE_DROPPED_COMPLETE_QW                 	0
#define AR_NIC_BTE_ERR_FLG_CHN2_BTE_DROPPED_COMPLETE_QW                 	0
#define AR_NIC_BTE_ERR_FLG_CHN1_BTE_DROPPED_COMPLETE_QW                 	0
#define AR_NIC_BTE_ERR_FLG_CHN0_BTE_DROPPED_COMPLETE_QW                 	0
#define AR_NIC_BTE_ERR_FLG_CHN3_DESC_DBL_TIMEOUT_QW                     	0
#define AR_NIC_BTE_ERR_FLG_CHN2_DESC_DBL_TIMEOUT_QW                     	0
#define AR_NIC_BTE_ERR_FLG_CHN1_DESC_DBL_TIMEOUT_QW                     	0
#define AR_NIC_BTE_ERR_FLG_CHN0_DESC_DBL_TIMEOUT_QW                     	0
#define AR_NIC_BTE_ERR_FLG_CHN3_DESC_TIMEOUT_QW                         	0
#define AR_NIC_BTE_ERR_FLG_CHN2_DESC_TIMEOUT_QW                         	0
#define AR_NIC_BTE_ERR_FLG_CHN1_DESC_TIMEOUT_QW                         	0
#define AR_NIC_BTE_ERR_FLG_CHN0_DESC_TIMEOUT_QW                         	0
#define AR_NIC_BTE_ERR_FLG_CHN3_TX_DESC_INV_OP_QW                       	0
#define AR_NIC_BTE_ERR_FLG_CHN2_TX_DESC_INV_OP_QW                       	0
#define AR_NIC_BTE_ERR_FLG_CHN1_TX_DESC_INV_OP_QW                       	0
#define AR_NIC_BTE_ERR_FLG_CHN0_TX_DESC_INV_OP_QW                       	0
#define AR_NIC_BTE_ERR_FLG_CHN3_TX_DESC_UNALGN_GET_QW                   	0
#define AR_NIC_BTE_ERR_FLG_CHN2_TX_DESC_UNALGN_GET_QW                   	0
#define AR_NIC_BTE_ERR_FLG_CHN1_TX_DESC_UNALGN_GET_QW                   	0
#define AR_NIC_BTE_ERR_FLG_CHN0_TX_DESC_UNALGN_GET_QW                   	0
#define AR_NIC_BTE_ERR_FLG_RD_RSP_PKT_ERR_QW                            	0
#define AR_NIC_BTE_ERR_FLG_RD_RSP_MBE_QW                                	0
#define AR_NIC_BTE_ERR_FLG_RD_RSP_SBE_QW                                	0
#define AR_NIC_BTE_ERR_FLG_TX_DESC_TBL_MBE_QW                           	0
#define AR_NIC_BTE_ERR_FLG_TX_DESC_TBL_SBE_QW                           	0
#define AR_NIC_BTE_ERR_FLG_DIAG_ONLY_QW                                 	0
#ifdef EXCEPTIONS_DEFS
#define AR_NIC_BTE_ERR_FLG_CHN3_DEBUG_EC                                	A_EC_INFO
#define AR_NIC_BTE_ERR_FLG_CHN2_DEBUG_EC                                	A_EC_INFO
#define AR_NIC_BTE_ERR_FLG_CHN1_DEBUG_EC                                	A_EC_INFO
#define AR_NIC_BTE_ERR_FLG_CHN0_DEBUG_EC                                	A_EC_INFO
#define AR_NIC_BTE_ERR_FLG_FMA_CQE_PERR_EC                              	A_EC_UXACT
#define AR_NIC_BTE_ERR_FLG_CHN3_NAT_ERR_EC                              	A_EC_XLAT
#define AR_NIC_BTE_ERR_FLG_CHN2_NAT_ERR_EC                              	A_EC_XLAT
#define AR_NIC_BTE_ERR_FLG_CHN1_NAT_ERR_EC                              	A_EC_XLAT
#define AR_NIC_BTE_ERR_FLG_CHN0_NAT_ERR_EC                              	A_EC_XLAT
#define AR_NIC_BTE_ERR_FLG_CHN3_ALGN_BUF1_PERR_EC                       	A_EC_XIENT
#define AR_NIC_BTE_ERR_FLG_CHN3_ALGN_BUF0_PERR_EC                       	A_EC_XIENT
#define AR_NIC_BTE_ERR_FLG_CHN2_ALGN_BUF1_PERR_EC                       	A_EC_XIENT
#define AR_NIC_BTE_ERR_FLG_CHN2_ALGN_BUF0_PERR_EC                       	A_EC_XIENT
#define AR_NIC_BTE_ERR_FLG_CHN1_ALGN_BUF1_PERR_EC                       	A_EC_XIENT
#define AR_NIC_BTE_ERR_FLG_CHN1_ALGN_BUF0_PERR_EC                       	A_EC_XIENT
#define AR_NIC_BTE_ERR_FLG_CHN0_ALGN_BUF1_PERR_EC                       	A_EC_XIENT
#define AR_NIC_BTE_ERR_FLG_CHN0_ALGN_BUF0_PERR_EC                       	A_EC_XIENT
#define AR_NIC_BTE_ERR_FLG_CHN3_SSID_DROPPED_COMPLETE_EC                	A_EC_UXACT
#define AR_NIC_BTE_ERR_FLG_CHN2_SSID_DROPPED_COMPLETE_EC                	A_EC_UXACT
#define AR_NIC_BTE_ERR_FLG_CHN1_SSID_DROPPED_COMPLETE_EC                	A_EC_UXACT
#define AR_NIC_BTE_ERR_FLG_CHN0_SSID_DROPPED_COMPLETE_EC                	A_EC_UXACT
#define AR_NIC_BTE_ERR_FLG_CHN3_BTE_DROPPED_COMPLETE_EC                 	A_EC_UXACT
#define AR_NIC_BTE_ERR_FLG_CHN2_BTE_DROPPED_COMPLETE_EC                 	A_EC_UXACT
#define AR_NIC_BTE_ERR_FLG_CHN1_BTE_DROPPED_COMPLETE_EC                 	A_EC_UXACT
#define AR_NIC_BTE_ERR_FLG_CHN0_BTE_DROPPED_COMPLETE_EC                 	A_EC_UXACT
#define AR_NIC_BTE_ERR_FLG_CHN3_DESC_DBL_TIMEOUT_EC                     	A_EC_UXACT
#define AR_NIC_BTE_ERR_FLG_CHN2_DESC_DBL_TIMEOUT_EC                     	A_EC_UXACT
#define AR_NIC_BTE_ERR_FLG_CHN1_DESC_DBL_TIMEOUT_EC                     	A_EC_UXACT
#define AR_NIC_BTE_ERR_FLG_CHN0_DESC_DBL_TIMEOUT_EC                     	A_EC_UXACT
#define AR_NIC_BTE_ERR_FLG_CHN3_DESC_TIMEOUT_EC                         	A_EC_UXACT
#define AR_NIC_BTE_ERR_FLG_CHN2_DESC_TIMEOUT_EC                         	A_EC_UXACT
#define AR_NIC_BTE_ERR_FLG_CHN1_DESC_TIMEOUT_EC                         	A_EC_UXACT
#define AR_NIC_BTE_ERR_FLG_CHN0_DESC_TIMEOUT_EC                         	A_EC_UXACT
#define AR_NIC_BTE_ERR_FLG_CHN3_TX_DESC_INV_OP_EC                       	A_EC_XACT
#define AR_NIC_BTE_ERR_FLG_CHN2_TX_DESC_INV_OP_EC                       	A_EC_XACT
#define AR_NIC_BTE_ERR_FLG_CHN1_TX_DESC_INV_OP_EC                       	A_EC_XACT
#define AR_NIC_BTE_ERR_FLG_CHN0_TX_DESC_INV_OP_EC                       	A_EC_XACT
#define AR_NIC_BTE_ERR_FLG_CHN3_TX_DESC_UNALGN_GET_EC                   	A_EC_XACT
#define AR_NIC_BTE_ERR_FLG_CHN2_TX_DESC_UNALGN_GET_EC                   	A_EC_XACT
#define AR_NIC_BTE_ERR_FLG_CHN1_TX_DESC_UNALGN_GET_EC                   	A_EC_XACT
#define AR_NIC_BTE_ERR_FLG_CHN0_TX_DESC_UNALGN_GET_EC                   	A_EC_XACT
#define AR_NIC_BTE_ERR_FLG_RD_RSP_PKT_ERR_EC                            	A_EC_UXACT
#define AR_NIC_BTE_ERR_FLG_RD_RSP_MBE_EC                                	A_EC_XIENT
#define AR_NIC_BTE_ERR_FLG_RD_RSP_SBE_EC                                	A_EC_CORR
#define AR_NIC_BTE_ERR_FLG_TX_DESC_TBL_MBE_EC                           	A_EC_UXACT
#define AR_NIC_BTE_ERR_FLG_TX_DESC_TBL_SBE_EC                           	A_EC_CORR
#define AR_NIC_BTE_ERR_FLG_DIAG_ONLY_EC                                 	A_EC_DIAG
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_ERR_CLR DEFINES
 */
#define AR_NIC_BTE_ERR_CLR_CHN3_DEBUG_MASK                              	0x0000400000000000ull
#define AR_NIC_BTE_ERR_CLR_CHN2_DEBUG_MASK                              	0x0000200000000000ull
#define AR_NIC_BTE_ERR_CLR_CHN1_DEBUG_MASK                              	0x0000100000000000ull
#define AR_NIC_BTE_ERR_CLR_CHN0_DEBUG_MASK                              	0x0000080000000000ull
#define AR_NIC_BTE_ERR_CLR_FMA_CQE_PERR_MASK                            	0x0000040000000000ull
#define AR_NIC_BTE_ERR_CLR_CHN3_NAT_ERR_MASK                            	0x0000020000000000ull
#define AR_NIC_BTE_ERR_CLR_CHN2_NAT_ERR_MASK                            	0x0000010000000000ull
#define AR_NIC_BTE_ERR_CLR_CHN1_NAT_ERR_MASK                            	0x0000008000000000ull
#define AR_NIC_BTE_ERR_CLR_CHN0_NAT_ERR_MASK                            	0x0000004000000000ull
#define AR_NIC_BTE_ERR_CLR_CHN3_ALGN_BUF1_PERR_MASK                     	0x0000002000000000ull
#define AR_NIC_BTE_ERR_CLR_CHN3_ALGN_BUF0_PERR_MASK                     	0x0000001000000000ull
#define AR_NIC_BTE_ERR_CLR_CHN2_ALGN_BUF1_PERR_MASK                     	0x0000000800000000ull
#define AR_NIC_BTE_ERR_CLR_CHN2_ALGN_BUF0_PERR_MASK                     	0x0000000400000000ull
#define AR_NIC_BTE_ERR_CLR_CHN1_ALGN_BUF1_PERR_MASK                     	0x0000000200000000ull
#define AR_NIC_BTE_ERR_CLR_CHN1_ALGN_BUF0_PERR_MASK                     	0x0000000100000000ull
#define AR_NIC_BTE_ERR_CLR_CHN0_ALGN_BUF1_PERR_MASK                     	0x0000000080000000ull
#define AR_NIC_BTE_ERR_CLR_CHN0_ALGN_BUF0_PERR_MASK                     	0x0000000040000000ull
#define AR_NIC_BTE_ERR_CLR_CHN3_SSID_DROPPED_COMPLETE_MASK              	0x0000000020000000ull
#define AR_NIC_BTE_ERR_CLR_CHN2_SSID_DROPPED_COMPLETE_MASK              	0x0000000010000000ull
#define AR_NIC_BTE_ERR_CLR_CHN1_SSID_DROPPED_COMPLETE_MASK              	0x0000000008000000ull
#define AR_NIC_BTE_ERR_CLR_CHN0_SSID_DROPPED_COMPLETE_MASK              	0x0000000004000000ull
#define AR_NIC_BTE_ERR_CLR_CHN3_BTE_DROPPED_COMPLETE_MASK               	0x0000000002000000ull
#define AR_NIC_BTE_ERR_CLR_CHN2_BTE_DROPPED_COMPLETE_MASK               	0x0000000001000000ull
#define AR_NIC_BTE_ERR_CLR_CHN1_BTE_DROPPED_COMPLETE_MASK               	0x0000000000800000ull
#define AR_NIC_BTE_ERR_CLR_CHN0_BTE_DROPPED_COMPLETE_MASK               	0x0000000000400000ull
#define AR_NIC_BTE_ERR_CLR_CHN3_DESC_DBL_TIMEOUT_MASK                   	0x0000000000200000ull
#define AR_NIC_BTE_ERR_CLR_CHN2_DESC_DBL_TIMEOUT_MASK                   	0x0000000000100000ull
#define AR_NIC_BTE_ERR_CLR_CHN1_DESC_DBL_TIMEOUT_MASK                   	0x0000000000080000ull
#define AR_NIC_BTE_ERR_CLR_CHN0_DESC_DBL_TIMEOUT_MASK                   	0x0000000000040000ull
#define AR_NIC_BTE_ERR_CLR_CHN3_DESC_TIMEOUT_MASK                       	0x0000000000020000ull
#define AR_NIC_BTE_ERR_CLR_CHN2_DESC_TIMEOUT_MASK                       	0x0000000000010000ull
#define AR_NIC_BTE_ERR_CLR_CHN1_DESC_TIMEOUT_MASK                       	0x0000000000008000ull
#define AR_NIC_BTE_ERR_CLR_CHN0_DESC_TIMEOUT_MASK                       	0x0000000000004000ull
#define AR_NIC_BTE_ERR_CLR_CHN3_TX_DESC_INV_OP_MASK                     	0x0000000000002000ull
#define AR_NIC_BTE_ERR_CLR_CHN2_TX_DESC_INV_OP_MASK                     	0x0000000000001000ull
#define AR_NIC_BTE_ERR_CLR_CHN1_TX_DESC_INV_OP_MASK                     	0x0000000000000800ull
#define AR_NIC_BTE_ERR_CLR_CHN0_TX_DESC_INV_OP_MASK                     	0x0000000000000400ull
#define AR_NIC_BTE_ERR_CLR_CHN3_TX_DESC_UNALGN_GET_MASK                 	0x0000000000000200ull
#define AR_NIC_BTE_ERR_CLR_CHN2_TX_DESC_UNALGN_GET_MASK                 	0x0000000000000100ull
#define AR_NIC_BTE_ERR_CLR_CHN1_TX_DESC_UNALGN_GET_MASK                 	0x0000000000000080ull
#define AR_NIC_BTE_ERR_CLR_CHN0_TX_DESC_UNALGN_GET_MASK                 	0x0000000000000040ull
#define AR_NIC_BTE_ERR_CLR_RD_RSP_PKT_ERR_MASK                          	0x0000000000000020ull
#define AR_NIC_BTE_ERR_CLR_RD_RSP_MBE_MASK                              	0x0000000000000010ull
#define AR_NIC_BTE_ERR_CLR_RD_RSP_SBE_MASK                              	0x0000000000000008ull
#define AR_NIC_BTE_ERR_CLR_TX_DESC_TBL_MBE_MASK                         	0x0000000000000004ull
#define AR_NIC_BTE_ERR_CLR_TX_DESC_TBL_SBE_MASK                         	0x0000000000000002ull
#define AR_NIC_BTE_ERR_CLR_DIAG_ONLY_MASK                               	0x0000000000000001ull
#define AR_NIC_BTE_ERR_CLR_CHN3_DEBUG_BP                                	46
#define AR_NIC_BTE_ERR_CLR_CHN2_DEBUG_BP                                	45
#define AR_NIC_BTE_ERR_CLR_CHN1_DEBUG_BP                                	44
#define AR_NIC_BTE_ERR_CLR_CHN0_DEBUG_BP                                	43
#define AR_NIC_BTE_ERR_CLR_FMA_CQE_PERR_BP                              	42
#define AR_NIC_BTE_ERR_CLR_CHN3_NAT_ERR_BP                              	41
#define AR_NIC_BTE_ERR_CLR_CHN2_NAT_ERR_BP                              	40
#define AR_NIC_BTE_ERR_CLR_CHN1_NAT_ERR_BP                              	39
#define AR_NIC_BTE_ERR_CLR_CHN0_NAT_ERR_BP                              	38
#define AR_NIC_BTE_ERR_CLR_CHN3_ALGN_BUF1_PERR_BP                       	37
#define AR_NIC_BTE_ERR_CLR_CHN3_ALGN_BUF0_PERR_BP                       	36
#define AR_NIC_BTE_ERR_CLR_CHN2_ALGN_BUF1_PERR_BP                       	35
#define AR_NIC_BTE_ERR_CLR_CHN2_ALGN_BUF0_PERR_BP                       	34
#define AR_NIC_BTE_ERR_CLR_CHN1_ALGN_BUF1_PERR_BP                       	33
#define AR_NIC_BTE_ERR_CLR_CHN1_ALGN_BUF0_PERR_BP                       	32
#define AR_NIC_BTE_ERR_CLR_CHN0_ALGN_BUF1_PERR_BP                       	31
#define AR_NIC_BTE_ERR_CLR_CHN0_ALGN_BUF0_PERR_BP                       	30
#define AR_NIC_BTE_ERR_CLR_CHN3_SSID_DROPPED_COMPLETE_BP                	29
#define AR_NIC_BTE_ERR_CLR_CHN2_SSID_DROPPED_COMPLETE_BP                	28
#define AR_NIC_BTE_ERR_CLR_CHN1_SSID_DROPPED_COMPLETE_BP                	27
#define AR_NIC_BTE_ERR_CLR_CHN0_SSID_DROPPED_COMPLETE_BP                	26
#define AR_NIC_BTE_ERR_CLR_CHN3_BTE_DROPPED_COMPLETE_BP                 	25
#define AR_NIC_BTE_ERR_CLR_CHN2_BTE_DROPPED_COMPLETE_BP                 	24
#define AR_NIC_BTE_ERR_CLR_CHN1_BTE_DROPPED_COMPLETE_BP                 	23
#define AR_NIC_BTE_ERR_CLR_CHN0_BTE_DROPPED_COMPLETE_BP                 	22
#define AR_NIC_BTE_ERR_CLR_CHN3_DESC_DBL_TIMEOUT_BP                     	21
#define AR_NIC_BTE_ERR_CLR_CHN2_DESC_DBL_TIMEOUT_BP                     	20
#define AR_NIC_BTE_ERR_CLR_CHN1_DESC_DBL_TIMEOUT_BP                     	19
#define AR_NIC_BTE_ERR_CLR_CHN0_DESC_DBL_TIMEOUT_BP                     	18
#define AR_NIC_BTE_ERR_CLR_CHN3_DESC_TIMEOUT_BP                         	17
#define AR_NIC_BTE_ERR_CLR_CHN2_DESC_TIMEOUT_BP                         	16
#define AR_NIC_BTE_ERR_CLR_CHN1_DESC_TIMEOUT_BP                         	15
#define AR_NIC_BTE_ERR_CLR_CHN0_DESC_TIMEOUT_BP                         	14
#define AR_NIC_BTE_ERR_CLR_CHN3_TX_DESC_INV_OP_BP                       	13
#define AR_NIC_BTE_ERR_CLR_CHN2_TX_DESC_INV_OP_BP                       	12
#define AR_NIC_BTE_ERR_CLR_CHN1_TX_DESC_INV_OP_BP                       	11
#define AR_NIC_BTE_ERR_CLR_CHN0_TX_DESC_INV_OP_BP                       	10
#define AR_NIC_BTE_ERR_CLR_CHN3_TX_DESC_UNALGN_GET_BP                   	9
#define AR_NIC_BTE_ERR_CLR_CHN2_TX_DESC_UNALGN_GET_BP                   	8
#define AR_NIC_BTE_ERR_CLR_CHN1_TX_DESC_UNALGN_GET_BP                   	7
#define AR_NIC_BTE_ERR_CLR_CHN0_TX_DESC_UNALGN_GET_BP                   	6
#define AR_NIC_BTE_ERR_CLR_RD_RSP_PKT_ERR_BP                            	5
#define AR_NIC_BTE_ERR_CLR_RD_RSP_MBE_BP                                	4
#define AR_NIC_BTE_ERR_CLR_RD_RSP_SBE_BP                                	3
#define AR_NIC_BTE_ERR_CLR_TX_DESC_TBL_MBE_BP                           	2
#define AR_NIC_BTE_ERR_CLR_TX_DESC_TBL_SBE_BP                           	1
#define AR_NIC_BTE_ERR_CLR_DIAG_ONLY_BP                                 	0
#define AR_NIC_BTE_ERR_CLR_CHN3_DEBUG_QW                                	0
#define AR_NIC_BTE_ERR_CLR_CHN2_DEBUG_QW                                	0
#define AR_NIC_BTE_ERR_CLR_CHN1_DEBUG_QW                                	0
#define AR_NIC_BTE_ERR_CLR_CHN0_DEBUG_QW                                	0
#define AR_NIC_BTE_ERR_CLR_FMA_CQE_PERR_QW                              	0
#define AR_NIC_BTE_ERR_CLR_CHN3_NAT_ERR_QW                              	0
#define AR_NIC_BTE_ERR_CLR_CHN2_NAT_ERR_QW                              	0
#define AR_NIC_BTE_ERR_CLR_CHN1_NAT_ERR_QW                              	0
#define AR_NIC_BTE_ERR_CLR_CHN0_NAT_ERR_QW                              	0
#define AR_NIC_BTE_ERR_CLR_CHN3_ALGN_BUF1_PERR_QW                       	0
#define AR_NIC_BTE_ERR_CLR_CHN3_ALGN_BUF0_PERR_QW                       	0
#define AR_NIC_BTE_ERR_CLR_CHN2_ALGN_BUF1_PERR_QW                       	0
#define AR_NIC_BTE_ERR_CLR_CHN2_ALGN_BUF0_PERR_QW                       	0
#define AR_NIC_BTE_ERR_CLR_CHN1_ALGN_BUF1_PERR_QW                       	0
#define AR_NIC_BTE_ERR_CLR_CHN1_ALGN_BUF0_PERR_QW                       	0
#define AR_NIC_BTE_ERR_CLR_CHN0_ALGN_BUF1_PERR_QW                       	0
#define AR_NIC_BTE_ERR_CLR_CHN0_ALGN_BUF0_PERR_QW                       	0
#define AR_NIC_BTE_ERR_CLR_CHN3_SSID_DROPPED_COMPLETE_QW                	0
#define AR_NIC_BTE_ERR_CLR_CHN2_SSID_DROPPED_COMPLETE_QW                	0
#define AR_NIC_BTE_ERR_CLR_CHN1_SSID_DROPPED_COMPLETE_QW                	0
#define AR_NIC_BTE_ERR_CLR_CHN0_SSID_DROPPED_COMPLETE_QW                	0
#define AR_NIC_BTE_ERR_CLR_CHN3_BTE_DROPPED_COMPLETE_QW                 	0
#define AR_NIC_BTE_ERR_CLR_CHN2_BTE_DROPPED_COMPLETE_QW                 	0
#define AR_NIC_BTE_ERR_CLR_CHN1_BTE_DROPPED_COMPLETE_QW                 	0
#define AR_NIC_BTE_ERR_CLR_CHN0_BTE_DROPPED_COMPLETE_QW                 	0
#define AR_NIC_BTE_ERR_CLR_CHN3_DESC_DBL_TIMEOUT_QW                     	0
#define AR_NIC_BTE_ERR_CLR_CHN2_DESC_DBL_TIMEOUT_QW                     	0
#define AR_NIC_BTE_ERR_CLR_CHN1_DESC_DBL_TIMEOUT_QW                     	0
#define AR_NIC_BTE_ERR_CLR_CHN0_DESC_DBL_TIMEOUT_QW                     	0
#define AR_NIC_BTE_ERR_CLR_CHN3_DESC_TIMEOUT_QW                         	0
#define AR_NIC_BTE_ERR_CLR_CHN2_DESC_TIMEOUT_QW                         	0
#define AR_NIC_BTE_ERR_CLR_CHN1_DESC_TIMEOUT_QW                         	0
#define AR_NIC_BTE_ERR_CLR_CHN0_DESC_TIMEOUT_QW                         	0
#define AR_NIC_BTE_ERR_CLR_CHN3_TX_DESC_INV_OP_QW                       	0
#define AR_NIC_BTE_ERR_CLR_CHN2_TX_DESC_INV_OP_QW                       	0
#define AR_NIC_BTE_ERR_CLR_CHN1_TX_DESC_INV_OP_QW                       	0
#define AR_NIC_BTE_ERR_CLR_CHN0_TX_DESC_INV_OP_QW                       	0
#define AR_NIC_BTE_ERR_CLR_CHN3_TX_DESC_UNALGN_GET_QW                   	0
#define AR_NIC_BTE_ERR_CLR_CHN2_TX_DESC_UNALGN_GET_QW                   	0
#define AR_NIC_BTE_ERR_CLR_CHN1_TX_DESC_UNALGN_GET_QW                   	0
#define AR_NIC_BTE_ERR_CLR_CHN0_TX_DESC_UNALGN_GET_QW                   	0
#define AR_NIC_BTE_ERR_CLR_RD_RSP_PKT_ERR_QW                            	0
#define AR_NIC_BTE_ERR_CLR_RD_RSP_MBE_QW                                	0
#define AR_NIC_BTE_ERR_CLR_RD_RSP_SBE_QW                                	0
#define AR_NIC_BTE_ERR_CLR_TX_DESC_TBL_MBE_QW                           	0
#define AR_NIC_BTE_ERR_CLR_TX_DESC_TBL_SBE_QW                           	0
#define AR_NIC_BTE_ERR_CLR_DIAG_ONLY_QW                                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_ERR_HSS_MSK DEFINES
 */
#define AR_NIC_BTE_ERR_HSS_MSK_CHN3_DEBUG_MASK                          	0x0000400000000000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN2_DEBUG_MASK                          	0x0000200000000000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN1_DEBUG_MASK                          	0x0000100000000000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN0_DEBUG_MASK                          	0x0000080000000000ull
#define AR_NIC_BTE_ERR_HSS_MSK_FMA_CQE_PERR_MASK                        	0x0000040000000000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN3_NAT_ERR_MASK                        	0x0000020000000000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN2_NAT_ERR_MASK                        	0x0000010000000000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN1_NAT_ERR_MASK                        	0x0000008000000000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN0_NAT_ERR_MASK                        	0x0000004000000000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN3_ALGN_BUF1_PERR_MASK                 	0x0000002000000000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN3_ALGN_BUF0_PERR_MASK                 	0x0000001000000000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN2_ALGN_BUF1_PERR_MASK                 	0x0000000800000000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN2_ALGN_BUF0_PERR_MASK                 	0x0000000400000000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN1_ALGN_BUF1_PERR_MASK                 	0x0000000200000000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN1_ALGN_BUF0_PERR_MASK                 	0x0000000100000000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN0_ALGN_BUF1_PERR_MASK                 	0x0000000080000000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN0_ALGN_BUF0_PERR_MASK                 	0x0000000040000000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN3_SSID_DROPPED_COMPLETE_MASK          	0x0000000020000000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN2_SSID_DROPPED_COMPLETE_MASK          	0x0000000010000000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN1_SSID_DROPPED_COMPLETE_MASK          	0x0000000008000000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN0_SSID_DROPPED_COMPLETE_MASK          	0x0000000004000000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN3_BTE_DROPPED_COMPLETE_MASK           	0x0000000002000000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN2_BTE_DROPPED_COMPLETE_MASK           	0x0000000001000000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN1_BTE_DROPPED_COMPLETE_MASK           	0x0000000000800000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN0_BTE_DROPPED_COMPLETE_MASK           	0x0000000000400000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN3_DESC_DBL_TIMEOUT_MASK               	0x0000000000200000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN2_DESC_DBL_TIMEOUT_MASK               	0x0000000000100000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN1_DESC_DBL_TIMEOUT_MASK               	0x0000000000080000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN0_DESC_DBL_TIMEOUT_MASK               	0x0000000000040000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN3_DESC_TIMEOUT_MASK                   	0x0000000000020000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN2_DESC_TIMEOUT_MASK                   	0x0000000000010000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN1_DESC_TIMEOUT_MASK                   	0x0000000000008000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN0_DESC_TIMEOUT_MASK                   	0x0000000000004000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN3_TX_DESC_INV_OP_MASK                 	0x0000000000002000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN2_TX_DESC_INV_OP_MASK                 	0x0000000000001000ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN1_TX_DESC_INV_OP_MASK                 	0x0000000000000800ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN0_TX_DESC_INV_OP_MASK                 	0x0000000000000400ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN3_TX_DESC_UNALGN_GET_MASK             	0x0000000000000200ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN2_TX_DESC_UNALGN_GET_MASK             	0x0000000000000100ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN1_TX_DESC_UNALGN_GET_MASK             	0x0000000000000080ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN0_TX_DESC_UNALGN_GET_MASK             	0x0000000000000040ull
#define AR_NIC_BTE_ERR_HSS_MSK_RD_RSP_PKT_ERR_MASK                      	0x0000000000000020ull
#define AR_NIC_BTE_ERR_HSS_MSK_RD_RSP_MBE_MASK                          	0x0000000000000010ull
#define AR_NIC_BTE_ERR_HSS_MSK_RD_RSP_SBE_MASK                          	0x0000000000000008ull
#define AR_NIC_BTE_ERR_HSS_MSK_TX_DESC_TBL_MBE_MASK                     	0x0000000000000004ull
#define AR_NIC_BTE_ERR_HSS_MSK_TX_DESC_TBL_SBE_MASK                     	0x0000000000000002ull
#define AR_NIC_BTE_ERR_HSS_MSK_DIAG_ONLY_MASK                           	0x0000000000000001ull
#define AR_NIC_BTE_ERR_HSS_MSK_CHN3_DEBUG_BP                            	46
#define AR_NIC_BTE_ERR_HSS_MSK_CHN2_DEBUG_BP                            	45
#define AR_NIC_BTE_ERR_HSS_MSK_CHN1_DEBUG_BP                            	44
#define AR_NIC_BTE_ERR_HSS_MSK_CHN0_DEBUG_BP                            	43
#define AR_NIC_BTE_ERR_HSS_MSK_FMA_CQE_PERR_BP                          	42
#define AR_NIC_BTE_ERR_HSS_MSK_CHN3_NAT_ERR_BP                          	41
#define AR_NIC_BTE_ERR_HSS_MSK_CHN2_NAT_ERR_BP                          	40
#define AR_NIC_BTE_ERR_HSS_MSK_CHN1_NAT_ERR_BP                          	39
#define AR_NIC_BTE_ERR_HSS_MSK_CHN0_NAT_ERR_BP                          	38
#define AR_NIC_BTE_ERR_HSS_MSK_CHN3_ALGN_BUF1_PERR_BP                   	37
#define AR_NIC_BTE_ERR_HSS_MSK_CHN3_ALGN_BUF0_PERR_BP                   	36
#define AR_NIC_BTE_ERR_HSS_MSK_CHN2_ALGN_BUF1_PERR_BP                   	35
#define AR_NIC_BTE_ERR_HSS_MSK_CHN2_ALGN_BUF0_PERR_BP                   	34
#define AR_NIC_BTE_ERR_HSS_MSK_CHN1_ALGN_BUF1_PERR_BP                   	33
#define AR_NIC_BTE_ERR_HSS_MSK_CHN1_ALGN_BUF0_PERR_BP                   	32
#define AR_NIC_BTE_ERR_HSS_MSK_CHN0_ALGN_BUF1_PERR_BP                   	31
#define AR_NIC_BTE_ERR_HSS_MSK_CHN0_ALGN_BUF0_PERR_BP                   	30
#define AR_NIC_BTE_ERR_HSS_MSK_CHN3_SSID_DROPPED_COMPLETE_BP            	29
#define AR_NIC_BTE_ERR_HSS_MSK_CHN2_SSID_DROPPED_COMPLETE_BP            	28
#define AR_NIC_BTE_ERR_HSS_MSK_CHN1_SSID_DROPPED_COMPLETE_BP            	27
#define AR_NIC_BTE_ERR_HSS_MSK_CHN0_SSID_DROPPED_COMPLETE_BP            	26
#define AR_NIC_BTE_ERR_HSS_MSK_CHN3_BTE_DROPPED_COMPLETE_BP             	25
#define AR_NIC_BTE_ERR_HSS_MSK_CHN2_BTE_DROPPED_COMPLETE_BP             	24
#define AR_NIC_BTE_ERR_HSS_MSK_CHN1_BTE_DROPPED_COMPLETE_BP             	23
#define AR_NIC_BTE_ERR_HSS_MSK_CHN0_BTE_DROPPED_COMPLETE_BP             	22
#define AR_NIC_BTE_ERR_HSS_MSK_CHN3_DESC_DBL_TIMEOUT_BP                 	21
#define AR_NIC_BTE_ERR_HSS_MSK_CHN2_DESC_DBL_TIMEOUT_BP                 	20
#define AR_NIC_BTE_ERR_HSS_MSK_CHN1_DESC_DBL_TIMEOUT_BP                 	19
#define AR_NIC_BTE_ERR_HSS_MSK_CHN0_DESC_DBL_TIMEOUT_BP                 	18
#define AR_NIC_BTE_ERR_HSS_MSK_CHN3_DESC_TIMEOUT_BP                     	17
#define AR_NIC_BTE_ERR_HSS_MSK_CHN2_DESC_TIMEOUT_BP                     	16
#define AR_NIC_BTE_ERR_HSS_MSK_CHN1_DESC_TIMEOUT_BP                     	15
#define AR_NIC_BTE_ERR_HSS_MSK_CHN0_DESC_TIMEOUT_BP                     	14
#define AR_NIC_BTE_ERR_HSS_MSK_CHN3_TX_DESC_INV_OP_BP                   	13
#define AR_NIC_BTE_ERR_HSS_MSK_CHN2_TX_DESC_INV_OP_BP                   	12
#define AR_NIC_BTE_ERR_HSS_MSK_CHN1_TX_DESC_INV_OP_BP                   	11
#define AR_NIC_BTE_ERR_HSS_MSK_CHN0_TX_DESC_INV_OP_BP                   	10
#define AR_NIC_BTE_ERR_HSS_MSK_CHN3_TX_DESC_UNALGN_GET_BP               	9
#define AR_NIC_BTE_ERR_HSS_MSK_CHN2_TX_DESC_UNALGN_GET_BP               	8
#define AR_NIC_BTE_ERR_HSS_MSK_CHN1_TX_DESC_UNALGN_GET_BP               	7
#define AR_NIC_BTE_ERR_HSS_MSK_CHN0_TX_DESC_UNALGN_GET_BP               	6
#define AR_NIC_BTE_ERR_HSS_MSK_RD_RSP_PKT_ERR_BP                        	5
#define AR_NIC_BTE_ERR_HSS_MSK_RD_RSP_MBE_BP                            	4
#define AR_NIC_BTE_ERR_HSS_MSK_RD_RSP_SBE_BP                            	3
#define AR_NIC_BTE_ERR_HSS_MSK_TX_DESC_TBL_MBE_BP                       	2
#define AR_NIC_BTE_ERR_HSS_MSK_TX_DESC_TBL_SBE_BP                       	1
#define AR_NIC_BTE_ERR_HSS_MSK_DIAG_ONLY_BP                             	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN3_DEBUG_QW                            	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN2_DEBUG_QW                            	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN1_DEBUG_QW                            	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN0_DEBUG_QW                            	0
#define AR_NIC_BTE_ERR_HSS_MSK_FMA_CQE_PERR_QW                          	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN3_NAT_ERR_QW                          	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN2_NAT_ERR_QW                          	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN1_NAT_ERR_QW                          	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN0_NAT_ERR_QW                          	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN3_ALGN_BUF1_PERR_QW                   	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN3_ALGN_BUF0_PERR_QW                   	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN2_ALGN_BUF1_PERR_QW                   	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN2_ALGN_BUF0_PERR_QW                   	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN1_ALGN_BUF1_PERR_QW                   	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN1_ALGN_BUF0_PERR_QW                   	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN0_ALGN_BUF1_PERR_QW                   	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN0_ALGN_BUF0_PERR_QW                   	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN3_SSID_DROPPED_COMPLETE_QW            	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN2_SSID_DROPPED_COMPLETE_QW            	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN1_SSID_DROPPED_COMPLETE_QW            	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN0_SSID_DROPPED_COMPLETE_QW            	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN3_BTE_DROPPED_COMPLETE_QW             	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN2_BTE_DROPPED_COMPLETE_QW             	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN1_BTE_DROPPED_COMPLETE_QW             	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN0_BTE_DROPPED_COMPLETE_QW             	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN3_DESC_DBL_TIMEOUT_QW                 	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN2_DESC_DBL_TIMEOUT_QW                 	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN1_DESC_DBL_TIMEOUT_QW                 	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN0_DESC_DBL_TIMEOUT_QW                 	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN3_DESC_TIMEOUT_QW                     	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN2_DESC_TIMEOUT_QW                     	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN1_DESC_TIMEOUT_QW                     	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN0_DESC_TIMEOUT_QW                     	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN3_TX_DESC_INV_OP_QW                   	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN2_TX_DESC_INV_OP_QW                   	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN1_TX_DESC_INV_OP_QW                   	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN0_TX_DESC_INV_OP_QW                   	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN3_TX_DESC_UNALGN_GET_QW               	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN2_TX_DESC_UNALGN_GET_QW               	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN1_TX_DESC_UNALGN_GET_QW               	0
#define AR_NIC_BTE_ERR_HSS_MSK_CHN0_TX_DESC_UNALGN_GET_QW               	0
#define AR_NIC_BTE_ERR_HSS_MSK_RD_RSP_PKT_ERR_QW                        	0
#define AR_NIC_BTE_ERR_HSS_MSK_RD_RSP_MBE_QW                            	0
#define AR_NIC_BTE_ERR_HSS_MSK_RD_RSP_SBE_QW                            	0
#define AR_NIC_BTE_ERR_HSS_MSK_TX_DESC_TBL_MBE_QW                       	0
#define AR_NIC_BTE_ERR_HSS_MSK_TX_DESC_TBL_SBE_QW                       	0
#define AR_NIC_BTE_ERR_HSS_MSK_DIAG_ONLY_QW                             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_ERR_OS_MSK DEFINES
 */
#define AR_NIC_BTE_ERR_OS_MSK_CHN3_DEBUG_MASK                           	0x0000400000000000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN2_DEBUG_MASK                           	0x0000200000000000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN1_DEBUG_MASK                           	0x0000100000000000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN0_DEBUG_MASK                           	0x0000080000000000ull
#define AR_NIC_BTE_ERR_OS_MSK_FMA_CQE_PERR_MASK                         	0x0000040000000000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN3_NAT_ERR_MASK                         	0x0000020000000000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN2_NAT_ERR_MASK                         	0x0000010000000000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN1_NAT_ERR_MASK                         	0x0000008000000000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN0_NAT_ERR_MASK                         	0x0000004000000000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN3_ALGN_BUF1_PERR_MASK                  	0x0000002000000000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN3_ALGN_BUF0_PERR_MASK                  	0x0000001000000000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN2_ALGN_BUF1_PERR_MASK                  	0x0000000800000000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN2_ALGN_BUF0_PERR_MASK                  	0x0000000400000000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN1_ALGN_BUF1_PERR_MASK                  	0x0000000200000000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN1_ALGN_BUF0_PERR_MASK                  	0x0000000100000000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN0_ALGN_BUF1_PERR_MASK                  	0x0000000080000000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN0_ALGN_BUF0_PERR_MASK                  	0x0000000040000000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN3_SSID_DROPPED_COMPLETE_MASK           	0x0000000020000000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN2_SSID_DROPPED_COMPLETE_MASK           	0x0000000010000000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN1_SSID_DROPPED_COMPLETE_MASK           	0x0000000008000000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN0_SSID_DROPPED_COMPLETE_MASK           	0x0000000004000000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN3_BTE_DROPPED_COMPLETE_MASK            	0x0000000002000000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN2_BTE_DROPPED_COMPLETE_MASK            	0x0000000001000000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN1_BTE_DROPPED_COMPLETE_MASK            	0x0000000000800000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN0_BTE_DROPPED_COMPLETE_MASK            	0x0000000000400000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN3_DESC_DBL_TIMEOUT_MASK                	0x0000000000200000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN2_DESC_DBL_TIMEOUT_MASK                	0x0000000000100000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN1_DESC_DBL_TIMEOUT_MASK                	0x0000000000080000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN0_DESC_DBL_TIMEOUT_MASK                	0x0000000000040000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN3_DESC_TIMEOUT_MASK                    	0x0000000000020000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN2_DESC_TIMEOUT_MASK                    	0x0000000000010000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN1_DESC_TIMEOUT_MASK                    	0x0000000000008000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN0_DESC_TIMEOUT_MASK                    	0x0000000000004000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN3_TX_DESC_INV_OP_MASK                  	0x0000000000002000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN2_TX_DESC_INV_OP_MASK                  	0x0000000000001000ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN1_TX_DESC_INV_OP_MASK                  	0x0000000000000800ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN0_TX_DESC_INV_OP_MASK                  	0x0000000000000400ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN3_TX_DESC_UNALGN_GET_MASK              	0x0000000000000200ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN2_TX_DESC_UNALGN_GET_MASK              	0x0000000000000100ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN1_TX_DESC_UNALGN_GET_MASK              	0x0000000000000080ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN0_TX_DESC_UNALGN_GET_MASK              	0x0000000000000040ull
#define AR_NIC_BTE_ERR_OS_MSK_RD_RSP_PKT_ERR_MASK                       	0x0000000000000020ull
#define AR_NIC_BTE_ERR_OS_MSK_RD_RSP_MBE_MASK                           	0x0000000000000010ull
#define AR_NIC_BTE_ERR_OS_MSK_RD_RSP_SBE_MASK                           	0x0000000000000008ull
#define AR_NIC_BTE_ERR_OS_MSK_TX_DESC_TBL_MBE_MASK                      	0x0000000000000004ull
#define AR_NIC_BTE_ERR_OS_MSK_TX_DESC_TBL_SBE_MASK                      	0x0000000000000002ull
#define AR_NIC_BTE_ERR_OS_MSK_DIAG_ONLY_MASK                            	0x0000000000000001ull
#define AR_NIC_BTE_ERR_OS_MSK_CHN3_DEBUG_BP                             	46
#define AR_NIC_BTE_ERR_OS_MSK_CHN2_DEBUG_BP                             	45
#define AR_NIC_BTE_ERR_OS_MSK_CHN1_DEBUG_BP                             	44
#define AR_NIC_BTE_ERR_OS_MSK_CHN0_DEBUG_BP                             	43
#define AR_NIC_BTE_ERR_OS_MSK_FMA_CQE_PERR_BP                           	42
#define AR_NIC_BTE_ERR_OS_MSK_CHN3_NAT_ERR_BP                           	41
#define AR_NIC_BTE_ERR_OS_MSK_CHN2_NAT_ERR_BP                           	40
#define AR_NIC_BTE_ERR_OS_MSK_CHN1_NAT_ERR_BP                           	39
#define AR_NIC_BTE_ERR_OS_MSK_CHN0_NAT_ERR_BP                           	38
#define AR_NIC_BTE_ERR_OS_MSK_CHN3_ALGN_BUF1_PERR_BP                    	37
#define AR_NIC_BTE_ERR_OS_MSK_CHN3_ALGN_BUF0_PERR_BP                    	36
#define AR_NIC_BTE_ERR_OS_MSK_CHN2_ALGN_BUF1_PERR_BP                    	35
#define AR_NIC_BTE_ERR_OS_MSK_CHN2_ALGN_BUF0_PERR_BP                    	34
#define AR_NIC_BTE_ERR_OS_MSK_CHN1_ALGN_BUF1_PERR_BP                    	33
#define AR_NIC_BTE_ERR_OS_MSK_CHN1_ALGN_BUF0_PERR_BP                    	32
#define AR_NIC_BTE_ERR_OS_MSK_CHN0_ALGN_BUF1_PERR_BP                    	31
#define AR_NIC_BTE_ERR_OS_MSK_CHN0_ALGN_BUF0_PERR_BP                    	30
#define AR_NIC_BTE_ERR_OS_MSK_CHN3_SSID_DROPPED_COMPLETE_BP             	29
#define AR_NIC_BTE_ERR_OS_MSK_CHN2_SSID_DROPPED_COMPLETE_BP             	28
#define AR_NIC_BTE_ERR_OS_MSK_CHN1_SSID_DROPPED_COMPLETE_BP             	27
#define AR_NIC_BTE_ERR_OS_MSK_CHN0_SSID_DROPPED_COMPLETE_BP             	26
#define AR_NIC_BTE_ERR_OS_MSK_CHN3_BTE_DROPPED_COMPLETE_BP              	25
#define AR_NIC_BTE_ERR_OS_MSK_CHN2_BTE_DROPPED_COMPLETE_BP              	24
#define AR_NIC_BTE_ERR_OS_MSK_CHN1_BTE_DROPPED_COMPLETE_BP              	23
#define AR_NIC_BTE_ERR_OS_MSK_CHN0_BTE_DROPPED_COMPLETE_BP              	22
#define AR_NIC_BTE_ERR_OS_MSK_CHN3_DESC_DBL_TIMEOUT_BP                  	21
#define AR_NIC_BTE_ERR_OS_MSK_CHN2_DESC_DBL_TIMEOUT_BP                  	20
#define AR_NIC_BTE_ERR_OS_MSK_CHN1_DESC_DBL_TIMEOUT_BP                  	19
#define AR_NIC_BTE_ERR_OS_MSK_CHN0_DESC_DBL_TIMEOUT_BP                  	18
#define AR_NIC_BTE_ERR_OS_MSK_CHN3_DESC_TIMEOUT_BP                      	17
#define AR_NIC_BTE_ERR_OS_MSK_CHN2_DESC_TIMEOUT_BP                      	16
#define AR_NIC_BTE_ERR_OS_MSK_CHN1_DESC_TIMEOUT_BP                      	15
#define AR_NIC_BTE_ERR_OS_MSK_CHN0_DESC_TIMEOUT_BP                      	14
#define AR_NIC_BTE_ERR_OS_MSK_CHN3_TX_DESC_INV_OP_BP                    	13
#define AR_NIC_BTE_ERR_OS_MSK_CHN2_TX_DESC_INV_OP_BP                    	12
#define AR_NIC_BTE_ERR_OS_MSK_CHN1_TX_DESC_INV_OP_BP                    	11
#define AR_NIC_BTE_ERR_OS_MSK_CHN0_TX_DESC_INV_OP_BP                    	10
#define AR_NIC_BTE_ERR_OS_MSK_CHN3_TX_DESC_UNALGN_GET_BP                	9
#define AR_NIC_BTE_ERR_OS_MSK_CHN2_TX_DESC_UNALGN_GET_BP                	8
#define AR_NIC_BTE_ERR_OS_MSK_CHN1_TX_DESC_UNALGN_GET_BP                	7
#define AR_NIC_BTE_ERR_OS_MSK_CHN0_TX_DESC_UNALGN_GET_BP                	6
#define AR_NIC_BTE_ERR_OS_MSK_RD_RSP_PKT_ERR_BP                         	5
#define AR_NIC_BTE_ERR_OS_MSK_RD_RSP_MBE_BP                             	4
#define AR_NIC_BTE_ERR_OS_MSK_RD_RSP_SBE_BP                             	3
#define AR_NIC_BTE_ERR_OS_MSK_TX_DESC_TBL_MBE_BP                        	2
#define AR_NIC_BTE_ERR_OS_MSK_TX_DESC_TBL_SBE_BP                        	1
#define AR_NIC_BTE_ERR_OS_MSK_DIAG_ONLY_BP                              	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN3_DEBUG_QW                             	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN2_DEBUG_QW                             	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN1_DEBUG_QW                             	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN0_DEBUG_QW                             	0
#define AR_NIC_BTE_ERR_OS_MSK_FMA_CQE_PERR_QW                           	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN3_NAT_ERR_QW                           	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN2_NAT_ERR_QW                           	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN1_NAT_ERR_QW                           	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN0_NAT_ERR_QW                           	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN3_ALGN_BUF1_PERR_QW                    	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN3_ALGN_BUF0_PERR_QW                    	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN2_ALGN_BUF1_PERR_QW                    	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN2_ALGN_BUF0_PERR_QW                    	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN1_ALGN_BUF1_PERR_QW                    	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN1_ALGN_BUF0_PERR_QW                    	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN0_ALGN_BUF1_PERR_QW                    	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN0_ALGN_BUF0_PERR_QW                    	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN3_SSID_DROPPED_COMPLETE_QW             	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN2_SSID_DROPPED_COMPLETE_QW             	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN1_SSID_DROPPED_COMPLETE_QW             	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN0_SSID_DROPPED_COMPLETE_QW             	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN3_BTE_DROPPED_COMPLETE_QW              	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN2_BTE_DROPPED_COMPLETE_QW              	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN1_BTE_DROPPED_COMPLETE_QW              	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN0_BTE_DROPPED_COMPLETE_QW              	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN3_DESC_DBL_TIMEOUT_QW                  	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN2_DESC_DBL_TIMEOUT_QW                  	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN1_DESC_DBL_TIMEOUT_QW                  	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN0_DESC_DBL_TIMEOUT_QW                  	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN3_DESC_TIMEOUT_QW                      	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN2_DESC_TIMEOUT_QW                      	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN1_DESC_TIMEOUT_QW                      	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN0_DESC_TIMEOUT_QW                      	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN3_TX_DESC_INV_OP_QW                    	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN2_TX_DESC_INV_OP_QW                    	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN1_TX_DESC_INV_OP_QW                    	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN0_TX_DESC_INV_OP_QW                    	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN3_TX_DESC_UNALGN_GET_QW                	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN2_TX_DESC_UNALGN_GET_QW                	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN1_TX_DESC_UNALGN_GET_QW                	0
#define AR_NIC_BTE_ERR_OS_MSK_CHN0_TX_DESC_UNALGN_GET_QW                	0
#define AR_NIC_BTE_ERR_OS_MSK_RD_RSP_PKT_ERR_QW                         	0
#define AR_NIC_BTE_ERR_OS_MSK_RD_RSP_MBE_QW                             	0
#define AR_NIC_BTE_ERR_OS_MSK_RD_RSP_SBE_QW                             	0
#define AR_NIC_BTE_ERR_OS_MSK_TX_DESC_TBL_MBE_QW                        	0
#define AR_NIC_BTE_ERR_OS_MSK_TX_DESC_TBL_SBE_QW                        	0
#define AR_NIC_BTE_ERR_OS_MSK_DIAG_ONLY_QW                              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_ERR_FIRST_FLG DEFINES
 */
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN3_DEBUG_MASK                        	0x0000400000000000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN2_DEBUG_MASK                        	0x0000200000000000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN1_DEBUG_MASK                        	0x0000100000000000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN0_DEBUG_MASK                        	0x0000080000000000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_FMA_CQE_PERR_MASK                      	0x0000040000000000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN3_NAT_ERR_MASK                      	0x0000020000000000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN2_NAT_ERR_MASK                      	0x0000010000000000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN1_NAT_ERR_MASK                      	0x0000008000000000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN0_NAT_ERR_MASK                      	0x0000004000000000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN3_ALGN_BUF1_PERR_MASK               	0x0000002000000000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN3_ALGN_BUF0_PERR_MASK               	0x0000001000000000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN2_ALGN_BUF1_PERR_MASK               	0x0000000800000000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN2_ALGN_BUF0_PERR_MASK               	0x0000000400000000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN1_ALGN_BUF1_PERR_MASK               	0x0000000200000000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN1_ALGN_BUF0_PERR_MASK               	0x0000000100000000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN0_ALGN_BUF1_PERR_MASK               	0x0000000080000000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN0_ALGN_BUF0_PERR_MASK               	0x0000000040000000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN3_SSID_DROPPED_COMPLETE_MASK        	0x0000000020000000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN2_SSID_DROPPED_COMPLETE_MASK        	0x0000000010000000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN1_SSID_DROPPED_COMPLETE_MASK        	0x0000000008000000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN0_SSID_DROPPED_COMPLETE_MASK        	0x0000000004000000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN3_BTE_DROPPED_COMPLETE_MASK         	0x0000000002000000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN2_BTE_DROPPED_COMPLETE_MASK         	0x0000000001000000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN1_BTE_DROPPED_COMPLETE_MASK         	0x0000000000800000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN0_BTE_DROPPED_COMPLETE_MASK         	0x0000000000400000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN3_DESC_DBL_TIMEOUT_MASK             	0x0000000000200000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN2_DESC_DBL_TIMEOUT_MASK             	0x0000000000100000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN1_DESC_DBL_TIMEOUT_MASK             	0x0000000000080000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN0_DESC_DBL_TIMEOUT_MASK             	0x0000000000040000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN3_DESC_TIMEOUT_MASK                 	0x0000000000020000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN2_DESC_TIMEOUT_MASK                 	0x0000000000010000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN1_DESC_TIMEOUT_MASK                 	0x0000000000008000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN0_DESC_TIMEOUT_MASK                 	0x0000000000004000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN3_TX_DESC_INV_OP_MASK               	0x0000000000002000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN2_TX_DESC_INV_OP_MASK               	0x0000000000001000ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN1_TX_DESC_INV_OP_MASK               	0x0000000000000800ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN0_TX_DESC_INV_OP_MASK               	0x0000000000000400ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN3_TX_DESC_UNALGN_GET_MASK           	0x0000000000000200ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN2_TX_DESC_UNALGN_GET_MASK           	0x0000000000000100ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN1_TX_DESC_UNALGN_GET_MASK           	0x0000000000000080ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN0_TX_DESC_UNALGN_GET_MASK           	0x0000000000000040ull
#define AR_NIC_BTE_ERR_FIRST_FLG_RD_RSP_PKT_ERR_MASK                    	0x0000000000000020ull
#define AR_NIC_BTE_ERR_FIRST_FLG_RD_RSP_MBE_MASK                        	0x0000000000000010ull
#define AR_NIC_BTE_ERR_FIRST_FLG_RD_RSP_SBE_MASK                        	0x0000000000000008ull
#define AR_NIC_BTE_ERR_FIRST_FLG_TX_DESC_TBL_MBE_MASK                   	0x0000000000000004ull
#define AR_NIC_BTE_ERR_FIRST_FLG_TX_DESC_TBL_SBE_MASK                   	0x0000000000000002ull
#define AR_NIC_BTE_ERR_FIRST_FLG_DIAG_ONLY_MASK                         	0x0000000000000001ull
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN3_DEBUG_BP                          	46
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN2_DEBUG_BP                          	45
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN1_DEBUG_BP                          	44
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN0_DEBUG_BP                          	43
#define AR_NIC_BTE_ERR_FIRST_FLG_FMA_CQE_PERR_BP                        	42
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN3_NAT_ERR_BP                        	41
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN2_NAT_ERR_BP                        	40
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN1_NAT_ERR_BP                        	39
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN0_NAT_ERR_BP                        	38
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN3_ALGN_BUF1_PERR_BP                 	37
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN3_ALGN_BUF0_PERR_BP                 	36
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN2_ALGN_BUF1_PERR_BP                 	35
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN2_ALGN_BUF0_PERR_BP                 	34
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN1_ALGN_BUF1_PERR_BP                 	33
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN1_ALGN_BUF0_PERR_BP                 	32
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN0_ALGN_BUF1_PERR_BP                 	31
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN0_ALGN_BUF0_PERR_BP                 	30
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN3_SSID_DROPPED_COMPLETE_BP          	29
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN2_SSID_DROPPED_COMPLETE_BP          	28
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN1_SSID_DROPPED_COMPLETE_BP          	27
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN0_SSID_DROPPED_COMPLETE_BP          	26
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN3_BTE_DROPPED_COMPLETE_BP           	25
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN2_BTE_DROPPED_COMPLETE_BP           	24
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN1_BTE_DROPPED_COMPLETE_BP           	23
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN0_BTE_DROPPED_COMPLETE_BP           	22
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN3_DESC_DBL_TIMEOUT_BP               	21
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN2_DESC_DBL_TIMEOUT_BP               	20
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN1_DESC_DBL_TIMEOUT_BP               	19
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN0_DESC_DBL_TIMEOUT_BP               	18
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN3_DESC_TIMEOUT_BP                   	17
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN2_DESC_TIMEOUT_BP                   	16
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN1_DESC_TIMEOUT_BP                   	15
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN0_DESC_TIMEOUT_BP                   	14
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN3_TX_DESC_INV_OP_BP                 	13
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN2_TX_DESC_INV_OP_BP                 	12
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN1_TX_DESC_INV_OP_BP                 	11
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN0_TX_DESC_INV_OP_BP                 	10
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN3_TX_DESC_UNALGN_GET_BP             	9
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN2_TX_DESC_UNALGN_GET_BP             	8
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN1_TX_DESC_UNALGN_GET_BP             	7
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN0_TX_DESC_UNALGN_GET_BP             	6
#define AR_NIC_BTE_ERR_FIRST_FLG_RD_RSP_PKT_ERR_BP                      	5
#define AR_NIC_BTE_ERR_FIRST_FLG_RD_RSP_MBE_BP                          	4
#define AR_NIC_BTE_ERR_FIRST_FLG_RD_RSP_SBE_BP                          	3
#define AR_NIC_BTE_ERR_FIRST_FLG_TX_DESC_TBL_MBE_BP                     	2
#define AR_NIC_BTE_ERR_FIRST_FLG_TX_DESC_TBL_SBE_BP                     	1
#define AR_NIC_BTE_ERR_FIRST_FLG_DIAG_ONLY_BP                           	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN3_DEBUG_QW                          	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN2_DEBUG_QW                          	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN1_DEBUG_QW                          	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN0_DEBUG_QW                          	0
#define AR_NIC_BTE_ERR_FIRST_FLG_FMA_CQE_PERR_QW                        	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN3_NAT_ERR_QW                        	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN2_NAT_ERR_QW                        	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN1_NAT_ERR_QW                        	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN0_NAT_ERR_QW                        	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN3_ALGN_BUF1_PERR_QW                 	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN3_ALGN_BUF0_PERR_QW                 	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN2_ALGN_BUF1_PERR_QW                 	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN2_ALGN_BUF0_PERR_QW                 	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN1_ALGN_BUF1_PERR_QW                 	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN1_ALGN_BUF0_PERR_QW                 	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN0_ALGN_BUF1_PERR_QW                 	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN0_ALGN_BUF0_PERR_QW                 	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN3_SSID_DROPPED_COMPLETE_QW          	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN2_SSID_DROPPED_COMPLETE_QW          	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN1_SSID_DROPPED_COMPLETE_QW          	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN0_SSID_DROPPED_COMPLETE_QW          	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN3_BTE_DROPPED_COMPLETE_QW           	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN2_BTE_DROPPED_COMPLETE_QW           	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN1_BTE_DROPPED_COMPLETE_QW           	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN0_BTE_DROPPED_COMPLETE_QW           	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN3_DESC_DBL_TIMEOUT_QW               	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN2_DESC_DBL_TIMEOUT_QW               	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN1_DESC_DBL_TIMEOUT_QW               	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN0_DESC_DBL_TIMEOUT_QW               	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN3_DESC_TIMEOUT_QW                   	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN2_DESC_TIMEOUT_QW                   	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN1_DESC_TIMEOUT_QW                   	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN0_DESC_TIMEOUT_QW                   	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN3_TX_DESC_INV_OP_QW                 	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN2_TX_DESC_INV_OP_QW                 	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN1_TX_DESC_INV_OP_QW                 	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN0_TX_DESC_INV_OP_QW                 	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN3_TX_DESC_UNALGN_GET_QW             	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN2_TX_DESC_UNALGN_GET_QW             	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN1_TX_DESC_UNALGN_GET_QW             	0
#define AR_NIC_BTE_ERR_FIRST_FLG_CHN0_TX_DESC_UNALGN_GET_QW             	0
#define AR_NIC_BTE_ERR_FIRST_FLG_RD_RSP_PKT_ERR_QW                      	0
#define AR_NIC_BTE_ERR_FIRST_FLG_RD_RSP_MBE_QW                          	0
#define AR_NIC_BTE_ERR_FIRST_FLG_RD_RSP_SBE_QW                          	0
#define AR_NIC_BTE_ERR_FIRST_FLG_TX_DESC_TBL_MBE_QW                     	0
#define AR_NIC_BTE_ERR_FIRST_FLG_TX_DESC_TBL_SBE_QW                     	0
#define AR_NIC_BTE_ERR_FIRST_FLG_DIAG_ONLY_QW                           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_ERR_INFO_DST DEFINES
 */
#define AR_NIC_BTE_ERR_INFO_DST_MBE_PART_MASK                           	0x1f00000000000000ull
#define AR_NIC_BTE_ERR_INFO_DST_MBE_ADDRESS_MASK                        	0x007ff00000000000ull
#define AR_NIC_BTE_ERR_INFO_DST_MBE_SYNDROME_MASK                       	0x00000ff000000000ull
#define AR_NIC_BTE_ERR_INFO_DST_MMR_CREATED_MBE_MASK                    	0x0000000100000000ull
#define AR_NIC_BTE_ERR_INFO_DST_SBE_PART_MASK                           	0x000000001f000000ull
#define AR_NIC_BTE_ERR_INFO_DST_SBE_ADDRESS_MASK                        	0x00000000007ff000ull
#define AR_NIC_BTE_ERR_INFO_DST_SBE_SYNDROME_MASK                       	0x0000000000000ff0ull
#define AR_NIC_BTE_ERR_INFO_DST_MMR_CREATED_SBE_MASK                    	0x0000000000000001ull
#define AR_NIC_BTE_ERR_INFO_DST_MBE_PART_BP                             	56
#define AR_NIC_BTE_ERR_INFO_DST_MBE_ADDRESS_BP                          	44
#define AR_NIC_BTE_ERR_INFO_DST_MBE_SYNDROME_BP                         	36
#define AR_NIC_BTE_ERR_INFO_DST_MMR_CREATED_MBE_BP                      	32
#define AR_NIC_BTE_ERR_INFO_DST_SBE_PART_BP                             	24
#define AR_NIC_BTE_ERR_INFO_DST_SBE_ADDRESS_BP                          	12
#define AR_NIC_BTE_ERR_INFO_DST_SBE_SYNDROME_BP                         	4
#define AR_NIC_BTE_ERR_INFO_DST_MMR_CREATED_SBE_BP                      	0
#define AR_NIC_BTE_ERR_INFO_DST_MBE_PART_QW                             	0
#define AR_NIC_BTE_ERR_INFO_DST_MBE_ADDRESS_QW                          	0
#define AR_NIC_BTE_ERR_INFO_DST_MBE_SYNDROME_QW                         	0
#define AR_NIC_BTE_ERR_INFO_DST_MMR_CREATED_MBE_QW                      	0
#define AR_NIC_BTE_ERR_INFO_DST_SBE_PART_QW                             	0
#define AR_NIC_BTE_ERR_INFO_DST_SBE_ADDRESS_QW                          	0
#define AR_NIC_BTE_ERR_INFO_DST_SBE_SYNDROME_QW                         	0
#define AR_NIC_BTE_ERR_INFO_DST_MMR_CREATED_SBE_QW                      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_ERR_INFO_CNT_SBE_DST DEFINES
 */
#define AR_NIC_BTE_ERR_INFO_CNT_SBE_DST_CNT_MASK                        	0xffffffffffffffffull
#define AR_NIC_BTE_ERR_INFO_CNT_SBE_DST_CNT_BP                          	0
#define AR_NIC_BTE_ERR_INFO_CNT_SBE_DST_CNT_QW                          	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_ERR_INFO_CNT_MBE_DST DEFINES
 */
#define AR_NIC_BTE_ERR_INFO_CNT_MBE_DST_CNT_MASK                        	0xffffffffffffffffull
#define AR_NIC_BTE_ERR_INFO_CNT_MBE_DST_CNT_BP                          	0
#define AR_NIC_BTE_ERR_INFO_CNT_MBE_DST_CNT_QW                          	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_ERR_INFO_AB0 DEFINES
 */
#define AR_NIC_BTE_ERR_INFO_AB0_ADDRESS_MASK                            	0x00000000007f0000ull
#define AR_NIC_BTE_ERR_INFO_AB0_PARITY_MASK_MASK                        	0x000000000000ffffull
#define AR_NIC_BTE_ERR_INFO_AB0_ADDRESS_BP                              	16
#define AR_NIC_BTE_ERR_INFO_AB0_PARITY_MASK_BP                          	0
#define AR_NIC_BTE_ERR_INFO_AB0_ADDRESS_QW                              	0
#define AR_NIC_BTE_ERR_INFO_AB0_PARITY_MASK_QW                          	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_ERR_INFO_AB1 DEFINES
 */
#define AR_NIC_BTE_ERR_INFO_AB1_ADDRESS_MASK                            	0x00000000007f0000ull
#define AR_NIC_BTE_ERR_INFO_AB1_PARITY_MASK_MASK                        	0x000000000000ffffull
#define AR_NIC_BTE_ERR_INFO_AB1_ADDRESS_BP                              	16
#define AR_NIC_BTE_ERR_INFO_AB1_PARITY_MASK_BP                          	0
#define AR_NIC_BTE_ERR_INFO_AB1_ADDRESS_QW                              	0
#define AR_NIC_BTE_ERR_INFO_AB1_PARITY_MASK_QW                          	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_ERR_INFO_CNT_AB0 DEFINES
 */
#define AR_NIC_BTE_ERR_INFO_CNT_AB0_CNT_MASK                            	0xffffffffffffffffull
#define AR_NIC_BTE_ERR_INFO_CNT_AB0_CNT_BP                              	0
#define AR_NIC_BTE_ERR_INFO_CNT_AB0_CNT_QW                              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_ERR_INFO_CNT_AB1 DEFINES
 */
#define AR_NIC_BTE_ERR_INFO_CNT_AB1_CNT_MASK                            	0xffffffffffffffffull
#define AR_NIC_BTE_ERR_INFO_CNT_AB1_CNT_BP                              	0
#define AR_NIC_BTE_ERR_INFO_CNT_AB1_CNT_QW                              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_ERR_INFO_FMA_CQE0 DEFINES
 */
#define AR_NIC_BTE_ERR_INFO_FMA_CQE0_PARITY_MASK                        	0x0800000000000000ull
#define AR_NIC_BTE_ERR_INFO_FMA_CQE0_DATA_MASK                          	0x07ffffffffffffffull
#define AR_NIC_BTE_ERR_INFO_FMA_CQE0_PARITY_BP                          	59
#define AR_NIC_BTE_ERR_INFO_FMA_CQE0_DATA_BP                            	0
#define AR_NIC_BTE_ERR_INFO_FMA_CQE0_PARITY_QW                          	0
#define AR_NIC_BTE_ERR_INFO_FMA_CQE0_DATA_QW                            	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_ERR_INFO_FMA_CQE1 DEFINES
 */
#define AR_NIC_BTE_ERR_INFO_FMA_CQE1_OVERRUN_MASK                       	0x0000000000000100ull
#define AR_NIC_BTE_ERR_INFO_FMA_CQE1_ADDRESS_MASK                       	0x000000000000007full
#define AR_NIC_BTE_ERR_INFO_FMA_CQE1_OVERRUN_BP                         	8
#define AR_NIC_BTE_ERR_INFO_FMA_CQE1_ADDRESS_BP                         	0
#define AR_NIC_BTE_ERR_INFO_FMA_CQE1_OVERRUN_QW                         	0
#define AR_NIC_BTE_ERR_INFO_FMA_CQE1_ADDRESS_QW                         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_ERR_INFO_RD_RSP_SBE DEFINES
 */
#define AR_NIC_BTE_ERR_INFO_RD_RSP_SBE_PI_ID_MASK                       	0x0000000003ff0000ull
#define AR_NIC_BTE_ERR_INFO_RD_RSP_SBE_PART_MASK                        	0x000000000000ff00ull
#define AR_NIC_BTE_ERR_INFO_RD_RSP_SBE_SYNDROME_MASK                    	0x00000000000000ffull
#define AR_NIC_BTE_ERR_INFO_RD_RSP_SBE_PI_ID_BP                         	16
#define AR_NIC_BTE_ERR_INFO_RD_RSP_SBE_PART_BP                          	8
#define AR_NIC_BTE_ERR_INFO_RD_RSP_SBE_SYNDROME_BP                      	0
#define AR_NIC_BTE_ERR_INFO_RD_RSP_SBE_PI_ID_QW                         	0
#define AR_NIC_BTE_ERR_INFO_RD_RSP_SBE_PART_QW                          	0
#define AR_NIC_BTE_ERR_INFO_RD_RSP_SBE_SYNDROME_QW                      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_ERR_INFO_RD_RSP_MBE DEFINES
 */
#define AR_NIC_BTE_ERR_INFO_RD_RSP_MBE_PI_ID_MASK                       	0x0000000003ff0000ull
#define AR_NIC_BTE_ERR_INFO_RD_RSP_MBE_PART_MASK                        	0x000000000000ff00ull
#define AR_NIC_BTE_ERR_INFO_RD_RSP_MBE_SYNDROME_MASK                    	0x00000000000000ffull
#define AR_NIC_BTE_ERR_INFO_RD_RSP_MBE_PI_ID_BP                         	16
#define AR_NIC_BTE_ERR_INFO_RD_RSP_MBE_PART_BP                          	8
#define AR_NIC_BTE_ERR_INFO_RD_RSP_MBE_SYNDROME_BP                      	0
#define AR_NIC_BTE_ERR_INFO_RD_RSP_MBE_PI_ID_QW                         	0
#define AR_NIC_BTE_ERR_INFO_RD_RSP_MBE_PART_QW                          	0
#define AR_NIC_BTE_ERR_INFO_RD_RSP_MBE_SYNDROME_QW                      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_ERR_INFO_CNT_SBE_RD DEFINES
 */
#define AR_NIC_BTE_ERR_INFO_CNT_SBE_RD_CNT_MASK                         	0xffffffffffffffffull
#define AR_NIC_BTE_ERR_INFO_CNT_SBE_RD_CNT_BP                           	0
#define AR_NIC_BTE_ERR_INFO_CNT_SBE_RD_CNT_QW                           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_ERR_INFO_CNT_MBE_RD DEFINES
 */
#define AR_NIC_BTE_ERR_INFO_CNT_MBE_RD_CNT_MASK                         	0xffffffffffffffffull
#define AR_NIC_BTE_ERR_INFO_CNT_MBE_RD_CNT_BP                           	0
#define AR_NIC_BTE_ERR_INFO_CNT_MBE_RD_CNT_QW                           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_ERR_INFO_RD_RSP DEFINES
 */
#define AR_NIC_BTE_ERR_INFO_RD_RSP_FLIT_NUM_MASK                        	0x0000070000000000ull
#define AR_NIC_BTE_ERR_INFO_RD_RSP_RSTATUS_MASK                         	0x0000003f00000000ull
#define AR_NIC_BTE_ERR_INFO_RD_RSP_PI_ID_MASK                           	0x000000003ff00000ull
#define AR_NIC_BTE_ERR_INFO_RD_RSP_RSPCMD_MASK                          	0x0000000000070000ull
#define AR_NIC_BTE_ERR_INFO_RD_RSP_UV_MASK                              	0x0000000000002000ull
#define AR_NIC_BTE_ERR_INFO_RD_RSP_TAIL_MASK                            	0x0000000000001000ull
#define AR_NIC_BTE_ERR_INFO_RD_RSP_PARITY_MASK                          	0x0000000000000f00ull
#define AR_NIC_BTE_ERR_INFO_RD_RSP_RSTATUS_ERR_MASK                     	0x0000000000000040ull
#define AR_NIC_BTE_ERR_INFO_RD_RSP_RSPCMD_ERR_MASK                      	0x0000000000000020ull
#define AR_NIC_BTE_ERR_INFO_RD_RSP_TAIL_ERR_MASK                        	0x0000000000000010ull
#define AR_NIC_BTE_ERR_INFO_RD_RSP_PARITY_ERR_MASK                      	0x000000000000000full
#define AR_NIC_BTE_ERR_INFO_RD_RSP_FLIT_NUM_BP                          	40
#define AR_NIC_BTE_ERR_INFO_RD_RSP_RSTATUS_BP                           	32
#define AR_NIC_BTE_ERR_INFO_RD_RSP_PI_ID_BP                             	20
#define AR_NIC_BTE_ERR_INFO_RD_RSP_RSPCMD_BP                            	16
#define AR_NIC_BTE_ERR_INFO_RD_RSP_UV_BP                                	13
#define AR_NIC_BTE_ERR_INFO_RD_RSP_TAIL_BP                              	12
#define AR_NIC_BTE_ERR_INFO_RD_RSP_PARITY_BP                            	8
#define AR_NIC_BTE_ERR_INFO_RD_RSP_RSTATUS_ERR_BP                       	6
#define AR_NIC_BTE_ERR_INFO_RD_RSP_RSPCMD_ERR_BP                        	5
#define AR_NIC_BTE_ERR_INFO_RD_RSP_TAIL_ERR_BP                          	4
#define AR_NIC_BTE_ERR_INFO_RD_RSP_PARITY_ERR_BP                        	0
#define AR_NIC_BTE_ERR_INFO_RD_RSP_FLIT_NUM_QW                          	0
#define AR_NIC_BTE_ERR_INFO_RD_RSP_RSTATUS_QW                           	0
#define AR_NIC_BTE_ERR_INFO_RD_RSP_PI_ID_QW                             	0
#define AR_NIC_BTE_ERR_INFO_RD_RSP_RSPCMD_QW                            	0
#define AR_NIC_BTE_ERR_INFO_RD_RSP_UV_QW                                	0
#define AR_NIC_BTE_ERR_INFO_RD_RSP_TAIL_QW                              	0
#define AR_NIC_BTE_ERR_INFO_RD_RSP_PARITY_QW                            	0
#define AR_NIC_BTE_ERR_INFO_RD_RSP_RSTATUS_ERR_QW                       	0
#define AR_NIC_BTE_ERR_INFO_RD_RSP_RSPCMD_ERR_QW                        	0
#define AR_NIC_BTE_ERR_INFO_RD_RSP_TAIL_ERR_QW                          	0
#define AR_NIC_BTE_ERR_INFO_RD_RSP_PARITY_ERR_QW                        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_ERR_INFO_CNT_PKT_RD DEFINES
 */
#define AR_NIC_BTE_ERR_INFO_CNT_PKT_RD_CNT_MASK                         	0xffffffffffffffffull
#define AR_NIC_BTE_ERR_INFO_CNT_PKT_RD_CNT_BP                           	0
#define AR_NIC_BTE_ERR_INFO_CNT_PKT_RD_CNT_QW                           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_ERR_INFO_TIMEOUT DEFINES
 */
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_NAT_TRANS_MASK                      	0x1000000000000000ull
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_BTE_OP_MASK                         	0x0c00000000000000ull
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_CQ_REQ_CNT_MASK                     	0x03e0000000000000ull
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_GET_REQ_CNT_MASK                    	0x001ffc0000000000ull
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_RD_PARB_FLT_CNT_MASK                	0x000003e000000000ull
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_RD_PARB_PKT_CNT_MASK                	0x0000001fe0000000ull
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_WR_PARB_FLT_CNT_MASK                	0x000000001f000000ull
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_TARB_FLT_CNT_MASK                   	0x0000000000f80000ull
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_TARB_PKT_CNT_MASK                   	0x000000000007ff00ull
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_TX_STATE_MASK                       	0x00000000000000ffull
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_NAT_TRANS_BP                        	60
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_BTE_OP_BP                           	58
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_CQ_REQ_CNT_BP                       	53
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_GET_REQ_CNT_BP                      	42
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_RD_PARB_FLT_CNT_BP                  	37
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_RD_PARB_PKT_CNT_BP                  	29
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_WR_PARB_FLT_CNT_BP                  	24
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_TARB_FLT_CNT_BP                     	19
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_TARB_PKT_CNT_BP                     	8
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_TX_STATE_BP                         	0
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_NAT_TRANS_QW                        	0
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_BTE_OP_QW                           	0
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_CQ_REQ_CNT_QW                       	0
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_GET_REQ_CNT_QW                      	0
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_RD_PARB_FLT_CNT_QW                  	0
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_RD_PARB_PKT_CNT_QW                  	0
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_WR_PARB_FLT_CNT_QW                  	0
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_TARB_FLT_CNT_QW                     	0
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_TARB_PKT_CNT_QW                     	0
#define AR_NIC_BTE_ERR_INFO_TIMEOUT_TX_STATE_QW                         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_ERR_INFO_DBG DEFINES
 */
#define AR_NIC_BTE_ERR_INFO_DBG_TX_WR_IDX_MASK                          	0x07ff000000000000ull
#define AR_NIC_BTE_ERR_INFO_DBG_SSIDS_IN_USE_MASK                       	0x00003ff000000000ull
#define AR_NIC_BTE_ERR_INFO_DBG_TX_STATUS_MASK                          	0x00000003f0000000ull
#define AR_NIC_BTE_ERR_INFO_DBG_TX_DLY_IRQ_MASK                         	0x0000000008000000ull
#define AR_NIC_BTE_ERR_INFO_DBG_TX_RD_IDX_MASK                          	0x0000000007ff0000ull
#define AR_NIC_BTE_ERR_INFO_DBG_PI_RSP_ERROR_MASK                       	0x0000000000008000ull
#define AR_NIC_BTE_ERR_INFO_DBG_NAT_ERROR_MASK                          	0x0000000000004000ull
#define AR_NIC_BTE_ERR_INFO_DBG_ALIGN_BUF_PERR_MASK                     	0x0000000000002000ull
#define AR_NIC_BTE_ERR_INFO_DBG_ALIGN_DONE_MASK                         	0x0000000000001000ull
#define AR_NIC_BTE_ERR_INFO_DBG_TX_TIMEOUT_MASK                         	0x0000000000000800ull
#define AR_NIC_BTE_ERR_INFO_DBG_UNALIGNED_MASK                          	0x0000000000000400ull
#define AR_NIC_BTE_ERR_INFO_DBG_TX_CONCATENATE_MASK                     	0x0000000000000200ull
#define AR_NIC_BTE_ERR_INFO_DBG_TX_DESC_MBE_MASK                        	0x0000000000000100ull
#define AR_NIC_BTE_ERR_INFO_DBG_TX_STATE_MASK                           	0x00000000000000ffull
#define AR_NIC_BTE_ERR_INFO_DBG_TX_WR_IDX_BP                            	48
#define AR_NIC_BTE_ERR_INFO_DBG_SSIDS_IN_USE_BP                         	36
#define AR_NIC_BTE_ERR_INFO_DBG_TX_STATUS_BP                            	28
#define AR_NIC_BTE_ERR_INFO_DBG_TX_DLY_IRQ_BP                           	27
#define AR_NIC_BTE_ERR_INFO_DBG_TX_RD_IDX_BP                            	16
#define AR_NIC_BTE_ERR_INFO_DBG_PI_RSP_ERROR_BP                         	15
#define AR_NIC_BTE_ERR_INFO_DBG_NAT_ERROR_BP                            	14
#define AR_NIC_BTE_ERR_INFO_DBG_ALIGN_BUF_PERR_BP                       	13
#define AR_NIC_BTE_ERR_INFO_DBG_ALIGN_DONE_BP                           	12
#define AR_NIC_BTE_ERR_INFO_DBG_TX_TIMEOUT_BP                           	11
#define AR_NIC_BTE_ERR_INFO_DBG_UNALIGNED_BP                            	10
#define AR_NIC_BTE_ERR_INFO_DBG_TX_CONCATENATE_BP                       	9
#define AR_NIC_BTE_ERR_INFO_DBG_TX_DESC_MBE_BP                          	8
#define AR_NIC_BTE_ERR_INFO_DBG_TX_STATE_BP                             	0
#define AR_NIC_BTE_ERR_INFO_DBG_TX_WR_IDX_QW                            	0
#define AR_NIC_BTE_ERR_INFO_DBG_SSIDS_IN_USE_QW                         	0
#define AR_NIC_BTE_ERR_INFO_DBG_TX_STATUS_QW                            	0
#define AR_NIC_BTE_ERR_INFO_DBG_TX_DLY_IRQ_QW                           	0
#define AR_NIC_BTE_ERR_INFO_DBG_TX_RD_IDX_QW                            	0
#define AR_NIC_BTE_ERR_INFO_DBG_PI_RSP_ERROR_QW                         	0
#define AR_NIC_BTE_ERR_INFO_DBG_NAT_ERROR_QW                            	0
#define AR_NIC_BTE_ERR_INFO_DBG_ALIGN_BUF_PERR_QW                       	0
#define AR_NIC_BTE_ERR_INFO_DBG_ALIGN_DONE_QW                           	0
#define AR_NIC_BTE_ERR_INFO_DBG_TX_TIMEOUT_QW                           	0
#define AR_NIC_BTE_ERR_INFO_DBG_UNALIGNED_QW                            	0
#define AR_NIC_BTE_ERR_INFO_DBG_TX_CONCATENATE_QW                       	0
#define AR_NIC_BTE_ERR_INFO_DBG_TX_DESC_MBE_QW                          	0
#define AR_NIC_BTE_ERR_INFO_DBG_TX_STATE_QW                             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_STS_TARB DEFINES
 */
#define AR_NIC_BTE_STS_TARB_BAD_RSP_CNT_MASK                            	0x00ff000000000000ull
#define AR_NIC_BTE_STS_TARB_FLT_CNT_MASK                                	0x0000001f00000000ull
#define AR_NIC_BTE_STS_TARB_PKT_CNT_MASK                                	0x00000000000007ffull
#define AR_NIC_BTE_STS_TARB_BAD_RSP_CNT_BP                              	48
#define AR_NIC_BTE_STS_TARB_FLT_CNT_BP                                  	32
#define AR_NIC_BTE_STS_TARB_PKT_CNT_BP                                  	0
#define AR_NIC_BTE_STS_TARB_BAD_RSP_CNT_QW                              	0
#define AR_NIC_BTE_STS_TARB_FLT_CNT_QW                                  	0
#define AR_NIC_BTE_STS_TARB_PKT_CNT_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_STS_TARB_CHN DEFINES
 */
#define AR_NIC_BTE_STS_TARB_CHN_CHN3_FLT_CNT_MASK                       	0xf800000000000000ull
#define AR_NIC_BTE_STS_TARB_CHN_CHN3_PKT_CNT_MASK                       	0x07ff000000000000ull
#define AR_NIC_BTE_STS_TARB_CHN_CHN2_FLT_CNT_MASK                       	0x0000f80000000000ull
#define AR_NIC_BTE_STS_TARB_CHN_CHN2_PKT_CNT_MASK                       	0x000007ff00000000ull
#define AR_NIC_BTE_STS_TARB_CHN_CHN1_FLT_CNT_MASK                       	0x00000000f8000000ull
#define AR_NIC_BTE_STS_TARB_CHN_CHN1_PKT_CNT_MASK                       	0x0000000007ff0000ull
#define AR_NIC_BTE_STS_TARB_CHN_CHN0_FLT_CNT_MASK                       	0x000000000000f800ull
#define AR_NIC_BTE_STS_TARB_CHN_CHN0_PKT_CNT_MASK                       	0x00000000000007ffull
#define AR_NIC_BTE_STS_TARB_CHN_CHN3_FLT_CNT_BP                         	59
#define AR_NIC_BTE_STS_TARB_CHN_CHN3_PKT_CNT_BP                         	48
#define AR_NIC_BTE_STS_TARB_CHN_CHN2_FLT_CNT_BP                         	43
#define AR_NIC_BTE_STS_TARB_CHN_CHN2_PKT_CNT_BP                         	32
#define AR_NIC_BTE_STS_TARB_CHN_CHN1_FLT_CNT_BP                         	27
#define AR_NIC_BTE_STS_TARB_CHN_CHN1_PKT_CNT_BP                         	16
#define AR_NIC_BTE_STS_TARB_CHN_CHN0_FLT_CNT_BP                         	11
#define AR_NIC_BTE_STS_TARB_CHN_CHN0_PKT_CNT_BP                         	0
#define AR_NIC_BTE_STS_TARB_CHN_CHN3_FLT_CNT_QW                         	0
#define AR_NIC_BTE_STS_TARB_CHN_CHN3_PKT_CNT_QW                         	0
#define AR_NIC_BTE_STS_TARB_CHN_CHN2_FLT_CNT_QW                         	0
#define AR_NIC_BTE_STS_TARB_CHN_CHN2_PKT_CNT_QW                         	0
#define AR_NIC_BTE_STS_TARB_CHN_CHN1_FLT_CNT_QW                         	0
#define AR_NIC_BTE_STS_TARB_CHN_CHN1_PKT_CNT_QW                         	0
#define AR_NIC_BTE_STS_TARB_CHN_CHN0_FLT_CNT_QW                         	0
#define AR_NIC_BTE_STS_TARB_CHN_CHN0_PKT_CNT_QW                         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_STS_PARB_WR DEFINES
 */
#define AR_NIC_BTE_STS_PARB_WR_FLT_CNT_MASK                             	0x0000001f00000000ull
#define AR_NIC_BTE_STS_PARB_WR_FLT_CNT_BP                               	32
#define AR_NIC_BTE_STS_PARB_WR_FLT_CNT_QW                               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_STS_PARB_WR_CHN DEFINES
 */
#define AR_NIC_BTE_STS_PARB_WR_CHN_CHN3_FLT_CNT_MASK                    	0xf800000000000000ull
#define AR_NIC_BTE_STS_PARB_WR_CHN_CHN2_FLT_CNT_MASK                    	0x0000f80000000000ull
#define AR_NIC_BTE_STS_PARB_WR_CHN_CHN1_FLT_CNT_MASK                    	0x00000000f8000000ull
#define AR_NIC_BTE_STS_PARB_WR_CHN_CHN0_FLT_CNT_MASK                    	0x000000000000f800ull
#define AR_NIC_BTE_STS_PARB_WR_CHN_CHN3_FLT_CNT_BP                      	59
#define AR_NIC_BTE_STS_PARB_WR_CHN_CHN2_FLT_CNT_BP                      	43
#define AR_NIC_BTE_STS_PARB_WR_CHN_CHN1_FLT_CNT_BP                      	27
#define AR_NIC_BTE_STS_PARB_WR_CHN_CHN0_FLT_CNT_BP                      	11
#define AR_NIC_BTE_STS_PARB_WR_CHN_CHN3_FLT_CNT_QW                      	0
#define AR_NIC_BTE_STS_PARB_WR_CHN_CHN2_FLT_CNT_QW                      	0
#define AR_NIC_BTE_STS_PARB_WR_CHN_CHN1_FLT_CNT_QW                      	0
#define AR_NIC_BTE_STS_PARB_WR_CHN_CHN0_FLT_CNT_QW                      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_STS_PARB_RD DEFINES
 */
#define AR_NIC_BTE_STS_PARB_RD_FLT_CNT_MASK                             	0x0000001f00000000ull
#define AR_NIC_BTE_STS_PARB_RD_PKT_CNT_MASK                             	0x00000000000000ffull
#define AR_NIC_BTE_STS_PARB_RD_FLT_CNT_BP                               	32
#define AR_NIC_BTE_STS_PARB_RD_PKT_CNT_BP                               	0
#define AR_NIC_BTE_STS_PARB_RD_FLT_CNT_QW                               	0
#define AR_NIC_BTE_STS_PARB_RD_PKT_CNT_QW                               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_STS_PARB_RD_CHN DEFINES
 */
#define AR_NIC_BTE_STS_PARB_RD_CHN_GET_REQ_CNT_MASK                     	0x07ff000000000000ull
#define AR_NIC_BTE_STS_PARB_RD_CHN_NAT_REQ_IP_MASK                      	0x0000010000000000ull
#define AR_NIC_BTE_STS_PARB_RD_CHN_RD_FLT_CNT_MASK                      	0x0000001f00000000ull
#define AR_NIC_BTE_STS_PARB_RD_CHN_RD_REQ_CNT_MASK                      	0x00000000000000ffull
#define AR_NIC_BTE_STS_PARB_RD_CHN_GET_REQ_CNT_BP                       	48
#define AR_NIC_BTE_STS_PARB_RD_CHN_NAT_REQ_IP_BP                        	40
#define AR_NIC_BTE_STS_PARB_RD_CHN_RD_FLT_CNT_BP                        	32
#define AR_NIC_BTE_STS_PARB_RD_CHN_RD_REQ_CNT_BP                        	0
#define AR_NIC_BTE_STS_PARB_RD_CHN_GET_REQ_CNT_QW                       	0
#define AR_NIC_BTE_STS_PARB_RD_CHN_NAT_REQ_IP_QW                        	0
#define AR_NIC_BTE_STS_PARB_RD_CHN_RD_FLT_CNT_QW                        	0
#define AR_NIC_BTE_STS_PARB_RD_CHN_RD_REQ_CNT_QW                        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_STS_TX_CTRL DEFINES
 */
#define AR_NIC_BTE_STS_TX_CTRL_CQE_IP_MASK                              	0x0000000001000000ull
#define AR_NIC_BTE_STS_TX_CTRL_TX_STATE_MASK                            	0x0000000000ff0000ull
#define AR_NIC_BTE_STS_TX_CTRL_SSIDS_IN_USE_MASK                        	0x00000000000003ffull
#define AR_NIC_BTE_STS_TX_CTRL_CQE_IP_BP                                	24
#define AR_NIC_BTE_STS_TX_CTRL_TX_STATE_BP                              	16
#define AR_NIC_BTE_STS_TX_CTRL_SSIDS_IN_USE_BP                          	0
#define AR_NIC_BTE_STS_TX_CTRL_CQE_IP_QW                                	0
#define AR_NIC_BTE_STS_TX_CTRL_TX_STATE_QW                              	0
#define AR_NIC_BTE_STS_TX_CTRL_SSIDS_IN_USE_QW                          	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_STS_ALGN_BUF DEFINES
 */
#define AR_NIC_BTE_STS_ALGN_BUF_BLOCK_VLD_MASK                          	0xffffffffffffffffull
#define AR_NIC_BTE_STS_ALGN_BUF_BLOCK_VLD_BP                            	0
#define AR_NIC_BTE_STS_ALGN_BUF_BLOCK_VLD_QW                            	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_DBG_ERRINJ_DESC DEFINES
 */
#define AR_NIC_BTE_DBG_ERRINJ_DESC_ADDRESS_MASK                         	0x000007ff00000000ull
#define AR_NIC_BTE_DBG_ERRINJ_DESC_CHECKBYTE_MASK                       	0x0000000000ff0000ull
#define AR_NIC_BTE_DBG_ERRINJ_DESC_RAMSELECT_MASK                       	0x00000000000001f0ull
#define AR_NIC_BTE_DBG_ERRINJ_DESC_TRIGGERED_MASK                       	0x0000000000000008ull
#define AR_NIC_BTE_DBG_ERRINJ_DESC_MODE_MASK                            	0x0000000000000006ull
#define AR_NIC_BTE_DBG_ERRINJ_DESC_ENABLE_MASK                          	0x0000000000000001ull
#define AR_NIC_BTE_DBG_ERRINJ_DESC_ADDRESS_BP                           	32
#define AR_NIC_BTE_DBG_ERRINJ_DESC_CHECKBYTE_BP                         	16
#define AR_NIC_BTE_DBG_ERRINJ_DESC_RAMSELECT_BP                         	4
#define AR_NIC_BTE_DBG_ERRINJ_DESC_TRIGGERED_BP                         	3
#define AR_NIC_BTE_DBG_ERRINJ_DESC_MODE_BP                              	1
#define AR_NIC_BTE_DBG_ERRINJ_DESC_ENABLE_BP                            	0
#define AR_NIC_BTE_DBG_ERRINJ_DESC_ADDRESS_QW                           	0
#define AR_NIC_BTE_DBG_ERRINJ_DESC_CHECKBYTE_QW                         	0
#define AR_NIC_BTE_DBG_ERRINJ_DESC_RAMSELECT_QW                         	0
#define AR_NIC_BTE_DBG_ERRINJ_DESC_TRIGGERED_QW                         	0
#define AR_NIC_BTE_DBG_ERRINJ_DESC_MODE_QW                              	0
#define AR_NIC_BTE_DBG_ERRINJ_DESC_ENABLE_QW                            	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_DBG_ERRINJ_ALGN DEFINES
 */
#define AR_NIC_BTE_DBG_ERRINJ_ALGN_ADDRESS_MASK                         	0x0000007f00000000ull
#define AR_NIC_BTE_DBG_ERRINJ_ALGN_PARITY_MASK                          	0x00000000ffff0000ull
#define AR_NIC_BTE_DBG_ERRINJ_ALGN_RAMSELECT_MASK                       	0x0000000000000030ull
#define AR_NIC_BTE_DBG_ERRINJ_ALGN_TRIGGERED_MASK                       	0x0000000000000008ull
#define AR_NIC_BTE_DBG_ERRINJ_ALGN_MODE_MASK                            	0x0000000000000006ull
#define AR_NIC_BTE_DBG_ERRINJ_ALGN_ENABLE_MASK                          	0x0000000000000001ull
#define AR_NIC_BTE_DBG_ERRINJ_ALGN_ADDRESS_BP                           	32
#define AR_NIC_BTE_DBG_ERRINJ_ALGN_PARITY_BP                            	16
#define AR_NIC_BTE_DBG_ERRINJ_ALGN_RAMSELECT_BP                         	4
#define AR_NIC_BTE_DBG_ERRINJ_ALGN_TRIGGERED_BP                         	3
#define AR_NIC_BTE_DBG_ERRINJ_ALGN_MODE_BP                              	1
#define AR_NIC_BTE_DBG_ERRINJ_ALGN_ENABLE_BP                            	0
#define AR_NIC_BTE_DBG_ERRINJ_ALGN_ADDRESS_QW                           	0
#define AR_NIC_BTE_DBG_ERRINJ_ALGN_PARITY_QW                            	0
#define AR_NIC_BTE_DBG_ERRINJ_ALGN_RAMSELECT_QW                         	0
#define AR_NIC_BTE_DBG_ERRINJ_ALGN_TRIGGERED_QW                         	0
#define AR_NIC_BTE_DBG_ERRINJ_ALGN_MODE_QW                              	0
#define AR_NIC_BTE_DBG_ERRINJ_ALGN_ENABLE_QW                            	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_DBG_ERRINJ_FMA_CQE DEFINES
 */
#define AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_ADDRESS_MASK                      	0x0000007f00000000ull
#define AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_TRIGGERED_MASK                    	0x0000000000000008ull
#define AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_MODE_MASK                         	0x0000000000000006ull
#define AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_ENABLE_MASK                       	0x0000000000000001ull
#define AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_ADDRESS_BP                        	32
#define AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_TRIGGERED_BP                      	3
#define AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_MODE_BP                           	1
#define AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_ENABLE_BP                         	0
#define AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_ADDRESS_QW                        	0
#define AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_TRIGGERED_QW                      	0
#define AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_MODE_QW                           	0
#define AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_ENABLE_QW                         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NIC_BTE_DBG_ERRINJ_RD_RSP DEFINES
 */
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP_CMD_MASK                           	0x0000070000000000ull
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP_RSTATUS_MASK                       	0x0000003f00000000ull
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP_CHECKBYTEUP_MASK                   	0x00000000ff000000ull
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP_CHECKBYTELO_MASK                   	0x0000000000ff0000ull
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP_PARITY_MASK                        	0x000000000000f000ull
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP_TAIL_MASK                          	0x0000000000000400ull
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP_COUNT_MASK                         	0x0000000000000070ull
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP_TRIGGERED_MASK                     	0x0000000000000008ull
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP_MODE_MASK                          	0x0000000000000002ull
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP_ENABLE_MASK                        	0x0000000000000001ull
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP_CMD_BP                             	40
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP_RSTATUS_BP                         	32
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP_CHECKBYTEUP_BP                     	24
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP_CHECKBYTELO_BP                     	16
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP_PARITY_BP                          	12
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP_TAIL_BP                            	10
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP_COUNT_BP                           	4
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP_TRIGGERED_BP                       	3
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP_MODE_BP                            	1
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP_ENABLE_BP                          	0
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP_CMD_QW                             	0
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP_RSTATUS_QW                         	0
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP_CHECKBYTEUP_QW                     	0
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP_CHECKBYTELO_QW                     	0
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP_PARITY_QW                          	0
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP_TAIL_QW                            	0
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP_COUNT_QW                           	0
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP_TRIGGERED_QW                       	0
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP_MODE_QW                            	0
#define AR_NIC_BTE_DBG_ERRINJ_RD_RSP_ENABLE_QW                          	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */



/*
 *  AR BTE MACROS
 */
#ifndef RD_FIELD
#define RD_FIELD(d, bp, m)	(((d)&(m))>>(bp))
#endif
#ifndef WR_FIELD
#define WR_FIELD(mmr, d, bp, m)	(mmr = (((mmr) & ~(m)) | ((((uint64_t)(d))<<(bp)) & (m))))
#endif
#define RF_AR_NIC_BTE_CFG_TBL_DESC_DEST_USER_DATA(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TBL_DESC_DEST_USER_DATA_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_DEST_USER_DATA_MASK)
#define WF_AR_NIC_BTE_CFG_TBL_DESC_DEST_USER_DATA(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TBL_DESC_DEST_USER_DATA_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_DEST_USER_DATA_MASK)
#define RF_AR_NIC_BTE_CFG_TBL_DESC_RESERVED_255(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TBL_DESC_RESERVED_255_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_RESERVED_255_MASK)
#define WF_AR_NIC_BTE_CFG_TBL_DESC_RESERVED_255(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TBL_DESC_RESERVED_255_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_RESERVED_255_MASK)
#define RF_AR_NIC_BTE_CFG_TBL_DESC_WC(mmr)                      	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TBL_DESC_WC_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_WC_MASK)
#define WF_AR_NIC_BTE_CFG_TBL_DESC_WC(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TBL_DESC_WC_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_WC_MASK)
#define RF_AR_NIC_BTE_CFG_TBL_DESC_TX_STS(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TBL_DESC_TX_STS_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_TX_STS_MASK)
#define WF_AR_NIC_BTE_CFG_TBL_DESC_TX_STS(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TBL_DESC_TX_STS_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_TX_STS_MASK)
#define RF_AR_NIC_BTE_CFG_TBL_DESC_TIMEOUT_ERR(mmr)             	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TBL_DESC_TIMEOUT_ERR_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_TIMEOUT_ERR_MASK)
#define WF_AR_NIC_BTE_CFG_TBL_DESC_TIMEOUT_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TBL_DESC_TIMEOUT_ERR_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_TIMEOUT_ERR_MASK)
#define RF_AR_NIC_BTE_CFG_TBL_DESC_BTE_COMPLETE(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TBL_DESC_BTE_COMPLETE_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_BTE_COMPLETE_MASK)
#define WF_AR_NIC_BTE_CFG_TBL_DESC_BTE_COMPLETE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TBL_DESC_BTE_COMPLETE_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_BTE_COMPLETE_MASK)
#define RF_AR_NIC_BTE_CFG_TBL_DESC_FMAL(mmr)                    	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TBL_DESC_FMAL_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_FMAL_MASK)
#define WF_AR_NIC_BTE_CFG_TBL_DESC_FMAL(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TBL_DESC_FMAL_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_FMAL_MASK)
#define RF_AR_NIC_BTE_CFG_TBL_DESC_RC(mmr)                      	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TBL_DESC_RC_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_RC_MASK)
#define WF_AR_NIC_BTE_CFG_TBL_DESC_RC(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TBL_DESC_RC_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_RC_MASK)
#define RF_AR_NIC_BTE_CFG_TBL_DESC_RD_RO(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TBL_DESC_RD_RO_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_RD_RO_MASK)
#define WF_AR_NIC_BTE_CFG_TBL_DESC_RD_RO(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TBL_DESC_RD_RO_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_RD_RO_MASK)
#define RF_AR_NIC_BTE_CFG_TBL_DESC_RD_NO_SNOOP(mmr)             	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TBL_DESC_RD_NO_SNOOP_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_RD_NO_SNOOP_MASK)
#define WF_AR_NIC_BTE_CFG_TBL_DESC_RD_NO_SNOOP(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TBL_DESC_RD_NO_SNOOP_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_RD_NO_SNOOP_MASK)
#define RF_AR_NIC_BTE_CFG_TBL_DESC_SRC_CQ_DATA(mmr)             	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TBL_DESC_SRC_CQ_DATA_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_SRC_CQ_DATA_MASK)
#define WF_AR_NIC_BTE_CFG_TBL_DESC_SRC_CQ_DATA(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TBL_DESC_SRC_CQ_DATA_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_SRC_CQ_DATA_MASK)
#define RF_AR_NIC_BTE_CFG_TBL_DESC_DELAYED_IRQ_EN(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TBL_DESC_DELAYED_IRQ_EN_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_DELAYED_IRQ_EN_MASK)
#define WF_AR_NIC_BTE_CFG_TBL_DESC_DELAYED_IRQ_EN(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TBL_DESC_DELAYED_IRQ_EN_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_DELAYED_IRQ_EN_MASK)
#define RF_AR_NIC_BTE_CFG_TBL_DESC_IRQ_MODE(mmr)                	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TBL_DESC_IRQ_MODE_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_IRQ_MODE_MASK)
#define WF_AR_NIC_BTE_CFG_TBL_DESC_IRQ_MODE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TBL_DESC_IRQ_MODE_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_IRQ_MODE_MASK)
#define RF_AR_NIC_BTE_CFG_TBL_DESC_BTE_FENCE(mmr)               	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TBL_DESC_BTE_FENCE_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_BTE_FENCE_MASK)
#define WF_AR_NIC_BTE_CFG_TBL_DESC_BTE_FENCE(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TBL_DESC_BTE_FENCE_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_BTE_FENCE_MASK)
#define RF_AR_NIC_BTE_CFG_TBL_DESC_BTE_IMMEDIATE(mmr)           	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TBL_DESC_BTE_IMMEDIATE_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_BTE_IMMEDIATE_MASK)
#define WF_AR_NIC_BTE_CFG_TBL_DESC_BTE_IMMEDIATE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TBL_DESC_BTE_IMMEDIATE_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_BTE_IMMEDIATE_MASK)
#define RF_AR_NIC_BTE_CFG_TBL_DESC_TX_CONCATENATE(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TBL_DESC_TX_CONCATENATE_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_TX_CONCATENATE_MASK)
#define WF_AR_NIC_BTE_CFG_TBL_DESC_TX_CONCATENATE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TBL_DESC_TX_CONCATENATE_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_TX_CONCATENATE_MASK)
#define RF_AR_NIC_BTE_CFG_TBL_DESC_LOC_PTAG(mmr)                	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TBL_DESC_LOC_PTAG_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_LOC_PTAG_MASK)
#define WF_AR_NIC_BTE_CFG_TBL_DESC_LOC_PTAG(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TBL_DESC_LOC_PTAG_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_LOC_PTAG_MASK)
#define RF_AR_NIC_BTE_CFG_TBL_DESC_REM_PTAG(mmr)                	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TBL_DESC_REM_PTAG_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_REM_PTAG_MASK)
#define WF_AR_NIC_BTE_CFG_TBL_DESC_REM_PTAG(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TBL_DESC_REM_PTAG_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_REM_PTAG_MASK)
#define RF_AR_NIC_BTE_CFG_TBL_DESC_SRC_CQH(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TBL_DESC_SRC_CQH_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_SRC_CQH_MASK)
#define WF_AR_NIC_BTE_CFG_TBL_DESC_SRC_CQH(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TBL_DESC_SRC_CQH_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_SRC_CQH_MASK)
#define RF_AR_NIC_BTE_CFG_TBL_DESC_XFER_LEN(mmr)                	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TBL_DESC_XFER_LEN_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_XFER_LEN_MASK)
#define WF_AR_NIC_BTE_CFG_TBL_DESC_XFER_LEN(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TBL_DESC_XFER_LEN_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_XFER_LEN_MASK)
#define RF_AR_NIC_BTE_CFG_TBL_DESC_REM_MDH(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TBL_DESC_REM_MDH_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_REM_MDH_MASK)
#define WF_AR_NIC_BTE_CFG_TBL_DESC_REM_MDH(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TBL_DESC_REM_MDH_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_REM_MDH_MASK)
#define RF_AR_NIC_BTE_CFG_TBL_DESC_LOC_MDH(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TBL_DESC_LOC_MDH_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_LOC_MDH_MASK)
#define WF_AR_NIC_BTE_CFG_TBL_DESC_LOC_MDH(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TBL_DESC_LOC_MDH_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_LOC_MDH_MASK)
#define RF_AR_NIC_BTE_CFG_TBL_DESC_LOC_PHYS_ADDR(mmr)           	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TBL_DESC_LOC_PHYS_ADDR_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_LOC_PHYS_ADDR_MASK)
#define WF_AR_NIC_BTE_CFG_TBL_DESC_LOC_PHYS_ADDR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TBL_DESC_LOC_PHYS_ADDR_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_LOC_PHYS_ADDR_MASK)
#define RF_AR_NIC_BTE_CFG_TBL_DESC_LOC_MEM_OFFSET(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TBL_DESC_LOC_MEM_OFFSET_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_LOC_MEM_OFFSET_MASK)
#define WF_AR_NIC_BTE_CFG_TBL_DESC_LOC_MEM_OFFSET(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TBL_DESC_LOC_MEM_OFFSET_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_LOC_MEM_OFFSET_MASK)
#define RF_AR_NIC_BTE_CFG_TBL_DESC_NTT_EN(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TBL_DESC_NTT_EN_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_NTT_EN_MASK)
#define WF_AR_NIC_BTE_CFG_TBL_DESC_NTT_EN(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TBL_DESC_NTT_EN_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_NTT_EN_MASK)
#define RF_AR_NIC_BTE_CFG_TBL_DESC_NAT_EN(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TBL_DESC_NAT_EN_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_NAT_EN_MASK)
#define WF_AR_NIC_BTE_CFG_TBL_DESC_NAT_EN(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TBL_DESC_NAT_EN_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_NAT_EN_MASK)
#define RF_AR_NIC_BTE_CFG_TBL_DESC_SRC_SSID_CQ_EN(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TBL_DESC_SRC_SSID_CQ_EN_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_SRC_SSID_CQ_EN_MASK)
#define WF_AR_NIC_BTE_CFG_TBL_DESC_SRC_SSID_CQ_EN(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TBL_DESC_SRC_SSID_CQ_EN_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_SRC_SSID_CQ_EN_MASK)
#define RF_AR_NIC_BTE_CFG_TBL_DESC_SRC_BTE_CQ_EN(mmr)           	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TBL_DESC_SRC_BTE_CQ_EN_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_SRC_BTE_CQ_EN_MASK)
#define WF_AR_NIC_BTE_CFG_TBL_DESC_SRC_BTE_CQ_EN(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TBL_DESC_SRC_BTE_CQ_EN_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_SRC_BTE_CQ_EN_MASK)
#define RF_AR_NIC_BTE_CFG_TBL_DESC_BTE_OP(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TBL_DESC_BTE_OP_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_BTE_OP_MASK)
#define WF_AR_NIC_BTE_CFG_TBL_DESC_BTE_OP(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TBL_DESC_BTE_OP_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_BTE_OP_MASK)
#define RF_AR_NIC_BTE_CFG_TBL_DESC_DEST_ENDPOINT(mmr)           	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TBL_DESC_DEST_ENDPOINT_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_DEST_ENDPOINT_MASK)
#define WF_AR_NIC_BTE_CFG_TBL_DESC_DEST_ENDPOINT(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TBL_DESC_DEST_ENDPOINT_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_DEST_ENDPOINT_MASK)
#define RF_AR_NIC_BTE_CFG_TBL_DESC_REM_MEM_OFFSET(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TBL_DESC_REM_MEM_OFFSET_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_REM_MEM_OFFSET_MASK)
#define WF_AR_NIC_BTE_CFG_TBL_DESC_REM_MEM_OFFSET(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TBL_DESC_REM_MEM_OFFSET_BP,\
									AR_NIC_BTE_CFG_TBL_DESC_REM_MEM_OFFSET_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_HI_BTE_UNUSED_145_82(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_HI_BTE_UNUSED_145_82_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_HI_BTE_UNUSED_145_82_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_HI_BTE_UNUSED_145_82(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_HI_BTE_UNUSED_145_82_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_HI_BTE_UNUSED_145_82_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_AGGREGATED_CQE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_AGGREGATED_CQE_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_AGGREGATED_CQE_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_AGGREGATED_CQE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_AGGREGATED_CQE_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_AGGREGATED_CQE_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD3(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD3_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD3_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD3_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD3_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD2(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD2_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD2_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD2_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD2_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD1(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD1_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD1_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD1_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD1_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD0(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD0_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD0_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD0_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_INV_CMD0_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR3(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR3_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR3_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR3_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR3_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR2(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR2_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR2_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR2_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR2_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR1(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR1_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR1_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR1_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR1_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR0(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR0_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR0_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR0_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_UNCORRECTABLE_ERR0_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR3(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR3_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR3_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR3_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR3_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR2(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR2_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR2_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR2_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR2_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR1(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR1_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR1_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR1_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR1_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR0(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR0_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR0_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR0_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TIMEOUT_ERR0_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR3(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR3_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR3_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR3_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR3_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR2(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR2_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR2_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR2_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR2_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR1(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR1_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR1_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR1_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR1_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR0(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR0_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR0_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR0_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NAT_ERR0_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR3(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR3_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR3_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR3_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR3_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR2(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR2_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR2_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR2_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR2_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR1(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR1_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR1_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR1_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR1_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR0(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR0_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR0_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR0_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PI_RD_RSP_ERR0_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP3(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP3_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP3_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP3_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP3_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP2(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP2_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP2_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP2_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP2_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP1(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP1_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP1_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP1_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP1_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP0(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP0_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP0_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP0_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_RSP0_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ3(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ3_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ3_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ3_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ3_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ2(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ2_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ2_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ2_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ2_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ1(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ1_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ1_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ1_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ1_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ0(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ0_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ0_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ0_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_RD_REQ0_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PARB_RD_PKT_BLK(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PARB_RD_PKT_BLK_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PARB_RD_PKT_BLK_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PARB_RD_PKT_BLK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PARB_RD_PKT_BLK_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PARB_RD_PKT_BLK_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PARB_RD_FLT_BLK(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PARB_RD_FLT_BLK_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PARB_RD_FLT_BLK_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PARB_RD_FLT_BLK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PARB_RD_FLT_BLK_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PARB_RD_FLT_BLK_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PARB_WR_FLT_BLK(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PARB_WR_FLT_BLK_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PARB_WR_FLT_BLK_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PARB_WR_FLT_BLK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PARB_WR_FLT_BLK_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PARB_WR_FLT_BLK_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TARB_PKT_BLK(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TARB_PKT_BLK_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TARB_PKT_BLK_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TARB_PKT_BLK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TARB_PKT_BLK_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TARB_PKT_BLK_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TARB_FLT_BLK(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TARB_FLT_BLK_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TARB_FLT_BLK_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TARB_FLT_BLK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TARB_FLT_BLK_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_TARB_FLT_BLK_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME3(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME3_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME3_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME3_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME3_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME2(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME2_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME2_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME2_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME2_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME1(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME1_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME1_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME1_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME1_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME0(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME0_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME0_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME0_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_PROC_TIME0_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC3(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC3_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC3_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC3(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC3_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC3_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC2(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC2_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC2_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC2(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC2_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC2_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC1(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC1_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC1_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC1(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC1_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC1_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC0(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC0_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC0_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC0_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_DESC0_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT3(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT3_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT3_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT3_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT3_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT2(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT2_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT2_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT2_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT2_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT1(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT1_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT1_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT1_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT1_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT0(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT0_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT0_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT0_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_CNTR_NET_PKT0_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_UNUSED_81_35(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_UNUSED_81_35_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_UNUSED_81_35_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_UNUSED_81_35(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_UNUSED_81_35_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_MID_BTE_UNUSED_81_35_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_UNUSED_81_35(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_UNUSED_81_35_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_UNUSED_81_35_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_UNUSED_81_35(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_UNUSED_81_35_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_UNUSED_81_35_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_BTE_PI_OS_IRQ(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_BTE_PI_OS_IRQ_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_BTE_PI_OS_IRQ_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_BTE_PI_OS_IRQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_BTE_PI_OS_IRQ_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_BTE_PI_OS_IRQ_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_BTE_LB_HSS_IRQ(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_BTE_LB_HSS_IRQ_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_BTE_LB_HSS_IRQ_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_BTE_LB_HSS_IRQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_BTE_LB_HSS_IRQ_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_BTE_LB_HSS_IRQ_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_R_Q_BTE_REQMON_RING_WRACK(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_R_Q_BTE_REQMON_RING_WRACK_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_R_Q_BTE_REQMON_RING_WRACK_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_R_Q_BTE_REQMON_RING_WRACK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_R_Q_BTE_REQMON_RING_WRACK_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_R_Q_BTE_REQMON_RING_WRACK_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_R_Q_BTE_REQMON_RING(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_R_Q_BTE_REQMON_RING_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_R_Q_BTE_REQMON_RING_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_R_Q_BTE_REQMON_RING(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_R_Q_BTE_REQMON_RING_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_R_Q_BTE_REQMON_RING_MASK)
#define RF_AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_I_REQMON_BTE_RING(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_I_REQMON_BTE_RING_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_I_REQMON_BTE_RING_MASK)
#define WF_AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_I_REQMON_BTE_RING(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_I_REQMON_BTE_RING_BP,\
									AR_NIC_BTE_BTE_MMR_RING_0_LO_BTE_I_REQMON_BTE_RING_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_HI_BTE_UNUSED_145_128(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_HI_BTE_UNUSED_145_128_BP,\
									AR_NIC_BTE_ERR_FLG_1_HI_BTE_UNUSED_145_128_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_HI_BTE_UNUSED_145_128(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_HI_BTE_UNUSED_145_128_BP,\
									AR_NIC_BTE_ERR_FLG_1_HI_BTE_UNUSED_145_128_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_UNUSED_127_111(mmr)     	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_UNUSED_127_111_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_UNUSED_127_111_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_UNUSED_127_111(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_UNUSED_127_111_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_UNUSED_127_111_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_DEBUG(mmr)         	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_DEBUG_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_DEBUG_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_DEBUG(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_DEBUG_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_DEBUG_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_DEBUG(mmr)         	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_DEBUG_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_DEBUG_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_DEBUG(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_DEBUG_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_DEBUG_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_DEBUG(mmr)         	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_DEBUG_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_DEBUG_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_DEBUG(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_DEBUG_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_DEBUG_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_DEBUG(mmr)         	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_DEBUG_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_DEBUG_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_DEBUG(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_DEBUG_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_DEBUG_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_FMA_CQE_PERR(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_FMA_CQE_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_FMA_CQE_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_FMA_CQE_PERR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_FMA_CQE_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_FMA_CQE_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_NAT_ERR(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_NAT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_NAT_ERR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_NAT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_NAT_ERR(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_NAT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_NAT_ERR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_NAT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_NAT_ERR(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_NAT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_NAT_ERR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_NAT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_NAT_ERR(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_NAT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_NAT_ERR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_NAT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_ALGN_BUF1_PERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_ALGN_BUF1_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_ALGN_BUF1_PERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_ALGN_BUF1_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_ALGN_BUF0_PERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_ALGN_BUF0_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_ALGN_BUF0_PERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_ALGN_BUF0_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_ALGN_BUF1_PERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_ALGN_BUF1_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_ALGN_BUF1_PERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_ALGN_BUF1_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_ALGN_BUF0_PERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_ALGN_BUF0_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_ALGN_BUF0_PERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_ALGN_BUF0_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_ALGN_BUF1_PERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_ALGN_BUF1_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_ALGN_BUF1_PERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_ALGN_BUF1_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_ALGN_BUF0_PERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_ALGN_BUF0_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_ALGN_BUF0_PERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_ALGN_BUF0_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_ALGN_BUF1_PERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_ALGN_BUF1_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_ALGN_BUF1_PERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_ALGN_BUF1_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_ALGN_BUF0_PERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_ALGN_BUF0_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_ALGN_BUF0_PERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_ALGN_BUF0_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_SSID_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_SSID_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_SSID_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_SSID_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_SSID_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_SSID_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_SSID_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_SSID_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_SSID_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_SSID_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_SSID_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_SSID_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_SSID_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_SSID_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_SSID_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_SSID_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_BTE_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_BTE_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_BTE_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_BTE_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_BTE_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_BTE_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_BTE_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_BTE_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_BTE_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_BTE_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_BTE_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_BTE_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_BTE_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_BTE_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_BTE_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_BTE_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_DESC_DBL_TIMEOUT(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_DESC_DBL_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_DESC_DBL_TIMEOUT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_DESC_DBL_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_DESC_DBL_TIMEOUT(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_DESC_DBL_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_DESC_DBL_TIMEOUT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_DESC_DBL_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_DESC_DBL_TIMEOUT(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_DESC_DBL_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_DESC_DBL_TIMEOUT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_DESC_DBL_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_DESC_DBL_TIMEOUT(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_DESC_DBL_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_DESC_DBL_TIMEOUT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_DESC_DBL_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_DESC_TIMEOUT(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_DESC_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_DESC_TIMEOUT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_DESC_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_DESC_TIMEOUT(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_DESC_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_DESC_TIMEOUT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_DESC_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_DESC_TIMEOUT(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_DESC_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_DESC_TIMEOUT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_DESC_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_DESC_TIMEOUT(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_DESC_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_DESC_TIMEOUT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_DESC_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_TX_DESC_INV_OP(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_TX_DESC_INV_OP_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_TX_DESC_INV_OP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_TX_DESC_INV_OP_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_TX_DESC_INV_OP(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_TX_DESC_INV_OP_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_TX_DESC_INV_OP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_TX_DESC_INV_OP_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_TX_DESC_INV_OP(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_TX_DESC_INV_OP_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_TX_DESC_INV_OP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_TX_DESC_INV_OP_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_TX_DESC_INV_OP(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_TX_DESC_INV_OP_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_TX_DESC_INV_OP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_TX_DESC_INV_OP_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_TX_DESC_UNALGN_GET(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_TX_DESC_UNALGN_GET_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_TX_DESC_UNALGN_GET(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN3_TX_DESC_UNALGN_GET_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_TX_DESC_UNALGN_GET(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_TX_DESC_UNALGN_GET_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_TX_DESC_UNALGN_GET(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN2_TX_DESC_UNALGN_GET_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_TX_DESC_UNALGN_GET(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_TX_DESC_UNALGN_GET_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_TX_DESC_UNALGN_GET(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN1_TX_DESC_UNALGN_GET_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_TX_DESC_UNALGN_GET(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_TX_DESC_UNALGN_GET_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_TX_DESC_UNALGN_GET(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_CHN0_TX_DESC_UNALGN_GET_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_RD_RSP_PKT_ERR(mmr)     	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_RD_RSP_PKT_ERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_RD_RSP_PKT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_RD_RSP_PKT_ERR(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_RD_RSP_PKT_ERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_RD_RSP_PKT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_RD_RSP_MBE(mmr)         	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_RD_RSP_MBE_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_RD_RSP_MBE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_RD_RSP_MBE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_RD_RSP_MBE_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_RD_RSP_MBE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_RD_RSP_SBE(mmr)         	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_RD_RSP_SBE_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_RD_RSP_SBE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_RD_RSP_SBE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_RD_RSP_SBE_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_RD_RSP_SBE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_TX_DESC_TBL_MBE(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_TX_DESC_TBL_MBE_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_TX_DESC_TBL_MBE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_TX_DESC_TBL_MBE(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_TX_DESC_TBL_MBE_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_TX_DESC_TBL_MBE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_TX_DESC_TBL_SBE(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_TX_DESC_TBL_SBE_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_TX_DESC_TBL_SBE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_TX_DESC_TBL_SBE(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_TX_DESC_TBL_SBE_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_TX_DESC_TBL_SBE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_DIAG_ONLY(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_DIAG_ONLY_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_DIAG_ONLY_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_MID_BTE_DIAG_ONLY(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_DIAG_ONLY_BP,\
									AR_NIC_BTE_ERR_FLG_1_MID_BTE_DIAG_ONLY_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_UNUSED_63_47(mmr)        	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_UNUSED_63_47_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_UNUSED_63_47_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_UNUSED_63_47(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_UNUSED_63_47_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_UNUSED_63_47_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_DEBUG(mmr)        	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_DEBUG_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_DEBUG_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_DEBUG(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_DEBUG_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_DEBUG_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_DEBUG(mmr)        	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_DEBUG_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_DEBUG_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_DEBUG(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_DEBUG_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_DEBUG_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_DEBUG(mmr)        	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_DEBUG_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_DEBUG_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_DEBUG(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_DEBUG_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_DEBUG_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_DEBUG(mmr)        	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_DEBUG_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_DEBUG_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_DEBUG(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_DEBUG_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_DEBUG_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_FMA_CQE_PERR(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_FMA_CQE_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_FMA_CQE_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_FMA_CQE_PERR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_FMA_CQE_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_FMA_CQE_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_NAT_ERR(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_NAT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_NAT_ERR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_NAT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_NAT_ERR(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_NAT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_NAT_ERR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_NAT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_NAT_ERR(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_NAT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_NAT_ERR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_NAT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_NAT_ERR(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_NAT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_NAT_ERR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_NAT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_ALGN_BUF1_PERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_ALGN_BUF1_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_ALGN_BUF1_PERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_ALGN_BUF1_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_ALGN_BUF0_PERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_ALGN_BUF0_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_ALGN_BUF0_PERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_ALGN_BUF0_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_ALGN_BUF1_PERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_ALGN_BUF1_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_ALGN_BUF1_PERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_ALGN_BUF1_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_ALGN_BUF0_PERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_ALGN_BUF0_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_ALGN_BUF0_PERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_ALGN_BUF0_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_ALGN_BUF1_PERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_ALGN_BUF1_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_ALGN_BUF1_PERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_ALGN_BUF1_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_ALGN_BUF0_PERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_ALGN_BUF0_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_ALGN_BUF0_PERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_ALGN_BUF0_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_ALGN_BUF1_PERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_ALGN_BUF1_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_ALGN_BUF1_PERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_ALGN_BUF1_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_ALGN_BUF0_PERR(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_ALGN_BUF0_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_ALGN_BUF0_PERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_ALGN_BUF0_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_SSID_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_SSID_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_SSID_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_SSID_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_SSID_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_SSID_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_SSID_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_SSID_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_SSID_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_SSID_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_SSID_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_SSID_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_SSID_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_SSID_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_SSID_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_SSID_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_BTE_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_BTE_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_BTE_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_BTE_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_BTE_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_BTE_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_BTE_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_BTE_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_BTE_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_BTE_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_BTE_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_BTE_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_BTE_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_BTE_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_BTE_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_BTE_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_DESC_DBL_TIMEOUT(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_DESC_DBL_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_DESC_DBL_TIMEOUT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_DESC_DBL_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_DESC_DBL_TIMEOUT(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_DESC_DBL_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_DESC_DBL_TIMEOUT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_DESC_DBL_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_DESC_DBL_TIMEOUT(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_DESC_DBL_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_DESC_DBL_TIMEOUT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_DESC_DBL_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_DESC_DBL_TIMEOUT(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_DESC_DBL_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_DESC_DBL_TIMEOUT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_DESC_DBL_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_DESC_TIMEOUT(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_DESC_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_DESC_TIMEOUT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_DESC_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_DESC_TIMEOUT(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_DESC_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_DESC_TIMEOUT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_DESC_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_DESC_TIMEOUT(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_DESC_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_DESC_TIMEOUT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_DESC_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_DESC_TIMEOUT(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_DESC_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_DESC_TIMEOUT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_DESC_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_TX_DESC_INV_OP(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_TX_DESC_INV_OP_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_TX_DESC_INV_OP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_TX_DESC_INV_OP_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_TX_DESC_INV_OP(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_TX_DESC_INV_OP_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_TX_DESC_INV_OP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_TX_DESC_INV_OP_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_TX_DESC_INV_OP(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_TX_DESC_INV_OP_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_TX_DESC_INV_OP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_TX_DESC_INV_OP_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_TX_DESC_INV_OP(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_TX_DESC_INV_OP_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_TX_DESC_INV_OP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_TX_DESC_INV_OP_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_TX_DESC_UNALGN_GET(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_TX_DESC_UNALGN_GET_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_TX_DESC_UNALGN_GET(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN3_TX_DESC_UNALGN_GET_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_TX_DESC_UNALGN_GET(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_TX_DESC_UNALGN_GET_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_TX_DESC_UNALGN_GET(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN2_TX_DESC_UNALGN_GET_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_TX_DESC_UNALGN_GET(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_TX_DESC_UNALGN_GET_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_TX_DESC_UNALGN_GET(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN1_TX_DESC_UNALGN_GET_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_TX_DESC_UNALGN_GET(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_TX_DESC_UNALGN_GET_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_TX_DESC_UNALGN_GET(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_CHN0_TX_DESC_UNALGN_GET_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_RD_RSP_PKT_ERR(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_RD_RSP_PKT_ERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_RD_RSP_PKT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_RD_RSP_PKT_ERR(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_RD_RSP_PKT_ERR_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_RD_RSP_PKT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_RD_RSP_MBE(mmr)        	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_RD_RSP_MBE_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_RD_RSP_MBE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_RD_RSP_MBE(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_RD_RSP_MBE_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_RD_RSP_MBE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_RD_RSP_SBE(mmr)        	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_RD_RSP_SBE_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_RD_RSP_SBE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_RD_RSP_SBE(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_RD_RSP_SBE_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_RD_RSP_SBE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_TX_DESC_TBL_MBE(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_TX_DESC_TBL_MBE_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_TX_DESC_TBL_MBE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_TX_DESC_TBL_MBE(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_TX_DESC_TBL_MBE_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_TX_DESC_TBL_MBE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_TX_DESC_TBL_SBE(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_TX_DESC_TBL_SBE_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_TX_DESC_TBL_SBE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_TX_DESC_TBL_SBE(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_TX_DESC_TBL_SBE_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_I_TX_DESC_TBL_SBE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_UNUSED_0(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_UNUSED_0_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_UNUSED_0_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_1_LO_BTE_UNUSED_0(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_UNUSED_0_BP,\
									AR_NIC_BTE_ERR_FLG_1_LO_BTE_UNUSED_0_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_TAIL(mmr)     	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_TAIL_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_TAIL_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_TAIL(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_TAIL_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_TAIL_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_VALID(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_VALID_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_VALID_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_VALID(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_VALID_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_VALID_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_P3(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_P3_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_P3_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_P3(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_P3_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_P3_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_LSTATUS(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_LSTATUS_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_LSTATUS_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_LSTATUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_LSTATUS_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_LSTATUS_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_AMO_DBG(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_AMO_DBG_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_AMO_DBG(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_HI_BTE_AMO_DBG_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_AMO_DBG(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_AMO_DBG_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_AMO_DBG(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_AMO_DBG_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_PKTSRC_DBG_PI(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_PKTSRC_DBG_PI_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_PKTSRC_DBG_PI_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_PKTSRC_DBG_PI(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_PKTSRC_DBG_PI_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_PKTSRC_DBG_PI_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_IRQINDEX(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_IRQINDEX_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_IRQINDEX_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_IRQINDEX(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_IRQINDEX_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_IRQINDEX_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_ADDR_5_2(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_ADDR_5_2_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_ADDR_5_2_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_ADDR_5_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_ADDR_5_2_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_ADDR_5_2_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_CNT_BM(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_CNT_BM_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_CNT_BM_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_CNT_BM(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_CNT_BM_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_CNT_BM_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_P2(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_P2_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_P2_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_P2(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_P2_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_P2_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_PI_ID(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_PI_ID_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_PI_ID_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_PI_ID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_PI_ID_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_PI_ID_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_ADDR_47_40(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_ADDR_47_40_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_ADDR_47_40_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_ADDR_47_40(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_ADDR_47_40_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_ADDR_47_40_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_TC(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_TC_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_TC_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_TC(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_TC_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_TC_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_REQCMD(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_REQCMD_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_REQCMD_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_REQCMD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_REQCMD_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_REQCMD_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_P1(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_P1_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_P1_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_P1(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_P1_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_P1_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_ADDR_39_6_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_MID_BTE_ADDR_39_6_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE_ADDR_39_6_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE_ADDR_39_6_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE_P0(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE_P0_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE_P0_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE_P0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE_P0_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE_P0_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE_PI_HINTS(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE_PI_HINTS_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE_PI_HINTS_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE_PI_HINTS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE_PI_HINTS_BP,\
									AR_NIC_BTE_BTE_TO_PARB_WR_PKT_2_LO_BTE_PI_HINTS_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_TAIL(mmr)     	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_TAIL_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_TAIL_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_TAIL(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_TAIL_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_TAIL_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_VALID(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_VALID_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_VALID_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_VALID(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_VALID_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_VALID_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_P3(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_P3_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_P3_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_P3(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_P3_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_P3_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_LSTATUS(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_LSTATUS_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_LSTATUS_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_LSTATUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_LSTATUS_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_LSTATUS_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_AMO_DBG(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_AMO_DBG_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_AMO_DBG(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_HI_BTE_AMO_DBG_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_AMO_DBG(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_AMO_DBG_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_AMO_DBG(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_AMO_DBG_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_PKTSRC_DBG_PI(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_PKTSRC_DBG_PI_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_PKTSRC_DBG_PI_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_PKTSRC_DBG_PI(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_PKTSRC_DBG_PI_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_PKTSRC_DBG_PI_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_IRQINDEX(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_IRQINDEX_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_IRQINDEX_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_IRQINDEX(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_IRQINDEX_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_IRQINDEX_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_ADDR_5_2(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_ADDR_5_2_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_ADDR_5_2_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_ADDR_5_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_ADDR_5_2_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_ADDR_5_2_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_CNT_BM(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_CNT_BM_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_CNT_BM_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_CNT_BM(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_CNT_BM_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_CNT_BM_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_P2(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_P2_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_P2_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_P2(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_P2_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_P2_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_PI_ID(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_PI_ID_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_PI_ID_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_PI_ID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_PI_ID_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_PI_ID_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_ADDR_47_40(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_ADDR_47_40_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_ADDR_47_40_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_ADDR_47_40(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_ADDR_47_40_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_ADDR_47_40_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_TC(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_TC_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_TC_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_TC(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_TC_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_TC_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_REQCMD(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_REQCMD_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_REQCMD_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_REQCMD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_REQCMD_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_REQCMD_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_P1(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_P1_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_P1_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_P1(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_P1_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_P1_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_ADDR_39_6_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_MID_BTE_ADDR_39_6_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE_ADDR_39_6_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE_ADDR_39_6_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE_P0(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE_P0_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE_P0_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE_P0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE_P0_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE_P0_MASK)
#define RF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE_PI_HINTS(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE_PI_HINTS_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE_PI_HINTS_MASK)
#define WF_AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE_PI_HINTS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE_PI_HINTS_BP,\
									AR_NIC_BTE_BTE_TO_PARB_RD_PKT_3_LO_BTE_PI_HINTS_MASK)
#define RF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_TAIL(mmr)        	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_TAIL_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_TAIL_MASK)
#define WF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_TAIL(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_TAIL_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_TAIL_MASK)
#define RF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_VALID(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_VALID_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_VALID_MASK)
#define WF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_VALID(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_VALID_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_VALID_MASK)
#define RF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_P3(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_P3_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_P3_MASK)
#define WF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_P3(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_P3_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_P3_MASK)
#define RF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_RC_1(mmr)        	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_RC_1_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_RC_1_MASK)
#define WF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_RC_1(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_RC_1_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_RC_1_MASK)
#define RF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_LSTATUS(mmr)     	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_LSTATUS_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_LSTATUS_MASK)
#define WF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_LSTATUS(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_LSTATUS_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_LSTATUS_MASK)
#define RF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_SSID_LCQH(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_SSID_LCQH_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_SSID_LCQH_MASK)
#define WF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_SSID_LCQH(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_SSID_LCQH_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_HI_BTE_SSID_LCQH_MASK)
#define RF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_SSID_LCQH(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_SSID_LCQH_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_SSID_LCQH_MASK)
#define WF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_SSID_LCQH(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_SSID_LCQH_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_SSID_LCQH_MASK)
#define RF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_SSID_CH(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_SSID_CH_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_SSID_CH_MASK)
#define WF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_SSID_CH(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_SSID_CH_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_SSID_CH_MASK)
#define RF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_ADDR_5_2(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_ADDR_5_2_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_ADDR_5_2_MASK)
#define WF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_ADDR_5_2(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_ADDR_5_2_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_ADDR_5_2_MASK)
#define RF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_CNT_BM(mmr)     	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_CNT_BM_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_CNT_BM_MASK)
#define WF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_CNT_BM(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_CNT_BM_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_CNT_BM_MASK)
#define RF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_P2(mmr)         	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_P2_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_P2_MASK)
#define WF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_P2(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_P2_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_P2_MASK)
#define RF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_RC_0(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_RC_0_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_RC_0_MASK)
#define WF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_RC_0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_RC_0_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_RC_0_MASK)
#define RF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_MDH(mmr)        	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_MDH_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_MDH_MASK)
#define WF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_MDH(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_MDH_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_MDH_MASK)
#define RF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_RC_2(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_RC_2_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_RC_2_MASK)
#define WF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_RC_2(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_RC_2_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_RC_2_MASK)
#define RF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_REQCMD(mmr)     	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_REQCMD_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_REQCMD_MASK)
#define WF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_REQCMD(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_REQCMD_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_REQCMD_MASK)
#define RF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_P1(mmr)         	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_P1_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_P1_MASK)
#define WF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_P1(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_P1_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_P1_MASK)
#define RF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_UV(mmr)         	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_UV_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_UV_MASK)
#define WF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_UV(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_UV_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_UV_MASK)
#define RF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_ADDR_39_6(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_ADDR_39_6_MASK)
#define WF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_MID_BTE_ADDR_39_6_MASK)
#define RF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_ADDR_39_6(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_ADDR_39_6_MASK)
#define WF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_ADDR_39_6(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_ADDR_39_6_MASK)
#define RF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_P0(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_P0_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_P0_MASK)
#define WF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_P0(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_P0_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_P0_MASK)
#define RF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_NTT(mmr)         	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_NTT_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_NTT_MASK)
#define WF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_NTT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_NTT_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_NTT_MASK)
#define RF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_SSID_CMD(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_SSID_CMD_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_SSID_CMD_MASK)
#define WF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_SSID_CMD(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_SSID_CMD_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_SSID_CMD_MASK)
#define RF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_PKT_SRC(mmr)     	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_PKT_SRC_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_PKT_SRC_MASK)
#define WF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_PKT_SRC(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_PKT_SRC_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_PKT_SRC_MASK)
#define RF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_PTAG(mmr)        	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_PTAG_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_PTAG_MASK)
#define WF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_PTAG(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_PTAG_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_PTAG_MASK)
#define RF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_DSTID(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_DSTID_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_DSTID_MASK)
#define WF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_DSTID(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_DSTID_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_DSTID_MASK)
#define RF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_DST(mmr)         	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_DST_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_DST_MASK)
#define WF_AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_DST(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_DST_BP,\
									AR_NIC_BTE_BTE_TO_TARB_PKT_4_LO_BTE_DST_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_TAIL(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_TAIL_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_TAIL_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_TAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_TAIL_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_TAIL_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_VALID(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_VALID_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_VALID_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_VALID_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_VALID_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_P3(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_P3_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_P3_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_P3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_P3_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_P3_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_LSTATUS(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_LSTATUS_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_LSTATUS_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_LSTATUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_LSTATUS_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_LSTATUS_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_AMO_DBG(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_AMO_DBG_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_AMO_DBG(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_HI_BTE_AMO_DBG_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_AMO_DBG(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_AMO_DBG_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_AMO_DBG(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_AMO_DBG_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_PKTSRC_DBG_PI(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_PKTSRC_DBG_PI_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_PKTSRC_DBG_PI_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_PKTSRC_DBG_PI(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_PKTSRC_DBG_PI_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_PKTSRC_DBG_PI_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_IRQINDEX(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_IRQINDEX_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_IRQINDEX_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_IRQINDEX(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_IRQINDEX_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_IRQINDEX_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_ADDR_5_2(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_ADDR_5_2_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_ADDR_5_2_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_ADDR_5_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_ADDR_5_2_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_ADDR_5_2_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_CNT_BM(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_CNT_BM_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_CNT_BM_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_CNT_BM(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_CNT_BM_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_CNT_BM_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_P2(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_P2_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_P2_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_P2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_P2_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_P2_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_PI_ID(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_PI_ID_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_PI_ID_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_PI_ID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_PI_ID_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_PI_ID_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_ADDR_47_40(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_ADDR_47_40_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_ADDR_47_40_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_ADDR_47_40(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_ADDR_47_40_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_ADDR_47_40_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_TC(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_TC_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_TC_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_TC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_TC_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_TC_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_REQCMD(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_REQCMD_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_REQCMD_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_REQCMD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_REQCMD_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_REQCMD_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_P1(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_P1_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_P1_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_P1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_P1_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_P1_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_ADDR_39_6_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_MID_BTE_ADDR_39_6_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE_ADDR_39_6_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE_ADDR_39_6_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE_P0(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE_P0_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE_P0_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE_P0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE_P0_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE_P0_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE_PI_HINTS(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE_PI_HINTS_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE_PI_HINTS_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE_PI_HINTS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE_PI_HINTS_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_WR_PKT_5_LO_BTE_PI_HINTS_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_TAIL(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_TAIL_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_TAIL_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_TAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_TAIL_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_TAIL_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_VALID(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_VALID_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_VALID_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_VALID_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_VALID_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_P3(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_P3_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_P3_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_P3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_P3_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_P3_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_LSTATUS(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_LSTATUS_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_LSTATUS_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_LSTATUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_LSTATUS_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_LSTATUS_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_AMO_DBG(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_AMO_DBG_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_AMO_DBG(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_HI_BTE_AMO_DBG_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_AMO_DBG(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_AMO_DBG_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_AMO_DBG(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_AMO_DBG_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_PKTSRC_DBG_PI(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_PKTSRC_DBG_PI_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_PKTSRC_DBG_PI_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_PKTSRC_DBG_PI(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_PKTSRC_DBG_PI_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_PKTSRC_DBG_PI_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_IRQINDEX(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_IRQINDEX_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_IRQINDEX_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_IRQINDEX(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_IRQINDEX_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_IRQINDEX_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_ADDR_5_2(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_ADDR_5_2_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_ADDR_5_2_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_ADDR_5_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_ADDR_5_2_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_ADDR_5_2_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_CNT_BM(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_CNT_BM_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_CNT_BM_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_CNT_BM(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_CNT_BM_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_CNT_BM_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_P2(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_P2_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_P2_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_P2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_P2_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_P2_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_PI_ID(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_PI_ID_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_PI_ID_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_PI_ID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_PI_ID_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_PI_ID_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_ADDR_47_40(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_ADDR_47_40_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_ADDR_47_40_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_ADDR_47_40(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_ADDR_47_40_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_ADDR_47_40_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_TC(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_TC_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_TC_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_TC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_TC_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_TC_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_REQCMD(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_REQCMD_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_REQCMD_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_REQCMD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_REQCMD_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_REQCMD_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_P1(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_P1_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_P1_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_P1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_P1_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_P1_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_ADDR_39_6_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_MID_BTE_ADDR_39_6_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE_ADDR_39_6_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE_ADDR_39_6_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE_P0(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE_P0_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE_P0_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE_P0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE_P0_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE_P0_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE_PI_HINTS(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE_PI_HINTS_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE_PI_HINTS_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE_PI_HINTS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE_PI_HINTS_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_PARB_RD_PKT_6_LO_BTE_PI_HINTS_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_TAIL(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_TAIL_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_TAIL_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_TAIL(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_TAIL_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_TAIL_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_VALID(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_VALID_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_VALID_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_VALID_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_VALID_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_P3(mmr)     	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_P3_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_P3_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_P3(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_P3_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_P3_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_RC_1(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_RC_1_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_RC_1_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_RC_1(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_RC_1_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_RC_1_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_LSTATUS(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_LSTATUS_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_LSTATUS_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_LSTATUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_LSTATUS_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_LSTATUS_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_SSID_LCQH(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_SSID_LCQH_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_SSID_LCQH_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_SSID_LCQH(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_SSID_LCQH_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_HI_BTE_SSID_LCQH_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_SSID_LCQH(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_SSID_LCQH_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_SSID_LCQH_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_SSID_LCQH(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_SSID_LCQH_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_SSID_LCQH_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_SSID_CH(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_SSID_CH_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_SSID_CH_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_SSID_CH(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_SSID_CH_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_SSID_CH_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_ADDR_5_2(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_ADDR_5_2_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_ADDR_5_2_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_ADDR_5_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_ADDR_5_2_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_ADDR_5_2_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_CNT_BM(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_CNT_BM_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_CNT_BM_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_CNT_BM(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_CNT_BM_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_CNT_BM_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_P2(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_P2_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_P2_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_P2(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_P2_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_P2_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_RC_0(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_RC_0_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_RC_0_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_RC_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_RC_0_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_RC_0_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_MDH(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_MDH_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_MDH_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_MDH(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_MDH_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_MDH_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_RC_2(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_RC_2_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_RC_2_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_RC_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_RC_2_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_RC_2_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_REQCMD(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_REQCMD_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_REQCMD_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_REQCMD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_REQCMD_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_REQCMD_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_P1(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_P1_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_P1_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_P1(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_P1_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_P1_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_UV(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_UV_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_UV_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_UV(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_UV_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_UV_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_ADDR_39_6_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_MID_BTE_ADDR_39_6_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_ADDR_39_6_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_ADDR_39_6_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_P0(mmr)     	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_P0_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_P0_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_P0(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_P0_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_P0_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_NTT(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_NTT_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_NTT_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_NTT(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_NTT_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_NTT_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_SSID_CMD(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_SSID_CMD_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_SSID_CMD_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_SSID_CMD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_SSID_CMD_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_SSID_CMD_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_PKT_SRC(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_PKT_SRC_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_PKT_SRC_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_PKT_SRC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_PKT_SRC_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_PKT_SRC_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_PTAG(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_PTAG_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_PTAG_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_PTAG(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_PTAG_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_PTAG_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_DSTID(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_DSTID_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_DSTID_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_DSTID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_DSTID_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_DSTID_MASK)
#define RF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_DST(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_DST_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_DST_MASK)
#define WF_AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_DST(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_DST_BP,\
									AR_NIC_BTE_BTE_CHN0_TO_TARB_PKT_7_LO_BTE_DST_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_TAIL(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_TAIL_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_TAIL_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_TAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_TAIL_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_TAIL_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_VALID(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_VALID_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_VALID_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_VALID_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_VALID_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_P3(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_P3_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_P3_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_P3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_P3_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_P3_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_LSTATUS(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_LSTATUS_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_LSTATUS_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_LSTATUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_LSTATUS_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_LSTATUS_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_AMO_DBG(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_AMO_DBG_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_AMO_DBG(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_HI_BTE_AMO_DBG_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_AMO_DBG(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_AMO_DBG_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_AMO_DBG(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_AMO_DBG_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_PKTSRC_DBG_PI(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_PKTSRC_DBG_PI_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_PKTSRC_DBG_PI_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_PKTSRC_DBG_PI(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_PKTSRC_DBG_PI_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_PKTSRC_DBG_PI_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_IRQINDEX(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_IRQINDEX_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_IRQINDEX_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_IRQINDEX(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_IRQINDEX_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_IRQINDEX_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_ADDR_5_2(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_ADDR_5_2_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_ADDR_5_2_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_ADDR_5_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_ADDR_5_2_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_ADDR_5_2_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_CNT_BM(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_CNT_BM_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_CNT_BM_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_CNT_BM(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_CNT_BM_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_CNT_BM_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_P2(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_P2_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_P2_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_P2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_P2_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_P2_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_PI_ID(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_PI_ID_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_PI_ID_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_PI_ID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_PI_ID_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_PI_ID_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_ADDR_47_40(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_ADDR_47_40_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_ADDR_47_40_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_ADDR_47_40(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_ADDR_47_40_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_ADDR_47_40_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_TC(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_TC_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_TC_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_TC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_TC_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_TC_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_REQCMD(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_REQCMD_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_REQCMD_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_REQCMD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_REQCMD_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_REQCMD_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_P1(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_P1_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_P1_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_P1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_P1_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_P1_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_ADDR_39_6_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_MID_BTE_ADDR_39_6_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE_ADDR_39_6_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE_ADDR_39_6_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE_P0(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE_P0_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE_P0_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE_P0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE_P0_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE_P0_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE_PI_HINTS(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE_PI_HINTS_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE_PI_HINTS_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE_PI_HINTS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE_PI_HINTS_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_WR_PKT_8_LO_BTE_PI_HINTS_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_TAIL(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_TAIL_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_TAIL_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_TAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_TAIL_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_TAIL_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_VALID(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_VALID_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_VALID_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_VALID_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_VALID_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_P3(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_P3_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_P3_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_P3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_P3_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_P3_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_LSTATUS(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_LSTATUS_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_LSTATUS_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_LSTATUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_LSTATUS_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_LSTATUS_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_AMO_DBG(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_AMO_DBG_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_AMO_DBG(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_HI_BTE_AMO_DBG_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_AMO_DBG(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_AMO_DBG_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_AMO_DBG(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_AMO_DBG_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_PKTSRC_DBG_PI(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_PKTSRC_DBG_PI_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_PKTSRC_DBG_PI_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_PKTSRC_DBG_PI(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_PKTSRC_DBG_PI_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_PKTSRC_DBG_PI_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_IRQINDEX(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_IRQINDEX_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_IRQINDEX_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_IRQINDEX(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_IRQINDEX_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_IRQINDEX_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_ADDR_5_2(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_ADDR_5_2_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_ADDR_5_2_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_ADDR_5_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_ADDR_5_2_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_ADDR_5_2_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_CNT_BM(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_CNT_BM_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_CNT_BM_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_CNT_BM(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_CNT_BM_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_CNT_BM_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_P2(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_P2_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_P2_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_P2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_P2_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_P2_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_PI_ID(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_PI_ID_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_PI_ID_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_PI_ID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_PI_ID_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_PI_ID_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_ADDR_47_40(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_ADDR_47_40_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_ADDR_47_40_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_ADDR_47_40(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_ADDR_47_40_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_ADDR_47_40_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_TC(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_TC_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_TC_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_TC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_TC_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_TC_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_REQCMD(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_REQCMD_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_REQCMD_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_REQCMD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_REQCMD_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_REQCMD_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_P1(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_P1_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_P1_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_P1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_P1_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_P1_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_ADDR_39_6_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_MID_BTE_ADDR_39_6_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE_ADDR_39_6_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE_ADDR_39_6_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE_P0(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE_P0_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE_P0_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE_P0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE_P0_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE_P0_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE_PI_HINTS(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE_PI_HINTS_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE_PI_HINTS_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE_PI_HINTS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE_PI_HINTS_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_PARB_RD_PKT_9_LO_BTE_PI_HINTS_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_TAIL(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_TAIL_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_TAIL_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_TAIL(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_TAIL_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_TAIL_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_VALID(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_VALID_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_VALID_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_VALID_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_VALID_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_P3(mmr)     	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_P3_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_P3_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_P3(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_P3_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_P3_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_RC_1(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_RC_1_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_RC_1_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_RC_1(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_RC_1_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_RC_1_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_LSTATUS(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_LSTATUS_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_LSTATUS_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_LSTATUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_LSTATUS_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_LSTATUS_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_SSID_LCQH(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_SSID_LCQH_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_SSID_LCQH_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_SSID_LCQH(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_SSID_LCQH_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_HI_BTE_SSID_LCQH_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_SSID_LCQH(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_SSID_LCQH_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_SSID_LCQH_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_SSID_LCQH(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_SSID_LCQH_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_SSID_LCQH_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_SSID_CH(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_SSID_CH_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_SSID_CH_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_SSID_CH(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_SSID_CH_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_SSID_CH_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_ADDR_5_2(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_ADDR_5_2_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_ADDR_5_2_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_ADDR_5_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_ADDR_5_2_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_ADDR_5_2_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_CNT_BM(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_CNT_BM_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_CNT_BM_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_CNT_BM(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_CNT_BM_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_CNT_BM_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_P2(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_P2_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_P2_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_P2(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_P2_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_P2_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_RC_0(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_RC_0_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_RC_0_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_RC_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_RC_0_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_RC_0_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_MDH(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_MDH_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_MDH_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_MDH(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_MDH_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_MDH_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_RC_2(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_RC_2_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_RC_2_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_RC_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_RC_2_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_RC_2_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_REQCMD(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_REQCMD_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_REQCMD_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_REQCMD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_REQCMD_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_REQCMD_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_P1(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_P1_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_P1_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_P1(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_P1_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_P1_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_UV(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_UV_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_UV_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_UV(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_UV_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_UV_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_ADDR_39_6_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_MID_BTE_ADDR_39_6_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_ADDR_39_6_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_ADDR_39_6_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_P0(mmr)     	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_P0_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_P0_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_P0(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_P0_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_P0_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_NTT(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_NTT_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_NTT_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_NTT(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_NTT_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_NTT_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_SSID_CMD(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_SSID_CMD_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_SSID_CMD_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_SSID_CMD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_SSID_CMD_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_SSID_CMD_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_PKT_SRC(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_PKT_SRC_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_PKT_SRC_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_PKT_SRC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_PKT_SRC_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_PKT_SRC_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_PTAG(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_PTAG_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_PTAG_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_PTAG(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_PTAG_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_PTAG_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_DSTID(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_DSTID_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_DSTID_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_DSTID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_DSTID_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_DSTID_MASK)
#define RF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_DST(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_DST_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_DST_MASK)
#define WF_AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_DST(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_DST_BP,\
									AR_NIC_BTE_BTE_CHN1_TO_TARB_PKT_A_LO_BTE_DST_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_TAIL(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_TAIL_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_TAIL_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_TAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_TAIL_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_TAIL_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_VALID(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_VALID_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_VALID_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_VALID_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_VALID_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_P3(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_P3_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_P3_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_P3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_P3_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_P3_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_LSTATUS(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_LSTATUS_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_LSTATUS_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_LSTATUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_LSTATUS_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_LSTATUS_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_AMO_DBG(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_AMO_DBG_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_AMO_DBG(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_HI_BTE_AMO_DBG_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_AMO_DBG(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_AMO_DBG_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_AMO_DBG(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_AMO_DBG_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_PKTSRC_DBG_PI(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_PKTSRC_DBG_PI_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_PKTSRC_DBG_PI_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_PKTSRC_DBG_PI(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_PKTSRC_DBG_PI_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_PKTSRC_DBG_PI_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_IRQINDEX(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_IRQINDEX_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_IRQINDEX_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_IRQINDEX(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_IRQINDEX_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_IRQINDEX_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_ADDR_5_2(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_ADDR_5_2_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_ADDR_5_2_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_ADDR_5_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_ADDR_5_2_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_ADDR_5_2_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_CNT_BM(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_CNT_BM_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_CNT_BM_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_CNT_BM(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_CNT_BM_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_CNT_BM_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_P2(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_P2_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_P2_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_P2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_P2_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_P2_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_PI_ID(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_PI_ID_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_PI_ID_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_PI_ID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_PI_ID_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_PI_ID_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_ADDR_47_40(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_ADDR_47_40_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_ADDR_47_40_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_ADDR_47_40(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_ADDR_47_40_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_ADDR_47_40_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_TC(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_TC_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_TC_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_TC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_TC_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_TC_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_REQCMD(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_REQCMD_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_REQCMD_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_REQCMD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_REQCMD_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_REQCMD_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_P1(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_P1_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_P1_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_P1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_P1_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_P1_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_ADDR_39_6_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_MID_BTE_ADDR_39_6_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE_ADDR_39_6_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE_ADDR_39_6_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE_P0(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE_P0_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE_P0_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE_P0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE_P0_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE_P0_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE_PI_HINTS(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE_PI_HINTS_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE_PI_HINTS_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE_PI_HINTS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE_PI_HINTS_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_WR_PKT_B_LO_BTE_PI_HINTS_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_TAIL(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_TAIL_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_TAIL_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_TAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_TAIL_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_TAIL_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_VALID(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_VALID_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_VALID_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_VALID_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_VALID_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_P3(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_P3_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_P3_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_P3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_P3_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_P3_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_LSTATUS(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_LSTATUS_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_LSTATUS_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_LSTATUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_LSTATUS_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_LSTATUS_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_AMO_DBG(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_AMO_DBG_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_AMO_DBG(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_HI_BTE_AMO_DBG_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_AMO_DBG(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_AMO_DBG_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_AMO_DBG(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_AMO_DBG_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_PKTSRC_DBG_PI(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_PKTSRC_DBG_PI_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_PKTSRC_DBG_PI_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_PKTSRC_DBG_PI(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_PKTSRC_DBG_PI_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_PKTSRC_DBG_PI_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_IRQINDEX(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_IRQINDEX_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_IRQINDEX_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_IRQINDEX(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_IRQINDEX_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_IRQINDEX_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_ADDR_5_2(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_ADDR_5_2_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_ADDR_5_2_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_ADDR_5_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_ADDR_5_2_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_ADDR_5_2_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_CNT_BM(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_CNT_BM_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_CNT_BM_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_CNT_BM(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_CNT_BM_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_CNT_BM_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_P2(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_P2_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_P2_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_P2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_P2_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_P2_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_PI_ID(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_PI_ID_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_PI_ID_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_PI_ID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_PI_ID_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_PI_ID_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_ADDR_47_40(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_ADDR_47_40_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_ADDR_47_40_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_ADDR_47_40(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_ADDR_47_40_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_ADDR_47_40_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_TC(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_TC_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_TC_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_TC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_TC_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_TC_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_REQCMD(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_REQCMD_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_REQCMD_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_REQCMD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_REQCMD_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_REQCMD_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_P1(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_P1_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_P1_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_P1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_P1_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_P1_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_ADDR_39_6_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_MID_BTE_ADDR_39_6_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE_ADDR_39_6_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE_ADDR_39_6_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE_P0(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE_P0_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE_P0_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE_P0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE_P0_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE_P0_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE_PI_HINTS(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE_PI_HINTS_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE_PI_HINTS_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE_PI_HINTS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE_PI_HINTS_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_PARB_RD_PKT_C_LO_BTE_PI_HINTS_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_TAIL(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_TAIL_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_TAIL_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_TAIL(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_TAIL_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_TAIL_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_VALID(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_VALID_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_VALID_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_VALID_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_VALID_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_P3(mmr)     	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_P3_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_P3_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_P3(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_P3_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_P3_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_RC_1(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_RC_1_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_RC_1_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_RC_1(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_RC_1_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_RC_1_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_LSTATUS(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_LSTATUS_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_LSTATUS_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_LSTATUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_LSTATUS_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_LSTATUS_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_SSID_LCQH(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_SSID_LCQH_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_SSID_LCQH_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_SSID_LCQH(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_SSID_LCQH_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_HI_BTE_SSID_LCQH_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_SSID_LCQH(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_SSID_LCQH_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_SSID_LCQH_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_SSID_LCQH(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_SSID_LCQH_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_SSID_LCQH_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_SSID_CH(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_SSID_CH_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_SSID_CH_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_SSID_CH(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_SSID_CH_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_SSID_CH_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_ADDR_5_2(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_ADDR_5_2_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_ADDR_5_2_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_ADDR_5_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_ADDR_5_2_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_ADDR_5_2_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_CNT_BM(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_CNT_BM_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_CNT_BM_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_CNT_BM(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_CNT_BM_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_CNT_BM_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_P2(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_P2_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_P2_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_P2(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_P2_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_P2_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_RC_0(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_RC_0_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_RC_0_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_RC_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_RC_0_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_RC_0_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_MDH(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_MDH_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_MDH_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_MDH(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_MDH_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_MDH_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_RC_2(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_RC_2_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_RC_2_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_RC_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_RC_2_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_RC_2_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_REQCMD(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_REQCMD_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_REQCMD_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_REQCMD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_REQCMD_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_REQCMD_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_P1(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_P1_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_P1_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_P1(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_P1_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_P1_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_UV(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_UV_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_UV_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_UV(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_UV_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_UV_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_ADDR_39_6_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_MID_BTE_ADDR_39_6_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_ADDR_39_6_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_ADDR_39_6_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_P0(mmr)     	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_P0_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_P0_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_P0(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_P0_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_P0_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_NTT(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_NTT_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_NTT_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_NTT(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_NTT_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_NTT_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_SSID_CMD(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_SSID_CMD_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_SSID_CMD_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_SSID_CMD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_SSID_CMD_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_SSID_CMD_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_PKT_SRC(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_PKT_SRC_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_PKT_SRC_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_PKT_SRC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_PKT_SRC_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_PKT_SRC_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_PTAG(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_PTAG_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_PTAG_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_PTAG(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_PTAG_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_PTAG_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_DSTID(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_DSTID_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_DSTID_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_DSTID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_DSTID_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_DSTID_MASK)
#define RF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_DST(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_DST_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_DST_MASK)
#define WF_AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_DST(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_DST_BP,\
									AR_NIC_BTE_BTE_CHN2_TO_TARB_PKT_D_LO_BTE_DST_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_TAIL(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_TAIL_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_TAIL_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_TAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_TAIL_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_TAIL_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_VALID(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_VALID_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_VALID_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_VALID_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_VALID_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_P3(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_P3_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_P3_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_P3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_P3_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_P3_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_LSTATUS(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_LSTATUS_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_LSTATUS_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_LSTATUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_LSTATUS_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_LSTATUS_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_AMO_DBG(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_AMO_DBG_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_AMO_DBG(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_HI_BTE_AMO_DBG_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_AMO_DBG(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_AMO_DBG_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_AMO_DBG(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_AMO_DBG_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_PKTSRC_DBG_PI(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_PKTSRC_DBG_PI_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_PKTSRC_DBG_PI_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_PKTSRC_DBG_PI(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_PKTSRC_DBG_PI_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_PKTSRC_DBG_PI_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_IRQINDEX(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_IRQINDEX_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_IRQINDEX_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_IRQINDEX(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_IRQINDEX_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_IRQINDEX_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_ADDR_5_2(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_ADDR_5_2_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_ADDR_5_2_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_ADDR_5_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_ADDR_5_2_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_ADDR_5_2_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_CNT_BM(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_CNT_BM_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_CNT_BM_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_CNT_BM(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_CNT_BM_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_CNT_BM_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_P2(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_P2_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_P2_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_P2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_P2_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_P2_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_PI_ID(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_PI_ID_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_PI_ID_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_PI_ID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_PI_ID_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_PI_ID_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_ADDR_47_40(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_ADDR_47_40_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_ADDR_47_40_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_ADDR_47_40(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_ADDR_47_40_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_ADDR_47_40_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_TC(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_TC_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_TC_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_TC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_TC_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_TC_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_REQCMD(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_REQCMD_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_REQCMD_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_REQCMD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_REQCMD_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_REQCMD_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_P1(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_P1_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_P1_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_P1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_P1_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_P1_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_ADDR_39_6_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_MID_BTE_ADDR_39_6_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE_ADDR_39_6_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE_ADDR_39_6_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE_P0(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE_P0_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE_P0_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE_P0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE_P0_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE_P0_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE_PI_HINTS(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE_PI_HINTS_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE_PI_HINTS_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE_PI_HINTS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE_PI_HINTS_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_WR_PKT_E_LO_BTE_PI_HINTS_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_TAIL(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_TAIL_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_TAIL_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_TAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_TAIL_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_TAIL_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_VALID(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_VALID_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_VALID_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_VALID_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_VALID_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_P3(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_P3_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_P3_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_P3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_P3_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_P3_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_LSTATUS(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_LSTATUS_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_LSTATUS_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_LSTATUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_LSTATUS_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_LSTATUS_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_AMO_DBG(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_AMO_DBG_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_AMO_DBG(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_HI_BTE_AMO_DBG_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_AMO_DBG(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_AMO_DBG_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_AMO_DBG(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_AMO_DBG_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_AMO_DBG_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_PKTSRC_DBG_PI(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_PKTSRC_DBG_PI_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_PKTSRC_DBG_PI_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_PKTSRC_DBG_PI(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_PKTSRC_DBG_PI_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_PKTSRC_DBG_PI_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_IRQINDEX(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_IRQINDEX_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_IRQINDEX_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_IRQINDEX(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_IRQINDEX_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_IRQINDEX_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_ADDR_5_2(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_ADDR_5_2_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_ADDR_5_2_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_ADDR_5_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_ADDR_5_2_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_ADDR_5_2_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_CNT_BM(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_CNT_BM_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_CNT_BM_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_CNT_BM(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_CNT_BM_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_CNT_BM_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_P2(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_P2_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_P2_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_P2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_P2_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_P2_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_PI_ID(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_PI_ID_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_PI_ID_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_PI_ID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_PI_ID_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_PI_ID_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_ADDR_47_40(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_ADDR_47_40_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_ADDR_47_40_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_ADDR_47_40(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_ADDR_47_40_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_ADDR_47_40_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_TC(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_TC_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_TC_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_TC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_TC_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_TC_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_REQCMD(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_REQCMD_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_REQCMD_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_REQCMD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_REQCMD_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_REQCMD_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_P1(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_P1_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_P1_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_P1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_P1_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_P1_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_ADDR_39_6_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_MID_BTE_ADDR_39_6_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE_ADDR_39_6_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE_ADDR_39_6_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE_P0(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE_P0_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE_P0_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE_P0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE_P0_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE_P0_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE_PI_HINTS(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE_PI_HINTS_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE_PI_HINTS_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE_PI_HINTS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE_PI_HINTS_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_PARB_RD_PKT_F_LO_BTE_PI_HINTS_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_TAIL(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_TAIL_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_TAIL_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_TAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_TAIL_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_TAIL_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_VALID(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_VALID_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_VALID_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_VALID_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_VALID_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_P3(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_P3_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_P3_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_P3(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_P3_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_P3_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_RC_1(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_RC_1_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_RC_1_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_RC_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_RC_1_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_RC_1_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_LSTATUS(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_LSTATUS_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_LSTATUS_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_LSTATUS(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_LSTATUS_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_LSTATUS_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_SSID_LCQH(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_SSID_LCQH_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_SSID_LCQH_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_SSID_LCQH(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_SSID_LCQH_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_HI_BTE_SSID_LCQH_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_SSID_LCQH(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_SSID_LCQH_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_SSID_LCQH_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_SSID_LCQH(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_SSID_LCQH_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_SSID_LCQH_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_SSID_CH(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_SSID_CH_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_SSID_CH_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_SSID_CH(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_SSID_CH_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_SSID_CH_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_ADDR_5_2(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_ADDR_5_2_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_ADDR_5_2_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_ADDR_5_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_ADDR_5_2_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_ADDR_5_2_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_CNT_BM(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_CNT_BM_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_CNT_BM_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_CNT_BM(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_CNT_BM_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_CNT_BM_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_P2(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_P2_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_P2_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_P2(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_P2_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_P2_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_RC_0(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_RC_0_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_RC_0_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_RC_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_RC_0_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_RC_0_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_MDH(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_MDH_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_MDH_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_MDH(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_MDH_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_MDH_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_RC_2(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_RC_2_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_RC_2_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_RC_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_RC_2_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_RC_2_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_REQCMD(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_REQCMD_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_REQCMD_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_REQCMD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_REQCMD_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_REQCMD_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_P1(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_P1_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_P1_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_P1(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_P1_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_P1_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_UV(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_UV_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_UV_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_UV(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_UV_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_UV_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_ADDR_39_6_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_MID_BTE_ADDR_39_6_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_ADDR_39_6_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_ADDR_39_6_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_ADDR_39_6_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_P0(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_P0_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_P0_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_P0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_P0_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_P0_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_NTT(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_NTT_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_NTT_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_NTT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_NTT_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_NTT_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_SSID_CMD(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_SSID_CMD_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_SSID_CMD_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_SSID_CMD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_SSID_CMD_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_SSID_CMD_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_PKT_SRC(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_PKT_SRC_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_PKT_SRC_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_PKT_SRC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_PKT_SRC_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_PKT_SRC_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_PTAG(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_PTAG_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_PTAG_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_PTAG(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_PTAG_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_PTAG_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_DSTID(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_DSTID_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_DSTID_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_DSTID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_DSTID_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_DSTID_MASK)
#define RF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_DST(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_DST_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_DST_MASK)
#define WF_AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_DST(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_DST_BP,\
									AR_NIC_BTE_BTE_CHN3_TO_TARB_PKT_10_LO_BTE_DST_MASK)
#define RF_AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_HI_BTE_UNUSED_145_125(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_HI_BTE_UNUSED_145_125_BP,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_HI_BTE_UNUSED_145_125_MASK)
#define WF_AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_HI_BTE_UNUSED_145_125(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_HI_BTE_UNUSED_145_125_BP,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_HI_BTE_UNUSED_145_125_MASK)
#define RF_AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE_UNUSED_145_125(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE_UNUSED_145_125_BP,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE_UNUSED_145_125_MASK)
#define WF_AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE_UNUSED_145_125(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE_UNUSED_145_125_BP,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE_UNUSED_145_125_MASK)
#define RF_AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE_R_Q_BTE_IOMMU_COMP_WAIT_ACK(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE_R_Q_BTE_IOMMU_COMP_WAIT_ACK_BP,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE_R_Q_BTE_IOMMU_COMP_WAIT_ACK_MASK)
#define WF_AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE_R_Q_BTE_IOMMU_COMP_WAIT_ACK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE_R_Q_BTE_IOMMU_COMP_WAIT_ACK_BP,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE_R_Q_BTE_IOMMU_COMP_WAIT_ACK_MASK)
#define RF_AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE_R_Q_BTE_CQ_DATA(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE_R_Q_BTE_CQ_DATA_BP,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE_R_Q_BTE_CQ_DATA_MASK)
#define WF_AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE_R_Q_BTE_CQ_DATA(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE_R_Q_BTE_CQ_DATA_BP,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_MID_BTE_R_Q_BTE_CQ_DATA_MASK)
#define RF_AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_CQ_HANDLE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_CQ_HANDLE_BP,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_CQ_HANDLE_MASK)
#define WF_AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_CQ_HANDLE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_CQ_HANDLE_BP,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_CQ_HANDLE_MASK)
#define RF_AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_CQ_VALID(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_CQ_VALID_BP,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_CQ_VALID_MASK)
#define WF_AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_CQ_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_CQ_VALID_BP,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_CQ_VALID_MASK)
#define RF_AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_UNUSED_51(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_UNUSED_51_BP,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_UNUSED_51_MASK)
#define WF_AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_UNUSED_51(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_UNUSED_51_BP,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_UNUSED_51_MASK)
#define RF_AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_ADDR(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_ADDR_BP,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_ADDR_MASK)
#define WF_AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_ADDR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_ADDR_BP,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_ADDR_MASK)
#define RF_AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_PTAG(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_PTAG_BP,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_PTAG_MASK)
#define WF_AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_PTAG(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_PTAG_BP,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_PTAG_MASK)
#define RF_AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_MDH(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_MDH_BP,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_MDH_MASK)
#define WF_AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_MDH(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_MDH_BP,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_MDH_MASK)
#define RF_AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_TID(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_TID_BP,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_TID_MASK)
#define WF_AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_TID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_TID_BP,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_TID_MASK)
#define RF_AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_VALID(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_VALID_BP,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_VALID_MASK)
#define WF_AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_VALID_BP,\
									AR_NIC_BTE_BTE_TO_NAT_CQ_IOMMU_11_LO_BTE_R_Q_BTE_NAT_VALID_MASK)
#define RF_AR_NIC_BTE_BTE_TO_REQMON_INCS_12_HI_BTE_UNUSED_145_46(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_REQMON_INCS_12_HI_BTE_UNUSED_145_46_BP,\
									AR_NIC_BTE_BTE_TO_REQMON_INCS_12_HI_BTE_UNUSED_145_46_MASK)
#define WF_AR_NIC_BTE_BTE_TO_REQMON_INCS_12_HI_BTE_UNUSED_145_46(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_REQMON_INCS_12_HI_BTE_UNUSED_145_46_BP,\
									AR_NIC_BTE_BTE_TO_REQMON_INCS_12_HI_BTE_UNUSED_145_46_MASK)
#define RF_AR_NIC_BTE_BTE_TO_REQMON_INCS_12_MID_BTE_UNUSED_145_46(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_REQMON_INCS_12_MID_BTE_UNUSED_145_46_BP,\
									AR_NIC_BTE_BTE_TO_REQMON_INCS_12_MID_BTE_UNUSED_145_46_MASK)
#define WF_AR_NIC_BTE_BTE_TO_REQMON_INCS_12_MID_BTE_UNUSED_145_46(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_REQMON_INCS_12_MID_BTE_UNUSED_145_46_BP,\
									AR_NIC_BTE_BTE_TO_REQMON_INCS_12_MID_BTE_UNUSED_145_46_MASK)
#define RF_AR_NIC_BTE_BTE_TO_REQMON_INCS_12_LO_BTE_UNUSED_145_46(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_REQMON_INCS_12_LO_BTE_UNUSED_145_46_BP,\
									AR_NIC_BTE_BTE_TO_REQMON_INCS_12_LO_BTE_UNUSED_145_46_MASK)
#define WF_AR_NIC_BTE_BTE_TO_REQMON_INCS_12_LO_BTE_UNUSED_145_46(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_REQMON_INCS_12_LO_BTE_UNUSED_145_46_BP,\
									AR_NIC_BTE_BTE_TO_REQMON_INCS_12_LO_BTE_UNUSED_145_46_MASK)
#define RF_AR_NIC_BTE_BTE_TO_REQMON_INCS_12_LO_BTE_R_Q_BTE_REQMON_CNTR_INC(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_BTE_TO_REQMON_INCS_12_LO_BTE_R_Q_BTE_REQMON_CNTR_INC_BP,\
									AR_NIC_BTE_BTE_TO_REQMON_INCS_12_LO_BTE_R_Q_BTE_REQMON_CNTR_INC_MASK)
#define WF_AR_NIC_BTE_BTE_TO_REQMON_INCS_12_LO_BTE_R_Q_BTE_REQMON_CNTR_INC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_BTE_TO_REQMON_INCS_12_LO_BTE_R_Q_BTE_REQMON_CNTR_INC_BP,\
									AR_NIC_BTE_BTE_TO_REQMON_INCS_12_LO_BTE_R_Q_BTE_REQMON_CNTR_INC_MASK)
#define RF_AR_NIC_BTE_CFG_CHAN_DESC_SSIDS_IN_USE_CLR(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_CHAN_DESC_SSIDS_IN_USE_CLR_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_SSIDS_IN_USE_CLR_MASK)
#define WF_AR_NIC_BTE_CFG_CHAN_DESC_SSIDS_IN_USE_CLR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_CHAN_DESC_SSIDS_IN_USE_CLR_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_SSIDS_IN_USE_CLR_MASK)
#define RF_AR_NIC_BTE_CFG_CHAN_DESC_FMA_ALLOW_NON_PRIV(mmr)     	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_CHAN_DESC_FMA_ALLOW_NON_PRIV_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_FMA_ALLOW_NON_PRIV_MASK)
#define WF_AR_NIC_BTE_CFG_CHAN_DESC_FMA_ALLOW_NON_PRIV(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_CHAN_DESC_FMA_ALLOW_NON_PRIV_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_FMA_ALLOW_NON_PRIV_MASK)
#define RF_AR_NIC_BTE_CFG_CHAN_DESC_TX_WR_IDX(mmr)              	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_CHAN_DESC_TX_WR_IDX_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_TX_WR_IDX_MASK)
#define WF_AR_NIC_BTE_CFG_CHAN_DESC_TX_WR_IDX(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_CHAN_DESC_TX_WR_IDX_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_TX_WR_IDX_MASK)
#define RF_AR_NIC_BTE_CFG_CHAN_DESC_RD_TPH(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_CHAN_DESC_RD_TPH_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_RD_TPH_MASK)
#define WF_AR_NIC_BTE_CFG_CHAN_DESC_RD_TPH(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_CHAN_DESC_RD_TPH_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_RD_TPH_MASK)
#define RF_AR_NIC_BTE_CFG_CHAN_DESC_WR_TPH(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_CHAN_DESC_WR_TPH_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_WR_TPH_MASK)
#define WF_AR_NIC_BTE_CFG_CHAN_DESC_WR_TPH(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_CHAN_DESC_WR_TPH_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_WR_TPH_MASK)
#define RF_AR_NIC_BTE_CFG_CHAN_DESC_RD_TC(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_CHAN_DESC_RD_TC_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_RD_TC_MASK)
#define WF_AR_NIC_BTE_CFG_CHAN_DESC_RD_TC(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_CHAN_DESC_RD_TC_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_RD_TC_MASK)
#define RF_AR_NIC_BTE_CFG_CHAN_DESC_WR_TC(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_CHAN_DESC_WR_TC_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_WR_TC_MASK)
#define WF_AR_NIC_BTE_CFG_CHAN_DESC_WR_TC(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_CHAN_DESC_WR_TC_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_WR_TC_MASK)
#define RF_AR_NIC_BTE_CFG_CHAN_DESC_PI_TAIL_TIMEOUT_VAL(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_CHAN_DESC_PI_TAIL_TIMEOUT_VAL_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_PI_TAIL_TIMEOUT_VAL_MASK)
#define WF_AR_NIC_BTE_CFG_CHAN_DESC_PI_TAIL_TIMEOUT_VAL(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_CHAN_DESC_PI_TAIL_TIMEOUT_VAL_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_PI_TAIL_TIMEOUT_VAL_MASK)
#define RF_AR_NIC_BTE_CFG_CHAN_DESC_SSIDS_IN_USE_CLR_EN(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_CHAN_DESC_SSIDS_IN_USE_CLR_EN_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_SSIDS_IN_USE_CLR_EN_MASK)
#define WF_AR_NIC_BTE_CFG_CHAN_DESC_SSIDS_IN_USE_CLR_EN(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_CHAN_DESC_SSIDS_IN_USE_CLR_EN_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_SSIDS_IN_USE_CLR_EN_MASK)
#define RF_AR_NIC_BTE_CFG_CHAN_DESC_TX_RD_IDX(mmr)              	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_CHAN_DESC_TX_RD_IDX_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_TX_RD_IDX_MASK)
#define WF_AR_NIC_BTE_CFG_CHAN_DESC_TX_RD_IDX(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_CHAN_DESC_TX_RD_IDX_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_TX_RD_IDX_MASK)
#define RF_AR_NIC_BTE_CFG_CHAN_DESC_MAX_NUM_SSIDS(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_CHAN_DESC_MAX_NUM_SSIDS_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_MAX_NUM_SSIDS_MASK)
#define WF_AR_NIC_BTE_CFG_CHAN_DESC_MAX_NUM_SSIDS(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_CHAN_DESC_MAX_NUM_SSIDS_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_MAX_NUM_SSIDS_MASK)
#define RF_AR_NIC_BTE_CFG_CHAN_DESC_FMA_ANP_HW_CLR_EN(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_CHAN_DESC_FMA_ANP_HW_CLR_EN_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_FMA_ANP_HW_CLR_EN_MASK)
#define WF_AR_NIC_BTE_CFG_CHAN_DESC_FMA_ANP_HW_CLR_EN(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_CHAN_DESC_FMA_ANP_HW_CLR_EN_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_FMA_ANP_HW_CLR_EN_MASK)
#define RF_AR_NIC_BTE_CFG_CHAN_DESC_FMA_EN(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_CHAN_DESC_FMA_EN_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_FMA_EN_MASK)
#define WF_AR_NIC_BTE_CFG_CHAN_DESC_FMA_EN(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_CHAN_DESC_FMA_EN_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_FMA_EN_MASK)
#define RF_AR_NIC_BTE_CFG_CHAN_DESC_FMA_NO_BTE_SEND(mmr)        	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_CHAN_DESC_FMA_NO_BTE_SEND_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_FMA_NO_BTE_SEND_MASK)
#define WF_AR_NIC_BTE_CFG_CHAN_DESC_FMA_NO_BTE_SEND(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_CHAN_DESC_FMA_NO_BTE_SEND_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_FMA_NO_BTE_SEND_MASK)
#define RF_AR_NIC_BTE_CFG_CHAN_DESC_TX_IRQ_EN(mmr)              	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_CHAN_DESC_TX_IRQ_EN_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_TX_IRQ_EN_MASK)
#define WF_AR_NIC_BTE_CFG_CHAN_DESC_TX_IRQ_EN(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_CHAN_DESC_TX_IRQ_EN_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_TX_IRQ_EN_MASK)
#define RF_AR_NIC_BTE_CFG_CHAN_DESC_TX_EN(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_CHAN_DESC_TX_EN_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_TX_EN_MASK)
#define WF_AR_NIC_BTE_CFG_CHAN_DESC_TX_EN(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_CHAN_DESC_TX_EN_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_TX_EN_MASK)
#define RF_AR_NIC_BTE_CFG_CHAN_DESC_TX_RST(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_CHAN_DESC_TX_RST_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_TX_RST_MASK)
#define WF_AR_NIC_BTE_CFG_CHAN_DESC_TX_RST(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_CHAN_DESC_TX_RST_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_TX_RST_MASK)
#define RF_AR_NIC_BTE_CFG_CHAN_DESC_TX_DBG(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_CHAN_DESC_TX_DBG_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_TX_DBG_MASK)
#define WF_AR_NIC_BTE_CFG_CHAN_DESC_TX_DBG(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_CHAN_DESC_TX_DBG_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_TX_DBG_MASK)
#define RF_AR_NIC_BTE_CFG_CHAN_DESC_CPU_TX_BASE_ADDR(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_CHAN_DESC_CPU_TX_BASE_ADDR_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_CPU_TX_BASE_ADDR_MASK)
#define WF_AR_NIC_BTE_CFG_CHAN_DESC_CPU_TX_BASE_ADDR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_CHAN_DESC_CPU_TX_BASE_ADDR_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_CPU_TX_BASE_ADDR_MASK)
#define RF_AR_NIC_BTE_CFG_CHAN_DESC_FMA_MAX_XFER_LEN(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_CHAN_DESC_FMA_MAX_XFER_LEN_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_FMA_MAX_XFER_LEN_MASK)
#define WF_AR_NIC_BTE_CFG_CHAN_DESC_FMA_MAX_XFER_LEN(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_CHAN_DESC_FMA_MAX_XFER_LEN_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_FMA_MAX_XFER_LEN_MASK)
#define RF_AR_NIC_BTE_CFG_CHAN_DESC_TX_TIMEOUT_VAL(mmr)         	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_CHAN_DESC_TX_TIMEOUT_VAL_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_TX_TIMEOUT_VAL_MASK)
#define WF_AR_NIC_BTE_CFG_CHAN_DESC_TX_TIMEOUT_VAL(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_CHAN_DESC_TX_TIMEOUT_VAL_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_TX_TIMEOUT_VAL_MASK)
#define RF_AR_NIC_BTE_CFG_CHAN_DESC_IRQ_IDX(mmr)                	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_CHAN_DESC_IRQ_IDX_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_IRQ_IDX_MASK)
#define WF_AR_NIC_BTE_CFG_CHAN_DESC_IRQ_IDX(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_CHAN_DESC_IRQ_IDX_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_IRQ_IDX_MASK)
#define RF_AR_NIC_BTE_CFG_CHAN_DESC_TX_IDV(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_CHAN_DESC_TX_IDV_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_TX_IDV_MASK)
#define WF_AR_NIC_BTE_CFG_CHAN_DESC_TX_IDV(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_CHAN_DESC_TX_IDV_BP,\
									AR_NIC_BTE_CFG_CHAN_DESC_TX_IDV_MASK)
#define RF_AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN3_BASE(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN3_BASE_BP,\
									AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN3_BASE_MASK)
#define WF_AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN3_BASE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN3_BASE_BP,\
									AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN3_BASE_MASK)
#define RF_AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN2_BASE(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN2_BASE_BP,\
									AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN2_BASE_MASK)
#define WF_AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN2_BASE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN2_BASE_BP,\
									AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN2_BASE_MASK)
#define RF_AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN1_BASE(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN1_BASE_BP,\
									AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN1_BASE_MASK)
#define WF_AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN1_BASE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN1_BASE_BP,\
									AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN1_BASE_MASK)
#define RF_AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN0_BASE(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN0_BASE_BP,\
									AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN0_BASE_MASK)
#define WF_AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN0_BASE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN0_BASE_BP,\
									AR_NIC_BTE_CFG_DESC_BASE_IDX_CHN0_BASE_MASK)
#define RF_AR_NIC_BTE_CFG_DESC_CNT_CHN3_CNT(mmr)                	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_DESC_CNT_CHN3_CNT_BP,\
									AR_NIC_BTE_CFG_DESC_CNT_CHN3_CNT_MASK)
#define WF_AR_NIC_BTE_CFG_DESC_CNT_CHN3_CNT(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_DESC_CNT_CHN3_CNT_BP,\
									AR_NIC_BTE_CFG_DESC_CNT_CHN3_CNT_MASK)
#define RF_AR_NIC_BTE_CFG_DESC_CNT_CHN2_CNT(mmr)                	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_DESC_CNT_CHN2_CNT_BP,\
									AR_NIC_BTE_CFG_DESC_CNT_CHN2_CNT_MASK)
#define WF_AR_NIC_BTE_CFG_DESC_CNT_CHN2_CNT(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_DESC_CNT_CHN2_CNT_BP,\
									AR_NIC_BTE_CFG_DESC_CNT_CHN2_CNT_MASK)
#define RF_AR_NIC_BTE_CFG_DESC_CNT_CHN1_CNT(mmr)                	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_DESC_CNT_CHN1_CNT_BP,\
									AR_NIC_BTE_CFG_DESC_CNT_CHN1_CNT_MASK)
#define WF_AR_NIC_BTE_CFG_DESC_CNT_CHN1_CNT(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_DESC_CNT_CHN1_CNT_BP,\
									AR_NIC_BTE_CFG_DESC_CNT_CHN1_CNT_MASK)
#define RF_AR_NIC_BTE_CFG_DESC_CNT_CHN0_CNT(mmr)                	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_DESC_CNT_CHN0_CNT_BP,\
									AR_NIC_BTE_CFG_DESC_CNT_CHN0_CNT_MASK)
#define WF_AR_NIC_BTE_CFG_DESC_CNT_CHN0_CNT(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_DESC_CNT_CHN0_CNT_BP,\
									AR_NIC_BTE_CFG_DESC_CNT_CHN0_CNT_MASK)
#define RF_AR_NIC_BTE_CFG_TMR_CTRL_MILLISECOND(mmr)             	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TMR_CTRL_MILLISECOND_BP,\
									AR_NIC_BTE_CFG_TMR_CTRL_MILLISECOND_MASK)
#define WF_AR_NIC_BTE_CFG_TMR_CTRL_MILLISECOND(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TMR_CTRL_MILLISECOND_BP,\
									AR_NIC_BTE_CFG_TMR_CTRL_MILLISECOND_MASK)
#define RF_AR_NIC_BTE_CFG_TMR_CTRL_IDV(mmr)                     	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TMR_CTRL_IDV_BP,\
									AR_NIC_BTE_CFG_TMR_CTRL_IDV_MASK)
#define WF_AR_NIC_BTE_CFG_TMR_CTRL_IDV(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TMR_CTRL_IDV_BP,\
									AR_NIC_BTE_CFG_TMR_CTRL_IDV_MASK)
#define RF_AR_NIC_BTE_CFG_TARB_FLT_CRDTS(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TARB_FLT_CRDTS_BP,\
									AR_NIC_BTE_CFG_TARB_FLT_CRDTS_MASK)
#define WF_AR_NIC_BTE_CFG_TARB_FLT_CRDTS(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TARB_FLT_CRDTS_BP,\
									AR_NIC_BTE_CFG_TARB_FLT_CRDTS_MASK)
#define RF_AR_NIC_BTE_CFG_TARB_PKT_CRDTS(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TARB_PKT_CRDTS_BP,\
									AR_NIC_BTE_CFG_TARB_PKT_CRDTS_MASK)
#define WF_AR_NIC_BTE_CFG_TARB_PKT_CRDTS(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TARB_PKT_CRDTS_BP,\
									AR_NIC_BTE_CFG_TARB_PKT_CRDTS_MASK)
#define RF_AR_NIC_BTE_CFG_TARB_CHN_CHN3_FLT_CRDTS(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TARB_CHN_CHN3_FLT_CRDTS_BP,\
									AR_NIC_BTE_CFG_TARB_CHN_CHN3_FLT_CRDTS_MASK)
#define WF_AR_NIC_BTE_CFG_TARB_CHN_CHN3_FLT_CRDTS(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TARB_CHN_CHN3_FLT_CRDTS_BP,\
									AR_NIC_BTE_CFG_TARB_CHN_CHN3_FLT_CRDTS_MASK)
#define RF_AR_NIC_BTE_CFG_TARB_CHN_CHN3_PKT_CRDTS(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TARB_CHN_CHN3_PKT_CRDTS_BP,\
									AR_NIC_BTE_CFG_TARB_CHN_CHN3_PKT_CRDTS_MASK)
#define WF_AR_NIC_BTE_CFG_TARB_CHN_CHN3_PKT_CRDTS(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TARB_CHN_CHN3_PKT_CRDTS_BP,\
									AR_NIC_BTE_CFG_TARB_CHN_CHN3_PKT_CRDTS_MASK)
#define RF_AR_NIC_BTE_CFG_TARB_CHN_CHN2_FLT_CRDTS(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TARB_CHN_CHN2_FLT_CRDTS_BP,\
									AR_NIC_BTE_CFG_TARB_CHN_CHN2_FLT_CRDTS_MASK)
#define WF_AR_NIC_BTE_CFG_TARB_CHN_CHN2_FLT_CRDTS(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TARB_CHN_CHN2_FLT_CRDTS_BP,\
									AR_NIC_BTE_CFG_TARB_CHN_CHN2_FLT_CRDTS_MASK)
#define RF_AR_NIC_BTE_CFG_TARB_CHN_CHN2_PKT_CRDTS(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TARB_CHN_CHN2_PKT_CRDTS_BP,\
									AR_NIC_BTE_CFG_TARB_CHN_CHN2_PKT_CRDTS_MASK)
#define WF_AR_NIC_BTE_CFG_TARB_CHN_CHN2_PKT_CRDTS(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TARB_CHN_CHN2_PKT_CRDTS_BP,\
									AR_NIC_BTE_CFG_TARB_CHN_CHN2_PKT_CRDTS_MASK)
#define RF_AR_NIC_BTE_CFG_TARB_CHN_CHN1_FLT_CRDTS(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TARB_CHN_CHN1_FLT_CRDTS_BP,\
									AR_NIC_BTE_CFG_TARB_CHN_CHN1_FLT_CRDTS_MASK)
#define WF_AR_NIC_BTE_CFG_TARB_CHN_CHN1_FLT_CRDTS(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TARB_CHN_CHN1_FLT_CRDTS_BP,\
									AR_NIC_BTE_CFG_TARB_CHN_CHN1_FLT_CRDTS_MASK)
#define RF_AR_NIC_BTE_CFG_TARB_CHN_CHN1_PKT_CRDTS(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TARB_CHN_CHN1_PKT_CRDTS_BP,\
									AR_NIC_BTE_CFG_TARB_CHN_CHN1_PKT_CRDTS_MASK)
#define WF_AR_NIC_BTE_CFG_TARB_CHN_CHN1_PKT_CRDTS(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TARB_CHN_CHN1_PKT_CRDTS_BP,\
									AR_NIC_BTE_CFG_TARB_CHN_CHN1_PKT_CRDTS_MASK)
#define RF_AR_NIC_BTE_CFG_TARB_CHN_CHN0_FLT_CRDTS(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TARB_CHN_CHN0_FLT_CRDTS_BP,\
									AR_NIC_BTE_CFG_TARB_CHN_CHN0_FLT_CRDTS_MASK)
#define WF_AR_NIC_BTE_CFG_TARB_CHN_CHN0_FLT_CRDTS(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TARB_CHN_CHN0_FLT_CRDTS_BP,\
									AR_NIC_BTE_CFG_TARB_CHN_CHN0_FLT_CRDTS_MASK)
#define RF_AR_NIC_BTE_CFG_TARB_CHN_CHN0_PKT_CRDTS(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_TARB_CHN_CHN0_PKT_CRDTS_BP,\
									AR_NIC_BTE_CFG_TARB_CHN_CHN0_PKT_CRDTS_MASK)
#define WF_AR_NIC_BTE_CFG_TARB_CHN_CHN0_PKT_CRDTS(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_TARB_CHN_CHN0_PKT_CRDTS_BP,\
									AR_NIC_BTE_CFG_TARB_CHN_CHN0_PKT_CRDTS_MASK)
#define RF_AR_NIC_BTE_CFG_PARB_WR_FLT_CRDTS(mmr)                	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_PARB_WR_FLT_CRDTS_BP,\
									AR_NIC_BTE_CFG_PARB_WR_FLT_CRDTS_MASK)
#define WF_AR_NIC_BTE_CFG_PARB_WR_FLT_CRDTS(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_PARB_WR_FLT_CRDTS_BP,\
									AR_NIC_BTE_CFG_PARB_WR_FLT_CRDTS_MASK)
#define RF_AR_NIC_BTE_CFG_PARB_WR_CHN_CHN3_FLT_CRDTS(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_PARB_WR_CHN_CHN3_FLT_CRDTS_BP,\
									AR_NIC_BTE_CFG_PARB_WR_CHN_CHN3_FLT_CRDTS_MASK)
#define WF_AR_NIC_BTE_CFG_PARB_WR_CHN_CHN3_FLT_CRDTS(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_PARB_WR_CHN_CHN3_FLT_CRDTS_BP,\
									AR_NIC_BTE_CFG_PARB_WR_CHN_CHN3_FLT_CRDTS_MASK)
#define RF_AR_NIC_BTE_CFG_PARB_WR_CHN_CHN2_FLT_CRDTS(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_PARB_WR_CHN_CHN2_FLT_CRDTS_BP,\
									AR_NIC_BTE_CFG_PARB_WR_CHN_CHN2_FLT_CRDTS_MASK)
#define WF_AR_NIC_BTE_CFG_PARB_WR_CHN_CHN2_FLT_CRDTS(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_PARB_WR_CHN_CHN2_FLT_CRDTS_BP,\
									AR_NIC_BTE_CFG_PARB_WR_CHN_CHN2_FLT_CRDTS_MASK)
#define RF_AR_NIC_BTE_CFG_PARB_WR_CHN_CHN1_FLT_CRDTS(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_PARB_WR_CHN_CHN1_FLT_CRDTS_BP,\
									AR_NIC_BTE_CFG_PARB_WR_CHN_CHN1_FLT_CRDTS_MASK)
#define WF_AR_NIC_BTE_CFG_PARB_WR_CHN_CHN1_FLT_CRDTS(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_PARB_WR_CHN_CHN1_FLT_CRDTS_BP,\
									AR_NIC_BTE_CFG_PARB_WR_CHN_CHN1_FLT_CRDTS_MASK)
#define RF_AR_NIC_BTE_CFG_PARB_WR_CHN_CHN0_FLT_CRDTS(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_PARB_WR_CHN_CHN0_FLT_CRDTS_BP,\
									AR_NIC_BTE_CFG_PARB_WR_CHN_CHN0_FLT_CRDTS_MASK)
#define WF_AR_NIC_BTE_CFG_PARB_WR_CHN_CHN0_FLT_CRDTS(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_PARB_WR_CHN_CHN0_FLT_CRDTS_BP,\
									AR_NIC_BTE_CFG_PARB_WR_CHN_CHN0_FLT_CRDTS_MASK)
#define RF_AR_NIC_BTE_CFG_PARB_RD_FLT_CRDTS(mmr)                	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_PARB_RD_FLT_CRDTS_BP,\
									AR_NIC_BTE_CFG_PARB_RD_FLT_CRDTS_MASK)
#define WF_AR_NIC_BTE_CFG_PARB_RD_FLT_CRDTS(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_PARB_RD_FLT_CRDTS_BP,\
									AR_NIC_BTE_CFG_PARB_RD_FLT_CRDTS_MASK)
#define RF_AR_NIC_BTE_CFG_PARB_RD_PKT_CRDTS(mmr)                	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_PARB_RD_PKT_CRDTS_BP,\
									AR_NIC_BTE_CFG_PARB_RD_PKT_CRDTS_MASK)
#define WF_AR_NIC_BTE_CFG_PARB_RD_PKT_CRDTS(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_PARB_RD_PKT_CRDTS_BP,\
									AR_NIC_BTE_CFG_PARB_RD_PKT_CRDTS_MASK)
#define RF_AR_NIC_BTE_CFG_RD_OP_CTRL_CHN_FLT_CRDTS(mmr)         	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_RD_OP_CTRL_CHN_FLT_CRDTS_BP,\
									AR_NIC_BTE_CFG_RD_OP_CTRL_CHN_FLT_CRDTS_MASK)
#define WF_AR_NIC_BTE_CFG_RD_OP_CTRL_CHN_FLT_CRDTS(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_RD_OP_CTRL_CHN_FLT_CRDTS_BP,\
									AR_NIC_BTE_CFG_RD_OP_CTRL_CHN_FLT_CRDTS_MASK)
#define RF_AR_NIC_BTE_CFG_RD_OP_CTRL_RD_DLY(mmr)                	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_RD_OP_CTRL_RD_DLY_BP,\
									AR_NIC_BTE_CFG_RD_OP_CTRL_RD_DLY_MASK)
#define WF_AR_NIC_BTE_CFG_RD_OP_CTRL_RD_DLY(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_RD_OP_CTRL_RD_DLY_BP,\
									AR_NIC_BTE_CFG_RD_OP_CTRL_RD_DLY_MASK)
#define RF_AR_NIC_BTE_CFG_RD_OP_CTRL_RD_QUIESCE_CNT(mmr)        	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_RD_OP_CTRL_RD_QUIESCE_CNT_BP,\
									AR_NIC_BTE_CFG_RD_OP_CTRL_RD_QUIESCE_CNT_MASK)
#define WF_AR_NIC_BTE_CFG_RD_OP_CTRL_RD_QUIESCE_CNT(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_RD_OP_CTRL_RD_QUIESCE_CNT_BP,\
									AR_NIC_BTE_CFG_RD_OP_CTRL_RD_QUIESCE_CNT_MASK)
#define RF_AR_NIC_BTE_CFG_RD_OP_CTRL_MAX_RD_REQ(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_RD_OP_CTRL_MAX_RD_REQ_BP,\
									AR_NIC_BTE_CFG_RD_OP_CTRL_MAX_RD_REQ_MASK)
#define WF_AR_NIC_BTE_CFG_RD_OP_CTRL_MAX_RD_REQ(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_RD_OP_CTRL_MAX_RD_REQ_BP,\
									AR_NIC_BTE_CFG_RD_OP_CTRL_MAX_RD_REQ_MASK)
#define RF_AR_NIC_BTE_CFG_RD_OP_CTRL_GET_DLY(mmr)               	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_RD_OP_CTRL_GET_DLY_BP,\
									AR_NIC_BTE_CFG_RD_OP_CTRL_GET_DLY_MASK)
#define WF_AR_NIC_BTE_CFG_RD_OP_CTRL_GET_DLY(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_RD_OP_CTRL_GET_DLY_BP,\
									AR_NIC_BTE_CFG_RD_OP_CTRL_GET_DLY_MASK)
#define RF_AR_NIC_BTE_CFG_RD_OP_CTRL_GET_QUIESCE_CNT(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_RD_OP_CTRL_GET_QUIESCE_CNT_BP,\
									AR_NIC_BTE_CFG_RD_OP_CTRL_GET_QUIESCE_CNT_MASK)
#define WF_AR_NIC_BTE_CFG_RD_OP_CTRL_GET_QUIESCE_CNT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_RD_OP_CTRL_GET_QUIESCE_CNT_BP,\
									AR_NIC_BTE_CFG_RD_OP_CTRL_GET_QUIESCE_CNT_MASK)
#define RF_AR_NIC_BTE_CFG_RD_OP_CTRL_MAX_GET_REQ(mmr)           	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_RD_OP_CTRL_MAX_GET_REQ_BP,\
									AR_NIC_BTE_CFG_RD_OP_CTRL_MAX_GET_REQ_MASK)
#define WF_AR_NIC_BTE_CFG_RD_OP_CTRL_MAX_GET_REQ(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_RD_OP_CTRL_MAX_GET_REQ_BP,\
									AR_NIC_BTE_CFG_RD_OP_CTRL_MAX_GET_REQ_MASK)
#define RF_AR_NIC_BTE_CFG_CARB_CQ_CRDTS(mmr)                    	RD_FIELD(mmr,\
									AR_NIC_BTE_CFG_CARB_CQ_CRDTS_BP,\
									AR_NIC_BTE_CFG_CARB_CQ_CRDTS_MASK)
#define WF_AR_NIC_BTE_CFG_CARB_CQ_CRDTS(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_CFG_CARB_CQ_CRDTS_BP,\
									AR_NIC_BTE_CFG_CARB_CQ_CRDTS_MASK)
#define RF_AR_NIC_BTE_PRF_BYTES_BYTES_CNT(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_BTE_PRF_BYTES_BYTES_CNT_BP,\
									AR_NIC_BTE_PRF_BYTES_BYTES_CNT_MASK)
#define WF_AR_NIC_BTE_PRF_BYTES_BYTES_CNT(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_BTE_PRF_BYTES_BYTES_CNT_BP,\
									AR_NIC_BTE_PRF_BYTES_BYTES_CNT_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN3_DEBUG(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN3_DEBUG_BP,\
									AR_NIC_BTE_ERR_FLG_CHN3_DEBUG_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN3_DEBUG(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN3_DEBUG_BP,\
									AR_NIC_BTE_ERR_FLG_CHN3_DEBUG_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN2_DEBUG(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN2_DEBUG_BP,\
									AR_NIC_BTE_ERR_FLG_CHN2_DEBUG_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN2_DEBUG(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN2_DEBUG_BP,\
									AR_NIC_BTE_ERR_FLG_CHN2_DEBUG_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN1_DEBUG(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN1_DEBUG_BP,\
									AR_NIC_BTE_ERR_FLG_CHN1_DEBUG_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN1_DEBUG(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN1_DEBUG_BP,\
									AR_NIC_BTE_ERR_FLG_CHN1_DEBUG_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN0_DEBUG(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN0_DEBUG_BP,\
									AR_NIC_BTE_ERR_FLG_CHN0_DEBUG_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN0_DEBUG(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN0_DEBUG_BP,\
									AR_NIC_BTE_ERR_FLG_CHN0_DEBUG_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_FMA_CQE_PERR(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_FMA_CQE_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_FMA_CQE_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_FMA_CQE_PERR(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_FMA_CQE_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_FMA_CQE_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN3_NAT_ERR(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN3_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_FLG_CHN3_NAT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN3_NAT_ERR(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN3_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_FLG_CHN3_NAT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN2_NAT_ERR(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN2_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_FLG_CHN2_NAT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN2_NAT_ERR(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN2_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_FLG_CHN2_NAT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN1_NAT_ERR(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN1_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_FLG_CHN1_NAT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN1_NAT_ERR(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN1_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_FLG_CHN1_NAT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN0_NAT_ERR(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN0_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_FLG_CHN0_NAT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN0_NAT_ERR(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN0_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_FLG_CHN0_NAT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN3_ALGN_BUF1_PERR(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN3_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_CHN3_ALGN_BUF1_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN3_ALGN_BUF1_PERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN3_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_CHN3_ALGN_BUF1_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN3_ALGN_BUF0_PERR(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN3_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_CHN3_ALGN_BUF0_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN3_ALGN_BUF0_PERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN3_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_CHN3_ALGN_BUF0_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN2_ALGN_BUF1_PERR(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN2_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_CHN2_ALGN_BUF1_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN2_ALGN_BUF1_PERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN2_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_CHN2_ALGN_BUF1_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN2_ALGN_BUF0_PERR(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN2_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_CHN2_ALGN_BUF0_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN2_ALGN_BUF0_PERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN2_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_CHN2_ALGN_BUF0_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN1_ALGN_BUF1_PERR(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN1_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_CHN1_ALGN_BUF1_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN1_ALGN_BUF1_PERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN1_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_CHN1_ALGN_BUF1_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN1_ALGN_BUF0_PERR(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN1_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_CHN1_ALGN_BUF0_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN1_ALGN_BUF0_PERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN1_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_CHN1_ALGN_BUF0_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN0_ALGN_BUF1_PERR(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN0_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_CHN0_ALGN_BUF1_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN0_ALGN_BUF1_PERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN0_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_CHN0_ALGN_BUF1_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN0_ALGN_BUF0_PERR(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN0_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_CHN0_ALGN_BUF0_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN0_ALGN_BUF0_PERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN0_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_FLG_CHN0_ALGN_BUF0_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN3_SSID_DROPPED_COMPLETE(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN3_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_CHN3_SSID_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN3_SSID_DROPPED_COMPLETE(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN3_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_CHN3_SSID_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN2_SSID_DROPPED_COMPLETE(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN2_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_CHN2_SSID_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN2_SSID_DROPPED_COMPLETE(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN2_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_CHN2_SSID_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN1_SSID_DROPPED_COMPLETE(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN1_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_CHN1_SSID_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN1_SSID_DROPPED_COMPLETE(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN1_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_CHN1_SSID_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN0_SSID_DROPPED_COMPLETE(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN0_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_CHN0_SSID_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN0_SSID_DROPPED_COMPLETE(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN0_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_CHN0_SSID_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN3_BTE_DROPPED_COMPLETE(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN3_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_CHN3_BTE_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN3_BTE_DROPPED_COMPLETE(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN3_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_CHN3_BTE_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN2_BTE_DROPPED_COMPLETE(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN2_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_CHN2_BTE_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN2_BTE_DROPPED_COMPLETE(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN2_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_CHN2_BTE_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN1_BTE_DROPPED_COMPLETE(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN1_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_CHN1_BTE_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN1_BTE_DROPPED_COMPLETE(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN1_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_CHN1_BTE_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN0_BTE_DROPPED_COMPLETE(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN0_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_CHN0_BTE_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN0_BTE_DROPPED_COMPLETE(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN0_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FLG_CHN0_BTE_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN3_DESC_DBL_TIMEOUT(mmr)        	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN3_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_CHN3_DESC_DBL_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN3_DESC_DBL_TIMEOUT(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN3_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_CHN3_DESC_DBL_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN2_DESC_DBL_TIMEOUT(mmr)        	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN2_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_CHN2_DESC_DBL_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN2_DESC_DBL_TIMEOUT(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN2_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_CHN2_DESC_DBL_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN1_DESC_DBL_TIMEOUT(mmr)        	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN1_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_CHN1_DESC_DBL_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN1_DESC_DBL_TIMEOUT(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN1_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_CHN1_DESC_DBL_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN0_DESC_DBL_TIMEOUT(mmr)        	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN0_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_CHN0_DESC_DBL_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN0_DESC_DBL_TIMEOUT(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN0_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_CHN0_DESC_DBL_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN3_DESC_TIMEOUT(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN3_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_CHN3_DESC_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN3_DESC_TIMEOUT(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN3_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_CHN3_DESC_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN2_DESC_TIMEOUT(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN2_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_CHN2_DESC_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN2_DESC_TIMEOUT(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN2_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_CHN2_DESC_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN1_DESC_TIMEOUT(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN1_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_CHN1_DESC_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN1_DESC_TIMEOUT(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN1_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_CHN1_DESC_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN0_DESC_TIMEOUT(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN0_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_CHN0_DESC_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN0_DESC_TIMEOUT(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN0_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FLG_CHN0_DESC_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN3_TX_DESC_INV_OP(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN3_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_FLG_CHN3_TX_DESC_INV_OP_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN3_TX_DESC_INV_OP(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN3_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_FLG_CHN3_TX_DESC_INV_OP_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN2_TX_DESC_INV_OP(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN2_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_FLG_CHN2_TX_DESC_INV_OP_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN2_TX_DESC_INV_OP(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN2_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_FLG_CHN2_TX_DESC_INV_OP_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN1_TX_DESC_INV_OP(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN1_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_FLG_CHN1_TX_DESC_INV_OP_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN1_TX_DESC_INV_OP(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN1_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_FLG_CHN1_TX_DESC_INV_OP_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN0_TX_DESC_INV_OP(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN0_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_FLG_CHN0_TX_DESC_INV_OP_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN0_TX_DESC_INV_OP(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN0_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_FLG_CHN0_TX_DESC_INV_OP_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN3_TX_DESC_UNALGN_GET(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN3_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_FLG_CHN3_TX_DESC_UNALGN_GET_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN3_TX_DESC_UNALGN_GET(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN3_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_FLG_CHN3_TX_DESC_UNALGN_GET_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN2_TX_DESC_UNALGN_GET(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN2_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_FLG_CHN2_TX_DESC_UNALGN_GET_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN2_TX_DESC_UNALGN_GET(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN2_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_FLG_CHN2_TX_DESC_UNALGN_GET_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN1_TX_DESC_UNALGN_GET(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN1_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_FLG_CHN1_TX_DESC_UNALGN_GET_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN1_TX_DESC_UNALGN_GET(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN1_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_FLG_CHN1_TX_DESC_UNALGN_GET_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_CHN0_TX_DESC_UNALGN_GET(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_CHN0_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_FLG_CHN0_TX_DESC_UNALGN_GET_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_CHN0_TX_DESC_UNALGN_GET(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_CHN0_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_FLG_CHN0_TX_DESC_UNALGN_GET_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_RD_RSP_PKT_ERR(mmr)               	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_RD_RSP_PKT_ERR_BP,\
									AR_NIC_BTE_ERR_FLG_RD_RSP_PKT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_RD_RSP_PKT_ERR(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_RD_RSP_PKT_ERR_BP,\
									AR_NIC_BTE_ERR_FLG_RD_RSP_PKT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_RD_RSP_MBE(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_RD_RSP_MBE_BP,\
									AR_NIC_BTE_ERR_FLG_RD_RSP_MBE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_RD_RSP_MBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_RD_RSP_MBE_BP,\
									AR_NIC_BTE_ERR_FLG_RD_RSP_MBE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_RD_RSP_SBE(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_RD_RSP_SBE_BP,\
									AR_NIC_BTE_ERR_FLG_RD_RSP_SBE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_RD_RSP_SBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_RD_RSP_SBE_BP,\
									AR_NIC_BTE_ERR_FLG_RD_RSP_SBE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_TX_DESC_TBL_MBE(mmr)              	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_TX_DESC_TBL_MBE_BP,\
									AR_NIC_BTE_ERR_FLG_TX_DESC_TBL_MBE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_TX_DESC_TBL_MBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_TX_DESC_TBL_MBE_BP,\
									AR_NIC_BTE_ERR_FLG_TX_DESC_TBL_MBE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_TX_DESC_TBL_SBE(mmr)              	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_TX_DESC_TBL_SBE_BP,\
									AR_NIC_BTE_ERR_FLG_TX_DESC_TBL_SBE_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_TX_DESC_TBL_SBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_TX_DESC_TBL_SBE_BP,\
									AR_NIC_BTE_ERR_FLG_TX_DESC_TBL_SBE_MASK)
#define RF_AR_NIC_BTE_ERR_FLG_DIAG_ONLY(mmr)                    	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FLG_DIAG_ONLY_BP,\
									AR_NIC_BTE_ERR_FLG_DIAG_ONLY_MASK)
#define WF_AR_NIC_BTE_ERR_FLG_DIAG_ONLY(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FLG_DIAG_ONLY_BP,\
									AR_NIC_BTE_ERR_FLG_DIAG_ONLY_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN3_DEBUG(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN3_DEBUG_BP,\
									AR_NIC_BTE_ERR_CLR_CHN3_DEBUG_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN3_DEBUG(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN3_DEBUG_BP,\
									AR_NIC_BTE_ERR_CLR_CHN3_DEBUG_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN2_DEBUG(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN2_DEBUG_BP,\
									AR_NIC_BTE_ERR_CLR_CHN2_DEBUG_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN2_DEBUG(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN2_DEBUG_BP,\
									AR_NIC_BTE_ERR_CLR_CHN2_DEBUG_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN1_DEBUG(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN1_DEBUG_BP,\
									AR_NIC_BTE_ERR_CLR_CHN1_DEBUG_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN1_DEBUG(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN1_DEBUG_BP,\
									AR_NIC_BTE_ERR_CLR_CHN1_DEBUG_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN0_DEBUG(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN0_DEBUG_BP,\
									AR_NIC_BTE_ERR_CLR_CHN0_DEBUG_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN0_DEBUG(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN0_DEBUG_BP,\
									AR_NIC_BTE_ERR_CLR_CHN0_DEBUG_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_FMA_CQE_PERR(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_FMA_CQE_PERR_BP,\
									AR_NIC_BTE_ERR_CLR_FMA_CQE_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_FMA_CQE_PERR(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_FMA_CQE_PERR_BP,\
									AR_NIC_BTE_ERR_CLR_FMA_CQE_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN3_NAT_ERR(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN3_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_CLR_CHN3_NAT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN3_NAT_ERR(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN3_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_CLR_CHN3_NAT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN2_NAT_ERR(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN2_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_CLR_CHN2_NAT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN2_NAT_ERR(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN2_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_CLR_CHN2_NAT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN1_NAT_ERR(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN1_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_CLR_CHN1_NAT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN1_NAT_ERR(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN1_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_CLR_CHN1_NAT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN0_NAT_ERR(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN0_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_CLR_CHN0_NAT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN0_NAT_ERR(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN0_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_CLR_CHN0_NAT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN3_ALGN_BUF1_PERR(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN3_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_CLR_CHN3_ALGN_BUF1_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN3_ALGN_BUF1_PERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN3_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_CLR_CHN3_ALGN_BUF1_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN3_ALGN_BUF0_PERR(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN3_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_CLR_CHN3_ALGN_BUF0_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN3_ALGN_BUF0_PERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN3_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_CLR_CHN3_ALGN_BUF0_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN2_ALGN_BUF1_PERR(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN2_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_CLR_CHN2_ALGN_BUF1_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN2_ALGN_BUF1_PERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN2_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_CLR_CHN2_ALGN_BUF1_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN2_ALGN_BUF0_PERR(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN2_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_CLR_CHN2_ALGN_BUF0_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN2_ALGN_BUF0_PERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN2_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_CLR_CHN2_ALGN_BUF0_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN1_ALGN_BUF1_PERR(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN1_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_CLR_CHN1_ALGN_BUF1_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN1_ALGN_BUF1_PERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN1_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_CLR_CHN1_ALGN_BUF1_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN1_ALGN_BUF0_PERR(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN1_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_CLR_CHN1_ALGN_BUF0_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN1_ALGN_BUF0_PERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN1_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_CLR_CHN1_ALGN_BUF0_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN0_ALGN_BUF1_PERR(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN0_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_CLR_CHN0_ALGN_BUF1_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN0_ALGN_BUF1_PERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN0_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_CLR_CHN0_ALGN_BUF1_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN0_ALGN_BUF0_PERR(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN0_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_CLR_CHN0_ALGN_BUF0_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN0_ALGN_BUF0_PERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN0_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_CLR_CHN0_ALGN_BUF0_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN3_SSID_DROPPED_COMPLETE(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN3_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_CLR_CHN3_SSID_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN3_SSID_DROPPED_COMPLETE(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN3_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_CLR_CHN3_SSID_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN2_SSID_DROPPED_COMPLETE(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN2_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_CLR_CHN2_SSID_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN2_SSID_DROPPED_COMPLETE(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN2_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_CLR_CHN2_SSID_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN1_SSID_DROPPED_COMPLETE(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN1_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_CLR_CHN1_SSID_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN1_SSID_DROPPED_COMPLETE(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN1_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_CLR_CHN1_SSID_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN0_SSID_DROPPED_COMPLETE(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN0_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_CLR_CHN0_SSID_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN0_SSID_DROPPED_COMPLETE(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN0_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_CLR_CHN0_SSID_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN3_BTE_DROPPED_COMPLETE(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN3_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_CLR_CHN3_BTE_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN3_BTE_DROPPED_COMPLETE(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN3_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_CLR_CHN3_BTE_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN2_BTE_DROPPED_COMPLETE(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN2_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_CLR_CHN2_BTE_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN2_BTE_DROPPED_COMPLETE(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN2_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_CLR_CHN2_BTE_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN1_BTE_DROPPED_COMPLETE(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN1_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_CLR_CHN1_BTE_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN1_BTE_DROPPED_COMPLETE(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN1_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_CLR_CHN1_BTE_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN0_BTE_DROPPED_COMPLETE(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN0_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_CLR_CHN0_BTE_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN0_BTE_DROPPED_COMPLETE(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN0_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_CLR_CHN0_BTE_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN3_DESC_DBL_TIMEOUT(mmr)        	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN3_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_CLR_CHN3_DESC_DBL_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN3_DESC_DBL_TIMEOUT(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN3_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_CLR_CHN3_DESC_DBL_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN2_DESC_DBL_TIMEOUT(mmr)        	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN2_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_CLR_CHN2_DESC_DBL_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN2_DESC_DBL_TIMEOUT(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN2_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_CLR_CHN2_DESC_DBL_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN1_DESC_DBL_TIMEOUT(mmr)        	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN1_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_CLR_CHN1_DESC_DBL_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN1_DESC_DBL_TIMEOUT(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN1_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_CLR_CHN1_DESC_DBL_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN0_DESC_DBL_TIMEOUT(mmr)        	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN0_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_CLR_CHN0_DESC_DBL_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN0_DESC_DBL_TIMEOUT(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN0_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_CLR_CHN0_DESC_DBL_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN3_DESC_TIMEOUT(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN3_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_CLR_CHN3_DESC_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN3_DESC_TIMEOUT(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN3_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_CLR_CHN3_DESC_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN2_DESC_TIMEOUT(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN2_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_CLR_CHN2_DESC_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN2_DESC_TIMEOUT(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN2_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_CLR_CHN2_DESC_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN1_DESC_TIMEOUT(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN1_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_CLR_CHN1_DESC_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN1_DESC_TIMEOUT(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN1_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_CLR_CHN1_DESC_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN0_DESC_TIMEOUT(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN0_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_CLR_CHN0_DESC_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN0_DESC_TIMEOUT(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN0_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_CLR_CHN0_DESC_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN3_TX_DESC_INV_OP(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN3_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_CLR_CHN3_TX_DESC_INV_OP_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN3_TX_DESC_INV_OP(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN3_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_CLR_CHN3_TX_DESC_INV_OP_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN2_TX_DESC_INV_OP(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN2_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_CLR_CHN2_TX_DESC_INV_OP_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN2_TX_DESC_INV_OP(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN2_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_CLR_CHN2_TX_DESC_INV_OP_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN1_TX_DESC_INV_OP(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN1_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_CLR_CHN1_TX_DESC_INV_OP_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN1_TX_DESC_INV_OP(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN1_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_CLR_CHN1_TX_DESC_INV_OP_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN0_TX_DESC_INV_OP(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN0_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_CLR_CHN0_TX_DESC_INV_OP_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN0_TX_DESC_INV_OP(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN0_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_CLR_CHN0_TX_DESC_INV_OP_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN3_TX_DESC_UNALGN_GET(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN3_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_CLR_CHN3_TX_DESC_UNALGN_GET_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN3_TX_DESC_UNALGN_GET(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN3_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_CLR_CHN3_TX_DESC_UNALGN_GET_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN2_TX_DESC_UNALGN_GET(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN2_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_CLR_CHN2_TX_DESC_UNALGN_GET_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN2_TX_DESC_UNALGN_GET(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN2_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_CLR_CHN2_TX_DESC_UNALGN_GET_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN1_TX_DESC_UNALGN_GET(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN1_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_CLR_CHN1_TX_DESC_UNALGN_GET_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN1_TX_DESC_UNALGN_GET(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN1_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_CLR_CHN1_TX_DESC_UNALGN_GET_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_CHN0_TX_DESC_UNALGN_GET(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_CHN0_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_CLR_CHN0_TX_DESC_UNALGN_GET_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_CHN0_TX_DESC_UNALGN_GET(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_CHN0_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_CLR_CHN0_TX_DESC_UNALGN_GET_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_RD_RSP_PKT_ERR(mmr)               	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_RD_RSP_PKT_ERR_BP,\
									AR_NIC_BTE_ERR_CLR_RD_RSP_PKT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_RD_RSP_PKT_ERR(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_RD_RSP_PKT_ERR_BP,\
									AR_NIC_BTE_ERR_CLR_RD_RSP_PKT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_RD_RSP_MBE(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_RD_RSP_MBE_BP,\
									AR_NIC_BTE_ERR_CLR_RD_RSP_MBE_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_RD_RSP_MBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_RD_RSP_MBE_BP,\
									AR_NIC_BTE_ERR_CLR_RD_RSP_MBE_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_RD_RSP_SBE(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_RD_RSP_SBE_BP,\
									AR_NIC_BTE_ERR_CLR_RD_RSP_SBE_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_RD_RSP_SBE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_RD_RSP_SBE_BP,\
									AR_NIC_BTE_ERR_CLR_RD_RSP_SBE_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_TX_DESC_TBL_MBE(mmr)              	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_TX_DESC_TBL_MBE_BP,\
									AR_NIC_BTE_ERR_CLR_TX_DESC_TBL_MBE_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_TX_DESC_TBL_MBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_TX_DESC_TBL_MBE_BP,\
									AR_NIC_BTE_ERR_CLR_TX_DESC_TBL_MBE_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_TX_DESC_TBL_SBE(mmr)              	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_TX_DESC_TBL_SBE_BP,\
									AR_NIC_BTE_ERR_CLR_TX_DESC_TBL_SBE_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_TX_DESC_TBL_SBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_TX_DESC_TBL_SBE_BP,\
									AR_NIC_BTE_ERR_CLR_TX_DESC_TBL_SBE_MASK)
#define RF_AR_NIC_BTE_ERR_CLR_DIAG_ONLY(mmr)                    	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_CLR_DIAG_ONLY_BP,\
									AR_NIC_BTE_ERR_CLR_DIAG_ONLY_MASK)
#define WF_AR_NIC_BTE_ERR_CLR_DIAG_ONLY(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_CLR_DIAG_ONLY_BP,\
									AR_NIC_BTE_ERR_CLR_DIAG_ONLY_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN3_DEBUG(mmr)               	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_DEBUG_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_DEBUG_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN3_DEBUG(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_DEBUG_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_DEBUG_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN2_DEBUG(mmr)               	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_DEBUG_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_DEBUG_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN2_DEBUG(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_DEBUG_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_DEBUG_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN1_DEBUG(mmr)               	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_DEBUG_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_DEBUG_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN1_DEBUG(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_DEBUG_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_DEBUG_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN0_DEBUG(mmr)               	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_DEBUG_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_DEBUG_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN0_DEBUG(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_DEBUG_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_DEBUG_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_FMA_CQE_PERR(mmr)             	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_FMA_CQE_PERR_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_FMA_CQE_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_FMA_CQE_PERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_FMA_CQE_PERR_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_FMA_CQE_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN3_NAT_ERR(mmr)             	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_NAT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN3_NAT_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_NAT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN2_NAT_ERR(mmr)             	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_NAT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN2_NAT_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_NAT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN1_NAT_ERR(mmr)             	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_NAT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN1_NAT_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_NAT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN0_NAT_ERR(mmr)             	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_NAT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN0_NAT_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_NAT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN3_ALGN_BUF1_PERR(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_ALGN_BUF1_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN3_ALGN_BUF1_PERR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_ALGN_BUF1_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN3_ALGN_BUF0_PERR(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_ALGN_BUF0_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN3_ALGN_BUF0_PERR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_ALGN_BUF0_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN2_ALGN_BUF1_PERR(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_ALGN_BUF1_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN2_ALGN_BUF1_PERR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_ALGN_BUF1_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN2_ALGN_BUF0_PERR(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_ALGN_BUF0_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN2_ALGN_BUF0_PERR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_ALGN_BUF0_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN1_ALGN_BUF1_PERR(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_ALGN_BUF1_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN1_ALGN_BUF1_PERR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_ALGN_BUF1_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN1_ALGN_BUF0_PERR(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_ALGN_BUF0_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN1_ALGN_BUF0_PERR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_ALGN_BUF0_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN0_ALGN_BUF1_PERR(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_ALGN_BUF1_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN0_ALGN_BUF1_PERR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_ALGN_BUF1_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN0_ALGN_BUF0_PERR(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_ALGN_BUF0_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN0_ALGN_BUF0_PERR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_ALGN_BUF0_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN3_SSID_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_SSID_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN3_SSID_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_SSID_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN2_SSID_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_SSID_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN2_SSID_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_SSID_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN1_SSID_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_SSID_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN1_SSID_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_SSID_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN0_SSID_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_SSID_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN0_SSID_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_SSID_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN3_BTE_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_BTE_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN3_BTE_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_BTE_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN2_BTE_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_BTE_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN2_BTE_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_BTE_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN1_BTE_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_BTE_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN1_BTE_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_BTE_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN0_BTE_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_BTE_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN0_BTE_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_BTE_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN3_DESC_DBL_TIMEOUT(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_DESC_DBL_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN3_DESC_DBL_TIMEOUT(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_DESC_DBL_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN2_DESC_DBL_TIMEOUT(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_DESC_DBL_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN2_DESC_DBL_TIMEOUT(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_DESC_DBL_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN1_DESC_DBL_TIMEOUT(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_DESC_DBL_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN1_DESC_DBL_TIMEOUT(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_DESC_DBL_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN0_DESC_DBL_TIMEOUT(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_DESC_DBL_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN0_DESC_DBL_TIMEOUT(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_DESC_DBL_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN3_DESC_TIMEOUT(mmr)        	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_DESC_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN3_DESC_TIMEOUT(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_DESC_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN2_DESC_TIMEOUT(mmr)        	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_DESC_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN2_DESC_TIMEOUT(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_DESC_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN1_DESC_TIMEOUT(mmr)        	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_DESC_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN1_DESC_TIMEOUT(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_DESC_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN0_DESC_TIMEOUT(mmr)        	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_DESC_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN0_DESC_TIMEOUT(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_DESC_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN3_TX_DESC_INV_OP(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_TX_DESC_INV_OP_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN3_TX_DESC_INV_OP(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_TX_DESC_INV_OP_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN2_TX_DESC_INV_OP(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_TX_DESC_INV_OP_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN2_TX_DESC_INV_OP(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_TX_DESC_INV_OP_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN1_TX_DESC_INV_OP(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_TX_DESC_INV_OP_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN1_TX_DESC_INV_OP(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_TX_DESC_INV_OP_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN0_TX_DESC_INV_OP(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_TX_DESC_INV_OP_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN0_TX_DESC_INV_OP(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_TX_DESC_INV_OP_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN3_TX_DESC_UNALGN_GET(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_TX_DESC_UNALGN_GET_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN3_TX_DESC_UNALGN_GET(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN3_TX_DESC_UNALGN_GET_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN2_TX_DESC_UNALGN_GET(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_TX_DESC_UNALGN_GET_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN2_TX_DESC_UNALGN_GET(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN2_TX_DESC_UNALGN_GET_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN1_TX_DESC_UNALGN_GET(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_TX_DESC_UNALGN_GET_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN1_TX_DESC_UNALGN_GET(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN1_TX_DESC_UNALGN_GET_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_CHN0_TX_DESC_UNALGN_GET(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_TX_DESC_UNALGN_GET_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_CHN0_TX_DESC_UNALGN_GET(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_CHN0_TX_DESC_UNALGN_GET_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_RD_RSP_PKT_ERR(mmr)           	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_RD_RSP_PKT_ERR_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_RD_RSP_PKT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_RD_RSP_PKT_ERR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_RD_RSP_PKT_ERR_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_RD_RSP_PKT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_RD_RSP_MBE(mmr)               	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_RD_RSP_MBE_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_RD_RSP_MBE_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_RD_RSP_MBE(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_RD_RSP_MBE_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_RD_RSP_MBE_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_RD_RSP_SBE(mmr)               	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_RD_RSP_SBE_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_RD_RSP_SBE_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_RD_RSP_SBE(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_RD_RSP_SBE_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_RD_RSP_SBE_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_TX_DESC_TBL_MBE(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_TX_DESC_TBL_MBE_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_TX_DESC_TBL_MBE_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_TX_DESC_TBL_MBE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_TX_DESC_TBL_MBE_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_TX_DESC_TBL_MBE_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_TX_DESC_TBL_SBE(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_TX_DESC_TBL_SBE_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_TX_DESC_TBL_SBE_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_TX_DESC_TBL_SBE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_TX_DESC_TBL_SBE_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_TX_DESC_TBL_SBE_MASK)
#define RF_AR_NIC_BTE_ERR_HSS_MSK_DIAG_ONLY(mmr)                	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_HSS_MSK_DIAG_ONLY_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_DIAG_ONLY_MASK)
#define WF_AR_NIC_BTE_ERR_HSS_MSK_DIAG_ONLY(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_HSS_MSK_DIAG_ONLY_BP,\
									AR_NIC_BTE_ERR_HSS_MSK_DIAG_ONLY_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN3_DEBUG(mmr)                	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_DEBUG_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_DEBUG_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN3_DEBUG(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_DEBUG_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_DEBUG_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN2_DEBUG(mmr)                	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_DEBUG_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_DEBUG_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN2_DEBUG(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_DEBUG_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_DEBUG_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN1_DEBUG(mmr)                	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_DEBUG_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_DEBUG_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN1_DEBUG(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_DEBUG_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_DEBUG_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN0_DEBUG(mmr)                	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_DEBUG_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_DEBUG_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN0_DEBUG(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_DEBUG_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_DEBUG_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_FMA_CQE_PERR(mmr)              	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_FMA_CQE_PERR_BP,\
									AR_NIC_BTE_ERR_OS_MSK_FMA_CQE_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_FMA_CQE_PERR(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_FMA_CQE_PERR_BP,\
									AR_NIC_BTE_ERR_OS_MSK_FMA_CQE_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN3_NAT_ERR(mmr)              	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_NAT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN3_NAT_ERR(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_NAT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN2_NAT_ERR(mmr)              	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_NAT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN2_NAT_ERR(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_NAT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN1_NAT_ERR(mmr)              	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_NAT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN1_NAT_ERR(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_NAT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN0_NAT_ERR(mmr)              	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_NAT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN0_NAT_ERR(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_NAT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN3_ALGN_BUF1_PERR(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_ALGN_BUF1_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN3_ALGN_BUF1_PERR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_ALGN_BUF1_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN3_ALGN_BUF0_PERR(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_ALGN_BUF0_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN3_ALGN_BUF0_PERR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_ALGN_BUF0_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN2_ALGN_BUF1_PERR(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_ALGN_BUF1_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN2_ALGN_BUF1_PERR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_ALGN_BUF1_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN2_ALGN_BUF0_PERR(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_ALGN_BUF0_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN2_ALGN_BUF0_PERR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_ALGN_BUF0_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN1_ALGN_BUF1_PERR(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_ALGN_BUF1_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN1_ALGN_BUF1_PERR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_ALGN_BUF1_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN1_ALGN_BUF0_PERR(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_ALGN_BUF0_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN1_ALGN_BUF0_PERR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_ALGN_BUF0_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN0_ALGN_BUF1_PERR(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_ALGN_BUF1_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN0_ALGN_BUF1_PERR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_ALGN_BUF1_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN0_ALGN_BUF0_PERR(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_ALGN_BUF0_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN0_ALGN_BUF0_PERR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_ALGN_BUF0_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN3_SSID_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_SSID_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN3_SSID_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_SSID_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN2_SSID_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_SSID_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN2_SSID_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_SSID_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN1_SSID_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_SSID_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN1_SSID_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_SSID_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN0_SSID_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_SSID_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN0_SSID_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_SSID_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN3_BTE_DROPPED_COMPLETE(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_BTE_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN3_BTE_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_BTE_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN2_BTE_DROPPED_COMPLETE(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_BTE_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN2_BTE_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_BTE_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN1_BTE_DROPPED_COMPLETE(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_BTE_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN1_BTE_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_BTE_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN0_BTE_DROPPED_COMPLETE(mmr) 	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_BTE_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN0_BTE_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_BTE_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN3_DESC_DBL_TIMEOUT(mmr)     	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_DESC_DBL_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN3_DESC_DBL_TIMEOUT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_DESC_DBL_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN2_DESC_DBL_TIMEOUT(mmr)     	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_DESC_DBL_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN2_DESC_DBL_TIMEOUT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_DESC_DBL_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN1_DESC_DBL_TIMEOUT(mmr)     	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_DESC_DBL_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN1_DESC_DBL_TIMEOUT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_DESC_DBL_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN0_DESC_DBL_TIMEOUT(mmr)     	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_DESC_DBL_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN0_DESC_DBL_TIMEOUT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_DESC_DBL_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN3_DESC_TIMEOUT(mmr)         	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_DESC_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN3_DESC_TIMEOUT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_DESC_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN2_DESC_TIMEOUT(mmr)         	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_DESC_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN2_DESC_TIMEOUT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_DESC_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN1_DESC_TIMEOUT(mmr)         	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_DESC_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN1_DESC_TIMEOUT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_DESC_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN0_DESC_TIMEOUT(mmr)         	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_DESC_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN0_DESC_TIMEOUT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_DESC_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN3_TX_DESC_INV_OP(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_TX_DESC_INV_OP_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN3_TX_DESC_INV_OP(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_TX_DESC_INV_OP_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN2_TX_DESC_INV_OP(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_TX_DESC_INV_OP_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN2_TX_DESC_INV_OP(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_TX_DESC_INV_OP_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN1_TX_DESC_INV_OP(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_TX_DESC_INV_OP_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN1_TX_DESC_INV_OP(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_TX_DESC_INV_OP_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN0_TX_DESC_INV_OP(mmr)       	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_TX_DESC_INV_OP_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN0_TX_DESC_INV_OP(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_TX_DESC_INV_OP_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN3_TX_DESC_UNALGN_GET(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_TX_DESC_UNALGN_GET_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN3_TX_DESC_UNALGN_GET(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN3_TX_DESC_UNALGN_GET_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN2_TX_DESC_UNALGN_GET(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_TX_DESC_UNALGN_GET_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN2_TX_DESC_UNALGN_GET(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN2_TX_DESC_UNALGN_GET_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN1_TX_DESC_UNALGN_GET(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_TX_DESC_UNALGN_GET_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN1_TX_DESC_UNALGN_GET(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN1_TX_DESC_UNALGN_GET_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_CHN0_TX_DESC_UNALGN_GET(mmr)   	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_TX_DESC_UNALGN_GET_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_CHN0_TX_DESC_UNALGN_GET(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_OS_MSK_CHN0_TX_DESC_UNALGN_GET_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_RD_RSP_PKT_ERR(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_RD_RSP_PKT_ERR_BP,\
									AR_NIC_BTE_ERR_OS_MSK_RD_RSP_PKT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_RD_RSP_PKT_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_RD_RSP_PKT_ERR_BP,\
									AR_NIC_BTE_ERR_OS_MSK_RD_RSP_PKT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_RD_RSP_MBE(mmr)                	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_RD_RSP_MBE_BP,\
									AR_NIC_BTE_ERR_OS_MSK_RD_RSP_MBE_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_RD_RSP_MBE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_RD_RSP_MBE_BP,\
									AR_NIC_BTE_ERR_OS_MSK_RD_RSP_MBE_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_RD_RSP_SBE(mmr)                	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_RD_RSP_SBE_BP,\
									AR_NIC_BTE_ERR_OS_MSK_RD_RSP_SBE_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_RD_RSP_SBE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_RD_RSP_SBE_BP,\
									AR_NIC_BTE_ERR_OS_MSK_RD_RSP_SBE_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_TX_DESC_TBL_MBE(mmr)           	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_TX_DESC_TBL_MBE_BP,\
									AR_NIC_BTE_ERR_OS_MSK_TX_DESC_TBL_MBE_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_TX_DESC_TBL_MBE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_TX_DESC_TBL_MBE_BP,\
									AR_NIC_BTE_ERR_OS_MSK_TX_DESC_TBL_MBE_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_TX_DESC_TBL_SBE(mmr)           	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_TX_DESC_TBL_SBE_BP,\
									AR_NIC_BTE_ERR_OS_MSK_TX_DESC_TBL_SBE_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_TX_DESC_TBL_SBE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_TX_DESC_TBL_SBE_BP,\
									AR_NIC_BTE_ERR_OS_MSK_TX_DESC_TBL_SBE_MASK)
#define RF_AR_NIC_BTE_ERR_OS_MSK_DIAG_ONLY(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_OS_MSK_DIAG_ONLY_BP,\
									AR_NIC_BTE_ERR_OS_MSK_DIAG_ONLY_MASK)
#define WF_AR_NIC_BTE_ERR_OS_MSK_DIAG_ONLY(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_OS_MSK_DIAG_ONLY_BP,\
									AR_NIC_BTE_ERR_OS_MSK_DIAG_ONLY_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN3_DEBUG(mmr)             	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_DEBUG_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_DEBUG_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN3_DEBUG(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_DEBUG_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_DEBUG_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN2_DEBUG(mmr)             	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_DEBUG_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_DEBUG_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN2_DEBUG(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_DEBUG_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_DEBUG_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN1_DEBUG(mmr)             	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_DEBUG_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_DEBUG_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN1_DEBUG(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_DEBUG_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_DEBUG_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN0_DEBUG(mmr)             	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_DEBUG_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_DEBUG_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN0_DEBUG(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_DEBUG_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_DEBUG_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_FMA_CQE_PERR(mmr)           	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_FMA_CQE_PERR_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_FMA_CQE_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_FMA_CQE_PERR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_FMA_CQE_PERR_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_FMA_CQE_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN3_NAT_ERR(mmr)           	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_NAT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN3_NAT_ERR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_NAT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN2_NAT_ERR(mmr)           	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_NAT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN2_NAT_ERR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_NAT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN1_NAT_ERR(mmr)           	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_NAT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN1_NAT_ERR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_NAT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN0_NAT_ERR(mmr)           	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_NAT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN0_NAT_ERR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_NAT_ERR_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_NAT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN3_ALGN_BUF1_PERR(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_ALGN_BUF1_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN3_ALGN_BUF1_PERR(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_ALGN_BUF1_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN3_ALGN_BUF0_PERR(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_ALGN_BUF0_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN3_ALGN_BUF0_PERR(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_ALGN_BUF0_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN2_ALGN_BUF1_PERR(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_ALGN_BUF1_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN2_ALGN_BUF1_PERR(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_ALGN_BUF1_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN2_ALGN_BUF0_PERR(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_ALGN_BUF0_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN2_ALGN_BUF0_PERR(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_ALGN_BUF0_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN1_ALGN_BUF1_PERR(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_ALGN_BUF1_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN1_ALGN_BUF1_PERR(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_ALGN_BUF1_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN1_ALGN_BUF0_PERR(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_ALGN_BUF0_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN1_ALGN_BUF0_PERR(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_ALGN_BUF0_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN0_ALGN_BUF1_PERR(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_ALGN_BUF1_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN0_ALGN_BUF1_PERR(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_ALGN_BUF1_PERR_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_ALGN_BUF1_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN0_ALGN_BUF0_PERR(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_ALGN_BUF0_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN0_ALGN_BUF0_PERR(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_ALGN_BUF0_PERR_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_ALGN_BUF0_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN3_SSID_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_SSID_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN3_SSID_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_SSID_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN2_SSID_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_SSID_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN2_SSID_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_SSID_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN1_SSID_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_SSID_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN1_SSID_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_SSID_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN0_SSID_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_SSID_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN0_SSID_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_SSID_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_SSID_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN3_BTE_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_BTE_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN3_BTE_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_BTE_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN2_BTE_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_BTE_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN2_BTE_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_BTE_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN1_BTE_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_BTE_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN1_BTE_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_BTE_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN0_BTE_DROPPED_COMPLETE(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_BTE_DROPPED_COMPLETE_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN0_BTE_DROPPED_COMPLETE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_BTE_DROPPED_COMPLETE_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_BTE_DROPPED_COMPLETE_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN3_DESC_DBL_TIMEOUT(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_DESC_DBL_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN3_DESC_DBL_TIMEOUT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_DESC_DBL_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN2_DESC_DBL_TIMEOUT(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_DESC_DBL_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN2_DESC_DBL_TIMEOUT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_DESC_DBL_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN1_DESC_DBL_TIMEOUT(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_DESC_DBL_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN1_DESC_DBL_TIMEOUT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_DESC_DBL_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN0_DESC_DBL_TIMEOUT(mmr)  	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_DESC_DBL_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN0_DESC_DBL_TIMEOUT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_DESC_DBL_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_DESC_DBL_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN3_DESC_TIMEOUT(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_DESC_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN3_DESC_TIMEOUT(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_DESC_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN2_DESC_TIMEOUT(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_DESC_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN2_DESC_TIMEOUT(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_DESC_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN1_DESC_TIMEOUT(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_DESC_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN1_DESC_TIMEOUT(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_DESC_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN0_DESC_TIMEOUT(mmr)      	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_DESC_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN0_DESC_TIMEOUT(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_DESC_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_DESC_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN3_TX_DESC_INV_OP(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_TX_DESC_INV_OP_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN3_TX_DESC_INV_OP(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_TX_DESC_INV_OP_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN2_TX_DESC_INV_OP(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_TX_DESC_INV_OP_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN2_TX_DESC_INV_OP(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_TX_DESC_INV_OP_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN1_TX_DESC_INV_OP(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_TX_DESC_INV_OP_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN1_TX_DESC_INV_OP(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_TX_DESC_INV_OP_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN0_TX_DESC_INV_OP(mmr)    	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_TX_DESC_INV_OP_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN0_TX_DESC_INV_OP(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_TX_DESC_INV_OP_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_TX_DESC_INV_OP_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN3_TX_DESC_UNALGN_GET(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_TX_DESC_UNALGN_GET_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN3_TX_DESC_UNALGN_GET(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN3_TX_DESC_UNALGN_GET_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN2_TX_DESC_UNALGN_GET(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_TX_DESC_UNALGN_GET_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN2_TX_DESC_UNALGN_GET(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN2_TX_DESC_UNALGN_GET_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN1_TX_DESC_UNALGN_GET(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_TX_DESC_UNALGN_GET_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN1_TX_DESC_UNALGN_GET(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN1_TX_DESC_UNALGN_GET_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_CHN0_TX_DESC_UNALGN_GET(mmr)	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_TX_DESC_UNALGN_GET_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_CHN0_TX_DESC_UNALGN_GET(mmr,v)	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_TX_DESC_UNALGN_GET_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_CHN0_TX_DESC_UNALGN_GET_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_RD_RSP_PKT_ERR(mmr)         	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_RD_RSP_PKT_ERR_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_RD_RSP_PKT_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_RD_RSP_PKT_ERR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_RD_RSP_PKT_ERR_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_RD_RSP_PKT_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_RD_RSP_MBE(mmr)             	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_RD_RSP_MBE_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_RD_RSP_MBE_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_RD_RSP_MBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_RD_RSP_MBE_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_RD_RSP_MBE_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_RD_RSP_SBE(mmr)             	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_RD_RSP_SBE_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_RD_RSP_SBE_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_RD_RSP_SBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_RD_RSP_SBE_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_RD_RSP_SBE_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_TX_DESC_TBL_MBE(mmr)        	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_TX_DESC_TBL_MBE_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_TX_DESC_TBL_MBE_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_TX_DESC_TBL_MBE(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_TX_DESC_TBL_MBE_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_TX_DESC_TBL_MBE_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_TX_DESC_TBL_SBE(mmr)        	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_TX_DESC_TBL_SBE_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_TX_DESC_TBL_SBE_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_TX_DESC_TBL_SBE(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_TX_DESC_TBL_SBE_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_TX_DESC_TBL_SBE_MASK)
#define RF_AR_NIC_BTE_ERR_FIRST_FLG_DIAG_ONLY(mmr)              	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_FIRST_FLG_DIAG_ONLY_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_DIAG_ONLY_MASK)
#define WF_AR_NIC_BTE_ERR_FIRST_FLG_DIAG_ONLY(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_FIRST_FLG_DIAG_ONLY_BP,\
									AR_NIC_BTE_ERR_FIRST_FLG_DIAG_ONLY_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_DST_MBE_PART(mmr)                	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_DST_MBE_PART_BP,\
									AR_NIC_BTE_ERR_INFO_DST_MBE_PART_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_DST_MBE_PART(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_DST_MBE_PART_BP,\
									AR_NIC_BTE_ERR_INFO_DST_MBE_PART_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_DST_MBE_ADDRESS(mmr)             	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_DST_MBE_ADDRESS_BP,\
									AR_NIC_BTE_ERR_INFO_DST_MBE_ADDRESS_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_DST_MBE_ADDRESS(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_DST_MBE_ADDRESS_BP,\
									AR_NIC_BTE_ERR_INFO_DST_MBE_ADDRESS_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_DST_MBE_SYNDROME(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_DST_MBE_SYNDROME_BP,\
									AR_NIC_BTE_ERR_INFO_DST_MBE_SYNDROME_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_DST_MBE_SYNDROME(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_DST_MBE_SYNDROME_BP,\
									AR_NIC_BTE_ERR_INFO_DST_MBE_SYNDROME_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_DST_MMR_CREATED_MBE(mmr)         	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_DST_MMR_CREATED_MBE_BP,\
									AR_NIC_BTE_ERR_INFO_DST_MMR_CREATED_MBE_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_DST_MMR_CREATED_MBE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_DST_MMR_CREATED_MBE_BP,\
									AR_NIC_BTE_ERR_INFO_DST_MMR_CREATED_MBE_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_DST_SBE_PART(mmr)                	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_DST_SBE_PART_BP,\
									AR_NIC_BTE_ERR_INFO_DST_SBE_PART_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_DST_SBE_PART(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_DST_SBE_PART_BP,\
									AR_NIC_BTE_ERR_INFO_DST_SBE_PART_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_DST_SBE_ADDRESS(mmr)             	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_DST_SBE_ADDRESS_BP,\
									AR_NIC_BTE_ERR_INFO_DST_SBE_ADDRESS_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_DST_SBE_ADDRESS(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_DST_SBE_ADDRESS_BP,\
									AR_NIC_BTE_ERR_INFO_DST_SBE_ADDRESS_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_DST_SBE_SYNDROME(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_DST_SBE_SYNDROME_BP,\
									AR_NIC_BTE_ERR_INFO_DST_SBE_SYNDROME_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_DST_SBE_SYNDROME(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_DST_SBE_SYNDROME_BP,\
									AR_NIC_BTE_ERR_INFO_DST_SBE_SYNDROME_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_DST_MMR_CREATED_SBE(mmr)         	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_DST_MMR_CREATED_SBE_BP,\
									AR_NIC_BTE_ERR_INFO_DST_MMR_CREATED_SBE_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_DST_MMR_CREATED_SBE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_DST_MMR_CREATED_SBE_BP,\
									AR_NIC_BTE_ERR_INFO_DST_MMR_CREATED_SBE_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_CNT_SBE_DST_CNT(mmr)             	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_CNT_SBE_DST_CNT_BP,\
									AR_NIC_BTE_ERR_INFO_CNT_SBE_DST_CNT_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_CNT_SBE_DST_CNT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_CNT_SBE_DST_CNT_BP,\
									AR_NIC_BTE_ERR_INFO_CNT_SBE_DST_CNT_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_CNT_MBE_DST_CNT(mmr)             	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_CNT_MBE_DST_CNT_BP,\
									AR_NIC_BTE_ERR_INFO_CNT_MBE_DST_CNT_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_CNT_MBE_DST_CNT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_CNT_MBE_DST_CNT_BP,\
									AR_NIC_BTE_ERR_INFO_CNT_MBE_DST_CNT_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_AB0_ADDRESS(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_AB0_ADDRESS_BP,\
									AR_NIC_BTE_ERR_INFO_AB0_ADDRESS_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_AB0_ADDRESS(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_AB0_ADDRESS_BP,\
									AR_NIC_BTE_ERR_INFO_AB0_ADDRESS_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_AB0_PARITY_MASK(mmr)             	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_AB0_PARITY_MASK_BP,\
									AR_NIC_BTE_ERR_INFO_AB0_PARITY_MASK_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_AB0_PARITY_MASK(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_AB0_PARITY_MASK_BP,\
									AR_NIC_BTE_ERR_INFO_AB0_PARITY_MASK_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_AB1_ADDRESS(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_AB1_ADDRESS_BP,\
									AR_NIC_BTE_ERR_INFO_AB1_ADDRESS_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_AB1_ADDRESS(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_AB1_ADDRESS_BP,\
									AR_NIC_BTE_ERR_INFO_AB1_ADDRESS_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_AB1_PARITY_MASK(mmr)             	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_AB1_PARITY_MASK_BP,\
									AR_NIC_BTE_ERR_INFO_AB1_PARITY_MASK_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_AB1_PARITY_MASK(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_AB1_PARITY_MASK_BP,\
									AR_NIC_BTE_ERR_INFO_AB1_PARITY_MASK_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_CNT_AB0_CNT(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_CNT_AB0_CNT_BP,\
									AR_NIC_BTE_ERR_INFO_CNT_AB0_CNT_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_CNT_AB0_CNT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_CNT_AB0_CNT_BP,\
									AR_NIC_BTE_ERR_INFO_CNT_AB0_CNT_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_CNT_AB1_CNT(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_CNT_AB1_CNT_BP,\
									AR_NIC_BTE_ERR_INFO_CNT_AB1_CNT_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_CNT_AB1_CNT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_CNT_AB1_CNT_BP,\
									AR_NIC_BTE_ERR_INFO_CNT_AB1_CNT_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_FMA_CQE0_PARITY(mmr)             	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_FMA_CQE0_PARITY_BP,\
									AR_NIC_BTE_ERR_INFO_FMA_CQE0_PARITY_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_FMA_CQE0_PARITY(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_FMA_CQE0_PARITY_BP,\
									AR_NIC_BTE_ERR_INFO_FMA_CQE0_PARITY_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_FMA_CQE0_DATA(mmr)               	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_FMA_CQE0_DATA_BP,\
									AR_NIC_BTE_ERR_INFO_FMA_CQE0_DATA_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_FMA_CQE0_DATA(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_FMA_CQE0_DATA_BP,\
									AR_NIC_BTE_ERR_INFO_FMA_CQE0_DATA_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_FMA_CQE1_OVERRUN(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_FMA_CQE1_OVERRUN_BP,\
									AR_NIC_BTE_ERR_INFO_FMA_CQE1_OVERRUN_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_FMA_CQE1_OVERRUN(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_FMA_CQE1_OVERRUN_BP,\
									AR_NIC_BTE_ERR_INFO_FMA_CQE1_OVERRUN_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_FMA_CQE1_ADDRESS(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_FMA_CQE1_ADDRESS_BP,\
									AR_NIC_BTE_ERR_INFO_FMA_CQE1_ADDRESS_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_FMA_CQE1_ADDRESS(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_FMA_CQE1_ADDRESS_BP,\
									AR_NIC_BTE_ERR_INFO_FMA_CQE1_ADDRESS_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_RD_RSP_SBE_PI_ID(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_SBE_PI_ID_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_SBE_PI_ID_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_RD_RSP_SBE_PI_ID(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_SBE_PI_ID_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_SBE_PI_ID_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_RD_RSP_SBE_PART(mmr)             	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_SBE_PART_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_SBE_PART_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_RD_RSP_SBE_PART(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_SBE_PART_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_SBE_PART_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_RD_RSP_SBE_SYNDROME(mmr)         	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_SBE_SYNDROME_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_SBE_SYNDROME_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_RD_RSP_SBE_SYNDROME(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_SBE_SYNDROME_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_SBE_SYNDROME_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_RD_RSP_MBE_PI_ID(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_MBE_PI_ID_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_MBE_PI_ID_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_RD_RSP_MBE_PI_ID(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_MBE_PI_ID_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_MBE_PI_ID_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_RD_RSP_MBE_PART(mmr)             	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_MBE_PART_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_MBE_PART_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_RD_RSP_MBE_PART(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_MBE_PART_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_MBE_PART_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_RD_RSP_MBE_SYNDROME(mmr)         	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_MBE_SYNDROME_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_MBE_SYNDROME_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_RD_RSP_MBE_SYNDROME(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_MBE_SYNDROME_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_MBE_SYNDROME_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_CNT_SBE_RD_CNT(mmr)              	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_CNT_SBE_RD_CNT_BP,\
									AR_NIC_BTE_ERR_INFO_CNT_SBE_RD_CNT_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_CNT_SBE_RD_CNT(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_CNT_SBE_RD_CNT_BP,\
									AR_NIC_BTE_ERR_INFO_CNT_SBE_RD_CNT_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_CNT_MBE_RD_CNT(mmr)              	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_CNT_MBE_RD_CNT_BP,\
									AR_NIC_BTE_ERR_INFO_CNT_MBE_RD_CNT_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_CNT_MBE_RD_CNT(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_CNT_MBE_RD_CNT_BP,\
									AR_NIC_BTE_ERR_INFO_CNT_MBE_RD_CNT_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_RD_RSP_FLIT_NUM(mmr)             	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_FLIT_NUM_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_FLIT_NUM_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_RD_RSP_FLIT_NUM(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_FLIT_NUM_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_FLIT_NUM_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_RD_RSP_RSTATUS(mmr)              	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_RSTATUS_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_RSTATUS_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_RD_RSP_RSTATUS(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_RSTATUS_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_RSTATUS_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_RD_RSP_PI_ID(mmr)                	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_PI_ID_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_PI_ID_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_RD_RSP_PI_ID(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_PI_ID_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_PI_ID_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_RD_RSP_RSPCMD(mmr)               	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_RSPCMD_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_RSPCMD_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_RD_RSP_RSPCMD(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_RSPCMD_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_RSPCMD_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_RD_RSP_UV(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_UV_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_UV_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_RD_RSP_UV(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_UV_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_UV_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_RD_RSP_TAIL(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_TAIL_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_TAIL_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_RD_RSP_TAIL(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_TAIL_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_TAIL_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_RD_RSP_PARITY(mmr)               	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_PARITY_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_PARITY_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_RD_RSP_PARITY(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_PARITY_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_PARITY_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_RD_RSP_RSTATUS_ERR(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_RSTATUS_ERR_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_RSTATUS_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_RD_RSP_RSTATUS_ERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_RSTATUS_ERR_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_RSTATUS_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_RD_RSP_RSPCMD_ERR(mmr)           	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_RSPCMD_ERR_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_RSPCMD_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_RD_RSP_RSPCMD_ERR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_RSPCMD_ERR_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_RSPCMD_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_RD_RSP_TAIL_ERR(mmr)             	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_TAIL_ERR_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_TAIL_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_RD_RSP_TAIL_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_TAIL_ERR_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_TAIL_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_RD_RSP_PARITY_ERR(mmr)           	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_PARITY_ERR_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_PARITY_ERR_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_RD_RSP_PARITY_ERR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_PARITY_ERR_BP,\
									AR_NIC_BTE_ERR_INFO_RD_RSP_PARITY_ERR_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_CNT_PKT_RD_CNT(mmr)              	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_CNT_PKT_RD_CNT_BP,\
									AR_NIC_BTE_ERR_INFO_CNT_PKT_RD_CNT_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_CNT_PKT_RD_CNT(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_CNT_PKT_RD_CNT_BP,\
									AR_NIC_BTE_ERR_INFO_CNT_PKT_RD_CNT_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_TIMEOUT_NAT_TRANS(mmr)           	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_NAT_TRANS_BP,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_NAT_TRANS_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_TIMEOUT_NAT_TRANS(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_NAT_TRANS_BP,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_NAT_TRANS_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_TIMEOUT_BTE_OP(mmr)              	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_BTE_OP_BP,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_BTE_OP_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_TIMEOUT_BTE_OP(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_BTE_OP_BP,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_BTE_OP_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_TIMEOUT_CQ_REQ_CNT(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_CQ_REQ_CNT_BP,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_CQ_REQ_CNT_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_TIMEOUT_CQ_REQ_CNT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_CQ_REQ_CNT_BP,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_CQ_REQ_CNT_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_TIMEOUT_GET_REQ_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_GET_REQ_CNT_BP,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_GET_REQ_CNT_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_TIMEOUT_GET_REQ_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_GET_REQ_CNT_BP,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_GET_REQ_CNT_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_TIMEOUT_RD_PARB_FLT_CNT(mmr)     	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_RD_PARB_FLT_CNT_BP,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_RD_PARB_FLT_CNT_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_TIMEOUT_RD_PARB_FLT_CNT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_RD_PARB_FLT_CNT_BP,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_RD_PARB_FLT_CNT_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_TIMEOUT_RD_PARB_PKT_CNT(mmr)     	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_RD_PARB_PKT_CNT_BP,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_RD_PARB_PKT_CNT_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_TIMEOUT_RD_PARB_PKT_CNT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_RD_PARB_PKT_CNT_BP,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_RD_PARB_PKT_CNT_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_TIMEOUT_WR_PARB_FLT_CNT(mmr)     	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_WR_PARB_FLT_CNT_BP,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_WR_PARB_FLT_CNT_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_TIMEOUT_WR_PARB_FLT_CNT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_WR_PARB_FLT_CNT_BP,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_WR_PARB_FLT_CNT_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_TIMEOUT_TARB_FLT_CNT(mmr)        	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_TARB_FLT_CNT_BP,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_TARB_FLT_CNT_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_TIMEOUT_TARB_FLT_CNT(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_TARB_FLT_CNT_BP,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_TARB_FLT_CNT_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_TIMEOUT_TARB_PKT_CNT(mmr)        	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_TARB_PKT_CNT_BP,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_TARB_PKT_CNT_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_TIMEOUT_TARB_PKT_CNT(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_TARB_PKT_CNT_BP,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_TARB_PKT_CNT_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_TIMEOUT_TX_STATE(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_TX_STATE_BP,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_TX_STATE_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_TIMEOUT_TX_STATE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_TX_STATE_BP,\
									AR_NIC_BTE_ERR_INFO_TIMEOUT_TX_STATE_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_DBG_TX_WR_IDX(mmr)               	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_DBG_TX_WR_IDX_BP,\
									AR_NIC_BTE_ERR_INFO_DBG_TX_WR_IDX_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_DBG_TX_WR_IDX(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_DBG_TX_WR_IDX_BP,\
									AR_NIC_BTE_ERR_INFO_DBG_TX_WR_IDX_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_DBG_SSIDS_IN_USE(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_DBG_SSIDS_IN_USE_BP,\
									AR_NIC_BTE_ERR_INFO_DBG_SSIDS_IN_USE_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_DBG_SSIDS_IN_USE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_DBG_SSIDS_IN_USE_BP,\
									AR_NIC_BTE_ERR_INFO_DBG_SSIDS_IN_USE_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_DBG_TX_STATUS(mmr)               	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_DBG_TX_STATUS_BP,\
									AR_NIC_BTE_ERR_INFO_DBG_TX_STATUS_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_DBG_TX_STATUS(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_DBG_TX_STATUS_BP,\
									AR_NIC_BTE_ERR_INFO_DBG_TX_STATUS_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_DBG_TX_DLY_IRQ(mmr)              	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_DBG_TX_DLY_IRQ_BP,\
									AR_NIC_BTE_ERR_INFO_DBG_TX_DLY_IRQ_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_DBG_TX_DLY_IRQ(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_DBG_TX_DLY_IRQ_BP,\
									AR_NIC_BTE_ERR_INFO_DBG_TX_DLY_IRQ_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_DBG_TX_RD_IDX(mmr)               	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_DBG_TX_RD_IDX_BP,\
									AR_NIC_BTE_ERR_INFO_DBG_TX_RD_IDX_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_DBG_TX_RD_IDX(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_DBG_TX_RD_IDX_BP,\
									AR_NIC_BTE_ERR_INFO_DBG_TX_RD_IDX_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_DBG_PI_RSP_ERROR(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_DBG_PI_RSP_ERROR_BP,\
									AR_NIC_BTE_ERR_INFO_DBG_PI_RSP_ERROR_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_DBG_PI_RSP_ERROR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_DBG_PI_RSP_ERROR_BP,\
									AR_NIC_BTE_ERR_INFO_DBG_PI_RSP_ERROR_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_DBG_NAT_ERROR(mmr)               	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_DBG_NAT_ERROR_BP,\
									AR_NIC_BTE_ERR_INFO_DBG_NAT_ERROR_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_DBG_NAT_ERROR(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_DBG_NAT_ERROR_BP,\
									AR_NIC_BTE_ERR_INFO_DBG_NAT_ERROR_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_DBG_ALIGN_BUF_PERR(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_DBG_ALIGN_BUF_PERR_BP,\
									AR_NIC_BTE_ERR_INFO_DBG_ALIGN_BUF_PERR_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_DBG_ALIGN_BUF_PERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_DBG_ALIGN_BUF_PERR_BP,\
									AR_NIC_BTE_ERR_INFO_DBG_ALIGN_BUF_PERR_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_DBG_ALIGN_DONE(mmr)              	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_DBG_ALIGN_DONE_BP,\
									AR_NIC_BTE_ERR_INFO_DBG_ALIGN_DONE_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_DBG_ALIGN_DONE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_DBG_ALIGN_DONE_BP,\
									AR_NIC_BTE_ERR_INFO_DBG_ALIGN_DONE_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_DBG_TX_TIMEOUT(mmr)              	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_DBG_TX_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_INFO_DBG_TX_TIMEOUT_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_DBG_TX_TIMEOUT(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_DBG_TX_TIMEOUT_BP,\
									AR_NIC_BTE_ERR_INFO_DBG_TX_TIMEOUT_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_DBG_UNALIGNED(mmr)               	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_DBG_UNALIGNED_BP,\
									AR_NIC_BTE_ERR_INFO_DBG_UNALIGNED_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_DBG_UNALIGNED(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_DBG_UNALIGNED_BP,\
									AR_NIC_BTE_ERR_INFO_DBG_UNALIGNED_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_DBG_TX_CONCATENATE(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_DBG_TX_CONCATENATE_BP,\
									AR_NIC_BTE_ERR_INFO_DBG_TX_CONCATENATE_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_DBG_TX_CONCATENATE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_DBG_TX_CONCATENATE_BP,\
									AR_NIC_BTE_ERR_INFO_DBG_TX_CONCATENATE_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_DBG_TX_DESC_MBE(mmr)             	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_DBG_TX_DESC_MBE_BP,\
									AR_NIC_BTE_ERR_INFO_DBG_TX_DESC_MBE_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_DBG_TX_DESC_MBE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_DBG_TX_DESC_MBE_BP,\
									AR_NIC_BTE_ERR_INFO_DBG_TX_DESC_MBE_MASK)
#define RF_AR_NIC_BTE_ERR_INFO_DBG_TX_STATE(mmr)                	RD_FIELD(mmr,\
									AR_NIC_BTE_ERR_INFO_DBG_TX_STATE_BP,\
									AR_NIC_BTE_ERR_INFO_DBG_TX_STATE_MASK)
#define WF_AR_NIC_BTE_ERR_INFO_DBG_TX_STATE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_BTE_ERR_INFO_DBG_TX_STATE_BP,\
									AR_NIC_BTE_ERR_INFO_DBG_TX_STATE_MASK)
#define RF_AR_NIC_BTE_STS_TARB_BAD_RSP_CNT(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_BTE_STS_TARB_BAD_RSP_CNT_BP,\
									AR_NIC_BTE_STS_TARB_BAD_RSP_CNT_MASK)
#define WF_AR_NIC_BTE_STS_TARB_BAD_RSP_CNT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_BTE_STS_TARB_BAD_RSP_CNT_BP,\
									AR_NIC_BTE_STS_TARB_BAD_RSP_CNT_MASK)
#define RF_AR_NIC_BTE_STS_TARB_FLT_CNT(mmr)                     	RD_FIELD(mmr,\
									AR_NIC_BTE_STS_TARB_FLT_CNT_BP,\
									AR_NIC_BTE_STS_TARB_FLT_CNT_MASK)
#define WF_AR_NIC_BTE_STS_TARB_FLT_CNT(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NIC_BTE_STS_TARB_FLT_CNT_BP,\
									AR_NIC_BTE_STS_TARB_FLT_CNT_MASK)
#define RF_AR_NIC_BTE_STS_TARB_PKT_CNT(mmr)                     	RD_FIELD(mmr,\
									AR_NIC_BTE_STS_TARB_PKT_CNT_BP,\
									AR_NIC_BTE_STS_TARB_PKT_CNT_MASK)
#define WF_AR_NIC_BTE_STS_TARB_PKT_CNT(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NIC_BTE_STS_TARB_PKT_CNT_BP,\
									AR_NIC_BTE_STS_TARB_PKT_CNT_MASK)
#define RF_AR_NIC_BTE_STS_TARB_CHN_CHN3_FLT_CNT(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_STS_TARB_CHN_CHN3_FLT_CNT_BP,\
									AR_NIC_BTE_STS_TARB_CHN_CHN3_FLT_CNT_MASK)
#define WF_AR_NIC_BTE_STS_TARB_CHN_CHN3_FLT_CNT(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_STS_TARB_CHN_CHN3_FLT_CNT_BP,\
									AR_NIC_BTE_STS_TARB_CHN_CHN3_FLT_CNT_MASK)
#define RF_AR_NIC_BTE_STS_TARB_CHN_CHN3_PKT_CNT(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_STS_TARB_CHN_CHN3_PKT_CNT_BP,\
									AR_NIC_BTE_STS_TARB_CHN_CHN3_PKT_CNT_MASK)
#define WF_AR_NIC_BTE_STS_TARB_CHN_CHN3_PKT_CNT(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_STS_TARB_CHN_CHN3_PKT_CNT_BP,\
									AR_NIC_BTE_STS_TARB_CHN_CHN3_PKT_CNT_MASK)
#define RF_AR_NIC_BTE_STS_TARB_CHN_CHN2_FLT_CNT(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_STS_TARB_CHN_CHN2_FLT_CNT_BP,\
									AR_NIC_BTE_STS_TARB_CHN_CHN2_FLT_CNT_MASK)
#define WF_AR_NIC_BTE_STS_TARB_CHN_CHN2_FLT_CNT(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_STS_TARB_CHN_CHN2_FLT_CNT_BP,\
									AR_NIC_BTE_STS_TARB_CHN_CHN2_FLT_CNT_MASK)
#define RF_AR_NIC_BTE_STS_TARB_CHN_CHN2_PKT_CNT(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_STS_TARB_CHN_CHN2_PKT_CNT_BP,\
									AR_NIC_BTE_STS_TARB_CHN_CHN2_PKT_CNT_MASK)
#define WF_AR_NIC_BTE_STS_TARB_CHN_CHN2_PKT_CNT(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_STS_TARB_CHN_CHN2_PKT_CNT_BP,\
									AR_NIC_BTE_STS_TARB_CHN_CHN2_PKT_CNT_MASK)
#define RF_AR_NIC_BTE_STS_TARB_CHN_CHN1_FLT_CNT(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_STS_TARB_CHN_CHN1_FLT_CNT_BP,\
									AR_NIC_BTE_STS_TARB_CHN_CHN1_FLT_CNT_MASK)
#define WF_AR_NIC_BTE_STS_TARB_CHN_CHN1_FLT_CNT(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_STS_TARB_CHN_CHN1_FLT_CNT_BP,\
									AR_NIC_BTE_STS_TARB_CHN_CHN1_FLT_CNT_MASK)
#define RF_AR_NIC_BTE_STS_TARB_CHN_CHN1_PKT_CNT(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_STS_TARB_CHN_CHN1_PKT_CNT_BP,\
									AR_NIC_BTE_STS_TARB_CHN_CHN1_PKT_CNT_MASK)
#define WF_AR_NIC_BTE_STS_TARB_CHN_CHN1_PKT_CNT(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_STS_TARB_CHN_CHN1_PKT_CNT_BP,\
									AR_NIC_BTE_STS_TARB_CHN_CHN1_PKT_CNT_MASK)
#define RF_AR_NIC_BTE_STS_TARB_CHN_CHN0_FLT_CNT(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_STS_TARB_CHN_CHN0_FLT_CNT_BP,\
									AR_NIC_BTE_STS_TARB_CHN_CHN0_FLT_CNT_MASK)
#define WF_AR_NIC_BTE_STS_TARB_CHN_CHN0_FLT_CNT(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_STS_TARB_CHN_CHN0_FLT_CNT_BP,\
									AR_NIC_BTE_STS_TARB_CHN_CHN0_FLT_CNT_MASK)
#define RF_AR_NIC_BTE_STS_TARB_CHN_CHN0_PKT_CNT(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_STS_TARB_CHN_CHN0_PKT_CNT_BP,\
									AR_NIC_BTE_STS_TARB_CHN_CHN0_PKT_CNT_MASK)
#define WF_AR_NIC_BTE_STS_TARB_CHN_CHN0_PKT_CNT(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_STS_TARB_CHN_CHN0_PKT_CNT_BP,\
									AR_NIC_BTE_STS_TARB_CHN_CHN0_PKT_CNT_MASK)
#define RF_AR_NIC_BTE_STS_PARB_WR_FLT_CNT(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_BTE_STS_PARB_WR_FLT_CNT_BP,\
									AR_NIC_BTE_STS_PARB_WR_FLT_CNT_MASK)
#define WF_AR_NIC_BTE_STS_PARB_WR_FLT_CNT(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_BTE_STS_PARB_WR_FLT_CNT_BP,\
									AR_NIC_BTE_STS_PARB_WR_FLT_CNT_MASK)
#define RF_AR_NIC_BTE_STS_PARB_WR_CHN_CHN3_FLT_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NIC_BTE_STS_PARB_WR_CHN_CHN3_FLT_CNT_BP,\
									AR_NIC_BTE_STS_PARB_WR_CHN_CHN3_FLT_CNT_MASK)
#define WF_AR_NIC_BTE_STS_PARB_WR_CHN_CHN3_FLT_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_BTE_STS_PARB_WR_CHN_CHN3_FLT_CNT_BP,\
									AR_NIC_BTE_STS_PARB_WR_CHN_CHN3_FLT_CNT_MASK)
#define RF_AR_NIC_BTE_STS_PARB_WR_CHN_CHN2_FLT_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NIC_BTE_STS_PARB_WR_CHN_CHN2_FLT_CNT_BP,\
									AR_NIC_BTE_STS_PARB_WR_CHN_CHN2_FLT_CNT_MASK)
#define WF_AR_NIC_BTE_STS_PARB_WR_CHN_CHN2_FLT_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_BTE_STS_PARB_WR_CHN_CHN2_FLT_CNT_BP,\
									AR_NIC_BTE_STS_PARB_WR_CHN_CHN2_FLT_CNT_MASK)
#define RF_AR_NIC_BTE_STS_PARB_WR_CHN_CHN1_FLT_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NIC_BTE_STS_PARB_WR_CHN_CHN1_FLT_CNT_BP,\
									AR_NIC_BTE_STS_PARB_WR_CHN_CHN1_FLT_CNT_MASK)
#define WF_AR_NIC_BTE_STS_PARB_WR_CHN_CHN1_FLT_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_BTE_STS_PARB_WR_CHN_CHN1_FLT_CNT_BP,\
									AR_NIC_BTE_STS_PARB_WR_CHN_CHN1_FLT_CNT_MASK)
#define RF_AR_NIC_BTE_STS_PARB_WR_CHN_CHN0_FLT_CNT(mmr)         	RD_FIELD(mmr,\
									AR_NIC_BTE_STS_PARB_WR_CHN_CHN0_FLT_CNT_BP,\
									AR_NIC_BTE_STS_PARB_WR_CHN_CHN0_FLT_CNT_MASK)
#define WF_AR_NIC_BTE_STS_PARB_WR_CHN_CHN0_FLT_CNT(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_BTE_STS_PARB_WR_CHN_CHN0_FLT_CNT_BP,\
									AR_NIC_BTE_STS_PARB_WR_CHN_CHN0_FLT_CNT_MASK)
#define RF_AR_NIC_BTE_STS_PARB_RD_FLT_CNT(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_BTE_STS_PARB_RD_FLT_CNT_BP,\
									AR_NIC_BTE_STS_PARB_RD_FLT_CNT_MASK)
#define WF_AR_NIC_BTE_STS_PARB_RD_FLT_CNT(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_BTE_STS_PARB_RD_FLT_CNT_BP,\
									AR_NIC_BTE_STS_PARB_RD_FLT_CNT_MASK)
#define RF_AR_NIC_BTE_STS_PARB_RD_PKT_CNT(mmr)                  	RD_FIELD(mmr,\
									AR_NIC_BTE_STS_PARB_RD_PKT_CNT_BP,\
									AR_NIC_BTE_STS_PARB_RD_PKT_CNT_MASK)
#define WF_AR_NIC_BTE_STS_PARB_RD_PKT_CNT(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NIC_BTE_STS_PARB_RD_PKT_CNT_BP,\
									AR_NIC_BTE_STS_PARB_RD_PKT_CNT_MASK)
#define RF_AR_NIC_BTE_STS_PARB_RD_CHN_GET_REQ_CNT(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_STS_PARB_RD_CHN_GET_REQ_CNT_BP,\
									AR_NIC_BTE_STS_PARB_RD_CHN_GET_REQ_CNT_MASK)
#define WF_AR_NIC_BTE_STS_PARB_RD_CHN_GET_REQ_CNT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_STS_PARB_RD_CHN_GET_REQ_CNT_BP,\
									AR_NIC_BTE_STS_PARB_RD_CHN_GET_REQ_CNT_MASK)
#define RF_AR_NIC_BTE_STS_PARB_RD_CHN_NAT_REQ_IP(mmr)           	RD_FIELD(mmr,\
									AR_NIC_BTE_STS_PARB_RD_CHN_NAT_REQ_IP_BP,\
									AR_NIC_BTE_STS_PARB_RD_CHN_NAT_REQ_IP_MASK)
#define WF_AR_NIC_BTE_STS_PARB_RD_CHN_NAT_REQ_IP(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_BTE_STS_PARB_RD_CHN_NAT_REQ_IP_BP,\
									AR_NIC_BTE_STS_PARB_RD_CHN_NAT_REQ_IP_MASK)
#define RF_AR_NIC_BTE_STS_PARB_RD_CHN_RD_FLT_CNT(mmr)           	RD_FIELD(mmr,\
									AR_NIC_BTE_STS_PARB_RD_CHN_RD_FLT_CNT_BP,\
									AR_NIC_BTE_STS_PARB_RD_CHN_RD_FLT_CNT_MASK)
#define WF_AR_NIC_BTE_STS_PARB_RD_CHN_RD_FLT_CNT(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_BTE_STS_PARB_RD_CHN_RD_FLT_CNT_BP,\
									AR_NIC_BTE_STS_PARB_RD_CHN_RD_FLT_CNT_MASK)
#define RF_AR_NIC_BTE_STS_PARB_RD_CHN_RD_REQ_CNT(mmr)           	RD_FIELD(mmr,\
									AR_NIC_BTE_STS_PARB_RD_CHN_RD_REQ_CNT_BP,\
									AR_NIC_BTE_STS_PARB_RD_CHN_RD_REQ_CNT_MASK)
#define WF_AR_NIC_BTE_STS_PARB_RD_CHN_RD_REQ_CNT(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_BTE_STS_PARB_RD_CHN_RD_REQ_CNT_BP,\
									AR_NIC_BTE_STS_PARB_RD_CHN_RD_REQ_CNT_MASK)
#define RF_AR_NIC_BTE_STS_TX_CTRL_CQE_IP(mmr)                   	RD_FIELD(mmr,\
									AR_NIC_BTE_STS_TX_CTRL_CQE_IP_BP,\
									AR_NIC_BTE_STS_TX_CTRL_CQE_IP_MASK)
#define WF_AR_NIC_BTE_STS_TX_CTRL_CQE_IP(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NIC_BTE_STS_TX_CTRL_CQE_IP_BP,\
									AR_NIC_BTE_STS_TX_CTRL_CQE_IP_MASK)
#define RF_AR_NIC_BTE_STS_TX_CTRL_TX_STATE(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_BTE_STS_TX_CTRL_TX_STATE_BP,\
									AR_NIC_BTE_STS_TX_CTRL_TX_STATE_MASK)
#define WF_AR_NIC_BTE_STS_TX_CTRL_TX_STATE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_BTE_STS_TX_CTRL_TX_STATE_BP,\
									AR_NIC_BTE_STS_TX_CTRL_TX_STATE_MASK)
#define RF_AR_NIC_BTE_STS_TX_CTRL_SSIDS_IN_USE(mmr)             	RD_FIELD(mmr,\
									AR_NIC_BTE_STS_TX_CTRL_SSIDS_IN_USE_BP,\
									AR_NIC_BTE_STS_TX_CTRL_SSIDS_IN_USE_MASK)
#define WF_AR_NIC_BTE_STS_TX_CTRL_SSIDS_IN_USE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_BTE_STS_TX_CTRL_SSIDS_IN_USE_BP,\
									AR_NIC_BTE_STS_TX_CTRL_SSIDS_IN_USE_MASK)
#define RF_AR_NIC_BTE_STS_ALGN_BUF_BLOCK_VLD(mmr)               	RD_FIELD(mmr,\
									AR_NIC_BTE_STS_ALGN_BUF_BLOCK_VLD_BP,\
									AR_NIC_BTE_STS_ALGN_BUF_BLOCK_VLD_MASK)
#define WF_AR_NIC_BTE_STS_ALGN_BUF_BLOCK_VLD(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_BTE_STS_ALGN_BUF_BLOCK_VLD_BP,\
									AR_NIC_BTE_STS_ALGN_BUF_BLOCK_VLD_MASK)
#define RF_AR_NIC_BTE_DBG_ERRINJ_DESC_ADDRESS(mmr)              	RD_FIELD(mmr,\
									AR_NIC_BTE_DBG_ERRINJ_DESC_ADDRESS_BP,\
									AR_NIC_BTE_DBG_ERRINJ_DESC_ADDRESS_MASK)
#define WF_AR_NIC_BTE_DBG_ERRINJ_DESC_ADDRESS(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_BTE_DBG_ERRINJ_DESC_ADDRESS_BP,\
									AR_NIC_BTE_DBG_ERRINJ_DESC_ADDRESS_MASK)
#define RF_AR_NIC_BTE_DBG_ERRINJ_DESC_CHECKBYTE(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_DBG_ERRINJ_DESC_CHECKBYTE_BP,\
									AR_NIC_BTE_DBG_ERRINJ_DESC_CHECKBYTE_MASK)
#define WF_AR_NIC_BTE_DBG_ERRINJ_DESC_CHECKBYTE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_DBG_ERRINJ_DESC_CHECKBYTE_BP,\
									AR_NIC_BTE_DBG_ERRINJ_DESC_CHECKBYTE_MASK)
#define RF_AR_NIC_BTE_DBG_ERRINJ_DESC_RAMSELECT(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_DBG_ERRINJ_DESC_RAMSELECT_BP,\
									AR_NIC_BTE_DBG_ERRINJ_DESC_RAMSELECT_MASK)
#define WF_AR_NIC_BTE_DBG_ERRINJ_DESC_RAMSELECT(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_DBG_ERRINJ_DESC_RAMSELECT_BP,\
									AR_NIC_BTE_DBG_ERRINJ_DESC_RAMSELECT_MASK)
#define RF_AR_NIC_BTE_DBG_ERRINJ_DESC_TRIGGERED(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_DBG_ERRINJ_DESC_TRIGGERED_BP,\
									AR_NIC_BTE_DBG_ERRINJ_DESC_TRIGGERED_MASK)
#define WF_AR_NIC_BTE_DBG_ERRINJ_DESC_TRIGGERED(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_DBG_ERRINJ_DESC_TRIGGERED_BP,\
									AR_NIC_BTE_DBG_ERRINJ_DESC_TRIGGERED_MASK)
#define RF_AR_NIC_BTE_DBG_ERRINJ_DESC_MODE(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_BTE_DBG_ERRINJ_DESC_MODE_BP,\
									AR_NIC_BTE_DBG_ERRINJ_DESC_MODE_MASK)
#define WF_AR_NIC_BTE_DBG_ERRINJ_DESC_MODE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_BTE_DBG_ERRINJ_DESC_MODE_BP,\
									AR_NIC_BTE_DBG_ERRINJ_DESC_MODE_MASK)
#define RF_AR_NIC_BTE_DBG_ERRINJ_DESC_ENABLE(mmr)               	RD_FIELD(mmr,\
									AR_NIC_BTE_DBG_ERRINJ_DESC_ENABLE_BP,\
									AR_NIC_BTE_DBG_ERRINJ_DESC_ENABLE_MASK)
#define WF_AR_NIC_BTE_DBG_ERRINJ_DESC_ENABLE(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_BTE_DBG_ERRINJ_DESC_ENABLE_BP,\
									AR_NIC_BTE_DBG_ERRINJ_DESC_ENABLE_MASK)
#define RF_AR_NIC_BTE_DBG_ERRINJ_ALGN_ADDRESS(mmr)              	RD_FIELD(mmr,\
									AR_NIC_BTE_DBG_ERRINJ_ALGN_ADDRESS_BP,\
									AR_NIC_BTE_DBG_ERRINJ_ALGN_ADDRESS_MASK)
#define WF_AR_NIC_BTE_DBG_ERRINJ_ALGN_ADDRESS(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_BTE_DBG_ERRINJ_ALGN_ADDRESS_BP,\
									AR_NIC_BTE_DBG_ERRINJ_ALGN_ADDRESS_MASK)
#define RF_AR_NIC_BTE_DBG_ERRINJ_ALGN_PARITY(mmr)               	RD_FIELD(mmr,\
									AR_NIC_BTE_DBG_ERRINJ_ALGN_PARITY_BP,\
									AR_NIC_BTE_DBG_ERRINJ_ALGN_PARITY_MASK)
#define WF_AR_NIC_BTE_DBG_ERRINJ_ALGN_PARITY(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_BTE_DBG_ERRINJ_ALGN_PARITY_BP,\
									AR_NIC_BTE_DBG_ERRINJ_ALGN_PARITY_MASK)
#define RF_AR_NIC_BTE_DBG_ERRINJ_ALGN_RAMSELECT(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_DBG_ERRINJ_ALGN_RAMSELECT_BP,\
									AR_NIC_BTE_DBG_ERRINJ_ALGN_RAMSELECT_MASK)
#define WF_AR_NIC_BTE_DBG_ERRINJ_ALGN_RAMSELECT(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_DBG_ERRINJ_ALGN_RAMSELECT_BP,\
									AR_NIC_BTE_DBG_ERRINJ_ALGN_RAMSELECT_MASK)
#define RF_AR_NIC_BTE_DBG_ERRINJ_ALGN_TRIGGERED(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_DBG_ERRINJ_ALGN_TRIGGERED_BP,\
									AR_NIC_BTE_DBG_ERRINJ_ALGN_TRIGGERED_MASK)
#define WF_AR_NIC_BTE_DBG_ERRINJ_ALGN_TRIGGERED(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_DBG_ERRINJ_ALGN_TRIGGERED_BP,\
									AR_NIC_BTE_DBG_ERRINJ_ALGN_TRIGGERED_MASK)
#define RF_AR_NIC_BTE_DBG_ERRINJ_ALGN_MODE(mmr)                 	RD_FIELD(mmr,\
									AR_NIC_BTE_DBG_ERRINJ_ALGN_MODE_BP,\
									AR_NIC_BTE_DBG_ERRINJ_ALGN_MODE_MASK)
#define WF_AR_NIC_BTE_DBG_ERRINJ_ALGN_MODE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NIC_BTE_DBG_ERRINJ_ALGN_MODE_BP,\
									AR_NIC_BTE_DBG_ERRINJ_ALGN_MODE_MASK)
#define RF_AR_NIC_BTE_DBG_ERRINJ_ALGN_ENABLE(mmr)               	RD_FIELD(mmr,\
									AR_NIC_BTE_DBG_ERRINJ_ALGN_ENABLE_BP,\
									AR_NIC_BTE_DBG_ERRINJ_ALGN_ENABLE_MASK)
#define WF_AR_NIC_BTE_DBG_ERRINJ_ALGN_ENABLE(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_BTE_DBG_ERRINJ_ALGN_ENABLE_BP,\
									AR_NIC_BTE_DBG_ERRINJ_ALGN_ENABLE_MASK)
#define RF_AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_ADDRESS(mmr)           	RD_FIELD(mmr,\
									AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_ADDRESS_BP,\
									AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_ADDRESS_MASK)
#define WF_AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_ADDRESS(mmr,v)         	WR_FIELD(mmr,v,\
									AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_ADDRESS_BP,\
									AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_ADDRESS_MASK)
#define RF_AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_TRIGGERED(mmr)         	RD_FIELD(mmr,\
									AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_TRIGGERED_BP,\
									AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_TRIGGERED_MASK)
#define WF_AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_TRIGGERED(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_TRIGGERED_BP,\
									AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_TRIGGERED_MASK)
#define RF_AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_MODE(mmr)              	RD_FIELD(mmr,\
									AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_MODE_BP,\
									AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_MODE_MASK)
#define WF_AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_MODE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_MODE_BP,\
									AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_MODE_MASK)
#define RF_AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_ENABLE(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_ENABLE_BP,\
									AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_ENABLE_MASK)
#define WF_AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_ENABLE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_ENABLE_BP,\
									AR_NIC_BTE_DBG_ERRINJ_FMA_CQE_ENABLE_MASK)
#define RF_AR_NIC_BTE_DBG_ERRINJ_RD_RSP_CMD(mmr)                	RD_FIELD(mmr,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_CMD_BP,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_CMD_MASK)
#define WF_AR_NIC_BTE_DBG_ERRINJ_RD_RSP_CMD(mmr,v)              	WR_FIELD(mmr,v,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_CMD_BP,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_CMD_MASK)
#define RF_AR_NIC_BTE_DBG_ERRINJ_RD_RSP_RSTATUS(mmr)            	RD_FIELD(mmr,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_RSTATUS_BP,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_RSTATUS_MASK)
#define WF_AR_NIC_BTE_DBG_ERRINJ_RD_RSP_RSTATUS(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_RSTATUS_BP,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_RSTATUS_MASK)
#define RF_AR_NIC_BTE_DBG_ERRINJ_RD_RSP_CHECKBYTEUP(mmr)        	RD_FIELD(mmr,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_CHECKBYTEUP_BP,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_CHECKBYTEUP_MASK)
#define WF_AR_NIC_BTE_DBG_ERRINJ_RD_RSP_CHECKBYTEUP(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_CHECKBYTEUP_BP,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_CHECKBYTEUP_MASK)
#define RF_AR_NIC_BTE_DBG_ERRINJ_RD_RSP_CHECKBYTELO(mmr)        	RD_FIELD(mmr,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_CHECKBYTELO_BP,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_CHECKBYTELO_MASK)
#define WF_AR_NIC_BTE_DBG_ERRINJ_RD_RSP_CHECKBYTELO(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_CHECKBYTELO_BP,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_CHECKBYTELO_MASK)
#define RF_AR_NIC_BTE_DBG_ERRINJ_RD_RSP_PARITY(mmr)             	RD_FIELD(mmr,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_PARITY_BP,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_PARITY_MASK)
#define WF_AR_NIC_BTE_DBG_ERRINJ_RD_RSP_PARITY(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_PARITY_BP,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_PARITY_MASK)
#define RF_AR_NIC_BTE_DBG_ERRINJ_RD_RSP_TAIL(mmr)               	RD_FIELD(mmr,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_TAIL_BP,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_TAIL_MASK)
#define WF_AR_NIC_BTE_DBG_ERRINJ_RD_RSP_TAIL(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_TAIL_BP,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_TAIL_MASK)
#define RF_AR_NIC_BTE_DBG_ERRINJ_RD_RSP_COUNT(mmr)              	RD_FIELD(mmr,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_COUNT_BP,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_COUNT_MASK)
#define WF_AR_NIC_BTE_DBG_ERRINJ_RD_RSP_COUNT(mmr,v)            	WR_FIELD(mmr,v,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_COUNT_BP,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_COUNT_MASK)
#define RF_AR_NIC_BTE_DBG_ERRINJ_RD_RSP_TRIGGERED(mmr)          	RD_FIELD(mmr,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_TRIGGERED_BP,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_TRIGGERED_MASK)
#define WF_AR_NIC_BTE_DBG_ERRINJ_RD_RSP_TRIGGERED(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_TRIGGERED_BP,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_TRIGGERED_MASK)
#define RF_AR_NIC_BTE_DBG_ERRINJ_RD_RSP_MODE(mmr)               	RD_FIELD(mmr,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_MODE_BP,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_MODE_MASK)
#define WF_AR_NIC_BTE_DBG_ERRINJ_RD_RSP_MODE(mmr,v)             	WR_FIELD(mmr,v,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_MODE_BP,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_MODE_MASK)
#define RF_AR_NIC_BTE_DBG_ERRINJ_RD_RSP_ENABLE(mmr)             	RD_FIELD(mmr,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_ENABLE_BP,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_ENABLE_MASK)
#define WF_AR_NIC_BTE_DBG_ERRINJ_RD_RSP_ENABLE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_ENABLE_BP,\
									AR_NIC_BTE_DBG_ERRINJ_RD_RSP_ENABLE_MASK)

#endif
