
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000841                       # Number of seconds simulated
sim_ticks                                   841161000                       # Number of ticks simulated
final_tick                                  841161000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 144009                       # Simulator instruction rate (inst/s)
host_op_rate                                   281403                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               59383237                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448060                       # Number of bytes of host memory used
host_seconds                                    14.17                       # Real time elapsed on the host
sim_insts                                     2039872                       # Number of instructions simulated
sim_ops                                       3986056                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    841161000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          90432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         664064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             754496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        90432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         90432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       122560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          122560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           10376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11789                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1915                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1915                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         107508551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         789461233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             896969783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    107508551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        107508551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      145703379                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            145703379                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      145703379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        107508551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        789461233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1042673162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1367.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     10090.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000136673250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          162                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          162                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               25241                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2512                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11790                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2817                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11790                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2817                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 733248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   21312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  170304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  754560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               180288                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    333                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   127                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               35                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     841159000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11790                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2817                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2083                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    432.668267                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   261.406074                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   380.219522                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          541     25.97%     25.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          434     20.84%     46.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          202      9.70%     56.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          144      6.91%     63.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           94      4.51%     67.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           82      3.94%     71.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           79      3.79%     75.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           47      2.26%     77.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          460     22.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2083                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          162                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      70.641975                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     40.181400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    118.492425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             78     48.15%     48.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            56     34.57%     82.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             9      5.56%     88.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            2      1.23%     89.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            3      1.85%     91.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.62%     91.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.62%     92.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      1.23%     93.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.62%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            2      1.23%     95.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.62%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            4      2.47%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.62%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           162                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          162                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.425926                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.404557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.869108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              126     77.78%     77.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      4.94%     82.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               25     15.43%     98.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      1.23%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           162                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        87488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       645760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       170304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 104008626.172635197639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 767700832.539787292480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 202463024.319957762957                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1414                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        10376                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2817                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     53806500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    353306500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19834683500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38052.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34050.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7041066.21                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    192294250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               407113000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   57285000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16784.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35534.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       871.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       202.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    897.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    214.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.48                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     9831                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2190                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.41                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      57586.02                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  9853200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5210535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                45417540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               10408680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         64537200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            104620650                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1653120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       252430770                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        12844800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          6552420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              513597465                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            610.581643                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            607089250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1375000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      27300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     20246250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     33448250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     205248500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    553543000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5119380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2694450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                36378300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3481740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         65766480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             96236520                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2509920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       253436820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        24393600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          2682120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              492699330                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            585.737249                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            623636500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2796250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      27820000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF      4272750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     63526750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     186908250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    555837000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    841161000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  191432                       # Number of BP lookups
system.cpu.branchPred.condPredicted            191432                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              7682                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               149702                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   24785                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                550                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          149702                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              79288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            70414                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3706                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    841161000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      819838                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      136705                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1070                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           140                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    841161000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    841161000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      229927                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           271                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       841161000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1682323                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             272768                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2295140                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      191432                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             104073                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1318064                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   15778                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  134                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           882                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          457                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    229765                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2637                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1600208                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.787844                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.574624                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   927696     57.97%     57.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    14592      0.91%     58.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    53626      3.35%     62.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    32505      2.03%     64.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    44456      2.78%     67.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    31119      1.94%     68.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    18031      1.13%     70.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    25297      1.58%     71.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   452886     28.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1600208                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.113790                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.364268                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   256539                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                699510                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    602890                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 33380                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   7889                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4382479                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   7889                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   272794                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  345670                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6467                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    616791                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                350597                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4347208                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3638                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  47443                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 233692                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  77933                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4934693                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               9574577                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4114937                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3341340                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4494668                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   440025                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                153                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            111                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    177444                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               812186                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              141740                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             42156                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            16512                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4291168                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 237                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4198938                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2756                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          305348                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       433418                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            173                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1600208                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.623995                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.872810                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              695959     43.49%     43.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               82414      5.15%     48.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              130815      8.17%     56.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              103811      6.49%     63.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              129403      8.09%     71.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              110206      6.89%     78.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              101152      6.32%     84.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              103677      6.48%     91.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              142771      8.92%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1600208                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   13717      7.43%      7.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 13478      7.30%     14.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     14.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     14.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     14.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     14.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     14.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     14.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     14.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     14.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     14.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     36      0.02%     14.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     14.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.01%     14.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  7935      4.30%     19.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     19.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     19.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     19.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     19.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     19.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             72169     39.07%     58.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     58.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     58.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     58.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     58.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     58.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            42455     22.99%     81.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1570      0.85%     81.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1154      0.62%     82.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             32087     17.37%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               81      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7814      0.19%      0.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1690682     40.26%     40.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10066      0.24%     40.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1626      0.04%     40.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              551802     13.14%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  79      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     53.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  710      0.02%     53.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     53.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21682      0.52%     54.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     54.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1784      0.04%     54.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              380966      9.07%     63.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                758      0.02%     63.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          317503      7.56%     71.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7524      0.18%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         260000      6.19%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               257540      6.13%     83.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              101747      2.42%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          550874     13.12%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          35781      0.85%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4198938                       # Type of FU issued
system.cpu.iq.rate                           2.495917                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      184702                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.043988                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5025671                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2089894                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1675851                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5159871                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2506958                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2488157                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1711031                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2664795                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           111114                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        42874                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          103                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        10470                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2508                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3651                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   7889                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  219045                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 64398                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4291405                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               354                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                812186                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               141740                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                151                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   4686                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 58101                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            103                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2549                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7244                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 9793                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4182659                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                804643                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             16279                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       941342                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   149623                       # Number of branches executed
system.cpu.iew.exec_stores                     136699                       # Number of stores executed
system.cpu.iew.exec_rate                     2.486240                       # Inst execution rate
system.cpu.iew.wb_sent                        4168397                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4164008                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2628688                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4204817                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.475154                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.625161                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          305413                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              7806                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1553751                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.565441                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.248677                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       794122     51.11%     51.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       117004      7.53%     58.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        64618      4.16%     62.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        62833      4.04%     66.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        72319      4.65%     71.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        51238      3.30%     74.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        43937      2.83%     77.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        39211      2.52%     80.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       308469     19.85%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1553751                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2039872                       # Number of instructions committed
system.cpu.commit.committedOps                3986056                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         900582                       # Number of memory references committed
system.cpu.commit.loads                        769312                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     136379                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2482866                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2078346                       # Number of committed integer instructions.
system.cpu.commit.function_calls                23384                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4544      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1530900     38.41%     38.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10048      0.25%     38.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     38.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         550154     13.80%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           20746      0.52%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     53.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         380724      9.55%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       317500      7.97%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         7500      0.19%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       260000      6.52%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          225574      5.66%     83.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          95788      2.40%     85.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       543738     13.64%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        35482      0.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3986056                       # Class of committed instruction
system.cpu.commit.bw_lim_events                308469                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5536751                       # The number of ROB reads
system.cpu.rob.rob_writes                     8629822                       # The number of ROB writes
system.cpu.timesIdled                             838                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           82115                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2039872                       # Number of Instructions Simulated
system.cpu.committedOps                       3986056                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.824720                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.824720                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.212533                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.212533                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3823516                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1436323                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3327332                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2451831                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    645698                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   813128                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1250011                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    841161000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           252.360644                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              684759                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10120                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.663933                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   252.360644                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985784                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985784                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1676326                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1676326                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    841161000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       669783                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          669783                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       130164                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         130164                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       799947                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           799947                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       799947                       # number of overall hits
system.cpu.dcache.overall_hits::total          799947                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        31919                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         31919                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1109                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1109                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        33028                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33028                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33028                       # number of overall misses
system.cpu.dcache.overall_misses::total         33028                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1891663500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1891663500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     74351494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     74351494                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1966014994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1966014994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1966014994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1966014994                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       701702                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       701702                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       832975                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       832975                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       832975                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       832975                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045488                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045488                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008448                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008448                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039651                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039651                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039651                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039651                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59264.497635                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59264.497635                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67043.727683                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67043.727683                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59525.705280                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59525.705280                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59525.705280                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59525.705280                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        39840                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          677                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               581                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.571429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   135.400000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1915                       # number of writebacks
system.cpu.dcache.writebacks::total              1915                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22647                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22647                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        22652                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22652                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22652                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22652                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         9272                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9272                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1104                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        10376                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10376                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10376                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10376                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    606925500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    606925500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     73104995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     73104995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    680030495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    680030495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    680030495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    680030495                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013214                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013214                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008410                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008410                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012457                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012457                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012457                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012457                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65457.883952                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65457.883952                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66218.292572                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66218.292572                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65538.790960                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65538.790960                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65538.790960                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65538.790960                       # average overall mshr miss latency
system.cpu.dcache.replacements                  10120                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    841161000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           494.250248                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               97932                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               903                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            108.451827                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   494.250248                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.965333                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.965333                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            460944                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           460944                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    841161000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       227894                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          227894                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       227894                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           227894                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       227894                       # number of overall hits
system.cpu.icache.overall_hits::total          227894                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1871                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1871                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1871                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1871                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1871                       # number of overall misses
system.cpu.icache.overall_misses::total          1871                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    123452500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    123452500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    123452500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    123452500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    123452500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    123452500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       229765                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       229765                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       229765                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       229765                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       229765                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       229765                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008143                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008143                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008143                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008143                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008143                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008143                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65982.095136                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65982.095136                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65982.095136                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65982.095136                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65982.095136                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65982.095136                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           94                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          903                       # number of writebacks
system.cpu.icache.writebacks::total               903                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          456                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          456                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          456                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          456                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          456                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          456                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1415                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1415                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1415                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1415                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1415                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1415                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     99132000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     99132000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     99132000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     99132000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     99132000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     99132000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006158                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006158                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006158                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006158                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006158                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006158                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70057.950530                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70057.950530                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70057.950530                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70057.950530                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70057.950530                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70057.950530                       # average overall mshr miss latency
system.cpu.icache.replacements                    903                       # number of replacements
system.membus.snoop_filter.tot_requests         22814                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        11024                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    841161000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10686                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1915                       # Transaction distribution
system.membus.trans_dist::WritebackClean          903                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8205                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1104                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1104                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1415                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9272                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        30872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        30872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       148224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       148224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       786624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       786624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  934848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11791                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000933                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030531                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11780     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                      11      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               11791                       # Request fanout histogram
system.membus.reqLayer2.occupancy            36629000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7515996                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy           54360999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
