// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition"

// DATE "12/01/2017 02:28:49"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module three_bit_alu (
	MAX10_CLK1_50,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	KEY,
	LEDR,
	SW);
input 	MAX10_CLK1_50;
output 	[7:0] HEX0;
output 	[7:0] HEX1;
output 	[7:0] HEX2;
output 	[7:0] HEX3;
output 	[7:0] HEX4;
output 	[7:0] HEX5;
input 	[1:0] KEY;
output 	[9:0] LEDR;
input 	[9:0] SW;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[7]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[7]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[7]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[7]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[7]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_N19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[7]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// KEY[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MAX10_CLK1_50	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \SW[1]~input_o ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX0[7]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX1[7]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX2[7]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX3[7]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX4[7]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX5[7]~output_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \MAX10_CLK1_50~input_o ;
wire \MAX10_CLK1_50~inputclkctrl_outclk ;
wire \SW[2]~input_o ;
wire \fpga_interface|op_code_dig_one[0]~feeder_combout ;
wire \fpga_interface|op_code_dig_one[3]~feeder_combout ;
wire \fpga_interface|op_code_dig_one[5]~feeder_combout ;
wire \SW[3]~input_o ;
wire \fpga_interface|op_code_dig_two[0]~feeder_combout ;
wire \fpga_interface|op_code_dig_two[3]~feeder_combout ;
wire \fpga_interface|op_code_dig_two[4]~feeder_combout ;
wire \fpga_interface|op_code_dig_two[5]~feeder_combout ;
wire \SW[4]~input_o ;
wire \SW[8]~input_o ;
wire \SW[5]~input_o ;
wire \SW[7]~input_o ;
wire \u_one|u_three|fa_two|or_one~0_combout ;
wire \SW[9]~input_o ;
wire \SW[6]~input_o ;
wire \u_one|Mux3~0_combout ;
wire \u_one|u_four|and_a0_b2~combout ;
wire \u_one|u_four|fa_two|ha_two|xor_one~0_combout ;
wire \u_one|u_four|fa_two|ha_two|xor_one~1_combout ;
wire \u_one|u_three|fa_three|or_one~0_combout ;
wire \u_one|Mux3~1_combout ;
wire \u_one|Mux3~2_combout ;
wire \KEY[0]~input_o ;
wire \u_one|u_four|and_a1_b2~combout ;
wire \u_one|u_four|fa_two|or_one~0_combout ;
wire \u_one|u_four|fa_two|or_one~1_combout ;
wire \u_one|u_four|ha_three|xor_one~combout ;
wire \u_one|u_four|fa_three|or_one~0_combout ;
wire \u_one|u_four|fa_four|ha_two|xor_one~8_combout ;
wire \u_one|Mux1~0_combout ;
wire \u_one|u_four|fa_three|ha_two|xor_one~combout ;
wire \u_one|Mux2~0_combout ;
wire \u_one|u_four|ha_one|xor_one~combout ;
wire \u_one|u_three|fa_two|ha_two|xor_one~0_combout ;
wire \u_one|Mux4~0_combout ;
wire \u_one|Mux4~1_combout ;
wire \fpga_interface|Selector6~0_combout ;
wire \fpga_interface|Selector4~0_combout ;
wire \u_one|u_four|fa_four|or_one~3_combout ;
wire \u_one|u_four|fa_four|or_one~6_combout ;
wire \u_one|Mux0~0_combout ;
wire \fpga_interface|dig_three[0]~0_combout ;
wire \fpga_interface|dig_three[0]~feeder_combout ;
wire \fpga_interface|Selector6~1_combout ;
wire \fpga_interface|Selector6~2_combout ;
wire \fpga_interface|Selector7~0_combout ;
wire \fpga_interface|dig_three[1]~6_combout ;
wire \u_one|Mux5~0_combout ;
wire \fpga_interface|dig_three[1]~7_combout ;
wire \fpga_interface|dig_three[1]~8_combout ;
wire \fpga_interface|Selector5~1_combout ;
wire \fpga_interface|Selector5~0_combout ;
wire \fpga_interface|dig_three[1]~1_combout ;
wire \fpga_interface|Selector5~2_combout ;
wire \fpga_interface|Selector5~3_combout ;
wire \fpga_interface|Selector4~1_combout ;
wire \fpga_interface|Selector4~2_combout ;
wire \fpga_interface|dig_three[1]~9_combout ;
wire \fpga_interface|Selector4~3_combout ;
wire \fpga_interface|Selector3~0_combout ;
wire \fpga_interface|Selector3~1_combout ;
wire \fpga_interface|dig_three[3]~2_combout ;
wire \fpga_interface|Selector2~0_combout ;
wire \fpga_interface|Selector2~1_combout ;
wire \fpga_interface|Selector2~2_combout ;
wire \fpga_interface|Selector1~0_combout ;
wire \fpga_interface|dig_three[5]~3_combout ;
wire \fpga_interface|Selector0~0_combout ;
wire \fpga_interface|Selector0~1_combout ;
wire \fpga_interface|Selector0~2_combout ;
wire \fpga_interface|dig_four[0]~0_combout ;
wire \fpga_interface|Selector12~0_combout ;
wire \fpga_interface|dig_three[1]~11_combout ;
wire \fpga_interface|Selector11~0_combout ;
wire \~GND~combout ;
wire \fpga_interface|Selector9~0_combout ;
wire \fpga_interface|Selector9~1_combout ;
wire \fpga_interface|dig_three[1]~10_combout ;
wire \fpga_interface|Selector9~2_combout ;
wire \fpga_interface|Selector8~0_combout ;
wire \fpga_interface|Selector7~1_combout ;
wire \fpga_interface|dig_five~0_combout ;
wire \fpga_interface|dig_five~1_combout ;
wire \fpga_interface|Decoder2~0_combout ;
wire \fpga_interface|WideOr7~0_combout ;
wire \fpga_interface|WideOr6~0_combout ;
wire \fpga_interface|WideOr5~0_combout ;
wire \fpga_interface|dig_five[5]~feeder_combout ;
wire \fpga_interface|WideOr4~0_combout ;
wire \fpga_interface|dig_six~0_combout ;
wire \fpga_interface|dig_six~1_combout ;
wire \fpga_interface|Decoder1~0_combout ;
wire \fpga_interface|WideOr3~0_combout ;
wire \fpga_interface|WideOr2~0_combout ;
wire \fpga_interface|WideOr1~0_combout ;
wire \fpga_interface|WideOr0~0_combout ;
wire \SW[0]~input_o ;
wire \fpga_interface|led~0_combout ;
wire \u_one|carry_out~0_combout ;
wire \u_one|carry_out~1_combout ;
wire \u_one|carry_out~q ;
wire \fpga_interface|led[1]~feeder_combout ;
wire \fpga_interface|led~1_combout ;
wire \fpga_interface|led~2_combout ;
wire \fpga_interface|led~3_combout ;
wire \fpga_interface|led~4_combout ;
wire \fpga_interface|led~5_combout ;
wire \fpga_interface|led~6_combout ;
wire \fpga_interface|led~7_combout ;
wire \fpga_interface|led~8_combout ;
wire [7:0] \fpga_interface|dig_three ;
wire [7:0] \fpga_interface|dig_four ;
wire [7:0] \fpga_interface|op_code_dig_one ;
wire [7:0] \fpga_interface|dig_five ;
wire [7:0] \fpga_interface|op_code_dig_two ;
wire [7:0] \fpga_interface|dig_six ;
wire [9:0] \fpga_interface|led ;
wire [1:0] \fpga_interface|op_code ;
wire [5:0] \fpga_interface|final_out ;
wire [2:0] \fpga_interface|b ;
wire [2:0] \fpga_interface|a ;
wire [5:0] \u_one|op_out ;
wire [1:0] \fpga_interface|op_code_out ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\fpga_interface|op_code_dig_one [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\fpga_interface|op_code_dig_one [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\fpga_interface|op_code_dig_one [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\fpga_interface|op_code_dig_one [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \HEX0[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[7]~output .bus_hold = "false";
defparam \HEX0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(\fpga_interface|op_code_dig_two [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\fpga_interface|op_code_dig_two [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\fpga_interface|op_code_dig_two [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\fpga_interface|op_code_dig_two [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \HEX1[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[7]~output .bus_hold = "false";
defparam \HEX1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(\fpga_interface|dig_three [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(\fpga_interface|dig_three [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(\fpga_interface|dig_three [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(\fpga_interface|dig_three [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(\fpga_interface|dig_three [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(\fpga_interface|dig_three [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(\fpga_interface|dig_three [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \HEX2[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[7]~output .bus_hold = "false";
defparam \HEX2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(\fpga_interface|dig_four [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(\fpga_interface|dig_four [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(\fpga_interface|dig_four [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(\fpga_interface|dig_four [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(\fpga_interface|dig_four [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(\fpga_interface|dig_four [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N9
fiftyfivenm_io_obuf \HEX3[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[7]~output .bus_hold = "false";
defparam \HEX3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX4[0]~output (
	.i(\fpga_interface|dig_five [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX4[1]~output (
	.i(\fpga_interface|dig_five [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX4[2]~output (
	.i(\fpga_interface|dig_five [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX4[3]~output (
	.i(\fpga_interface|dig_five [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX4[4]~output (
	.i(\fpga_interface|dig_five [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX4[5]~output (
	.i(\fpga_interface|dig_five [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX4[6]~output (
	.i(\fpga_interface|dig_five [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N23
fiftyfivenm_io_obuf \HEX4[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[7]~output .bus_hold = "false";
defparam \HEX4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \HEX5[0]~output (
	.i(\fpga_interface|dig_six [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \HEX5[1]~output (
	.i(\fpga_interface|dig_six [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \HEX5[2]~output (
	.i(\fpga_interface|dig_six [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \HEX5[3]~output (
	.i(\fpga_interface|dig_six [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \HEX5[4]~output (
	.i(\fpga_interface|dig_six [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \HEX5[5]~output (
	.i(\fpga_interface|dig_six [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \HEX5[6]~output (
	.i(\fpga_interface|dig_six [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N9
fiftyfivenm_io_obuf \HEX5[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[7]~output .bus_hold = "false";
defparam \HEX5[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(\fpga_interface|led [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(\fpga_interface|led [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(\fpga_interface|led [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(\fpga_interface|led [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(\fpga_interface|led [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(\fpga_interface|led [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(\fpga_interface|led [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(\fpga_interface|led [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(\fpga_interface|led [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(\fpga_interface|led [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \MAX10_CLK1_50~input (
	.i(MAX10_CLK1_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK1_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK1_50~input .bus_hold = "false";
defparam \MAX10_CLK1_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK1_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \MAX10_CLK1_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\MAX10_CLK1_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MAX10_CLK1_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \MAX10_CLK1_50~inputclkctrl .clock_type = "global clock";
defparam \MAX10_CLK1_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y50_N13
dffeas \fpga_interface|op_code[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|op_code [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|op_code[0] .is_wysiwyg = "true";
defparam \fpga_interface|op_code[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N24
fiftyfivenm_lcell_comb \fpga_interface|op_code_dig_one[0]~feeder (
// Equation(s):
// \fpga_interface|op_code_dig_one[0]~feeder_combout  = \fpga_interface|op_code [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fpga_interface|op_code [0]),
	.cin(gnd),
	.combout(\fpga_interface|op_code_dig_one[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|op_code_dig_one[0]~feeder .lut_mask = 16'hFF00;
defparam \fpga_interface|op_code_dig_one[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N25
dffeas \fpga_interface|op_code_dig_one[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|op_code_dig_one[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|op_code_dig_one [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|op_code_dig_one[0] .is_wysiwyg = "true";
defparam \fpga_interface|op_code_dig_one[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N18
fiftyfivenm_lcell_comb \fpga_interface|op_code_dig_one[3]~feeder (
// Equation(s):
// \fpga_interface|op_code_dig_one[3]~feeder_combout  = \fpga_interface|op_code [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fpga_interface|op_code [0]),
	.cin(gnd),
	.combout(\fpga_interface|op_code_dig_one[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|op_code_dig_one[3]~feeder .lut_mask = 16'hFF00;
defparam \fpga_interface|op_code_dig_one[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N19
dffeas \fpga_interface|op_code_dig_one[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|op_code_dig_one[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|op_code_dig_one [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|op_code_dig_one[3] .is_wysiwyg = "true";
defparam \fpga_interface|op_code_dig_one[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y50_N9
dffeas \fpga_interface|op_code_dig_one[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fpga_interface|op_code [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|op_code_dig_one [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|op_code_dig_one[4] .is_wysiwyg = "true";
defparam \fpga_interface|op_code_dig_one[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N24
fiftyfivenm_lcell_comb \fpga_interface|op_code_dig_one[5]~feeder (
// Equation(s):
// \fpga_interface|op_code_dig_one[5]~feeder_combout  = \fpga_interface|op_code [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fpga_interface|op_code [0]),
	.cin(gnd),
	.combout(\fpga_interface|op_code_dig_one[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|op_code_dig_one[5]~feeder .lut_mask = 16'hFF00;
defparam \fpga_interface|op_code_dig_one[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y50_N25
dffeas \fpga_interface|op_code_dig_one[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|op_code_dig_one[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|op_code_dig_one [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|op_code_dig_one[5] .is_wysiwyg = "true";
defparam \fpga_interface|op_code_dig_one[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y50_N23
dffeas \fpga_interface|op_code[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|op_code [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|op_code[1] .is_wysiwyg = "true";
defparam \fpga_interface|op_code[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N0
fiftyfivenm_lcell_comb \fpga_interface|op_code_dig_two[0]~feeder (
// Equation(s):
// \fpga_interface|op_code_dig_two[0]~feeder_combout  = \fpga_interface|op_code [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fpga_interface|op_code [1]),
	.cin(gnd),
	.combout(\fpga_interface|op_code_dig_two[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|op_code_dig_two[0]~feeder .lut_mask = 16'hFF00;
defparam \fpga_interface|op_code_dig_two[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N1
dffeas \fpga_interface|op_code_dig_two[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|op_code_dig_two[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|op_code_dig_two [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|op_code_dig_two[0] .is_wysiwyg = "true";
defparam \fpga_interface|op_code_dig_two[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N26
fiftyfivenm_lcell_comb \fpga_interface|op_code_dig_two[3]~feeder (
// Equation(s):
// \fpga_interface|op_code_dig_two[3]~feeder_combout  = \fpga_interface|op_code [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fpga_interface|op_code [1]),
	.cin(gnd),
	.combout(\fpga_interface|op_code_dig_two[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|op_code_dig_two[3]~feeder .lut_mask = 16'hFF00;
defparam \fpga_interface|op_code_dig_two[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N27
dffeas \fpga_interface|op_code_dig_two[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|op_code_dig_two[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|op_code_dig_two [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|op_code_dig_two[3] .is_wysiwyg = "true";
defparam \fpga_interface|op_code_dig_two[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N4
fiftyfivenm_lcell_comb \fpga_interface|op_code_dig_two[4]~feeder (
// Equation(s):
// \fpga_interface|op_code_dig_two[4]~feeder_combout  = \fpga_interface|op_code [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fpga_interface|op_code [1]),
	.cin(gnd),
	.combout(\fpga_interface|op_code_dig_two[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|op_code_dig_two[4]~feeder .lut_mask = 16'hFF00;
defparam \fpga_interface|op_code_dig_two[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N5
dffeas \fpga_interface|op_code_dig_two[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|op_code_dig_two[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|op_code_dig_two [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|op_code_dig_two[4] .is_wysiwyg = "true";
defparam \fpga_interface|op_code_dig_two[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N22
fiftyfivenm_lcell_comb \fpga_interface|op_code_dig_two[5]~feeder (
// Equation(s):
// \fpga_interface|op_code_dig_two[5]~feeder_combout  = \fpga_interface|op_code [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fpga_interface|op_code [1]),
	.cin(gnd),
	.combout(\fpga_interface|op_code_dig_two[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|op_code_dig_two[5]~feeder .lut_mask = 16'hFF00;
defparam \fpga_interface|op_code_dig_two[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N23
dffeas \fpga_interface|op_code_dig_two[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|op_code_dig_two[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|op_code_dig_two [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|op_code_dig_two[5] .is_wysiwyg = "true";
defparam \fpga_interface|op_code_dig_two[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y50_N27
dffeas \fpga_interface|op_code_out[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fpga_interface|op_code [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|op_code_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|op_code_out[0] .is_wysiwyg = "true";
defparam \fpga_interface|op_code_out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y50_N23
dffeas \fpga_interface|b[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|b[0] .is_wysiwyg = "true";
defparam \fpga_interface|b[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y50_N21
dffeas \fpga_interface|a[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|a[1] .is_wysiwyg = "true";
defparam \fpga_interface|a[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y50_N25
dffeas \fpga_interface|b[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|b[1] .is_wysiwyg = "true";
defparam \fpga_interface|b[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y50_N19
dffeas \fpga_interface|a[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|a[0] .is_wysiwyg = "true";
defparam \fpga_interface|a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N24
fiftyfivenm_lcell_comb \u_one|u_three|fa_two|or_one~0 (
// Equation(s):
// \u_one|u_three|fa_two|or_one~0_combout  = (\fpga_interface|a [1] & ((\fpga_interface|b [1]) # ((\fpga_interface|b [0] & \fpga_interface|a [0])))) # (!\fpga_interface|a [1] & (\fpga_interface|b [0] & (\fpga_interface|b [1] & \fpga_interface|a [0])))

	.dataa(\fpga_interface|b [0]),
	.datab(\fpga_interface|a [1]),
	.datac(\fpga_interface|b [1]),
	.datad(\fpga_interface|a [0]),
	.cin(gnd),
	.combout(\u_one|u_three|fa_two|or_one~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_one|u_three|fa_two|or_one~0 .lut_mask = 16'hE8C0;
defparam \u_one|u_three|fa_two|or_one~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N17
dffeas \fpga_interface|op_code_out[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fpga_interface|op_code [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|op_code_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|op_code_out[1] .is_wysiwyg = "true";
defparam \fpga_interface|op_code_out[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y50_N11
dffeas \fpga_interface|a[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|a[2] .is_wysiwyg = "true";
defparam \fpga_interface|a[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y50_N13
dffeas \fpga_interface|b[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|b[2] .is_wysiwyg = "true";
defparam \fpga_interface|b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N2
fiftyfivenm_lcell_comb \u_one|Mux3~0 (
// Equation(s):
// \u_one|Mux3~0_combout  = (\fpga_interface|op_code_out [1] & (\u_one|u_three|fa_two|or_one~0_combout  $ (\fpga_interface|a [2] $ (\fpga_interface|b [2])))) # (!\fpga_interface|op_code_out [1] & (((\fpga_interface|a [2]) # (\fpga_interface|b [2]))))

	.dataa(\u_one|u_three|fa_two|or_one~0_combout ),
	.datab(\fpga_interface|op_code_out [1]),
	.datac(\fpga_interface|a [2]),
	.datad(\fpga_interface|b [2]),
	.cin(gnd),
	.combout(\u_one|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_one|Mux3~0 .lut_mask = 16'hB778;
defparam \u_one|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N12
fiftyfivenm_lcell_comb \u_one|u_four|and_a0_b2 (
// Equation(s):
// \u_one|u_four|and_a0_b2~combout  = (\fpga_interface|a [0] & \fpga_interface|b [2])

	.dataa(gnd),
	.datab(\fpga_interface|a [0]),
	.datac(gnd),
	.datad(\fpga_interface|b [2]),
	.cin(gnd),
	.combout(\u_one|u_four|and_a0_b2~combout ),
	.cout());
// synopsys translate_off
defparam \u_one|u_four|and_a0_b2 .lut_mask = 16'hCC00;
defparam \u_one|u_four|and_a0_b2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N20
fiftyfivenm_lcell_comb \u_one|u_four|fa_two|ha_two|xor_one~0 (
// Equation(s):
// \u_one|u_four|fa_two|ha_two|xor_one~0_combout  = (\fpga_interface|a [1] & ((!\fpga_interface|a [0]) # (!\fpga_interface|b [0])))

	.dataa(\fpga_interface|b [0]),
	.datab(gnd),
	.datac(\fpga_interface|a [1]),
	.datad(\fpga_interface|a [0]),
	.cin(gnd),
	.combout(\u_one|u_four|fa_two|ha_two|xor_one~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_one|u_four|fa_two|ha_two|xor_one~0 .lut_mask = 16'h50F0;
defparam \u_one|u_four|fa_two|ha_two|xor_one~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N30
fiftyfivenm_lcell_comb \u_one|u_four|fa_two|ha_two|xor_one~1 (
// Equation(s):
// \u_one|u_four|fa_two|ha_two|xor_one~1_combout  = (\fpga_interface|b [0] & (\fpga_interface|a [2] $ (((\fpga_interface|b [1] & \u_one|u_four|fa_two|ha_two|xor_one~0_combout ))))) # (!\fpga_interface|b [0] & (\fpga_interface|b [1] & 
// ((\u_one|u_four|fa_two|ha_two|xor_one~0_combout ))))

	.dataa(\fpga_interface|b [0]),
	.datab(\fpga_interface|b [1]),
	.datac(\fpga_interface|a [2]),
	.datad(\u_one|u_four|fa_two|ha_two|xor_one~0_combout ),
	.cin(gnd),
	.combout(\u_one|u_four|fa_two|ha_two|xor_one~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_one|u_four|fa_two|ha_two|xor_one~1 .lut_mask = 16'h6CA0;
defparam \u_one|u_four|fa_two|ha_two|xor_one~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N0
fiftyfivenm_lcell_comb \u_one|u_three|fa_three|or_one~0 (
// Equation(s):
// \u_one|u_three|fa_three|or_one~0_combout  = (\fpga_interface|b [2] & \fpga_interface|a [2])

	.dataa(\fpga_interface|b [2]),
	.datab(gnd),
	.datac(\fpga_interface|a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_one|u_three|fa_three|or_one~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_one|u_three|fa_three|or_one~0 .lut_mask = 16'hA0A0;
defparam \u_one|u_three|fa_three|or_one~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N16
fiftyfivenm_lcell_comb \u_one|Mux3~1 (
// Equation(s):
// \u_one|Mux3~1_combout  = (\fpga_interface|op_code_out [1] & (\u_one|u_four|and_a0_b2~combout  $ ((\u_one|u_four|fa_two|ha_two|xor_one~1_combout )))) # (!\fpga_interface|op_code_out [1] & (((\u_one|u_three|fa_three|or_one~0_combout ))))

	.dataa(\u_one|u_four|and_a0_b2~combout ),
	.datab(\u_one|u_four|fa_two|ha_two|xor_one~1_combout ),
	.datac(\fpga_interface|op_code_out [1]),
	.datad(\u_one|u_three|fa_three|or_one~0_combout ),
	.cin(gnd),
	.combout(\u_one|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_one|Mux3~1 .lut_mask = 16'h6F60;
defparam \u_one|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N24
fiftyfivenm_lcell_comb \u_one|Mux3~2 (
// Equation(s):
// \u_one|Mux3~2_combout  = (\fpga_interface|op_code_out [0] & ((\fpga_interface|op_code_out [1] & ((\u_one|Mux3~1_combout ))) # (!\fpga_interface|op_code_out [1] & (\u_one|Mux3~0_combout )))) # (!\fpga_interface|op_code_out [0] & 
// ((\fpga_interface|op_code_out [1] & (\u_one|Mux3~0_combout )) # (!\fpga_interface|op_code_out [1] & ((\u_one|Mux3~1_combout )))))

	.dataa(\fpga_interface|op_code_out [0]),
	.datab(\u_one|Mux3~0_combout ),
	.datac(\u_one|Mux3~1_combout ),
	.datad(\fpga_interface|op_code_out [1]),
	.cin(gnd),
	.combout(\u_one|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_one|Mux3~2 .lut_mask = 16'hE4D8;
defparam \u_one|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y50_N25
dffeas \u_one|op_out[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u_one|Mux3~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_one|op_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_one|op_out[2] .is_wysiwyg = "true";
defparam \u_one|op_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y46_N21
dffeas \fpga_interface|final_out[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_one|op_out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|final_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|final_out[2] .is_wysiwyg = "true";
defparam \fpga_interface|final_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N12
fiftyfivenm_lcell_comb \u_one|u_four|and_a1_b2 (
// Equation(s):
// \u_one|u_four|and_a1_b2~combout  = (\fpga_interface|b [2] & \fpga_interface|a [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\fpga_interface|b [2]),
	.datad(\fpga_interface|a [1]),
	.cin(gnd),
	.combout(\u_one|u_four|and_a1_b2~combout ),
	.cout());
// synopsys translate_off
defparam \u_one|u_four|and_a1_b2 .lut_mask = 16'hF000;
defparam \u_one|u_four|and_a1_b2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N18
fiftyfivenm_lcell_comb \u_one|u_four|fa_two|or_one~0 (
// Equation(s):
// \u_one|u_four|fa_two|or_one~0_combout  = (\fpga_interface|a [2]) # (\fpga_interface|a [0])

	.dataa(gnd),
	.datab(\fpga_interface|a [2]),
	.datac(\fpga_interface|a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_one|u_four|fa_two|or_one~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_one|u_four|fa_two|or_one~0 .lut_mask = 16'hFCFC;
defparam \u_one|u_four|fa_two|or_one~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N22
fiftyfivenm_lcell_comb \u_one|u_four|fa_two|or_one~1 (
// Equation(s):
// \u_one|u_four|fa_two|or_one~1_combout  = (\u_one|u_four|fa_two|or_one~0_combout  & (\fpga_interface|b [1] & (\fpga_interface|b [0] & \fpga_interface|a [1])))

	.dataa(\u_one|u_four|fa_two|or_one~0_combout ),
	.datab(\fpga_interface|b [1]),
	.datac(\fpga_interface|b [0]),
	.datad(\fpga_interface|a [1]),
	.cin(gnd),
	.combout(\u_one|u_four|fa_two|or_one~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_one|u_four|fa_two|or_one~1 .lut_mask = 16'h8000;
defparam \u_one|u_four|fa_two|or_one~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N10
fiftyfivenm_lcell_comb \u_one|u_four|ha_three|xor_one (
// Equation(s):
// \u_one|u_four|ha_three|xor_one~combout  = \u_one|u_four|fa_two|or_one~1_combout  $ (((\fpga_interface|a [2] & \fpga_interface|b [1])))

	.dataa(\u_one|u_four|fa_two|or_one~1_combout ),
	.datab(gnd),
	.datac(\fpga_interface|a [2]),
	.datad(\fpga_interface|b [1]),
	.cin(gnd),
	.combout(\u_one|u_four|ha_three|xor_one~combout ),
	.cout());
// synopsys translate_off
defparam \u_one|u_four|ha_three|xor_one .lut_mask = 16'h5AAA;
defparam \u_one|u_four|ha_three|xor_one .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N14
fiftyfivenm_lcell_comb \u_one|u_four|fa_three|or_one~0 (
// Equation(s):
// \u_one|u_four|fa_three|or_one~0_combout  = (\u_one|u_four|and_a1_b2~combout  & ((\u_one|u_four|ha_three|xor_one~combout ) # ((\u_one|u_four|and_a0_b2~combout  & \u_one|u_four|fa_two|ha_two|xor_one~1_combout )))) # (!\u_one|u_four|and_a1_b2~combout  & 
// (\u_one|u_four|and_a0_b2~combout  & (\u_one|u_four|fa_two|ha_two|xor_one~1_combout  & \u_one|u_four|ha_three|xor_one~combout )))

	.dataa(\u_one|u_four|and_a0_b2~combout ),
	.datab(\u_one|u_four|fa_two|ha_two|xor_one~1_combout ),
	.datac(\u_one|u_four|and_a1_b2~combout ),
	.datad(\u_one|u_four|ha_three|xor_one~combout ),
	.cin(gnd),
	.combout(\u_one|u_four|fa_three|or_one~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_one|u_four|fa_three|or_one~0 .lut_mask = 16'hF880;
defparam \u_one|u_four|fa_three|or_one~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N22
fiftyfivenm_lcell_comb \u_one|u_four|fa_four|ha_two|xor_one~8 (
// Equation(s):
// \u_one|u_four|fa_four|ha_two|xor_one~8_combout  = (\fpga_interface|a [2] & (\fpga_interface|b [2] $ (((\u_one|u_four|fa_two|or_one~1_combout  & \fpga_interface|b [1])))))

	.dataa(\fpga_interface|b [2]),
	.datab(\fpga_interface|a [2]),
	.datac(\u_one|u_four|fa_two|or_one~1_combout ),
	.datad(\fpga_interface|b [1]),
	.cin(gnd),
	.combout(\u_one|u_four|fa_four|ha_two|xor_one~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_one|u_four|fa_four|ha_two|xor_one~8 .lut_mask = 16'h4888;
defparam \u_one|u_four|fa_four|ha_two|xor_one~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N6
fiftyfivenm_lcell_comb \u_one|Mux1~0 (
// Equation(s):
// \u_one|Mux1~0_combout  = (\fpga_interface|op_code_out [0] & (\fpga_interface|op_code_out [1] & (\u_one|u_four|fa_three|or_one~0_combout  $ (\u_one|u_four|fa_four|ha_two|xor_one~8_combout ))))

	.dataa(\fpga_interface|op_code_out [0]),
	.datab(\u_one|u_four|fa_three|or_one~0_combout ),
	.datac(\u_one|u_four|fa_four|ha_two|xor_one~8_combout ),
	.datad(\fpga_interface|op_code_out [1]),
	.cin(gnd),
	.combout(\u_one|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_one|Mux1~0 .lut_mask = 16'h2800;
defparam \u_one|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N7
dffeas \u_one|op_out[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u_one|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_one|op_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_one|op_out[4] .is_wysiwyg = "true";
defparam \u_one|op_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y46_N25
dffeas \fpga_interface|final_out[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_one|op_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|final_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|final_out[4] .is_wysiwyg = "true";
defparam \fpga_interface|final_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N28
fiftyfivenm_lcell_comb \u_one|u_four|fa_three|ha_two|xor_one (
// Equation(s):
// \u_one|u_four|fa_three|ha_two|xor_one~combout  = \u_one|u_four|and_a1_b2~combout  $ (\u_one|u_four|ha_three|xor_one~combout  $ (((\u_one|u_four|and_a0_b2~combout  & \u_one|u_four|fa_two|ha_two|xor_one~1_combout ))))

	.dataa(\u_one|u_four|and_a0_b2~combout ),
	.datab(\u_one|u_four|fa_two|ha_two|xor_one~1_combout ),
	.datac(\u_one|u_four|and_a1_b2~combout ),
	.datad(\u_one|u_four|ha_three|xor_one~combout ),
	.cin(gnd),
	.combout(\u_one|u_four|fa_three|ha_two|xor_one~combout ),
	.cout());
// synopsys translate_off
defparam \u_one|u_four|fa_three|ha_two|xor_one .lut_mask = 16'h8778;
defparam \u_one|u_four|fa_three|ha_two|xor_one .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N18
fiftyfivenm_lcell_comb \u_one|Mux2~0 (
// Equation(s):
// \u_one|Mux2~0_combout  = (\u_one|u_four|fa_three|ha_two|xor_one~combout  & (\fpga_interface|op_code_out [0] & \fpga_interface|op_code_out [1]))

	.dataa(gnd),
	.datab(\u_one|u_four|fa_three|ha_two|xor_one~combout ),
	.datac(\fpga_interface|op_code_out [0]),
	.datad(\fpga_interface|op_code_out [1]),
	.cin(gnd),
	.combout(\u_one|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_one|Mux2~0 .lut_mask = 16'hC000;
defparam \u_one|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N19
dffeas \u_one|op_out[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u_one|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_one|op_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_one|op_out[3] .is_wysiwyg = "true";
defparam \u_one|op_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y46_N31
dffeas \fpga_interface|final_out[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_one|op_out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|final_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|final_out[3] .is_wysiwyg = "true";
defparam \fpga_interface|final_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N10
fiftyfivenm_lcell_comb \u_one|u_four|ha_one|xor_one (
// Equation(s):
// \u_one|u_four|ha_one|xor_one~combout  = (\fpga_interface|b [0] & (\fpga_interface|a [1] $ (((\fpga_interface|b [1] & \fpga_interface|a [0]))))) # (!\fpga_interface|b [0] & (\fpga_interface|b [1] & (\fpga_interface|a [0])))

	.dataa(\fpga_interface|b [0]),
	.datab(\fpga_interface|b [1]),
	.datac(\fpga_interface|a [0]),
	.datad(\fpga_interface|a [1]),
	.cin(gnd),
	.combout(\u_one|u_four|ha_one|xor_one~combout ),
	.cout());
// synopsys translate_off
defparam \u_one|u_four|ha_one|xor_one .lut_mask = 16'h6AC0;
defparam \u_one|u_four|ha_one|xor_one .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N16
fiftyfivenm_lcell_comb \u_one|u_three|fa_two|ha_two|xor_one~0 (
// Equation(s):
// \u_one|u_three|fa_two|ha_two|xor_one~0_combout  = \fpga_interface|b [1] $ (\fpga_interface|a [1] $ (((\fpga_interface|b [0] & \fpga_interface|a [0]))))

	.dataa(\fpga_interface|b [0]),
	.datab(\fpga_interface|b [1]),
	.datac(\fpga_interface|a [0]),
	.datad(\fpga_interface|a [1]),
	.cin(gnd),
	.combout(\u_one|u_three|fa_two|ha_two|xor_one~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_one|u_three|fa_two|ha_two|xor_one~0 .lut_mask = 16'h936C;
defparam \u_one|u_three|fa_two|ha_two|xor_one~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N26
fiftyfivenm_lcell_comb \u_one|Mux4~0 (
// Equation(s):
// \u_one|Mux4~0_combout  = (\fpga_interface|op_code_out [1] & (((\fpga_interface|op_code_out [0])))) # (!\fpga_interface|op_code_out [1] & ((\fpga_interface|a [1] & ((\fpga_interface|op_code_out [0]) # (\fpga_interface|b [1]))) # (!\fpga_interface|a [1] & 
// (\fpga_interface|op_code_out [0] & \fpga_interface|b [1]))))

	.dataa(\fpga_interface|op_code_out [1]),
	.datab(\fpga_interface|a [1]),
	.datac(\fpga_interface|op_code_out [0]),
	.datad(\fpga_interface|b [1]),
	.cin(gnd),
	.combout(\u_one|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_one|Mux4~0 .lut_mask = 16'hF4E0;
defparam \u_one|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N8
fiftyfivenm_lcell_comb \u_one|Mux4~1 (
// Equation(s):
// \u_one|Mux4~1_combout  = (\fpga_interface|op_code_out [1] & ((\u_one|Mux4~0_combout  & (\u_one|u_four|ha_one|xor_one~combout )) # (!\u_one|Mux4~0_combout  & ((\u_one|u_three|fa_two|ha_two|xor_one~0_combout ))))) # (!\fpga_interface|op_code_out [1] & 
// (((\u_one|Mux4~0_combout ))))

	.dataa(\u_one|u_four|ha_one|xor_one~combout ),
	.datab(\u_one|u_three|fa_two|ha_two|xor_one~0_combout ),
	.datac(\fpga_interface|op_code_out [1]),
	.datad(\u_one|Mux4~0_combout ),
	.cin(gnd),
	.combout(\u_one|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_one|Mux4~1 .lut_mask = 16'hAFC0;
defparam \u_one|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N9
dffeas \u_one|op_out[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u_one|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_one|op_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_one|op_out[1] .is_wysiwyg = "true";
defparam \u_one|op_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y46_N3
dffeas \fpga_interface|final_out[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_one|op_out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|final_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|final_out[1] .is_wysiwyg = "true";
defparam \fpga_interface|final_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N30
fiftyfivenm_lcell_comb \fpga_interface|Selector6~0 (
// Equation(s):
// \fpga_interface|Selector6~0_combout  = (\fpga_interface|final_out [2] & ((\fpga_interface|final_out [4]) # (\fpga_interface|final_out [3] $ (\fpga_interface|final_out [1])))) # (!\fpga_interface|final_out [2] & (((\fpga_interface|final_out [1]) # 
// (!\fpga_interface|final_out [3])) # (!\fpga_interface|final_out [4])))

	.dataa(\fpga_interface|final_out [2]),
	.datab(\fpga_interface|final_out [4]),
	.datac(\fpga_interface|final_out [3]),
	.datad(\fpga_interface|final_out [1]),
	.cin(gnd),
	.combout(\fpga_interface|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|Selector6~0 .lut_mask = 16'hDFBD;
defparam \fpga_interface|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N24
fiftyfivenm_lcell_comb \fpga_interface|Selector4~0 (
// Equation(s):
// \fpga_interface|Selector4~0_combout  = (!\fpga_interface|final_out [4] & ((\fpga_interface|final_out [3] & (!\fpga_interface|final_out [1] & \fpga_interface|final_out [2])) # (!\fpga_interface|final_out [3] & (\fpga_interface|final_out [1] & 
// !\fpga_interface|final_out [2]))))

	.dataa(\fpga_interface|final_out [3]),
	.datab(\fpga_interface|final_out [1]),
	.datac(\fpga_interface|final_out [4]),
	.datad(\fpga_interface|final_out [2]),
	.cin(gnd),
	.combout(\fpga_interface|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|Selector4~0 .lut_mask = 16'h0204;
defparam \fpga_interface|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N4
fiftyfivenm_lcell_comb \u_one|u_four|fa_four|or_one~3 (
// Equation(s):
// \u_one|u_four|fa_four|or_one~3_combout  = (\fpga_interface|b [1] & ((\fpga_interface|a [1]) # ((\fpga_interface|b [0] & \fpga_interface|a [0])))) # (!\fpga_interface|b [1] & (\fpga_interface|b [0] & (\fpga_interface|a [0] & \fpga_interface|a [1])))

	.dataa(\fpga_interface|b [0]),
	.datab(\fpga_interface|b [1]),
	.datac(\fpga_interface|a [0]),
	.datad(\fpga_interface|a [1]),
	.cin(gnd),
	.combout(\u_one|u_four|fa_four|or_one~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_one|u_four|fa_four|or_one~3 .lut_mask = 16'hEC80;
defparam \u_one|u_four|fa_four|or_one~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N6
fiftyfivenm_lcell_comb \u_one|u_four|fa_four|or_one~6 (
// Equation(s):
// \u_one|u_four|fa_four|or_one~6_combout  = (\fpga_interface|b [2] & (\u_one|u_four|fa_four|or_one~3_combout  & \fpga_interface|a [2]))

	.dataa(\fpga_interface|b [2]),
	.datab(\u_one|u_four|fa_four|or_one~3_combout ),
	.datac(\fpga_interface|a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_one|u_four|fa_four|or_one~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_one|u_four|fa_four|or_one~6 .lut_mask = 16'h8080;
defparam \u_one|u_four|fa_four|or_one~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N26
fiftyfivenm_lcell_comb \u_one|Mux0~0 (
// Equation(s):
// \u_one|Mux0~0_combout  = (\fpga_interface|op_code_out [1] & (\fpga_interface|op_code_out [0] & \u_one|u_four|fa_four|or_one~6_combout ))

	.dataa(\fpga_interface|op_code_out [1]),
	.datab(gnd),
	.datac(\fpga_interface|op_code_out [0]),
	.datad(\u_one|u_four|fa_four|or_one~6_combout ),
	.cin(gnd),
	.combout(\u_one|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_one|Mux0~0 .lut_mask = 16'hA000;
defparam \u_one|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N27
dffeas \u_one|op_out[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u_one|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_one|op_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_one|op_out[5] .is_wysiwyg = "true";
defparam \u_one|op_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y46_N9
dffeas \fpga_interface|final_out[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_one|op_out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|final_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|final_out[5] .is_wysiwyg = "true";
defparam \fpga_interface|final_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N14
fiftyfivenm_lcell_comb \fpga_interface|dig_three[0]~0 (
// Equation(s):
// \fpga_interface|dig_three[0]~0_combout  = (\fpga_interface|final_out [5] & ((\fpga_interface|Selector4~0_combout ))) # (!\fpga_interface|final_out [5] & (!\fpga_interface|Selector6~0_combout ))

	.dataa(\fpga_interface|Selector6~0_combout ),
	.datab(gnd),
	.datac(\fpga_interface|Selector4~0_combout ),
	.datad(\fpga_interface|final_out [5]),
	.cin(gnd),
	.combout(\fpga_interface|dig_three[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|dig_three[0]~0 .lut_mask = 16'hF055;
defparam \fpga_interface|dig_three[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N24
fiftyfivenm_lcell_comb \fpga_interface|dig_three[0]~feeder (
// Equation(s):
// \fpga_interface|dig_three[0]~feeder_combout  = \fpga_interface|dig_three[0]~0_combout 

	.dataa(gnd),
	.datab(\fpga_interface|dig_three[0]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fpga_interface|dig_three[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|dig_three[0]~feeder .lut_mask = 16'hCCCC;
defparam \fpga_interface|dig_three[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N10
fiftyfivenm_lcell_comb \fpga_interface|Selector6~1 (
// Equation(s):
// \fpga_interface|Selector6~1_combout  = (\fpga_interface|final_out [3] & ((!\fpga_interface|final_out [1]))) # (!\fpga_interface|final_out [3] & (!\fpga_interface|final_out [5] & \fpga_interface|final_out [1]))

	.dataa(\fpga_interface|final_out [5]),
	.datab(\fpga_interface|final_out [3]),
	.datac(gnd),
	.datad(\fpga_interface|final_out [1]),
	.cin(gnd),
	.combout(\fpga_interface|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|Selector6~1 .lut_mask = 16'h11CC;
defparam \fpga_interface|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N26
fiftyfivenm_lcell_comb \fpga_interface|Selector6~2 (
// Equation(s):
// \fpga_interface|Selector6~2_combout  = (\fpga_interface|final_out [5] & (((!\fpga_interface|final_out [2] & \fpga_interface|Selector6~1_combout )))) # (!\fpga_interface|final_out [5] & (!\fpga_interface|Selector6~1_combout  & (\fpga_interface|final_out 
// [4] $ (!\fpga_interface|final_out [2]))))

	.dataa(\fpga_interface|final_out [5]),
	.datab(\fpga_interface|final_out [4]),
	.datac(\fpga_interface|final_out [2]),
	.datad(\fpga_interface|Selector6~1_combout ),
	.cin(gnd),
	.combout(\fpga_interface|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|Selector6~2 .lut_mask = 16'h0A41;
defparam \fpga_interface|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N4
fiftyfivenm_lcell_comb \fpga_interface|Selector7~0 (
// Equation(s):
// \fpga_interface|Selector7~0_combout  = (!\fpga_interface|final_out [3] & !\fpga_interface|final_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\fpga_interface|final_out [3]),
	.datad(\fpga_interface|final_out [2]),
	.cin(gnd),
	.combout(\fpga_interface|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|Selector7~0 .lut_mask = 16'h000F;
defparam \fpga_interface|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N22
fiftyfivenm_lcell_comb \fpga_interface|dig_three[1]~6 (
// Equation(s):
// \fpga_interface|dig_three[1]~6_combout  = (\fpga_interface|final_out [4] & (\fpga_interface|final_out [5] & ((\fpga_interface|final_out [1]) # (!\fpga_interface|Selector7~0_combout ))))

	.dataa(\fpga_interface|final_out [4]),
	.datab(\fpga_interface|final_out [1]),
	.datac(\fpga_interface|Selector7~0_combout ),
	.datad(\fpga_interface|final_out [5]),
	.cin(gnd),
	.combout(\fpga_interface|dig_three[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|dig_three[1]~6 .lut_mask = 16'h8A00;
defparam \fpga_interface|dig_three[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N20
fiftyfivenm_lcell_comb \u_one|Mux5~0 (
// Equation(s):
// \u_one|Mux5~0_combout  = (\fpga_interface|b [0] & ((\fpga_interface|op_code_out [1] & (\fpga_interface|op_code_out [0] $ (!\fpga_interface|a [0]))) # (!\fpga_interface|op_code_out [1] & ((\fpga_interface|op_code_out [0]) # (\fpga_interface|a [0]))))) # 
// (!\fpga_interface|b [0] & (\fpga_interface|a [0] & (\fpga_interface|op_code_out [1] $ (\fpga_interface|op_code_out [0]))))

	.dataa(\fpga_interface|op_code_out [1]),
	.datab(\fpga_interface|b [0]),
	.datac(\fpga_interface|op_code_out [0]),
	.datad(\fpga_interface|a [0]),
	.cin(gnd),
	.combout(\u_one|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_one|Mux5~0 .lut_mask = 16'hD648;
defparam \u_one|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N21
dffeas \u_one|op_out[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u_one|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_one|op_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_one|op_out[0] .is_wysiwyg = "true";
defparam \u_one|op_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y46_N11
dffeas \fpga_interface|final_out[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_one|op_out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|final_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|final_out[0] .is_wysiwyg = "true";
defparam \fpga_interface|final_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N2
fiftyfivenm_lcell_comb \fpga_interface|dig_three[1]~7 (
// Equation(s):
// \fpga_interface|dig_three[1]~7_combout  = (\fpga_interface|final_out [5] & \fpga_interface|final_out [4])

	.dataa(\fpga_interface|final_out [5]),
	.datab(gnd),
	.datac(\fpga_interface|final_out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\fpga_interface|dig_three[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|dig_three[1]~7 .lut_mask = 16'hA0A0;
defparam \fpga_interface|dig_three[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N4
fiftyfivenm_lcell_comb \fpga_interface|dig_three[1]~8 (
// Equation(s):
// \fpga_interface|dig_three[1]~8_combout  = (((!\fpga_interface|final_out [1] & \fpga_interface|Selector7~0_combout )) # (!\fpga_interface|dig_three[1]~7_combout )) # (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(\fpga_interface|dig_three[1]~7_combout ),
	.datac(\fpga_interface|final_out [1]),
	.datad(\fpga_interface|Selector7~0_combout ),
	.cin(gnd),
	.combout(\fpga_interface|dig_three[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|dig_three[1]~8 .lut_mask = 16'h7F77;
defparam \fpga_interface|dig_three[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N25
dffeas \fpga_interface|dig_three[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|dig_three[0]~feeder_combout ),
	.asdata(\fpga_interface|Selector6~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fpga_interface|dig_three[1]~6_combout ),
	.sload(\fpga_interface|final_out [0]),
	.ena(\fpga_interface|dig_three[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|dig_three [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|dig_three[0] .is_wysiwyg = "true";
defparam \fpga_interface|dig_three[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N10
fiftyfivenm_lcell_comb \fpga_interface|Selector5~1 (
// Equation(s):
// \fpga_interface|Selector5~1_combout  = (\fpga_interface|final_out [4] & ((\fpga_interface|final_out [1]) # (\fpga_interface|final_out [5] $ (\fpga_interface|final_out [2])))) # (!\fpga_interface|final_out [4] & ((\fpga_interface|final_out [5] $ 
// (!\fpga_interface|final_out [1])) # (!\fpga_interface|final_out [2])))

	.dataa(\fpga_interface|final_out [4]),
	.datab(\fpga_interface|final_out [5]),
	.datac(\fpga_interface|final_out [1]),
	.datad(\fpga_interface|final_out [2]),
	.cin(gnd),
	.combout(\fpga_interface|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|Selector5~1 .lut_mask = 16'hE3FD;
defparam \fpga_interface|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N0
fiftyfivenm_lcell_comb \fpga_interface|Selector5~0 (
// Equation(s):
// \fpga_interface|Selector5~0_combout  = (\fpga_interface|final_out [5] & (((\fpga_interface|final_out [1] & !\fpga_interface|final_out [2])))) # (!\fpga_interface|final_out [5] & (!\fpga_interface|final_out [4] & (!\fpga_interface|final_out [1] & 
// \fpga_interface|final_out [2])))

	.dataa(\fpga_interface|final_out [4]),
	.datab(\fpga_interface|final_out [5]),
	.datac(\fpga_interface|final_out [1]),
	.datad(\fpga_interface|final_out [2]),
	.cin(gnd),
	.combout(\fpga_interface|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|Selector5~0 .lut_mask = 16'h01C0;
defparam \fpga_interface|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N16
fiftyfivenm_lcell_comb \fpga_interface|dig_three[1]~1 (
// Equation(s):
// \fpga_interface|dig_three[1]~1_combout  = (\fpga_interface|final_out [3] & (!\fpga_interface|Selector5~1_combout )) # (!\fpga_interface|final_out [3] & ((\fpga_interface|Selector5~0_combout )))

	.dataa(\fpga_interface|Selector5~1_combout ),
	.datab(\fpga_interface|final_out [3]),
	.datac(gnd),
	.datad(\fpga_interface|Selector5~0_combout ),
	.cin(gnd),
	.combout(\fpga_interface|dig_three[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|dig_three[1]~1 .lut_mask = 16'h7744;
defparam \fpga_interface|dig_three[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N12
fiftyfivenm_lcell_comb \fpga_interface|Selector5~2 (
// Equation(s):
// \fpga_interface|Selector5~2_combout  = (\fpga_interface|final_out [5] & ((\fpga_interface|final_out [4]) # (\fpga_interface|final_out [3] $ (!\fpga_interface|final_out [1])))) # (!\fpga_interface|final_out [5] & ((\fpga_interface|final_out [3] & 
// (\fpga_interface|final_out [4] & !\fpga_interface|final_out [1])) # (!\fpga_interface|final_out [3] & ((\fpga_interface|final_out [1])))))

	.dataa(\fpga_interface|final_out [5]),
	.datab(\fpga_interface|final_out [4]),
	.datac(\fpga_interface|final_out [3]),
	.datad(\fpga_interface|final_out [1]),
	.cin(gnd),
	.combout(\fpga_interface|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|Selector5~2 .lut_mask = 16'hADCA;
defparam \fpga_interface|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N14
fiftyfivenm_lcell_comb \fpga_interface|Selector5~3 (
// Equation(s):
// \fpga_interface|Selector5~3_combout  = (\fpga_interface|Selector5~2_combout  & (\fpga_interface|final_out [2] & !\fpga_interface|final_out [4])) # (!\fpga_interface|Selector5~2_combout  & (!\fpga_interface|final_out [2] & \fpga_interface|final_out [4]))

	.dataa(\fpga_interface|Selector5~2_combout ),
	.datab(\fpga_interface|final_out [2]),
	.datac(gnd),
	.datad(\fpga_interface|final_out [4]),
	.cin(gnd),
	.combout(\fpga_interface|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|Selector5~3 .lut_mask = 16'h1188;
defparam \fpga_interface|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y46_N17
dffeas \fpga_interface|dig_three[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|dig_three[1]~1_combout ),
	.asdata(\fpga_interface|Selector5~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fpga_interface|dig_three[1]~6_combout ),
	.sload(!\fpga_interface|final_out [0]),
	.ena(\fpga_interface|dig_three[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|dig_three [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|dig_three[1] .is_wysiwyg = "true";
defparam \fpga_interface|dig_three[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N8
fiftyfivenm_lcell_comb \fpga_interface|Selector4~1 (
// Equation(s):
// \fpga_interface|Selector4~1_combout  = (\fpga_interface|final_out [5] & ((\fpga_interface|final_out [2]) # (\fpga_interface|final_out [3] $ (\fpga_interface|final_out [1])))) # (!\fpga_interface|final_out [5] & (!\fpga_interface|final_out [3] & 
// (\fpga_interface|final_out [1] & \fpga_interface|final_out [2])))

	.dataa(\fpga_interface|final_out [3]),
	.datab(\fpga_interface|final_out [1]),
	.datac(\fpga_interface|final_out [5]),
	.datad(\fpga_interface|final_out [2]),
	.cin(gnd),
	.combout(\fpga_interface|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|Selector4~1 .lut_mask = 16'hF460;
defparam \fpga_interface|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N16
fiftyfivenm_lcell_comb \fpga_interface|Selector4~2 (
// Equation(s):
// \fpga_interface|Selector4~2_combout  = (\fpga_interface|final_out [5] & (!\fpga_interface|final_out [4] & (!\fpga_interface|Selector4~1_combout ))) # (!\fpga_interface|final_out [5] & ((\fpga_interface|Selector4~0_combout ) # ((\fpga_interface|final_out 
// [4] & \fpga_interface|Selector4~1_combout ))))

	.dataa(\fpga_interface|final_out [5]),
	.datab(\fpga_interface|final_out [4]),
	.datac(\fpga_interface|Selector4~1_combout ),
	.datad(\fpga_interface|Selector4~0_combout ),
	.cin(gnd),
	.combout(\fpga_interface|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|Selector4~2 .lut_mask = 16'h5742;
defparam \fpga_interface|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N26
fiftyfivenm_lcell_comb \fpga_interface|dig_three[1]~9 (
// Equation(s):
// \fpga_interface|dig_three[1]~9_combout  = (\fpga_interface|final_out [1]) # ((\fpga_interface|final_out [3]) # (\fpga_interface|final_out [2]))

	.dataa(gnd),
	.datab(\fpga_interface|final_out [1]),
	.datac(\fpga_interface|final_out [3]),
	.datad(\fpga_interface|final_out [2]),
	.cin(gnd),
	.combout(\fpga_interface|dig_three[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|dig_three[1]~9 .lut_mask = 16'hFFFC;
defparam \fpga_interface|dig_three[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N8
fiftyfivenm_lcell_comb \fpga_interface|Selector4~3 (
// Equation(s):
// \fpga_interface|Selector4~3_combout  = (!\fpga_interface|final_out [0] & (\fpga_interface|Selector4~2_combout  & ((!\fpga_interface|dig_three[1]~7_combout ) # (!\fpga_interface|dig_three[1]~9_combout ))))

	.dataa(\fpga_interface|final_out [0]),
	.datab(\fpga_interface|Selector4~2_combout ),
	.datac(\fpga_interface|dig_three[1]~9_combout ),
	.datad(\fpga_interface|dig_three[1]~7_combout ),
	.cin(gnd),
	.combout(\fpga_interface|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|Selector4~3 .lut_mask = 16'h0444;
defparam \fpga_interface|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y46_N9
dffeas \fpga_interface|dig_three[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|Selector4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fpga_interface|dig_three[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|dig_three [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|dig_three[2] .is_wysiwyg = "true";
defparam \fpga_interface|dig_three[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N4
fiftyfivenm_lcell_comb \fpga_interface|Selector3~0 (
// Equation(s):
// \fpga_interface|Selector3~0_combout  = (\fpga_interface|final_out [5] & (!\fpga_interface|final_out [4] & (\fpga_interface|final_out [2] & !\fpga_interface|final_out [1]))) # (!\fpga_interface|final_out [5] & (\fpga_interface|final_out [1] $ 
// (((\fpga_interface|final_out [4]) # (!\fpga_interface|final_out [2])))))

	.dataa(\fpga_interface|final_out [5]),
	.datab(\fpga_interface|final_out [4]),
	.datac(\fpga_interface|final_out [2]),
	.datad(\fpga_interface|final_out [1]),
	.cin(gnd),
	.combout(\fpga_interface|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|Selector3~0 .lut_mask = 16'h1065;
defparam \fpga_interface|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N28
fiftyfivenm_lcell_comb \fpga_interface|Selector3~1 (
// Equation(s):
// \fpga_interface|Selector3~1_combout  = (\fpga_interface|final_out [5] & ((\fpga_interface|final_out [2] $ (!\fpga_interface|final_out [1])))) # (!\fpga_interface|final_out [5] & (\fpga_interface|final_out [1] & ((\fpga_interface|final_out [4]) # 
// (!\fpga_interface|final_out [2]))))

	.dataa(\fpga_interface|final_out [5]),
	.datab(\fpga_interface|final_out [4]),
	.datac(\fpga_interface|final_out [2]),
	.datad(\fpga_interface|final_out [1]),
	.cin(gnd),
	.combout(\fpga_interface|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|Selector3~1 .lut_mask = 16'hE50A;
defparam \fpga_interface|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N2
fiftyfivenm_lcell_comb \fpga_interface|dig_three[3]~2 (
// Equation(s):
// \fpga_interface|dig_three[3]~2_combout  = (\fpga_interface|final_out [3] & ((\fpga_interface|Selector3~1_combout ))) # (!\fpga_interface|final_out [3] & (\fpga_interface|Selector3~0_combout ))

	.dataa(\fpga_interface|Selector3~0_combout ),
	.datab(\fpga_interface|final_out [3]),
	.datac(gnd),
	.datad(\fpga_interface|Selector3~1_combout ),
	.cin(gnd),
	.combout(\fpga_interface|dig_three[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|dig_three[3]~2 .lut_mask = 16'hEE22;
defparam \fpga_interface|dig_three[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y46_N3
dffeas \fpga_interface|dig_three[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|dig_three[3]~2_combout ),
	.asdata(\fpga_interface|dig_three[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fpga_interface|dig_three[1]~6_combout ),
	.sload(!\fpga_interface|final_out [0]),
	.ena(\fpga_interface|dig_three[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|dig_three [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|dig_three[3] .is_wysiwyg = "true";
defparam \fpga_interface|dig_three[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N20
fiftyfivenm_lcell_comb \fpga_interface|Selector2~0 (
// Equation(s):
// \fpga_interface|Selector2~0_combout  = (\fpga_interface|final_out [5] & (((\fpga_interface|final_out [2]) # (!\fpga_interface|final_out [1])))) # (!\fpga_interface|final_out [5] & ((\fpga_interface|final_out [4] & (!\fpga_interface|final_out [2])) # 
// (!\fpga_interface|final_out [4] & (\fpga_interface|final_out [2] & !\fpga_interface|final_out [1]))))

	.dataa(\fpga_interface|final_out [5]),
	.datab(\fpga_interface|final_out [4]),
	.datac(\fpga_interface|final_out [2]),
	.datad(\fpga_interface|final_out [1]),
	.cin(gnd),
	.combout(\fpga_interface|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|Selector2~0 .lut_mask = 16'hA4BE;
defparam \fpga_interface|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N22
fiftyfivenm_lcell_comb \fpga_interface|Selector2~1 (
// Equation(s):
// \fpga_interface|Selector2~1_combout  = (\fpga_interface|Selector2~0_combout  & (!\fpga_interface|final_out [3] & \fpga_interface|final_out [1])) # (!\fpga_interface|Selector2~0_combout  & (\fpga_interface|final_out [3] & !\fpga_interface|final_out [1]))

	.dataa(\fpga_interface|Selector2~0_combout ),
	.datab(gnd),
	.datac(\fpga_interface|final_out [3]),
	.datad(\fpga_interface|final_out [1]),
	.cin(gnd),
	.combout(\fpga_interface|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|Selector2~1 .lut_mask = 16'h0A50;
defparam \fpga_interface|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N26
fiftyfivenm_lcell_comb \fpga_interface|Selector2~2 (
// Equation(s):
// \fpga_interface|Selector2~2_combout  = (!\fpga_interface|dig_three[1]~6_combout  & ((\fpga_interface|final_out [0] & ((!\fpga_interface|Selector2~1_combout ))) # (!\fpga_interface|final_out [0] & (\fpga_interface|dig_three[0]~0_combout ))))

	.dataa(\fpga_interface|final_out [0]),
	.datab(\fpga_interface|dig_three[0]~0_combout ),
	.datac(\fpga_interface|Selector2~1_combout ),
	.datad(\fpga_interface|dig_three[1]~6_combout ),
	.cin(gnd),
	.combout(\fpga_interface|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|Selector2~2 .lut_mask = 16'h004E;
defparam \fpga_interface|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N27
dffeas \fpga_interface|dig_three[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fpga_interface|dig_three[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|dig_three [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|dig_three[4] .is_wysiwyg = "true";
defparam \fpga_interface|dig_three[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N20
fiftyfivenm_lcell_comb \fpga_interface|Selector1~0 (
// Equation(s):
// \fpga_interface|Selector1~0_combout  = (\fpga_interface|final_out [5] & ((\fpga_interface|final_out [1] & ((\fpga_interface|final_out [2]))) # (!\fpga_interface|final_out [1] & (!\fpga_interface|final_out [4])))) # (!\fpga_interface|final_out [5] & 
// ((\fpga_interface|final_out [4]) # ((\fpga_interface|final_out [1]) # (!\fpga_interface|final_out [2]))))

	.dataa(\fpga_interface|final_out [4]),
	.datab(\fpga_interface|final_out [5]),
	.datac(\fpga_interface|final_out [1]),
	.datad(\fpga_interface|final_out [2]),
	.cin(gnd),
	.combout(\fpga_interface|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|Selector1~0 .lut_mask = 16'hF637;
defparam \fpga_interface|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N28
fiftyfivenm_lcell_comb \fpga_interface|dig_three[5]~3 (
// Equation(s):
// \fpga_interface|dig_three[5]~3_combout  = (\fpga_interface|final_out [3] & (\fpga_interface|Selector5~1_combout )) # (!\fpga_interface|final_out [3] & ((\fpga_interface|Selector1~0_combout )))

	.dataa(\fpga_interface|Selector5~1_combout ),
	.datab(\fpga_interface|final_out [3]),
	.datac(gnd),
	.datad(\fpga_interface|Selector1~0_combout ),
	.cin(gnd),
	.combout(\fpga_interface|dig_three[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|dig_three[5]~3 .lut_mask = 16'hBB88;
defparam \fpga_interface|dig_three[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y46_N29
dffeas \fpga_interface|dig_three[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|dig_three[5]~3_combout ),
	.asdata(\fpga_interface|Selector4~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fpga_interface|dig_three[1]~6_combout ),
	.sload(!\fpga_interface|final_out [0]),
	.ena(\fpga_interface|dig_three[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|dig_three [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|dig_three[5] .is_wysiwyg = "true";
defparam \fpga_interface|dig_three[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N2
fiftyfivenm_lcell_comb \fpga_interface|Selector0~0 (
// Equation(s):
// \fpga_interface|Selector0~0_combout  = (\fpga_interface|final_out [1] & (!\fpga_interface|final_out [5] & !\fpga_interface|final_out [3])) # (!\fpga_interface|final_out [1] & ((\fpga_interface|final_out [3])))

	.dataa(\fpga_interface|final_out [5]),
	.datab(gnd),
	.datac(\fpga_interface|final_out [1]),
	.datad(\fpga_interface|final_out [3]),
	.cin(gnd),
	.combout(\fpga_interface|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|Selector0~0 .lut_mask = 16'h0F50;
defparam \fpga_interface|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N30
fiftyfivenm_lcell_comb \fpga_interface|Selector0~1 (
// Equation(s):
// \fpga_interface|Selector0~1_combout  = (\fpga_interface|final_out [5] & ((\fpga_interface|final_out [2]) # ((\fpga_interface|final_out [4]) # (!\fpga_interface|Selector0~0_combout )))) # (!\fpga_interface|final_out [5] & 
// ((\fpga_interface|Selector0~0_combout ) # (\fpga_interface|final_out [2] $ (\fpga_interface|final_out [4]))))

	.dataa(\fpga_interface|final_out [5]),
	.datab(\fpga_interface|final_out [2]),
	.datac(\fpga_interface|final_out [4]),
	.datad(\fpga_interface|Selector0~0_combout ),
	.cin(gnd),
	.combout(\fpga_interface|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|Selector0~1 .lut_mask = 16'hFDBE;
defparam \fpga_interface|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N26
fiftyfivenm_lcell_comb \fpga_interface|Selector0~2 (
// Equation(s):
// \fpga_interface|Selector0~2_combout  = (\fpga_interface|dig_three[1]~6_combout ) # ((\fpga_interface|final_out [0] & ((\fpga_interface|dig_three[3]~2_combout ))) # (!\fpga_interface|final_out [0] & (!\fpga_interface|Selector0~1_combout )))

	.dataa(\fpga_interface|Selector0~1_combout ),
	.datab(\fpga_interface|dig_three[3]~2_combout ),
	.datac(\fpga_interface|final_out [0]),
	.datad(\fpga_interface|dig_three[1]~6_combout ),
	.cin(gnd),
	.combout(\fpga_interface|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|Selector0~2 .lut_mask = 16'hFFC5;
defparam \fpga_interface|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y46_N27
dffeas \fpga_interface|dig_three[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fpga_interface|dig_three[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|dig_three [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|dig_three[6] .is_wysiwyg = "true";
defparam \fpga_interface|dig_three[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N8
fiftyfivenm_lcell_comb \fpga_interface|dig_four[0]~0 (
// Equation(s):
// \fpga_interface|dig_four[0]~0_combout  = (\fpga_interface|final_out [4] & ((!\fpga_interface|dig_three[1]~9_combout ))) # (!\fpga_interface|final_out [4] & (\fpga_interface|final_out [3]))

	.dataa(\fpga_interface|final_out [3]),
	.datab(\fpga_interface|final_out [4]),
	.datac(gnd),
	.datad(\fpga_interface|dig_three[1]~9_combout ),
	.cin(gnd),
	.combout(\fpga_interface|dig_four[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|dig_four[0]~0 .lut_mask = 16'h22EE;
defparam \fpga_interface|dig_four[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N24
fiftyfivenm_lcell_comb \fpga_interface|Selector12~0 (
// Equation(s):
// \fpga_interface|Selector12~0_combout  = (\fpga_interface|final_out [4] & (!\fpga_interface|final_out [3] & ((!\fpga_interface|final_out [2])))) # (!\fpga_interface|final_out [4] & (\fpga_interface|final_out [3] & ((\fpga_interface|final_out [1]) # 
// (\fpga_interface|final_out [2]))))

	.dataa(\fpga_interface|final_out [4]),
	.datab(\fpga_interface|final_out [3]),
	.datac(\fpga_interface|final_out [1]),
	.datad(\fpga_interface|final_out [2]),
	.cin(gnd),
	.combout(\fpga_interface|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|Selector12~0 .lut_mask = 16'h4462;
defparam \fpga_interface|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N6
fiftyfivenm_lcell_comb \fpga_interface|dig_three[1]~11 (
// Equation(s):
// \fpga_interface|dig_three[1]~11_combout  = (((!\KEY[0]~input_o ) # (!\fpga_interface|final_out [4])) # (!\fpga_interface|dig_three[1]~9_combout )) # (!\fpga_interface|final_out [5])

	.dataa(\fpga_interface|final_out [5]),
	.datab(\fpga_interface|dig_three[1]~9_combout ),
	.datac(\fpga_interface|final_out [4]),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\fpga_interface|dig_three[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|dig_three[1]~11 .lut_mask = 16'h7FFF;
defparam \fpga_interface|dig_three[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y46_N9
dffeas \fpga_interface|dig_four[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|dig_four[0]~0_combout ),
	.asdata(\fpga_interface|Selector12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fpga_interface|final_out [5]),
	.ena(\fpga_interface|dig_three[1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|dig_four [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|dig_four[0] .is_wysiwyg = "true";
defparam \fpga_interface|dig_four[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N8
fiftyfivenm_lcell_comb \fpga_interface|Selector11~0 (
// Equation(s):
// \fpga_interface|Selector11~0_combout  = (\fpga_interface|final_out [3] & ((!\fpga_interface|final_out [1]) # (!\fpga_interface|final_out [2]))) # (!\fpga_interface|final_out [3] & (\fpga_interface|final_out [2]))

	.dataa(\fpga_interface|final_out [3]),
	.datab(\fpga_interface|final_out [2]),
	.datac(gnd),
	.datad(\fpga_interface|final_out [1]),
	.cin(gnd),
	.combout(\fpga_interface|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|Selector11~0 .lut_mask = 16'h66EE;
defparam \fpga_interface|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N16
fiftyfivenm_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y46_N9
dffeas \fpga_interface|dig_four[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|Selector11~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fpga_interface|final_out [5]),
	.sload(!\fpga_interface|final_out [4]),
	.ena(\fpga_interface|dig_three[1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|dig_four [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|dig_four[2] .is_wysiwyg = "true";
defparam \fpga_interface|dig_four[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N0
fiftyfivenm_lcell_comb \fpga_interface|Selector9~0 (
// Equation(s):
// \fpga_interface|Selector9~0_combout  = (\fpga_interface|final_out [3] & (\fpga_interface|final_out [1] & \fpga_interface|final_out [2])) # (!\fpga_interface|final_out [3] & ((!\fpga_interface|final_out [2])))

	.dataa(gnd),
	.datab(\fpga_interface|final_out [1]),
	.datac(\fpga_interface|final_out [3]),
	.datad(\fpga_interface|final_out [2]),
	.cin(gnd),
	.combout(\fpga_interface|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|Selector9~0 .lut_mask = 16'hC00F;
defparam \fpga_interface|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N18
fiftyfivenm_lcell_comb \fpga_interface|Selector9~1 (
// Equation(s):
// \fpga_interface|Selector9~1_combout  = (\fpga_interface|final_out [5] & (((!\fpga_interface|dig_three[1]~9_combout )) # (!\fpga_interface|final_out [4]))) # (!\fpga_interface|final_out [5] & (\fpga_interface|final_out [4] & 
// (\fpga_interface|Selector9~0_combout )))

	.dataa(\fpga_interface|final_out [5]),
	.datab(\fpga_interface|final_out [4]),
	.datac(\fpga_interface|Selector9~0_combout ),
	.datad(\fpga_interface|dig_three[1]~9_combout ),
	.cin(gnd),
	.combout(\fpga_interface|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|Selector9~1 .lut_mask = 16'h62EA;
defparam \fpga_interface|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N18
fiftyfivenm_lcell_comb \fpga_interface|dig_three[1]~10 (
// Equation(s):
// \fpga_interface|dig_three[1]~10_combout  = (!\fpga_interface|final_out [1] & !\fpga_interface|final_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\fpga_interface|final_out [1]),
	.datad(\fpga_interface|final_out [2]),
	.cin(gnd),
	.combout(\fpga_interface|dig_three[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|dig_three[1]~10 .lut_mask = 16'h000F;
defparam \fpga_interface|dig_three[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N12
fiftyfivenm_lcell_comb \fpga_interface|Selector9~2 (
// Equation(s):
// \fpga_interface|Selector9~2_combout  = (\fpga_interface|Selector9~1_combout ) # ((!\fpga_interface|final_out [4] & (\fpga_interface|final_out [3] & !\fpga_interface|dig_three[1]~10_combout )))

	.dataa(\fpga_interface|final_out [4]),
	.datab(\fpga_interface|final_out [3]),
	.datac(\fpga_interface|Selector9~1_combout ),
	.datad(\fpga_interface|dig_three[1]~10_combout ),
	.cin(gnd),
	.combout(\fpga_interface|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|Selector9~2 .lut_mask = 16'hF0F4;
defparam \fpga_interface|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N13
dffeas \fpga_interface|dig_four[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|Selector9~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fpga_interface|dig_three[1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|dig_four [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|dig_four[4] .is_wysiwyg = "true";
defparam \fpga_interface|dig_four[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N14
fiftyfivenm_lcell_comb \fpga_interface|Selector8~0 (
// Equation(s):
// \fpga_interface|Selector8~0_combout  = (\fpga_interface|final_out [5] & (!\fpga_interface|final_out [3] & (!\fpga_interface|final_out [4]))) # (!\fpga_interface|final_out [5] & ((\fpga_interface|final_out [4]) # ((\fpga_interface|final_out [3] & 
// !\fpga_interface|dig_three[1]~10_combout ))))

	.dataa(\fpga_interface|final_out [5]),
	.datab(\fpga_interface|final_out [3]),
	.datac(\fpga_interface|final_out [4]),
	.datad(\fpga_interface|dig_three[1]~10_combout ),
	.cin(gnd),
	.combout(\fpga_interface|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|Selector8~0 .lut_mask = 16'h5256;
defparam \fpga_interface|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N15
dffeas \fpga_interface|dig_four[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fpga_interface|dig_three[1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|dig_four [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|dig_four[5] .is_wysiwyg = "true";
defparam \fpga_interface|dig_four[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N16
fiftyfivenm_lcell_comb \fpga_interface|Selector7~1 (
// Equation(s):
// \fpga_interface|Selector7~1_combout  = (\fpga_interface|final_out [5] & (\fpga_interface|dig_three[1]~9_combout  & (\fpga_interface|final_out [4]))) # (!\fpga_interface|final_out [5] & (((\fpga_interface|Selector7~0_combout ) # (!\fpga_interface|final_out 
// [4]))))

	.dataa(\fpga_interface|final_out [5]),
	.datab(\fpga_interface|dig_three[1]~9_combout ),
	.datac(\fpga_interface|final_out [4]),
	.datad(\fpga_interface|Selector7~0_combout ),
	.cin(gnd),
	.combout(\fpga_interface|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|Selector7~1 .lut_mask = 16'hD585;
defparam \fpga_interface|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N17
dffeas \fpga_interface|dig_four[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fpga_interface|dig_three[1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|dig_four [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|dig_four[6] .is_wysiwyg = "true";
defparam \fpga_interface|dig_four[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N8
fiftyfivenm_lcell_comb \fpga_interface|dig_five~0 (
// Equation(s):
// \fpga_interface|dig_five~0_combout  = (!\fpga_interface|b [1] & (\fpga_interface|b [2] $ (\fpga_interface|b [0])))

	.dataa(\fpga_interface|b [2]),
	.datab(\fpga_interface|b [0]),
	.datac(gnd),
	.datad(\fpga_interface|b [1]),
	.cin(gnd),
	.combout(\fpga_interface|dig_five~0_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|dig_five~0 .lut_mask = 16'h0066;
defparam \fpga_interface|dig_five~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N9
dffeas \fpga_interface|dig_five[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|dig_five~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|dig_five [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|dig_five[0] .is_wysiwyg = "true";
defparam \fpga_interface|dig_five[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N2
fiftyfivenm_lcell_comb \fpga_interface|dig_five~1 (
// Equation(s):
// \fpga_interface|dig_five~1_combout  = (\fpga_interface|b [2] & (\fpga_interface|b [1] $ (\fpga_interface|b [0])))

	.dataa(gnd),
	.datab(\fpga_interface|b [1]),
	.datac(\fpga_interface|b [0]),
	.datad(\fpga_interface|b [2]),
	.cin(gnd),
	.combout(\fpga_interface|dig_five~1_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|dig_five~1 .lut_mask = 16'h3C00;
defparam \fpga_interface|dig_five~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N3
dffeas \fpga_interface|dig_five[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|dig_five~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|dig_five [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|dig_five[1] .is_wysiwyg = "true";
defparam \fpga_interface|dig_five[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N28
fiftyfivenm_lcell_comb \fpga_interface|Decoder2~0 (
// Equation(s):
// \fpga_interface|Decoder2~0_combout  = (\fpga_interface|b [1] & (!\fpga_interface|b [0] & !\fpga_interface|b [2]))

	.dataa(gnd),
	.datab(\fpga_interface|b [1]),
	.datac(\fpga_interface|b [0]),
	.datad(\fpga_interface|b [2]),
	.cin(gnd),
	.combout(\fpga_interface|Decoder2~0_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|Decoder2~0 .lut_mask = 16'h000C;
defparam \fpga_interface|Decoder2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N29
dffeas \fpga_interface|dig_five[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|Decoder2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|dig_five [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|dig_five[2] .is_wysiwyg = "true";
defparam \fpga_interface|dig_five[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N14
fiftyfivenm_lcell_comb \fpga_interface|WideOr7~0 (
// Equation(s):
// \fpga_interface|WideOr7~0_combout  = (\fpga_interface|b [1] & (\fpga_interface|b [0] & \fpga_interface|b [2])) # (!\fpga_interface|b [1] & (\fpga_interface|b [0] $ (\fpga_interface|b [2])))

	.dataa(gnd),
	.datab(\fpga_interface|b [1]),
	.datac(\fpga_interface|b [0]),
	.datad(\fpga_interface|b [2]),
	.cin(gnd),
	.combout(\fpga_interface|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|WideOr7~0 .lut_mask = 16'hC330;
defparam \fpga_interface|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N15
dffeas \fpga_interface|dig_five[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|WideOr7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|dig_five [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|dig_five[3] .is_wysiwyg = "true";
defparam \fpga_interface|dig_five[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N0
fiftyfivenm_lcell_comb \fpga_interface|WideOr6~0 (
// Equation(s):
// \fpga_interface|WideOr6~0_combout  = (\fpga_interface|b [0]) # ((!\fpga_interface|b [1] & \fpga_interface|b [2]))

	.dataa(gnd),
	.datab(\fpga_interface|b [1]),
	.datac(\fpga_interface|b [0]),
	.datad(\fpga_interface|b [2]),
	.cin(gnd),
	.combout(\fpga_interface|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|WideOr6~0 .lut_mask = 16'hF3F0;
defparam \fpga_interface|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N1
dffeas \fpga_interface|dig_five[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|dig_five [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|dig_five[4] .is_wysiwyg = "true";
defparam \fpga_interface|dig_five[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N8
fiftyfivenm_lcell_comb \fpga_interface|WideOr5~0 (
// Equation(s):
// \fpga_interface|WideOr5~0_combout  = (\fpga_interface|b [0] & ((\fpga_interface|b [1]) # (!\fpga_interface|b [2]))) # (!\fpga_interface|b [0] & (\fpga_interface|b [1] & !\fpga_interface|b [2]))

	.dataa(\fpga_interface|b [0]),
	.datab(\fpga_interface|b [1]),
	.datac(gnd),
	.datad(\fpga_interface|b [2]),
	.cin(gnd),
	.combout(\fpga_interface|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|WideOr5~0 .lut_mask = 16'h88EE;
defparam \fpga_interface|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N8
fiftyfivenm_lcell_comb \fpga_interface|dig_five[5]~feeder (
// Equation(s):
// \fpga_interface|dig_five[5]~feeder_combout  = \fpga_interface|WideOr5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fpga_interface|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\fpga_interface|dig_five[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|dig_five[5]~feeder .lut_mask = 16'hFF00;
defparam \fpga_interface|dig_five[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y46_N9
dffeas \fpga_interface|dig_five[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|dig_five[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|dig_five [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|dig_five[5] .is_wysiwyg = "true";
defparam \fpga_interface|dig_five[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N26
fiftyfivenm_lcell_comb \fpga_interface|WideOr4~0 (
// Equation(s):
// \fpga_interface|WideOr4~0_combout  = (\fpga_interface|b [1] & (\fpga_interface|b [0] & \fpga_interface|b [2])) # (!\fpga_interface|b [1] & ((!\fpga_interface|b [2])))

	.dataa(gnd),
	.datab(\fpga_interface|b [1]),
	.datac(\fpga_interface|b [0]),
	.datad(\fpga_interface|b [2]),
	.cin(gnd),
	.combout(\fpga_interface|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|WideOr4~0 .lut_mask = 16'hC033;
defparam \fpga_interface|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N27
dffeas \fpga_interface|dig_five[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|dig_five [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|dig_five[6] .is_wysiwyg = "true";
defparam \fpga_interface|dig_five[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N8
fiftyfivenm_lcell_comb \fpga_interface|dig_six~0 (
// Equation(s):
// \fpga_interface|dig_six~0_combout  = (!\fpga_interface|a [1] & (\fpga_interface|a [0] $ (\fpga_interface|a [2])))

	.dataa(\fpga_interface|a [1]),
	.datab(gnd),
	.datac(\fpga_interface|a [0]),
	.datad(\fpga_interface|a [2]),
	.cin(gnd),
	.combout(\fpga_interface|dig_six~0_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|dig_six~0 .lut_mask = 16'h0550;
defparam \fpga_interface|dig_six~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y41_N9
dffeas \fpga_interface|dig_six[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|dig_six~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|dig_six [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|dig_six[0] .is_wysiwyg = "true";
defparam \fpga_interface|dig_six[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N2
fiftyfivenm_lcell_comb \fpga_interface|dig_six~1 (
// Equation(s):
// \fpga_interface|dig_six~1_combout  = (\fpga_interface|a [2] & (\fpga_interface|a [1] $ (\fpga_interface|a [0])))

	.dataa(\fpga_interface|a [1]),
	.datab(gnd),
	.datac(\fpga_interface|a [0]),
	.datad(\fpga_interface|a [2]),
	.cin(gnd),
	.combout(\fpga_interface|dig_six~1_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|dig_six~1 .lut_mask = 16'h5A00;
defparam \fpga_interface|dig_six~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y41_N3
dffeas \fpga_interface|dig_six[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|dig_six~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|dig_six [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|dig_six[1] .is_wysiwyg = "true";
defparam \fpga_interface|dig_six[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N4
fiftyfivenm_lcell_comb \fpga_interface|Decoder1~0 (
// Equation(s):
// \fpga_interface|Decoder1~0_combout  = (\fpga_interface|a [1] & (!\fpga_interface|a [0] & !\fpga_interface|a [2]))

	.dataa(\fpga_interface|a [1]),
	.datab(gnd),
	.datac(\fpga_interface|a [0]),
	.datad(\fpga_interface|a [2]),
	.cin(gnd),
	.combout(\fpga_interface|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|Decoder1~0 .lut_mask = 16'h000A;
defparam \fpga_interface|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y41_N5
dffeas \fpga_interface|dig_six[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|Decoder1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|dig_six [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|dig_six[2] .is_wysiwyg = "true";
defparam \fpga_interface|dig_six[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N30
fiftyfivenm_lcell_comb \fpga_interface|WideOr3~0 (
// Equation(s):
// \fpga_interface|WideOr3~0_combout  = (\fpga_interface|a [1] & (\fpga_interface|a [0] & \fpga_interface|a [2])) # (!\fpga_interface|a [1] & (\fpga_interface|a [0] $ (\fpga_interface|a [2])))

	.dataa(\fpga_interface|a [1]),
	.datab(gnd),
	.datac(\fpga_interface|a [0]),
	.datad(\fpga_interface|a [2]),
	.cin(gnd),
	.combout(\fpga_interface|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|WideOr3~0 .lut_mask = 16'hA550;
defparam \fpga_interface|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y41_N31
dffeas \fpga_interface|dig_six[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|dig_six [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|dig_six[3] .is_wysiwyg = "true";
defparam \fpga_interface|dig_six[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N0
fiftyfivenm_lcell_comb \fpga_interface|WideOr2~0 (
// Equation(s):
// \fpga_interface|WideOr2~0_combout  = (\fpga_interface|a [0]) # ((!\fpga_interface|a [1] & \fpga_interface|a [2]))

	.dataa(\fpga_interface|a [1]),
	.datab(gnd),
	.datac(\fpga_interface|a [0]),
	.datad(\fpga_interface|a [2]),
	.cin(gnd),
	.combout(\fpga_interface|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|WideOr2~0 .lut_mask = 16'hF5F0;
defparam \fpga_interface|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y41_N1
dffeas \fpga_interface|dig_six[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|dig_six [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|dig_six[4] .is_wysiwyg = "true";
defparam \fpga_interface|dig_six[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N10
fiftyfivenm_lcell_comb \fpga_interface|WideOr1~0 (
// Equation(s):
// \fpga_interface|WideOr1~0_combout  = (\fpga_interface|a [1] & ((\fpga_interface|a [0]) # (!\fpga_interface|a [2]))) # (!\fpga_interface|a [1] & (\fpga_interface|a [0] & !\fpga_interface|a [2]))

	.dataa(\fpga_interface|a [1]),
	.datab(gnd),
	.datac(\fpga_interface|a [0]),
	.datad(\fpga_interface|a [2]),
	.cin(gnd),
	.combout(\fpga_interface|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|WideOr1~0 .lut_mask = 16'hA0FA;
defparam \fpga_interface|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y41_N11
dffeas \fpga_interface|dig_six[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|dig_six [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|dig_six[5] .is_wysiwyg = "true";
defparam \fpga_interface|dig_six[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N28
fiftyfivenm_lcell_comb \fpga_interface|WideOr0~0 (
// Equation(s):
// \fpga_interface|WideOr0~0_combout  = (\fpga_interface|a [1] & (\fpga_interface|a [0] & \fpga_interface|a [2])) # (!\fpga_interface|a [1] & ((!\fpga_interface|a [2])))

	.dataa(\fpga_interface|a [1]),
	.datab(gnd),
	.datac(\fpga_interface|a [0]),
	.datad(\fpga_interface|a [2]),
	.cin(gnd),
	.combout(\fpga_interface|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|WideOr0~0 .lut_mask = 16'hA055;
defparam \fpga_interface|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y41_N29
dffeas \fpga_interface|dig_six[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|dig_six [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|dig_six[6] .is_wysiwyg = "true";
defparam \fpga_interface|dig_six[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N0
fiftyfivenm_lcell_comb \fpga_interface|led~0 (
// Equation(s):
// \fpga_interface|led~0_combout  = (\SW[0]~input_o ) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\fpga_interface|led~0_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|led~0 .lut_mask = 16'hFF0F;
defparam \fpga_interface|led~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N1
dffeas \fpga_interface|led[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|led~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|led [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|led[0] .is_wysiwyg = "true";
defparam \fpga_interface|led[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N30
fiftyfivenm_lcell_comb \u_one|carry_out~0 (
// Equation(s):
// \u_one|carry_out~0_combout  = (\fpga_interface|b [2] & ((\fpga_interface|a [2]) # (\u_one|u_three|fa_two|or_one~0_combout ))) # (!\fpga_interface|b [2] & (\fpga_interface|a [2] & \u_one|u_three|fa_two|or_one~0_combout ))

	.dataa(\fpga_interface|b [2]),
	.datab(\fpga_interface|a [2]),
	.datac(\u_one|u_three|fa_two|or_one~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_one|carry_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_one|carry_out~0 .lut_mask = 16'hE8E8;
defparam \u_one|carry_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N4
fiftyfivenm_lcell_comb \u_one|carry_out~1 (
// Equation(s):
// \u_one|carry_out~1_combout  = (\fpga_interface|op_code_out [0] & (((\u_one|carry_out~q )))) # (!\fpga_interface|op_code_out [0] & ((\fpga_interface|op_code_out [1] & (\u_one|carry_out~0_combout )) # (!\fpga_interface|op_code_out [1] & ((\u_one|carry_out~q 
// )))))

	.dataa(\u_one|carry_out~0_combout ),
	.datab(\fpga_interface|op_code_out [0]),
	.datac(\u_one|carry_out~q ),
	.datad(\fpga_interface|op_code_out [1]),
	.cin(gnd),
	.combout(\u_one|carry_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_one|carry_out~1 .lut_mask = 16'hE2F0;
defparam \u_one|carry_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N5
dffeas \u_one|carry_out (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u_one|carry_out~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_one|carry_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_one|carry_out .is_wysiwyg = "true";
defparam \u_one|carry_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N8
fiftyfivenm_lcell_comb \fpga_interface|led[1]~feeder (
// Equation(s):
// \fpga_interface|led[1]~feeder_combout  = \u_one|carry_out~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_one|carry_out~q ),
	.cin(gnd),
	.combout(\fpga_interface|led[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|led[1]~feeder .lut_mask = 16'hFF00;
defparam \fpga_interface|led[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y50_N9
dffeas \fpga_interface|led[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|led[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|led [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|led[1] .is_wysiwyg = "true";
defparam \fpga_interface|led[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N20
fiftyfivenm_lcell_comb \fpga_interface|led~1 (
// Equation(s):
// \fpga_interface|led~1_combout  = (\SW[2]~input_o ) # (!\KEY[0]~input_o )

	.dataa(\SW[2]~input_o ),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fpga_interface|led~1_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|led~1 .lut_mask = 16'hAFAF;
defparam \fpga_interface|led~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N21
dffeas \fpga_interface|led[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|led~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|led [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|led[2] .is_wysiwyg = "true";
defparam \fpga_interface|led[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N6
fiftyfivenm_lcell_comb \fpga_interface|led~2 (
// Equation(s):
// \fpga_interface|led~2_combout  = (\SW[3]~input_o ) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(\SW[3]~input_o ),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fpga_interface|led~2_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|led~2 .lut_mask = 16'hCFCF;
defparam \fpga_interface|led~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N7
dffeas \fpga_interface|led[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|led~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|led [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|led[3] .is_wysiwyg = "true";
defparam \fpga_interface|led[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N0
fiftyfivenm_lcell_comb \fpga_interface|led~3 (
// Equation(s):
// \fpga_interface|led~3_combout  = (\SW[4]~input_o ) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\fpga_interface|led~3_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|led~3 .lut_mask = 16'hFF0F;
defparam \fpga_interface|led~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N1
dffeas \fpga_interface|led[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|led~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|led [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|led[4] .is_wysiwyg = "true";
defparam \fpga_interface|led[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N2
fiftyfivenm_lcell_comb \fpga_interface|led~4 (
// Equation(s):
// \fpga_interface|led~4_combout  = (\SW[5]~input_o ) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fpga_interface|led~4_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|led~4 .lut_mask = 16'hF3F3;
defparam \fpga_interface|led~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N3
dffeas \fpga_interface|led[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|led~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|led [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|led[5] .is_wysiwyg = "true";
defparam \fpga_interface|led[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N28
fiftyfivenm_lcell_comb \fpga_interface|led~5 (
// Equation(s):
// \fpga_interface|led~5_combout  = (\SW[6]~input_o ) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\fpga_interface|led~5_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|led~5 .lut_mask = 16'hFF0F;
defparam \fpga_interface|led~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N29
dffeas \fpga_interface|led[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|led~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|led [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|led[6] .is_wysiwyg = "true";
defparam \fpga_interface|led[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N30
fiftyfivenm_lcell_comb \fpga_interface|led~6 (
// Equation(s):
// \fpga_interface|led~6_combout  = (\SW[7]~input_o ) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\fpga_interface|led~6_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|led~6 .lut_mask = 16'hFF0F;
defparam \fpga_interface|led~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N31
dffeas \fpga_interface|led[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|led~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|led [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|led[7] .is_wysiwyg = "true";
defparam \fpga_interface|led[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N16
fiftyfivenm_lcell_comb \fpga_interface|led~7 (
// Equation(s):
// \fpga_interface|led~7_combout  = (\SW[8]~input_o ) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\fpga_interface|led~7_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|led~7 .lut_mask = 16'hFF33;
defparam \fpga_interface|led~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N17
dffeas \fpga_interface|led[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|led~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|led [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|led[8] .is_wysiwyg = "true";
defparam \fpga_interface|led[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N10
fiftyfivenm_lcell_comb \fpga_interface|led~8 (
// Equation(s):
// \fpga_interface|led~8_combout  = (\SW[9]~input_o ) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\fpga_interface|led~8_combout ),
	.cout());
// synopsys translate_off
defparam \fpga_interface|led~8 .lut_mask = 16'hFF0F;
defparam \fpga_interface|led~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N11
dffeas \fpga_interface|led[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\fpga_interface|led~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fpga_interface|led [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fpga_interface|led[9] .is_wysiwyg = "true";
defparam \fpga_interface|led[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~GND~combout ),
	.par_en(vcc),
	.xe_ye(\~GND~combout ),
	.se(\~GND~combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX0[7] = \HEX0[7]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX1[7] = \HEX1[7]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX2[7] = \HEX2[7]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX3[7] = \HEX3[7]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX4[7] = \HEX4[7]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX5[7] = \HEX5[7]~output_o ;

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
