xpm_memory.sv,systemverilog,xpm,../../../../../Desktop/vitis2024.1/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../Desktop/vitis2024.1/Vivado/2024.1/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_8,../../../../wally_1.gen/sources_1/bd/design_2/ipshared/09bd/simulation/blk_mem_gen_v8_4.v,
design_2_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_blk_mem_gen_0_0/sim/design_2_blk_mem_gen_0_0.v,
design_2.v,verilog,xil_defaultlib,../../../bd/design_2/sim/design_2.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
