#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024fe5afa9b0 .scope module, "show_wave" "show_wave" 2 9;
 .timescale -9 -9;
L_0000024fe5bbf220 .functor BUFZ 1, L_0000024fe5b6bcb0, C4<0>, C4<0>, C4<0>;
v0000024fe5b67910_0 .var "CLR", 0 0;
v0000024fe5b68310_0 .var "DATA_IN", 7 0;
v0000024fe5b68090_0 .net "DATA_OUT", 7 0, L_0000024fe5b6f4f0;  1 drivers
v0000024fe5b68b30_0 .net "MISO", 0 0, L_0000024fe5bbf220;  1 drivers
v0000024fe5b68ef0_0 .net "MOSI", 0 0, L_0000024fe5b6bcb0;  1 drivers
v0000024fe5b68d10_0 .var "RE", 0 0;
v0000024fe5b68f90_0 .var "READ", 0 0;
v0000024fe5b69030_0 .net "R_EMPTY_STATE", 0 0, L_0000024fe5b6e5f0;  1 drivers
v0000024fe5b67b90_0 .net "R_FULL_STATE", 0 0, L_0000024fe5b6ecd0;  1 drivers
v0000024fe5b690d0_0 .net "S_EMPTY_STATE", 0 0, L_0000024fe5b6e050;  1 drivers
v0000024fe5b66970_0 .net "S_FULL_STATE", 0 0, L_0000024fe5b6ce30;  1 drivers
v0000024fe5b66a10_0 .var "TE", 0 0;
v0000024fe5b66dd0_0 .var "WRITE", 0 0;
v0000024fe5b68130_0 .net "clk_out", 0 0, L_0000024fe5b67690;  1 drivers
S_0000024fe5afed20 .scope module, "clk_gen_ins" "clk_gen" 2 25, 3 2 0, S_0000024fe5afa9b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "clk";
v0000024fe5af2000_0 .var "c", 7 0;
v0000024fe5af3220_0 .net "clk", 0 0, L_0000024fe5b67690;  alias, 1 drivers
L_0000024fe5b67690 .part v0000024fe5af2000_0, 0, 1;
S_0000024fe5a842d0 .scope module, "receiver_test" "receiver" 2 37, 4 94 0, S_0000024fe5afa9b0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLR";
    .port_info 1 /INPUT 1 "READ";
    .port_info 2 /INPUT 1 "RE";
    .port_info 3 /INPUT 1 "MISO";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /OUTPUT 8 "DATA";
    .port_info 6 /OUTPUT 1 "FULL_STATE";
    .port_info 7 /OUTPUT 1 "EMPTY_STATE";
v0000024fe5b2ce60_0 .net "CLK", 0 0, L_0000024fe5b67690;  alias, 1 drivers
v0000024fe5b2d400_0 .net "CLR", 0 0, v0000024fe5b67910_0;  1 drivers
v0000024fe5b2d540_0 .var "COUNT_RECEIVED", 3 0;
v0000024fe5b2d4a0_0 .net "DATA", 7 0, L_0000024fe5b6f4f0;  alias, 1 drivers
v0000024fe5b2c3c0_0 .net "EMPTY_STATE", 0 0, L_0000024fe5b6e5f0;  alias, 1 drivers
v0000024fe5b2c500_0 .net "FULL_STATE", 0 0, L_0000024fe5b6ecd0;  alias, 1 drivers
L_0000024fe5b6fab0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024fe5b2d680_0 .net "HIGH", 0 0, L_0000024fe5b6fab0;  1 drivers
L_0000024fe5b6fa68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024fe5b2c780_0 .net "LOW", 0 0, L_0000024fe5b6fa68;  1 drivers
v0000024fe5b2c640_0 .net "MISO", 0 0, L_0000024fe5bbf220;  alias, 1 drivers
v0000024fe5b2de00_0 .net "P_DATA_OUT", 7 0, L_0000024fe5b6f810;  1 drivers
v0000024fe5b2dd60_0 .net "RE", 0 0, v0000024fe5b68d10_0;  1 drivers
v0000024fe5b2d720_0 .net "READ", 0 0, v0000024fe5b68f90_0;  1 drivers
v0000024fe5b2d860_0 .var "SHIFT_CLK", 0 0;
L_0000024fe5b6fb40 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0000024fe5b2c5a0_0 .net/2u *"_ivl_12", 3 0, L_0000024fe5b6fb40;  1 drivers
v0000024fe5b2cf00_0 .net *"_ivl_14", 0 0, L_0000024fe5b6ec30;  1 drivers
v0000024fe5b2dea0_0 .net *"_ivl_18", 31 0, L_0000024fe5b6eeb0;  1 drivers
L_0000024fe5b6fb88 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024fe5b2c280_0 .net *"_ivl_21", 30 0, L_0000024fe5b6fb88;  1 drivers
L_0000024fe5b6fbd0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024fe5b2d5e0_0 .net/2u *"_ivl_22", 31 0, L_0000024fe5b6fbd0;  1 drivers
v0000024fe5b2c6e0_0 .net *"_ivl_24", 0 0, L_0000024fe5b6f450;  1 drivers
o0000024fe5b324b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000024fe5b2d7c0_0 name=_ivl_26
v0000024fe5b2df40_0 .var *"_ivl_34", 0 0; Local signal
L_0000024fe5b6faf8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000024fe5b2ca00_0 .net/2u *"_ivl_6", 3 0, L_0000024fe5b6faf8;  1 drivers
v0000024fe5b2cfa0_0 .net *"_ivl_8", 0 0, L_0000024fe5b6e2d0;  1 drivers
E_0000024fe5af7bd0 .event anyedge, v0000024fe5af3220_0;
E_0000024fe5af8650 .event anyedge, v0000024fe5b2d720_0, v0000024fe5af1f60_0, v0000024fe5af20a0_0;
L_0000024fe5b6e2d0 .cmp/eq 4, v0000024fe5b2d540_0, L_0000024fe5b6faf8;
L_0000024fe5b6e5f0 .functor MUXZ 1, L_0000024fe5b6fa68, L_0000024fe5b6fab0, L_0000024fe5b6e2d0, C4<>;
L_0000024fe5b6ec30 .cmp/eq 4, v0000024fe5b2d540_0, L_0000024fe5b6fb40;
L_0000024fe5b6ecd0 .functor MUXZ 1, L_0000024fe5b6fa68, L_0000024fe5b6fab0, L_0000024fe5b6ec30, C4<>;
L_0000024fe5b6eeb0 .concat [ 1 31 0 0], v0000024fe5b68f90_0, L_0000024fe5b6fb88;
L_0000024fe5b6f450 .cmp/eq 32, L_0000024fe5b6eeb0, L_0000024fe5b6fbd0;
L_0000024fe5b6f4f0 .functor MUXZ 8, o0000024fe5b324b8, L_0000024fe5b6f810, L_0000024fe5b6f450, C4<>;
S_0000024fe5a84460 .scope module, "receiver_shift_register" "SHIFT_REGISTER_8BIT" 4 113, 5 17 0, S_0000024fe5a842d0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 8 "P_DATA_OUT";
v0000024fe5b2c320_0 .net "CLK", 0 0, v0000024fe5b2d860_0;  1 drivers
v0000024fe5b2d220_0 .net "CLR", 0 0, v0000024fe5b67910_0;  alias, 1 drivers
o0000024fe5b320c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000024fe5b2d180_0 .net "P_DATA_IN", 7 0, o0000024fe5b320c8;  0 drivers
v0000024fe5b2c460_0 .net "P_DATA_OUT", 7 0, L_0000024fe5b6f810;  alias, 1 drivers
v0000024fe5b2d900_0 .net "SH_LD", 0 0, L_0000024fe5b6fab0;  alias, 1 drivers
v0000024fe5b2d2c0_0 .net "S_DATA_IN", 0 0, L_0000024fe5bbf220;  alias, 1 drivers
L_0000024fe5b6cbb0 .part o0000024fe5b320c8, 4, 4;
L_0000024fe5b6e410 .part o0000024fe5b320c8, 0, 4;
L_0000024fe5b6e910 .part L_0000024fe5b6f810, 4, 1;
L_0000024fe5b6f810 .concat8 [ 4 4 0 0], L_0000024fe5b6ef50, L_0000024fe5b6bb70;
S_0000024fe5a8ab50 .scope module, "shift_register_0" "SHIFT_REGISTER_4BIT" 5 26, 6 17 0, S_0000024fe5a84460;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0000024fe5bb8420 .functor NOT 1, L_0000024fe5b6fab0, C4<0>, C4<0>, C4<0>;
L_0000024fe5bb7f50 .functor NOT 1, v0000024fe5b67910_0, C4<0>, C4<0>, C4<0>;
L_0000024fe5bb7cb0 .functor AND 1, L_0000024fe5bb8420, L_0000024fe5b6c7f0, C4<1>, C4<1>;
L_0000024fe5bb7a10 .functor NOR 1, L_0000024fe5b6fab0, L_0000024fe5b6dc90, C4<0>, C4<0>;
L_0000024fe5bb8500 .functor AND 1, L_0000024fe5bb8420, L_0000024fe5b6d290, C4<1>, C4<1>;
L_0000024fe5bb7d90 .functor NOR 1, L_0000024fe5b6fab0, L_0000024fe5b6d3d0, C4<0>, C4<0>;
L_0000024fe5bb7e00 .functor AND 1, L_0000024fe5bb8420, L_0000024fe5b6bd50, C4<1>, C4<1>;
L_0000024fe5bb79a0 .functor NOR 1, L_0000024fe5b6fab0, L_0000024fe5b6dab0, C4<0>, C4<0>;
L_0000024fe5bb8260 .functor AND 1, L_0000024fe5bb8420, L_0000024fe5b6c4d0, C4<1>, C4<1>;
L_0000024fe5bb8180 .functor NOR 1, L_0000024fe5b6fab0, L_0000024fe5b6d510, C4<0>, C4<0>;
L_0000024fe5bb80a0 .functor AND 1, L_0000024fe5b6ca70, L_0000024fe5bb7f50, C4<1>, C4<1>;
L_0000024fe5bb8570 .functor OR 1, L_0000024fe5b6bdf0, v0000024fe5b67910_0, C4<0>, C4<0>;
L_0000024fe5bb8030 .functor AND 1, L_0000024fe5b6c6b0, L_0000024fe5bb7f50, C4<1>, C4<1>;
L_0000024fe5bb8810 .functor OR 1, L_0000024fe5b6d6f0, v0000024fe5b67910_0, C4<0>, C4<0>;
L_0000024fe5bb8650 .functor AND 1, L_0000024fe5b6bf30, L_0000024fe5bb7f50, C4<1>, C4<1>;
L_0000024fe5bb8880 .functor OR 1, L_0000024fe5b6d790, v0000024fe5b67910_0, C4<0>, C4<0>;
L_0000024fe5bb7b60 .functor AND 1, L_0000024fe5b6cb10, L_0000024fe5bb7f50, C4<1>, C4<1>;
L_0000024fe5bb86c0 .functor OR 1, L_0000024fe5b6c1b0, v0000024fe5b67910_0, C4<0>, C4<0>;
L_0000024fe5bb8730 .functor BUFZ 4, L_0000024fe5b6cbb0, C4<0000>, C4<0000>, C4<0000>;
v0000024fe5af1e20_0 .net "CLK", 0 0, v0000024fe5b2d860_0;  alias, 1 drivers
v0000024fe5af1f60_0 .net "CLR", 0 0, v0000024fe5b67910_0;  alias, 1 drivers
v0000024fe5ae61c0_0 .net "D_CLR", 3 0, L_0000024fe5b6c070;  1 drivers
v0000024fe5ae5220_0 .net "D_DATA", 3 0, L_0000024fe5bb8730;  1 drivers
v0000024fe5ae5720_0 .net "D_PRE", 3 0, L_0000024fe5b6c750;  1 drivers
v0000024fe5ad3b30_0 .net "P_DATA_IN", 3 0, L_0000024fe5b6cbb0;  1 drivers
v0000024fe5ac8ad0_0 .net "P_DATA_OUT", 3 0, L_0000024fe5b6bb70;  1 drivers
v0000024fe5b29ca0_0 .net "SH_LD", 0 0, L_0000024fe5b6fab0;  alias, 1 drivers
v0000024fe5b292a0_0 .net "S_CLR", 3 0, L_0000024fe5b6be90;  1 drivers
v0000024fe5b28ee0_0 .net "S_DATA_IN", 0 0, L_0000024fe5bbf220;  alias, 1 drivers
v0000024fe5b29a20_0 .net "S_PRE", 3 0, L_0000024fe5b6c930;  1 drivers
v0000024fe5b29480_0 .net *"_ivl_101", 0 0, L_0000024fe5bb8880;  1 drivers
v0000024fe5b28f80_0 .net *"_ivl_104", 0 0, L_0000024fe5b6d790;  1 drivers
v0000024fe5b293e0_0 .net *"_ivl_106", 0 0, L_0000024fe5bb7b60;  1 drivers
v0000024fe5b28120_0 .net *"_ivl_110", 0 0, L_0000024fe5b6cb10;  1 drivers
v0000024fe5b288a0_0 .net *"_ivl_112", 0 0, L_0000024fe5bb86c0;  1 drivers
v0000024fe5b28760_0 .net *"_ivl_116", 0 0, L_0000024fe5b6c1b0;  1 drivers
v0000024fe5b283a0_0 .net *"_ivl_34", 0 0, L_0000024fe5bb7cb0;  1 drivers
v0000024fe5b28800_0 .net *"_ivl_37", 0 0, L_0000024fe5b6c7f0;  1 drivers
v0000024fe5b29340_0 .net *"_ivl_39", 0 0, L_0000024fe5bb7a10;  1 drivers
v0000024fe5b29700_0 .net *"_ivl_42", 0 0, L_0000024fe5b6dc90;  1 drivers
v0000024fe5b28300_0 .net *"_ivl_44", 0 0, L_0000024fe5bb8500;  1 drivers
v0000024fe5b28440_0 .net *"_ivl_47", 0 0, L_0000024fe5b6d290;  1 drivers
v0000024fe5b28b20_0 .net *"_ivl_49", 0 0, L_0000024fe5bb7d90;  1 drivers
v0000024fe5b286c0_0 .net *"_ivl_52", 0 0, L_0000024fe5b6d3d0;  1 drivers
v0000024fe5b29c00_0 .net *"_ivl_54", 0 0, L_0000024fe5bb7e00;  1 drivers
v0000024fe5b28bc0_0 .net *"_ivl_57", 0 0, L_0000024fe5b6bd50;  1 drivers
v0000024fe5b298e0_0 .net *"_ivl_59", 0 0, L_0000024fe5bb79a0;  1 drivers
v0000024fe5b28e40_0 .net *"_ivl_62", 0 0, L_0000024fe5b6dab0;  1 drivers
v0000024fe5b29b60_0 .net *"_ivl_64", 0 0, L_0000024fe5bb8260;  1 drivers
v0000024fe5b297a0_0 .net *"_ivl_68", 0 0, L_0000024fe5b6c4d0;  1 drivers
v0000024fe5b284e0_0 .net *"_ivl_70", 0 0, L_0000024fe5bb8180;  1 drivers
v0000024fe5b29020_0 .net *"_ivl_74", 0 0, L_0000024fe5b6d510;  1 drivers
v0000024fe5b29d40_0 .net *"_ivl_76", 0 0, L_0000024fe5bb80a0;  1 drivers
v0000024fe5b29200_0 .net *"_ivl_79", 0 0, L_0000024fe5b6ca70;  1 drivers
v0000024fe5b28940_0 .net *"_ivl_81", 0 0, L_0000024fe5bb8570;  1 drivers
v0000024fe5b290c0_0 .net *"_ivl_84", 0 0, L_0000024fe5b6bdf0;  1 drivers
v0000024fe5b28260_0 .net *"_ivl_86", 0 0, L_0000024fe5bb8030;  1 drivers
v0000024fe5b29160_0 .net *"_ivl_89", 0 0, L_0000024fe5b6c6b0;  1 drivers
v0000024fe5b29520_0 .net *"_ivl_91", 0 0, L_0000024fe5bb8810;  1 drivers
v0000024fe5b28c60_0 .net *"_ivl_94", 0 0, L_0000024fe5b6d6f0;  1 drivers
v0000024fe5b295c0_0 .net *"_ivl_96", 0 0, L_0000024fe5bb8650;  1 drivers
v0000024fe5b281c0_0 .net *"_ivl_99", 0 0, L_0000024fe5b6bf30;  1 drivers
v0000024fe5b29660_0 .net "notCLR", 0 0, L_0000024fe5bb7f50;  1 drivers
v0000024fe5b29840_0 .net "notSH_LD", 0 0, L_0000024fe5bb8420;  1 drivers
L_0000024fe5b6d470 .part L_0000024fe5b6c070, 0, 1;
L_0000024fe5b6bad0 .part L_0000024fe5b6c750, 0, 1;
L_0000024fe5b6c890 .part L_0000024fe5b6bb70, 3, 1;
L_0000024fe5b6c570 .part L_0000024fe5b6c070, 1, 1;
L_0000024fe5b6da10 .part L_0000024fe5b6c750, 1, 1;
L_0000024fe5b6d650 .part L_0000024fe5b6bb70, 2, 1;
L_0000024fe5b6cc50 .part L_0000024fe5b6c070, 2, 1;
L_0000024fe5b6ced0 .part L_0000024fe5b6c750, 2, 1;
L_0000024fe5b6bb70 .concat8 [ 1 1 1 1], v0000024fe5af1d80_0, v0000024fe5af3860_0, v0000024fe5af37c0_0, v0000024fe5af2140_0;
L_0000024fe5b6d1f0 .part L_0000024fe5b6bb70, 1, 1;
L_0000024fe5b6c430 .part L_0000024fe5b6c070, 3, 1;
L_0000024fe5b6c2f0 .part L_0000024fe5b6c750, 3, 1;
L_0000024fe5b6c7f0 .part L_0000024fe5bb8730, 3, 1;
L_0000024fe5b6dc90 .part L_0000024fe5bb8730, 3, 1;
L_0000024fe5b6d290 .part L_0000024fe5bb8730, 2, 1;
L_0000024fe5b6d3d0 .part L_0000024fe5bb8730, 2, 1;
L_0000024fe5b6bd50 .part L_0000024fe5bb8730, 1, 1;
L_0000024fe5b6dab0 .part L_0000024fe5bb8730, 1, 1;
L_0000024fe5b6c930 .concat8 [ 1 1 1 1], L_0000024fe5bb7cb0, L_0000024fe5bb8500, L_0000024fe5bb7e00, L_0000024fe5bb8260;
L_0000024fe5b6c4d0 .part L_0000024fe5bb8730, 0, 1;
L_0000024fe5b6be90 .concat8 [ 1 1 1 1], L_0000024fe5bb7a10, L_0000024fe5bb7d90, L_0000024fe5bb79a0, L_0000024fe5bb8180;
L_0000024fe5b6d510 .part L_0000024fe5bb8730, 0, 1;
L_0000024fe5b6ca70 .part L_0000024fe5b6c930, 0, 1;
L_0000024fe5b6bdf0 .part L_0000024fe5b6be90, 0, 1;
L_0000024fe5b6c6b0 .part L_0000024fe5b6c930, 1, 1;
L_0000024fe5b6d6f0 .part L_0000024fe5b6be90, 1, 1;
L_0000024fe5b6bf30 .part L_0000024fe5b6c930, 2, 1;
L_0000024fe5b6d790 .part L_0000024fe5b6be90, 2, 1;
L_0000024fe5b6c750 .concat8 [ 1 1 1 1], L_0000024fe5bb80a0, L_0000024fe5bb8030, L_0000024fe5bb8650, L_0000024fe5bb7b60;
L_0000024fe5b6cb10 .part L_0000024fe5b6c930, 3, 1;
L_0000024fe5b6c070 .concat8 [ 1 1 1 1], L_0000024fe5bb8570, L_0000024fe5bb8810, L_0000024fe5bb8880, L_0000024fe5bb86c0;
L_0000024fe5b6c1b0 .part L_0000024fe5b6be90, 3, 1;
S_0000024fe5a8ace0 .scope module, "dff0" "d_ff" 6 34, 7 9 0, S_0000024fe5a8ab50;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0000024fe5af20a0_0 .net "CLK", 0 0, v0000024fe5b2d860_0;  alias, 1 drivers
v0000024fe5af2780_0 .net "CLR", 0 0, L_0000024fe5b6d470;  1 drivers
v0000024fe5af1a60_0 .net "DATA", 0 0, L_0000024fe5bbf220;  alias, 1 drivers
v0000024fe5af2820_0 .net "PRE", 0 0, L_0000024fe5b6bad0;  1 drivers
v0000024fe5af2140_0 .var "Q", 0 0;
E_0000024fe5af8710 .event anyedge, v0000024fe5af2820_0, v0000024fe5af2780_0, v0000024fe5af20a0_0;
S_0000024fe5a90b60 .scope module, "dff1" "d_ff" 6 35, 7 9 0, S_0000024fe5a8ab50;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0000024fe5af2fa0_0 .net "CLK", 0 0, v0000024fe5b2d860_0;  alias, 1 drivers
v0000024fe5af23c0_0 .net "CLR", 0 0, L_0000024fe5b6c570;  1 drivers
v0000024fe5af28c0_0 .net "DATA", 0 0, L_0000024fe5b6c890;  1 drivers
v0000024fe5af3360_0 .net "PRE", 0 0, L_0000024fe5b6da10;  1 drivers
v0000024fe5af37c0_0 .var "Q", 0 0;
E_0000024fe5af8190 .event anyedge, v0000024fe5af3360_0, v0000024fe5af23c0_0, v0000024fe5af20a0_0;
S_0000024fe5a90cf0 .scope module, "dff2" "d_ff" 6 36, 7 9 0, S_0000024fe5a8ab50;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0000024fe5af32c0_0 .net "CLK", 0 0, v0000024fe5b2d860_0;  alias, 1 drivers
v0000024fe5af3400_0 .net "CLR", 0 0, L_0000024fe5b6cc50;  1 drivers
v0000024fe5af3720_0 .net "DATA", 0 0, L_0000024fe5b6d650;  1 drivers
v0000024fe5af1b00_0 .net "PRE", 0 0, L_0000024fe5b6ced0;  1 drivers
v0000024fe5af3860_0 .var "Q", 0 0;
E_0000024fe5af8750 .event anyedge, v0000024fe5af1b00_0, v0000024fe5af3400_0, v0000024fe5af20a0_0;
S_0000024fe5a81b90 .scope module, "dff3" "d_ff" 6 37, 7 9 0, S_0000024fe5a8ab50;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0000024fe5af1ba0_0 .net "CLK", 0 0, v0000024fe5b2d860_0;  alias, 1 drivers
v0000024fe5af19c0_0 .net "CLR", 0 0, L_0000024fe5b6c430;  1 drivers
v0000024fe5af1ec0_0 .net "DATA", 0 0, L_0000024fe5b6d1f0;  1 drivers
v0000024fe5af1c40_0 .net "PRE", 0 0, L_0000024fe5b6c2f0;  1 drivers
v0000024fe5af1d80_0 .var "Q", 0 0;
E_0000024fe5af7b50 .event anyedge, v0000024fe5af1c40_0, v0000024fe5af19c0_0, v0000024fe5af20a0_0;
S_0000024fe5a2d940 .scope module, "shift_register_1" "SHIFT_REGISTER_4BIT" 5 34, 6 17 0, S_0000024fe5a84460;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0000024fe5bb81f0 .functor NOT 1, L_0000024fe5b6fab0, C4<0>, C4<0>, C4<0>;
L_0000024fe5bb7af0 .functor NOT 1, v0000024fe5b67910_0, C4<0>, C4<0>, C4<0>;
L_0000024fe5bb87a0 .functor AND 1, L_0000024fe5bb81f0, L_0000024fe5b6ee10, C4<1>, C4<1>;
L_0000024fe5bb7a80 .functor NOR 1, L_0000024fe5b6fab0, L_0000024fe5b6e7d0, C4<0>, C4<0>;
L_0000024fe5bb85e0 .functor AND 1, L_0000024fe5bb81f0, L_0000024fe5b6f270, C4<1>, C4<1>;
L_0000024fe5bb8490 .functor NOR 1, L_0000024fe5b6fab0, L_0000024fe5b6eaf0, C4<0>, C4<0>;
L_0000024fe5bb7bd0 .functor AND 1, L_0000024fe5bb81f0, L_0000024fe5b6ea50, C4<1>, C4<1>;
L_0000024fe5bb7c40 .functor NOR 1, L_0000024fe5b6fab0, L_0000024fe5b6e690, C4<0>, C4<0>;
L_0000024fe5bb7d20 .functor AND 1, L_0000024fe5bb81f0, L_0000024fe5b6eb90, C4<1>, C4<1>;
L_0000024fe5bb7e70 .functor NOR 1, L_0000024fe5b6fab0, L_0000024fe5b6e230, C4<0>, C4<0>;
L_0000024fe5bb7ee0 .functor AND 1, L_0000024fe5b6f090, L_0000024fe5bb7af0, C4<1>, C4<1>;
L_0000024fe5bb7fc0 .functor OR 1, L_0000024fe5b6f3b0, v0000024fe5b67910_0, C4<0>, C4<0>;
L_0000024fe5bb82d0 .functor AND 1, L_0000024fe5b6f130, L_0000024fe5bb7af0, C4<1>, C4<1>;
L_0000024fe5bb8110 .functor OR 1, L_0000024fe5b6f6d0, v0000024fe5b67910_0, C4<0>, C4<0>;
L_0000024fe5bb8340 .functor AND 1, L_0000024fe5b6e550, L_0000024fe5bb7af0, C4<1>, C4<1>;
L_0000024fe5bb83b0 .functor OR 1, L_0000024fe5b6f1d0, v0000024fe5b67910_0, C4<0>, C4<0>;
L_0000024fe5b6b230 .functor AND 1, L_0000024fe5b6f590, L_0000024fe5bb7af0, C4<1>, C4<1>;
L_0000024fe5bbf1b0 .functor OR 1, L_0000024fe5b6f770, v0000024fe5b67910_0, C4<0>, C4<0>;
L_0000024fe5bbf530 .functor BUFZ 4, L_0000024fe5b6e410, C4<0000>, C4<0000>, C4<0000>;
v0000024fe5b2bdf0_0 .net "CLK", 0 0, v0000024fe5b2d860_0;  alias, 1 drivers
v0000024fe5b2a8b0_0 .net "CLR", 0 0, v0000024fe5b67910_0;  alias, 1 drivers
v0000024fe5b2b710_0 .net "D_CLR", 3 0, L_0000024fe5b6e870;  1 drivers
v0000024fe5b2ae50_0 .net "D_DATA", 3 0, L_0000024fe5bbf530;  1 drivers
v0000024fe5b2b170_0 .net "D_PRE", 3 0, L_0000024fe5b6e370;  1 drivers
v0000024fe5b2a270_0 .net "P_DATA_IN", 3 0, L_0000024fe5b6e410;  1 drivers
v0000024fe5b2b7b0_0 .net "P_DATA_OUT", 3 0, L_0000024fe5b6ef50;  1 drivers
v0000024fe5b2ab30_0 .net "SH_LD", 0 0, L_0000024fe5b6fab0;  alias, 1 drivers
v0000024fe5b2a310_0 .net "S_CLR", 3 0, L_0000024fe5b6ed70;  1 drivers
v0000024fe5b2a770_0 .net "S_DATA_IN", 0 0, L_0000024fe5b6e910;  1 drivers
v0000024fe5b2a450_0 .net "S_PRE", 3 0, L_0000024fe5b6e730;  1 drivers
v0000024fe5b2a810_0 .net *"_ivl_101", 0 0, L_0000024fe5bb83b0;  1 drivers
v0000024fe5b2a9f0_0 .net *"_ivl_104", 0 0, L_0000024fe5b6f1d0;  1 drivers
v0000024fe5b2aa90_0 .net *"_ivl_106", 0 0, L_0000024fe5b6b230;  1 drivers
v0000024fe5b2b670_0 .net *"_ivl_110", 0 0, L_0000024fe5b6f590;  1 drivers
v0000024fe5b2abd0_0 .net *"_ivl_112", 0 0, L_0000024fe5bbf1b0;  1 drivers
v0000024fe5b2ad10_0 .net *"_ivl_116", 0 0, L_0000024fe5b6f770;  1 drivers
v0000024fe5b2b530_0 .net *"_ivl_34", 0 0, L_0000024fe5bb87a0;  1 drivers
v0000024fe5b2b2b0_0 .net *"_ivl_37", 0 0, L_0000024fe5b6ee10;  1 drivers
v0000024fe5b2a590_0 .net *"_ivl_39", 0 0, L_0000024fe5bb7a80;  1 drivers
v0000024fe5b2aef0_0 .net *"_ivl_42", 0 0, L_0000024fe5b6e7d0;  1 drivers
v0000024fe5b2af90_0 .net *"_ivl_44", 0 0, L_0000024fe5bb85e0;  1 drivers
v0000024fe5b2ba30_0 .net *"_ivl_47", 0 0, L_0000024fe5b6f270;  1 drivers
v0000024fe5b2b850_0 .net *"_ivl_49", 0 0, L_0000024fe5bb8490;  1 drivers
v0000024fe5b2a4f0_0 .net *"_ivl_52", 0 0, L_0000024fe5b6eaf0;  1 drivers
v0000024fe5b2a630_0 .net *"_ivl_54", 0 0, L_0000024fe5bb7bd0;  1 drivers
v0000024fe5b2b5d0_0 .net *"_ivl_57", 0 0, L_0000024fe5b6ea50;  1 drivers
v0000024fe5b2b8f0_0 .net *"_ivl_59", 0 0, L_0000024fe5bb7c40;  1 drivers
v0000024fe5b2b990_0 .net *"_ivl_62", 0 0, L_0000024fe5b6e690;  1 drivers
v0000024fe5b2bcb0_0 .net *"_ivl_64", 0 0, L_0000024fe5bb7d20;  1 drivers
v0000024fe5b2bad0_0 .net *"_ivl_68", 0 0, L_0000024fe5b6eb90;  1 drivers
v0000024fe5b2b030_0 .net *"_ivl_70", 0 0, L_0000024fe5bb7e70;  1 drivers
v0000024fe5b2b0d0_0 .net *"_ivl_74", 0 0, L_0000024fe5b6e230;  1 drivers
v0000024fe5b2bb70_0 .net *"_ivl_76", 0 0, L_0000024fe5bb7ee0;  1 drivers
v0000024fe5b2b210_0 .net *"_ivl_79", 0 0, L_0000024fe5b6f090;  1 drivers
v0000024fe5b2be90_0 .net *"_ivl_81", 0 0, L_0000024fe5bb7fc0;  1 drivers
v0000024fe5b2b350_0 .net *"_ivl_84", 0 0, L_0000024fe5b6f3b0;  1 drivers
v0000024fe5b2b3f0_0 .net *"_ivl_86", 0 0, L_0000024fe5bb82d0;  1 drivers
v0000024fe5b2bd50_0 .net *"_ivl_89", 0 0, L_0000024fe5b6f130;  1 drivers
v0000024fe5b2bc10_0 .net *"_ivl_91", 0 0, L_0000024fe5bb8110;  1 drivers
v0000024fe5b2a6d0_0 .net *"_ivl_94", 0 0, L_0000024fe5b6f6d0;  1 drivers
v0000024fe5b2a130_0 .net *"_ivl_96", 0 0, L_0000024fe5bb8340;  1 drivers
v0000024fe5b2c1e0_0 .net *"_ivl_99", 0 0, L_0000024fe5b6e550;  1 drivers
v0000024fe5b2c0a0_0 .net "notCLR", 0 0, L_0000024fe5bb7af0;  1 drivers
v0000024fe5b2d360_0 .net "notSH_LD", 0 0, L_0000024fe5bb81f0;  1 drivers
L_0000024fe5b6ccf0 .part L_0000024fe5b6e870, 0, 1;
L_0000024fe5b6d970 .part L_0000024fe5b6e370, 0, 1;
L_0000024fe5b6cd90 .part L_0000024fe5b6ef50, 3, 1;
L_0000024fe5b6db50 .part L_0000024fe5b6e870, 1, 1;
L_0000024fe5b6dd30 .part L_0000024fe5b6e370, 1, 1;
L_0000024fe5b6c250 .part L_0000024fe5b6ef50, 2, 1;
L_0000024fe5b6f630 .part L_0000024fe5b6e870, 2, 1;
L_0000024fe5b6e9b0 .part L_0000024fe5b6e370, 2, 1;
L_0000024fe5b6ef50 .concat8 [ 1 1 1 1], v0000024fe5b2a1d0_0, v0000024fe5b2a950_0, v0000024fe5b28a80_0, v0000024fe5b29de0_0;
L_0000024fe5b6eff0 .part L_0000024fe5b6ef50, 1, 1;
L_0000024fe5b6f310 .part L_0000024fe5b6e870, 3, 1;
L_0000024fe5b6e4b0 .part L_0000024fe5b6e370, 3, 1;
L_0000024fe5b6ee10 .part L_0000024fe5bbf530, 3, 1;
L_0000024fe5b6e7d0 .part L_0000024fe5bbf530, 3, 1;
L_0000024fe5b6f270 .part L_0000024fe5bbf530, 2, 1;
L_0000024fe5b6eaf0 .part L_0000024fe5bbf530, 2, 1;
L_0000024fe5b6ea50 .part L_0000024fe5bbf530, 1, 1;
L_0000024fe5b6e690 .part L_0000024fe5bbf530, 1, 1;
L_0000024fe5b6e730 .concat8 [ 1 1 1 1], L_0000024fe5bb87a0, L_0000024fe5bb85e0, L_0000024fe5bb7bd0, L_0000024fe5bb7d20;
L_0000024fe5b6eb90 .part L_0000024fe5bbf530, 0, 1;
L_0000024fe5b6ed70 .concat8 [ 1 1 1 1], L_0000024fe5bb7a80, L_0000024fe5bb8490, L_0000024fe5bb7c40, L_0000024fe5bb7e70;
L_0000024fe5b6e230 .part L_0000024fe5bbf530, 0, 1;
L_0000024fe5b6f090 .part L_0000024fe5b6e730, 0, 1;
L_0000024fe5b6f3b0 .part L_0000024fe5b6ed70, 0, 1;
L_0000024fe5b6f130 .part L_0000024fe5b6e730, 1, 1;
L_0000024fe5b6f6d0 .part L_0000024fe5b6ed70, 1, 1;
L_0000024fe5b6e550 .part L_0000024fe5b6e730, 2, 1;
L_0000024fe5b6f1d0 .part L_0000024fe5b6ed70, 2, 1;
L_0000024fe5b6e370 .concat8 [ 1 1 1 1], L_0000024fe5bb7ee0, L_0000024fe5bb82d0, L_0000024fe5bb8340, L_0000024fe5b6b230;
L_0000024fe5b6f590 .part L_0000024fe5b6e730, 3, 1;
L_0000024fe5b6e870 .concat8 [ 1 1 1 1], L_0000024fe5bb7fc0, L_0000024fe5bb8110, L_0000024fe5bb83b0, L_0000024fe5bbf1b0;
L_0000024fe5b6f770 .part L_0000024fe5b6ed70, 3, 1;
S_0000024fe5a2dad0 .scope module, "dff0" "d_ff" 6 34, 7 9 0, S_0000024fe5a2d940;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0000024fe5b28080_0 .net "CLK", 0 0, v0000024fe5b2d860_0;  alias, 1 drivers
v0000024fe5b29980_0 .net "CLR", 0 0, L_0000024fe5b6ccf0;  1 drivers
v0000024fe5b28580_0 .net "DATA", 0 0, L_0000024fe5b6e910;  alias, 1 drivers
v0000024fe5b29ac0_0 .net "PRE", 0 0, L_0000024fe5b6d970;  1 drivers
v0000024fe5b29de0_0 .var "Q", 0 0;
E_0000024fe5af8250 .event anyedge, v0000024fe5b29ac0_0, v0000024fe5b29980_0, v0000024fe5af20a0_0;
S_0000024fe5a42de0 .scope module, "dff1" "d_ff" 6 35, 7 9 0, S_0000024fe5a2d940;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0000024fe5b28d00_0 .net "CLK", 0 0, v0000024fe5b2d860_0;  alias, 1 drivers
v0000024fe5b29e80_0 .net "CLR", 0 0, L_0000024fe5b6db50;  1 drivers
v0000024fe5b289e0_0 .net "DATA", 0 0, L_0000024fe5b6cd90;  1 drivers
v0000024fe5b29f20_0 .net "PRE", 0 0, L_0000024fe5b6dd30;  1 drivers
v0000024fe5b28a80_0 .var "Q", 0 0;
E_0000024fe5af7e10 .event anyedge, v0000024fe5b29f20_0, v0000024fe5b29e80_0, v0000024fe5af20a0_0;
S_0000024fe5a42f70 .scope module, "dff2" "d_ff" 6 36, 7 9 0, S_0000024fe5a2d940;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0000024fe5b28da0_0 .net "CLK", 0 0, v0000024fe5b2d860_0;  alias, 1 drivers
v0000024fe5b28620_0 .net "CLR", 0 0, L_0000024fe5b6f630;  1 drivers
v0000024fe5b2bf30_0 .net "DATA", 0 0, L_0000024fe5b6c250;  1 drivers
v0000024fe5b2a3b0_0 .net "PRE", 0 0, L_0000024fe5b6e9b0;  1 drivers
v0000024fe5b2a950_0 .var "Q", 0 0;
E_0000024fe5af8050 .event anyedge, v0000024fe5b2a3b0_0, v0000024fe5b28620_0, v0000024fe5af20a0_0;
S_0000024fe5b610a0 .scope module, "dff3" "d_ff" 6 37, 7 9 0, S_0000024fe5a2d940;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0000024fe5b2adb0_0 .net "CLK", 0 0, v0000024fe5b2d860_0;  alias, 1 drivers
v0000024fe5b2b490_0 .net "CLR", 0 0, L_0000024fe5b6f310;  1 drivers
v0000024fe5b2a090_0 .net "DATA", 0 0, L_0000024fe5b6eff0;  1 drivers
v0000024fe5b2ac70_0 .net "PRE", 0 0, L_0000024fe5b6e4b0;  1 drivers
v0000024fe5b2a1d0_0 .var "Q", 0 0;
E_0000024fe5af7c90 .event anyedge, v0000024fe5b2ac70_0, v0000024fe5b2b490_0, v0000024fe5af20a0_0;
S_0000024fe5b61440 .scope module, "sender_test" "sender" 2 27, 4 25 0, S_0000024fe5afa9b0;
 .timescale -10 -10;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 1 "WRITE";
    .port_info 3 /INPUT 1 "TE";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /OUTPUT 1 "MOSI";
    .port_info 6 /OUTPUT 1 "FULL_STATE";
    .port_info 7 /OUTPUT 1 "EMPTY_STATE";
L_0000024fe5b6b070 .functor NOT 1, v0000024fe5b66dd0_0, C4<0>, C4<0>, C4<0>;
L_0000024fe5b6f990 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000024fe5b6b0e0 .functor XNOR 1, v0000024fe5b66a10_0, L_0000024fe5b6f990, C4<0>, C4<0>;
v0000024fe5b66ab0_0 .net "CLK", 0 0, L_0000024fe5b67690;  alias, 1 drivers
v0000024fe5b66b50_0 .net "CLR", 0 0, v0000024fe5b67910_0;  alias, 1 drivers
v0000024fe5b68bd0_0 .var "COUNT_SENT", 3 0;
v0000024fe5b66bf0_0 .net "DATA", 7 0, v0000024fe5b68310_0;  1 drivers
v0000024fe5b68770_0 .net "EMPTY_STATE", 0 0, L_0000024fe5b6e050;  alias, 1 drivers
v0000024fe5b67cd0_0 .net "FULL_STATE", 0 0, L_0000024fe5b6ce30;  alias, 1 drivers
v0000024fe5b677d0_0 .net "HIGH", 0 0, L_0000024fe5b6f990;  1 drivers
L_0000024fe5b6f948 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024fe5b68950_0 .net "LOW", 0 0, L_0000024fe5b6f948;  1 drivers
v0000024fe5b688b0_0 .net "MOSI", 0 0, L_0000024fe5b6bcb0;  alias, 1 drivers
v0000024fe5b67af0_0 .net "P_DATA_OUT", 7 0, L_0000024fe5b6d010;  1 drivers
v0000024fe5b68c70_0 .var "SHIFT_CLK", 0 0;
v0000024fe5b68db0_0 .net "TE", 0 0, v0000024fe5b66a10_0;  1 drivers
v0000024fe5b68810_0 .net "WRITE", 0 0, v0000024fe5b66dd0_0;  1 drivers
L_0000024fe5b6f9d8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0000024fe5b66d30_0 .net/2u *"_ivl_12", 3 0, L_0000024fe5b6f9d8;  1 drivers
v0000024fe5b68270_0 .net *"_ivl_14", 0 0, L_0000024fe5b6c390;  1 drivers
L_0000024fe5b6fa20 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000024fe5b67370_0 .net/2u *"_ivl_18", 3 0, L_0000024fe5b6fa20;  1 drivers
v0000024fe5b67410_0 .net *"_ivl_20", 0 0, L_0000024fe5b6c9d0;  1 drivers
v0000024fe5b68a90_0 .var *"_ivl_28", 0 0; Local signal
v0000024fe5b675f0_0 .net *"_ivl_6", 0 0, L_0000024fe5b6b0e0;  1 drivers
v0000024fe5b67eb0_0 .net *"_ivl_9", 0 0, L_0000024fe5b6b990;  1 drivers
E_0000024fe5af8810 .event anyedge, v0000024fe5b68810_0, v0000024fe5af1f60_0, v0000024fe5b2cdc0_0;
L_0000024fe5b6b990 .part L_0000024fe5b6d010, 0, 1;
L_0000024fe5b6bcb0 .functor MUXZ 1, L_0000024fe5b6f948, L_0000024fe5b6b990, L_0000024fe5b6b0e0, C4<>;
L_0000024fe5b6c390 .cmp/eq 4, v0000024fe5b68bd0_0, L_0000024fe5b6f9d8;
L_0000024fe5b6e050 .functor MUXZ 1, L_0000024fe5b6f948, L_0000024fe5b6f990, L_0000024fe5b6c390, C4<>;
L_0000024fe5b6c9d0 .cmp/eq 4, v0000024fe5b68bd0_0, L_0000024fe5b6fa20;
L_0000024fe5b6ce30 .functor MUXZ 1, L_0000024fe5b6f948, L_0000024fe5b6f990, L_0000024fe5b6c9d0, C4<>;
S_0000024fe5b615d0 .scope module, "sender_shift_register" "SHIFT_REGISTER_8BIT" 4 44, 5 17 0, S_0000024fe5b61440;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 8 "P_DATA_OUT";
v0000024fe5b67f50_0 .net "CLK", 0 0, v0000024fe5b68c70_0;  1 drivers
v0000024fe5b67ff0_0 .net "CLR", 0 0, v0000024fe5b67910_0;  alias, 1 drivers
v0000024fe5b66c90_0 .net "P_DATA_IN", 7 0, v0000024fe5b68310_0;  alias, 1 drivers
v0000024fe5b679b0_0 .net "P_DATA_OUT", 7 0, L_0000024fe5b6d010;  alias, 1 drivers
v0000024fe5b68450_0 .net "SH_LD", 0 0, L_0000024fe5b6b070;  1 drivers
v0000024fe5b684f0_0 .net "S_DATA_IN", 0 0, L_0000024fe5b6f948;  alias, 1 drivers
L_0000024fe5b69350 .part v0000024fe5b68310_0, 4, 4;
L_0000024fe5b6d330 .part v0000024fe5b68310_0, 0, 4;
L_0000024fe5b6d150 .part L_0000024fe5b6d010, 4, 1;
L_0000024fe5b6d010 .concat8 [ 4 4 0 0], L_0000024fe5b69670, L_0000024fe5b67190;
S_0000024fe5b61760 .scope module, "shift_register_0" "SHIFT_REGISTER_4BIT" 5 26, 6 17 0, S_0000024fe5b615d0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0000024fe5ae9470 .functor NOT 1, L_0000024fe5b6b070, C4<0>, C4<0>, C4<0>;
L_0000024fe5ae95c0 .functor NOT 1, v0000024fe5b67910_0, C4<0>, C4<0>, C4<0>;
L_0000024fe5ae8e50 .functor AND 1, L_0000024fe5ae9470, L_0000024fe5b6a570, C4<1>, C4<1>;
L_0000024fe5ae8d70 .functor NOR 1, L_0000024fe5b6b070, L_0000024fe5b69f30, C4<0>, C4<0>;
L_0000024fe5ae9780 .functor AND 1, L_0000024fe5ae9470, L_0000024fe5b692b0, C4<1>, C4<1>;
L_0000024fe5acbfe0 .functor NOR 1, L_0000024fe5b6b070, L_0000024fe5b6a1b0, C4<0>, C4<0>;
L_0000024fe5b6a9e0 .functor AND 1, L_0000024fe5ae9470, L_0000024fe5b6a2f0, C4<1>, C4<1>;
L_0000024fe5b6af90 .functor NOR 1, L_0000024fe5b6b070, L_0000024fe5b69d50, C4<0>, C4<0>;
L_0000024fe5b6b690 .functor AND 1, L_0000024fe5ae9470, L_0000024fe5b69a30, C4<1>, C4<1>;
L_0000024fe5b6b5b0 .functor NOR 1, L_0000024fe5b6b070, L_0000024fe5b69cb0, C4<0>, C4<0>;
L_0000024fe5b6b310 .functor AND 1, L_0000024fe5b697b0, L_0000024fe5ae95c0, C4<1>, C4<1>;
L_0000024fe5b6ac80 .functor OR 1, L_0000024fe5b6a390, v0000024fe5b67910_0, C4<0>, C4<0>;
L_0000024fe5b6aba0 .functor AND 1, L_0000024fe5b69530, L_0000024fe5ae95c0, C4<1>, C4<1>;
L_0000024fe5b6b000 .functor OR 1, L_0000024fe5b69490, v0000024fe5b67910_0, C4<0>, C4<0>;
L_0000024fe5b6ad60 .functor AND 1, L_0000024fe5b6a610, L_0000024fe5ae95c0, C4<1>, C4<1>;
L_0000024fe5b6b2a0 .functor OR 1, L_0000024fe5b69210, v0000024fe5b67910_0, C4<0>, C4<0>;
L_0000024fe5b6b3f0 .functor AND 1, L_0000024fe5b69ad0, L_0000024fe5ae95c0, C4<1>, C4<1>;
L_0000024fe5b6b4d0 .functor OR 1, L_0000024fe5b69df0, v0000024fe5b67910_0, C4<0>, C4<0>;
L_0000024fe5b6b7e0 .functor BUFZ 4, L_0000024fe5b69350, C4<0000>, C4<0000>, C4<0000>;
v0000024fe5b64800_0 .net "CLK", 0 0, v0000024fe5b68c70_0;  alias, 1 drivers
v0000024fe5b63e00_0 .net "CLR", 0 0, v0000024fe5b67910_0;  alias, 1 drivers
v0000024fe5b64080_0 .net "D_CLR", 3 0, L_0000024fe5b693f0;  1 drivers
v0000024fe5b62960_0 .net "D_DATA", 3 0, L_0000024fe5b6b7e0;  1 drivers
v0000024fe5b650c0_0 .net "D_PRE", 3 0, L_0000024fe5b69b70;  1 drivers
v0000024fe5b64760_0 .net "P_DATA_IN", 3 0, L_0000024fe5b69350;  1 drivers
v0000024fe5b632c0_0 .net "P_DATA_OUT", 3 0, L_0000024fe5b67190;  1 drivers
v0000024fe5b63fe0_0 .net "SH_LD", 0 0, L_0000024fe5b6b070;  alias, 1 drivers
v0000024fe5b63360_0 .net "S_CLR", 3 0, L_0000024fe5b69fd0;  1 drivers
v0000024fe5b63cc0_0 .net "S_DATA_IN", 0 0, L_0000024fe5b6f948;  alias, 1 drivers
v0000024fe5b63680_0 .net "S_PRE", 3 0, L_0000024fe5b69170;  1 drivers
v0000024fe5b64580_0 .net *"_ivl_101", 0 0, L_0000024fe5b6b2a0;  1 drivers
v0000024fe5b635e0_0 .net *"_ivl_104", 0 0, L_0000024fe5b69210;  1 drivers
v0000024fe5b648a0_0 .net *"_ivl_106", 0 0, L_0000024fe5b6b3f0;  1 drivers
v0000024fe5b63220_0 .net *"_ivl_110", 0 0, L_0000024fe5b69ad0;  1 drivers
v0000024fe5b64c60_0 .net *"_ivl_112", 0 0, L_0000024fe5b6b4d0;  1 drivers
v0000024fe5b641c0_0 .net *"_ivl_116", 0 0, L_0000024fe5b69df0;  1 drivers
v0000024fe5b62a00_0 .net *"_ivl_34", 0 0, L_0000024fe5ae8e50;  1 drivers
v0000024fe5b637c0_0 .net *"_ivl_37", 0 0, L_0000024fe5b6a570;  1 drivers
v0000024fe5b64260_0 .net *"_ivl_39", 0 0, L_0000024fe5ae8d70;  1 drivers
v0000024fe5b644e0_0 .net *"_ivl_42", 0 0, L_0000024fe5b69f30;  1 drivers
v0000024fe5b62fa0_0 .net *"_ivl_44", 0 0, L_0000024fe5ae9780;  1 drivers
v0000024fe5b643a0_0 .net *"_ivl_47", 0 0, L_0000024fe5b692b0;  1 drivers
v0000024fe5b63400_0 .net *"_ivl_49", 0 0, L_0000024fe5acbfe0;  1 drivers
v0000024fe5b64940_0 .net *"_ivl_52", 0 0, L_0000024fe5b6a1b0;  1 drivers
v0000024fe5b63720_0 .net *"_ivl_54", 0 0, L_0000024fe5b6a9e0;  1 drivers
v0000024fe5b64ee0_0 .net *"_ivl_57", 0 0, L_0000024fe5b6a2f0;  1 drivers
v0000024fe5b62aa0_0 .net *"_ivl_59", 0 0, L_0000024fe5b6af90;  1 drivers
v0000024fe5b64620_0 .net *"_ivl_62", 0 0, L_0000024fe5b69d50;  1 drivers
v0000024fe5b63860_0 .net *"_ivl_64", 0 0, L_0000024fe5b6b690;  1 drivers
v0000024fe5b646c0_0 .net *"_ivl_68", 0 0, L_0000024fe5b69a30;  1 drivers
v0000024fe5b64da0_0 .net *"_ivl_70", 0 0, L_0000024fe5b6b5b0;  1 drivers
v0000024fe5b634a0_0 .net *"_ivl_74", 0 0, L_0000024fe5b69cb0;  1 drivers
v0000024fe5b63c20_0 .net *"_ivl_76", 0 0, L_0000024fe5b6b310;  1 drivers
v0000024fe5b649e0_0 .net *"_ivl_79", 0 0, L_0000024fe5b697b0;  1 drivers
v0000024fe5b64a80_0 .net *"_ivl_81", 0 0, L_0000024fe5b6ac80;  1 drivers
v0000024fe5b64b20_0 .net *"_ivl_84", 0 0, L_0000024fe5b6a390;  1 drivers
v0000024fe5b64bc0_0 .net *"_ivl_86", 0 0, L_0000024fe5b6aba0;  1 drivers
v0000024fe5b64440_0 .net *"_ivl_89", 0 0, L_0000024fe5b69530;  1 drivers
v0000024fe5b63540_0 .net *"_ivl_91", 0 0, L_0000024fe5b6b000;  1 drivers
v0000024fe5b64e40_0 .net *"_ivl_94", 0 0, L_0000024fe5b69490;  1 drivers
v0000024fe5b62dc0_0 .net *"_ivl_96", 0 0, L_0000024fe5b6ad60;  1 drivers
v0000024fe5b63900_0 .net *"_ivl_99", 0 0, L_0000024fe5b6a610;  1 drivers
v0000024fe5b64120_0 .net "notCLR", 0 0, L_0000024fe5ae95c0;  1 drivers
v0000024fe5b64300_0 .net "notSH_LD", 0 0, L_0000024fe5ae9470;  1 drivers
L_0000024fe5b67a50 .part L_0000024fe5b693f0, 0, 1;
L_0000024fe5b66e70 .part L_0000024fe5b69b70, 0, 1;
L_0000024fe5b66f10 .part L_0000024fe5b67190, 3, 1;
L_0000024fe5b66fb0 .part L_0000024fe5b693f0, 1, 1;
L_0000024fe5b67730 .part L_0000024fe5b69b70, 1, 1;
L_0000024fe5b67050 .part L_0000024fe5b67190, 2, 1;
L_0000024fe5b670f0 .part L_0000024fe5b693f0, 2, 1;
L_0000024fe5b67e10 .part L_0000024fe5b69b70, 2, 1;
L_0000024fe5b67190 .concat8 [ 1 1 1 1], v0000024fe5b63f40_0, v0000024fe5b2cc80_0, v0000024fe5b2db80_0, v0000024fe5b2d9a0_0;
L_0000024fe5b67230 .part L_0000024fe5b67190, 1, 1;
L_0000024fe5b672d0 .part L_0000024fe5b693f0, 3, 1;
L_0000024fe5b67d70 .part L_0000024fe5b69b70, 3, 1;
L_0000024fe5b6a570 .part L_0000024fe5b6b7e0, 3, 1;
L_0000024fe5b69f30 .part L_0000024fe5b6b7e0, 3, 1;
L_0000024fe5b692b0 .part L_0000024fe5b6b7e0, 2, 1;
L_0000024fe5b6a1b0 .part L_0000024fe5b6b7e0, 2, 1;
L_0000024fe5b6a2f0 .part L_0000024fe5b6b7e0, 1, 1;
L_0000024fe5b69d50 .part L_0000024fe5b6b7e0, 1, 1;
L_0000024fe5b69170 .concat8 [ 1 1 1 1], L_0000024fe5ae8e50, L_0000024fe5ae9780, L_0000024fe5b6a9e0, L_0000024fe5b6b690;
L_0000024fe5b69a30 .part L_0000024fe5b6b7e0, 0, 1;
L_0000024fe5b69fd0 .concat8 [ 1 1 1 1], L_0000024fe5ae8d70, L_0000024fe5acbfe0, L_0000024fe5b6af90, L_0000024fe5b6b5b0;
L_0000024fe5b69cb0 .part L_0000024fe5b6b7e0, 0, 1;
L_0000024fe5b697b0 .part L_0000024fe5b69170, 0, 1;
L_0000024fe5b6a390 .part L_0000024fe5b69fd0, 0, 1;
L_0000024fe5b69530 .part L_0000024fe5b69170, 1, 1;
L_0000024fe5b69490 .part L_0000024fe5b69fd0, 1, 1;
L_0000024fe5b6a610 .part L_0000024fe5b69170, 2, 1;
L_0000024fe5b69210 .part L_0000024fe5b69fd0, 2, 1;
L_0000024fe5b69b70 .concat8 [ 1 1 1 1], L_0000024fe5b6b310, L_0000024fe5b6aba0, L_0000024fe5b6ad60, L_0000024fe5b6b3f0;
L_0000024fe5b69ad0 .part L_0000024fe5b69170, 3, 1;
L_0000024fe5b693f0 .concat8 [ 1 1 1 1], L_0000024fe5b6ac80, L_0000024fe5b6b000, L_0000024fe5b6b2a0, L_0000024fe5b6b4d0;
L_0000024fe5b69df0 .part L_0000024fe5b69fd0, 3, 1;
S_0000024fe5b61c60 .scope module, "dff0" "d_ff" 6 34, 7 9 0, S_0000024fe5b61760;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0000024fe5b2cdc0_0 .net "CLK", 0 0, v0000024fe5b68c70_0;  alias, 1 drivers
v0000024fe5b2c820_0 .net "CLR", 0 0, L_0000024fe5b67a50;  1 drivers
v0000024fe5b2c8c0_0 .net "DATA", 0 0, L_0000024fe5b6f948;  alias, 1 drivers
v0000024fe5b2caa0_0 .net "PRE", 0 0, L_0000024fe5b66e70;  1 drivers
v0000024fe5b2d9a0_0 .var "Q", 0 0;
E_0000024fe5af8850 .event anyedge, v0000024fe5b2caa0_0, v0000024fe5b2c820_0, v0000024fe5b2cdc0_0;
S_0000024fe5b61940 .scope module, "dff1" "d_ff" 6 35, 7 9 0, S_0000024fe5b61760;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0000024fe5b2c960_0 .net "CLK", 0 0, v0000024fe5b68c70_0;  alias, 1 drivers
v0000024fe5b2cb40_0 .net "CLR", 0 0, L_0000024fe5b66fb0;  1 drivers
v0000024fe5b2da40_0 .net "DATA", 0 0, L_0000024fe5b66f10;  1 drivers
v0000024fe5b2dae0_0 .net "PRE", 0 0, L_0000024fe5b67730;  1 drivers
v0000024fe5b2db80_0 .var "Q", 0 0;
E_0000024fe5af7f50 .event anyedge, v0000024fe5b2dae0_0, v0000024fe5b2cb40_0, v0000024fe5b2cdc0_0;
S_0000024fe5b622a0 .scope module, "dff2" "d_ff" 6 36, 7 9 0, S_0000024fe5b61760;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0000024fe5b2dc20_0 .net "CLK", 0 0, v0000024fe5b68c70_0;  alias, 1 drivers
v0000024fe5b2dcc0_0 .net "CLR", 0 0, L_0000024fe5b670f0;  1 drivers
v0000024fe5b2cbe0_0 .net "DATA", 0 0, L_0000024fe5b67050;  1 drivers
v0000024fe5b2c140_0 .net "PRE", 0 0, L_0000024fe5b67e10;  1 drivers
v0000024fe5b2cc80_0 .var "Q", 0 0;
E_0000024fe5af81d0 .event anyedge, v0000024fe5b2c140_0, v0000024fe5b2dcc0_0, v0000024fe5b2cdc0_0;
S_0000024fe5b62110 .scope module, "dff3" "d_ff" 6 37, 7 9 0, S_0000024fe5b61760;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0000024fe5b2cd20_0 .net "CLK", 0 0, v0000024fe5b68c70_0;  alias, 1 drivers
v0000024fe5b2d040_0 .net "CLR", 0 0, L_0000024fe5b672d0;  1 drivers
v0000024fe5b2d0e0_0 .net "DATA", 0 0, L_0000024fe5b67230;  1 drivers
v0000024fe5b62f00_0 .net "PRE", 0 0, L_0000024fe5b67d70;  1 drivers
v0000024fe5b63f40_0 .var "Q", 0 0;
E_0000024fe5af88d0 .event anyedge, v0000024fe5b62f00_0, v0000024fe5b2d040_0, v0000024fe5b2cdc0_0;
S_0000024fe5b61df0 .scope module, "shift_register_1" "SHIFT_REGISTER_4BIT" 5 34, 6 17 0, S_0000024fe5b615d0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0000024fe5b6b1c0 .functor NOT 1, L_0000024fe5b6b070, C4<0>, C4<0>, C4<0>;
L_0000024fe5b6ab30 .functor NOT 1, v0000024fe5b67910_0, C4<0>, C4<0>, C4<0>;
L_0000024fe5b6b380 .functor AND 1, L_0000024fe5b6b1c0, L_0000024fe5b6a430, C4<1>, C4<1>;
L_0000024fe5b6b540 .functor NOR 1, L_0000024fe5b6b070, L_0000024fe5b69990, C4<0>, C4<0>;
L_0000024fe5b6b700 .functor AND 1, L_0000024fe5b6b1c0, L_0000024fe5b6a110, C4<1>, C4<1>;
L_0000024fe5b6b460 .functor NOR 1, L_0000024fe5b6b070, L_0000024fe5b698f0, C4<0>, C4<0>;
L_0000024fe5b6b620 .functor AND 1, L_0000024fe5b6b1c0, L_0000024fe5b6dbf0, C4<1>, C4<1>;
L_0000024fe5b6aac0 .functor NOR 1, L_0000024fe5b6b070, L_0000024fe5b6d0b0, C4<0>, C4<0>;
L_0000024fe5b6aa50 .functor AND 1, L_0000024fe5b6b1c0, L_0000024fe5b6d5b0, C4<1>, C4<1>;
L_0000024fe5b6b770 .functor NOR 1, L_0000024fe5b6b070, L_0000024fe5b6dfb0, C4<0>, C4<0>;
L_0000024fe5b6b150 .functor AND 1, L_0000024fe5b6c610, L_0000024fe5b6ab30, C4<1>, C4<1>;
L_0000024fe5b6ac10 .functor OR 1, L_0000024fe5b6e0f0, v0000024fe5b67910_0, C4<0>, C4<0>;
L_0000024fe5b6a970 .functor AND 1, L_0000024fe5b6ba30, L_0000024fe5b6ab30, C4<1>, C4<1>;
L_0000024fe5b6b850 .functor OR 1, L_0000024fe5b6ddd0, v0000024fe5b67910_0, C4<0>, C4<0>;
L_0000024fe5b6acf0 .functor AND 1, L_0000024fe5b6d8d0, L_0000024fe5b6ab30, C4<1>, C4<1>;
L_0000024fe5b6add0 .functor OR 1, L_0000024fe5b6de70, v0000024fe5b67910_0, C4<0>, C4<0>;
L_0000024fe5b6ae40 .functor AND 1, L_0000024fe5b6bc10, L_0000024fe5b6ab30, C4<1>, C4<1>;
L_0000024fe5b6aeb0 .functor OR 1, L_0000024fe5b6d830, v0000024fe5b67910_0, C4<0>, C4<0>;
L_0000024fe5b6af20 .functor BUFZ 4, L_0000024fe5b6d330, C4<0000>, C4<0000>, C4<0000>;
v0000024fe5b657a0_0 .net "CLK", 0 0, v0000024fe5b68c70_0;  alias, 1 drivers
v0000024fe5b66740_0 .net "CLR", 0 0, v0000024fe5b67910_0;  alias, 1 drivers
v0000024fe5b66240_0 .net "D_CLR", 3 0, L_0000024fe5b6cf70;  1 drivers
v0000024fe5b66380_0 .net "D_DATA", 3 0, L_0000024fe5b6af20;  1 drivers
v0000024fe5b65de0_0 .net "D_PRE", 3 0, L_0000024fe5b6c110;  1 drivers
v0000024fe5b652a0_0 .net "P_DATA_IN", 3 0, L_0000024fe5b6d330;  1 drivers
v0000024fe5b65200_0 .net "P_DATA_OUT", 3 0, L_0000024fe5b69670;  1 drivers
v0000024fe5b65340_0 .net "SH_LD", 0 0, L_0000024fe5b6b070;  alias, 1 drivers
v0000024fe5b658e0_0 .net "S_CLR", 3 0, L_0000024fe5b6df10;  1 drivers
v0000024fe5b653e0_0 .net "S_DATA_IN", 0 0, L_0000024fe5b6d150;  1 drivers
v0000024fe5b655c0_0 .net "S_PRE", 3 0, L_0000024fe5b6bfd0;  1 drivers
v0000024fe5b664c0_0 .net *"_ivl_101", 0 0, L_0000024fe5b6add0;  1 drivers
v0000024fe5b65480_0 .net *"_ivl_104", 0 0, L_0000024fe5b6de70;  1 drivers
v0000024fe5b65840_0 .net *"_ivl_106", 0 0, L_0000024fe5b6ae40;  1 drivers
v0000024fe5b667e0_0 .net *"_ivl_110", 0 0, L_0000024fe5b6bc10;  1 drivers
v0000024fe5b661a0_0 .net *"_ivl_112", 0 0, L_0000024fe5b6aeb0;  1 drivers
v0000024fe5b65520_0 .net *"_ivl_116", 0 0, L_0000024fe5b6d830;  1 drivers
v0000024fe5b65b60_0 .net *"_ivl_34", 0 0, L_0000024fe5b6b380;  1 drivers
v0000024fe5b65660_0 .net *"_ivl_37", 0 0, L_0000024fe5b6a430;  1 drivers
v0000024fe5b66560_0 .net *"_ivl_39", 0 0, L_0000024fe5b6b540;  1 drivers
v0000024fe5b65c00_0 .net *"_ivl_42", 0 0, L_0000024fe5b69990;  1 drivers
v0000024fe5b65f20_0 .net *"_ivl_44", 0 0, L_0000024fe5b6b700;  1 drivers
v0000024fe5b65700_0 .net *"_ivl_47", 0 0, L_0000024fe5b6a110;  1 drivers
v0000024fe5b662e0_0 .net *"_ivl_49", 0 0, L_0000024fe5b6b460;  1 drivers
v0000024fe5b65980_0 .net *"_ivl_52", 0 0, L_0000024fe5b698f0;  1 drivers
v0000024fe5b65a20_0 .net *"_ivl_54", 0 0, L_0000024fe5b6b620;  1 drivers
v0000024fe5b65ac0_0 .net *"_ivl_57", 0 0, L_0000024fe5b6dbf0;  1 drivers
v0000024fe5b65ca0_0 .net *"_ivl_59", 0 0, L_0000024fe5b6aac0;  1 drivers
v0000024fe5b65d40_0 .net *"_ivl_62", 0 0, L_0000024fe5b6d0b0;  1 drivers
v0000024fe5b65fc0_0 .net *"_ivl_64", 0 0, L_0000024fe5b6aa50;  1 drivers
v0000024fe5b66600_0 .net *"_ivl_68", 0 0, L_0000024fe5b6d5b0;  1 drivers
v0000024fe5b66060_0 .net *"_ivl_70", 0 0, L_0000024fe5b6b770;  1 drivers
v0000024fe5b66100_0 .net *"_ivl_74", 0 0, L_0000024fe5b6dfb0;  1 drivers
v0000024fe5b66420_0 .net *"_ivl_76", 0 0, L_0000024fe5b6b150;  1 drivers
v0000024fe5b67870_0 .net *"_ivl_79", 0 0, L_0000024fe5b6c610;  1 drivers
v0000024fe5b674b0_0 .net *"_ivl_81", 0 0, L_0000024fe5b6ac10;  1 drivers
v0000024fe5b67c30_0 .net *"_ivl_84", 0 0, L_0000024fe5b6e0f0;  1 drivers
v0000024fe5b689f0_0 .net *"_ivl_86", 0 0, L_0000024fe5b6a970;  1 drivers
v0000024fe5b68590_0 .net *"_ivl_89", 0 0, L_0000024fe5b6ba30;  1 drivers
v0000024fe5b68630_0 .net *"_ivl_91", 0 0, L_0000024fe5b6b850;  1 drivers
v0000024fe5b686d0_0 .net *"_ivl_94", 0 0, L_0000024fe5b6ddd0;  1 drivers
v0000024fe5b683b0_0 .net *"_ivl_96", 0 0, L_0000024fe5b6acf0;  1 drivers
v0000024fe5b67550_0 .net *"_ivl_99", 0 0, L_0000024fe5b6d8d0;  1 drivers
v0000024fe5b68e50_0 .net "notCLR", 0 0, L_0000024fe5b6ab30;  1 drivers
v0000024fe5b681d0_0 .net "notSH_LD", 0 0, L_0000024fe5b6b1c0;  1 drivers
L_0000024fe5b6a6b0 .part L_0000024fe5b6cf70, 0, 1;
L_0000024fe5b695d0 .part L_0000024fe5b6c110, 0, 1;
L_0000024fe5b6a250 .part L_0000024fe5b69670, 3, 1;
L_0000024fe5b69e90 .part L_0000024fe5b6cf70, 1, 1;
L_0000024fe5b69c10 .part L_0000024fe5b6c110, 1, 1;
L_0000024fe5b6a4d0 .part L_0000024fe5b69670, 2, 1;
L_0000024fe5b6a750 .part L_0000024fe5b6cf70, 2, 1;
L_0000024fe5b6a7f0 .part L_0000024fe5b6c110, 2, 1;
L_0000024fe5b69670 .concat8 [ 1 1 1 1], v0000024fe5b666a0_0, v0000024fe5b63040_0, v0000024fe5b62c80_0, v0000024fe5b62b40_0;
L_0000024fe5b69710 .part L_0000024fe5b69670, 1, 1;
L_0000024fe5b6a070 .part L_0000024fe5b6cf70, 3, 1;
L_0000024fe5b69850 .part L_0000024fe5b6c110, 3, 1;
L_0000024fe5b6a430 .part L_0000024fe5b6af20, 3, 1;
L_0000024fe5b69990 .part L_0000024fe5b6af20, 3, 1;
L_0000024fe5b6a110 .part L_0000024fe5b6af20, 2, 1;
L_0000024fe5b698f0 .part L_0000024fe5b6af20, 2, 1;
L_0000024fe5b6dbf0 .part L_0000024fe5b6af20, 1, 1;
L_0000024fe5b6d0b0 .part L_0000024fe5b6af20, 1, 1;
L_0000024fe5b6bfd0 .concat8 [ 1 1 1 1], L_0000024fe5b6b380, L_0000024fe5b6b700, L_0000024fe5b6b620, L_0000024fe5b6aa50;
L_0000024fe5b6d5b0 .part L_0000024fe5b6af20, 0, 1;
L_0000024fe5b6df10 .concat8 [ 1 1 1 1], L_0000024fe5b6b540, L_0000024fe5b6b460, L_0000024fe5b6aac0, L_0000024fe5b6b770;
L_0000024fe5b6dfb0 .part L_0000024fe5b6af20, 0, 1;
L_0000024fe5b6c610 .part L_0000024fe5b6bfd0, 0, 1;
L_0000024fe5b6e0f0 .part L_0000024fe5b6df10, 0, 1;
L_0000024fe5b6ba30 .part L_0000024fe5b6bfd0, 1, 1;
L_0000024fe5b6ddd0 .part L_0000024fe5b6df10, 1, 1;
L_0000024fe5b6d8d0 .part L_0000024fe5b6bfd0, 2, 1;
L_0000024fe5b6de70 .part L_0000024fe5b6df10, 2, 1;
L_0000024fe5b6c110 .concat8 [ 1 1 1 1], L_0000024fe5b6b150, L_0000024fe5b6a970, L_0000024fe5b6acf0, L_0000024fe5b6ae40;
L_0000024fe5b6bc10 .part L_0000024fe5b6bfd0, 3, 1;
L_0000024fe5b6cf70 .concat8 [ 1 1 1 1], L_0000024fe5b6ac10, L_0000024fe5b6b850, L_0000024fe5b6add0, L_0000024fe5b6aeb0;
L_0000024fe5b6d830 .part L_0000024fe5b6df10, 3, 1;
S_0000024fe5b62430 .scope module, "dff0" "d_ff" 6 34, 7 9 0, S_0000024fe5b61df0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0000024fe5b64d00_0 .net "CLK", 0 0, v0000024fe5b68c70_0;  alias, 1 drivers
v0000024fe5b639a0_0 .net "CLR", 0 0, L_0000024fe5b6a6b0;  1 drivers
v0000024fe5b63a40_0 .net "DATA", 0 0, L_0000024fe5b6d150;  alias, 1 drivers
v0000024fe5b63180_0 .net "PRE", 0 0, L_0000024fe5b695d0;  1 drivers
v0000024fe5b62b40_0 .var "Q", 0 0;
E_0000024fe5af8fd0 .event anyedge, v0000024fe5b63180_0, v0000024fe5b639a0_0, v0000024fe5b2cdc0_0;
S_0000024fe5b61f80 .scope module, "dff1" "d_ff" 6 35, 7 9 0, S_0000024fe5b61df0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0000024fe5b64f80_0 .net "CLK", 0 0, v0000024fe5b68c70_0;  alias, 1 drivers
v0000024fe5b65020_0 .net "CLR", 0 0, L_0000024fe5b69e90;  1 drivers
v0000024fe5b63ae0_0 .net "DATA", 0 0, L_0000024fe5b6a250;  1 drivers
v0000024fe5b63b80_0 .net "PRE", 0 0, L_0000024fe5b69c10;  1 drivers
v0000024fe5b62c80_0 .var "Q", 0 0;
E_0000024fe5af9290 .event anyedge, v0000024fe5b63b80_0, v0000024fe5b65020_0, v0000024fe5b2cdc0_0;
S_0000024fe5b625c0 .scope module, "dff2" "d_ff" 6 36, 7 9 0, S_0000024fe5b61df0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0000024fe5b62be0_0 .net "CLK", 0 0, v0000024fe5b68c70_0;  alias, 1 drivers
v0000024fe5b63d60_0 .net "CLR", 0 0, L_0000024fe5b6a750;  1 drivers
v0000024fe5b62d20_0 .net "DATA", 0 0, L_0000024fe5b6a4d0;  1 drivers
v0000024fe5b62e60_0 .net "PRE", 0 0, L_0000024fe5b6a7f0;  1 drivers
v0000024fe5b63040_0 .var "Q", 0 0;
E_0000024fe5af9010 .event anyedge, v0000024fe5b62e60_0, v0000024fe5b63d60_0, v0000024fe5b2cdc0_0;
S_0000024fe5b61ad0 .scope module, "dff3" "d_ff" 6 37, 7 9 0, S_0000024fe5b61df0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0000024fe5b63ea0_0 .net "CLK", 0 0, v0000024fe5b68c70_0;  alias, 1 drivers
v0000024fe5b630e0_0 .net "CLR", 0 0, L_0000024fe5b6a070;  1 drivers
v0000024fe5b65160_0 .net "DATA", 0 0, L_0000024fe5b69710;  1 drivers
v0000024fe5b65e80_0 .net "PRE", 0 0, L_0000024fe5b69850;  1 drivers
v0000024fe5b666a0_0 .var "Q", 0 0;
E_0000024fe5af8a10 .event anyedge, v0000024fe5b65e80_0, v0000024fe5b630e0_0, v0000024fe5b2cdc0_0;
    .scope S_0000024fe5afed20;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000024fe5af2000_0, 0, 8;
T_0.0 ;
    %load/vec4 v0000024fe5af2000_0;
    %cmpi/u 255, 0, 8;
    %jmp/0xz T_0.1, 5;
    %delay 50, 0;
    %load/vec4 v0000024fe5af2000_0;
    %addi 1, 0, 8;
    %store/vec4 v0000024fe5af2000_0, 0, 8;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0000024fe5b61c60;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b2d9a0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000024fe5b61c60;
T_2 ;
    %wait E_0000024fe5af8850;
    %load/vec4 v0000024fe5b2c820_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_2.2, 4;
    %load/vec4 v0000024fe5b2caa0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000024fe5b2cdc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.3, 8;
    %load/vec4 v0000024fe5b2c8c0_0;
    %jmp/1 T_2.4, 8;
T_2.3 ; End of true expr.
    %load/vec4 v0000024fe5b2d9a0_0;
    %jmp/0 T_2.4, 8;
 ; End of false expr.
    %blend;
T_2.4;
    %store/vec4 v0000024fe5b2d9a0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000024fe5b2c820_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_2.7, 4;
    %load/vec4 v0000024fe5b2caa0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b2d9a0_0, 0, 1;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0000024fe5b2c820_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_2.10, 4;
    %load/vec4 v0000024fe5b2caa0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fe5b2d9a0_0, 0, 1;
    %jmp T_2.9;
T_2.8 ;
    %delay 5, 0;
    %load/vec4 v0000024fe5b2d9a0_0;
    %store/vec4 v0000024fe5b2d9a0_0, 0, 1;
T_2.9 ;
T_2.6 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000024fe5b61940;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b2db80_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000024fe5b61940;
T_4 ;
    %wait E_0000024fe5af7f50;
    %load/vec4 v0000024fe5b2cb40_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.2, 4;
    %load/vec4 v0000024fe5b2dae0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000024fe5b2c960_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.3, 8;
    %load/vec4 v0000024fe5b2da40_0;
    %jmp/1 T_4.4, 8;
T_4.3 ; End of true expr.
    %load/vec4 v0000024fe5b2db80_0;
    %jmp/0 T_4.4, 8;
 ; End of false expr.
    %blend;
T_4.4;
    %store/vec4 v0000024fe5b2db80_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000024fe5b2cb40_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.7, 4;
    %load/vec4 v0000024fe5b2dae0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b2db80_0, 0, 1;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0000024fe5b2cb40_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.10, 4;
    %load/vec4 v0000024fe5b2dae0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fe5b2db80_0, 0, 1;
    %jmp T_4.9;
T_4.8 ;
    %delay 5, 0;
    %load/vec4 v0000024fe5b2db80_0;
    %store/vec4 v0000024fe5b2db80_0, 0, 1;
T_4.9 ;
T_4.6 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000024fe5b622a0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b2cc80_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000024fe5b622a0;
T_6 ;
    %wait E_0000024fe5af81d0;
    %load/vec4 v0000024fe5b2dcc0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.2, 4;
    %load/vec4 v0000024fe5b2c140_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000024fe5b2dc20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.3, 8;
    %load/vec4 v0000024fe5b2cbe0_0;
    %jmp/1 T_6.4, 8;
T_6.3 ; End of true expr.
    %load/vec4 v0000024fe5b2cc80_0;
    %jmp/0 T_6.4, 8;
 ; End of false expr.
    %blend;
T_6.4;
    %store/vec4 v0000024fe5b2cc80_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000024fe5b2dcc0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.7, 4;
    %load/vec4 v0000024fe5b2c140_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b2cc80_0, 0, 1;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0000024fe5b2dcc0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.10, 4;
    %load/vec4 v0000024fe5b2c140_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fe5b2cc80_0, 0, 1;
    %jmp T_6.9;
T_6.8 ;
    %delay 5, 0;
    %load/vec4 v0000024fe5b2cc80_0;
    %store/vec4 v0000024fe5b2cc80_0, 0, 1;
T_6.9 ;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000024fe5b62110;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b63f40_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0000024fe5b62110;
T_8 ;
    %wait E_0000024fe5af88d0;
    %load/vec4 v0000024fe5b2d040_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_8.2, 4;
    %load/vec4 v0000024fe5b62f00_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000024fe5b2cd20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.3, 8;
    %load/vec4 v0000024fe5b2d0e0_0;
    %jmp/1 T_8.4, 8;
T_8.3 ; End of true expr.
    %load/vec4 v0000024fe5b63f40_0;
    %jmp/0 T_8.4, 8;
 ; End of false expr.
    %blend;
T_8.4;
    %store/vec4 v0000024fe5b63f40_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000024fe5b2d040_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_8.7, 4;
    %load/vec4 v0000024fe5b62f00_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b63f40_0, 0, 1;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v0000024fe5b2d040_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_8.10, 4;
    %load/vec4 v0000024fe5b62f00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fe5b63f40_0, 0, 1;
    %jmp T_8.9;
T_8.8 ;
    %delay 5, 0;
    %load/vec4 v0000024fe5b63f40_0;
    %store/vec4 v0000024fe5b63f40_0, 0, 1;
T_8.9 ;
T_8.6 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000024fe5b62430;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b62b40_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0000024fe5b62430;
T_10 ;
    %wait E_0000024fe5af8fd0;
    %load/vec4 v0000024fe5b639a0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_10.2, 4;
    %load/vec4 v0000024fe5b63180_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000024fe5b64d00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.3, 8;
    %load/vec4 v0000024fe5b63a40_0;
    %jmp/1 T_10.4, 8;
T_10.3 ; End of true expr.
    %load/vec4 v0000024fe5b62b40_0;
    %jmp/0 T_10.4, 8;
 ; End of false expr.
    %blend;
T_10.4;
    %store/vec4 v0000024fe5b62b40_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000024fe5b639a0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_10.7, 4;
    %load/vec4 v0000024fe5b63180_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b62b40_0, 0, 1;
    %jmp T_10.6;
T_10.5 ;
    %load/vec4 v0000024fe5b639a0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_10.10, 4;
    %load/vec4 v0000024fe5b63180_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fe5b62b40_0, 0, 1;
    %jmp T_10.9;
T_10.8 ;
    %delay 5, 0;
    %load/vec4 v0000024fe5b62b40_0;
    %store/vec4 v0000024fe5b62b40_0, 0, 1;
T_10.9 ;
T_10.6 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000024fe5b61f80;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b62c80_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000024fe5b61f80;
T_12 ;
    %wait E_0000024fe5af9290;
    %load/vec4 v0000024fe5b65020_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_12.2, 4;
    %load/vec4 v0000024fe5b63b80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000024fe5b64f80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.3, 8;
    %load/vec4 v0000024fe5b63ae0_0;
    %jmp/1 T_12.4, 8;
T_12.3 ; End of true expr.
    %load/vec4 v0000024fe5b62c80_0;
    %jmp/0 T_12.4, 8;
 ; End of false expr.
    %blend;
T_12.4;
    %store/vec4 v0000024fe5b62c80_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000024fe5b65020_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_12.7, 4;
    %load/vec4 v0000024fe5b63b80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b62c80_0, 0, 1;
    %jmp T_12.6;
T_12.5 ;
    %load/vec4 v0000024fe5b65020_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_12.10, 4;
    %load/vec4 v0000024fe5b63b80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fe5b62c80_0, 0, 1;
    %jmp T_12.9;
T_12.8 ;
    %delay 5, 0;
    %load/vec4 v0000024fe5b62c80_0;
    %store/vec4 v0000024fe5b62c80_0, 0, 1;
T_12.9 ;
T_12.6 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000024fe5b625c0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b63040_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0000024fe5b625c0;
T_14 ;
    %wait E_0000024fe5af9010;
    %load/vec4 v0000024fe5b63d60_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_14.2, 4;
    %load/vec4 v0000024fe5b62e60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0000024fe5b62be0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.3, 8;
    %load/vec4 v0000024fe5b62d20_0;
    %jmp/1 T_14.4, 8;
T_14.3 ; End of true expr.
    %load/vec4 v0000024fe5b63040_0;
    %jmp/0 T_14.4, 8;
 ; End of false expr.
    %blend;
T_14.4;
    %store/vec4 v0000024fe5b63040_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000024fe5b63d60_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_14.7, 4;
    %load/vec4 v0000024fe5b62e60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b63040_0, 0, 1;
    %jmp T_14.6;
T_14.5 ;
    %load/vec4 v0000024fe5b63d60_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_14.10, 4;
    %load/vec4 v0000024fe5b62e60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fe5b63040_0, 0, 1;
    %jmp T_14.9;
T_14.8 ;
    %delay 5, 0;
    %load/vec4 v0000024fe5b63040_0;
    %store/vec4 v0000024fe5b63040_0, 0, 1;
T_14.9 ;
T_14.6 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000024fe5b61ad0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b666a0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0000024fe5b61ad0;
T_16 ;
    %wait E_0000024fe5af8a10;
    %load/vec4 v0000024fe5b630e0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_16.2, 4;
    %load/vec4 v0000024fe5b65e80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000024fe5b63ea0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_16.3, 8;
    %load/vec4 v0000024fe5b65160_0;
    %jmp/1 T_16.4, 8;
T_16.3 ; End of true expr.
    %load/vec4 v0000024fe5b666a0_0;
    %jmp/0 T_16.4, 8;
 ; End of false expr.
    %blend;
T_16.4;
    %store/vec4 v0000024fe5b666a0_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000024fe5b630e0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_16.7, 4;
    %load/vec4 v0000024fe5b65e80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b666a0_0, 0, 1;
    %jmp T_16.6;
T_16.5 ;
    %load/vec4 v0000024fe5b630e0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_16.10, 4;
    %load/vec4 v0000024fe5b65e80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fe5b666a0_0, 0, 1;
    %jmp T_16.9;
T_16.8 ;
    %delay 5, 0;
    %load/vec4 v0000024fe5b666a0_0;
    %store/vec4 v0000024fe5b666a0_0, 0, 1;
T_16.9 ;
T_16.6 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000024fe5b61440;
T_17 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000024fe5b68bd0_0, 0, 4;
    %end;
    .thread T_17;
    .scope S_0000024fe5b61440;
T_18 ;
    %wait E_0000024fe5af8810;
    %load/vec4 v0000024fe5b66b50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000024fe5b68bd0_0, 0, 4;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000024fe5b68810_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.2, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024fe5b68bd0_0, 0, 4;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0000024fe5b68db0_0;
    %load/vec4 v0000024fe5b677d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_18.6, 4;
    %load/vec4 v0000024fe5b68770_0;
    %load/vec4 v0000024fe5b68950_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0000024fe5b68bd0_0;
    %addi 1, 0, 4;
    %store/vec4 v0000024fe5b68bd0_0, 0, 4;
T_18.4 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000024fe5b61440;
T_19 ;
    %wait E_0000024fe5af7bd0;
    %load/vec4 v0000024fe5b66ab0_0;
    %load/vec4 v0000024fe5b68db0_0;
    %and;
    %store/vec4 v0000024fe5b68a90_0, 0, 1;
    %pushi/vec4 5, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000024fe5b68a90_0;
    %store/vec4 v0000024fe5b68c70_0, 0, 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000024fe5a8ace0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5af2140_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0000024fe5a8ace0;
T_21 ;
    %wait E_0000024fe5af8710;
    %load/vec4 v0000024fe5af2780_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_21.2, 4;
    %load/vec4 v0000024fe5af2820_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0000024fe5af20a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.3, 8;
    %load/vec4 v0000024fe5af1a60_0;
    %jmp/1 T_21.4, 8;
T_21.3 ; End of true expr.
    %load/vec4 v0000024fe5af2140_0;
    %jmp/0 T_21.4, 8;
 ; End of false expr.
    %blend;
T_21.4;
    %store/vec4 v0000024fe5af2140_0, 0, 1;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000024fe5af2780_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_21.7, 4;
    %load/vec4 v0000024fe5af2820_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5af2140_0, 0, 1;
    %jmp T_21.6;
T_21.5 ;
    %load/vec4 v0000024fe5af2780_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_21.10, 4;
    %load/vec4 v0000024fe5af2820_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fe5af2140_0, 0, 1;
    %jmp T_21.9;
T_21.8 ;
    %delay 5, 0;
    %load/vec4 v0000024fe5af2140_0;
    %store/vec4 v0000024fe5af2140_0, 0, 1;
T_21.9 ;
T_21.6 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000024fe5a90b60;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5af37c0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000024fe5a90b60;
T_23 ;
    %wait E_0000024fe5af8190;
    %load/vec4 v0000024fe5af23c0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_23.2, 4;
    %load/vec4 v0000024fe5af3360_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0000024fe5af2fa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_23.3, 8;
    %load/vec4 v0000024fe5af28c0_0;
    %jmp/1 T_23.4, 8;
T_23.3 ; End of true expr.
    %load/vec4 v0000024fe5af37c0_0;
    %jmp/0 T_23.4, 8;
 ; End of false expr.
    %blend;
T_23.4;
    %store/vec4 v0000024fe5af37c0_0, 0, 1;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000024fe5af23c0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_23.7, 4;
    %load/vec4 v0000024fe5af3360_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5af37c0_0, 0, 1;
    %jmp T_23.6;
T_23.5 ;
    %load/vec4 v0000024fe5af23c0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_23.10, 4;
    %load/vec4 v0000024fe5af3360_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fe5af37c0_0, 0, 1;
    %jmp T_23.9;
T_23.8 ;
    %delay 5, 0;
    %load/vec4 v0000024fe5af37c0_0;
    %store/vec4 v0000024fe5af37c0_0, 0, 1;
T_23.9 ;
T_23.6 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000024fe5a90cf0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5af3860_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0000024fe5a90cf0;
T_25 ;
    %wait E_0000024fe5af8750;
    %load/vec4 v0000024fe5af3400_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_25.2, 4;
    %load/vec4 v0000024fe5af1b00_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_25.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0000024fe5af32c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_25.3, 8;
    %load/vec4 v0000024fe5af3720_0;
    %jmp/1 T_25.4, 8;
T_25.3 ; End of true expr.
    %load/vec4 v0000024fe5af3860_0;
    %jmp/0 T_25.4, 8;
 ; End of false expr.
    %blend;
T_25.4;
    %store/vec4 v0000024fe5af3860_0, 0, 1;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000024fe5af3400_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_25.7, 4;
    %load/vec4 v0000024fe5af1b00_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_25.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5af3860_0, 0, 1;
    %jmp T_25.6;
T_25.5 ;
    %load/vec4 v0000024fe5af3400_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_25.10, 4;
    %load/vec4 v0000024fe5af1b00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_25.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fe5af3860_0, 0, 1;
    %jmp T_25.9;
T_25.8 ;
    %delay 5, 0;
    %load/vec4 v0000024fe5af3860_0;
    %store/vec4 v0000024fe5af3860_0, 0, 1;
T_25.9 ;
T_25.6 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0000024fe5a81b90;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5af1d80_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0000024fe5a81b90;
T_27 ;
    %wait E_0000024fe5af7b50;
    %load/vec4 v0000024fe5af19c0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_27.2, 4;
    %load/vec4 v0000024fe5af1c40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0000024fe5af1ba0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_27.3, 8;
    %load/vec4 v0000024fe5af1ec0_0;
    %jmp/1 T_27.4, 8;
T_27.3 ; End of true expr.
    %load/vec4 v0000024fe5af1d80_0;
    %jmp/0 T_27.4, 8;
 ; End of false expr.
    %blend;
T_27.4;
    %store/vec4 v0000024fe5af1d80_0, 0, 1;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000024fe5af19c0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_27.7, 4;
    %load/vec4 v0000024fe5af1c40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5af1d80_0, 0, 1;
    %jmp T_27.6;
T_27.5 ;
    %load/vec4 v0000024fe5af19c0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_27.10, 4;
    %load/vec4 v0000024fe5af1c40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fe5af1d80_0, 0, 1;
    %jmp T_27.9;
T_27.8 ;
    %delay 5, 0;
    %load/vec4 v0000024fe5af1d80_0;
    %store/vec4 v0000024fe5af1d80_0, 0, 1;
T_27.9 ;
T_27.6 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0000024fe5a2dad0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b29de0_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0000024fe5a2dad0;
T_29 ;
    %wait E_0000024fe5af8250;
    %load/vec4 v0000024fe5b29980_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_29.2, 4;
    %load/vec4 v0000024fe5b29ac0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_29.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0000024fe5b28080_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_29.3, 8;
    %load/vec4 v0000024fe5b28580_0;
    %jmp/1 T_29.4, 8;
T_29.3 ; End of true expr.
    %load/vec4 v0000024fe5b29de0_0;
    %jmp/0 T_29.4, 8;
 ; End of false expr.
    %blend;
T_29.4;
    %store/vec4 v0000024fe5b29de0_0, 0, 1;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000024fe5b29980_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_29.7, 4;
    %load/vec4 v0000024fe5b29ac0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_29.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b29de0_0, 0, 1;
    %jmp T_29.6;
T_29.5 ;
    %load/vec4 v0000024fe5b29980_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_29.10, 4;
    %load/vec4 v0000024fe5b29ac0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_29.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fe5b29de0_0, 0, 1;
    %jmp T_29.9;
T_29.8 ;
    %delay 5, 0;
    %load/vec4 v0000024fe5b29de0_0;
    %store/vec4 v0000024fe5b29de0_0, 0, 1;
T_29.9 ;
T_29.6 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0000024fe5a42de0;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b28a80_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0000024fe5a42de0;
T_31 ;
    %wait E_0000024fe5af7e10;
    %load/vec4 v0000024fe5b29e80_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_31.2, 4;
    %load/vec4 v0000024fe5b29f20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_31.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0000024fe5b28d00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.3, 8;
    %load/vec4 v0000024fe5b289e0_0;
    %jmp/1 T_31.4, 8;
T_31.3 ; End of true expr.
    %load/vec4 v0000024fe5b28a80_0;
    %jmp/0 T_31.4, 8;
 ; End of false expr.
    %blend;
T_31.4;
    %store/vec4 v0000024fe5b28a80_0, 0, 1;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000024fe5b29e80_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_31.7, 4;
    %load/vec4 v0000024fe5b29f20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_31.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b28a80_0, 0, 1;
    %jmp T_31.6;
T_31.5 ;
    %load/vec4 v0000024fe5b29e80_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_31.10, 4;
    %load/vec4 v0000024fe5b29f20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_31.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fe5b28a80_0, 0, 1;
    %jmp T_31.9;
T_31.8 ;
    %delay 5, 0;
    %load/vec4 v0000024fe5b28a80_0;
    %store/vec4 v0000024fe5b28a80_0, 0, 1;
T_31.9 ;
T_31.6 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0000024fe5a42f70;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b2a950_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0000024fe5a42f70;
T_33 ;
    %wait E_0000024fe5af8050;
    %load/vec4 v0000024fe5b28620_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_33.2, 4;
    %load/vec4 v0000024fe5b2a3b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0000024fe5b28da0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_33.3, 8;
    %load/vec4 v0000024fe5b2bf30_0;
    %jmp/1 T_33.4, 8;
T_33.3 ; End of true expr.
    %load/vec4 v0000024fe5b2a950_0;
    %jmp/0 T_33.4, 8;
 ; End of false expr.
    %blend;
T_33.4;
    %store/vec4 v0000024fe5b2a950_0, 0, 1;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000024fe5b28620_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_33.7, 4;
    %load/vec4 v0000024fe5b2a3b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b2a950_0, 0, 1;
    %jmp T_33.6;
T_33.5 ;
    %load/vec4 v0000024fe5b28620_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_33.10, 4;
    %load/vec4 v0000024fe5b2a3b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fe5b2a950_0, 0, 1;
    %jmp T_33.9;
T_33.8 ;
    %delay 5, 0;
    %load/vec4 v0000024fe5b2a950_0;
    %store/vec4 v0000024fe5b2a950_0, 0, 1;
T_33.9 ;
T_33.6 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000024fe5b610a0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b2a1d0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0000024fe5b610a0;
T_35 ;
    %wait E_0000024fe5af7c90;
    %load/vec4 v0000024fe5b2b490_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_35.2, 4;
    %load/vec4 v0000024fe5b2ac70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0000024fe5b2adb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_35.3, 8;
    %load/vec4 v0000024fe5b2a090_0;
    %jmp/1 T_35.4, 8;
T_35.3 ; End of true expr.
    %load/vec4 v0000024fe5b2a1d0_0;
    %jmp/0 T_35.4, 8;
 ; End of false expr.
    %blend;
T_35.4;
    %store/vec4 v0000024fe5b2a1d0_0, 0, 1;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0000024fe5b2b490_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_35.7, 4;
    %load/vec4 v0000024fe5b2ac70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.5, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b2a1d0_0, 0, 1;
    %jmp T_35.6;
T_35.5 ;
    %load/vec4 v0000024fe5b2b490_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_35.10, 4;
    %load/vec4 v0000024fe5b2ac70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.8, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fe5b2a1d0_0, 0, 1;
    %jmp T_35.9;
T_35.8 ;
    %delay 5, 0;
    %load/vec4 v0000024fe5b2a1d0_0;
    %store/vec4 v0000024fe5b2a1d0_0, 0, 1;
T_35.9 ;
T_35.6 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000024fe5a842d0;
T_36 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024fe5b2d540_0, 0, 4;
    %end;
    .thread T_36;
    .scope S_0000024fe5a842d0;
T_37 ;
    %wait E_0000024fe5af8650;
    %load/vec4 v0000024fe5b2d400_0;
    %load/vec4 v0000024fe5b2d680_0;
    %cmp/e;
    %jmp/1 T_37.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024fe5b2d720_0;
    %load/vec4 v0000024fe5b2d680_0;
    %cmp/e;
    %flag_or 4, 8;
T_37.2;
    %jmp/0xz  T_37.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024fe5b2d540_0, 0, 4;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000024fe5b2dd60_0;
    %load/vec4 v0000024fe5b2c500_0;
    %inv;
    %and;
    %load/vec4 v0000024fe5b2d720_0;
    %inv;
    %load/vec4 v0000024fe5b2d680_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.3, 8;
    %load/vec4 v0000024fe5b2d540_0;
    %addi 1, 0, 4;
    %store/vec4 v0000024fe5b2d540_0, 0, 4;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000024fe5a842d0;
T_38 ;
    %wait E_0000024fe5af7bd0;
    %load/vec4 v0000024fe5b2ce60_0;
    %load/vec4 v0000024fe5b2dd60_0;
    %and;
    %load/vec4 v0000024fe5b2c500_0;
    %inv;
    %and;
    %load/vec4 v0000024fe5b2d720_0;
    %inv;
    %and;
    %store/vec4 v0000024fe5b2df40_0, 0, 1;
    %pushi/vec4 5, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000024fe5b2df40_0;
    %store/vec4 v0000024fe5b2d860_0, 0, 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0000024fe5afa9b0;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b67910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b66dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b68f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b66a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b68d10_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0000024fe5afa9b0;
T_40 ;
    %vpi_call 2 51 "$dumpfile", "show_wave.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024fe5afa9b0 {0 0 0};
    %pushi/vec4 67, 0, 8;
    %store/vec4 v0000024fe5b68310_0, 0, 8;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b67910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fe5b67910_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b67910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fe5b66dd0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b66dd0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 95, 0, 8;
    %store/vec4 v0000024fe5b68310_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fe5b66dd0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b66dd0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fe5b66a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fe5b68d10_0, 0, 1;
    %delay 800, 0;
    %delay 300, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b66a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b68d10_0, 0, 1;
    %delay 300, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fe5b68f90_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b68f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fe5b67910_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b67910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fe5b66dd0_0, 0, 1;
    %delay 70, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b66dd0_0, 0, 1;
    %delay 90, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fe5b66a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b68d10_0, 0, 1;
    %delay 800, 0;
    %delay 300, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b66a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b68d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024fe5b68f90_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024fe5b68f90_0, 0, 1;
    %vpi_call 2 104 "$display", "Test completed!" {0 0 0};
    %end;
    .thread T_40;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "test_module.v";
    "./clk_generator.v";
    "./sender_receiver.v";
    "./shift_register_8bit.v";
    "./shift_register_4bit.v";
    "./d_ff.v";
