Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jan 22 18:38:33 2020
| Host         : DESKTOP-NTANC38 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 482 register/latch pins with no clock driven by root clock pin: design_1_i/initializer_0/inst/clk_o_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1182 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     26.855        0.000                      0                   61        0.264        0.000                      0                   61        3.000        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk                              {0.000 5.000}      10.000          100.000         
  clk_out2_design_1_clk_wiz_0_0  {0.000 15.625}     31.250          32.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out2_design_1_clk_wiz_0_0       26.855        0.000                      0                   61        0.264        0.000                      0                   61       15.125        0.000                       0                    36  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       26.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.855ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.890ns (22.245%)  route 3.111ns (77.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 29.726 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.541    -0.926    design_1_i/initializer_0/inst/clk_i
    SLICE_X14Y71         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDSE (Prop_fdse_C_Q)         0.518    -0.408 f  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/Q
                         net (fo=3, routed)           0.902     0.494    design_1_i/initializer_0/inst/clk_i_counter[15]
    SLICE_X14Y71         LUT4 (Prop_lut4_I3_O)        0.124     0.618 f  design_1_i/initializer_0/inst/rst_o_i_4/O
                         net (fo=3, routed)           0.413     1.031    design_1_i/initializer_0/inst/rst_o_i_4_n_0
    SLICE_X13Y72         LUT5 (Prop_lut5_I4_O)        0.124     1.155 r  design_1_i/initializer_0/inst/rst_o_i_2/O
                         net (fo=5, routed)           1.285     2.440    design_1_i/initializer_0/inst/rst_o_i_2_n_0
    SLICE_X14Y68         LUT6 (Prop_lut6_I0_O)        0.124     2.564 r  design_1_i/initializer_0/inst/port_0_o[7]_i_1/O
                         net (fo=7, routed)           0.511     3.075    design_1_i/initializer_0/inst/port_0_o[7]_i_1_n_0
    SLICE_X11Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.428    29.726    design_1_i/initializer_0/inst/clk_i
    SLICE_X11Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[0]/C
                         clock pessimism              0.564    30.290    
                         clock uncertainty           -0.155    30.135    
    SLICE_X11Y68         FDRE (Setup_fdre_C_CE)      -0.205    29.930    design_1_i/initializer_0/inst/port_0_o_reg[0]
  -------------------------------------------------------------------
                         required time                         29.930    
                         arrival time                          -3.075    
  -------------------------------------------------------------------
                         slack                                 26.855    

Slack (MET) :             26.855ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.890ns (22.245%)  route 3.111ns (77.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 29.726 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.541    -0.926    design_1_i/initializer_0/inst/clk_i
    SLICE_X14Y71         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDSE (Prop_fdse_C_Q)         0.518    -0.408 f  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/Q
                         net (fo=3, routed)           0.902     0.494    design_1_i/initializer_0/inst/clk_i_counter[15]
    SLICE_X14Y71         LUT4 (Prop_lut4_I3_O)        0.124     0.618 f  design_1_i/initializer_0/inst/rst_o_i_4/O
                         net (fo=3, routed)           0.413     1.031    design_1_i/initializer_0/inst/rst_o_i_4_n_0
    SLICE_X13Y72         LUT5 (Prop_lut5_I4_O)        0.124     1.155 r  design_1_i/initializer_0/inst/rst_o_i_2/O
                         net (fo=5, routed)           1.285     2.440    design_1_i/initializer_0/inst/rst_o_i_2_n_0
    SLICE_X14Y68         LUT6 (Prop_lut6_I0_O)        0.124     2.564 r  design_1_i/initializer_0/inst/port_0_o[7]_i_1/O
                         net (fo=7, routed)           0.511     3.075    design_1_i/initializer_0/inst/port_0_o[7]_i_1_n_0
    SLICE_X11Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.428    29.726    design_1_i/initializer_0/inst/clk_i
    SLICE_X11Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[1]/C
                         clock pessimism              0.564    30.290    
                         clock uncertainty           -0.155    30.135    
    SLICE_X11Y68         FDRE (Setup_fdre_C_CE)      -0.205    29.930    design_1_i/initializer_0/inst/port_0_o_reg[1]
  -------------------------------------------------------------------
                         required time                         29.930    
                         arrival time                          -3.075    
  -------------------------------------------------------------------
                         slack                                 26.855    

Slack (MET) :             26.855ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.890ns (22.245%)  route 3.111ns (77.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 29.726 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.541    -0.926    design_1_i/initializer_0/inst/clk_i
    SLICE_X14Y71         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDSE (Prop_fdse_C_Q)         0.518    -0.408 f  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/Q
                         net (fo=3, routed)           0.902     0.494    design_1_i/initializer_0/inst/clk_i_counter[15]
    SLICE_X14Y71         LUT4 (Prop_lut4_I3_O)        0.124     0.618 f  design_1_i/initializer_0/inst/rst_o_i_4/O
                         net (fo=3, routed)           0.413     1.031    design_1_i/initializer_0/inst/rst_o_i_4_n_0
    SLICE_X13Y72         LUT5 (Prop_lut5_I4_O)        0.124     1.155 r  design_1_i/initializer_0/inst/rst_o_i_2/O
                         net (fo=5, routed)           1.285     2.440    design_1_i/initializer_0/inst/rst_o_i_2_n_0
    SLICE_X14Y68         LUT6 (Prop_lut6_I0_O)        0.124     2.564 r  design_1_i/initializer_0/inst/port_0_o[7]_i_1/O
                         net (fo=7, routed)           0.511     3.075    design_1_i/initializer_0/inst/port_0_o[7]_i_1_n_0
    SLICE_X11Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.428    29.726    design_1_i/initializer_0/inst/clk_i
    SLICE_X11Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[2]/C
                         clock pessimism              0.564    30.290    
                         clock uncertainty           -0.155    30.135    
    SLICE_X11Y68         FDRE (Setup_fdre_C_CE)      -0.205    29.930    design_1_i/initializer_0/inst/port_0_o_reg[2]
  -------------------------------------------------------------------
                         required time                         29.930    
                         arrival time                          -3.075    
  -------------------------------------------------------------------
                         slack                                 26.855    

Slack (MET) :             26.855ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.890ns (22.245%)  route 3.111ns (77.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 29.726 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.541    -0.926    design_1_i/initializer_0/inst/clk_i
    SLICE_X14Y71         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDSE (Prop_fdse_C_Q)         0.518    -0.408 f  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/Q
                         net (fo=3, routed)           0.902     0.494    design_1_i/initializer_0/inst/clk_i_counter[15]
    SLICE_X14Y71         LUT4 (Prop_lut4_I3_O)        0.124     0.618 f  design_1_i/initializer_0/inst/rst_o_i_4/O
                         net (fo=3, routed)           0.413     1.031    design_1_i/initializer_0/inst/rst_o_i_4_n_0
    SLICE_X13Y72         LUT5 (Prop_lut5_I4_O)        0.124     1.155 r  design_1_i/initializer_0/inst/rst_o_i_2/O
                         net (fo=5, routed)           1.285     2.440    design_1_i/initializer_0/inst/rst_o_i_2_n_0
    SLICE_X14Y68         LUT6 (Prop_lut6_I0_O)        0.124     2.564 r  design_1_i/initializer_0/inst/port_0_o[7]_i_1/O
                         net (fo=7, routed)           0.511     3.075    design_1_i/initializer_0/inst/port_0_o[7]_i_1_n_0
    SLICE_X11Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.428    29.726    design_1_i/initializer_0/inst/clk_i
    SLICE_X11Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[3]/C
                         clock pessimism              0.564    30.290    
                         clock uncertainty           -0.155    30.135    
    SLICE_X11Y68         FDRE (Setup_fdre_C_CE)      -0.205    29.930    design_1_i/initializer_0/inst/port_0_o_reg[3]
  -------------------------------------------------------------------
                         required time                         29.930    
                         arrival time                          -3.075    
  -------------------------------------------------------------------
                         slack                                 26.855    

Slack (MET) :             26.988ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.890ns (22.935%)  route 2.991ns (77.065%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 29.725 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.541    -0.926    design_1_i/initializer_0/inst/clk_i
    SLICE_X14Y71         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDSE (Prop_fdse_C_Q)         0.518    -0.408 f  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/Q
                         net (fo=3, routed)           0.902     0.494    design_1_i/initializer_0/inst/clk_i_counter[15]
    SLICE_X14Y71         LUT4 (Prop_lut4_I3_O)        0.124     0.618 f  design_1_i/initializer_0/inst/rst_o_i_4/O
                         net (fo=3, routed)           0.413     1.031    design_1_i/initializer_0/inst/rst_o_i_4_n_0
    SLICE_X13Y72         LUT5 (Prop_lut5_I4_O)        0.124     1.155 r  design_1_i/initializer_0/inst/rst_o_i_2/O
                         net (fo=5, routed)           1.285     2.440    design_1_i/initializer_0/inst/rst_o_i_2_n_0
    SLICE_X14Y68         LUT6 (Prop_lut6_I0_O)        0.124     2.564 r  design_1_i/initializer_0/inst/port_0_o[7]_i_1/O
                         net (fo=7, routed)           0.391     2.955    design_1_i/initializer_0/inst/port_0_o[7]_i_1_n_0
    SLICE_X15Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.427    29.725    design_1_i/initializer_0/inst/clk_i
    SLICE_X15Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[4]/C
                         clock pessimism              0.578    30.303    
                         clock uncertainty           -0.155    30.148    
    SLICE_X15Y68         FDRE (Setup_fdre_C_CE)      -0.205    29.943    design_1_i/initializer_0/inst/port_0_o_reg[4]
  -------------------------------------------------------------------
                         required time                         29.943    
                         arrival time                          -2.955    
  -------------------------------------------------------------------
                         slack                                 26.988    

Slack (MET) :             27.036ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 0.890ns (23.219%)  route 2.943ns (76.781%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 29.725 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.541    -0.926    design_1_i/initializer_0/inst/clk_i
    SLICE_X14Y71         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDSE (Prop_fdse_C_Q)         0.518    -0.408 f  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/Q
                         net (fo=3, routed)           0.902     0.494    design_1_i/initializer_0/inst/clk_i_counter[15]
    SLICE_X14Y71         LUT4 (Prop_lut4_I3_O)        0.124     0.618 f  design_1_i/initializer_0/inst/rst_o_i_4/O
                         net (fo=3, routed)           0.413     1.031    design_1_i/initializer_0/inst/rst_o_i_4_n_0
    SLICE_X13Y72         LUT5 (Prop_lut5_I4_O)        0.124     1.155 r  design_1_i/initializer_0/inst/rst_o_i_2/O
                         net (fo=5, routed)           1.285     2.440    design_1_i/initializer_0/inst/rst_o_i_2_n_0
    SLICE_X14Y68         LUT6 (Prop_lut6_I0_O)        0.124     2.564 r  design_1_i/initializer_0/inst/port_0_o[7]_i_1/O
                         net (fo=7, routed)           0.343     2.907    design_1_i/initializer_0/inst/port_0_o[7]_i_1_n_0
    SLICE_X13Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.427    29.725    design_1_i/initializer_0/inst/clk_i
    SLICE_X13Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[6]/C
                         clock pessimism              0.578    30.303    
                         clock uncertainty           -0.155    30.148    
    SLICE_X13Y68         FDRE (Setup_fdre_C_CE)      -0.205    29.943    design_1_i/initializer_0/inst/port_0_o_reg[6]
  -------------------------------------------------------------------
                         required time                         29.943    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                 27.036    

Slack (MET) :             27.036ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 0.890ns (23.219%)  route 2.943ns (76.781%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 29.725 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.541    -0.926    design_1_i/initializer_0/inst/clk_i
    SLICE_X14Y71         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDSE (Prop_fdse_C_Q)         0.518    -0.408 f  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/Q
                         net (fo=3, routed)           0.902     0.494    design_1_i/initializer_0/inst/clk_i_counter[15]
    SLICE_X14Y71         LUT4 (Prop_lut4_I3_O)        0.124     0.618 f  design_1_i/initializer_0/inst/rst_o_i_4/O
                         net (fo=3, routed)           0.413     1.031    design_1_i/initializer_0/inst/rst_o_i_4_n_0
    SLICE_X13Y72         LUT5 (Prop_lut5_I4_O)        0.124     1.155 r  design_1_i/initializer_0/inst/rst_o_i_2/O
                         net (fo=5, routed)           1.285     2.440    design_1_i/initializer_0/inst/rst_o_i_2_n_0
    SLICE_X14Y68         LUT6 (Prop_lut6_I0_O)        0.124     2.564 r  design_1_i/initializer_0/inst/port_0_o[7]_i_1/O
                         net (fo=7, routed)           0.343     2.907    design_1_i/initializer_0/inst/port_0_o[7]_i_1_n_0
    SLICE_X13Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.427    29.725    design_1_i/initializer_0/inst/clk_i
    SLICE_X13Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[7]/C
                         clock pessimism              0.578    30.303    
                         clock uncertainty           -0.155    30.148    
    SLICE_X13Y68         FDRE (Setup_fdre_C_CE)      -0.205    29.943    design_1_i/initializer_0/inst/port_0_o_reg[7]
  -------------------------------------------------------------------
                         required time                         29.943    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                 27.036    

Slack (MET) :             27.057ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/ale_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 1.414ns (34.519%)  route 2.682ns (65.481%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 29.725 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.538    -0.929    design_1_i/initializer_0/inst/clk_i
    SLICE_X14Y72         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDSE (Prop_fdse_C_Q)         0.478    -0.451 r  design_1_i/initializer_0/inst/clk_i_counter_reg[4]/Q
                         net (fo=29, routed)          1.712     1.261    design_1_i/initializer_0/inst/clk_i_counter[4]
    SLICE_X13Y67         LUT6 (Prop_lut6_I1_O)        0.301     1.562 r  design_1_i/initializer_0/inst/ale_o_i_10/O
                         net (fo=1, routed)           0.661     2.223    design_1_i/initializer_0/inst/ale_o_i_10_n_0
    SLICE_X12Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.347 r  design_1_i/initializer_0/inst/ale_o_i_6/O
                         net (fo=1, routed)           0.000     2.347    design_1_i/initializer_0/inst/ale_o_i_6_n_0
    SLICE_X12Y67         MUXF7 (Prop_muxf7_I1_O)      0.214     2.561 r  design_1_i/initializer_0/inst/ale_o_reg_i_3/O
                         net (fo=1, routed)           0.310     2.870    design_1_i/initializer_0/inst/ale_o_reg_i_3_n_0
    SLICE_X12Y68         LUT5 (Prop_lut5_I2_O)        0.297     3.167 r  design_1_i/initializer_0/inst/ale_o_i_1/O
                         net (fo=1, routed)           0.000     3.167    design_1_i/initializer_0/inst/ale_o_i_1_n_0
    SLICE_X12Y68         FDRE                                         r  design_1_i/initializer_0/inst/ale_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.427    29.725    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y68         FDRE                                         r  design_1_i/initializer_0/inst/ale_o_reg/C
                         clock pessimism              0.578    30.303    
                         clock uncertainty           -0.155    30.148    
    SLICE_X12Y68         FDRE (Setup_fdre_C_D)        0.077    30.225    design_1_i/initializer_0/inst/ale_o_reg
  -------------------------------------------------------------------
                         required time                         30.225    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                 27.057    

Slack (MET) :             27.081ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/wr_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 1.253ns (31.147%)  route 2.770ns (68.853%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 29.724 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.541    -0.926    design_1_i/initializer_0/inst/clk_i
    SLICE_X14Y71         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDSE (Prop_fdse_C_Q)         0.478    -0.448 r  design_1_i/initializer_0/inst/clk_i_counter_reg[3]/Q
                         net (fo=30, routed)          1.531     1.083    design_1_i/initializer_0/inst/clk_i_counter[3]
    SLICE_X14Y68         LUT5 (Prop_lut5_I0_O)        0.323     1.406 r  design_1_i/initializer_0/inst/wr_o_i_13/O
                         net (fo=1, routed)           0.814     2.220    design_1_i/initializer_0/inst/wr_o_i_13_n_0
    SLICE_X14Y69         LUT4 (Prop_lut4_I3_O)        0.328     2.548 r  design_1_i/initializer_0/inst/wr_o_i_5/O
                         net (fo=1, routed)           0.425     2.973    design_1_i/initializer_0/inst/wr_o_i_5_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I4_O)        0.124     3.097 r  design_1_i/initializer_0/inst/wr_o_i_1/O
                         net (fo=1, routed)           0.000     3.097    design_1_i/initializer_0/inst/wr_o_i_1_n_0
    SLICE_X13Y69         FDRE                                         r  design_1_i/initializer_0/inst/wr_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.426    29.724    design_1_i/initializer_0/inst/clk_i
    SLICE_X13Y69         FDRE                                         r  design_1_i/initializer_0/inst/wr_o_reg/C
                         clock pessimism              0.578    30.302    
                         clock uncertainty           -0.155    30.147    
    SLICE_X13Y69         FDRE (Setup_fdre_C_D)        0.031    30.178    design_1_i/initializer_0/inst/wr_o_reg
  -------------------------------------------------------------------
                         required time                         30.178    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                 27.081    

Slack (MET) :             27.169ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 1.248ns (31.182%)  route 2.754ns (68.818%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 29.724 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.542    -0.925    design_1_i/initializer_0/inst/clk_i
    SLICE_X14Y70         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDSE (Prop_fdse_C_Q)         0.478    -0.447 f  design_1_i/initializer_0/inst/clk_i_counter_reg[1]/Q
                         net (fo=24, routed)          0.854     0.407    design_1_i/initializer_0/inst/clk_i_counter[1]
    SLICE_X12Y70         LUT2 (Prop_lut2_I0_O)        0.318     0.725 f  design_1_i/initializer_0/inst/clk_i_counter[19]_i_5/O
                         net (fo=3, routed)           0.818     1.543    design_1_i/initializer_0/inst/clk_i_counter[19]_i_5_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I4_O)        0.328     1.871 r  design_1_i/initializer_0/inst/clk_i_counter[19]_i_8/O
                         net (fo=20, routed)          1.082     2.953    design_1_i/initializer_0/inst/clk_i_counter[19]_i_8_n_0
    SLICE_X14Y70         LUT3 (Prop_lut3_I0_O)        0.124     3.077 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.077    design_1_i/initializer_0/inst/clk_i_counter[0]_i_1_n_0
    SLICE_X14Y70         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.426    29.724    design_1_i/initializer_0/inst/clk_i
    SLICE_X14Y70         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
                         clock pessimism              0.601    30.325    
                         clock uncertainty           -0.155    30.170    
    SLICE_X14Y70         FDSE (Setup_fdse_C_D)        0.077    30.247    design_1_i/initializer_0/inst/clk_i_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         30.247    
                         arrival time                          -3.077    
  -------------------------------------------------------------------
                         slack                                 27.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/ale_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/ale_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.555    -0.592    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y68         FDRE                                         r  design_1_i/initializer_0/inst/ale_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  design_1_i/initializer_0/inst/ale_o_reg/Q
                         net (fo=9, routed)           0.175    -0.253    design_1_i/initializer_0/inst/ale_o
    SLICE_X12Y68         LUT5 (Prop_lut5_I4_O)        0.045    -0.208 r  design_1_i/initializer_0/inst/ale_o_i_1/O
                         net (fo=1, routed)           0.000    -0.208    design_1_i/initializer_0/inst/ale_o_i_1_n_0
    SLICE_X12Y68         FDRE                                         r  design_1_i/initializer_0/inst/ale_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.822    -0.832    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y68         FDRE                                         r  design_1_i/initializer_0/inst/ale_o_reg/C
                         clock pessimism              0.240    -0.592    
    SLICE_X12Y68         FDRE (Hold_fdre_C_D)         0.120    -0.472    design_1_i/initializer_0/inst/ale_o_reg
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/init_num_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.212ns (51.539%)  route 0.199ns (48.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.552    -0.595    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y71         FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/initializer_0/inst/init_num_reg/Q
                         net (fo=22, routed)          0.199    -0.232    design_1_i/initializer_0/inst/init_num
    SLICE_X14Y70         LUT3 (Prop_lut3_I1_O)        0.048    -0.184 r  design_1_i/initializer_0/inst/clk_i_counter[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    design_1_i/initializer_0/inst/clk_i_counter[11]_i_1_n_0
    SLICE_X14Y70         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.821    -0.834    design_1_i/initializer_0/inst/clk_i
    SLICE_X14Y70         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[11]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X14Y70         FDSE (Hold_fdse_C_D)         0.131    -0.449    design_1_i/initializer_0/inst/clk_i_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/init_num_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.212ns (51.043%)  route 0.203ns (48.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.552    -0.595    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y71         FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/initializer_0/inst/init_num_reg/Q
                         net (fo=22, routed)          0.203    -0.228    design_1_i/initializer_0/inst/init_num
    SLICE_X14Y70         LUT3 (Prop_lut3_I1_O)        0.048    -0.180 r  design_1_i/initializer_0/inst/clk_i_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    design_1_i/initializer_0/inst/clk_i_counter[5]_i_1_n_0
    SLICE_X14Y70         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.821    -0.834    design_1_i/initializer_0/inst/clk_i
    SLICE_X14Y70         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X14Y70         FDSE (Hold_fdse_C_D)         0.131    -0.449    design_1_i/initializer_0/inst/clk_i_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/init_num_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.183%)  route 0.199ns (48.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.552    -0.595    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y71         FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/initializer_0/inst/init_num_reg/Q
                         net (fo=22, routed)          0.199    -0.232    design_1_i/initializer_0/inst/init_num
    SLICE_X14Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.187 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    design_1_i/initializer_0/inst/clk_i_counter[0]_i_1_n_0
    SLICE_X14Y70         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.821    -0.834    design_1_i/initializer_0/inst/clk_i
    SLICE_X14Y70         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X14Y70         FDSE (Hold_fdse_C_D)         0.120    -0.460    design_1_i/initializer_0/inst/clk_i_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/init_num_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.687%)  route 0.203ns (49.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.552    -0.595    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y71         FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/initializer_0/inst/init_num_reg/Q
                         net (fo=22, routed)          0.203    -0.228    design_1_i/initializer_0/inst/init_num
    SLICE_X14Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.183 r  design_1_i/initializer_0/inst/clk_i_counter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    design_1_i/initializer_0/inst/clk_i_counter[10]_i_1_n_0
    SLICE_X14Y70         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.821    -0.834    design_1_i/initializer_0/inst/clk_i
    SLICE_X14Y70         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[10]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X14Y70         FDSE (Hold_fdse_C_D)         0.121    -0.459    design_1_i/initializer_0/inst/clk_i_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/init_num_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.212ns (49.329%)  route 0.218ns (50.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.552    -0.595    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y71         FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/initializer_0/inst/init_num_reg/Q
                         net (fo=22, routed)          0.218    -0.213    design_1_i/initializer_0/inst/init_num
    SLICE_X14Y72         LUT3 (Prop_lut3_I1_O)        0.048    -0.165 r  design_1_i/initializer_0/inst/clk_i_counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    design_1_i/initializer_0/inst/clk_i_counter[9]_i_1_n_0
    SLICE_X14Y72         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.818    -0.836    design_1_i/initializer_0/inst/clk_i
    SLICE_X14Y72         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X14Y72         FDSE (Hold_fdse_C_D)         0.131    -0.451    design_1_i/initializer_0/inst/clk_i_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/init_num_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.212ns (48.874%)  route 0.222ns (51.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.552    -0.595    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y71         FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/initializer_0/inst/init_num_reg/Q
                         net (fo=22, routed)          0.222    -0.209    design_1_i/initializer_0/inst/init_num
    SLICE_X14Y72         LUT3 (Prop_lut3_I1_O)        0.048    -0.161 r  design_1_i/initializer_0/inst/clk_i_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    design_1_i/initializer_0/inst/clk_i_counter[4]_i_1_n_0
    SLICE_X14Y72         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.818    -0.836    design_1_i/initializer_0/inst/clk_i
    SLICE_X14Y72         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[4]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X14Y72         FDSE (Hold_fdse_C_D)         0.131    -0.451    design_1_i/initializer_0/inst/clk_i_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/init_num_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.973%)  route 0.218ns (51.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.552    -0.595    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y71         FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/initializer_0/inst/init_num_reg/Q
                         net (fo=22, routed)          0.218    -0.213    design_1_i/initializer_0/inst/init_num
    SLICE_X14Y72         LUT3 (Prop_lut3_I1_O)        0.045    -0.168 r  design_1_i/initializer_0/inst/clk_i_counter[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    design_1_i/initializer_0/inst/clk_i_counter[16]_i_1_n_0
    SLICE_X14Y72         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.818    -0.836    design_1_i/initializer_0/inst/clk_i
    SLICE_X14Y72         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[16]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X14Y72         FDSE (Hold_fdse_C_D)         0.120    -0.462    design_1_i/initializer_0/inst/clk_i_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/init_num_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.518%)  route 0.222ns (51.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.552    -0.595    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y71         FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/initializer_0/inst/init_num_reg/Q
                         net (fo=22, routed)          0.222    -0.209    design_1_i/initializer_0/inst/init_num
    SLICE_X14Y72         LUT3 (Prop_lut3_I1_O)        0.045    -0.164 r  design_1_i/initializer_0/inst/clk_i_counter[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    design_1_i/initializer_0/inst/clk_i_counter[17]_i_1_n_0
    SLICE_X14Y72         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.818    -0.836    design_1_i/initializer_0/inst/clk_i
    SLICE_X14Y72         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[17]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X14Y72         FDSE (Hold_fdse_C_D)         0.121    -0.461    design_1_i/initializer_0/inst/clk_i_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/init_num_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/init_num_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.279%)  route 0.224ns (51.721%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.552    -0.595    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y71         FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/initializer_0/inst/init_num_reg/Q
                         net (fo=22, routed)          0.224    -0.207    design_1_i/initializer_0/inst/init_num
    SLICE_X12Y71         LUT5 (Prop_lut5_I4_O)        0.045    -0.162 r  design_1_i/initializer_0/inst/init_num_i_1/O
                         net (fo=1, routed)           0.000    -0.162    design_1_i/initializer_0/inst/init_num_i_1_n_0
    SLICE_X12Y71         FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.820    -0.835    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y71         FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/C
                         clock pessimism              0.240    -0.595    
    SLICE_X12Y71         FDRE (Hold_fdre_C_D)         0.120    -0.475    design_1_i/initializer_0/inst/init_num_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 15.625 }
Period(ns):         31.250
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         31.250      29.095     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         31.250      30.001     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X12Y68     design_1_i/initializer_0/inst/ale_o_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         31.250      30.250     SLICE_X14Y72     design_1_i/initializer_0/inst/clk_i_counter_reg[8]/C
Min Period        n/a     FDSE/C              n/a            1.000         31.250      30.250     SLICE_X14Y72     design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X4Y54      design_1_i/initializer_0/inst/clk_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X12Y70     design_1_i/initializer_0/inst/cs_can_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X12Y71     design_1_i/initializer_0/inst/init_num_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X12Y68     design_1_i/initializer_0/inst/port_0_en_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         31.250      30.250     SLICE_X14Y70     design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       31.250      182.110    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X14Y72     design_1_i/initializer_0/inst/clk_i_counter_reg[8]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X14Y72     design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X12Y71     design_1_i/initializer_0/inst/init_num_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X14Y71     design_1_i/initializer_0/inst/clk_i_counter_reg[13]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X14Y71     design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X14Y72     design_1_i/initializer_0/inst/clk_i_counter_reg[16]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X14Y72     design_1_i/initializer_0/inst/clk_i_counter_reg[17]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X14Y72     design_1_i/initializer_0/inst/clk_i_counter_reg[18]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X14Y72     design_1_i/initializer_0/inst/clk_i_counter_reg[19]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X14Y71     design_1_i/initializer_0/inst/clk_i_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X12Y68     design_1_i/initializer_0/inst/ale_o_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X14Y72     design_1_i/initializer_0/inst/clk_i_counter_reg[8]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X14Y72     design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X4Y54      design_1_i/initializer_0/inst/clk_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X12Y70     design_1_i/initializer_0/inst/cs_can_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X12Y71     design_1_i/initializer_0/inst/init_num_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X12Y68     design_1_i/initializer_0/inst/port_0_en_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X14Y70     design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X14Y70     design_1_i/initializer_0/inst/clk_i_counter_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X14Y70     design_1_i/initializer_0/inst/clk_i_counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



