$date
	Mon Nov 27 10:30:08 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! y0 $end
$var wire 1 " x0 $end
$var wire 1 # eq0 $end
$scope module culopanochoteta $end
$var wire 1 # eq $end
$var wire 1 $ s0 $end
$var wire 1 % s1 $end
$var wire 1 ! y $end
$var wire 1 " x $end
$upscope $end
$scope module panochoculoteta $end
$var wire 1 # eq $end
$var reg 1 & contador $end
$var reg 1 " x $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1&
0%
0$
0#
0"
1!
$end
