Skipping setup_environment - already set
doing: export -n PTX_SIM_USE_PTX_FILE
doing: export LD_LIBRARY_PATH=/home/htran197/accel-sim-framework/gpu-simulator/../accelwattch_runs/pascal_sass_sim/gpgpu-sim-builds/accelsim-commit-f27c5430b80f8b73e4027c2c6d1a1db58dd4adea_modified_9.0:/home/htran197/accel-sim-framework/gpu-simulator/gpgpu-sim/lib/gcc-8.4.0/cuda-11000/release::/usr/lib/x86_64-linux-gnu/slurm-wlm/:/usr/lib/x86_64-linux-gnu/slurm-wlm/
doing: cd /home/htran197/accel-sim-framework/gpu-simulator/../accelwattch_runs/pascal_sass_sim/kmeans-rodinia-3.1/_o__i___data_819200_txt/TITANX-Accelwattch_SASS_SIM
doing: export OPENCL_CURRENT_TEST_PATH=/home/htran197/accel-sim-framework/gpu-simulator/../accelwattch_runs/pascal_sass_sim/kmeans-rodinia-3.1/_o__i___data_819200_txt/TITANX-Accelwattch_SASS_SIM
doing: export OPENCL_REMOTE_GPU_HOST=REPLACE_REMOTE_HOST
doing 
doing: export PATH=/home/htran197/anaconda3/envs/python2/bin:/home/htran197/anaconda3/bin:/usr/local/cuda-11.0/bin:/usr/local/cuda/bin:/home/htran197/.vscode-server/bin/6261075646f055b99068d3688932416f2346dd3b/bin/remote-cli:/home/htran197/anaconda3/condabin:/home/htran197/accel-sim-framework/gpu-simulator/gpgpu-sim/bin:/usr/local/cuda-11.0/bin:/home/htran197/anaconda3/bin:/usr/local/cuda-11.0/bin:/usr/local/cuda/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin:/usr/local/bin
doing export CUDA_LAUNCH_BLOCKING=1
doing:  /home/htran197/accel-sim-framework/gpu-simulator/../accelwattch_runs/pascal_sass_sim/gpgpu-sim-builds/accelsim-commit-f27c5430b80f8b73e4027c2c6d1a1db58dd4adea_modified_9.0/accel-sim.out  -config ./gpgpusim.config -trace ./traces/kernelslist.g


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-971dd69e8a6c355c8cc4c8bd997db51376ff520a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   62 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   20 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,4,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          8,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    4 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_pascal_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   61 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         2 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      82 # L1 Hit Latency
-gpgpu_smem_latency                    24 # smem Latency
-gpgpu_cache:dl1PrefL1 S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    1 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                       6 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   61 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,4,4,4,0,0,4,4,8 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    8 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          32:32:32:32 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:256:64,16:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=8:RCD=16:RAS=37:RP=16:RC=52: CL=16:WL=6:CDLR=7:WR=16:nbkgrp=4:CCDL=4:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    6 # Major compute capability version number
-gpgpu_compute_capability_minor                    1 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1417.0:1417.0:1417.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ./traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,1 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                 20,8 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 20,4 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  4,1 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     8 # minimal delay between activation of rows in different banks
RCD                                    16 # row to column delay
RAS                                    37 # time needed to activate row
RP                                     16 # time needed to precharge (deactivate) row
RC                                     52 # row cycle time
CDLR                                    7 # switching from write to read (changes tWTR)
WR                                     16 # last data-in to row precharge
CL                                     16 # CAS latency
WL                                      6 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1417000000.000000:1417000000.000000:1417000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000070571630205:0.00000000070571630205:0.00000000070571630205:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 6
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 6
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f7b20000000,111411200
Processing kernel ./traces/kernel-1.traceg
-kernel name = _Z14invert_mappingPfS_ii
-kernel id = 1
-grid dim = (3249,1,1)
-block dim = (256,1,1)
-shmem = 0
-nregs = 21
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f7b5e000000
-local mem base_addr = 0x00007f7b5c000000
-nvbit version = 1.5
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-1.traceg
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14invert_mappingPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14invert_mappingPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14invert_mappingPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14invert_mappingPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14invert_mappingPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14invert_mappingPfS_ii'
thread block = 5,0,0
thread block = 6,0,0
thread block = 7,0,0
thread block = 8,0,0
thread block = 9,0,0
thread block = 10,0,0
thread block = 11,0,0
thread block = 12,0,0
thread block = 13,0,0
thread block = 14,0,0
thread block = 15,0,0
thread block = 16,0,0
thread block = 17,0,0
thread block = 18,0,0
thread block = 19,0,0
thread block = 20,0,0
thread block = 21,0,0
thread block = 22,0,0
thread block = 23,0,0
thread block = 24,0,0
thread block = 25,0,0
thread block = 26,0,0
thread block = 27,0,0
thread block = 28,0,0
thread block = 29,0,0
thread block = 30,0,0
thread block = 31,0,0
thread block = 32,0,0
thread block = 33,0,0
thread block = 34,0,0
thread block = 35,0,0
thread block = 36,0,0
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
thread block = 256,0,0
thread block = 257,0,0
thread block = 258,0,0
thread block = 259,0,0
thread block = 260,0,0
thread block = 261,0,0
thread block = 262,0,0
thread block = 263,0,0
thread block = 264,0,0
thread block = 265,0,0
thread block = 266,0,0
thread block = 267,0,0
thread block = 268,0,0
thread block = 269,0,0
thread block = 270,0,0
thread block = 271,0,0
thread block = 272,0,0
thread block = 273,0,0
thread block = 274,0,0
thread block = 275,0,0
thread block = 276,0,0
thread block = 277,0,0
thread block = 278,0,0
thread block = 279,0,0
thread block = 280,0,0
thread block = 281,0,0
thread block = 282,0,0
thread block = 283,0,0
thread block = 284,0,0
thread block = 285,0,0
thread block = 286,0,0
thread block = 287,0,0
thread block = 288,0,0
thread block = 289,0,0
thread block = 290,0,0
thread block = 291,0,0
thread block = 292,0,0
thread block = 293,0,0
thread block = 294,0,0
thread block = 295,0,0
thread block = 296,0,0
thread block = 297,0,0
thread block = 298,0,0
thread block = 299,0,0
thread block = 300,0,0
thread block = 301,0,0
thread block = 302,0,0
thread block = 303,0,0
thread block = 304,0,0
thread block = 305,0,0
thread block = 306,0,0
thread block = 307,0,0
thread block = 308,0,0
thread block = 309,0,0
thread block = 310,0,0
thread block = 311,0,0
thread block = 312,0,0
thread block = 313,0,0
thread block = 314,0,0
thread block = 315,0,0
thread block = 316,0,0
thread block = 317,0,0
thread block = 318,0,0
thread block = 319,0,0
thread block = 320,0,0
thread block = 321,0,0
thread block = 322,0,0
thread block = 323,0,0
thread block = 324,0,0
thread block = 325,0,0
thread block = 326,0,0
thread block = 327,0,0
thread block = 328,0,0
thread block = 329,0,0
thread block = 330,0,0
thread block = 331,0,0
thread block = 332,0,0
thread block = 333,0,0
thread block = 334,0,0
thread block = 335,0,0
thread block = 336,0,0
thread block = 337,0,0
thread block = 338,0,0
thread block = 339,0,0
thread block = 340,0,0
thread block = 341,0,0
thread block = 342,0,0
thread block = 343,0,0
thread block = 344,0,0
thread block = 345,0,0
thread block = 346,0,0
thread block = 347,0,0
thread block = 348,0,0
thread block = 349,0,0
thread block = 350,0,0
thread block = 351,0,0
thread block = 352,0,0
thread block = 353,0,0
thread block = 354,0,0
thread block = 355,0,0
thread block = 356,0,0
thread block = 357,0,0
thread block = 358,0,0
thread block = 359,0,0
thread block = 360,0,0
thread block = 361,0,0
thread block = 362,0,0
thread block = 363,0,0
thread block = 364,0,0
thread block = 365,0,0
thread block = 366,0,0
thread block = 367,0,0
thread block = 368,0,0
thread block = 369,0,0
thread block = 370,0,0
thread block = 371,0,0
thread block = 372,0,0
thread block = 373,0,0
thread block = 374,0,0
thread block = 375,0,0
thread block = 376,0,0
thread block = 377,0,0
thread block = 378,0,0
thread block = 379,0,0
thread block = 380,0,0
thread block = 381,0,0
thread block = 382,0,0
thread block = 383,0,0
thread block = 384,0,0
thread block = 385,0,0
thread block = 386,0,0
thread block = 387,0,0
thread block = 388,0,0
thread block = 389,0,0
thread block = 390,0,0
thread block = 391,0,0
thread block = 392,0,0
thread block = 393,0,0
thread block = 394,0,0
thread block = 395,0,0
thread block = 396,0,0
thread block = 397,0,0
thread block = 398,0,0
thread block = 399,0,0
thread block = 400,0,0
thread block = 401,0,0
thread block = 402,0,0
thread block = 403,0,0
thread block = 404,0,0
thread block = 405,0,0
thread block = 406,0,0
thread block = 407,0,0
thread block = 408,0,0
thread block = 409,0,0
thread block = 410,0,0
thread block = 411,0,0
thread block = 412,0,0
thread block = 413,0,0
thread block = 414,0,0
thread block = 415,0,0
thread block = 416,0,0
thread block = 417,0,0
thread block = 418,0,0
thread block = 419,0,0
thread block = 420,0,0
thread block = 421,0,0
thread block = 422,0,0
thread block = 423,0,0
thread block = 424,0,0
thread block = 425,0,0
thread block = 426,0,0
thread block = 427,0,0
thread block = 428,0,0
thread block = 429,0,0
thread block = 430,0,0
thread block = 431,0,0
thread block = 432,0,0
thread block = 433,0,0
thread block = 434,0,0
thread block = 435,0,0
thread block = 436,0,0
thread block = 437,0,0
thread block = 438,0,0
thread block = 439,0,0
thread block = 440,0,0
thread block = 441,0,0
thread block = 442,0,0
thread block = 443,0,0
thread block = 444,0,0
thread block = 445,0,0
thread block = 446,0,0
thread block = 447,0,0
thread block = 448,0,0
thread block = 449,0,0
thread block = 450,0,0
thread block = 451,0,0
thread block = 452,0,0
thread block = 453,0,0
thread block = 454,0,0
thread block = 455,0,0
thread block = 456,0,0
thread block = 457,0,0
thread block = 458,0,0
thread block = 459,0,0
thread block = 460,0,0
thread block = 461,0,0
thread block = 462,0,0
thread block = 463,0,0
thread block = 464,0,0
thread block = 465,0,0
thread block = 466,0,0
thread block = 467,0,0
thread block = 468,0,0
thread block = 469,0,0
thread block = 470,0,0
thread block = 471,0,0
thread block = 472,0,0
thread block = 473,0,0
thread block = 474,0,0
thread block = 475,0,0
thread block = 476,0,0
thread block = 477,0,0
thread block = 478,0,0
thread block = 479,0,0
thread block = 480,0,0
thread block = 481,0,0
thread block = 482,0,0
thread block = 483,0,0
thread block = 484,0,0
thread block = 485,0,0
thread block = 486,0,0
thread block = 487,0,0
thread block = 488,0,0
thread block = 489,0,0
thread block = 490,0,0
thread block = 491,0,0
thread block = 492,0,0
thread block = 493,0,0
thread block = 494,0,0
thread block = 495,0,0
thread block = 496,0,0
thread block = 497,0,0
thread block = 498,0,0
thread block = 499,0,0
thread block = 500,0,0
thread block = 501,0,0
thread block = 502,0,0
thread block = 503,0,0
thread block = 504,0,0
thread block = 505,0,0
thread block = 506,0,0
thread block = 507,0,0
thread block = 508,0,0
thread block = 509,0,0
thread block = 510,0,0
thread block = 511,0,0
thread block = 512,0,0
thread block = 513,0,0
thread block = 514,0,0
thread block = 515,0,0
thread block = 516,0,0
thread block = 517,0,0
thread block = 518,0,0
thread block = 519,0,0
thread block = 520,0,0
thread block = 521,0,0
thread block = 522,0,0
thread block = 523,0,0
thread block = 524,0,0
thread block = 525,0,0
thread block = 526,0,0
thread block = 527,0,0
thread block = 528,0,0
thread block = 529,0,0
thread block = 530,0,0
thread block = 531,0,0
thread block = 532,0,0
thread block = 533,0,0
thread block = 534,0,0
thread block = 535,0,0
thread block = 536,0,0
thread block = 537,0,0
thread block = 538,0,0
thread block = 539,0,0
thread block = 540,0,0
thread block = 541,0,0
thread block = 542,0,0
thread block = 543,0,0
thread block = 544,0,0
thread block = 545,0,0
thread block = 546,0,0
thread block = 547,0,0
thread block = 548,0,0
thread block = 549,0,0
thread block = 550,0,0
thread block = 551,0,0
thread block = 552,0,0
thread block = 553,0,0
thread block = 554,0,0
thread block = 555,0,0
thread block = 556,0,0
thread block = 557,0,0
thread block = 558,0,0
thread block = 559,0,0
thread block = 560,0,0
thread block = 561,0,0
thread block = 562,0,0
thread block = 563,0,0
thread block = 564,0,0
thread block = 565,0,0
thread block = 566,0,0
thread block = 567,0,0
thread block = 568,0,0
thread block = 569,0,0
thread block = 570,0,0
thread block = 571,0,0
thread block = 572,0,0
thread block = 573,0,0
thread block = 574,0,0
thread block = 575,0,0
thread block = 576,0,0
thread block = 577,0,0
thread block = 578,0,0
thread block = 579,0,0
thread block = 580,0,0
thread block = 581,0,0
thread block = 582,0,0
thread block = 583,0,0
thread block = 584,0,0
thread block = 585,0,0
thread block = 586,0,0
thread block = 587,0,0
thread block = 588,0,0
thread block = 589,0,0
thread block = 590,0,0
thread block = 591,0,0
thread block = 592,0,0
thread block = 593,0,0
thread block = 594,0,0
thread block = 595,0,0
thread block = 596,0,0
thread block = 597,0,0
thread block = 598,0,0
thread block = 599,0,0
thread block = 600,0,0
thread block = 601,0,0
thread block = 602,0,0
thread block = 603,0,0
thread block = 604,0,0
thread block = 605,0,0
thread block = 606,0,0
thread block = 607,0,0
thread block = 608,0,0
thread block = 609,0,0
thread block = 610,0,0
thread block = 611,0,0
thread block = 612,0,0
thread block = 613,0,0
thread block = 614,0,0
thread block = 615,0,0
thread block = 616,0,0
thread block = 617,0,0
thread block = 618,0,0
thread block = 619,0,0
thread block = 620,0,0
thread block = 621,0,0
thread block = 622,0,0
thread block = 623,0,0
thread block = 624,0,0
thread block = 625,0,0
thread block = 626,0,0
thread block = 627,0,0
thread block = 628,0,0
thread block = 629,0,0
thread block = 630,0,0
thread block = 631,0,0
thread block = 632,0,0
thread block = 633,0,0
thread block = 634,0,0
thread block = 635,0,0
thread block = 636,0,0
thread block = 637,0,0
thread block = 638,0,0
thread block = 639,0,0
thread block = 640,0,0
thread block = 641,0,0
thread block = 642,0,0
thread block = 643,0,0
thread block = 644,0,0
thread block = 645,0,0
thread block = 646,0,0
thread block = 647,0,0
thread block = 648,0,0
thread block = 649,0,0
thread block = 650,0,0
thread block = 651,0,0
thread block = 652,0,0
thread block = 653,0,0
thread block = 654,0,0
thread block = 655,0,0
thread block = 656,0,0
thread block = 657,0,0
thread block = 658,0,0
thread block = 659,0,0
thread block = 660,0,0
thread block = 661,0,0
thread block = 662,0,0
thread block = 663,0,0
thread block = 664,0,0
thread block = 665,0,0
thread block = 666,0,0
thread block = 667,0,0
thread block = 668,0,0
thread block = 669,0,0
thread block = 670,0,0
thread block = 671,0,0
thread block = 672,0,0
thread block = 673,0,0
thread block = 674,0,0
thread block = 675,0,0
thread block = 676,0,0
thread block = 677,0,0
thread block = 678,0,0
thread block = 679,0,0
thread block = 680,0,0
thread block = 681,0,0
thread block = 682,0,0
thread block = 683,0,0
thread block = 684,0,0
thread block = 685,0,0
thread block = 686,0,0
thread block = 687,0,0
thread block = 688,0,0
thread block = 689,0,0
thread block = 690,0,0
thread block = 691,0,0
thread block = 692,0,0
thread block = 693,0,0
thread block = 694,0,0
thread block = 695,0,0
thread block = 696,0,0
thread block = 697,0,0
thread block = 698,0,0
thread block = 699,0,0
thread block = 700,0,0
thread block = 701,0,0
thread block = 702,0,0
thread block = 703,0,0
thread block = 704,0,0
thread block = 705,0,0
thread block = 706,0,0
thread block = 707,0,0
thread block = 708,0,0
thread block = 709,0,0
thread block = 710,0,0
thread block = 711,0,0
thread block = 712,0,0
thread block = 713,0,0
thread block = 714,0,0
thread block = 715,0,0
thread block = 716,0,0
thread block = 717,0,0
thread block = 718,0,0
thread block = 719,0,0
thread block = 720,0,0
thread block = 721,0,0
thread block = 722,0,0
thread block = 723,0,0
thread block = 724,0,0
thread block = 725,0,0
thread block = 726,0,0
thread block = 727,0,0
thread block = 728,0,0
thread block = 729,0,0
thread block = 730,0,0
thread block = 731,0,0
thread block = 732,0,0
thread block = 733,0,0
thread block = 734,0,0
thread block = 735,0,0
thread block = 736,0,0
thread block = 737,0,0
thread block = 738,0,0
thread block = 739,0,0
thread block = 740,0,0
thread block = 741,0,0
thread block = 742,0,0
thread block = 743,0,0
thread block = 744,0,0
thread block = 745,0,0
thread block = 746,0,0
thread block = 747,0,0
thread block = 748,0,0
thread block = 749,0,0
thread block = 750,0,0
thread block = 751,0,0
thread block = 752,0,0
thread block = 753,0,0
thread block = 754,0,0
thread block = 755,0,0
thread block = 756,0,0
thread block = 757,0,0
thread block = 758,0,0
thread block = 759,0,0
thread block = 760,0,0
thread block = 761,0,0
thread block = 762,0,0
thread block = 763,0,0
thread block = 764,0,0
thread block = 765,0,0
thread block = 766,0,0
thread block = 767,0,0
thread block = 768,0,0
thread block = 769,0,0
thread block = 770,0,0
thread block = 771,0,0
thread block = 772,0,0
thread block = 773,0,0
thread block = 774,0,0
thread block = 775,0,0
thread block = 776,0,0
thread block = 777,0,0
thread block = 778,0,0
thread block = 779,0,0
thread block = 780,0,0
thread block = 781,0,0
thread block = 782,0,0
thread block = 783,0,0
thread block = 784,0,0
thread block = 785,0,0
thread block = 786,0,0
thread block = 787,0,0
thread block = 788,0,0
thread block = 789,0,0
thread block = 790,0,0
thread block = 791,0,0
thread block = 792,0,0
thread block = 793,0,0
thread block = 794,0,0
thread block = 795,0,0
thread block = 796,0,0
thread block = 797,0,0
thread block = 798,0,0
thread block = 799,0,0
thread block = 800,0,0
thread block = 801,0,0
thread block = 802,0,0
thread block = 803,0,0
thread block = 804,0,0
thread block = 805,0,0
thread block = 806,0,0
thread block = 807,0,0
thread block = 808,0,0
thread block = 809,0,0
thread block = 810,0,0
thread block = 811,0,0
thread block = 812,0,0
thread block = 813,0,0
thread block = 814,0,0
thread block = 815,0,0
thread block = 816,0,0
thread block = 817,0,0
thread block = 818,0,0
thread block = 819,0,0
thread block = 820,0,0
thread block = 821,0,0
thread block = 822,0,0
thread block = 823,0,0
thread block = 824,0,0
thread block = 825,0,0
thread block = 826,0,0
thread block = 827,0,0
thread block = 828,0,0
thread block = 829,0,0
thread block = 830,0,0
thread block = 831,0,0
thread block = 832,0,0
thread block = 833,0,0
thread block = 834,0,0
thread block = 835,0,0
thread block = 836,0,0
thread block = 837,0,0
thread block = 838,0,0
thread block = 839,0,0
thread block = 840,0,0
thread block = 841,0,0
thread block = 842,0,0
thread block = 843,0,0
thread block = 844,0,0
thread block = 845,0,0
thread block = 846,0,0
thread block = 847,0,0
thread block = 848,0,0
thread block = 849,0,0
thread block = 850,0,0
thread block = 851,0,0
thread block = 852,0,0
thread block = 853,0,0
thread block = 854,0,0
thread block = 855,0,0
thread block = 856,0,0
thread block = 857,0,0
thread block = 858,0,0
thread block = 859,0,0
thread block = 860,0,0
thread block = 861,0,0
thread block = 862,0,0
thread block = 863,0,0
thread block = 864,0,0
thread block = 865,0,0
thread block = 866,0,0
thread block = 867,0,0
thread block = 868,0,0
thread block = 869,0,0
thread block = 870,0,0
thread block = 871,0,0
thread block = 872,0,0
thread block = 873,0,0
thread block = 874,0,0
thread block = 875,0,0
thread block = 876,0,0
thread block = 877,0,0
thread block = 878,0,0
thread block = 879,0,0
thread block = 880,0,0
thread block = 881,0,0
thread block = 882,0,0
thread block = 883,0,0
thread block = 884,0,0
thread block = 885,0,0
thread block = 886,0,0
thread block = 887,0,0
thread block = 888,0,0
thread block = 889,0,0
thread block = 890,0,0
thread block = 891,0,0
thread block = 892,0,0
thread block = 893,0,0
thread block = 894,0,0
thread block = 895,0,0
thread block = 896,0,0
thread block = 897,0,0
thread block = 898,0,0
thread block = 899,0,0
thread block = 900,0,0
thread block = 901,0,0
thread block = 902,0,0
thread block = 903,0,0
thread block = 904,0,0
thread block = 905,0,0
thread block = 906,0,0
thread block = 907,0,0
thread block = 908,0,0
thread block = 909,0,0
thread block = 910,0,0
thread block = 911,0,0
thread block = 912,0,0
thread block = 913,0,0
thread block = 914,0,0
thread block = 915,0,0
thread block = 916,0,0
thread block = 917,0,0
thread block = 918,0,0
thread block = 919,0,0
thread block = 920,0,0
thread block = 921,0,0
thread block = 922,0,0
thread block = 923,0,0
thread block = 924,0,0
thread block = 925,0,0
thread block = 926,0,0
thread block = 927,0,0
thread block = 928,0,0
thread block = 929,0,0
thread block = 930,0,0
thread block = 931,0,0
thread block = 932,0,0
thread block = 933,0,0
thread block = 934,0,0
thread block = 935,0,0
thread block = 936,0,0
thread block = 937,0,0
thread block = 938,0,0
thread block = 939,0,0
thread block = 940,0,0
thread block = 941,0,0
thread block = 942,0,0
thread block = 943,0,0
thread block = 944,0,0
thread block = 945,0,0
thread block = 946,0,0
thread block = 947,0,0
thread block = 948,0,0
thread block = 949,0,0
thread block = 950,0,0
thread block = 951,0,0
thread block = 952,0,0
thread block = 953,0,0
thread block = 954,0,0
thread block = 955,0,0
thread block = 956,0,0
thread block = 957,0,0
thread block = 958,0,0
thread block = 959,0,0
thread block = 960,0,0
thread block = 961,0,0
thread block = 962,0,0
thread block = 963,0,0
thread block = 964,0,0
thread block = 965,0,0
thread block = 966,0,0
thread block = 967,0,0
thread block = 968,0,0
thread block = 969,0,0
thread block = 970,0,0
thread block = 971,0,0
thread block = 972,0,0
thread block = 973,0,0
thread block = 974,0,0
thread block = 975,0,0
thread block = 976,0,0
thread block = 977,0,0
thread block = 978,0,0
thread block = 979,0,0
thread block = 980,0,0
thread block = 981,0,0
thread block = 982,0,0
thread block = 983,0,0
thread block = 984,0,0
thread block = 985,0,0
thread block = 986,0,0
thread block = 987,0,0
thread block = 988,0,0
thread block = 989,0,0
thread block = 990,0,0
thread block = 991,0,0
thread block = 992,0,0
thread block = 993,0,0
thread block = 994,0,0
thread block = 995,0,0
thread block = 996,0,0
thread block = 997,0,0
thread block = 998,0,0
thread block = 999,0,0
thread block = 1000,0,0
thread block = 1001,0,0
thread block = 1002,0,0
thread block = 1003,0,0
thread block = 1004,0,0
thread block = 1005,0,0
thread block = 1006,0,0
thread block = 1007,0,0
thread block = 1008,0,0
thread block = 1009,0,0
thread block = 1010,0,0
thread block = 1011,0,0
thread block = 1012,0,0
thread block = 1013,0,0
thread block = 1014,0,0
thread block = 1015,0,0
thread block = 1016,0,0
thread block = 1017,0,0
thread block = 1018,0,0
thread block = 1019,0,0
thread block = 1020,0,0
thread block = 1021,0,0
thread block = 1022,0,0
thread block = 1023,0,0
thread block = 1024,0,0
thread block = 1025,0,0
thread block = 1026,0,0
thread block = 1027,0,0
thread block = 1028,0,0
thread block = 1029,0,0
thread block = 1030,0,0
thread block = 1031,0,0
thread block = 1032,0,0
thread block = 1033,0,0
thread block = 1034,0,0
thread block = 1035,0,0
thread block = 1036,0,0
thread block = 1037,0,0
thread block = 1038,0,0
thread block = 1039,0,0
thread block = 1040,0,0
thread block = 1041,0,0
thread block = 1042,0,0
thread block = 1043,0,0
thread block = 1044,0,0
thread block = 1045,0,0
thread block = 1046,0,0
thread block = 1047,0,0
thread block = 1048,0,0
thread block = 1049,0,0
thread block = 1050,0,0
thread block = 1051,0,0
thread block = 1052,0,0
thread block = 1053,0,0
thread block = 1054,0,0
thread block = 1055,0,0
thread block = 1056,0,0
thread block = 1057,0,0
thread block = 1058,0,0
thread block = 1059,0,0
thread block = 1060,0,0
thread block = 1061,0,0
thread block = 1062,0,0
thread block = 1063,0,0
thread block = 1064,0,0
thread block = 1065,0,0
thread block = 1066,0,0
thread block = 1067,0,0
thread block = 1068,0,0
thread block = 1069,0,0
thread block = 1070,0,0
thread block = 1071,0,0
thread block = 1072,0,0
thread block = 1073,0,0
thread block = 1074,0,0
thread block = 1075,0,0
thread block = 1076,0,0
thread block = 1077,0,0
thread block = 1078,0,0
thread block = 1079,0,0
thread block = 1080,0,0
thread block = 1081,0,0
thread block = 1082,0,0
thread block = 1083,0,0
thread block = 1084,0,0
thread block = 1085,0,0
thread block = 1086,0,0
thread block = 1087,0,0
thread block = 1088,0,0
thread block = 1089,0,0
thread block = 1090,0,0
thread block = 1091,0,0
thread block = 1092,0,0
thread block = 1093,0,0
thread block = 1094,0,0
thread block = 1095,0,0
thread block = 1096,0,0
thread block = 1097,0,0
thread block = 1098,0,0
thread block = 1099,0,0
thread block = 1100,0,0
thread block = 1101,0,0
thread block = 1102,0,0
thread block = 1103,0,0
thread block = 1104,0,0
thread block = 1105,0,0
thread block = 1106,0,0
thread block = 1107,0,0
thread block = 1108,0,0
thread block = 1109,0,0
thread block = 1110,0,0
thread block = 1111,0,0
thread block = 1112,0,0
thread block = 1113,0,0
thread block = 1114,0,0
thread block = 1115,0,0
thread block = 1116,0,0
thread block = 1117,0,0
thread block = 1118,0,0
thread block = 1119,0,0
thread block = 1120,0,0
thread block = 1121,0,0
thread block = 1122,0,0
thread block = 1123,0,0
thread block = 1124,0,0
thread block = 1125,0,0
thread block = 1126,0,0
thread block = 1127,0,0
thread block = 1128,0,0
thread block = 1129,0,0
thread block = 1130,0,0
thread block = 1131,0,0
thread block = 1132,0,0
thread block = 1133,0,0
thread block = 1134,0,0
thread block = 1135,0,0
thread block = 1136,0,0
thread block = 1137,0,0
thread block = 1138,0,0
thread block = 1139,0,0
thread block = 1140,0,0
thread block = 1141,0,0
thread block = 1142,0,0
thread block = 1143,0,0
thread block = 1144,0,0
thread block = 1145,0,0
thread block = 1146,0,0
thread block = 1147,0,0
thread block = 1148,0,0
thread block = 1149,0,0
thread block = 1150,0,0
thread block = 1151,0,0
thread block = 1152,0,0
thread block = 1153,0,0
thread block = 1154,0,0
thread block = 1155,0,0
thread block = 1156,0,0
thread block = 1157,0,0
thread block = 1158,0,0
thread block = 1159,0,0
thread block = 1160,0,0
thread block = 1161,0,0
thread block = 1162,0,0
thread block = 1163,0,0
thread block = 1164,0,0
thread block = 1165,0,0
thread block = 1166,0,0
thread block = 1167,0,0
thread block = 1168,0,0
thread block = 1169,0,0
thread block = 1170,0,0
thread block = 1171,0,0
thread block = 1172,0,0
thread block = 1173,0,0
thread block = 1174,0,0
thread block = 1175,0,0
thread block = 1176,0,0
thread block = 1177,0,0
thread block = 1178,0,0
thread block = 1179,0,0
thread block = 1180,0,0
thread block = 1181,0,0
thread block = 1182,0,0
thread block = 1183,0,0
thread block = 1184,0,0
thread block = 1185,0,0
thread block = 1186,0,0
thread block = 1187,0,0
thread block = 1188,0,0
thread block = 1189,0,0
thread block = 1190,0,0
thread block = 1191,0,0
thread block = 1192,0,0
thread block = 1193,0,0
thread block = 1194,0,0
thread block = 1195,0,0
thread block = 1196,0,0
thread block = 1197,0,0
thread block = 1198,0,0
thread block = 1199,0,0
thread block = 1200,0,0
thread block = 1201,0,0
thread block = 1202,0,0
thread block = 1203,0,0
thread block = 1204,0,0
thread block = 1205,0,0
thread block = 1206,0,0
thread block = 1207,0,0
thread block = 1208,0,0
thread block = 1209,0,0
thread block = 1210,0,0
thread block = 1211,0,0
thread block = 1212,0,0
thread block = 1213,0,0
thread block = 1214,0,0
thread block = 1215,0,0
thread block = 1216,0,0
thread block = 1217,0,0
thread block = 1218,0,0
thread block = 1219,0,0
thread block = 1220,0,0
thread block = 1221,0,0
thread block = 1222,0,0
thread block = 1223,0,0
thread block = 1224,0,0
thread block = 1225,0,0
thread block = 1226,0,0
thread block = 1227,0,0
thread block = 1228,0,0
thread block = 1229,0,0
thread block = 1230,0,0
thread block = 1231,0,0
thread block = 1232,0,0
thread block = 1233,0,0
thread block = 1234,0,0
thread block = 1235,0,0
thread block = 1236,0,0
thread block = 1237,0,0
thread block = 1238,0,0
thread block = 1239,0,0
thread block = 1240,0,0
thread block = 1241,0,0
thread block = 1242,0,0
thread block = 1243,0,0
thread block = 1244,0,0
thread block = 1245,0,0
thread block = 1246,0,0
thread block = 1247,0,0
thread block = 1248,0,0
thread block = 1249,0,0
thread block = 1250,0,0
thread block = 1251,0,0
thread block = 1252,0,0
thread block = 1253,0,0
thread block = 1254,0,0
thread block = 1255,0,0
thread block = 1256,0,0
thread block = 1257,0,0
thread block = 1258,0,0
thread block = 1259,0,0
thread block = 1260,0,0
thread block = 1261,0,0
thread block = 1262,0,0
thread block = 1263,0,0
thread block = 1264,0,0
thread block = 1265,0,0
thread block = 1266,0,0
thread block = 1267,0,0
thread block = 1268,0,0
thread block = 1269,0,0
thread block = 1270,0,0
thread block = 1271,0,0
thread block = 1272,0,0
thread block = 1273,0,0
thread block = 1274,0,0
thread block = 1275,0,0
thread block = 1276,0,0
thread block = 1277,0,0
thread block = 1278,0,0
thread block = 1279,0,0
thread block = 1280,0,0
thread block = 1281,0,0
thread block = 1282,0,0
thread block = 1283,0,0
thread block = 1284,0,0
thread block = 1285,0,0
thread block = 1286,0,0
thread block = 1287,0,0
thread block = 1288,0,0
thread block = 1289,0,0
thread block = 1290,0,0
thread block = 1291,0,0
thread block = 1292,0,0
thread block = 1293,0,0
thread block = 1294,0,0
thread block = 1295,0,0
thread block = 1296,0,0
thread block = 1297,0,0
thread block = 1298,0,0
thread block = 1299,0,0
thread block = 1300,0,0
thread block = 1301,0,0
thread block = 1302,0,0
thread block = 1303,0,0
thread block = 1304,0,0
thread block = 1305,0,0
thread block = 1306,0,0
thread block = 1307,0,0
thread block = 1308,0,0
thread block = 1309,0,0
thread block = 1310,0,0
thread block = 1311,0,0
thread block = 1312,0,0
thread block = 1313,0,0
thread block = 1314,0,0
thread block = 1315,0,0
thread block = 1316,0,0
thread block = 1317,0,0
thread block = 1318,0,0
thread block = 1319,0,0
thread block = 1320,0,0
thread block = 1321,0,0
thread block = 1322,0,0
thread block = 1323,0,0
thread block = 1324,0,0
thread block = 1325,0,0
thread block = 1326,0,0
thread block = 1327,0,0
thread block = 1328,0,0
thread block = 1329,0,0
thread block = 1330,0,0
thread block = 1331,0,0
thread block = 1332,0,0
thread block = 1333,0,0
thread block = 1334,0,0
thread block = 1335,0,0
thread block = 1336,0,0
thread block = 1337,0,0
thread block = 1338,0,0
thread block = 1339,0,0
thread block = 1340,0,0
thread block = 1341,0,0
thread block = 1342,0,0
thread block = 1343,0,0
thread block = 1344,0,0
thread block = 1345,0,0
thread block = 1346,0,0
thread block = 1347,0,0
thread block = 1348,0,0
thread block = 1349,0,0
thread block = 1350,0,0
thread block = 1351,0,0
thread block = 1352,0,0
thread block = 1353,0,0
thread block = 1354,0,0
thread block = 1355,0,0
thread block = 1356,0,0
thread block = 1357,0,0
thread block = 1358,0,0
thread block = 1359,0,0
thread block = 1360,0,0
thread block = 1361,0,0
thread block = 1362,0,0
thread block = 1363,0,0
thread block = 1364,0,0
thread block = 1365,0,0
thread block = 1366,0,0
thread block = 1367,0,0
thread block = 1368,0,0
thread block = 1369,0,0
thread block = 1370,0,0
thread block = 1371,0,0
thread block = 1372,0,0
thread block = 1373,0,0
thread block = 1374,0,0
thread block = 1375,0,0
thread block = 1376,0,0
thread block = 1377,0,0
thread block = 1378,0,0
thread block = 1379,0,0
thread block = 1380,0,0
thread block = 1381,0,0
thread block = 1382,0,0
thread block = 1383,0,0
thread block = 1384,0,0
thread block = 1385,0,0
thread block = 1386,0,0
thread block = 1387,0,0
thread block = 1388,0,0
thread block = 1389,0,0
thread block = 1390,0,0
thread block = 1391,0,0
thread block = 1392,0,0
thread block = 1393,0,0
thread block = 1394,0,0
thread block = 1395,0,0
thread block = 1396,0,0
thread block = 1397,0,0
thread block = 1398,0,0
thread block = 1399,0,0
thread block = 1400,0,0
thread block = 1401,0,0
thread block = 1402,0,0
thread block = 1403,0,0
thread block = 1404,0,0
thread block = 1405,0,0
thread block = 1406,0,0
thread block = 1407,0,0
thread block = 1408,0,0
thread block = 1409,0,0
thread block = 1410,0,0
thread block = 1411,0,0
thread block = 1412,0,0
thread block = 1413,0,0
thread block = 1414,0,0
thread block = 1415,0,0
thread block = 1416,0,0
thread block = 1417,0,0
thread block = 1418,0,0
thread block = 1419,0,0
thread block = 1420,0,0
thread block = 1421,0,0
thread block = 1422,0,0
thread block = 1423,0,0
thread block = 1424,0,0
thread block = 1425,0,0
thread block = 1426,0,0
thread block = 1427,0,0
thread block = 1428,0,0
thread block = 1429,0,0
thread block = 1430,0,0
thread block = 1431,0,0
thread block = 1432,0,0
thread block = 1433,0,0
thread block = 1434,0,0
thread block = 1435,0,0
thread block = 1436,0,0
thread block = 1437,0,0
thread block = 1438,0,0
thread block = 1439,0,0
thread block = 1440,0,0
thread block = 1441,0,0
thread block = 1442,0,0
thread block = 1443,0,0
thread block = 1444,0,0
thread block = 1445,0,0
thread block = 1446,0,0
thread block = 1447,0,0
thread block = 1448,0,0
thread block = 1449,0,0
thread block = 1450,0,0
thread block = 1451,0,0
thread block = 1452,0,0
thread block = 1453,0,0
thread block = 1454,0,0
thread block = 1455,0,0
thread block = 1456,0,0
thread block = 1457,0,0
thread block = 1458,0,0
thread block = 1459,0,0
thread block = 1460,0,0
thread block = 1461,0,0
thread block = 1462,0,0
thread block = 1463,0,0
thread block = 1464,0,0
thread block = 1465,0,0
thread block = 1466,0,0
thread block = 1467,0,0
thread block = 1468,0,0
thread block = 1469,0,0
thread block = 1470,0,0
thread block = 1471,0,0
thread block = 1472,0,0
thread block = 1473,0,0
thread block = 1474,0,0
thread block = 1475,0,0
thread block = 1476,0,0
thread block = 1477,0,0
thread block = 1478,0,0
thread block = 1479,0,0
thread block = 1480,0,0
thread block = 1481,0,0
thread block = 1482,0,0
thread block = 1483,0,0
thread block = 1484,0,0
thread block = 1485,0,0
thread block = 1486,0,0
thread block = 1487,0,0
thread block = 1488,0,0
thread block = 1489,0,0
thread block = 1490,0,0
thread block = 1491,0,0
thread block = 1492,0,0
thread block = 1493,0,0
thread block = 1494,0,0
thread block = 1495,0,0
thread block = 1496,0,0
thread block = 1497,0,0
thread block = 1498,0,0
thread block = 1499,0,0
thread block = 1500,0,0
thread block = 1501,0,0
thread block = 1502,0,0
thread block = 1503,0,0
thread block = 1504,0,0
thread block = 1505,0,0
thread block = 1506,0,0
thread block = 1507,0,0
thread block = 1508,0,0
thread block = 1509,0,0
thread block = 1510,0,0
thread block = 1511,0,0
thread block = 1512,0,0
thread block = 1513,0,0
thread block = 1514,0,0
thread block = 1515,0,0
thread block = 1516,0,0
thread block = 1517,0,0
thread block = 1518,0,0
thread block = 1519,0,0
thread block = 1520,0,0
thread block = 1521,0,0
thread block = 1522,0,0
thread block = 1523,0,0
thread block = 1524,0,0
thread block = 1525,0,0
thread block = 1526,0,0
thread block = 1527,0,0
thread block = 1528,0,0
thread block = 1529,0,0
thread block = 1530,0,0
thread block = 1531,0,0
thread block = 1532,0,0
thread block = 1533,0,0
thread block = 1534,0,0
thread block = 1535,0,0
thread block = 1536,0,0
thread block = 1537,0,0
thread block = 1538,0,0
thread block = 1539,0,0
thread block = 1540,0,0
thread block = 1541,0,0
thread block = 1542,0,0
thread block = 1543,0,0
thread block = 1544,0,0
thread block = 1545,0,0
thread block = 1546,0,0
thread block = 1547,0,0
thread block = 1548,0,0
thread block = 1549,0,0
thread block = 1550,0,0
thread block = 1551,0,0
thread block = 1552,0,0
thread block = 1553,0,0
thread block = 1554,0,0
thread block = 1555,0,0
thread block = 1556,0,0
thread block = 1557,0,0
thread block = 1558,0,0
thread block = 1559,0,0
thread block = 1560,0,0
thread block = 1561,0,0
thread block = 1562,0,0
thread block = 1563,0,0
thread block = 1564,0,0
thread block = 1565,0,0
thread block = 1566,0,0
thread block = 1567,0,0
thread block = 1568,0,0
thread block = 1569,0,0
thread block = 1570,0,0
thread block = 1571,0,0
thread block = 1572,0,0
thread block = 1573,0,0
thread block = 1574,0,0
thread block = 1575,0,0
thread block = 1576,0,0
thread block = 1577,0,0
thread block = 1578,0,0
thread block = 1579,0,0
thread block = 1580,0,0
thread block = 1581,0,0
thread block = 1582,0,0
thread block = 1583,0,0
thread block = 1584,0,0
thread block = 1585,0,0
thread block = 1586,0,0
thread block = 1587,0,0
thread block = 1588,0,0
thread block = 1589,0,0
thread block = 1590,0,0
thread block = 1591,0,0
thread block = 1592,0,0
thread block = 1593,0,0
thread block = 1594,0,0
thread block = 1595,0,0
thread block = 1596,0,0
thread block = 1597,0,0
thread block = 1598,0,0
thread block = 1599,0,0
thread block = 1600,0,0
thread block = 1601,0,0
thread block = 1602,0,0
thread block = 1603,0,0
thread block = 1604,0,0
thread block = 1605,0,0
thread block = 1606,0,0
thread block = 1607,0,0
thread block = 1608,0,0
thread block = 1609,0,0
thread block = 1610,0,0
thread block = 1611,0,0
thread block = 1612,0,0
thread block = 1613,0,0
thread block = 1614,0,0
thread block = 1615,0,0
thread block = 1616,0,0
thread block = 1617,0,0
thread block = 1618,0,0
thread block = 1619,0,0
thread block = 1620,0,0
thread block = 1621,0,0
thread block = 1622,0,0
thread block = 1623,0,0
thread block = 1624,0,0
thread block = 1625,0,0
thread block = 1626,0,0
thread block = 1627,0,0
thread block = 1628,0,0
thread block = 1629,0,0
thread block = 1630,0,0
thread block = 1631,0,0
thread block = 1632,0,0
thread block = 1633,0,0
thread block = 1634,0,0
thread block = 1635,0,0
thread block = 1636,0,0
thread block = 1637,0,0
thread block = 1638,0,0
thread block = 1639,0,0
thread block = 1640,0,0
thread block = 1641,0,0
thread block = 1642,0,0
thread block = 1643,0,0
thread block = 1644,0,0
thread block = 1645,0,0
thread block = 1646,0,0
thread block = 1647,0,0
thread block = 1648,0,0
thread block = 1649,0,0
thread block = 1650,0,0
thread block = 1651,0,0
thread block = 1652,0,0
thread block = 1653,0,0
thread block = 1654,0,0
thread block = 1655,0,0
thread block = 1656,0,0
thread block = 1657,0,0
thread block = 1658,0,0
thread block = 1659,0,0
thread block = 1660,0,0
thread block = 1661,0,0
thread block = 1662,0,0
thread block = 1663,0,0
thread block = 1664,0,0
thread block = 1665,0,0
thread block = 1666,0,0
thread block = 1667,0,0
thread block = 1668,0,0
thread block = 1669,0,0
thread block = 1670,0,0
thread block = 1671,0,0
thread block = 1672,0,0
thread block = 1673,0,0
thread block = 1674,0,0
thread block = 1675,0,0
thread block = 1676,0,0
thread block = 1677,0,0
thread block = 1678,0,0
thread block = 1679,0,0
thread block = 1680,0,0
thread block = 1681,0,0
thread block = 1682,0,0
thread block = 1683,0,0
thread block = 1684,0,0
thread block = 1685,0,0
thread block = 1686,0,0
thread block = 1687,0,0
thread block = 1688,0,0
thread block = 1689,0,0
thread block = 1690,0,0
thread block = 1691,0,0
thread block = 1692,0,0
thread block = 1693,0,0
thread block = 1694,0,0
thread block = 1695,0,0
thread block = 1696,0,0
thread block = 1697,0,0
thread block = 1698,0,0
thread block = 1699,0,0
thread block = 1700,0,0
thread block = 1701,0,0
thread block = 1702,0,0
thread block = 1703,0,0
thread block = 1704,0,0
thread block = 1705,0,0
thread block = 1706,0,0
thread block = 1707,0,0
thread block = 1708,0,0
thread block = 1709,0,0
thread block = 1710,0,0
thread block = 1711,0,0
thread block = 1712,0,0
thread block = 1713,0,0
thread block = 1714,0,0
thread block = 1715,0,0
thread block = 1716,0,0
thread block = 1717,0,0
thread block = 1718,0,0
thread block = 1719,0,0
thread block = 1720,0,0
thread block = 1721,0,0
thread block = 1722,0,0
thread block = 1723,0,0
thread block = 1724,0,0
thread block = 1725,0,0
thread block = 1726,0,0
thread block = 1727,0,0
thread block = 1728,0,0
thread block = 1729,0,0
thread block = 1730,0,0
thread block = 1731,0,0
thread block = 1732,0,0
thread block = 1733,0,0
thread block = 1734,0,0
thread block = 1735,0,0
thread block = 1736,0,0
thread block = 1737,0,0
thread block = 1738,0,0
thread block = 1739,0,0
thread block = 1740,0,0
thread block = 1741,0,0
thread block = 1742,0,0
thread block = 1743,0,0
thread block = 1744,0,0
thread block = 1745,0,0
thread block = 1746,0,0
thread block = 1747,0,0
thread block = 1748,0,0
thread block = 1749,0,0
thread block = 1750,0,0
thread block = 1751,0,0
thread block = 1752,0,0
thread block = 1753,0,0
thread block = 1754,0,0
thread block = 1755,0,0
thread block = 1756,0,0
thread block = 1757,0,0
thread block = 1758,0,0
thread block = 1759,0,0
thread block = 1760,0,0
thread block = 1761,0,0
thread block = 1762,0,0
thread block = 1763,0,0
thread block = 1764,0,0
thread block = 1765,0,0
thread block = 1766,0,0
thread block = 1767,0,0
thread block = 1768,0,0
thread block = 1769,0,0
thread block = 1770,0,0
thread block = 1771,0,0
thread block = 1772,0,0
thread block = 1773,0,0
thread block = 1774,0,0
thread block = 1775,0,0
thread block = 1776,0,0
thread block = 1777,0,0
thread block = 1778,0,0
thread block = 1779,0,0
thread block = 1780,0,0
thread block = 1781,0,0
thread block = 1782,0,0
thread block = 1783,0,0
thread block = 1784,0,0
thread block = 1785,0,0
thread block = 1786,0,0
thread block = 1787,0,0
thread block = 1788,0,0
thread block = 1789,0,0
thread block = 1790,0,0
thread block = 1791,0,0
thread block = 1792,0,0
thread block = 1793,0,0
thread block = 1794,0,0
thread block = 1795,0,0
thread block = 1796,0,0
thread block = 1797,0,0
thread block = 1798,0,0
thread block = 1799,0,0
thread block = 1800,0,0
thread block = 1801,0,0
thread block = 1802,0,0
thread block = 1803,0,0
thread block = 1804,0,0
thread block = 1805,0,0
thread block = 1806,0,0
thread block = 1807,0,0
thread block = 1808,0,0
thread block = 1809,0,0
thread block = 1810,0,0
thread block = 1811,0,0
thread block = 1812,0,0
thread block = 1813,0,0
thread block = 1814,0,0
thread block = 1815,0,0
thread block = 1816,0,0
thread block = 1817,0,0
thread block = 1818,0,0
thread block = 1819,0,0
thread block = 1820,0,0
thread block = 1821,0,0
thread block = 1822,0,0
thread block = 1823,0,0
thread block = 1824,0,0
thread block = 1825,0,0
thread block = 1826,0,0
thread block = 1827,0,0
thread block = 1828,0,0
thread block = 1829,0,0
thread block = 1830,0,0
thread block = 1831,0,0
thread block = 1832,0,0
thread block = 1833,0,0
thread block = 1834,0,0
thread block = 1835,0,0
thread block = 1836,0,0
thread block = 1837,0,0
thread block = 1838,0,0
thread block = 1839,0,0
thread block = 1840,0,0
thread block = 1841,0,0
thread block = 1842,0,0
thread block = 1843,0,0
thread block = 1844,0,0
thread block = 1845,0,0
thread block = 1846,0,0
thread block = 1847,0,0
thread block = 1848,0,0
thread block = 1849,0,0
thread block = 1850,0,0
thread block = 1851,0,0
thread block = 1852,0,0
thread block = 1853,0,0
thread block = 1854,0,0
thread block = 1855,0,0
thread block = 1856,0,0
thread block = 1857,0,0
thread block = 1858,0,0
thread block = 1859,0,0
thread block = 1860,0,0
thread block = 1861,0,0
thread block = 1862,0,0
thread block = 1863,0,0
thread block = 1864,0,0
thread block = 1865,0,0
thread block = 1866,0,0
thread block = 1867,0,0
thread block = 1868,0,0
thread block = 1869,0,0
thread block = 1870,0,0
thread block = 1871,0,0
thread block = 1872,0,0
thread block = 1873,0,0
thread block = 1874,0,0
thread block = 1875,0,0
thread block = 1876,0,0
thread block = 1877,0,0
thread block = 1878,0,0
thread block = 1879,0,0
thread block = 1880,0,0
thread block = 1881,0,0
thread block = 1882,0,0
thread block = 1883,0,0
thread block = 1884,0,0
thread block = 1885,0,0
thread block = 1886,0,0
thread block = 1887,0,0
thread block = 1888,0,0
thread block = 1889,0,0
thread block = 1890,0,0
thread block = 1891,0,0
thread block = 1892,0,0
thread block = 1893,0,0
thread block = 1894,0,0
thread block = 1895,0,0
thread block = 1896,0,0
thread block = 1897,0,0
thread block = 1898,0,0
thread block = 1899,0,0
thread block = 1900,0,0
thread block = 1901,0,0
thread block = 1902,0,0
thread block = 1903,0,0
thread block = 1904,0,0
thread block = 1905,0,0
thread block = 1906,0,0
thread block = 1907,0,0
thread block = 1908,0,0
thread block = 1909,0,0
thread block = 1910,0,0
thread block = 1911,0,0
thread block = 1912,0,0
thread block = 1913,0,0
thread block = 1914,0,0
thread block = 1915,0,0
thread block = 1916,0,0
thread block = 1917,0,0
thread block = 1918,0,0
thread block = 1919,0,0
thread block = 1920,0,0
thread block = 1921,0,0
thread block = 1922,0,0
thread block = 1923,0,0
thread block = 1924,0,0
thread block = 1925,0,0
thread block = 1926,0,0
thread block = 1927,0,0
thread block = 1928,0,0
thread block = 1929,0,0
thread block = 1930,0,0
thread block = 1931,0,0
thread block = 1932,0,0
thread block = 1933,0,0
thread block = 1934,0,0
thread block = 1935,0,0
thread block = 1936,0,0
thread block = 1937,0,0
thread block = 1938,0,0
thread block = 1939,0,0
thread block = 1940,0,0
thread block = 1941,0,0
thread block = 1942,0,0
thread block = 1943,0,0
thread block = 1944,0,0
thread block = 1945,0,0
thread block = 1946,0,0
thread block = 1947,0,0
thread block = 1948,0,0
thread block = 1949,0,0
thread block = 1950,0,0
thread block = 1951,0,0
thread block = 1952,0,0
thread block = 1953,0,0
thread block = 1954,0,0
thread block = 1955,0,0
thread block = 1956,0,0
thread block = 1957,0,0
thread block = 1958,0,0
thread block = 1959,0,0
thread block = 1960,0,0
thread block = 1961,0,0
thread block = 1962,0,0
thread block = 1963,0,0
thread block = 1964,0,0
thread block = 1965,0,0
thread block = 1966,0,0
thread block = 1967,0,0
thread block = 1968,0,0
thread block = 1969,0,0
thread block = 1970,0,0
thread block = 1971,0,0
thread block = 1972,0,0
thread block = 1973,0,0
thread block = 1974,0,0
thread block = 1975,0,0
thread block = 1976,0,0
thread block = 1977,0,0
thread block = 1978,0,0
thread block = 1979,0,0
thread block = 1980,0,0
thread block = 1981,0,0
thread block = 1982,0,0
thread block = 1983,0,0
thread block = 1984,0,0
thread block = 1985,0,0
thread block = 1986,0,0
thread block = 1987,0,0
thread block = 1988,0,0
thread block = 1989,0,0
thread block = 1990,0,0
thread block = 1991,0,0
thread block = 1992,0,0
thread block = 1993,0,0
thread block = 1994,0,0
thread block = 1995,0,0
thread block = 1996,0,0
thread block = 1997,0,0
thread block = 1998,0,0
thread block = 1999,0,0
thread block = 2000,0,0
thread block = 2001,0,0
thread block = 2002,0,0
thread block = 2003,0,0
thread block = 2004,0,0
thread block = 2005,0,0
thread block = 2006,0,0
thread block = 2007,0,0
thread block = 2008,0,0
thread block = 2009,0,0
thread block = 2010,0,0
thread block = 2011,0,0
thread block = 2012,0,0
thread block = 2013,0,0
thread block = 2014,0,0
thread block = 2015,0,0
thread block = 2016,0,0
thread block = 2017,0,0
thread block = 2018,0,0
thread block = 2019,0,0
thread block = 2020,0,0
thread block = 2021,0,0
thread block = 2022,0,0
thread block = 2023,0,0
thread block = 2024,0,0
thread block = 2025,0,0
thread block = 2026,0,0
thread block = 2027,0,0
thread block = 2028,0,0
thread block = 2029,0,0
thread block = 2030,0,0
thread block = 2031,0,0
thread block = 2032,0,0
thread block = 2033,0,0
thread block = 2034,0,0
thread block = 2035,0,0
thread block = 2036,0,0
thread block = 2037,0,0
thread block = 2038,0,0
thread block = 2039,0,0
thread block = 2040,0,0
thread block = 2041,0,0
thread block = 2042,0,0
thread block = 2043,0,0
thread block = 2044,0,0
thread block = 2045,0,0
thread block = 2046,0,0
thread block = 2047,0,0
thread block = 2048,0,0
thread block = 2049,0,0
thread block = 2050,0,0
thread block = 2051,0,0
thread block = 2052,0,0
thread block = 2053,0,0
thread block = 2054,0,0
thread block = 2055,0,0
thread block = 2056,0,0
thread block = 2057,0,0
thread block = 2058,0,0
thread block = 2059,0,0
thread block = 2060,0,0
thread block = 2061,0,0
thread block = 2062,0,0
thread block = 2063,0,0
thread block = 2064,0,0
thread block = 2065,0,0
thread block = 2066,0,0
thread block = 2067,0,0
thread block = 2068,0,0
thread block = 2069,0,0
thread block = 2070,0,0
thread block = 2071,0,0
thread block = 2072,0,0
thread block = 2073,0,0
thread block = 2074,0,0
thread block = 2075,0,0
thread block = 2076,0,0
thread block = 2077,0,0
thread block = 2078,0,0
thread block = 2079,0,0
thread block = 2080,0,0
thread block = 2081,0,0
thread block = 2082,0,0
thread block = 2083,0,0
thread block = 2084,0,0
thread block = 2085,0,0
thread block = 2086,0,0
thread block = 2087,0,0
thread block = 2088,0,0
thread block = 2089,0,0
thread block = 2090,0,0
thread block = 2091,0,0
thread block = 2092,0,0
thread block = 2093,0,0
thread block = 2094,0,0
thread block = 2095,0,0
thread block = 2096,0,0
thread block = 2097,0,0
thread block = 2098,0,0
thread block = 2099,0,0
thread block = 2100,0,0
thread block = 2101,0,0
thread block = 2102,0,0
thread block = 2103,0,0
thread block = 2104,0,0
thread block = 2105,0,0
thread block = 2106,0,0
thread block = 2107,0,0
thread block = 2108,0,0
thread block = 2109,0,0
thread block = 2110,0,0
thread block = 2111,0,0
thread block = 2112,0,0
thread block = 2113,0,0
thread block = 2114,0,0
thread block = 2115,0,0
thread block = 2116,0,0
thread block = 2117,0,0
thread block = 2118,0,0
thread block = 2119,0,0
thread block = 2120,0,0
thread block = 2121,0,0
thread block = 2122,0,0
thread block = 2123,0,0
thread block = 2124,0,0
thread block = 2125,0,0
thread block = 2126,0,0
thread block = 2127,0,0
thread block = 2128,0,0
thread block = 2129,0,0
thread block = 2130,0,0
thread block = 2131,0,0
thread block = 2132,0,0
thread block = 2133,0,0
thread block = 2134,0,0
thread block = 2135,0,0
thread block = 2136,0,0
thread block = 2137,0,0
thread block = 2138,0,0
thread block = 2139,0,0
thread block = 2140,0,0
thread block = 2141,0,0
thread block = 2142,0,0
thread block = 2143,0,0
thread block = 2144,0,0
thread block = 2145,0,0
thread block = 2146,0,0
thread block = 2147,0,0
thread block = 2148,0,0
thread block = 2149,0,0
thread block = 2150,0,0
thread block = 2151,0,0
thread block = 2152,0,0
thread block = 2153,0,0
thread block = 2154,0,0
thread block = 2155,0,0
thread block = 2156,0,0
thread block = 2157,0,0
thread block = 2158,0,0
thread block = 2159,0,0
thread block = 2160,0,0
thread block = 2161,0,0
thread block = 2162,0,0
thread block = 2163,0,0
thread block = 2164,0,0
thread block = 2165,0,0
thread block = 2166,0,0
thread block = 2167,0,0
thread block = 2168,0,0
thread block = 2169,0,0
thread block = 2170,0,0
thread block = 2171,0,0
thread block = 2172,0,0
thread block = 2173,0,0
thread block = 2174,0,0
thread block = 2175,0,0
thread block = 2176,0,0
thread block = 2177,0,0
thread block = 2178,0,0
thread block = 2179,0,0
thread block = 2180,0,0
thread block = 2181,0,0
thread block = 2182,0,0
thread block = 2183,0,0
thread block = 2184,0,0
thread block = 2185,0,0
thread block = 2186,0,0
thread block = 2187,0,0
thread block = 2188,0,0
thread block = 2189,0,0
thread block = 2190,0,0
thread block = 2191,0,0
thread block = 2192,0,0
thread block = 2193,0,0
thread block = 2194,0,0
thread block = 2195,0,0
thread block = 2196,0,0
thread block = 2197,0,0
thread block = 2198,0,0
thread block = 2199,0,0
thread block = 2200,0,0
thread block = 2201,0,0
thread block = 2202,0,0
thread block = 2203,0,0
thread block = 2204,0,0
thread block = 2205,0,0
thread block = 2206,0,0
thread block = 2207,0,0
thread block = 2208,0,0
thread block = 2209,0,0
thread block = 2210,0,0
thread block = 2211,0,0
thread block = 2212,0,0
thread block = 2213,0,0
thread block = 2214,0,0
thread block = 2215,0,0
thread block = 2216,0,0
thread block = 2217,0,0
thread block = 2218,0,0
thread block = 2219,0,0
thread block = 2220,0,0
thread block = 2221,0,0
thread block = 2222,0,0
thread block = 2223,0,0
thread block = 2224,0,0
thread block = 2225,0,0
thread block = 2226,0,0
thread block = 2227,0,0
thread block = 2228,0,0
thread block = 2229,0,0
thread block = 2230,0,0
thread block = 2231,0,0
thread block = 2232,0,0
thread block = 2233,0,0
thread block = 2234,0,0
thread block = 2235,0,0
thread block = 2236,0,0
thread block = 2237,0,0
thread block = 2238,0,0
thread block = 2239,0,0
thread block = 2240,0,0
thread block = 2241,0,0
thread block = 2242,0,0
thread block = 2243,0,0
thread block = 2244,0,0
thread block = 2245,0,0
thread block = 2246,0,0
thread block = 2247,0,0
thread block = 2248,0,0
thread block = 2249,0,0
thread block = 2250,0,0
thread block = 2251,0,0
thread block = 2252,0,0
thread block = 2253,0,0
thread block = 2254,0,0
thread block = 2255,0,0
thread block = 2256,0,0
thread block = 2257,0,0
thread block = 2258,0,0
thread block = 2259,0,0
thread block = 2260,0,0
thread block = 2261,0,0
thread block = 2262,0,0
thread block = 2263,0,0
thread block = 2264,0,0
thread block = 2265,0,0
thread block = 2266,0,0
thread block = 2267,0,0
thread block = 2268,0,0
thread block = 2269,0,0
thread block = 2270,0,0
thread block = 2271,0,0
thread block = 2272,0,0
thread block = 2273,0,0
thread block = 2274,0,0
thread block = 2275,0,0
thread block = 2276,0,0
thread block = 2277,0,0
thread block = 2278,0,0
thread block = 2279,0,0
thread block = 2280,0,0
thread block = 2281,0,0
thread block = 2282,0,0
thread block = 2283,0,0
thread block = 2284,0,0
thread block = 2285,0,0
thread block = 2286,0,0
thread block = 2287,0,0
thread block = 2288,0,0
thread block = 2289,0,0
thread block = 2290,0,0
thread block = 2291,0,0
thread block = 2292,0,0
thread block = 2293,0,0
thread block = 2294,0,0
thread block = 2295,0,0
thread block = 2296,0,0
thread block = 2297,0,0
thread block = 2298,0,0
thread block = 2299,0,0
thread block = 2300,0,0
thread block = 2301,0,0
thread block = 2302,0,0
thread block = 2303,0,0
thread block = 2304,0,0
thread block = 2305,0,0
thread block = 2306,0,0
thread block = 2307,0,0
thread block = 2308,0,0
thread block = 2309,0,0
thread block = 2310,0,0
thread block = 2311,0,0
thread block = 2312,0,0
thread block = 2313,0,0
thread block = 2314,0,0
thread block = 2315,0,0
thread block = 2316,0,0
thread block = 2317,0,0
thread block = 2318,0,0
thread block = 2319,0,0
thread block = 2320,0,0
thread block = 2321,0,0
thread block = 2322,0,0
thread block = 2323,0,0
thread block = 2324,0,0
thread block = 2325,0,0
thread block = 2326,0,0
thread block = 2327,0,0
thread block = 2328,0,0
thread block = 2329,0,0
thread block = 2330,0,0
thread block = 2331,0,0
thread block = 2332,0,0
thread block = 2333,0,0
thread block = 2334,0,0
thread block = 2335,0,0
thread block = 2336,0,0
thread block = 2337,0,0
thread block = 2338,0,0
thread block = 2339,0,0
thread block = 2340,0,0
thread block = 2341,0,0
thread block = 2342,0,0
thread block = 2343,0,0
thread block = 2344,0,0
thread block = 2345,0,0
thread block = 2346,0,0
thread block = 2347,0,0
thread block = 2348,0,0
thread block = 2349,0,0
thread block = 2350,0,0
thread block = 2351,0,0
thread block = 2352,0,0
thread block = 2353,0,0
thread block = 2354,0,0
thread block = 2355,0,0
thread block = 2356,0,0
thread block = 2357,0,0
thread block = 2358,0,0
thread block = 2359,0,0
thread block = 2360,0,0
thread block = 2361,0,0
thread block = 2362,0,0
thread block = 2363,0,0
thread block = 2364,0,0
thread block = 2365,0,0
thread block = 2366,0,0
thread block = 2367,0,0
thread block = 2368,0,0
thread block = 2369,0,0
thread block = 2370,0,0
thread block = 2371,0,0
thread block = 2372,0,0
thread block = 2373,0,0
thread block = 2374,0,0
thread block = 2375,0,0
thread block = 2376,0,0
thread block = 2377,0,0
thread block = 2378,0,0
thread block = 2379,0,0
thread block = 2380,0,0
thread block = 2381,0,0
thread block = 2382,0,0
thread block = 2383,0,0
thread block = 2384,0,0
thread block = 2385,0,0
thread block = 2386,0,0
thread block = 2387,0,0
thread block = 2388,0,0
thread block = 2389,0,0
thread block = 2390,0,0
thread block = 2391,0,0
thread block = 2392,0,0
thread block = 2393,0,0
thread block = 2394,0,0
thread block = 2395,0,0
thread block = 2396,0,0
thread block = 2397,0,0
thread block = 2398,0,0
thread block = 2399,0,0
thread block = 2400,0,0
thread block = 2401,0,0
thread block = 2402,0,0
thread block = 2403,0,0
thread block = 2404,0,0
thread block = 2405,0,0
thread block = 2406,0,0
thread block = 2407,0,0
thread block = 2408,0,0
thread block = 2409,0,0
thread block = 2410,0,0
thread block = 2411,0,0
thread block = 2412,0,0
thread block = 2413,0,0
thread block = 2414,0,0
thread block = 2415,0,0
thread block = 2416,0,0
thread block = 2417,0,0
thread block = 2418,0,0
thread block = 2419,0,0
thread block = 2420,0,0
thread block = 2421,0,0
thread block = 2422,0,0
thread block = 2423,0,0
thread block = 2424,0,0
thread block = 2425,0,0
thread block = 2426,0,0
thread block = 2427,0,0
thread block = 2428,0,0
thread block = 2429,0,0
thread block = 2430,0,0
thread block = 2431,0,0
thread block = 2432,0,0
thread block = 2433,0,0
thread block = 2434,0,0
thread block = 2435,0,0
thread block = 2436,0,0
thread block = 2437,0,0
thread block = 2438,0,0
thread block = 2439,0,0
thread block = 2440,0,0
thread block = 2441,0,0
thread block = 2442,0,0
thread block = 2443,0,0
thread block = 2444,0,0
thread block = 2445,0,0
thread block = 2446,0,0
thread block = 2447,0,0
thread block = 2448,0,0
thread block = 2449,0,0
thread block = 2450,0,0
thread block = 2451,0,0
thread block = 2452,0,0
thread block = 2453,0,0
thread block = 2454,0,0
thread block = 2455,0,0
thread block = 2456,0,0
thread block = 2457,0,0
thread block = 2458,0,0
thread block = 2459,0,0
thread block = 2460,0,0
thread block = 2461,0,0
thread block = 2462,0,0
thread block = 2463,0,0
thread block = 2464,0,0
thread block = 2465,0,0
thread block = 2466,0,0
thread block = 2467,0,0
thread block = 2468,0,0
thread block = 2469,0,0
thread block = 2470,0,0
thread block = 2471,0,0
thread block = 2472,0,0
thread block = 2473,0,0
thread block = 2474,0,0
thread block = 2475,0,0
thread block = 2476,0,0
thread block = 2477,0,0
thread block = 2478,0,0
thread block = 2479,0,0
thread block = 2480,0,0
thread block = 2481,0,0
thread block = 2482,0,0
thread block = 2483,0,0
thread block = 2484,0,0
thread block = 2485,0,0
thread block = 2486,0,0
thread block = 2487,0,0
thread block = 2488,0,0
thread block = 2489,0,0
thread block = 2490,0,0
thread block = 2491,0,0
thread block = 2492,0,0
thread block = 2493,0,0
thread block = 2494,0,0
thread block = 2495,0,0
thread block = 2496,0,0
thread block = 2497,0,0
thread block = 2498,0,0
thread block = 2499,0,0
thread block = 2500,0,0
thread block = 2501,0,0
thread block = 2502,0,0
thread block = 2503,0,0
thread block = 2504,0,0
thread block = 2505,0,0
thread block = 2506,0,0
thread block = 2507,0,0
thread block = 2508,0,0
thread block = 2509,0,0
thread block = 2510,0,0
thread block = 2511,0,0
thread block = 2512,0,0
thread block = 2513,0,0
thread block = 2514,0,0
thread block = 2515,0,0
thread block = 2516,0,0
thread block = 2517,0,0
thread block = 2518,0,0
thread block = 2519,0,0
thread block = 2520,0,0
thread block = 2521,0,0
thread block = 2522,0,0
thread block = 2523,0,0
thread block = 2524,0,0
thread block = 2525,0,0
thread block = 2526,0,0
thread block = 2527,0,0
thread block = 2528,0,0
thread block = 2529,0,0
thread block = 2530,0,0
thread block = 2531,0,0
thread block = 2532,0,0
thread block = 2533,0,0
thread block = 2534,0,0
thread block = 2535,0,0
thread block = 2536,0,0
thread block = 2537,0,0
thread block = 2538,0,0
thread block = 2539,0,0
thread block = 2540,0,0
thread block = 2541,0,0
thread block = 2542,0,0
thread block = 2543,0,0
thread block = 2544,0,0
thread block = 2545,0,0
thread block = 2546,0,0
thread block = 2547,0,0
thread block = 2548,0,0
thread block = 2549,0,0
thread block = 2550,0,0
thread block = 2551,0,0
thread block = 2552,0,0
thread block = 2553,0,0
thread block = 2554,0,0
thread block = 2555,0,0
thread block = 2556,0,0
thread block = 2557,0,0
thread block = 2558,0,0
thread block = 2559,0,0
thread block = 2560,0,0
thread block = 2561,0,0
thread block = 2562,0,0
thread block = 2563,0,0
thread block = 2564,0,0
thread block = 2565,0,0
thread block = 2566,0,0
thread block = 2567,0,0
thread block = 2568,0,0
thread block = 2569,0,0
thread block = 2570,0,0
thread block = 2571,0,0
thread block = 2572,0,0
thread block = 2573,0,0
thread block = 2574,0,0
thread block = 2575,0,0
thread block = 2576,0,0
thread block = 2577,0,0
thread block = 2578,0,0
thread block = 2579,0,0
thread block = 2580,0,0
thread block = 2581,0,0
thread block = 2582,0,0
thread block = 2583,0,0
thread block = 2584,0,0
thread block = 2585,0,0
thread block = 2586,0,0
thread block = 2587,0,0
thread block = 2588,0,0
thread block = 2589,0,0
thread block = 2590,0,0
thread block = 2591,0,0
thread block = 2592,0,0
thread block = 2593,0,0
thread block = 2594,0,0
thread block = 2595,0,0
thread block = 2596,0,0
thread block = 2597,0,0
thread block = 2598,0,0
thread block = 2599,0,0
thread block = 2600,0,0
thread block = 2601,0,0
thread block = 2602,0,0
thread block = 2603,0,0
thread block = 2604,0,0
thread block = 2605,0,0
thread block = 2606,0,0
thread block = 2607,0,0
thread block = 2608,0,0
thread block = 2609,0,0
thread block = 2610,0,0
thread block = 2611,0,0
thread block = 2612,0,0
thread block = 2613,0,0
thread block = 2614,0,0
thread block = 2615,0,0
thread block = 2616,0,0
thread block = 2617,0,0
thread block = 2618,0,0
thread block = 2619,0,0
thread block = 2620,0,0
thread block = 2621,0,0
thread block = 2622,0,0
thread block = 2623,0,0
thread block = 2624,0,0
thread block = 2625,0,0
thread block = 2626,0,0
thread block = 2627,0,0
thread block = 2628,0,0
thread block = 2629,0,0
thread block = 2630,0,0
thread block = 2631,0,0
thread block = 2632,0,0
thread block = 2633,0,0
thread block = 2634,0,0
thread block = 2635,0,0
thread block = 2636,0,0
thread block = 2637,0,0
thread block = 2638,0,0
thread block = 2639,0,0
thread block = 2640,0,0
thread block = 2641,0,0
thread block = 2642,0,0
thread block = 2643,0,0
thread block = 2644,0,0
thread block = 2645,0,0
thread block = 2646,0,0
thread block = 2647,0,0
thread block = 2648,0,0
thread block = 2649,0,0
thread block = 2650,0,0
thread block = 2651,0,0
thread block = 2652,0,0
thread block = 2653,0,0
thread block = 2654,0,0
thread block = 2655,0,0
thread block = 2656,0,0
thread block = 2657,0,0
thread block = 2658,0,0
thread block = 2659,0,0
thread block = 2660,0,0
thread block = 2661,0,0
thread block = 2662,0,0
thread block = 2663,0,0
thread block = 2664,0,0
thread block = 2665,0,0
thread block = 2666,0,0
thread block = 2667,0,0
thread block = 2668,0,0
thread block = 2669,0,0
thread block = 2670,0,0
thread block = 2671,0,0
thread block = 2672,0,0
thread block = 2673,0,0
thread block = 2674,0,0
thread block = 2675,0,0
thread block = 2676,0,0
thread block = 2677,0,0
thread block = 2678,0,0
thread block = 2679,0,0
thread block = 2680,0,0
thread block = 2681,0,0
thread block = 2682,0,0
thread block = 2683,0,0
thread block = 2684,0,0
thread block = 2685,0,0
thread block = 2686,0,0
thread block = 2687,0,0
thread block = 2688,0,0
thread block = 2689,0,0
thread block = 2690,0,0
thread block = 2691,0,0
thread block = 2692,0,0
thread block = 2693,0,0
thread block = 2694,0,0
thread block = 2695,0,0
thread block = 2696,0,0
thread block = 2697,0,0
thread block = 2698,0,0
thread block = 2699,0,0
thread block = 2700,0,0
thread block = 2701,0,0
thread block = 2702,0,0
thread block = 2703,0,0
thread block = 2704,0,0
thread block = 2705,0,0
thread block = 2706,0,0
thread block = 2707,0,0
thread block = 2708,0,0
thread block = 2709,0,0
thread block = 2710,0,0
thread block = 2711,0,0
thread block = 2712,0,0
thread block = 2713,0,0
thread block = 2714,0,0
thread block = 2715,0,0
thread block = 2716,0,0
thread block = 2717,0,0
thread block = 2718,0,0
thread block = 2719,0,0
thread block = 2720,0,0
thread block = 2721,0,0
thread block = 2722,0,0
thread block = 2723,0,0
thread block = 2724,0,0
thread block = 2725,0,0
thread block = 2726,0,0
thread block = 2727,0,0
thread block = 2728,0,0
thread block = 2729,0,0
thread block = 2730,0,0
thread block = 2731,0,0
thread block = 2732,0,0
thread block = 2733,0,0
thread block = 2734,0,0
thread block = 2735,0,0
thread block = 2736,0,0
thread block = 2737,0,0
thread block = 2738,0,0
thread block = 2739,0,0
thread block = 2740,0,0
thread block = 2741,0,0
thread block = 2742,0,0
thread block = 2743,0,0
thread block = 2744,0,0
thread block = 2745,0,0
thread block = 2746,0,0
thread block = 2747,0,0
thread block = 2748,0,0
thread block = 2749,0,0
thread block = 2750,0,0
thread block = 2751,0,0
thread block = 2752,0,0
thread block = 2753,0,0
thread block = 2754,0,0
thread block = 2755,0,0
thread block = 2756,0,0
thread block = 2757,0,0
thread block = 2758,0,0
thread block = 2759,0,0
thread block = 2760,0,0
thread block = 2761,0,0
thread block = 2762,0,0
thread block = 2763,0,0
thread block = 2764,0,0
thread block = 2765,0,0
thread block = 2766,0,0
thread block = 2767,0,0
thread block = 2768,0,0
thread block = 2769,0,0
thread block = 2770,0,0
thread block = 2771,0,0
thread block = 2772,0,0
thread block = 2773,0,0
thread block = 2774,0,0
thread block = 2775,0,0
thread block = 2776,0,0
thread block = 2777,0,0
thread block = 2778,0,0
thread block = 2779,0,0
thread block = 2780,0,0
thread block = 2781,0,0
thread block = 2782,0,0
thread block = 2783,0,0
thread block = 2784,0,0
thread block = 2785,0,0
thread block = 2786,0,0
thread block = 2787,0,0
thread block = 2788,0,0
thread block = 2789,0,0
thread block = 2790,0,0
thread block = 2791,0,0
thread block = 2792,0,0
thread block = 2793,0,0
thread block = 2794,0,0
thread block = 2795,0,0
thread block = 2796,0,0
thread block = 2797,0,0
thread block = 2798,0,0
thread block = 2799,0,0
thread block = 2800,0,0
thread block = 2801,0,0
thread block = 2802,0,0
thread block = 2803,0,0
thread block = 2804,0,0
thread block = 2805,0,0
thread block = 2806,0,0
thread block = 2807,0,0
thread block = 2808,0,0
thread block = 2809,0,0
thread block = 2810,0,0
thread block = 2811,0,0
thread block = 2812,0,0
thread block = 2813,0,0
thread block = 2814,0,0
thread block = 2815,0,0
thread block = 2816,0,0
thread block = 2817,0,0
thread block = 2818,0,0
thread block = 2819,0,0
thread block = 2820,0,0
thread block = 2821,0,0
thread block = 2822,0,0
thread block = 2823,0,0
thread block = 2824,0,0
thread block = 2825,0,0
thread block = 2826,0,0
thread block = 2827,0,0
thread block = 2828,0,0
thread block = 2829,0,0
thread block = 2830,0,0
thread block = 2831,0,0
thread block = 2832,0,0
thread block = 2833,0,0
thread block = 2834,0,0
thread block = 2835,0,0
thread block = 2836,0,0
thread block = 2837,0,0
thread block = 2838,0,0
thread block = 2839,0,0
thread block = 2840,0,0
thread block = 2841,0,0
thread block = 2842,0,0
thread block = 2843,0,0
thread block = 2844,0,0
thread block = 2845,0,0
thread block = 2846,0,0
thread block = 2847,0,0
thread block = 2848,0,0
thread block = 2849,0,0
thread block = 2850,0,0
thread block = 2851,0,0
thread block = 2852,0,0
thread block = 2853,0,0
thread block = 2854,0,0
thread block = 2855,0,0
thread block = 2856,0,0
thread block = 2857,0,0
thread block = 2858,0,0
thread block = 2859,0,0
thread block = 2860,0,0
thread block = 2861,0,0
thread block = 2862,0,0
thread block = 2863,0,0
thread block = 2864,0,0
thread block = 2865,0,0
thread block = 2866,0,0
thread block = 2867,0,0
thread block = 2868,0,0
thread block = 2869,0,0
thread block = 2870,0,0
thread block = 2871,0,0
thread block = 2872,0,0
thread block = 2873,0,0
thread block = 2874,0,0
thread block = 2875,0,0
thread block = 2876,0,0
thread block = 2877,0,0
thread block = 2878,0,0
thread block = 2879,0,0
thread block = 2880,0,0
thread block = 2881,0,0
thread block = 2882,0,0
thread block = 2883,0,0
thread block = 2884,0,0
thread block = 2885,0,0
thread block = 2886,0,0
thread block = 2887,0,0
thread block = 2888,0,0
thread block = 2889,0,0
thread block = 2890,0,0
thread block = 2891,0,0
thread block = 2892,0,0
thread block = 2893,0,0
thread block = 2894,0,0
thread block = 2895,0,0
thread block = 2896,0,0
thread block = 2897,0,0
thread block = 2898,0,0
thread block = 2899,0,0
thread block = 2900,0,0
thread block = 2901,0,0
thread block = 2902,0,0
thread block = 2903,0,0
thread block = 2904,0,0
thread block = 2905,0,0
thread block = 2906,0,0
thread block = 2907,0,0
thread block = 2908,0,0
thread block = 2909,0,0
thread block = 2910,0,0
thread block = 2911,0,0
thread block = 2912,0,0
thread block = 2913,0,0
thread block = 2914,0,0
thread block = 2915,0,0
thread block = 2916,0,0
thread block = 2917,0,0
thread block = 2918,0,0
thread block = 2919,0,0
thread block = 2920,0,0
thread block = 2921,0,0
thread block = 2922,0,0
thread block = 2923,0,0
thread block = 2924,0,0
thread block = 2925,0,0
thread block = 2926,0,0
thread block = 2927,0,0
thread block = 2928,0,0
thread block = 2929,0,0
thread block = 2930,0,0
thread block = 2931,0,0
thread block = 2932,0,0
thread block = 2933,0,0
thread block = 2934,0,0
thread block = 2935,0,0
thread block = 2936,0,0
thread block = 2937,0,0
thread block = 2938,0,0
thread block = 2939,0,0
thread block = 2940,0,0
thread block = 2941,0,0
thread block = 2942,0,0
thread block = 2943,0,0
thread block = 2944,0,0
thread block = 2945,0,0
thread block = 2946,0,0
thread block = 2947,0,0
thread block = 2948,0,0
thread block = 2949,0,0
thread block = 2950,0,0
thread block = 2951,0,0
thread block = 2952,0,0
thread block = 2953,0,0
thread block = 2954,0,0
thread block = 2955,0,0
thread block = 2956,0,0
thread block = 2957,0,0
thread block = 2958,0,0
thread block = 2959,0,0
thread block = 2960,0,0
thread block = 2961,0,0
thread block = 2962,0,0
thread block = 2963,0,0
thread block = 2964,0,0
thread block = 2965,0,0
thread block = 2966,0,0
thread block = 2967,0,0
thread block = 2968,0,0
thread block = 2969,0,0
thread block = 2970,0,0
thread block = 2971,0,0
thread block = 2972,0,0
thread block = 2973,0,0
thread block = 2974,0,0
thread block = 2975,0,0
thread block = 2976,0,0
thread block = 2977,0,0
thread block = 2978,0,0
thread block = 2979,0,0
thread block = 2980,0,0
thread block = 2981,0,0
thread block = 2982,0,0
thread block = 2983,0,0
thread block = 2984,0,0
thread block = 2985,0,0
thread block = 2986,0,0
thread block = 2987,0,0
thread block = 2988,0,0
thread block = 2989,0,0
thread block = 2990,0,0
thread block = 2991,0,0
thread block = 2992,0,0
thread block = 2993,0,0
thread block = 2994,0,0
thread block = 2995,0,0
thread block = 2996,0,0
thread block = 2997,0,0
thread block = 2998,0,0
thread block = 2999,0,0
thread block = 3000,0,0
thread block = 3001,0,0
thread block = 3002,0,0
thread block = 3003,0,0
thread block = 3004,0,0
thread block = 3005,0,0
thread block = 3006,0,0
thread block = 3007,0,0
thread block = 3008,0,0
thread block = 3009,0,0
thread block = 3010,0,0
thread block = 3011,0,0
thread block = 3012,0,0
thread block = 3013,0,0
thread block = 3014,0,0
thread block = 3015,0,0
thread block = 3016,0,0
thread block = 3017,0,0
thread block = 3018,0,0
thread block = 3019,0,0
thread block = 3020,0,0
thread block = 3021,0,0
thread block = 3022,0,0
thread block = 3023,0,0
thread block = 3024,0,0
thread block = 3025,0,0
thread block = 3026,0,0
thread block = 3027,0,0
thread block = 3028,0,0
thread block = 3029,0,0
thread block = 3030,0,0
thread block = 3031,0,0
thread block = 3032,0,0
thread block = 3033,0,0
thread block = 3034,0,0
thread block = 3035,0,0
thread block = 3036,0,0
thread block = 3037,0,0
thread block = 3038,0,0
thread block = 3039,0,0
thread block = 3040,0,0
thread block = 3041,0,0
thread block = 3042,0,0
thread block = 3043,0,0
thread block = 3044,0,0
thread block = 3045,0,0
thread block = 3046,0,0
thread block = 3047,0,0
thread block = 3048,0,0
thread block = 3049,0,0
thread block = 3050,0,0
thread block = 3051,0,0
thread block = 3052,0,0
thread block = 3053,0,0
thread block = 3054,0,0
thread block = 3055,0,0
thread block = 3056,0,0
thread block = 3057,0,0
thread block = 3058,0,0
thread block = 3059,0,0
thread block = 3060,0,0
thread block = 3061,0,0
thread block = 3062,0,0
thread block = 3063,0,0
thread block = 3064,0,0
thread block = 3065,0,0
thread block = 3066,0,0
thread block = 3067,0,0
thread block = 3068,0,0
thread block = 3069,0,0
thread block = 3070,0,0
thread block = 3071,0,0
thread block = 3072,0,0
thread block = 3073,0,0
thread block = 3074,0,0
thread block = 3075,0,0
thread block = 3076,0,0
thread block = 3077,0,0
thread block = 3078,0,0
thread block = 3079,0,0
thread block = 3080,0,0
thread block = 3081,0,0
thread block = 3082,0,0
thread block = 3083,0,0
thread block = 3084,0,0
thread block = 3085,0,0
thread block = 3086,0,0
thread block = 3087,0,0
thread block = 3088,0,0
thread block = 3089,0,0
thread block = 3090,0,0
thread block = 3091,0,0
thread block = 3092,0,0
thread block = 3093,0,0
thread block = 3094,0,0
thread block = 3095,0,0
thread block = 3096,0,0
thread block = 3097,0,0
thread block = 3098,0,0
thread block = 3099,0,0
thread block = 3100,0,0
thread block = 3101,0,0
thread block = 3102,0,0
thread block = 3103,0,0
thread block = 3104,0,0
thread block = 3105,0,0
thread block = 3106,0,0
thread block = 3107,0,0
thread block = 3108,0,0
thread block = 3109,0,0
thread block = 3110,0,0
thread block = 3111,0,0
thread block = 3112,0,0
thread block = 3113,0,0
thread block = 3114,0,0
thread block = 3115,0,0
thread block = 3116,0,0
thread block = 3117,0,0
thread block = 3118,0,0
thread block = 3119,0,0
thread block = 3120,0,0
thread block = 3121,0,0
thread block = 3122,0,0
thread block = 3123,0,0
thread block = 3124,0,0
thread block = 3125,0,0
thread block = 3126,0,0
thread block = 3127,0,0
thread block = 3128,0,0
thread block = 3129,0,0
thread block = 3130,0,0
thread block = 3131,0,0
thread block = 3132,0,0
thread block = 3133,0,0
thread block = 3134,0,0
thread block = 3135,0,0
thread block = 3136,0,0
thread block = 3137,0,0
thread block = 3138,0,0
thread block = 3139,0,0
thread block = 3140,0,0
thread block = 3141,0,0
thread block = 3142,0,0
thread block = 3143,0,0
thread block = 3144,0,0
thread block = 3145,0,0
thread block = 3146,0,0
thread block = 3147,0,0
thread block = 3148,0,0
thread block = 3149,0,0
thread block = 3150,0,0
thread block = 3151,0,0
thread block = 3152,0,0
thread block = 3153,0,0
thread block = 3154,0,0
thread block = 3155,0,0
thread block = 3156,0,0
thread block = 3157,0,0
thread block = 3158,0,0
thread block = 3159,0,0
thread block = 3160,0,0
thread block = 3161,0,0
thread block = 3162,0,0
thread block = 3163,0,0
thread block = 3164,0,0
thread block = 3165,0,0
thread block = 3166,0,0
thread block = 3167,0,0
thread block = 3168,0,0
thread block = 3169,0,0
thread block = 3170,0,0
thread block = 3171,0,0
thread block = 3172,0,0
thread block = 3173,0,0
thread block = 3174,0,0
thread block = 3175,0,0
thread block = 3176,0,0
thread block = 3177,0,0
thread block = 3178,0,0
thread block = 3179,0,0
thread block = 3180,0,0
thread block = 3181,0,0
thread block = 3182,0,0
thread block = 3183,0,0
thread block = 3184,0,0
thread block = 3185,0,0
thread block = 3186,0,0
thread block = 3187,0,0
thread block = 3188,0,0
thread block = 3189,0,0
thread block = 3190,0,0
thread block = 3191,0,0
thread block = 3192,0,0
thread block = 3193,0,0
thread block = 3194,0,0
thread block = 3195,0,0
thread block = 3196,0,0
thread block = 3197,0,0
thread block = 3198,0,0
thread block = 3199,0,0
thread block = 3200,0,0
thread block = 3201,0,0
thread block = 3202,0,0
thread block = 3203,0,0
thread block = 3204,0,0
thread block = 3205,0,0
thread block = 3206,0,0
thread block = 3207,0,0
thread block = 3208,0,0
thread block = 3209,0,0
thread block = 3210,0,0
thread block = 3211,0,0
thread block = 3212,0,0
thread block = 3213,0,0
thread block = 3214,0,0
thread block = 3215,0,0
thread block = 3216,0,0
thread block = 3217,0,0
thread block = 3218,0,0
thread block = 3219,0,0
thread block = 3220,0,0
thread block = 3221,0,0
thread block = 3222,0,0
thread block = 3223,0,0
thread block = 3224,0,0
thread block = 3225,0,0
thread block = 3226,0,0
thread block = 3227,0,0
thread block = 3228,0,0
thread block = 3229,0,0
thread block = 3230,0,0
thread block = 3231,0,0
thread block = 3232,0,0
thread block = 3233,0,0
thread block = 3234,0,0
thread block = 3235,0,0
thread block = 3236,0,0
thread block = 3237,0,0
thread block = 3238,0,0
thread block = 3239,0,0
thread block = 3240,0,0
thread block = 3241,0,0
thread block = 3242,0,0
thread block = 3243,0,0
thread block = 3244,0,0
thread block = 3245,0,0
thread block = 3246,0,0
thread block = 3247,0,0
thread block = 3248,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z14invert_mappingPfS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 5928895
gpu_sim_insn = 183626240
gpu_ipc =      30.9714
gpu_tot_sim_cycle = 5928895
gpu_tot_sim_insn = 183626240
gpu_tot_ipc =      30.9714
gpu_tot_issued_cta = 3249
gpu_occupancy = 94.2908% 
gpu_tot_occupancy = 94.2908% 
max_total_param_size = 0
gpu_stall_dramfull = 5777197
gpu_stall_icnt2sh    = 9693875
partiton_level_parallism =       5.2850
partiton_level_parallism_total  =       5.2850
partiton_level_parallism_util =       5.3074
partiton_level_parallism_util_total  =       5.3074
L2_BW  =     239.6445 GB/Sec
L2_BW_total  =     239.6445 GB/Sec
gpu_total_sim_rate=90057

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0

Total_core_cache_fail_stats:
ctas_completed 3249, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
17340, 17344, 17344, 17340, 17343, 17335, 17344, 17337, 17337, 17340, 17338, 17345, 17341, 17339, 17339, 17334, 17341, 17339, 17341, 17342, 17329, 17330, 17337, 17335, 17332, 17331, 17327, 17337, 17332, 17330, 17329, 17331, 17329, 17337, 17336, 17339, 17328, 17329, 17330, 17339, 17340, 17333, 17334, 17334, 17326, 17332, 17336, 17330, 17077, 17077, 17076, 17083, 17081, 17070, 17072, 17070, 17075, 17074, 17070, 17079, 17071, 17075, 17073, 17068, 
gpgpu_n_tot_thrd_icount = 183626240
gpgpu_n_tot_w_icount = 6122320
gpgpu_n_stall_shd_mem = 31641475
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27852800
gpgpu_n_mem_write_global = 3481600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 27852800
gpgpu_n_store_insn = 27852800
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 29593600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19454398	W0_Idle:8183	W0_Scoreboard:117384781	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5738320
single_issue_nums: WS0:1278030	WS1:1277884	WS2:1278042	WS3:1277880	
dual_issue_nums: WS0:126275	WS1:126348	WS2:126269	WS3:126350	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 222822400 {8:27852800,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 139264000 {40:3481600,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1114112000 {40:27852800,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 27852800 {8:3481600,}
maxmflatency = 3148 
max_icnt2mem_latency = 1230 
maxmrqlatency = 346 
max_icnt2sh_latency = 1804 
averagemflatency = 834 
avg_icnt2mem_latency = 303 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 369 
mrq_lat_table:3724324 	42508 	93329 	259760 	218197 	133566 	38592 	3737 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	625232 	7858855 	15875471 	4909967 	2064875 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	35450 	241913 	370655 	684500 	1731247 	5205219 	22385330 	679025 	1061 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	404975 	1891114 	2615327 	3796571 	5062038 	5434195 	4526783 	3205222 	4398175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	47 	11195 	603 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        21        21        22        19        22        23        20        24        21        22        23        21        21        29        24        23 
dram[1]:        26        21        26        25        21        22        22        25        29        23        26        22        25        21        25        25 
dram[2]:        22        23        22        27        23        21        24        23        22        22        23        25        25        22        23        20 
dram[3]:        21        23        22        23        22        22        25        21        26        21        26        21        21        21        22        25 
dram[4]:        22        22        23        27        21        20        25        29        26        24        22        24        19        22        23        22 
dram[5]:        21        24        25        24        21        24        23        22        22        21        23        24        25        28        22        27 
dram[6]:        22        21        23        23        24        23        20        25        24        22        27        25        25        24        29        22 
dram[7]:        24        24        22        21        23        20        24        24        22        20        21        24        23        24        20        22 
dram[8]:        26        23        20        23        21        20        21        23        20        22        21        21        21        26        22        23 
dram[9]:        24        20        22        25        21        21        21        20        25        22        22        21        22        25        23        21 
dram[10]:        23        23        24        23        24        21        22        22        21        21        21        22        21        23        23        24 
dram[11]:        22        27        22        22        22        22        20        22        21        21        21        23        22        24        25        26 
maximum service time to same row:
dram[0]:      6759      6275      6352      7072      5704      5678     12762      5734      5633      5653      5691      5657      5675      9338      6976      6390 
dram[1]:      5914      7156      5925      5933      5654      5640      7022      5640      5902      5785      6172      7281      7879     11628      5956      5927 
dram[2]:      7272     12431      5954      8471      9432      5969     11218      5887      6962      5633      5952      5635      5632      7088      7871      6381 
dram[3]:      5933      5933      5941      7660      8890      5920      7850     11721      6566      5636      6091      5712      7162      5699      6651      9042 
dram[4]:      5937      5929      5958      6113      5914      5788      5795      5675      5646      6142      6151      5726      8934      7734      6864      5928 
dram[5]:      6347      7580      6560     10813      5646      5701      5636      5657      6013      5636      5891      5721      5638     13761      6388      7047 
dram[6]:      7645      6337      5928      7253      5720      5658      6530      6362      6149      8193      5688      5805      9674      5633      5990      5941 
dram[7]:      5971      8710      5918      6054      6972      5674      7636      5654      6097      5633      5841      9361      8636      6101      7068      6237 
dram[8]:      6000     10058      5980      5928      7627      5648      6094      6763      5636      5644      6937      7168      5654      5651      5925      6000 
dram[9]:      6205      5920      7362      5924      8403      6521      5833      6372      5632      5638      5640      5718      5996     11361      6165      7377 
dram[10]:      5945      5926      5938      5951      6922      6759      6240      5636      5640      5637      8687      5642     11383      6775     11913      6034 
dram[11]:      5975      5986      5931      6482      9473      5651      5669      7726      7878      6767      5674      5648      5722      6765      6573      6194 
average row accesses per activate:
dram[0]:  1.660090  1.650646  1.658262  1.645695  1.656417  1.663727  1.634224  1.629866  1.649908  1.653022  1.666134  1.659004  1.633324  1.651244  1.665378  1.668294 
dram[1]:  1.630623  1.633425  1.644474  1.641614  1.648810  1.638657  1.660103  1.661653  1.664560  1.631030  1.651012  1.642574  1.647869  1.651895  1.660262  1.664118 
dram[2]:  1.632907  1.660652  1.633003  1.645279  1.622293  1.639983  1.668343  1.670523  1.650959  1.647017  1.651577  1.661329  1.648966  1.646149  1.665891  1.679040 
dram[3]:  1.648691  1.626347  1.643881  1.640506  1.647564  1.646094  1.637465  1.638310  1.662350  1.655519  1.648893  1.644856  1.632146  1.648313  1.667267  1.658616 
dram[4]:  1.642256  1.641693  1.636580  1.651591  1.648074  1.633735  1.653368  1.638096  1.644582  1.651828  1.646541  1.662043  1.660648  1.644590  1.657953  1.674080 
dram[5]:  1.631304  1.650133  1.617394  1.637248  1.652861  1.630580  1.651449  1.635385  1.628949  1.635129  1.644425  1.645134  1.649209  1.642495  1.640906  1.661407 
dram[6]:  1.651971  1.622847  1.657448  1.646595  1.640906  1.641208  1.641897  1.655578  1.630638  1.642817  1.657987  1.650580  1.663416  1.652683  1.680188  1.646585 
dram[7]:  1.647212  1.635235  1.626809  1.637562  1.632503  1.635262  1.645278  1.671888  1.650269  1.645771  1.647914  1.642207  1.635033  1.668304  1.641024  1.641743 
dram[8]:  1.646347  1.634558  1.642386  1.628569  1.646137  1.654415  1.654077  1.635742  1.634490  1.655912  1.652339  1.637443  1.657573  1.653676  1.675135  1.653915 
dram[9]:  1.633237  1.657696  1.653966  1.637901  1.642409  1.646773  1.651904  1.637713  1.637526  1.646841  1.657183  1.667900  1.641045  1.663772  1.661792  1.664334 
dram[10]:  1.645197  1.642738  1.646434  1.649261  1.664962  1.666181  1.662499  1.649086  1.645951  1.661280  1.671448  1.662464  1.660778  1.655782  1.655232  1.669267 
dram[11]:  1.639887  1.658214  1.639124  1.631660  1.646371  1.648459  1.653223  1.668923  1.648766  1.633088  1.670735  1.674070  1.666925  1.674903  1.652629  1.651761 
average row locality = 4514072/2737145 = 1.649190
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     19316     19150     19676     19013     19112     19267     18393     18221     18808     18958     19435     18900     18801     19043     19197     19523 
dram[1]:     19036     19184     19027     19152     19540     19528     19584     19697     20113     19036     18859     18657     19590     19151     18816     19134 
dram[2]:     18491     19480     18665     19430     18449     19115     19088     19717     18908     18943     18852     18509     18945     19198     19144     19358 
dram[3]:     19554     19399     19088     19105     18940     18799     18794     18521     19392     19374     18922     19389     18479     18608     18687     18499 
dram[4]:     19197     18481     18855     19366     18800     18947     19165     19215     18621     19027     18614     19389     18985     18769     18747     19492 
dram[5]:     18569     19019     18591     18619     19521     18499     19274     19116     18526     18701     19449     19159     19055     18538     19027     18897 
dram[6]:     18868     18505     18484     18671     19066     18990     19300     18939     18539     18819     18755     18187     19099     18932     19540     18672 
dram[7]:     19642     19452     19327     19109     18734     18981     19073     19356     19323     19440     19323     19222     18841     19551     19147     18861 
dram[8]:     19318     18968     19171     18426     18859     19060     18918     18712     19329     19099     18659     18617     19204     19007     18824     18532 
dram[9]:     18809     19159     19426     18925     18916     18628     18915     18624     19180     19521     18867     18964     18853     18891     18930     18899 
dram[10]:     19334     18953     19234     19246     19343     19738     18867     18480     19234     19241     19202     19037     19277     19115     18737     19220 
dram[11]:     18838     19404     18714     18809     18913     18621     18779     19370     19179     18888     19565     19863     19031     19140     18860     19005 
total dram reads = 3653184
bank skew: 20113/18187 = 1.11
chip skew: 308104/301366 = 1.02
number of total write accesses:
dram[0]:     18656     17916     17840     17904     17928     18004     18376     18232     18100     18020     18176     17636     18588     18048     17972     17608 
dram[1]:     17956     18264     17752     18100     17748     17520     18116     17980     17544     17712     17516     18184     17836     18076     17372     17480 
dram[2]:     18452     17800     18284     17976     17896     17780     17876     18176     17700     17660     17992     17676     18000     18092     17920     17736 
dram[3]:     18028     18404     18112     18060     17848     17512     18356     18048     17944     17948     17824     18372     18124     18012     17832     17752 
dram[4]:     18476     18372     18140     18064     18048     18008     17992     18392     17856     17696     17500     17832     18232     18192     17360     17776 
dram[5]:     18108     18140     18248     17760     17372     17760     17968     18336     18088     18176     18120     18104     17996     17808     18080     17484 
dram[6]:     18208     18320     17880     18072     17668     18160     18076     18208     18112     17944     18192     17816     17760     18032     17604     17692 
dram[7]:     17840     18056     18472     18464     17640     18012     18068     17780     17176     17280     17964     17644     18016     18244     17528     17564 
dram[8]:     18552     18272     17924     18004     17472     17744     18048     18036     18184     17832     17928     17648     17964     18000     17540     17704 
dram[9]:     17852     17972     17624     17680     17592     17760     17884     17740     18060     17940     18196     17940     18272     17940     17460     17640 
dram[10]:     18092     18468     17892     18020     17704     17060     18144     18132     17456     18028     17816     17728     17656     18264     17500     17260 
dram[11]:     17892     18116     18220     18232     17908     17500     18344     18196     17844     17828     17560     18240     18364     18072     17484     17800 
total dram writes = 3443552
bank skew: 18656/17060 = 1.09
chip skew: 289004/285156 = 1.01
average mf latency per bank:
dram[0]:       3566      3578      3580      3605      3611      3580      3481      3492      3594      3646      3598      3601      3539      3571      3638      3623
dram[1]:       3901      3897      3983      3927      3996      4006      3940      3980      3979      3907      3995      3949      3942      3896      3949      3923
dram[2]:       3569      3712      3645      3711      3619      3668      3675      3670      3647      3694      3656      3662      3636      3619      3708      3676
dram[3]:       3625      3563      3640      3673      3673      3705      3602      3635      3638      3712      3629      3615      3644      3610      3745      3674
dram[4]:       3470      3421      3461      3483      3486      3490      3466      3508      3469      3539      3505      3522      3446      3419      3481      3451
dram[5]:       4078      4055      3947      4045      4159      4058      4140      4074      4024      4050      4114      4079      4036      4080      4072      4090
dram[6]:       3561      3539      3591      3560      3633      3529      3535      3528      3550      3622      3615      3617      3633      3624      3686      3684
dram[7]:       4031      4027      4115      4048      4163      4163      4054      4175      4200      4210      4103      4105      4086      4142      4292      4193
dram[8]:       3367      3310      3359      3328      3435      3402      3352      3356      3326      3385      3379      3410      3387      3344      3362      3353
dram[9]:       3296      3337      3434      3370      3443      3370      3401      3357      3332      3409      3359      3365      3303      3372      3367      3400
dram[10]:       3775      3676      3756      3724      3752      3886      3759      3672      3823      3724      3797      3769      3797      3713      3776      3813
dram[11]:       3573      3544      3504      3549      3585      3576      3539      3627      3626      3583      3634      3585      3562      3606      3698      3633
maximum mf latency per bank:
dram[0]:       2978      2961      2967      3013      3031      2951      2887      2894      2931      2964      2939      2927      2920      2918      2995      2913
dram[1]:       3038      3148      2962      2991      3103      2947      2991      2945      3117      2996      3008      3100      2940      2972      2954      2958
dram[2]:       2976      2953      2997      2998      2944      3015      2911      2908      2988      2976      2995      2984      2963      3015      3071      3033
dram[3]:       2907      3000      2968      2914      2971      2898      2916      2916      2968      2967      2887      2922      2945      2890      2886      2969
dram[4]:       2896      2934      2895      2895      2933      2929      2895      2882      2966      2918      2941      3003      2897      2882      2895      2887
dram[5]:       2983      2985      2929      2959      2940      2954      2972      2961      2944      2910      2926      2934      2952      2916      2956      2941
dram[6]:       2887      2872      2867      2850      2895      2938      2918      2909      2942      2885      2815      2895      2875      2898      2916      2890
dram[7]:       3027      2941      2970      2916      2966      3003      2981      3022      2991      2971      2958      2961      2952      2994      2963      2966
dram[8]:       2921      2924      2931      2920      3118      2940      2952      2859      2982      3073      3052      3007      2971      2932      2962      3024
dram[9]:       2887      2936      2857      2931      2902      2891      2893      2856      2865      2856      2943      2847      2848      2941      2841      2858
dram[10]:       2864      2875      2965      2909      3038      2932      2909      3011      3032      3030      2933      2926      2885      2931      2893      2944
dram[11]:       3029      3068      3025      3103      2953      2988      2997      3034      2949      2952      3099      3053      3113      2966      3072      3075
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=10460293 n_nop=9419467 n_act=228125 n_pre=228109 n_ref_event=0 n_req=377064 n_rd=304813 n_rd_L2_A=0 n_write=0 n_wr_bk=289004 bw_util=0.1135
n_activity=8058552 dram_eff=0.1474
bk0: 19316a 9798599i bk1: 19150a 9812046i bk2: 19676a 9797337i bk3: 19013a 9811661i bk4: 19112a 9815267i bk5: 19267a 9814099i bk6: 18393a 9818112i bk7: 18221a 9825734i bk8: 18808a 9815576i bk9: 18958a 9816143i bk10: 19435a 9805062i bk11: 18900a 9822939i bk12: 18801a 9804690i bk13: 19043a 9809530i bk14: 19197a 9806482i bk15: 19523a 9809002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.394997
Row_Buffer_Locality_read = 0.465275
Row_Buffer_Locality_write = 0.098504
Bank_Level_Parallism = 1.784546
Bank_Level_Parallism_Col = 1.478714
Bank_Level_Parallism_Ready = 1.124767
write_to_read_ratio_blp_rw_average = 0.318863
GrpLevelPara = 1.352080 

BW Util details:
bwutil = 0.113537 
total_CMD = 10460293 
util_bw = 1187634 
Wasted_Col = 3103511 
Wasted_Row = 1740439 
Idle = 4428709 

BW Util Bottlenecks: 
RCDc_limit = 2299616 
RCDWRc_limit = 462054 
WTRc_limit = 863269 
RTWc_limit = 524424 
CCDLc_limit = 534130 
rwq = 0 
CCDLc_limit_alone = 447373 
WTRc_limit_alone = 799310 
RTWc_limit_alone = 501626 

Commands details: 
total_CMD = 10460293 
n_nop = 9419467 
Read = 304813 
Write = 0 
L2_Alloc = 0 
L2_WB = 289004 
n_act = 228125 
n_pre = 228109 
n_ref = 0 
n_req = 377064 
total_req = 593817 

Dual Bus Interface Util: 
issued_total_row = 456234 
issued_total_col = 593817 
Row_Bus_Util =  0.043616 
CoL_Bus_Util = 0.056769 
Either_Row_CoL_Bus_Util = 0.099503 
Issued_on_Two_Bus_Simul_Util = 0.000882 
issued_two_Eff = 0.008863 
queue_avg = 0.253671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.253671
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=10460293 n_nop=9415931 n_act=230176 n_pre=230160 n_ref_event=0 n_req=379393 n_rd=308104 n_rd_L2_A=0 n_write=0 n_wr_bk=285156 bw_util=0.1134
n_activity=8080902 dram_eff=0.1468
bk0: 19036a 9805839i bk1: 19184a 9803789i bk2: 19027a 9810578i bk3: 19152a 9810457i bk4: 19540a 9799965i bk5: 19528a 9803697i bk6: 19584a 9798231i bk7: 19697a 9798208i bk8: 20113a 9795028i bk9: 19036a 9808195i bk10: 18859a 9819866i bk11: 18657a 9815563i bk12: 19590a 9796500i bk13: 19151a 9807106i bk14: 18816a 9827966i bk15: 19134a 9819107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.393305
Row_Buffer_Locality_read = 0.462081
Row_Buffer_Locality_write = 0.096060
Bank_Level_Parallism = 1.788440
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.125385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.113431 
total_CMD = 10460293 
util_bw = 1186520 
Wasted_Col = 3118855 
Wasted_Row = 1749134 
Idle = 4405784 

BW Util Bottlenecks: 
RCDc_limit = 2335444 
RCDWRc_limit = 457236 
WTRc_limit = 865881 
RTWc_limit = 517452 
CCDLc_limit = 529722 
rwq = 0 
CCDLc_limit_alone = 443563 
WTRc_limit_alone = 802134 
RTWc_limit_alone = 495040 

Commands details: 
total_CMD = 10460293 
n_nop = 9415931 
Read = 308104 
Write = 0 
L2_Alloc = 0 
L2_WB = 285156 
n_act = 230176 
n_pre = 230160 
n_ref = 0 
n_req = 379393 
total_req = 593260 

Dual Bus Interface Util: 
issued_total_row = 460336 
issued_total_col = 593260 
Row_Bus_Util =  0.044008 
CoL_Bus_Util = 0.056715 
Either_Row_CoL_Bus_Util = 0.099841 
Issued_on_Two_Bus_Simul_Util = 0.000883 
issued_two_Eff = 0.008842 
queue_avg = 0.252063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.252063
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=10460293 n_nop=9422681 n_act=227701 n_pre=227685 n_ref_event=0 n_req=376046 n_rd=304292 n_rd_L2_A=0 n_write=0 n_wr_bk=287016 bw_util=0.1131
n_activity=8040640 dram_eff=0.1471
bk0: 18491a 9814174i bk1: 19480a 9808674i bk2: 18665a 9808359i bk3: 19430a 9805122i bk4: 18449a 9817303i bk5: 19115a 9812618i bk6: 19088a 9815649i bk7: 19717a 9801772i bk8: 18908a 9820589i bk9: 18943a 9819603i bk10: 18852a 9817419i bk11: 18509a 9833018i bk12: 18945a 9813222i bk13: 19198a 9804915i bk14: 19144a 9811431i bk15: 19358a 9812425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.394486
Row_Buffer_Locality_read = 0.464705
Row_Buffer_Locality_write = 0.096705
Bank_Level_Parallism = 1.782302
Bank_Level_Parallism_Col = 1.475635
Bank_Level_Parallism_Ready = 1.125305
write_to_read_ratio_blp_rw_average = 0.317246
GrpLevelPara = 1.350126 

BW Util details:
bwutil = 0.113058 
total_CMD = 10460293 
util_bw = 1182616 
Wasted_Col = 3093302 
Wasted_Row = 1743751 
Idle = 4440624 

BW Util Bottlenecks: 
RCDc_limit = 2297191 
RCDWRc_limit = 459663 
WTRc_limit = 857175 
RTWc_limit = 517267 
CCDLc_limit = 528895 
rwq = 0 
CCDLc_limit_alone = 442516 
WTRc_limit_alone = 793338 
RTWc_limit_alone = 494725 

Commands details: 
total_CMD = 10460293 
n_nop = 9422681 
Read = 304292 
Write = 0 
L2_Alloc = 0 
L2_WB = 287016 
n_act = 227701 
n_pre = 227685 
n_ref = 0 
n_req = 376046 
total_req = 591308 

Dual Bus Interface Util: 
issued_total_row = 455386 
issued_total_col = 591308 
Row_Bus_Util =  0.043535 
CoL_Bus_Util = 0.056529 
Either_Row_CoL_Bus_Util = 0.099195 
Issued_on_Two_Bus_Simul_Util = 0.000868 
issued_two_Eff = 0.008753 
queue_avg = 0.252891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.252891
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 5928910 -   mf: uid=35269249, sid4294967295:w4294967295, part=3, addr=0x1a258c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (5928810), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=10460293 n_nop=9421352 n_act=228103 n_pre=228087 n_ref_event=0 n_req=375594 n_rd=303550 n_rd_L2_A=0 n_write=0 n_wr_bk=288176 bw_util=0.1131
n_activity=8042942 dram_eff=0.1471
bk0: 19554a 9800240i bk1: 19399a 9791254i bk2: 19088a 9806029i bk3: 19105a 9812288i bk4: 18940a 9812410i bk5: 18799a 9821613i bk6: 18794a 9811607i bk7: 18521a 9823324i bk8: 19392a 9806000i bk9: 19374a 9810966i bk10: 18922a 9816168i bk11: 19389a 9797178i bk12: 18479a 9817784i bk13: 18608a 9820449i bk14: 18687a 9822549i bk15: 18499a 9829884i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.392687
Row_Buffer_Locality_read = 0.462925
Row_Buffer_Locality_write = 0.096746
Bank_Level_Parallism = 1.783795
Bank_Level_Parallism_Col = 1.476825
Bank_Level_Parallism_Ready = 1.125246
write_to_read_ratio_blp_rw_average = 0.317990
GrpLevelPara = 1.351400 

BW Util details:
bwutil = 0.113138 
total_CMD = 10460293 
util_bw = 1183452 
Wasted_Col = 3100023 
Wasted_Row = 1739429 
Idle = 4437389 

BW Util Bottlenecks: 
RCDc_limit = 2299474 
RCDWRc_limit = 462496 
WTRc_limit = 865381 
RTWc_limit = 517910 
CCDLc_limit = 532731 
rwq = 0 
CCDLc_limit_alone = 445722 
WTRc_limit_alone = 801327 
RTWc_limit_alone = 494955 

Commands details: 
total_CMD = 10460293 
n_nop = 9421352 
Read = 303550 
Write = 0 
L2_Alloc = 0 
L2_WB = 288176 
n_act = 228103 
n_pre = 228087 
n_ref = 0 
n_req = 375594 
total_req = 591726 

Dual Bus Interface Util: 
issued_total_row = 456190 
issued_total_col = 591726 
Row_Bus_Util =  0.043612 
CoL_Bus_Util = 0.056569 
Either_Row_CoL_Bus_Util = 0.099322 
Issued_on_Two_Bus_Simul_Util = 0.000858 
issued_two_Eff = 0.008639 
queue_avg = 0.257186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.257186
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=10460293 n_nop=9422301 n_act=227778 n_pre=227762 n_ref_event=0 n_req=375654 n_rd=303670 n_rd_L2_A=0 n_write=0 n_wr_bk=287936 bw_util=0.1131
n_activity=8046961 dram_eff=0.147
bk0: 19197a 9803099i bk1: 18481a 9821746i bk2: 18855a 9810727i bk3: 19366a 9805299i bk4: 18800a 9815156i bk5: 18947a 9815076i bk6: 19165a 9807190i bk7: 19215a 9800926i bk8: 18621a 9824652i bk9: 19027a 9819162i bk10: 18614a 9822122i bk11: 19389a 9809582i bk12: 18985a 9812048i bk13: 18769a 9811508i bk14: 18747a 9825901i bk15: 19492a 9809741i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.393649
Row_Buffer_Locality_read = 0.463918
Row_Buffer_Locality_write = 0.097216
Bank_Level_Parallism = 1.782254
Bank_Level_Parallism_Col = 1.477687
Bank_Level_Parallism_Ready = 1.124251
write_to_read_ratio_blp_rw_average = 0.316447
GrpLevelPara = 1.351709 

BW Util details:
bwutil = 0.113115 
total_CMD = 10460293 
util_bw = 1183212 
Wasted_Col = 3094189 
Wasted_Row = 1743652 
Idle = 4439240 

BW Util Bottlenecks: 
RCDc_limit = 2296128 
RCDWRc_limit = 461628 
WTRc_limit = 866963 
RTWc_limit = 510523 
CCDLc_limit = 532283 
rwq = 0 
CCDLc_limit_alone = 445866 
WTRc_limit_alone = 803085 
RTWc_limit_alone = 487984 

Commands details: 
total_CMD = 10460293 
n_nop = 9422301 
Read = 303670 
Write = 0 
L2_Alloc = 0 
L2_WB = 287936 
n_act = 227778 
n_pre = 227762 
n_ref = 0 
n_req = 375654 
total_req = 591606 

Dual Bus Interface Util: 
issued_total_row = 455540 
issued_total_col = 591606 
Row_Bus_Util =  0.043549 
CoL_Bus_Util = 0.056557 
Either_Row_CoL_Bus_Util = 0.099232 
Issued_on_Two_Bus_Simul_Util = 0.000875 
issued_two_Eff = 0.008819 
queue_avg = 0.251735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.251735
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=10460293 n_nop=9422947 n_act=228198 n_pre=228182 n_ref_event=0 n_req=374447 n_rd=302560 n_rd_L2_A=0 n_write=0 n_wr_bk=287548 bw_util=0.1128
n_activity=8037927 dram_eff=0.1468
bk0: 18569a 9817350i bk1: 19019a 9813806i bk2: 18591a 9813594i bk3: 18619a 9826665i bk4: 19521a 9806685i bk5: 18499a 9822995i bk6: 19274a 9805164i bk7: 19116a 9803853i bk8: 18526a 9816312i bk9: 18701a 9817708i bk10: 19449a 9798160i bk11: 19159a 9808120i bk12: 19055a 9810703i bk13: 18538a 9824896i bk14: 19027a 9807232i bk15: 18897a 9824259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.390573
Row_Buffer_Locality_read = 0.460676
Row_Buffer_Locality_write = 0.095525
Bank_Level_Parallism = 1.781692
Bank_Level_Parallism_Col = 1.470312
Bank_Level_Parallism_Ready = 1.120941
write_to_read_ratio_blp_rw_average = 0.318299
GrpLevelPara = 1.347728 

BW Util details:
bwutil = 0.112828 
total_CMD = 10460293 
util_bw = 1180216 
Wasted_Col = 3098706 
Wasted_Row = 1740853 
Idle = 4440518 

BW Util Bottlenecks: 
RCDc_limit = 2302122 
RCDWRc_limit = 462213 
WTRc_limit = 856131 
RTWc_limit = 517516 
CCDLc_limit = 528145 
rwq = 0 
CCDLc_limit_alone = 442522 
WTRc_limit_alone = 793045 
RTWc_limit_alone = 494979 

Commands details: 
total_CMD = 10460293 
n_nop = 9422947 
Read = 302560 
Write = 0 
L2_Alloc = 0 
L2_WB = 287548 
n_act = 228198 
n_pre = 228182 
n_ref = 0 
n_req = 374447 
total_req = 590108 

Dual Bus Interface Util: 
issued_total_row = 456380 
issued_total_col = 590108 
Row_Bus_Util =  0.043630 
CoL_Bus_Util = 0.056414 
Either_Row_CoL_Bus_Util = 0.099170 
Issued_on_Two_Bus_Simul_Util = 0.000874 
issued_two_Eff = 0.008813 
queue_avg = 0.242098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.242098
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=10460293 n_nop=9427289 n_act=226391 n_pre=226375 n_ref_event=0 n_req=373302 n_rd=301366 n_rd_L2_A=0 n_write=0 n_wr_bk=287744 bw_util=0.1126
n_activity=8039482 dram_eff=0.1466
bk0: 18868a 9817926i bk1: 18505a 9819846i bk2: 18484a 9829564i bk3: 18671a 9826198i bk4: 19066a 9812877i bk5: 18990a 9813379i bk6: 19300a 9803137i bk7: 18939a 9816488i bk8: 18539a 9819273i bk9: 18819a 9820358i bk10: 18755a 9820467i bk11: 18187a 9837580i bk12: 19099a 9816728i bk13: 18932a 9812970i bk14: 19540a 9812614i bk15: 18672a 9824528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.393545
Row_Buffer_Locality_read = 0.464342
Row_Buffer_Locality_write = 0.096947
Bank_Level_Parallism = 1.771449
Bank_Level_Parallism_Col = 1.468354
Bank_Level_Parallism_Ready = 1.122861
write_to_read_ratio_blp_rw_average = 0.320133
GrpLevelPara = 1.346528 

BW Util details:
bwutil = 0.112637 
total_CMD = 10460293 
util_bw = 1178220 
Wasted_Col = 3083666 
Wasted_Row = 1743344 
Idle = 4455063 

BW Util Bottlenecks: 
RCDc_limit = 2279888 
RCDWRc_limit = 461094 
WTRc_limit = 848062 
RTWc_limit = 515111 
CCDLc_limit = 527159 
rwq = 0 
CCDLc_limit_alone = 442532 
WTRc_limit_alone = 785812 
RTWc_limit_alone = 492734 

Commands details: 
total_CMD = 10460293 
n_nop = 9427289 
Read = 301366 
Write = 0 
L2_Alloc = 0 
L2_WB = 287744 
n_act = 226391 
n_pre = 226375 
n_ref = 0 
n_req = 373302 
total_req = 589110 

Dual Bus Interface Util: 
issued_total_row = 452766 
issued_total_col = 589110 
Row_Bus_Util =  0.043284 
CoL_Bus_Util = 0.056319 
Either_Row_CoL_Bus_Util = 0.098755 
Issued_on_Two_Bus_Simul_Util = 0.000848 
issued_two_Eff = 0.008589 
queue_avg = 0.242351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.242351
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=10460293 n_nop=9415681 n_act=230429 n_pre=230413 n_ref_event=0 n_req=378819 n_rd=307382 n_rd_L2_A=0 n_write=0 n_wr_bk=285748 bw_util=0.1134
n_activity=8076324 dram_eff=0.1469
bk0: 19642a 9797947i bk1: 19452a 9797897i bk2: 19327a 9792608i bk3: 19109a 9803475i bk4: 18734a 9816852i bk5: 18981a 9810595i bk6: 19073a 9806403i bk7: 19356a 9815575i bk8: 19323a 9818617i bk9: 19440a 9813271i bk10: 19323a 9805142i bk11: 19222a 9811426i bk12: 18841a 9807676i bk13: 19551a 9802699i bk14: 19147a 9808253i bk15: 18861a 9820398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.391717
Row_Buffer_Locality_read = 0.461006
Row_Buffer_Locality_write = 0.093579
Bank_Level_Parallism = 1.788333
Bank_Level_Parallism_Col = 1.472841
Bank_Level_Parallism_Ready = 1.122514
write_to_read_ratio_blp_rw_average = 0.314937
GrpLevelPara = 1.349354 

BW Util details:
bwutil = 0.113406 
total_CMD = 10460293 
util_bw = 1186260 
Wasted_Col = 3116528 
Wasted_Row = 1746482 
Idle = 4411023 

BW Util Bottlenecks: 
RCDc_limit = 2335348 
RCDWRc_limit = 459791 
WTRc_limit = 863380 
RTWc_limit = 518729 
CCDLc_limit = 529425 
rwq = 0 
CCDLc_limit_alone = 443937 
WTRc_limit_alone = 800401 
RTWc_limit_alone = 496220 

Commands details: 
total_CMD = 10460293 
n_nop = 9415681 
Read = 307382 
Write = 0 
L2_Alloc = 0 
L2_WB = 285748 
n_act = 230429 
n_pre = 230413 
n_ref = 0 
n_req = 378819 
total_req = 593130 

Dual Bus Interface Util: 
issued_total_row = 460842 
issued_total_col = 593130 
Row_Bus_Util =  0.044056 
CoL_Bus_Util = 0.056703 
Either_Row_CoL_Bus_Util = 0.099865 
Issued_on_Two_Bus_Simul_Util = 0.000895 
issued_two_Eff = 0.008960 
queue_avg = 0.247760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.24776
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=10460293 n_nop=9425436 n_act=227250 n_pre=227234 n_ref_event=0 n_req=374416 n_rd=302703 n_rd_L2_A=0 n_write=0 n_wr_bk=286852 bw_util=0.1127
n_activity=8042659 dram_eff=0.1466
bk0: 19318a 9798205i bk1: 18968a 9806006i bk2: 19171a 9806474i bk3: 18426a 9822479i bk4: 18859a 9821327i bk5: 19060a 9818068i bk6: 18918a 9813439i bk7: 18712a 9813259i bk8: 19329a 9802209i bk9: 19099a 9818936i bk10: 18659a 9823134i bk11: 18617a 9822452i bk12: 19204a 9809799i bk13: 19007a 9813692i bk14: 18824a 9824981i bk15: 18532a 9827281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.393055
Row_Buffer_Locality_read = 0.463051
Row_Buffer_Locality_write = 0.097597
Bank_Level_Parallism = 1.780296
Bank_Level_Parallism_Col = 1.476850
Bank_Level_Parallism_Ready = 1.124838
write_to_read_ratio_blp_rw_average = 0.316190
GrpLevelPara = 1.351716 

BW Util details:
bwutil = 0.112722 
total_CMD = 10460293 
util_bw = 1179110 
Wasted_Col = 3088039 
Wasted_Row = 1744069 
Idle = 4449075 

BW Util Bottlenecks: 
RCDc_limit = 2295414 
RCDWRc_limit = 458807 
WTRc_limit = 859886 
RTWc_limit = 512630 
CCDLc_limit = 527816 
rwq = 0 
CCDLc_limit_alone = 441546 
WTRc_limit_alone = 795953 
RTWc_limit_alone = 490293 

Commands details: 
total_CMD = 10460293 
n_nop = 9425436 
Read = 302703 
Write = 0 
L2_Alloc = 0 
L2_WB = 286852 
n_act = 227250 
n_pre = 227234 
n_ref = 0 
n_req = 374416 
total_req = 589555 

Dual Bus Interface Util: 
issued_total_row = 454484 
issued_total_col = 589555 
Row_Bus_Util =  0.043448 
CoL_Bus_Util = 0.056361 
Either_Row_CoL_Bus_Util = 0.098932 
Issued_on_Two_Bus_Simul_Util = 0.000878 
issued_two_Eff = 0.008873 
queue_avg = 0.250519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.250519
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=10460293 n_nop=9425742 n_act=227200 n_pre=227184 n_ref_event=0 n_req=374895 n_rd=303507 n_rd_L2_A=0 n_write=0 n_wr_bk=285552 bw_util=0.1126
n_activity=8042799 dram_eff=0.1465
bk0: 18809a 9814188i bk1: 19159a 9816063i bk2: 19426a 9809053i bk3: 18925a 9817765i bk4: 18916a 9816549i bk5: 18628a 9827258i bk6: 18915a 9818214i bk7: 18624a 9824611i bk8: 19180a 9805403i bk9: 19521a 9803871i bk10: 18867a 9814728i bk11: 18964a 9823128i bk12: 18853a 9811393i bk13: 18891a 9823869i bk14: 18930a 9822482i bk15: 18899a 9826486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.393964
Row_Buffer_Locality_read = 0.464164
Row_Buffer_Locality_write = 0.095506
Bank_Level_Parallism = 1.777723
Bank_Level_Parallism_Col = 1.471565
Bank_Level_Parallism_Ready = 1.122957
write_to_read_ratio_blp_rw_average = 0.316112
GrpLevelPara = 1.348555 

BW Util details:
bwutil = 0.112628 
total_CMD = 10460293 
util_bw = 1178118 
Wasted_Col = 3086917 
Wasted_Row = 1736269 
Idle = 4458989 

BW Util Bottlenecks: 
RCDc_limit = 2297400 
RCDWRc_limit = 457570 
WTRc_limit = 846527 
RTWc_limit = 513314 
CCDLc_limit = 524441 
rwq = 0 
CCDLc_limit_alone = 439191 
WTRc_limit_alone = 783730 
RTWc_limit_alone = 490861 

Commands details: 
total_CMD = 10460293 
n_nop = 9425742 
Read = 303507 
Write = 0 
L2_Alloc = 0 
L2_WB = 285552 
n_act = 227200 
n_pre = 227184 
n_ref = 0 
n_req = 374895 
total_req = 589059 

Dual Bus Interface Util: 
issued_total_row = 454384 
issued_total_col = 589059 
Row_Bus_Util =  0.043439 
CoL_Bus_Util = 0.056314 
Either_Row_CoL_Bus_Util = 0.098903 
Issued_on_Two_Bus_Simul_Util = 0.000850 
issued_two_Eff = 0.008595 
queue_avg = 0.249799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.249799
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=10460293 n_nop=9421943 n_act=227894 n_pre=227878 n_ref_event=0 n_req=377563 n_rd=306258 n_rd_L2_A=0 n_write=0 n_wr_bk=285220 bw_util=0.1131
n_activity=8044696 dram_eff=0.147
bk0: 19334a 9801593i bk1: 18953a 9812517i bk2: 19234a 9809250i bk3: 19246a 9807890i bk4: 19343a 9811441i bk5: 19738a 9810663i bk6: 18867a 9820469i bk7: 18480a 9824703i bk8: 19234a 9813450i bk9: 19241a 9814017i bk10: 19202a 9815491i bk11: 19037a 9820061i bk12: 19277a 9815568i bk13: 19115a 9811489i bk14: 18737a 9822787i bk15: 19220a 9822887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.396408
Row_Buffer_Locality_read = 0.466417
Row_Buffer_Locality_write = 0.095716
Bank_Level_Parallism = 1.780697
Bank_Level_Parallism_Col = 1.472359
Bank_Level_Parallism_Ready = 1.122770
write_to_read_ratio_blp_rw_average = 0.315414
GrpLevelPara = 1.349360 

BW Util details:
bwutil = 0.113090 
total_CMD = 10460293 
util_bw = 1182956 
Wasted_Col = 3096150 
Wasted_Row = 1737171 
Idle = 4444016 

BW Util Bottlenecks: 
RCDc_limit = 2303473 
RCDWRc_limit = 457006 
WTRc_limit = 858501 
RTWc_limit = 517538 
CCDLc_limit = 525679 
rwq = 0 
CCDLc_limit_alone = 440402 
WTRc_limit_alone = 795960 
RTWc_limit_alone = 494802 

Commands details: 
total_CMD = 10460293 
n_nop = 9421943 
Read = 306258 
Write = 0 
L2_Alloc = 0 
L2_WB = 285220 
n_act = 227894 
n_pre = 227878 
n_ref = 0 
n_req = 377563 
total_req = 591478 

Dual Bus Interface Util: 
issued_total_row = 455772 
issued_total_col = 591478 
Row_Bus_Util =  0.043572 
CoL_Bus_Util = 0.056545 
Either_Row_CoL_Bus_Util = 0.099266 
Issued_on_Two_Bus_Simul_Util = 0.000851 
issued_two_Eff = 0.008571 
queue_avg = 0.245600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.2456
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=10460293 n_nop=9421050 n_act=227900 n_pre=227884 n_ref_event=0 n_req=376879 n_rd=304979 n_rd_L2_A=0 n_write=0 n_wr_bk=287600 bw_util=0.1133
n_activity=8042642 dram_eff=0.1474
bk0: 18838a 9816539i bk1: 19404a 9807249i bk2: 18714a 9811904i bk3: 18809a 9810566i bk4: 18913a 9818026i bk5: 18621a 9826422i bk6: 18779a 9812402i bk7: 19370a 9803585i bk8: 19179a 9809795i bk9: 18888a 9817027i bk10: 19565a 9806083i bk11: 19863a 9795513i bk12: 19031a 9806774i bk13: 19140a 9815598i bk14: 18860a 9821344i bk15: 19005a 9816064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.395297
Row_Buffer_Locality_read = 0.465222
Row_Buffer_Locality_write = 0.098693
Bank_Level_Parallism = 1.784811
Bank_Level_Parallism_Col = 1.478566
Bank_Level_Parallism_Ready = 1.126609
write_to_read_ratio_blp_rw_average = 0.316771
GrpLevelPara = 1.353752 

BW Util details:
bwutil = 0.113301 
total_CMD = 10460293 
util_bw = 1185158 
Wasted_Col = 3096533 
Wasted_Row = 1741408 
Idle = 4437194 

BW Util Bottlenecks: 
RCDc_limit = 2301438 
RCDWRc_limit = 459019 
WTRc_limit = 859402 
RTWc_limit = 521271 
CCDLc_limit = 528224 
rwq = 0 
CCDLc_limit_alone = 442866 
WTRc_limit_alone = 796487 
RTWc_limit_alone = 498828 

Commands details: 
total_CMD = 10460293 
n_nop = 9421050 
Read = 304979 
Write = 0 
L2_Alloc = 0 
L2_WB = 287600 
n_act = 227900 
n_pre = 227884 
n_ref = 0 
n_req = 376879 
total_req = 592579 

Dual Bus Interface Util: 
issued_total_row = 455784 
issued_total_col = 592579 
Row_Bus_Util =  0.043573 
CoL_Bus_Util = 0.056650 
Either_Row_CoL_Bus_Util = 0.099351 
Issued_on_Two_Bus_Simul_Util = 0.000872 
issued_two_Eff = 0.008776 
queue_avg = 0.256416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.256416

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1297364, Miss = 297859, Miss_rate = 0.230, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1312168, Miss = 299046, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1308248, Miss = 297617, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1314284, Miss = 298875, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1307508, Miss = 297176, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1304400, Miss = 297296, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1301244, Miss = 295784, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1309876, Miss = 299078, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1302692, Miss = 300442, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1291436, Miss = 294316, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1302192, Miss = 295746, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1310280, Miss = 297622, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1307072, Miss = 297282, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1298016, Miss = 294996, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1315864, Miss = 298794, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1304184, Miss = 297404, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1302196, Miss = 296762, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1300956, Miss = 295877, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1305580, Miss = 295170, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1297312, Miss = 297085, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1312844, Miss = 297487, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1313960, Miss = 297175, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1310940, Miss = 298139, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1303784, Miss = 297756, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 31334400
L2_total_cache_misses = 7134784
L2_total_cache_miss_rate = 0.2277
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24199616
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1042625
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2610559
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 870400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2611200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27852800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3481600
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.182
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=31334400
icnt_total_pkts_simt_to_mem=31334400
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 329.599
	minimum = 5
	maximum = 1802
Network latency average = 117.467
	minimum = 5
	maximum = 636
Slowest packet = 15164
Flit latency average = 117.467
	minimum = 5
	maximum = 636
Slowest flit = 14517297
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.20327
	minimum = 0 (at node 30)
	maximum = 0.88194 (at node 0)
Accepted packet rate average = 0.20327
	minimum = 0 (at node 30)
	maximum = 0.88194 (at node 0)
Injected flit rate average = 0.20327
	minimum = 0 (at node 30)
	maximum = 0.88194 (at node 0)
Accepted flit rate average= 0.20327
	minimum = 0 (at node 30)
	maximum = 0.88194 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 329.599 (1 samples)
	minimum = 5 (1 samples)
	maximum = 1802 (1 samples)
Network latency average = 117.467 (1 samples)
	minimum = 5 (1 samples)
	maximum = 636 (1 samples)
Flit latency average = 117.467 (1 samples)
	minimum = 5 (1 samples)
	maximum = 636 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.20327 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.88194 (1 samples)
Accepted packet rate average = 0.20327 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.88194 (1 samples)
Injected flit rate average = 0.20327 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.88194 (1 samples)
Accepted flit rate average = 0.20327 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.88194 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 59 sec (2039 sec)
gpgpu_simulation_rate = 90057 (inst/sec)
gpgpu_simulation_rate = 2907 (cycle/sec)
gpgpu_silicon_slowdown = 487444x
launching memcpy command : MemcpyHtoD,0x00007f7b16e00000,3276800
launching memcpy command : MemcpyHtoD,0x00007f7b31f00000,680
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
