$date
	Tue Oct 28 09:31:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ACT_5_B_tb $end
$var wire 1 ! S $end
$var wire 1 " Cout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$scope module Instance0 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var reg 1 " Cout $end
$var reg 1 ! S $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#1
1!
1#
#2
1$
0#
#3
1"
0!
1#
#4
0"
1!
1%
0$
0#
#5
1"
0!
1#
#6
1$
0#
#7
1!
1#
#8
