
*** Running vivado
    with args -log mb_design_cordic_ip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_design_cordic_ip_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mb_design_cordic_ip_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/sdup/lab/2_4/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/MyPrograms/Vivado/Vivado/2018.3/data/ip'.
Command: synth_design -top mb_design_cordic_ip_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15184 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 394.457 ; gain = 100.145
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_design_cordic_ip_0_0' [c:/sdup/lab/2_4/cordic_acc/cordic_acc.srcs/sources_1/bd/mb_design/ip/mb_design_cordic_ip_0_0/synth/mb_design_cordic_ip_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'cordic_ip_v1_0' [c:/sdup/lab/2_4/cordic_acc/cordic_acc.srcs/sources_1/bd/mb_design/ipshared/d8fd/hdl/cordic_ip_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cordic_ip_v1_0_S00_AXI' [c:/sdup/lab/2_4/cordic_acc/cordic_acc.srcs/sources_1/bd/mb_design/ipshared/d8fd/hdl/cordic_ip_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/sdup/lab/2_4/cordic_acc/cordic_acc.srcs/sources_1/bd/mb_design/ipshared/d8fd/hdl/cordic_ip_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [c:/sdup/lab/2_4/cordic_acc/cordic_acc.srcs/sources_1/bd/mb_design/ipshared/d8fd/hdl/cordic_ip_v1_0_S00_AXI.v:372]
INFO: [Synth 8-6157] synthesizing module 'cordic_rtl' [c:/sdup/lab/2_4/cordic_acc/cordic_acc.srcs/sources_1/bd/mb_design/ipshared/d8fd/src/cordic_rtl.v:23]
	Parameter W bound to: 12 - type: integer 
	Parameter FXP_MUL bound to: 1024 - type: integer 
	Parameter FXP_SHIFT bound to: 10 - type: integer 
	Parameter S1 bound to: 4'b0001 
	Parameter S2 bound to: 4'b0010 
	Parameter S3 bound to: 4'b0011 
	Parameter S4 bound to: 4'b0100 
	Parameter S5 bound to: 4'b0101 
	Parameter S6 bound to: 4'b0110 
	Parameter S7 bound to: 4'b0111 
	Parameter S8 bound to: 4'b1000 
	Parameter S9 bound to: 4'b1001 
	Parameter S10 bound to: 4'b1010 
	Parameter S11 bound to: 4'b1011 
	Parameter S12 bound to: 4'b1100 
	Parameter S13 bound to: 4'b1101 
INFO: [Synth 8-155] case statement is not full and has no default [c:/sdup/lab/2_4/cordic_acc/cordic_acc.srcs/sources_1/bd/mb_design/ipshared/d8fd/src/cordic_rtl.v:58]
INFO: [Synth 8-6155] done synthesizing module 'cordic_rtl' (1#1) [c:/sdup/lab/2_4/cordic_acc/cordic_acc.srcs/sources_1/bd/mb_design/ipshared/d8fd/src/cordic_rtl.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'angle_in' does not match port width (12) of module 'cordic_rtl' [c:/sdup/lab/2_4/cordic_acc/cordic_acc.srcs/sources_1/bd/mb_design/ipshared/d8fd/hdl/cordic_ip_v1_0_S00_AXI.v:419]
INFO: [Synth 8-6155] done synthesizing module 'cordic_ip_v1_0_S00_AXI' (2#1) [c:/sdup/lab/2_4/cordic_acc/cordic_acc.srcs/sources_1/bd/mb_design/ipshared/d8fd/hdl/cordic_ip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cordic_ip_v1_0' (3#1) [c:/sdup/lab/2_4/cordic_acc/cordic_acc.srcs/sources_1/bd/mb_design/ipshared/d8fd/hdl/cordic_ip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_cordic_ip_0_0' (4#1) [c:/sdup/lab/2_4/cordic_acc/cordic_acc.srcs/sources_1/bd/mb_design/ip/mb_design_cordic_ip_0_0/synth/mb_design_cordic_ip_0_0.v:57]
WARNING: [Synth 8-3331] design cordic_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design cordic_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design cordic_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design cordic_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design cordic_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design cordic_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 449.969 ; gain = 155.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 449.969 ; gain = 155.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 449.969 ; gain = 155.656
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 798.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 798.703 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.110 . Memory (MB): peak = 800.789 ; gain = 2.086
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 800.789 ; gain = 506.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 800.789 ; gain = 506.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 800.789 ; gain = 506.477
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/2_4/cordic_acc/cordic_acc.srcs/sources_1/bd/mb_design/ipshared/d8fd/src/cordic_rtl.v:58]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/2_4/cordic_acc/cordic_acc.srcs/sources_1/bd/mb_design/ipshared/d8fd/src/cordic_rtl.v:58]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/2_4/cordic_acc/cordic_acc.srcs/sources_1/bd/mb_design/ipshared/d8fd/src/cordic_rtl.v:58]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/2_4/cordic_acc/cordic_acc.srcs/sources_1/bd/mb_design/ipshared/d8fd/src/cordic_rtl.v:58]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/sdup/lab/2_4/cordic_acc/cordic_acc.srcs/sources_1/bd/mb_design/ipshared/d8fd/src/cordic_rtl.v:58]
INFO: [Synth 8-5544] ROM "atan" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 800.789 ; gain = 506.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 4     
	   2 Input     23 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               23 Bit    Registers := 8     
	               19 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 9     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	  14 Input     23 Bit        Muxes := 7     
	  12 Input     12 Bit        Muxes := 1     
	  14 Input     12 Bit        Muxes := 9     
	  14 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cordic_rtl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 4     
	   2 Input     23 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               23 Bit    Registers := 8     
	               19 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 9     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	  14 Input     23 Bit        Muxes := 7     
	  12 Input     12 Bit        Muxes := 1     
	  14 Input     12 Bit        Muxes := 9     
	  14 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 15    
Module cordic_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design mb_design_cordic_ip_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design mb_design_cordic_ip_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design mb_design_cordic_ip_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design mb_design_cordic_ip_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design mb_design_cordic_ip_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design mb_design_cordic_ip_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[0]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[0]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_9_reg[0]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_9_reg[1]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_9_reg[2]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_9_reg[3]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_9_reg[4]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_9_reg[5]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_9_reg[6]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_9_reg[7]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_9_reg[8]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_9_reg[9]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_9_reg[10]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_9_reg[11]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_9_reg[12]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_9_reg[13]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_9_reg[14]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_9_reg[15]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_9_reg[16]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_9_reg[17]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_9_reg[18]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_9_reg[19]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_9_reg[20]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_9_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_9_reg[22]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_9_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_9_reg[21]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[1]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[2]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[3]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[4]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[5]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[6]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[7]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[8]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_2_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[9]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_2_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[10]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_2_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[11]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[12]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_2_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[13]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_2_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[14]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_2_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[15]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_2_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[16]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[17]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_5_reg[18]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_2_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[0]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[1]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[2]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[3]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[4]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[5]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[6]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[7]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[8]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[9]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[10]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[11]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[12]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[13]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[14]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[15]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[16]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[17]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[18]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[19]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[20]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[22]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_9_reg[21]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[1]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[2]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[3]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[4]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[5]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[6]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[7]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[8]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_2_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[9]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_2_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[10]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_2_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[11]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[12]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_2_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[13]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_2_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[14]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_2_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[15]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_2_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[16]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[17]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_5_reg[18]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_2_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/atan_val_reg[10]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/atan_val_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/atan_val_reg[11] )
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_2_reg[0]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_2_reg[1]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_2_reg[13]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_2_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_2_reg[14]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/sin_2_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_2_reg[0]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_2_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_2_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_2_reg[13]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_2_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_2_reg[14]' (FDE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/cordic_rtl_inst/cos_2_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[12]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[13]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[14]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[28]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[29]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[30]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 800.789 ; gain = 506.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:04 . Memory (MB): peak = 805.859 ; gain = 511.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:04 . Memory (MB): peak = 806.602 ; gain = 512.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:01:05 . Memory (MB): peak = 827.895 ; gain = 533.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:01:08 . Memory (MB): peak = 827.895 ; gain = 533.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:01:08 . Memory (MB): peak = 827.895 ; gain = 533.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:01:08 . Memory (MB): peak = 827.895 ; gain = 533.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:01:08 . Memory (MB): peak = 827.895 ; gain = 533.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:01:08 . Memory (MB): peak = 827.895 ; gain = 533.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:01:08 . Memory (MB): peak = 827.895 ; gain = 533.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    43|
|2     |LUT1   |    17|
|3     |LUT2   |    89|
|4     |LUT3   |   127|
|5     |LUT4   |    72|
|6     |LUT5   |    47|
|7     |LUT6   |    50|
|8     |FDRE   |   350|
|9     |FDSE   |    46|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------+-----------------------+------+
|      |Instance                        |Module                 |Cells |
+------+--------------------------------+-----------------------+------+
|1     |top                             |                       |   841|
|2     |  inst                          |cordic_ip_v1_0         |   841|
|3     |    cordic_ip_v1_0_S00_AXI_inst |cordic_ip_v1_0_S00_AXI |   841|
|4     |      cordic_rtl_inst           |cordic_rtl             |   658|
+------+--------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:01:08 . Memory (MB): peak = 827.895 ; gain = 533.582
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:56 . Memory (MB): peak = 827.895 ; gain = 182.762
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:01:09 . Memory (MB): peak = 827.895 ; gain = 533.582
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 829.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
137 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:13 . Memory (MB): peak = 829.484 ; gain = 543.219
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 829.484 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/sdup/lab/2_4/cordic_acc/cordic_acc.runs/mb_design_cordic_ip_0_0_synth_1/mb_design_cordic_ip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP mb_design_cordic_ip_0_0, cache-ID = 8071f255783c0d03
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 829.484 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/sdup/lab/2_4/cordic_acc/cordic_acc.runs/mb_design_cordic_ip_0_0_synth_1/mb_design_cordic_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_design_cordic_ip_0_0_utilization_synth.rpt -pb mb_design_cordic_ip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 16 22:17:23 2023...
