INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:33:08 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.063ns  (required time - arrival time)
  Source:                 buffer15/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            buffer9/dataReg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 1.176ns (23.480%)  route 3.833ns (76.520%))
  Logic Levels:           14  (CARRY4=3 LUT3=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1114, unset)         0.508     0.508    buffer15/clk
    SLICE_X15Y94         FDRE                                         r  buffer15/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer15/outs_reg[0]/Q
                         net (fo=45, routed)          0.451     1.175    buffer14/fifo/buffer15_outs
    SLICE_X17Y93         LUT5 (Prop_lut5_I2_O)        0.043     1.218 r  buffer14/fifo/Memory[2][0]_i_2__1/O
                         net (fo=19, routed)          0.434     1.652    buffer14/fifo/Memory_reg[0][0]_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I0_O)        0.043     1.695 r  buffer14/fifo/fullReg_i_2/O
                         net (fo=36, routed)          0.476     2.171    buffer14/fifo/Empty_reg_2
    SLICE_X16Y90         LUT6 (Prop_lut6_I1_O)        0.043     2.214 r  buffer14/fifo/Memory[0][0]_i_46/O
                         net (fo=1, routed)           0.385     2.600    cmpi3/Memory_reg[0][0]_i_7_1
    SLICE_X13Y90         LUT6 (Prop_lut6_I2_O)        0.043     2.643 r  cmpi3/Memory[0][0]_i_23/O
                         net (fo=1, routed)           0.000     2.643    cmpi3/Memory[0][0]_i_23_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.894 r  cmpi3/Memory_reg[0][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.894    cmpi3/Memory_reg[0][0]_i_7_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.943 r  cmpi3/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.943    cmpi3/Memory_reg[0][0]_i_3_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.050 f  cmpi3/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=7, routed)           0.426     3.476    buffer40/fifo/result[0]
    SLICE_X10Y95         LUT3 (Prop_lut3_I0_O)        0.123     3.599 f  buffer40/fifo/transmitValue_i_4__4/O
                         net (fo=3, routed)           0.173     3.772    fork9/control/generateBlocks[1].regblock/Empty_reg_1
    SLICE_X10Y96         LUT6 (Prop_lut6_I1_O)        0.043     3.815 f  fork9/control/generateBlocks[1].regblock/transmitValue_i_2__16/O
                         net (fo=6, routed)           0.263     4.078    buffer40/fifo/buffer40_outs_ready
    SLICE_X11Y93         LUT6 (Prop_lut6_I0_O)        0.043     4.121 r  buffer40/fifo/transmitValue_i_3__5/O
                         net (fo=5, routed)           0.255     4.376    buffer24/fifo/anyBlockStop
    SLICE_X10Y95         LUT6 (Prop_lut6_I4_O)        0.043     4.419 f  buffer24/fifo/transmitValue_i_2__13/O
                         net (fo=5, routed)           0.228     4.648    buffer24/fifo/outs_reg[0]
    SLICE_X10Y95         LUT3 (Prop_lut3_I2_O)        0.043     4.691 r  buffer24/fifo/fullReg_i_6/O
                         net (fo=1, routed)           0.227     4.917    fork6/control/generateBlocks[10].regblock/transmitValue_reg_1
    SLICE_X8Y95          LUT6 (Prop_lut6_I1_O)        0.043     4.960 f  fork6/control/generateBlocks[10].regblock/fullReg_i_3__8/O
                         net (fo=21, routed)          0.195     5.156    control_merge0/tehb/control/transmitValue_reg_9
    SLICE_X9Y94          LUT6 (Prop_lut6_I2_O)        0.043     5.199 r  control_merge0/tehb/control/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.318     5.517    buffer9/E[0]
    SLICE_X7Y93          FDRE                                         r  buffer9/dataReg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=1114, unset)         0.483     4.683    buffer9/clk
    SLICE_X7Y93          FDRE                                         r  buffer9/dataReg_reg[19]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
    SLICE_X7Y93          FDRE (Setup_fdre_C_CE)      -0.194     4.453    buffer9/dataReg_reg[19]
  -------------------------------------------------------------------
                         required time                          4.453    
                         arrival time                          -5.517    
  -------------------------------------------------------------------
                         slack                                 -1.063    




