# 💫 About Me:
<br><br>👋 Hi, I'm Deekshitha M  <br>🎓 2nd year Electronics and Communication Engineering Student | Aspiring VLSI Design Engineer  <br><br>💡 Passionate about building efficient digital systems, chip design, and exploring the world of semiconductors.  <br>⚙️ Currently learning Digital Electronics, Verilog HDL, and ASIC Design Flow.  <br>🧠 Interested in Physical Design, RTL Design, and Functional Verification.  <br><br>🔭 What I'm Working On<br>- Designing Verilog-based digital circuits (ALU, Counters, FSMs)  <br>- Exploring **RISC-V architecture** and **OpenLane** for ASIC design  


## 🌐 Socials:
[![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?logo=linkedin&logoColor=white)](https://linkedin.com/in/Deekshitha M) [![email](https://img.shields.io/badge/Email-D14836?logo=gmail&logoColor=white)](mailto:mdeekshitha151@gmail.com) 

# 💻 Tech Stack:
![C](https://img.shields.io/badge/c-%2300599C.svg?style=for-the-badge&logo=c&logoColor=white) ![C++](https://img.shields.io/badge/c++-%2300599C.svg?style=for-the-badge&logo=c%2B%2B&logoColor=white) ![Python](https://img.shields.io/badge/python-3670A0?style=for-the-badge&logo=python&logoColor=ffdd54)
# 📊 GitHub Stats:
![](https://github-readme-stats.vercel.app/api?username=Deekshitha M&theme=dark&hide_border=false&include_all_commits=false&count_private=false)<br/>
![](https://nirzak-streak-stats.vercel.app/?user=Deekshitha M&theme=dark&hide_border=false)<br/>
![](https://github-readme-stats.vercel.app/api/top-langs/?username=Deekshitha M&theme=dark&hide_border=false&include_all_commits=false&count_private=false&layout=compact)

---
[![](https://visitcount.itsvg.in/api?id=Deekshitha M&icon=0&color=0)](https://visitcount.itsvg.in)
