{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1562230245123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562230245126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 04 17:50:44 2019 " "Processing started: Thu Jul 04 17:50:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562230245126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562230245126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MY32CPU -c MY32CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off MY32CPU -c MY32CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562230245127 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/17.0/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/17.0/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562230245617 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1562230245848 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1562230245848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 3 3 " "Found 3 design units, including 3 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562230268065 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_REG " "Found entity 2: CPU_REG" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562230268065 ""} { "Info" "ISGN_ENTITY_NAME" "3 COUNTER5b " "Found entity 3: COUNTER5b" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562230268065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562230268065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_bench " "Found entity 1: PC_bench" {  } { { "PC_bench.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC_bench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562230268068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562230268068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER " "Found entity 1: REGISTER" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/My_CPU/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562230268071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562230268071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/My_CPU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562230268074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562230268074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my32cpu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file my32cpu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 MY32CPU_top " "Found entity 1: MY32CPU_top" {  } { { "MY32CPU_top.v" "" { Text "C:/intelFPGA_lite/My_CPU/MY32CPU_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562230268075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562230268075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file top_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_bench " "Found entity 1: top_bench" {  } { { "top_bench.v" "" { Text "C:/intelFPGA_lite/My_CPU/top_bench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562230268076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562230268076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out MY32CPU_top.v(35) " "Verilog HDL Implicit Net warning at MY32CPU_top.v(35): created implicit net for \"out\"" {  } { { "MY32CPU_top.v" "" { Text "C:/intelFPGA_lite/My_CPU/MY32CPU_top.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562230268076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flag MY32CPU_top.v(54) " "Verilog HDL Implicit Net warning at MY32CPU_top.v(54): created implicit net for \"flag\"" {  } { { "MY32CPU_top.v" "" { Text "C:/intelFPGA_lite/My_CPU/MY32CPU_top.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562230268076 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PC " "Elaborating entity \"PC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1562230268111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER5b COUNTER5b:COUNTER " "Elaborating entity \"COUNTER5b\" for hierarchy \"COUNTER5b:COUNTER\"" {  } { { "PC.v" "COUNTER" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562230268115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_REG CPU_REG:PMEM " "Elaborating entity \"CPU_REG\" for hierarchy \"CPU_REG:PMEM\"" {  } { { "PC.v" "PMEM" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562230268121 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6 0 31 PC.v(39) " "Verilog HDL warning at PC.v(39): number of words (6) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 39 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1562230268124 "|PC|CPU_REG:PMEM"}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/My_CPU/db/MY32CPU.ram0_CPU_REG_3a5ef683.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/My_CPU/db/MY32CPU.ram0_CPU_REG_3a5ef683.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1562230268300 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "CPU_REG:PMEM\|PROGRAM " "RAM logic \"CPU_REG:PMEM\|PROGRAM\" is uninferred because MIF is not supported for the selected family" {  } { { "PC.v" "PROGRAM" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 37 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1562230268310 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1562230268310 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/My_CPU/db/MY32CPU.ram0_CPU_REG_3a5ef683.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/My_CPU/db/MY32CPU.ram0_CPU_REG_3a5ef683.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1562230268310 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "INST\[3\] GND " "Pin \"INST\[3\]\" is stuck at GND" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562230268432 "|PC|INST[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST\[4\] GND " "Pin \"INST\[4\]\" is stuck at GND" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562230268432 "|PC|INST[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST\[5\] GND " "Pin \"INST\[5\]\" is stuck at GND" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562230268432 "|PC|INST[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST\[6\] GND " "Pin \"INST\[6\]\" is stuck at GND" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562230268432 "|PC|INST[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST\[7\] GND " "Pin \"INST\[7\]\" is stuck at GND" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562230268432 "|PC|INST[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST\[8\] GND " "Pin \"INST\[8\]\" is stuck at GND" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562230268432 "|PC|INST[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST\[9\] GND " "Pin \"INST\[9\]\" is stuck at GND" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562230268432 "|PC|INST[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST\[10\] GND " "Pin \"INST\[10\]\" is stuck at GND" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562230268432 "|PC|INST[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST\[11\] GND " "Pin \"INST\[11\]\" is stuck at GND" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562230268432 "|PC|INST[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST\[12\] GND " "Pin \"INST\[12\]\" is stuck at GND" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562230268432 "|PC|INST[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST\[13\] GND " "Pin \"INST\[13\]\" is stuck at GND" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562230268432 "|PC|INST[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST\[14\] GND " "Pin \"INST\[14\]\" is stuck at GND" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562230268432 "|PC|INST[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST\[15\] GND " "Pin \"INST\[15\]\" is stuck at GND" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562230268432 "|PC|INST[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST\[16\] GND " "Pin \"INST\[16\]\" is stuck at GND" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562230268432 "|PC|INST[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST\[17\] GND " "Pin \"INST\[17\]\" is stuck at GND" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562230268432 "|PC|INST[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST\[18\] GND " "Pin \"INST\[18\]\" is stuck at GND" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562230268432 "|PC|INST[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST\[19\] GND " "Pin \"INST\[19\]\" is stuck at GND" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562230268432 "|PC|INST[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST\[20\] GND " "Pin \"INST\[20\]\" is stuck at GND" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562230268432 "|PC|INST[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST\[21\] GND " "Pin \"INST\[21\]\" is stuck at GND" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562230268432 "|PC|INST[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST\[22\] GND " "Pin \"INST\[22\]\" is stuck at GND" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562230268432 "|PC|INST[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST\[23\] GND " "Pin \"INST\[23\]\" is stuck at GND" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562230268432 "|PC|INST[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST\[24\] GND " "Pin \"INST\[24\]\" is stuck at GND" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562230268432 "|PC|INST[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST\[25\] GND " "Pin \"INST\[25\]\" is stuck at GND" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562230268432 "|PC|INST[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST\[26\] GND " "Pin \"INST\[26\]\" is stuck at GND" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562230268432 "|PC|INST[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST\[27\] GND " "Pin \"INST\[27\]\" is stuck at GND" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562230268432 "|PC|INST[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST\[28\] GND " "Pin \"INST\[28\]\" is stuck at GND" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562230268432 "|PC|INST[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST\[29\] GND " "Pin \"INST\[29\]\" is stuck at GND" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562230268432 "|PC|INST[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST\[30\] GND " "Pin \"INST\[30\]\" is stuck at GND" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562230268432 "|PC|INST[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INST\[31\] GND " "Pin \"INST\[31\]\" is stuck at GND" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/My_CPU/PC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562230268432 "|PC|INST[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1562230268432 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1562230268475 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1562230268827 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562230268827 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1562230268914 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1562230268914 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1562230268914 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1562230268914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562230268934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 04 17:51:08 2019 " "Processing ended: Thu Jul 04 17:51:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562230268934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562230268934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562230268934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1562230268934 ""}
