{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 19:55:56 2019 " "Info: Processing started: Thu Nov 21 19:55:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zjw_ALU -c zjw_ALU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off zjw_ALU -c zjw_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zjw_ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file zjw_ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_ALU-bev " "Info: Found design unit 1: zjw_ALU-bev" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_ALU " "Info: Found entity 1: zjw_ALU" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/apple/Desktop/数电实验三/zjw_ALU/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "zjw_ALU " "Info: Elaborating entity \"zjw_ALU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 zjw_ALU.vhd(24) " "Warning (10492): VHDL Process Statement warning at zjw_ALU.vhd(24): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 zjw_ALU.vhd(24) " "Warning (10492): VHDL Process Statement warning at zjw_ALU.vhd(24): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum zjw_ALU.vhd(25) " "Warning (10492): VHDL Process Statement warning at zjw_ALU.vhd(25): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 zjw_ALU.vhd(27) " "Warning (10492): VHDL Process Statement warning at zjw_ALU.vhd(27): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 zjw_ALU.vhd(27) " "Warning (10492): VHDL Process Statement warning at zjw_ALU.vhd(27): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum zjw_ALU.vhd(28) " "Warning (10492): VHDL Process Statement warning at zjw_ALU.vhd(28): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 zjw_ALU.vhd(30) " "Warning (10492): VHDL Process Statement warning at zjw_ALU.vhd(30): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 zjw_ALU.vhd(32) " "Warning (10492): VHDL Process Statement warning at zjw_ALU.vhd(32): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 zjw_ALU.vhd(38) " "Warning (10492): VHDL Process Statement warning at zjw_ALU.vhd(38): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 zjw_ALU.vhd(38) " "Warning (10492): VHDL Process Statement warning at zjw_ALU.vhd(38): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 zjw_ALU.vhd(40) " "Warning (10492): VHDL Process Statement warning at zjw_ALU.vhd(40): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sum zjw_ALU.vhd(20) " "Warning (10631): VHDL Process Statement warning at zjw_ALU.vhd(20): inferring latch(es) for signal or variable \"sum\", which holds its previous value in one or more paths through the process" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[0\] zjw_ALU.vhd(20) " "Info (10041): Inferred latch for \"sum\[0\]\" at zjw_ALU.vhd(20)" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[1\] zjw_ALU.vhd(20) " "Info (10041): Inferred latch for \"sum\[1\]\" at zjw_ALU.vhd(20)" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[2\] zjw_ALU.vhd(20) " "Info (10041): Inferred latch for \"sum\[2\]\" at zjw_ALU.vhd(20)" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[3\] zjw_ALU.vhd(20) " "Info (10041): Inferred latch for \"sum\[3\]\" at zjw_ALU.vhd(20)" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[4\] zjw_ALU.vhd(20) " "Info (10041): Inferred latch for \"sum\[4\]\" at zjw_ALU.vhd(20)" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[5\] zjw_ALU.vhd(20) " "Info (10041): Inferred latch for \"sum\[5\]\" at zjw_ALU.vhd(20)" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[6\] zjw_ALU.vhd(20) " "Info (10041): Inferred latch for \"sum\[6\]\" at zjw_ALU.vhd(20)" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[7\] zjw_ALU.vhd(20) " "Info (10041): Inferred latch for \"sum\[7\]\" at zjw_ALU.vhd(20)" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[8\] zjw_ALU.vhd(20) " "Info (10041): Inferred latch for \"sum\[8\]\" at zjw_ALU.vhd(20)" {  } { { "zjw_ALU.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_ALU/zjw_ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add0\"" {  } { { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "Add0" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add0 " "Info: Instantiated megafunction \"lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Info: Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|alt_stratix_add_sub:stratix_adder lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|alt_stratix_add_sub:stratix_adder\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "b:/quartus/libraries/megafunctions/lpm_add_sub.tdf" 140 5 0 } } { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Info: Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Info: Implemented 21 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Info: Implemented 65 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 21 19:56:01 2019 " "Info: Processing ended: Thu Nov 21 19:56:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
