

================================================================
== Vitis HLS Report for 'ipv4_generate_ipv4_512_s'
================================================================
* Date:           Tue Jul 19 06:02:56 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        ipv4_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.866 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.86>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_axis_tx_meta_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_tx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_tx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %tx_shift2ipv4Fifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %tx_shift2ipv4Fifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %tx_shift2ipv4Fifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %protocol, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %local_ipv4_address, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.16ns)   --->   "%local_ipv4_address_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %local_ipv4_address"   --->   Operation 11 'read' 'local_ipv4_address_read' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 12 [1/1] (1.16ns)   --->   "%protocol_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %protocol"   --->   Operation 12 'read' 'protocol_read' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_tx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_tx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %tx_shift2ipv4Fifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %tx_shift2ipv4Fifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %tx_shift2ipv4Fifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %tx_shift2ipv4Fifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_tx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_axis_tx_meta_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln159 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:159->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:251]   --->   Operation 21 'specpipeline' 'specpipeline_ln159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%gi_state_load = load i2 %gi_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:175->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:251]   --->   Operation 22 'load' 'gi_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%header_idx_1_load = load i16 %header_idx_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/../packet.hpp:76]   --->   Operation 23 'load' 'header_idx_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Val2_s = load i160 %header_header_V_1"   --->   Operation 24 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.65ns)   --->   "%switch_ln175 = switch i2 %gi_state_load, void %.exit, i2 0, void, i2 1, void, i2 2, void, i2 3, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:175->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:251]   --->   Operation 25 'switch' 'switch_ln175' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_1_i_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %tx_shift2ipv4Fifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 26 'nbreadreq' 'tmp_1_i_i' <Predicate = (gi_state_load == 3)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln229 = br i1 %tmp_1_i_i, void %.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:229->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:251]   --->   Operation 27 'br' 'br_ln229' <Predicate = (gi_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.16ns)   --->   "%tx_shift2ipv4Fifo_read_1 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %tx_shift2ipv4Fifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'read' 'tx_shift2ipv4Fifo_read_1' <Predicate = (gi_state_load == 3 & tmp_1_i_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%currWord_last_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %tx_shift2ipv4Fifo_read_1, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'bitselect' 'currWord_last_V_1' <Predicate = (gi_state_load == 3 & tmp_1_i_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln233 = br i1 %currWord_last_V_1, void %.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:233->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:251]   --->   Operation 30 'br' 'br_ln233' <Predicate = (gi_state_load == 3 & tmp_1_i_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.41ns)   --->   "%store_ln235 = store i2 0, i2 %gi_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:235->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:251]   --->   Operation 31 'store' 'store_ln235' <Predicate = (gi_state_load == 3 & tmp_1_i_i & currWord_last_V_1)> <Delay = 0.41>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln236 = br void %.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:236->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:251]   --->   Operation 32 'br' 'br_ln236' <Predicate = (gi_state_load == 3 & tmp_1_i_i & currWord_last_V_1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_i_i_50 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %tx_shift2ipv4Fifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 33 'nbreadreq' 'tmp_i_i_50' <Predicate = (gi_state_load == 2)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln215 = br i1 %tmp_i_i_50, void %.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:215->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:251]   --->   Operation 34 'br' 'br_ln215' <Predicate = (gi_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.16ns)   --->   "%tx_shift2ipv4Fifo_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %tx_shift2ipv4Fifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'read' 'tx_shift2ipv4Fifo_read' <Predicate = (gi_state_load == 2 & tmp_i_i_50)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i1024 %tx_shift2ipv4Fifo_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'trunc' 'currWord_data_V' <Predicate = (gi_state_load == 2 & tmp_i_i_50)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %tx_shift2ipv4Fifo_read, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'bitselect' 'currWord_last_V' <Predicate = (gi_state_load == 2 & tmp_i_i_50)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln76_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %header_idx_1_load, i9 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/../packet.hpp:76]   --->   Operation 38 'bitconcatenate' 'shl_ln76_1' <Predicate = (gi_state_load == 2 & tmp_i_i_50)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.77ns)   --->   "%icmp_ln82_1 = icmp_ult  i25 %shl_ln76_1, i25 160" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/../packet.hpp:82]   --->   Operation 39 'icmp' 'icmp_ln82_1' <Predicate = (gi_state_load == 2 & tmp_i_i_50)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln82 = br i1 %icmp_ln82_1, void %_ZN12packetHeaderILi512ELi160EE11consumeWordER7ap_uintILi512EE.exit32.i.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/../packet.hpp:82]   --->   Operation 40 'br' 'br_ln82' <Predicate = (gi_state_load == 2 & tmp_i_i_50)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_19 = partset i512 @llvm.part.set.i512.i160, i512 %currWord_data_V, i160 %p_Val2_s, i32 0, i32 159"   --->   Operation 41 'partset' 'p_Result_19' <Predicate = (gi_state_load == 2 & tmp_i_i_50 & icmp_ln82_1)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.78ns)   --->   "%add_ln85_1 = add i16 %header_idx_1_load, i16 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/../packet.hpp:85]   --->   Operation 42 'add' 'add_ln85_1' <Predicate = (gi_state_load == 2 & tmp_i_i_50 & icmp_ln82_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.41ns)   --->   "%store_ln85 = store i16 %add_ln85_1, i16 %header_idx_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/../packet.hpp:85]   --->   Operation 43 'store' 'store_ln85' <Predicate = (gi_state_load == 2 & tmp_i_i_50 & icmp_ln82_1)> <Delay = 0.41>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%br_ln86 = br void %_ZN12packetHeaderILi512ELi160EE11consumeWordER7ap_uintILi512EE.exit32.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/../packet.hpp:86]   --->   Operation 44 'br' 'br_ln86' <Predicate = (gi_state_load == 2 & tmp_i_i_50 & icmp_ln82_1)> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = partselect i65 @_ssdm_op_PartSelect.i65.i1024.i32.i32, i1024 %tx_shift2ipv4Fifo_read, i32 512, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 45 'partselect' 'tmp' <Predicate = (gi_state_load == 2 & tmp_i_i_50)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln222_cast_i_i)   --->   "%xor_ln222 = xor i1 %currWord_last_V, i1 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:222->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:251]   --->   Operation 46 'xor' 'xor_ln222' <Predicate = (gi_state_load == 2 & tmp_i_i_50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln222_cast_i_i = select i1 %xor_ln222, i2 3, i2 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:222->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:251]   --->   Operation 47 'select' 'select_ln222_cast_i_i' <Predicate = (gi_state_load == 2 & tmp_i_i_50)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.41ns)   --->   "%store_ln222 = store i2 %select_ln222_cast_i_i, i2 %gi_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:222->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:251]   --->   Operation 48 'store' 'store_ln222' <Predicate = (gi_state_load == 2 & tmp_i_i_50)> <Delay = 0.41>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln226 = br void %.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:226->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:251]   --->   Operation 49 'br' 'br_ln226' <Predicate = (gi_state_load == 2 & tmp_i_i_50)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %header_idx_1_load, i9 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/../packet.hpp:76]   --->   Operation 50 'bitconcatenate' 'shl_ln' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.77ns)   --->   "%icmp_ln82 = icmp_ult  i25 %shl_ln, i25 160" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/../packet.hpp:82]   --->   Operation 51 'icmp' 'icmp_ln82' <Predicate = (gi_state_load == 1)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %_ZN12packetHeaderILi512ELi160EE11consumeWordER7ap_uintILi512EE.exit.i.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/../packet.hpp:82]   --->   Operation 52 'br' 'br_ln82' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_18 = partset i512 @llvm.part.set.i512.i160, i512 0, i160 %p_Val2_s, i32 0, i32 159"   --->   Operation 53 'partset' 'p_Result_18' <Predicate = (gi_state_load == 1 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.78ns)   --->   "%add_ln85 = add i16 %header_idx_1_load, i16 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/../packet.hpp:85]   --->   Operation 54 'add' 'add_ln85' <Predicate = (gi_state_load == 1 & icmp_ln82)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.41ns)   --->   "%store_ln85 = store i16 %add_ln85, i16 %header_idx_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/../packet.hpp:85]   --->   Operation 55 'store' 'store_ln85' <Predicate = (gi_state_load == 1 & icmp_ln82)> <Delay = 0.41>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln86 = br void %_ZN12packetHeaderILi512ELi160EE11consumeWordER7ap_uintILi512EE.exit.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/../packet.hpp:86]   --->   Operation 56 'br' 'br_ln86' <Predicate = (gi_state_load == 1 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.41ns)   --->   "%store_ln204 = store i2 2, i2 %gi_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:204->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:251]   --->   Operation 57 'store' 'store_ln204' <Predicate = (gi_state_load == 1)> <Delay = 0.41>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln213 = br void %.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:213->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:251]   --->   Operation 58 'br' 'br_ln213' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_i_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i64P128A, i64 %s_axis_tx_meta_V, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 59 'nbreadreq' 'tmp_i_i' <Predicate = (gi_state_load == 0)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %tmp_i_i, void %.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:178->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:251]   --->   Operation 60 'br' 'br_ln178' <Predicate = (gi_state_load == 0)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%s_axis_tx_meta_V_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %s_axis_tx_meta_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'read' 's_axis_tx_meta_V_read' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%meta_their_address_V = trunc i64 %s_axis_tx_meta_V_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 62 'trunc' 'meta_their_address_V' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%meta_length_V = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %s_axis_tx_meta_V_read, i32 32, i32 47" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'partselect' 'meta_length_V' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.41ns)   --->   "%store_ln162 = store i16 0, i16 %header_idx_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/../packet.hpp:162]   --->   Operation 64 'store' 'store_ln162' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.41>
ST_1 : Operation 65 [1/1] (0.78ns)   --->   "%len_V = add i16 %meta_length_V, i16 20"   --->   Operation 65 'add' 'len_V' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_i_i = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %len_V, i32 8, i32 15"   --->   Operation 66 'partselect' 'p_Result_i_i' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_13 = partset i16 @llvm.part.set.i16.i8, i16 0, i8 %p_Result_i_i, i32 0, i32 7"   --->   Operation 67 'partset' 'p_Result_13' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i16 %len_V"   --->   Operation 68 'trunc' 'trunc_ln674' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_14 = partset i16 @llvm.part.set.i16.i8, i16 %p_Result_13, i8 %trunc_ln674, i32 8, i32 15"   --->   Operation 69 'partset' 'p_Result_14' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_15 = partset i160 @llvm.part.set.i160.i16, i160 %p_Val2_s, i16 %p_Result_14, i32 16, i32 31"   --->   Operation 70 'partset' 'p_Result_15' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_16 = partset i160 @llvm.part.set.i160.i32, i160 %p_Result_15, i32 %meta_their_address_V, i32 128, i32 159"   --->   Operation 71 'partset' 'p_Result_16' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_17 = partset i160 @llvm.part.set.i160.i32, i160 %p_Result_16, i32 %local_ipv4_address_read, i32 96, i32 127"   --->   Operation 72 'partset' 'p_Result_17' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_s = partset i160 @llvm.part.set.i160.i8, i160 %p_Result_17, i8 %protocol_read, i32 72, i32 79"   --->   Operation 73 'partset' 'p_Result_s' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln414 = store i160 %p_Result_s, i160 %header_header_V_1"   --->   Operation 74 'store' 'store_ln414' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.41ns)   --->   "%store_ln194 = store i2 2, i2 %gi_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:194->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:251]   --->   Operation 75 'store' 'store_ln194' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.41>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln196 = br void %.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:196->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:251]   --->   Operation 76 'br' 'br_ln196' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 77 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %m_axis_tx_data_internal, i1024 %tx_shift2ipv4Fifo_read_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 77 'write' 'write_ln174' <Predicate = (gi_state_load == 3 & tmp_1_i_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%currWord_data_V_3 = phi i512 %p_Result_19, void, i512 %currWord_data_V, void"   --->   Operation 78 'phi' 'currWord_data_V_3' <Predicate = (gi_state_load == 2 & tmp_i_i_50)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i65.i512, i65 %tmp, i512 %currWord_data_V_3" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 79 'bitconcatenate' 'tmp_1' <Predicate = (gi_state_load == 2 & tmp_i_i_50)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln174_1 = zext i577 %tmp_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 80 'zext' 'zext_ln174_1' <Predicate = (gi_state_load == 2 & tmp_i_i_50)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %m_axis_tx_data_internal, i1024 %zext_ln174_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 81 'write' 'write_ln174' <Predicate = (gi_state_load == 2 & tmp_i_i_50)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%currWord_data_V_1 = phi i512 %p_Result_18, void, i512 0, void"   --->   Operation 82 'phi' 'currWord_data_V_1' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i513 @_ssdm_op_BitConcatenate.i513.i1.i512, i1 1, i512 %currWord_data_V_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 83 'bitconcatenate' 'or_ln' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln174 = sext i513 %or_ln" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 84 'sext' 'sext_ln174' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i544 %sext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 85 'zext' 'zext_ln174' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %m_axis_tx_data_internal, i1024 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 86 'write' 'write_ln174' <Predicate = (gi_state_load == 1)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln251 = ret" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ipv4/ipv4.cpp:251]   --->   Operation 87 'ret' 'ret_ln251' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_tx_meta_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ local_ipv4_address]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ protocol]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gi_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_idx_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_header_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ m_axis_tx_data_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tx_shift2ipv4Fifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
local_ipv4_address_read  (read          ) [ 000]
protocol_read            (read          ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specpipeline_ln159       (specpipeline  ) [ 000]
gi_state_load            (load          ) [ 011]
header_idx_1_load        (load          ) [ 000]
p_Val2_s                 (load          ) [ 000]
switch_ln175             (switch        ) [ 000]
tmp_1_i_i                (nbreadreq     ) [ 011]
br_ln229                 (br            ) [ 000]
tx_shift2ipv4Fifo_read_1 (read          ) [ 011]
currWord_last_V_1        (bitselect     ) [ 010]
br_ln233                 (br            ) [ 000]
store_ln235              (store         ) [ 000]
br_ln236                 (br            ) [ 000]
tmp_i_i_50               (nbreadreq     ) [ 011]
br_ln215                 (br            ) [ 000]
tx_shift2ipv4Fifo_read   (read          ) [ 000]
currWord_data_V          (trunc         ) [ 011]
currWord_last_V          (bitselect     ) [ 000]
shl_ln76_1               (bitconcatenate) [ 000]
icmp_ln82_1              (icmp          ) [ 010]
br_ln82                  (br            ) [ 011]
p_Result_19              (partset       ) [ 011]
add_ln85_1               (add           ) [ 000]
store_ln85               (store         ) [ 000]
br_ln86                  (br            ) [ 011]
tmp                      (partselect    ) [ 011]
xor_ln222                (xor           ) [ 000]
select_ln222_cast_i_i    (select        ) [ 000]
store_ln222              (store         ) [ 000]
br_ln226                 (br            ) [ 000]
shl_ln                   (bitconcatenate) [ 000]
icmp_ln82                (icmp          ) [ 010]
br_ln82                  (br            ) [ 011]
p_Result_18              (partset       ) [ 011]
add_ln85                 (add           ) [ 000]
store_ln85               (store         ) [ 000]
br_ln86                  (br            ) [ 011]
store_ln204              (store         ) [ 000]
br_ln213                 (br            ) [ 000]
tmp_i_i                  (nbreadreq     ) [ 010]
br_ln178                 (br            ) [ 000]
s_axis_tx_meta_V_read    (read          ) [ 000]
meta_their_address_V     (trunc         ) [ 000]
meta_length_V            (partselect    ) [ 000]
store_ln162              (store         ) [ 000]
len_V                    (add           ) [ 000]
p_Result_i_i             (partselect    ) [ 000]
p_Result_13              (partset       ) [ 000]
trunc_ln674              (trunc         ) [ 000]
p_Result_14              (partset       ) [ 000]
p_Result_15              (partset       ) [ 000]
p_Result_16              (partset       ) [ 000]
p_Result_17              (partset       ) [ 000]
p_Result_s               (partset       ) [ 000]
store_ln414              (store         ) [ 000]
store_ln194              (store         ) [ 000]
br_ln196                 (br            ) [ 000]
write_ln174              (write         ) [ 000]
currWord_data_V_3        (phi           ) [ 011]
tmp_1                    (bitconcatenate) [ 000]
zext_ln174_1             (zext          ) [ 000]
write_ln174              (write         ) [ 000]
currWord_data_V_1        (phi           ) [ 011]
or_ln                    (bitconcatenate) [ 000]
sext_ln174               (sext          ) [ 000]
zext_ln174               (zext          ) [ 000]
write_ln174              (write         ) [ 000]
ret_ln251                (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_tx_meta_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tx_meta_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="local_ipv4_address">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_ipv4_address"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="protocol">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="protocol"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gi_state">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gi_state"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="header_idx_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_idx_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="header_header_V_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_header_V_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_axis_tx_data_internal">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tx_data_internal"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tx_shift2ipv4Fifo">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_shift2ipv4Fifo"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i16.i9"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i512.i160"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i65.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i160.i16"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i160.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i160.i8"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i65.i512"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i513.i1.i512"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="local_ipv4_address_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="local_ipv4_address_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="protocol_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="protocol_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_nbreadreq_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1024" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1_i_i/1 tmp_i_i_50/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1024" slack="0"/>
<pin id="154" dir="0" index="1" bw="1024" slack="0"/>
<pin id="155" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_shift2ipv4Fifo_read_1/1 tx_shift2ipv4Fifo_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_i_i_nbreadreq_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_i/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="s_axis_tx_meta_V_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_tx_meta_V_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="1024" slack="0"/>
<pin id="175" dir="0" index="2" bw="1024" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/2 write_ln174/2 "/>
</bind>
</comp>

<comp id="179" class="1005" name="currWord_data_V_3_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="181" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="currWord_data_V_3 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="currWord_data_V_3_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="512" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="512" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="currWord_data_V_3/2 "/>
</bind>
</comp>

<comp id="188" class="1005" name="currWord_data_V_1_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="512" slack="1"/>
<pin id="190" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="currWord_data_V_1 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="currWord_data_V_1_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="512" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="1" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="currWord_data_V_1/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="1024" slack="0"/>
<pin id="202" dir="0" index="2" bw="11" slack="0"/>
<pin id="203" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V_1/1 currWord_last_V/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_1/1 add_ln85/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 store_ln85/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="2" slack="0"/>
<pin id="220" dir="0" index="1" bw="2" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln204/1 store_ln194/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="gi_state_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2" slack="0"/>
<pin id="226" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gi_state_load/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="header_idx_1_load_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_idx_1_load/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_Val2_s_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="160" slack="0"/>
<pin id="235" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln235_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="2" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln235/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="currWord_data_V_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1024" slack="0"/>
<pin id="245" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currWord_data_V/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="shl_ln76_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="25" slack="0"/>
<pin id="249" dir="0" index="1" bw="16" slack="0"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln76_1/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_ln82_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="25" slack="0"/>
<pin id="257" dir="0" index="1" bw="9" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82_1/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_Result_19_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="512" slack="0"/>
<pin id="263" dir="0" index="1" bw="512" slack="0"/>
<pin id="264" dir="0" index="2" bw="160" slack="0"/>
<pin id="265" dir="0" index="3" bw="1" slack="0"/>
<pin id="266" dir="0" index="4" bw="9" slack="0"/>
<pin id="267" dir="1" index="5" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_19/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="65" slack="0"/>
<pin id="275" dir="0" index="1" bw="1024" slack="0"/>
<pin id="276" dir="0" index="2" bw="11" slack="0"/>
<pin id="277" dir="0" index="3" bw="11" slack="0"/>
<pin id="278" dir="1" index="4" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="xor_ln222_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln222/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="select_ln222_cast_i_i_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="1" slack="0"/>
<pin id="293" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln222_cast_i_i/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln222_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="2" slack="0"/>
<pin id="299" dir="0" index="1" bw="2" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln222/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="shl_ln_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="25" slack="0"/>
<pin id="305" dir="0" index="1" bw="16" slack="0"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln82_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="25" slack="0"/>
<pin id="313" dir="0" index="1" bw="9" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="p_Result_18_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="512" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="160" slack="0"/>
<pin id="321" dir="0" index="3" bw="1" slack="0"/>
<pin id="322" dir="0" index="4" bw="9" slack="0"/>
<pin id="323" dir="1" index="5" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_18/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="meta_their_address_V_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="0"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="meta_their_address_V/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="meta_length_V_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="0"/>
<pin id="335" dir="0" index="1" bw="64" slack="0"/>
<pin id="336" dir="0" index="2" bw="7" slack="0"/>
<pin id="337" dir="0" index="3" bw="7" slack="0"/>
<pin id="338" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="meta_length_V/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln162_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="16" slack="0"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln162/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="len_V_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="0"/>
<pin id="351" dir="0" index="1" bw="6" slack="0"/>
<pin id="352" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="len_V/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="p_Result_i_i_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="16" slack="0"/>
<pin id="358" dir="0" index="2" bw="5" slack="0"/>
<pin id="359" dir="0" index="3" bw="5" slack="0"/>
<pin id="360" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i_i/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="p_Result_13_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="8" slack="0"/>
<pin id="369" dir="0" index="3" bw="1" slack="0"/>
<pin id="370" dir="0" index="4" bw="4" slack="0"/>
<pin id="371" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_13/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="trunc_ln674_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="p_Result_14_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="0"/>
<pin id="383" dir="0" index="1" bw="16" slack="0"/>
<pin id="384" dir="0" index="2" bw="8" slack="0"/>
<pin id="385" dir="0" index="3" bw="5" slack="0"/>
<pin id="386" dir="0" index="4" bw="5" slack="0"/>
<pin id="387" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_14/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_Result_15_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="160" slack="0"/>
<pin id="395" dir="0" index="1" bw="160" slack="0"/>
<pin id="396" dir="0" index="2" bw="16" slack="0"/>
<pin id="397" dir="0" index="3" bw="6" slack="0"/>
<pin id="398" dir="0" index="4" bw="6" slack="0"/>
<pin id="399" dir="1" index="5" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_15/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="p_Result_16_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="160" slack="0"/>
<pin id="407" dir="0" index="1" bw="160" slack="0"/>
<pin id="408" dir="0" index="2" bw="32" slack="0"/>
<pin id="409" dir="0" index="3" bw="9" slack="0"/>
<pin id="410" dir="0" index="4" bw="9" slack="0"/>
<pin id="411" dir="1" index="5" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_16/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="p_Result_17_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="160" slack="0"/>
<pin id="419" dir="0" index="1" bw="160" slack="0"/>
<pin id="420" dir="0" index="2" bw="32" slack="0"/>
<pin id="421" dir="0" index="3" bw="8" slack="0"/>
<pin id="422" dir="0" index="4" bw="8" slack="0"/>
<pin id="423" dir="1" index="5" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_17/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="p_Result_s_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="160" slack="0"/>
<pin id="431" dir="0" index="1" bw="160" slack="0"/>
<pin id="432" dir="0" index="2" bw="8" slack="0"/>
<pin id="433" dir="0" index="3" bw="8" slack="0"/>
<pin id="434" dir="0" index="4" bw="8" slack="0"/>
<pin id="435" dir="1" index="5" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="store_ln414_store_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="160" slack="0"/>
<pin id="443" dir="0" index="1" bw="160" slack="0"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="577" slack="0"/>
<pin id="449" dir="0" index="1" bw="65" slack="1"/>
<pin id="450" dir="0" index="2" bw="512" slack="0"/>
<pin id="451" dir="1" index="3" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln174_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="577" slack="0"/>
<pin id="456" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_1/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="or_ln_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="513" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="0" index="2" bw="512" slack="0"/>
<pin id="463" dir="1" index="3" bw="513" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="sext_ln174_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="513" slack="0"/>
<pin id="469" dir="1" index="1" bw="544" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln174/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln174_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="513" slack="0"/>
<pin id="473" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="476" class="1005" name="gi_state_load_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="2" slack="1"/>
<pin id="478" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="gi_state_load "/>
</bind>
</comp>

<comp id="480" class="1005" name="tmp_1_i_i_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="1"/>
<pin id="482" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1_i_i "/>
</bind>
</comp>

<comp id="484" class="1005" name="tx_shift2ipv4Fifo_read_1_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1024" slack="1"/>
<pin id="486" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="tx_shift2ipv4Fifo_read_1 "/>
</bind>
</comp>

<comp id="492" class="1005" name="tmp_i_i_50_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="1"/>
<pin id="494" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_i_50 "/>
</bind>
</comp>

<comp id="496" class="1005" name="currWord_data_V_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="512" slack="1"/>
<pin id="498" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="currWord_data_V "/>
</bind>
</comp>

<comp id="504" class="1005" name="p_Result_19_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="512" slack="1"/>
<pin id="506" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_19 "/>
</bind>
</comp>

<comp id="509" class="1005" name="tmp_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="65" slack="1"/>
<pin id="511" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="517" class="1005" name="p_Result_18_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="512" slack="1"/>
<pin id="519" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="136"><net_src comp="40" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="42" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="54" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="56" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="82" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="170"><net_src comp="84" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="126" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="12" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="191"><net_src comp="80" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="204"><net_src comp="58" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="152" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="60" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="211"><net_src comp="72" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="207" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="8" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="50" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="6" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="6" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="8" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="236"><net_src comp="10" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="46" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="6" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="152" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="62" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="228" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="64" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="259"><net_src comp="247" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="66" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="268"><net_src comp="68" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="243" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="233" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="271"><net_src comp="24" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="272"><net_src comp="70" pin="0"/><net_sink comp="261" pin=4"/></net>

<net id="279"><net_src comp="74" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="152" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="76" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="60" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="287"><net_src comp="199" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="78" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="52" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="46" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="301"><net_src comp="289" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="6" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="62" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="228" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="64" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="315"><net_src comp="303" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="66" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="324"><net_src comp="68" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="80" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="233" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="327"><net_src comp="24" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="328"><net_src comp="70" pin="0"/><net_sink comp="317" pin=4"/></net>

<net id="332"><net_src comp="166" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="86" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="166" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="88" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="342"><net_src comp="90" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="347"><net_src comp="92" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="8" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="333" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="94" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="361"><net_src comp="96" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="349" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="98" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="364"><net_src comp="100" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="372"><net_src comp="102" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="104" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="355" pin="4"/><net_sink comp="365" pin=2"/></net>

<net id="375"><net_src comp="24" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="376"><net_src comp="106" pin="0"/><net_sink comp="365" pin=4"/></net>

<net id="380"><net_src comp="349" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="388"><net_src comp="102" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="365" pin="5"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="377" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="391"><net_src comp="98" pin="0"/><net_sink comp="381" pin=3"/></net>

<net id="392"><net_src comp="100" pin="0"/><net_sink comp="381" pin=4"/></net>

<net id="400"><net_src comp="108" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="233" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="381" pin="5"/><net_sink comp="393" pin=2"/></net>

<net id="403"><net_src comp="36" pin="0"/><net_sink comp="393" pin=3"/></net>

<net id="404"><net_src comp="110" pin="0"/><net_sink comp="393" pin=4"/></net>

<net id="412"><net_src comp="112" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="393" pin="5"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="329" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="415"><net_src comp="114" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="416"><net_src comp="70" pin="0"/><net_sink comp="405" pin=4"/></net>

<net id="424"><net_src comp="112" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="405" pin="5"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="132" pin="2"/><net_sink comp="417" pin=2"/></net>

<net id="427"><net_src comp="116" pin="0"/><net_sink comp="417" pin=3"/></net>

<net id="428"><net_src comp="118" pin="0"/><net_sink comp="417" pin=4"/></net>

<net id="436"><net_src comp="120" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="417" pin="5"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="138" pin="2"/><net_sink comp="429" pin=2"/></net>

<net id="439"><net_src comp="122" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="440"><net_src comp="124" pin="0"/><net_sink comp="429" pin=4"/></net>

<net id="445"><net_src comp="429" pin="5"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="10" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="452"><net_src comp="128" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="182" pin="4"/><net_sink comp="447" pin=2"/></net>

<net id="457"><net_src comp="447" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="464"><net_src comp="130" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="78" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="192" pin="4"/><net_sink comp="459" pin=2"/></net>

<net id="470"><net_src comp="459" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="467" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="479"><net_src comp="224" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="144" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="152" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="495"><net_src comp="144" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="243" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="507"><net_src comp="261" pin="5"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="512"><net_src comp="273" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="520"><net_src comp="317" pin="5"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="192" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gi_state | {1 }
	Port: header_idx_1 | {1 }
	Port: header_header_V_1 | {1 }
	Port: m_axis_tx_data_internal | {2 }
 - Input state : 
	Port: ipv4_generate_ipv4<512> : s_axis_tx_meta_V | {1 }
	Port: ipv4_generate_ipv4<512> : local_ipv4_address | {1 }
	Port: ipv4_generate_ipv4<512> : protocol | {1 }
	Port: ipv4_generate_ipv4<512> : gi_state | {1 }
	Port: ipv4_generate_ipv4<512> : header_idx_1 | {1 }
	Port: ipv4_generate_ipv4<512> : header_header_V_1 | {1 }
	Port: ipv4_generate_ipv4<512> : tx_shift2ipv4Fifo | {1 }
  - Chain level:
	State 1
		switch_ln175 : 1
		br_ln233 : 1
		shl_ln76_1 : 1
		icmp_ln82_1 : 2
		br_ln82 : 3
		p_Result_19 : 1
		add_ln85_1 : 1
		store_ln85 : 2
		xor_ln222 : 1
		select_ln222_cast_i_i : 1
		store_ln222 : 2
		shl_ln : 1
		icmp_ln82 : 2
		br_ln82 : 3
		p_Result_18 : 1
		add_ln85 : 1
		store_ln85 : 2
		len_V : 1
		p_Result_i_i : 2
		p_Result_13 : 3
		trunc_ln674 : 2
		p_Result_14 : 4
		p_Result_15 : 5
		p_Result_16 : 6
		p_Result_17 : 7
		p_Result_s : 8
		store_ln414 : 9
	State 2
		tmp_1 : 1
		zext_ln174_1 : 2
		write_ln174 : 3
		or_ln : 1
		sext_ln174 : 2
		zext_ln174 : 3
		write_ln174 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|    add   |              grp_fu_207             |    0    |    23   |
|          |             len_V_fu_349            |    0    |    23   |
|----------|-------------------------------------|---------|---------|
|   icmp   |          icmp_ln82_1_fu_255         |    0    |    16   |
|          |           icmp_ln82_fu_311          |    0    |    16   |
|----------|-------------------------------------|---------|---------|
|    xor   |           xor_ln222_fu_283          |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|  select  |     select_ln222_cast_i_i_fu_289    |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|          | local_ipv4_address_read_read_fu_132 |    0    |    0    |
|   read   |      protocol_read_read_fu_138      |    0    |    0    |
|          |           grp_read_fu_152           |    0    |    0    |
|          |  s_axis_tx_meta_V_read_read_fu_166  |    0    |    0    |
|----------|-------------------------------------|---------|---------|
| nbreadreq|         grp_nbreadreq_fu_144        |    0    |    0    |
|          |       tmp_i_i_nbreadreq_fu_158      |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   write  |           grp_write_fu_172          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
| bitselect|              grp_fu_199             |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |        currWord_data_V_fu_243       |    0    |    0    |
|   trunc  |     meta_their_address_V_fu_329     |    0    |    0    |
|          |          trunc_ln674_fu_377         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |          shl_ln76_1_fu_247          |    0    |    0    |
|bitconcatenate|            shl_ln_fu_303            |    0    |    0    |
|          |             tmp_1_fu_447            |    0    |    0    |
|          |             or_ln_fu_459            |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |          p_Result_19_fu_261         |    0    |    0    |
|          |          p_Result_18_fu_317         |    0    |    0    |
|          |          p_Result_13_fu_365         |    0    |    0    |
|  partset |          p_Result_14_fu_381         |    0    |    0    |
|          |          p_Result_15_fu_393         |    0    |    0    |
|          |          p_Result_16_fu_405         |    0    |    0    |
|          |          p_Result_17_fu_417         |    0    |    0    |
|          |          p_Result_s_fu_429          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |              tmp_fu_273             |    0    |    0    |
|partselect|         meta_length_V_fu_333        |    0    |    0    |
|          |         p_Result_i_i_fu_355         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   zext   |         zext_ln174_1_fu_454         |    0    |    0    |
|          |          zext_ln174_fu_471          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   sext   |          sext_ln174_fu_467          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |    82   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|    currWord_data_V_1_reg_188   |   512  |
|    currWord_data_V_3_reg_179   |   512  |
|     currWord_data_V_reg_496    |   512  |
|      gi_state_load_reg_476     |    2   |
|       p_Result_18_reg_517      |   512  |
|       p_Result_19_reg_504      |   512  |
|        tmp_1_i_i_reg_480       |    1   |
|       tmp_i_i_50_reg_492       |    1   |
|           tmp_reg_509          |   65   |
|tx_shift2ipv4Fifo_read_1_reg_484|  1024  |
+--------------------------------+--------+
|              Total             |  3653  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_172 |  p2  |   3  | 1024 |  3072  ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  3072  || 0.419857||    14   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   82   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   14   |
|  Register |    -   |  3653  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  3653  |   96   |
+-----------+--------+--------+--------+
