// Seed: 717957917
`default_nettype id_2 `default_nettype id_2 `timescale 1 ps / 1ps
module module_0 (
    input logic id_0
    , id_3,
    input logic id_1,
    output id_2
);
  always @(id_3 or negedge 1) begin
    SystemTFIdentifier;
  end
endmodule
