[13:18:09.533] <TB0>     INFO: *** Welcome to pxar ***
[13:18:09.533] <TB0>     INFO: *** Today: 2016/05/10
[13:18:09.540] <TB0>     INFO: *** Version: b2a7-dirty
[13:18:09.540] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C15.dat
[13:18:09.540] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:18:09.540] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//defaultMaskFile.dat
[13:18:09.540] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters_C15.dat
[13:18:09.615] <TB0>     INFO:         clk: 4
[13:18:09.615] <TB0>     INFO:         ctr: 4
[13:18:09.615] <TB0>     INFO:         sda: 19
[13:18:09.615] <TB0>     INFO:         tin: 9
[13:18:09.615] <TB0>     INFO:         level: 15
[13:18:09.615] <TB0>     INFO:         triggerdelay: 0
[13:18:09.615] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:18:09.615] <TB0>     INFO: Log level: DEBUG
[13:18:09.623] <TB0>     INFO: Found DTB DTB_WWXGRB
[13:18:09.634] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[13:18:09.637] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[13:18:09.640] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[13:18:11.192] <TB0>     INFO: DUT info: 
[13:18:11.192] <TB0>     INFO: The DUT currently contains the following objects:
[13:18:11.192] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:18:11.192] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[13:18:11.192] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[13:18:11.192] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:18:11.192] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:11.192] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:11.192] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:11.192] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:11.193] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:11.193] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:11.193] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:11.193] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:11.193] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:11.193] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:11.193] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:11.193] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:11.193] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:11.193] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:11.193] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:11.193] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:18:11.193] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:18:11.194] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:18:11.195] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:18:11.206] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29798400
[13:18:11.206] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x2a168d0
[13:18:11.206] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x27eb770
[13:18:11.206] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f4369d94010
[13:18:11.206] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f436ffff510
[13:18:11.206] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29863936 fPxarMemory = 0x7f4369d94010
[13:18:11.207] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 364.2mA
[13:18:11.208] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 455mA
[13:18:11.208] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.4 C
[13:18:11.208] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:18:11.608] <TB0>     INFO: enter 'restricted' command line mode
[13:18:11.609] <TB0>     INFO: enter test to run
[13:18:11.609] <TB0>     INFO:   test: FPIXTest no parameter change
[13:18:11.609] <TB0>     INFO:   running: fpixtest
[13:18:11.609] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:18:11.612] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:18:11.612] <TB0>     INFO: ######################################################################
[13:18:11.612] <TB0>     INFO: PixTestFPIXTest::doTest()
[13:18:11.612] <TB0>     INFO: ######################################################################
[13:18:11.615] <TB0>     INFO: ######################################################################
[13:18:11.615] <TB0>     INFO: PixTestPretest::doTest()
[13:18:11.615] <TB0>     INFO: ######################################################################
[13:18:11.618] <TB0>     INFO:    ----------------------------------------------------------------------
[13:18:11.618] <TB0>     INFO:    PixTestPretest::programROC() 
[13:18:11.618] <TB0>     INFO:    ----------------------------------------------------------------------
[13:18:29.635] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:18:29.635] <TB0>     INFO: IA differences per ROC:  14.5 20.1 18.5 16.9 17.7 17.7 16.1 17.7 16.1 19.3 16.1 17.7 19.3 16.9 16.9 17.7
[13:18:29.704] <TB0>     INFO:    ----------------------------------------------------------------------
[13:18:29.704] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:18:29.704] <TB0>     INFO:    ----------------------------------------------------------------------
[13:18:29.806] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 66.2812 mA
[13:18:29.908] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 19.7188 mA
[13:18:30.009] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana 104 Ia 24.5188 mA
[13:18:30.110] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana 102 Ia 24.5188 mA
[13:18:30.210] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana 100 Ia 24.5188 mA
[13:18:30.311] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  98 Ia 24.5188 mA
[13:18:30.411] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  96 Ia 23.7188 mA
[13:18:30.512] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  98 Ia 24.5188 mA
[13:18:30.613] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  96 Ia 22.9188 mA
[13:18:30.713] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana 103 Ia 25.3187 mA
[13:18:30.814] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  96 Ia 22.9188 mA
[13:18:30.915] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana 103 Ia 24.5188 mA
[13:18:31.016] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana 101 Ia 24.5188 mA
[13:18:31.117] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 25.3187 mA
[13:18:31.218] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  71 Ia 23.7188 mA
[13:18:31.319] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  73 Ia 24.5188 mA
[13:18:31.420] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  71 Ia 23.7188 mA
[13:18:31.521] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  73 Ia 24.5188 mA
[13:18:31.622] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  71 Ia 23.7188 mA
[13:18:31.723] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  73 Ia 23.7188 mA
[13:18:31.824] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  75 Ia 24.5188 mA
[13:18:31.924] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  73 Ia 24.5188 mA
[13:18:32.025] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  71 Ia 24.5188 mA
[13:18:32.125] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  69 Ia 23.7188 mA
[13:18:32.226] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  71 Ia 24.5188 mA
[13:18:32.328] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 24.5188 mA
[13:18:32.429] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  76 Ia 23.7188 mA
[13:18:32.529] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  78 Ia 24.5188 mA
[13:18:32.630] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  76 Ia 23.7188 mA
[13:18:32.731] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  78 Ia 23.7188 mA
[13:18:32.831] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  80 Ia 25.3187 mA
[13:18:32.932] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  73 Ia 22.9188 mA
[13:18:33.033] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  80 Ia 24.5188 mA
[13:18:33.134] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  78 Ia 23.7188 mA
[13:18:33.235] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  80 Ia 25.3187 mA
[13:18:33.335] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  73 Ia 22.9188 mA
[13:18:33.436] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  80 Ia 25.3187 mA
[13:18:33.538] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.1188 mA
[13:18:33.639] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  89 Ia 24.5188 mA
[13:18:33.740] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  87 Ia 24.5188 mA
[13:18:33.840] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  85 Ia 23.7188 mA
[13:18:33.941] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  87 Ia 24.5188 mA
[13:18:34.041] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  85 Ia 23.7188 mA
[13:18:34.142] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  87 Ia 24.5188 mA
[13:18:34.243] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  85 Ia 23.7188 mA
[13:18:34.344] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  87 Ia 24.5188 mA
[13:18:34.445] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  85 Ia 24.5188 mA
[13:18:34.546] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  83 Ia 23.7188 mA
[13:18:34.647] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  85 Ia 24.5188 mA
[13:18:34.748] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.7188 mA
[13:18:34.850] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  80 Ia 23.7188 mA
[13:18:34.951] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  82 Ia 24.5188 mA
[13:18:35.051] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  80 Ia 24.5188 mA
[13:18:35.152] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  78 Ia 22.9188 mA
[13:18:35.253] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  85 Ia 25.3187 mA
[13:18:35.354] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  78 Ia 23.7188 mA
[13:18:35.460] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  80 Ia 24.5188 mA
[13:18:35.561] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  78 Ia 22.9188 mA
[13:18:35.662] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  85 Ia 25.3187 mA
[13:18:35.763] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  78 Ia 22.9188 mA
[13:18:35.863] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  85 Ia 25.3187 mA
[13:18:35.964] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.9188 mA
[13:18:36.065] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  85 Ia 25.3187 mA
[13:18:36.166] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  78 Ia 23.7188 mA
[13:18:36.267] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  80 Ia 24.5188 mA
[13:18:36.368] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  78 Ia 23.7188 mA
[13:18:36.468] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  80 Ia 24.5188 mA
[13:18:36.569] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  78 Ia 23.7188 mA
[13:18:36.670] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  80 Ia 24.5188 mA
[13:18:36.771] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  78 Ia 22.9188 mA
[13:18:36.871] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  85 Ia 25.3187 mA
[13:18:36.973] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  78 Ia 23.7188 mA
[13:18:37.073] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  80 Ia 24.5188 mA
[13:18:37.175] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.1188 mA
[13:18:37.276] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  89 Ia 24.5188 mA
[13:18:37.377] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  87 Ia 23.7188 mA
[13:18:37.477] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  89 Ia 23.7188 mA
[13:18:37.578] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  91 Ia 24.5188 mA
[13:18:37.679] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  89 Ia 24.5188 mA
[13:18:37.780] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  87 Ia 23.7188 mA
[13:18:37.881] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  89 Ia 24.5188 mA
[13:18:37.981] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  87 Ia 24.5188 mA
[13:18:38.082] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  85 Ia 23.7188 mA
[13:18:38.183] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  87 Ia 23.7188 mA
[13:18:38.284] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  89 Ia 23.7188 mA
[13:18:38.385] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.9188 mA
[13:18:38.486] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  85 Ia 25.3187 mA
[13:18:38.587] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  78 Ia 22.9188 mA
[13:18:38.688] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  85 Ia 24.5188 mA
[13:18:38.789] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  83 Ia 24.5188 mA
[13:18:38.889] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  81 Ia 23.7188 mA
[13:18:38.990] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  83 Ia 24.5188 mA
[13:18:39.092] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  81 Ia 23.7188 mA
[13:18:39.192] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  83 Ia 24.5188 mA
[13:18:39.293] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  81 Ia 23.7188 mA
[13:18:39.393] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  83 Ia 25.3187 mA
[13:18:39.494] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  76 Ia 22.1188 mA
[13:18:39.596] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 21.3187 mA
[13:18:39.697] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  94 Ia 24.5188 mA
[13:18:39.797] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  92 Ia 24.5188 mA
[13:18:39.898] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  90 Ia 23.7188 mA
[13:18:39.998] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  92 Ia 24.5188 mA
[13:18:40.099] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  90 Ia 23.7188 mA
[13:18:40.200] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  92 Ia 24.5188 mA
[13:18:40.300] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  90 Ia 23.7188 mA
[13:18:40.401] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  92 Ia 24.5188 mA
[13:18:40.501] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  90 Ia 23.7188 mA
[13:18:40.602] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  92 Ia 23.7188 mA
[13:18:40.703] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  94 Ia 24.5188 mA
[13:18:40.804] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 24.5188 mA
[13:18:40.904] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  76 Ia 23.7188 mA
[13:18:41.006] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  78 Ia 24.5188 mA
[13:18:41.107] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  76 Ia 23.7188 mA
[13:18:41.207] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  78 Ia 24.5188 mA
[13:18:41.308] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  76 Ia 23.7188 mA
[13:18:41.409] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  78 Ia 24.5188 mA
[13:18:41.510] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  76 Ia 23.7188 mA
[13:18:41.611] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  78 Ia 24.5188 mA
[13:18:41.711] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  76 Ia 23.7188 mA
[13:18:41.812] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  78 Ia 24.5188 mA
[13:18:41.913] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  76 Ia 23.7188 mA
[13:18:42.014] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.1188 mA
[13:18:42.115] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  89 Ia 23.7188 mA
[13:18:42.216] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  91 Ia 24.5188 mA
[13:18:42.316] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  89 Ia 23.7188 mA
[13:18:42.417] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  91 Ia 24.5188 mA
[13:18:42.518] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  89 Ia 23.7188 mA
[13:18:42.619] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  91 Ia 24.5188 mA
[13:18:42.720] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  89 Ia 23.7188 mA
[13:18:42.820] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  91 Ia 24.5188 mA
[13:18:42.921] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  89 Ia 23.7188 mA
[13:18:43.021] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  91 Ia 24.5188 mA
[13:18:43.122] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  89 Ia 23.7188 mA
[13:18:43.223] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.7188 mA
[13:18:43.324] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  80 Ia 23.7188 mA
[13:18:43.425] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  82 Ia 24.5188 mA
[13:18:43.525] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  80 Ia 24.5188 mA
[13:18:43.626] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  78 Ia 23.7188 mA
[13:18:43.727] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  80 Ia 24.5188 mA
[13:18:43.827] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  78 Ia 23.7188 mA
[13:18:43.928] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  80 Ia 24.5188 mA
[13:18:44.029] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  78 Ia 23.7188 mA
[13:18:44.129] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  80 Ia 23.7188 mA
[13:18:44.230] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  82 Ia 24.5188 mA
[13:18:44.331] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  80 Ia 24.5188 mA
[13:18:44.432] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 24.5188 mA
[13:18:44.533] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  76 Ia 24.5188 mA
[13:18:44.634] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  74 Ia 23.7188 mA
[13:18:44.734] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  76 Ia 24.5188 mA
[13:18:44.835] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  74 Ia 23.7188 mA
[13:18:44.935] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  76 Ia 24.5188 mA
[13:18:45.036] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  74 Ia 24.5188 mA
[13:18:45.137] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  72 Ia 23.7188 mA
[13:18:45.238] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  74 Ia 23.7188 mA
[13:18:45.339] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  76 Ia 24.5188 mA
[13:18:45.440] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  74 Ia 23.7188 mA
[13:18:45.541] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  76 Ia 24.5188 mA
[13:18:45.643] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.9188 mA
[13:18:45.743] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  85 Ia 24.5188 mA
[13:18:45.844] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  83 Ia 23.7188 mA
[13:18:45.945] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  85 Ia 24.5188 mA
[13:18:46.046] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  83 Ia 23.7188 mA
[13:18:46.147] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  85 Ia 24.5188 mA
[13:18:46.247] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  83 Ia 24.5188 mA
[13:18:46.348] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  81 Ia 23.7188 mA
[13:18:46.448] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  83 Ia 23.7188 mA
[13:18:46.549] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  85 Ia 24.5188 mA
[13:18:46.649] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  83 Ia 24.5188 mA
[13:18:46.750] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  81 Ia 23.7188 mA
[13:18:46.851] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.1188 mA
[13:18:46.952] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  89 Ia 24.5188 mA
[13:18:47.054] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  87 Ia 24.5188 mA
[13:18:47.154] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  85 Ia 23.7188 mA
[13:18:47.255] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  87 Ia 24.5188 mA
[13:18:47.356] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  85 Ia 23.7188 mA
[13:18:47.457] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  87 Ia 24.5188 mA
[13:18:47.558] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  85 Ia 24.5188 mA
[13:18:47.658] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  83 Ia 23.7188 mA
[13:18:47.759] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  85 Ia 23.7188 mA
[13:18:47.860] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  87 Ia 24.5188 mA
[13:18:47.961] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  85 Ia 24.5188 mA
[13:18:48.062] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.9188 mA
[13:18:48.163] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  85 Ia 24.5188 mA
[13:18:48.263] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  83 Ia 23.7188 mA
[13:18:48.364] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  85 Ia 23.7188 mA
[13:18:48.465] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  87 Ia 25.3187 mA
[13:18:48.566] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  80 Ia 22.9188 mA
[13:18:48.666] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  87 Ia 24.5188 mA
[13:18:48.766] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  85 Ia 24.5188 mA
[13:18:48.867] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  83 Ia 23.7188 mA
[13:18:48.968] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  85 Ia 24.5188 mA
[13:18:49.068] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  83 Ia 23.7188 mA
[13:18:49.169] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  85 Ia 24.5188 mA
[13:18:49.200] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana 101
[13:18:49.200] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  71
[13:18:49.200] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  80
[13:18:49.200] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  85
[13:18:49.200] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  85
[13:18:49.200] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  80
[13:18:49.201] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  89
[13:18:49.201] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  76
[13:18:49.201] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  94
[13:18:49.201] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  76
[13:18:49.201] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  89
[13:18:49.201] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  80
[13:18:49.201] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  76
[13:18:49.201] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  81
[13:18:49.201] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  85
[13:18:49.202] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  85
[13:18:51.028] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 387.5 mA = 24.2188 mA/ROC
[13:18:51.028] <TB0>     INFO: i(loss) [mA/ROC]:     20.1  19.3  20.1  19.3  20.9  20.1  19.3  17.7  20.1  19.3  19.3  20.1  20.1  19.3  19.3  20.1
[13:18:51.063] <TB0>     INFO:    ----------------------------------------------------------------------
[13:18:51.063] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[13:18:51.063] <TB0>     INFO:    ----------------------------------------------------------------------
[13:18:51.199] <TB0>     INFO: Expecting 231680 events.
[13:18:59.251] <TB0>     INFO: 231680 events read in total (7335ms).
[13:18:59.408] <TB0>     INFO: Test took 8342ms.
[13:18:59.613] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 100 and Delta(CalDel) = 60
[13:18:59.618] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 98 and Delta(CalDel) = 62
[13:18:59.622] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 100 and Delta(CalDel) = 58
[13:18:59.626] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 94 and Delta(CalDel) = 58
[13:18:59.630] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 106 and Delta(CalDel) = 60
[13:18:59.634] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 63
[13:18:59.639] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:18:59.643] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 84 and Delta(CalDel) = 58
[13:18:59.646] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 92 and Delta(CalDel) = 60
[13:18:59.650] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 105 and Delta(CalDel) = 56
[13:18:59.653] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 94 and Delta(CalDel) = 60
[13:18:59.657] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 97 and Delta(CalDel) = 59
[13:18:59.660] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 75 and Delta(CalDel) = 63
[13:18:59.664] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 82 and Delta(CalDel) = 60
[13:18:59.668] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 91 and Delta(CalDel) = 59
[13:18:59.671] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 102 and Delta(CalDel) = 57
[13:18:59.712] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:18:59.749] <TB0>     INFO:    ----------------------------------------------------------------------
[13:18:59.749] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:18:59.749] <TB0>     INFO:    ----------------------------------------------------------------------
[13:18:59.886] <TB0>     INFO: Expecting 231680 events.
[13:19:07.952] <TB0>     INFO: 231680 events read in total (7351ms).
[13:19:07.957] <TB0>     INFO: Test took 8204ms.
[13:19:07.979] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 120 +/- 29.5
[13:19:08.296] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30
[13:19:08.300] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 29.5
[13:19:08.303] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 29
[13:19:08.307] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[13:19:08.311] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30.5
[13:19:08.315] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 31
[13:19:08.318] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 114 +/- 30
[13:19:08.322] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29.5
[13:19:08.325] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 28.5
[13:19:08.329] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30
[13:19:08.333] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 29
[13:19:08.336] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 163 +/- 31.5
[13:19:08.339] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 29.5
[13:19:08.346] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29
[13:19:08.349] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 29.5
[13:19:08.386] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:19:08.386] <TB0>     INFO: CalDel:      120   138   128   130   143   139   133   114   135   129   128   123   163   134   135   128
[13:19:08.386] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:19:08.391] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C0.dat
[13:19:08.391] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C1.dat
[13:19:08.391] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C2.dat
[13:19:08.391] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C3.dat
[13:19:08.391] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C4.dat
[13:19:08.392] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C5.dat
[13:19:08.392] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C6.dat
[13:19:08.392] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C7.dat
[13:19:08.392] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C8.dat
[13:19:08.392] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C9.dat
[13:19:08.392] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C10.dat
[13:19:08.393] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C11.dat
[13:19:08.393] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C12.dat
[13:19:08.393] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C13.dat
[13:19:08.393] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C14.dat
[13:19:08.393] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C15.dat
[13:19:08.393] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:19:08.393] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:19:08.393] <TB0>     INFO: PixTestPretest::doTest() done, duration: 56 seconds
[13:19:08.393] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:19:08.480] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:19:08.480] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:19:08.480] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:19:08.480] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:19:08.484] <TB0>     INFO: ######################################################################
[13:19:08.484] <TB0>     INFO: PixTestTiming::doTest()
[13:19:08.484] <TB0>     INFO: ######################################################################
[13:19:08.484] <TB0>     INFO:    ----------------------------------------------------------------------
[13:19:08.484] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[13:19:08.484] <TB0>     INFO:    ----------------------------------------------------------------------
[13:19:08.484] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:19:10.380] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:19:12.653] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:19:14.926] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:19:17.200] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:19:19.473] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:19:21.747] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:19:25.635] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:19:27.908] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:19:30.181] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:19:32.454] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:19:34.728] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:19:36.001] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:19:39.275] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:19:41.547] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:19:46.383] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:19:48.656] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:19:50.176] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:19:51.699] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:19:53.226] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:19:54.746] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:19:56.265] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:19:57.785] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:20:00.629] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:20:02.149] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:20:03.668] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:20:05.189] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:20:07.090] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:20:08.610] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:20:10.130] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:20:11.652] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:20:19.639] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:20:21.159] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:20:22.680] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:20:24.200] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:20:25.721] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:20:27.243] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:20:28.763] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:20:30.285] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:20:37.823] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:20:39.343] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:20:41.619] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:20:43.893] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:20:46.166] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:20:48.439] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:20:50.712] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:20:52.986] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:20:59.960] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:21:02.235] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:21:04.509] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:21:06.784] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:21:09.058] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:21:11.332] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:21:13.610] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:21:15.883] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:21:20.521] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:21:22.794] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:21:25.071] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:21:27.344] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:21:29.618] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:21:31.891] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:21:34.164] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:21:36.441] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:21:43.877] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:21:46.150] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:21:48.423] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:21:50.698] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:21:52.971] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:21:55.244] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:21:57.525] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:21:59.799] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:22:15.392] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:22:17.670] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:22:19.192] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:22:21.464] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:22:23.737] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:22:26.010] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:22:28.282] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:22:30.556] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:22:38.091] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:22:40.369] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:22:41.889] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:22:43.410] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:22:44.934] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:22:46.458] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:22:47.978] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:22:49.499] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:22:57.976] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:22:59.496] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:23:01.026] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:23:04.801] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:23:18.928] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:23:22.706] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:23:26.482] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:23:30.268] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:23:38.375] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:23:42.153] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:23:43.673] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:23:45.193] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:23:46.713] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:23:48.236] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:23:49.756] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:23:51.277] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:23:58.712] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:24:00.232] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:24:02.506] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:24:04.779] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:24:07.052] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:24:09.325] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:24:11.600] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:24:13.878] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:24:20.204] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:24:22.478] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:24:24.751] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:24:27.025] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:24:29.304] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:24:31.583] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:24:33.857] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:24:36.129] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:24:41.410] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:24:43.683] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:24:45.959] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:24:48.230] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:24:50.503] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:24:52.777] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:24:55.053] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:24:57.326] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:25:05.323] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:25:07.982] <TB0>     INFO: TBM Phase Settings: 200
[13:25:07.982] <TB0>     INFO: 400MHz Phase: 2
[13:25:07.982] <TB0>     INFO: 160MHz Phase: 6
[13:25:07.982] <TB0>     INFO: Functional Phase Area: 4
[13:25:07.986] <TB0>     INFO: Test took 359502 ms.
[13:25:07.986] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:25:07.986] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:07.986] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[13:25:07.986] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:07.986] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:25:09.128] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:25:10.648] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:25:12.169] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:25:13.690] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:25:15.211] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:25:16.731] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:25:18.251] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:25:19.772] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:25:21.292] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:25:22.812] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:25:25.086] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:25:27.359] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:25:29.633] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:25:31.906] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:25:33.426] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:25:34.947] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:25:36.467] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:25:37.987] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:25:40.261] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:25:42.535] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:25:44.809] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:25:47.082] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:25:48.602] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:25:50.123] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:25:51.642] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:25:53.161] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:25:55.435] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:25:57.708] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:25:59.982] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:26:02.255] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:26:03.776] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:26:05.296] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:26:06.818] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:26:08.337] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:26:10.611] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:26:12.885] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:26:15.160] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:26:17.432] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:26:18.960] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:26:20.486] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:26:22.012] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:26:23.531] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:26:25.804] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:26:28.082] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:26:30.355] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:26:32.632] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:26:34.160] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:26:35.680] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:26:37.201] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:26:38.720] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:26:40.240] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:26:41.761] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:26:43.281] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:26:44.800] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:26:46.323] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:26:47.848] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:26:49.368] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:26:50.890] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:26:52.416] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:26:53.936] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:26:55.456] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:26:56.975] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:26:58.496] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:27:00.401] <TB0>     INFO: ROC Delay Settings: 219
[13:27:00.401] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[13:27:00.401] <TB0>     INFO: ROC Port 0 Delay: 3
[13:27:00.401] <TB0>     INFO: ROC Port 1 Delay: 3
[13:27:00.401] <TB0>     INFO: Functional ROC Area: 4
[13:27:00.406] <TB0>     INFO: Test took 112420 ms.
[13:27:00.406] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[13:27:00.406] <TB0>     INFO:    ----------------------------------------------------------------------
[13:27:00.406] <TB0>     INFO:    PixTestTiming::TimingTest()
[13:27:00.406] <TB0>     INFO:    ----------------------------------------------------------------------
[13:27:01.545] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4608 4608 4608 4608 4608 4608 4608 4608 e062 c000 a101 8040 460b 460b 460b 460b 460b 460b 460b 460b e062 c000 
[13:27:01.545] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4608 4608 4608 4608 4608 4608 4608 4608 e022 c000 a102 80b1 4609 4609 4609 4609 4609 4609 4609 4609 e022 c000 
[13:27:01.545] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4609 4609 4609 4609 4609 4609 4609 4609 e022 c000 a103 80c0 4608 4608 4608 4608 4609 4609 4609 4609 e022 c000 
[13:27:01.545] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:27:15.672] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:15.672] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:27:29.760] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:29.761] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:27:43.868] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:43.868] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:27:58.448] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:58.448] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:28:12.574] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:12.574] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:28:26.624] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:26.624] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:28:40.702] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:40.703] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:28:54.804] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:54.804] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:29:08.756] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:29:08.756] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:29:22.885] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:29:23.265] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:29:23.281] <TB0>     INFO: Decoding statistics:
[13:29:23.281] <TB0>     INFO:   General information:
[13:29:23.282] <TB0>     INFO: 	 16bit words read:         240000000
[13:29:23.282] <TB0>     INFO: 	 valid events total:       20000000
[13:29:23.282] <TB0>     INFO: 	 empty events:             20000000
[13:29:23.282] <TB0>     INFO: 	 valid events with pixels: 0
[13:29:23.282] <TB0>     INFO: 	 valid pixel hits:         0
[13:29:23.282] <TB0>     INFO:   Event errors: 	           0
[13:29:23.282] <TB0>     INFO: 	 start marker:             0
[13:29:23.282] <TB0>     INFO: 	 stop marker:              0
[13:29:23.282] <TB0>     INFO: 	 overflow:                 0
[13:29:23.282] <TB0>     INFO: 	 invalid 5bit words:       0
[13:29:23.282] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[13:29:23.282] <TB0>     INFO:   TBM errors: 		           0
[13:29:23.282] <TB0>     INFO: 	 flawed TBM headers:       0
[13:29:23.282] <TB0>     INFO: 	 flawed TBM trailers:      0
[13:29:23.282] <TB0>     INFO: 	 event ID mismatches:      0
[13:29:23.282] <TB0>     INFO:   ROC errors: 		           0
[13:29:23.282] <TB0>     INFO: 	 missing ROC header(s):    0
[13:29:23.282] <TB0>     INFO: 	 misplaced readback start: 0
[13:29:23.282] <TB0>     INFO:   Pixel decoding errors:	   0
[13:29:23.282] <TB0>     INFO: 	 pixel data incomplete:    0
[13:29:23.282] <TB0>     INFO: 	 pixel address:            0
[13:29:23.282] <TB0>     INFO: 	 pulse height fill bit:    0
[13:29:23.282] <TB0>     INFO: 	 buffer corruption:        0
[13:29:23.282] <TB0>     INFO:    ----------------------------------------------------------------------
[13:29:23.282] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:29:23.282] <TB0>     INFO:    ----------------------------------------------------------------------
[13:29:23.282] <TB0>     INFO:    ----------------------------------------------------------------------
[13:29:23.282] <TB0>     INFO:    Read back bit status: 1
[13:29:23.282] <TB0>     INFO:    ----------------------------------------------------------------------
[13:29:23.282] <TB0>     INFO:    ----------------------------------------------------------------------
[13:29:23.282] <TB0>     INFO:    Timings are good!
[13:29:23.282] <TB0>     INFO:    ----------------------------------------------------------------------
[13:29:23.282] <TB0>     INFO: Test took 142876 ms.
[13:29:23.282] <TB0>     INFO: PixTestTiming::TimingTest() done.
[13:29:23.283] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:29:23.283] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:29:23.283] <TB0>     INFO: PixTestTiming::doTest took 614803 ms.
[13:29:23.283] <TB0>     INFO: PixTestTiming::doTest() done
[13:29:23.283] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:29:23.283] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[13:29:23.283] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[13:29:23.284] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[13:29:23.284] <TB0>     INFO: Write out ROCDelayScan3_V0
[13:29:23.285] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:29:23.285] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:29:23.630] <TB0>     INFO: ######################################################################
[13:29:23.630] <TB0>     INFO: PixTestAlive::doTest()
[13:29:23.630] <TB0>     INFO: ######################################################################
[13:29:23.633] <TB0>     INFO:    ----------------------------------------------------------------------
[13:29:23.633] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:29:23.633] <TB0>     INFO:    ----------------------------------------------------------------------
[13:29:23.635] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:29:23.978] <TB0>     INFO: Expecting 41600 events.
[13:29:28.079] <TB0>     INFO: 41600 events read in total (3386ms).
[13:29:28.080] <TB0>     INFO: Test took 4445ms.
[13:29:28.087] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:29:28.087] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:29:28.088] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:29:28.465] <TB0>     INFO: PixTestAlive::aliveTest() done
[13:29:28.465] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:29:28.465] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:29:28.468] <TB0>     INFO:    ----------------------------------------------------------------------
[13:29:28.468] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:29:28.468] <TB0>     INFO:    ----------------------------------------------------------------------
[13:29:28.470] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:29:28.813] <TB0>     INFO: Expecting 41600 events.
[13:29:31.807] <TB0>     INFO: 41600 events read in total (2279ms).
[13:29:31.808] <TB0>     INFO: Test took 3338ms.
[13:29:31.808] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:29:31.808] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:29:31.808] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:29:31.808] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:29:32.217] <TB0>     INFO: PixTestAlive::maskTest() done
[13:29:32.217] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:29:32.220] <TB0>     INFO:    ----------------------------------------------------------------------
[13:29:32.220] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:29:32.220] <TB0>     INFO:    ----------------------------------------------------------------------
[13:29:32.222] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:29:32.569] <TB0>     INFO: Expecting 41600 events.
[13:29:36.651] <TB0>     INFO: 41600 events read in total (3367ms).
[13:29:36.651] <TB0>     INFO: Test took 4429ms.
[13:29:36.659] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:29:36.659] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:29:36.659] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:29:37.035] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[13:29:37.036] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:29:37.036] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:29:37.036] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:29:37.043] <TB0>     INFO: ######################################################################
[13:29:37.043] <TB0>     INFO: PixTestTrim::doTest()
[13:29:37.043] <TB0>     INFO: ######################################################################
[13:29:37.047] <TB0>     INFO:    ----------------------------------------------------------------------
[13:29:37.047] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:29:37.047] <TB0>     INFO:    ----------------------------------------------------------------------
[13:29:37.123] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:29:37.123] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:29:37.147] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:29:37.147] <TB0>     INFO:     run 1 of 1
[13:29:37.147] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:29:37.489] <TB0>     INFO: Expecting 5025280 events.
[13:30:21.874] <TB0>     INFO: 1362872 events read in total (43670ms).
[13:31:05.455] <TB0>     INFO: 2707000 events read in total (87251ms).
[13:31:47.491] <TB0>     INFO: 4057384 events read in total (129287ms).
[13:32:18.084] <TB0>     INFO: 5025280 events read in total (159880ms).
[13:32:18.129] <TB0>     INFO: Test took 160982ms.
[13:32:18.199] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:18.374] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:32:19.835] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:32:21.275] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:32:22.725] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:32:24.104] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:32:25.516] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:32:26.892] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:32:28.255] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:32:29.610] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:32:30.963] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:32:32.347] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:32:33.727] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:32:35.129] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:32:36.419] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:32:37.788] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:32:39.116] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:32:40.505] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 242745344
[13:32:40.508] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.2131 minThrLimit = 90.1655 minThrNLimit = 118.843 -> result = 90.2131 -> 90
[13:32:40.509] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.9013 minThrLimit = 92.8582 minThrNLimit = 124.798 -> result = 92.9013 -> 92
[13:32:40.509] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.6165 minThrLimit = 90.5854 minThrNLimit = 124.938 -> result = 90.6165 -> 90
[13:32:40.510] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.3231 minThrLimit = 89.3021 minThrNLimit = 114.5 -> result = 89.3231 -> 89
[13:32:40.510] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.5603 minThrLimit = 86.4941 minThrNLimit = 120.377 -> result = 86.5603 -> 86
[13:32:40.511] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.2865 minThrLimit = 84.2605 minThrNLimit = 116.525 -> result = 84.2865 -> 84
[13:32:40.511] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.3007 minThrLimit = 96.2723 minThrNLimit = 120.258 -> result = 96.3007 -> 96
[13:32:40.511] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.478 minThrLimit = 102.431 minThrNLimit = 122.72 -> result = 102.478 -> 102
[13:32:40.512] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.9977 minThrLimit = 92.9933 minThrNLimit = 118.374 -> result = 92.9977 -> 92
[13:32:40.512] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.0169 minThrLimit = 93.014 minThrNLimit = 121.274 -> result = 93.0169 -> 93
[13:32:40.513] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.601 minThrLimit = 102.598 minThrNLimit = 126.513 -> result = 102.601 -> 102
[13:32:40.513] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.471 minThrLimit = 105.466 minThrNLimit = 130.583 -> result = 105.471 -> 105
[13:32:40.513] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.3815 minThrLimit = 81.3581 minThrNLimit = 104.032 -> result = 81.3815 -> 81
[13:32:40.514] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.3918 minThrLimit = 89.3845 minThrNLimit = 118.071 -> result = 89.3918 -> 89
[13:32:40.514] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.5875 minThrLimit = 85.5145 minThrNLimit = 111.944 -> result = 85.5875 -> 85
[13:32:40.515] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.1031 minThrLimit = 93.1024 minThrNLimit = 121.365 -> result = 93.1031 -> 93
[13:32:40.515] <TB0>     INFO: ROC 0 VthrComp = 90
[13:32:40.515] <TB0>     INFO: ROC 1 VthrComp = 92
[13:32:40.515] <TB0>     INFO: ROC 2 VthrComp = 90
[13:32:40.515] <TB0>     INFO: ROC 3 VthrComp = 89
[13:32:40.515] <TB0>     INFO: ROC 4 VthrComp = 86
[13:32:40.515] <TB0>     INFO: ROC 5 VthrComp = 84
[13:32:40.515] <TB0>     INFO: ROC 6 VthrComp = 96
[13:32:40.515] <TB0>     INFO: ROC 7 VthrComp = 102
[13:32:40.516] <TB0>     INFO: ROC 8 VthrComp = 92
[13:32:40.516] <TB0>     INFO: ROC 9 VthrComp = 93
[13:32:40.516] <TB0>     INFO: ROC 10 VthrComp = 102
[13:32:40.516] <TB0>     INFO: ROC 11 VthrComp = 105
[13:32:40.516] <TB0>     INFO: ROC 12 VthrComp = 81
[13:32:40.516] <TB0>     INFO: ROC 13 VthrComp = 89
[13:32:40.516] <TB0>     INFO: ROC 14 VthrComp = 85
[13:32:40.516] <TB0>     INFO: ROC 15 VthrComp = 93
[13:32:40.516] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:32:40.516] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:32:40.534] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:32:40.534] <TB0>     INFO:     run 1 of 1
[13:32:40.534] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:32:40.879] <TB0>     INFO: Expecting 5025280 events.
[13:33:17.061] <TB0>     INFO: 886512 events read in total (35467ms).
[13:33:52.456] <TB0>     INFO: 1769784 events read in total (70862ms).
[13:34:27.968] <TB0>     INFO: 2651296 events read in total (106375ms).
[13:35:03.198] <TB0>     INFO: 3524320 events read in total (141604ms).
[13:35:37.498] <TB0>     INFO: 4392792 events read in total (175904ms).
[13:36:02.121] <TB0>     INFO: 5025280 events read in total (200527ms).
[13:36:02.193] <TB0>     INFO: Test took 201660ms.
[13:36:02.371] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:02.743] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:36:04.305] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:36:05.863] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:36:07.465] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:36:09.089] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:36:10.680] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:36:12.273] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:36:13.901] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:36:15.575] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:36:17.204] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:36:18.801] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:36:20.436] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:36:22.068] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:36:23.707] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:36:25.321] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:36:26.926] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:36:28.524] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 241197056
[13:36:28.527] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.2752 for pixel 7/2 mean/min/max = 44.5738/33.7187/55.4289
[13:36:28.528] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 54.4517 for pixel 7/59 mean/min/max = 44.4258/34.1182/54.7334
[13:36:28.528] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 53.8967 for pixel 1/79 mean/min/max = 44.3212/34.3503/54.2922
[13:36:28.528] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.1321 for pixel 5/67 mean/min/max = 45.0645/33.9365/56.1924
[13:36:28.529] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 53.4737 for pixel 19/79 mean/min/max = 42.941/32.2024/53.6795
[13:36:28.529] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 54.0314 for pixel 17/1 mean/min/max = 43.2491/32.4044/54.0937
[13:36:28.529] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 60.8198 for pixel 0/64 mean/min/max = 46.1176/31.3546/60.8806
[13:36:28.530] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 60.9511 for pixel 1/3 mean/min/max = 46.4596/31.9484/60.9709
[13:36:28.531] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.4569 for pixel 22/3 mean/min/max = 45.8292/33.779/57.8794
[13:36:28.531] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.6185 for pixel 20/28 mean/min/max = 44.1756/32.7124/55.6388
[13:36:28.532] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 61.3212 for pixel 18/26 mean/min/max = 46.6526/31.9423/61.3629
[13:36:28.532] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 59.3496 for pixel 0/68 mean/min/max = 46.8852/34.4074/59.363
[13:36:28.532] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.5892 for pixel 14/10 mean/min/max = 43.9413/33.0345/54.8481
[13:36:28.533] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.9332 for pixel 18/74 mean/min/max = 44.5442/33.9902/55.0982
[13:36:28.533] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 53.8205 for pixel 44/4 mean/min/max = 43.3817/32.8576/53.9058
[13:36:28.533] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.8436 for pixel 24/79 mean/min/max = 44.6779/33.3041/56.0517
[13:36:28.534] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:36:28.667] <TB0>     INFO: Expecting 411648 events.
[13:36:36.459] <TB0>     INFO: 411648 events read in total (7077ms).
[13:36:36.466] <TB0>     INFO: Expecting 411648 events.
[13:36:44.241] <TB0>     INFO: 411648 events read in total (7116ms).
[13:36:44.251] <TB0>     INFO: Expecting 411648 events.
[13:36:51.967] <TB0>     INFO: 411648 events read in total (7065ms).
[13:36:51.979] <TB0>     INFO: Expecting 411648 events.
[13:36:59.690] <TB0>     INFO: 411648 events read in total (7053ms).
[13:36:59.704] <TB0>     INFO: Expecting 411648 events.
[13:37:07.467] <TB0>     INFO: 411648 events read in total (7106ms).
[13:37:07.486] <TB0>     INFO: Expecting 411648 events.
[13:37:15.232] <TB0>     INFO: 411648 events read in total (7103ms).
[13:37:15.253] <TB0>     INFO: Expecting 411648 events.
[13:37:22.917] <TB0>     INFO: 411648 events read in total (7021ms).
[13:37:22.940] <TB0>     INFO: Expecting 411648 events.
[13:37:30.591] <TB0>     INFO: 411648 events read in total (7001ms).
[13:37:30.616] <TB0>     INFO: Expecting 411648 events.
[13:37:38.356] <TB0>     INFO: 411648 events read in total (7089ms).
[13:37:38.384] <TB0>     INFO: Expecting 411648 events.
[13:37:46.141] <TB0>     INFO: 411648 events read in total (7120ms).
[13:37:46.173] <TB0>     INFO: Expecting 411648 events.
[13:37:53.823] <TB0>     INFO: 411648 events read in total (7016ms).
[13:37:53.859] <TB0>     INFO: Expecting 411648 events.
[13:38:01.507] <TB0>     INFO: 411648 events read in total (7011ms).
[13:38:01.542] <TB0>     INFO: Expecting 411648 events.
[13:38:09.167] <TB0>     INFO: 411648 events read in total (6989ms).
[13:38:09.206] <TB0>     INFO: Expecting 411648 events.
[13:38:16.920] <TB0>     INFO: 411648 events read in total (7082ms).
[13:38:16.962] <TB0>     INFO: Expecting 411648 events.
[13:38:24.716] <TB0>     INFO: 411648 events read in total (7122ms).
[13:38:24.761] <TB0>     INFO: Expecting 411648 events.
[13:38:32.355] <TB0>     INFO: 411648 events read in total (6972ms).
[13:38:32.402] <TB0>     INFO: Test took 123868ms.
[13:38:32.925] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4257 < 35 for itrim = 108; old thr = 34.4719 ... break
[13:38:32.981] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1064 < 35 for itrim = 120; old thr = 34.4741 ... break
[13:38:33.024] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2958 < 35 for itrim = 97; old thr = 34.0803 ... break
[13:38:33.062] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2581 < 35 for itrim+1 = 98; old thr = 34.8989 ... break
[13:38:33.113] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0206 < 35 for itrim = 112; old thr = 34.1801 ... break
[13:38:33.168] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0099 < 35 for itrim = 112; old thr = 33.89 ... break
[13:38:33.196] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0654 < 35 for itrim = 110; old thr = 33.6967 ... break
[13:38:33.224] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2657 < 35 for itrim+1 = 103; old thr = 34.7442 ... break
[13:38:33.268] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0796 < 35 for itrim = 113; old thr = 34.5324 ... break
[13:38:33.314] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0012 < 35 for itrim = 109; old thr = 34.6172 ... break
[13:38:33.352] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6127 < 35 for itrim = 126; old thr = 34.1807 ... break
[13:38:33.383] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9534 < 35 for itrim+1 = 112; old thr = 34.1561 ... break
[13:38:33.427] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0157 < 35 for itrim = 109; old thr = 33.4636 ... break
[13:38:33.473] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1688 < 35 for itrim = 99; old thr = 33.9496 ... break
[13:38:33.520] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3539 < 35 for itrim = 95; old thr = 34.3277 ... break
[13:38:33.559] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1856 < 35 for itrim+1 = 98; old thr = 34.8606 ... break
[13:38:33.637] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:38:33.648] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:38:33.648] <TB0>     INFO:     run 1 of 1
[13:38:33.648] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:38:33.994] <TB0>     INFO: Expecting 5025280 events.
[13:39:09.759] <TB0>     INFO: 871528 events read in total (35050ms).
[13:39:44.916] <TB0>     INFO: 1740280 events read in total (70207ms).
[13:40:20.045] <TB0>     INFO: 2608032 events read in total (105336ms).
[13:40:54.962] <TB0>     INFO: 3466048 events read in total (140253ms).
[13:41:28.534] <TB0>     INFO: 4319536 events read in total (173826ms).
[13:41:57.561] <TB0>     INFO: 5025280 events read in total (202852ms).
[13:41:57.639] <TB0>     INFO: Test took 203991ms.
[13:41:57.822] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:58.205] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:41:59.735] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:42:01.245] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:42:02.727] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:42:04.259] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:42:05.744] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:42:07.233] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:42:08.794] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:42:10.396] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:42:11.953] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:42:13.479] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:42:15.052] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:42:16.618] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:42:18.171] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:42:19.694] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:42:21.206] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:42:22.736] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 274239488
[13:42:22.737] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 9.210935 .. 48.405921
[13:42:22.811] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 9 .. 58 (-1/-1) hits flags = 528 (plus default)
[13:42:22.822] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:42:22.822] <TB0>     INFO:     run 1 of 1
[13:42:22.822] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:42:23.166] <TB0>     INFO: Expecting 1664000 events.
[13:43:03.042] <TB0>     INFO: 1117024 events read in total (39161ms).
[13:43:23.170] <TB0>     INFO: 1664000 events read in total (59289ms).
[13:43:23.194] <TB0>     INFO: Test took 60372ms.
[13:43:23.234] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:23.327] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:43:24.319] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:43:25.313] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:43:26.313] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:43:27.304] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:43:28.302] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:43:29.301] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:43:30.291] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:43:31.280] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:43:32.270] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:43:33.264] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:43:34.252] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:43:35.241] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:43:36.226] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:43:37.214] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:43:38.207] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:43:39.204] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 279412736
[13:43:39.284] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.219925 .. 43.694715
[13:43:39.360] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 53 (-1/-1) hits flags = 528 (plus default)
[13:43:39.370] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:43:39.370] <TB0>     INFO:     run 1 of 1
[13:43:39.370] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:43:39.713] <TB0>     INFO: Expecting 1530880 events.
[13:44:21.107] <TB0>     INFO: 1167360 events read in total (40679ms).
[13:44:34.220] <TB0>     INFO: 1530880 events read in total (53792ms).
[13:44:34.239] <TB0>     INFO: Test took 54870ms.
[13:44:34.274] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:34.349] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:44:35.295] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:44:36.244] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:44:37.193] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:44:38.138] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:44:39.089] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:44:40.039] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:44:40.986] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:44:41.921] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:44:42.865] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:44:43.809] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:44:44.747] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:44:45.687] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:44:46.630] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:44:47.576] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:44:48.522] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:44:49.473] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238084096
[13:44:49.555] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.670761 .. 40.198341
[13:44:49.631] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 50 (-1/-1) hits flags = 528 (plus default)
[13:44:49.641] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:44:49.641] <TB0>     INFO:     run 1 of 1
[13:44:49.641] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:44:49.986] <TB0>     INFO: Expecting 1264640 events.
[13:45:31.988] <TB0>     INFO: 1163272 events read in total (41287ms).
[13:45:35.915] <TB0>     INFO: 1264640 events read in total (45215ms).
[13:45:35.929] <TB0>     INFO: Test took 46288ms.
[13:45:35.957] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:36.020] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:45:36.941] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:45:37.862] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:45:38.783] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:45:39.704] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:45:40.626] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:45:41.547] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:45:42.465] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:45:43.376] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:45:44.290] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:45:45.207] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:45:46.123] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:45:47.038] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:45:47.952] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:45:48.873] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:45:49.790] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:45:50.709] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 297193472
[13:45:50.790] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.988652 .. 39.118781
[13:45:50.865] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 49 (-1/-1) hits flags = 528 (plus default)
[13:45:50.875] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:45:50.875] <TB0>     INFO:     run 1 of 1
[13:45:50.875] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:45:51.218] <TB0>     INFO: Expecting 1198080 events.
[13:46:32.226] <TB0>     INFO: 1172080 events read in total (40293ms).
[13:46:33.502] <TB0>     INFO: 1198080 events read in total (41569ms).
[13:46:33.515] <TB0>     INFO: Test took 42640ms.
[13:46:33.543] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:33.604] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:46:34.550] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:46:35.493] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:46:36.436] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:46:37.380] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:46:38.324] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:46:39.268] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:46:40.206] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:46:41.136] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:46:42.072] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:46:43.014] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:46:43.948] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:46:44.880] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:46:45.816] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:46:46.752] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:46:47.692] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:46:48.631] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 335978496
[13:46:48.715] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:46:48.716] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:46:48.729] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:46:48.729] <TB0>     INFO:     run 1 of 1
[13:46:48.729] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:46:49.071] <TB0>     INFO: Expecting 1364480 events.
[13:47:28.607] <TB0>     INFO: 1077016 events read in total (38821ms).
[13:47:39.601] <TB0>     INFO: 1364480 events read in total (49815ms).
[13:47:39.615] <TB0>     INFO: Test took 50886ms.
[13:47:39.648] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:47:39.727] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:47:40.692] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:47:41.663] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:47:42.636] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:47:43.605] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:47:44.570] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:47:45.539] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:47:46.506] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:47:47.468] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:47:48.431] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:47:49.397] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:47:50.363] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:47:51.325] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:47:52.290] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:47:53.256] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:47:54.222] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:47:55.191] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356147200
[13:47:55.225] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C0.dat
[13:47:55.226] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C1.dat
[13:47:55.226] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C2.dat
[13:47:55.226] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C3.dat
[13:47:55.226] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C4.dat
[13:47:55.226] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C5.dat
[13:47:55.226] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C6.dat
[13:47:55.226] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C7.dat
[13:47:55.226] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C8.dat
[13:47:55.226] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C9.dat
[13:47:55.226] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C10.dat
[13:47:55.227] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C11.dat
[13:47:55.227] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C12.dat
[13:47:55.227] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C13.dat
[13:47:55.227] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C14.dat
[13:47:55.227] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C15.dat
[13:47:55.227] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C0.dat
[13:47:55.234] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C1.dat
[13:47:55.241] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C2.dat
[13:47:55.248] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C3.dat
[13:47:55.255] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C4.dat
[13:47:55.262] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C5.dat
[13:47:55.269] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C6.dat
[13:47:55.276] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C7.dat
[13:47:55.283] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C8.dat
[13:47:55.289] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C9.dat
[13:47:55.296] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C10.dat
[13:47:55.303] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C11.dat
[13:47:55.310] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C12.dat
[13:47:55.317] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C13.dat
[13:47:55.324] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C14.dat
[13:47:55.331] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C15.dat
[13:47:55.338] <TB0>     INFO: PixTestTrim::trimTest() done
[13:47:55.338] <TB0>     INFO: vtrim:     108 120  97  98 112 112 110 103 113 109 126 112 109  99  95  98 
[13:47:55.338] <TB0>     INFO: vthrcomp:   90  92  90  89  86  84  96 102  92  93 102 105  81  89  85  93 
[13:47:55.338] <TB0>     INFO: vcal mean:  35.02  35.04  35.05  35.04  34.98  35.01  35.01  34.99  35.05  35.02  35.00  35.00  35.02  35.02  35.05  35.00 
[13:47:55.338] <TB0>     INFO: vcal RMS:    0.78   0.74   0.72   0.78   0.74   0.77   0.89   0.99   0.80   0.79   0.89   0.85   0.84   0.77   0.80   0.80 
[13:47:55.338] <TB0>     INFO: bits mean:   9.44   9.72   9.20   9.07  10.52  10.59   9.46   9.39   9.19  10.14   9.62   8.83  10.33   9.63  10.39   9.56 
[13:47:55.338] <TB0>     INFO: bits RMS:    2.55   2.38   2.60   2.65   2.31   2.24   2.86   2.65   2.57   2.40   2.56   2.57   2.29   2.40   2.34   2.60 
[13:47:55.350] <TB0>     INFO:    ----------------------------------------------------------------------
[13:47:55.350] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:47:55.350] <TB0>     INFO:    ----------------------------------------------------------------------
[13:47:55.352] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:47:55.352] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:47:55.363] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:47:55.363] <TB0>     INFO:     run 1 of 1
[13:47:55.363] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:47:55.711] <TB0>     INFO: Expecting 4160000 events.
[13:48:41.482] <TB0>     INFO: 1105820 events read in total (45056ms).
[13:49:26.516] <TB0>     INFO: 2199020 events read in total (90090ms).
[13:50:09.922] <TB0>     INFO: 3277800 events read in total (133496ms).
[13:50:45.638] <TB0>     INFO: 4160000 events read in total (169212ms).
[13:50:45.701] <TB0>     INFO: Test took 170338ms.
[13:50:45.838] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:46.102] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:50:47.004] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:50:49.906] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:50:51.777] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:50:53.669] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:50:55.555] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:50:57.426] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:50:59.314] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:51:01.186] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:51:03.064] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:51:04.964] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:51:06.839] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:51:08.696] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:51:10.595] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:51:12.498] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:51:14.390] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:51:16.259] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357617664
[13:51:16.260] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:51:16.334] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:51:16.334] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 178 (-1/-1) hits flags = 528 (plus default)
[13:51:16.344] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:51:16.344] <TB0>     INFO:     run 1 of 1
[13:51:16.344] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:51:16.686] <TB0>     INFO: Expecting 3723200 events.
[13:52:02.866] <TB0>     INFO: 1121805 events read in total (45464ms).
[13:52:46.751] <TB0>     INFO: 2225810 events read in total (89349ms).
[13:53:30.946] <TB0>     INFO: 3315710 events read in total (133544ms).
[13:53:47.919] <TB0>     INFO: 3723200 events read in total (150517ms).
[13:53:47.977] <TB0>     INFO: Test took 151633ms.
[13:53:48.096] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:48.337] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:53:50.130] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:53:51.900] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:53:53.681] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:53:55.464] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:53:57.236] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:53:59.018] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:54:00.767] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:54:02.520] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:54:04.330] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:54:06.147] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:54:07.936] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:54:09.716] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:54:11.561] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:54:13.392] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:54:15.238] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:54:17.098] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 360591360
[13:54:17.099] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:54:17.173] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:54:17.173] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[13:54:17.185] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:54:17.185] <TB0>     INFO:     run 1 of 1
[13:54:17.185] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:54:17.527] <TB0>     INFO: Expecting 3432000 events.
[13:55:03.469] <TB0>     INFO: 1166880 events read in total (45227ms).
[13:55:49.518] <TB0>     INFO: 2310320 events read in total (91276ms).
[13:56:33.966] <TB0>     INFO: 3432000 events read in total (135724ms).
[13:56:34.010] <TB0>     INFO: Test took 136825ms.
[13:56:34.110] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:34.315] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:56:36.065] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:56:37.786] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:56:39.500] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:56:41.223] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:56:42.939] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:56:44.666] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:56:46.324] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:56:47.969] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:56:49.666] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:56:51.377] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:56:53.027] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:56:54.659] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:56:56.388] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:56:58.097] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:56:59.815] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:57:01.514] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 386961408
[13:57:01.515] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:57:01.590] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:57:01.590] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[13:57:01.600] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:57:01.600] <TB0>     INFO:     run 1 of 1
[13:57:01.600] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:57:01.947] <TB0>     INFO: Expecting 3432000 events.
[13:57:49.493] <TB0>     INFO: 1165620 events read in total (46832ms).
[13:58:34.660] <TB0>     INFO: 2309170 events read in total (91999ms).
[13:59:18.940] <TB0>     INFO: 3432000 events read in total (136279ms).
[13:59:18.984] <TB0>     INFO: Test took 137384ms.
[13:59:19.082] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:19.285] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:59:20.986] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:59:22.684] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:59:24.386] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:59:26.090] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:59:27.792] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:59:29.513] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:59:31.175] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:59:32.822] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:59:34.525] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:59:36.236] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:59:37.891] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:59:39.574] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:59:41.364] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:59:43.132] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:59:44.910] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:59:46.663] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 390127616
[13:59:46.664] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:59:46.737] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:59:46.737] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[13:59:46.748] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:59:46.748] <TB0>     INFO:     run 1 of 1
[13:59:46.748] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:59:47.092] <TB0>     INFO: Expecting 3432000 events.
[14:00:34.491] <TB0>     INFO: 1165160 events read in total (46684ms).
[14:01:19.659] <TB0>     INFO: 2308825 events read in total (91852ms).
[14:02:04.407] <TB0>     INFO: 3432000 events read in total (136600ms).
[14:02:04.452] <TB0>     INFO: Test took 137704ms.
[14:02:04.550] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:04.758] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:06.468] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:08.172] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:09.886] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:11.585] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:13.296] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:15.015] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:16.672] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:18.318] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:20.021] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:21.723] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:02:23.375] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:02:25.012] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:02:26.742] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:02:28.457] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:02:30.178] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:02:31.879] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 326500352
[14:02:31.880] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 7.82304, thr difference RMS: 1.20252
[14:02:31.881] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.22183, thr difference RMS: 1.16371
[14:02:31.881] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 7.72799, thr difference RMS: 1.3149
[14:02:31.881] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.77421, thr difference RMS: 1.44548
[14:02:31.881] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 7.54485, thr difference RMS: 1.26167
[14:02:31.882] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 7.64065, thr difference RMS: 1.3192
[14:02:31.882] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.82655, thr difference RMS: 1.74625
[14:02:31.882] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.3895, thr difference RMS: 1.36865
[14:02:31.882] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.32673, thr difference RMS: 1.56125
[14:02:31.882] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.05231, thr difference RMS: 1.32928
[14:02:31.883] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.78266, thr difference RMS: 1.38644
[14:02:31.883] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.93689, thr difference RMS: 1.25522
[14:02:31.883] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.2193, thr difference RMS: 1.14032
[14:02:31.884] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.60316, thr difference RMS: 1.32655
[14:02:31.884] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.32965, thr difference RMS: 1.30817
[14:02:31.884] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.18256, thr difference RMS: 1.57014
[14:02:31.884] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 7.84388, thr difference RMS: 1.2306
[14:02:31.884] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.19954, thr difference RMS: 1.21454
[14:02:31.885] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 7.79272, thr difference RMS: 1.2828
[14:02:31.885] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.83419, thr difference RMS: 1.47855
[14:02:31.885] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 7.52041, thr difference RMS: 1.24812
[14:02:31.885] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 7.68135, thr difference RMS: 1.30642
[14:02:31.885] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.90877, thr difference RMS: 1.79135
[14:02:31.886] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.5149, thr difference RMS: 1.34288
[14:02:31.886] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.25492, thr difference RMS: 1.53316
[14:02:31.886] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.02259, thr difference RMS: 1.34257
[14:02:31.886] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.73206, thr difference RMS: 1.36746
[14:02:31.886] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.0445, thr difference RMS: 1.22529
[14:02:31.887] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.23044, thr difference RMS: 1.13673
[14:02:31.887] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.65409, thr difference RMS: 1.33598
[14:02:31.887] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.34928, thr difference RMS: 1.28869
[14:02:31.887] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.362, thr difference RMS: 1.53659
[14:02:31.888] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 7.90191, thr difference RMS: 1.22748
[14:02:31.888] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.24698, thr difference RMS: 1.18388
[14:02:31.888] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 7.92534, thr difference RMS: 1.27569
[14:02:31.888] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.9157, thr difference RMS: 1.47328
[14:02:31.888] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 7.49134, thr difference RMS: 1.20943
[14:02:31.889] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 7.71832, thr difference RMS: 1.29884
[14:02:31.889] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.04948, thr difference RMS: 1.79614
[14:02:31.889] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.6619, thr difference RMS: 1.34848
[14:02:31.889] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.22825, thr difference RMS: 1.49622
[14:02:31.889] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.07697, thr difference RMS: 1.35148
[14:02:31.890] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.75887, thr difference RMS: 1.37017
[14:02:31.890] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.286, thr difference RMS: 1.21637
[14:02:31.890] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.31695, thr difference RMS: 1.1293
[14:02:31.890] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.7577, thr difference RMS: 1.34968
[14:02:31.890] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.38029, thr difference RMS: 1.31202
[14:02:31.891] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.58305, thr difference RMS: 1.48339
[14:02:31.891] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 7.96611, thr difference RMS: 1.22508
[14:02:31.891] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.31121, thr difference RMS: 1.19354
[14:02:31.891] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.06909, thr difference RMS: 1.28517
[14:02:31.891] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.99286, thr difference RMS: 1.44273
[14:02:31.892] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 7.4888, thr difference RMS: 1.22708
[14:02:31.892] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 7.78949, thr difference RMS: 1.27659
[14:02:31.892] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.06173, thr difference RMS: 1.77807
[14:02:31.892] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.8855, thr difference RMS: 1.31006
[14:02:31.892] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.21123, thr difference RMS: 1.48869
[14:02:31.893] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.13683, thr difference RMS: 1.33398
[14:02:31.893] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.63417, thr difference RMS: 1.39224
[14:02:31.893] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.4299, thr difference RMS: 1.20537
[14:02:31.893] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.47499, thr difference RMS: 1.13016
[14:02:31.893] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.95683, thr difference RMS: 1.3463
[14:02:31.894] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.58182, thr difference RMS: 1.28698
[14:02:31.894] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.79559, thr difference RMS: 1.46164
[14:02:31.003] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:02:32.008] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1974 seconds
[14:02:32.008] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:02:32.743] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:02:32.743] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:02:32.746] <TB0>     INFO: ######################################################################
[14:02:32.746] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:02:32.746] <TB0>     INFO: ######################################################################
[14:02:32.746] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:32.746] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:02:32.746] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:32.746] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:02:32.756] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:02:32.756] <TB0>     INFO:     run 1 of 1
[14:02:32.756] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:33.100] <TB0>     INFO: Expecting 59072000 events.
[14:03:02.317] <TB0>     INFO: 1073000 events read in total (28502ms).
[14:03:29.673] <TB0>     INFO: 2142400 events read in total (55858ms).
[14:03:57.708] <TB0>     INFO: 3214400 events read in total (83893ms).
[14:04:26.049] <TB0>     INFO: 4284200 events read in total (112234ms).
[14:04:54.429] <TB0>     INFO: 5352200 events read in total (140614ms).
[14:05:22.663] <TB0>     INFO: 6423600 events read in total (168848ms).
[14:05:50.905] <TB0>     INFO: 7494000 events read in total (197090ms).
[14:06:17.720] <TB0>     INFO: 8564200 events read in total (223905ms).
[14:06:46.250] <TB0>     INFO: 9635800 events read in total (252435ms).
[14:07:14.488] <TB0>     INFO: 10704000 events read in total (280673ms).
[14:07:42.865] <TB0>     INFO: 11772400 events read in total (309050ms).
[14:08:11.348] <TB0>     INFO: 12844800 events read in total (337533ms).
[14:08:38.827] <TB0>     INFO: 13914000 events read in total (365012ms).
[14:09:06.458] <TB0>     INFO: 14984200 events read in total (392643ms).
[14:09:34.842] <TB0>     INFO: 16054200 events read in total (421027ms).
[14:10:03.255] <TB0>     INFO: 17122600 events read in total (449440ms).
[14:10:31.734] <TB0>     INFO: 18192400 events read in total (477919ms).
[14:11:00.035] <TB0>     INFO: 19264400 events read in total (506220ms).
[14:11:28.495] <TB0>     INFO: 20333600 events read in total (534680ms).
[14:11:56.846] <TB0>     INFO: 21403800 events read in total (563031ms).
[14:12:25.270] <TB0>     INFO: 22473200 events read in total (591455ms).
[14:12:53.672] <TB0>     INFO: 23542200 events read in total (619857ms).
[14:13:22.069] <TB0>     INFO: 24615200 events read in total (648254ms).
[14:13:50.441] <TB0>     INFO: 25684200 events read in total (676626ms).
[14:14:18.815] <TB0>     INFO: 26752200 events read in total (705000ms).
[14:14:47.200] <TB0>     INFO: 27822400 events read in total (733385ms).
[14:15:15.475] <TB0>     INFO: 28892800 events read in total (761660ms).
[14:15:43.813] <TB0>     INFO: 29961600 events read in total (789998ms).
[14:16:12.296] <TB0>     INFO: 31034200 events read in total (818481ms).
[14:16:40.681] <TB0>     INFO: 32102400 events read in total (846866ms).
[14:17:09.080] <TB0>     INFO: 33170200 events read in total (875265ms).
[14:17:37.475] <TB0>     INFO: 34241400 events read in total (903660ms).
[14:18:05.850] <TB0>     INFO: 35311400 events read in total (932035ms).
[14:18:34.318] <TB0>     INFO: 36379800 events read in total (960503ms).
[14:19:02.767] <TB0>     INFO: 37449800 events read in total (988952ms).
[14:19:31.188] <TB0>     INFO: 38519400 events read in total (1017373ms).
[14:19:59.572] <TB0>     INFO: 39588000 events read in total (1045757ms).
[14:20:28.049] <TB0>     INFO: 40659400 events read in total (1074234ms).
[14:20:56.443] <TB0>     INFO: 41729600 events read in total (1102628ms).
[14:21:24.867] <TB0>     INFO: 42797400 events read in total (1131052ms).
[14:21:53.289] <TB0>     INFO: 43867200 events read in total (1159474ms).
[14:22:21.765] <TB0>     INFO: 44938000 events read in total (1187950ms).
[14:22:50.204] <TB0>     INFO: 46006600 events read in total (1216389ms).
[14:23:18.578] <TB0>     INFO: 47076600 events read in total (1244763ms).
[14:23:46.003] <TB0>     INFO: 48146200 events read in total (1273188ms).
[14:24:15.435] <TB0>     INFO: 49213800 events read in total (1301620ms).
[14:24:43.849] <TB0>     INFO: 50281600 events read in total (1330034ms).
[14:25:12.281] <TB0>     INFO: 51353200 events read in total (1358466ms).
[14:25:40.752] <TB0>     INFO: 52422000 events read in total (1386937ms).
[14:26:09.120] <TB0>     INFO: 53489400 events read in total (1415305ms).
[14:26:37.530] <TB0>     INFO: 54557200 events read in total (1443715ms).
[14:27:06.111] <TB0>     INFO: 55629200 events read in total (1472296ms).
[14:27:34.561] <TB0>     INFO: 56697800 events read in total (1500746ms).
[14:28:02.962] <TB0>     INFO: 57766000 events read in total (1529147ms).
[14:28:30.779] <TB0>     INFO: 58837400 events read in total (1556964ms).
[14:28:37.108] <TB0>     INFO: 59072000 events read in total (1563293ms).
[14:28:37.128] <TB0>     INFO: Test took 1564371ms.
[14:28:37.187] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:37.318] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:37.318] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:38.523] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:38.523] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:39.722] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:39.722] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:40.880] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:40.880] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:42.034] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:42.034] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:43.206] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:43.206] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:44.349] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:44.349] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:45.514] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:45.514] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:46.703] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:46.703] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:47.884] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:47.884] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:49.059] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:49.059] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:50.225] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:50.225] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:51.404] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:51.404] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:52.592] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:52.593] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:53.758] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:53.758] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:54.914] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:54.914] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:56.083] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 497192960
[14:28:56.115] <TB0>     INFO: PixTestScurves::scurves() done 
[14:28:56.115] <TB0>     INFO: Vcal mean:  35.09  35.11  35.07  35.07  35.05  35.06  35.09  35.07  35.13  35.09  35.16  35.08  35.08  35.08  35.12  35.06 
[14:28:56.115] <TB0>     INFO: Vcal RMS:    0.65   0.61   0.56   0.64   0.62   0.63   0.77   0.80   0.67   0.67   0.77   0.71   0.71   0.63   0.67   0.65 
[14:28:56.115] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:28:56.190] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:28:56.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:28:56.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:28:56.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:28:56.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:28:56.190] <TB0>     INFO: ######################################################################
[14:28:56.190] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:28:56.190] <TB0>     INFO: ######################################################################
[14:28:56.194] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:28:56.537] <TB0>     INFO: Expecting 41600 events.
[14:29:00.605] <TB0>     INFO: 41600 events read in total (3339ms).
[14:29:00.605] <TB0>     INFO: Test took 4412ms.
[14:29:00.613] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:00.613] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:29:00.613] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:29:00.618] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 48, 50] has eff 2/10
[14:29:00.618] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 48, 50]
[14:29:00.622] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[14:29:00.622] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:29:00.622] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:29:00.622] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:29:00.962] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:29:01.309] <TB0>     INFO: Expecting 41600 events.
[14:29:05.440] <TB0>     INFO: 41600 events read in total (3416ms).
[14:29:05.440] <TB0>     INFO: Test took 4478ms.
[14:29:05.448] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:05.448] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:29:05.448] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:29:05.453] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.637
[14:29:05.453] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[14:29:05.453] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.158
[14:29:05.453] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 194
[14:29:05.453] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.209
[14:29:05.453] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 185
[14:29:05.453] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.801
[14:29:05.453] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 185
[14:29:05.453] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.724
[14:29:05.453] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 191
[14:29:05.453] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 196.149
[14:29:05.453] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 196
[14:29:05.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.923
[14:29:05.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[14:29:05.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.343
[14:29:05.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[14:29:05.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.859
[14:29:05.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 192
[14:29:05.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.566
[14:29:05.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[14:29:05.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.135
[14:29:05.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[14:29:05.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.553
[14:29:05.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[14:29:05.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.94
[14:29:05.455] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 174
[14:29:05.455] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.519
[14:29:05.455] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 192
[14:29:05.455] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.856
[14:29:05.455] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 194
[14:29:05.455] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.501
[14:29:05.455] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 183
[14:29:05.455] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:29:05.455] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:29:05.455] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:29:05.546] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:29:05.888] <TB0>     INFO: Expecting 41600 events.
[14:29:10.018] <TB0>     INFO: 41600 events read in total (3415ms).
[14:29:10.019] <TB0>     INFO: Test took 4473ms.
[14:29:10.027] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:10.027] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:29:10.027] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:29:10.031] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:29:10.032] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 60minph_roc = 7
[14:29:10.032] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.8097
[14:29:10.032] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 71
[14:29:10.032] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.3286
[14:29:10.032] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 90
[14:29:10.032] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.4337
[14:29:10.032] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 85
[14:29:10.032] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.5741
[14:29:10.032] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 86
[14:29:10.033] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.7845
[14:29:10.033] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [20 ,14] phvalue 92
[14:29:10.033] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.9751
[14:29:10.033] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,62] phvalue 87
[14:29:10.033] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.152
[14:29:10.033] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,66] phvalue 69
[14:29:10.033] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.5445
[14:29:10.033] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 63
[14:29:10.033] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.4749
[14:29:10.033] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,42] phvalue 81
[14:29:10.033] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.7303
[14:29:10.033] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,32] phvalue 82
[14:29:10.034] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.6439
[14:29:10.034] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 68
[14:29:10.034] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.8257
[14:29:10.034] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 80
[14:29:10.034] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.666
[14:29:10.034] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [24 ,12] phvalue 67
[14:29:10.034] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.0683
[14:29:10.034] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 82
[14:29:10.034] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.397
[14:29:10.034] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,30] phvalue 93
[14:29:10.034] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.3764
[14:29:10.035] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,8] phvalue 83
[14:29:10.036] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 0 0
[14:29:10.447] <TB0>     INFO: Expecting 2560 events.
[14:29:11.404] <TB0>     INFO: 2560 events read in total (242ms).
[14:29:11.405] <TB0>     INFO: Test took 1369ms.
[14:29:11.406] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:11.406] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 1 1
[14:29:11.912] <TB0>     INFO: Expecting 2560 events.
[14:29:12.871] <TB0>     INFO: 2560 events read in total (244ms).
[14:29:12.871] <TB0>     INFO: Test took 1464ms.
[14:29:12.871] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:12.871] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 2 2
[14:29:13.378] <TB0>     INFO: Expecting 2560 events.
[14:29:14.338] <TB0>     INFO: 2560 events read in total (245ms).
[14:29:14.338] <TB0>     INFO: Test took 1467ms.
[14:29:14.338] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:14.338] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 3 3
[14:29:14.846] <TB0>     INFO: Expecting 2560 events.
[14:29:15.805] <TB0>     INFO: 2560 events read in total (244ms).
[14:29:15.805] <TB0>     INFO: Test took 1468ms.
[14:29:15.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:15.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 20, 14, 4 4
[14:29:16.313] <TB0>     INFO: Expecting 2560 events.
[14:29:17.271] <TB0>     INFO: 2560 events read in total (243ms).
[14:29:17.272] <TB0>     INFO: Test took 1466ms.
[14:29:17.272] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:17.272] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 62, 5 5
[14:29:17.780] <TB0>     INFO: Expecting 2560 events.
[14:29:18.739] <TB0>     INFO: 2560 events read in total (244ms).
[14:29:18.739] <TB0>     INFO: Test took 1467ms.
[14:29:18.739] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:18.739] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 66, 6 6
[14:29:19.247] <TB0>     INFO: Expecting 2560 events.
[14:29:20.207] <TB0>     INFO: 2560 events read in total (245ms).
[14:29:20.208] <TB0>     INFO: Test took 1469ms.
[14:29:20.209] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:20.210] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 7 7
[14:29:20.716] <TB0>     INFO: Expecting 2560 events.
[14:29:21.673] <TB0>     INFO: 2560 events read in total (242ms).
[14:29:21.673] <TB0>     INFO: Test took 1463ms.
[14:29:21.673] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:21.674] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 42, 8 8
[14:29:22.181] <TB0>     INFO: Expecting 2560 events.
[14:29:23.140] <TB0>     INFO: 2560 events read in total (244ms).
[14:29:23.140] <TB0>     INFO: Test took 1466ms.
[14:29:23.140] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:23.140] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 32, 9 9
[14:29:23.648] <TB0>     INFO: Expecting 2560 events.
[14:29:24.606] <TB0>     INFO: 2560 events read in total (243ms).
[14:29:24.606] <TB0>     INFO: Test took 1465ms.
[14:29:24.606] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:24.607] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 10 10
[14:29:25.114] <TB0>     INFO: Expecting 2560 events.
[14:29:26.072] <TB0>     INFO: 2560 events read in total (243ms).
[14:29:26.072] <TB0>     INFO: Test took 1465ms.
[14:29:26.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:26.072] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 11 11
[14:29:26.580] <TB0>     INFO: Expecting 2560 events.
[14:29:27.539] <TB0>     INFO: 2560 events read in total (244ms).
[14:29:27.539] <TB0>     INFO: Test took 1467ms.
[14:29:27.539] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:27.539] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 24, 12, 12 12
[14:29:28.046] <TB0>     INFO: Expecting 2560 events.
[14:29:28.004] <TB0>     INFO: 2560 events read in total (243ms).
[14:29:29.005] <TB0>     INFO: Test took 1466ms.
[14:29:29.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:29.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 13 13
[14:29:29.513] <TB0>     INFO: Expecting 2560 events.
[14:29:30.471] <TB0>     INFO: 2560 events read in total (243ms).
[14:29:30.471] <TB0>     INFO: Test took 1466ms.
[14:29:30.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:30.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 30, 14 14
[14:29:30.979] <TB0>     INFO: Expecting 2560 events.
[14:29:31.937] <TB0>     INFO: 2560 events read in total (243ms).
[14:29:31.937] <TB0>     INFO: Test took 1465ms.
[14:29:31.939] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:31.939] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 8, 15 15
[14:29:32.445] <TB0>     INFO: Expecting 2560 events.
[14:29:33.401] <TB0>     INFO: 2560 events read in total (242ms).
[14:29:33.402] <TB0>     INFO: Test took 1463ms.
[14:29:33.402] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:33.402] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[14:29:33.402] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[14:29:33.402] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[14:29:33.402] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[14:29:33.402] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC4
[14:29:33.402] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[14:29:33.402] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:29:33.402] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC7
[14:29:33.402] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[14:29:33.402] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[14:29:33.402] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[14:29:33.402] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[14:29:33.402] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[14:29:33.402] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[14:29:33.402] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[14:29:33.402] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[14:29:33.405] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:29:33.911] <TB0>     INFO: Expecting 655360 events.
[14:29:45.709] <TB0>     INFO: 655360 events read in total (11083ms).
[14:29:45.720] <TB0>     INFO: Expecting 655360 events.
[14:29:57.337] <TB0>     INFO: 655360 events read in total (11048ms).
[14:29:57.353] <TB0>     INFO: Expecting 655360 events.
[14:30:08.927] <TB0>     INFO: 655360 events read in total (11008ms).
[14:30:08.947] <TB0>     INFO: Expecting 655360 events.
[14:30:20.619] <TB0>     INFO: 655360 events read in total (11112ms).
[14:30:20.645] <TB0>     INFO: Expecting 655360 events.
[14:30:32.230] <TB0>     INFO: 655360 events read in total (11032ms).
[14:30:32.258] <TB0>     INFO: Expecting 655360 events.
[14:30:43.925] <TB0>     INFO: 655360 events read in total (11113ms).
[14:30:43.960] <TB0>     INFO: Expecting 655360 events.
[14:30:55.568] <TB0>     INFO: 655360 events read in total (11058ms).
[14:30:55.608] <TB0>     INFO: Expecting 655360 events.
[14:31:07.205] <TB0>     INFO: 655360 events read in total (11058ms).
[14:31:07.247] <TB0>     INFO: Expecting 655360 events.
[14:31:18.923] <TB0>     INFO: 655360 events read in total (11137ms).
[14:31:18.969] <TB0>     INFO: Expecting 655360 events.
[14:31:30.600] <TB0>     INFO: 655360 events read in total (11099ms).
[14:31:30.651] <TB0>     INFO: Expecting 655360 events.
[14:31:42.350] <TB0>     INFO: 655360 events read in total (11170ms).
[14:31:42.403] <TB0>     INFO: Expecting 655360 events.
[14:31:54.052] <TB0>     INFO: 655360 events read in total (11122ms).
[14:31:54.110] <TB0>     INFO: Expecting 655360 events.
[14:32:05.712] <TB0>     INFO: 655360 events read in total (11076ms).
[14:32:05.773] <TB0>     INFO: Expecting 655360 events.
[14:32:17.416] <TB0>     INFO: 655360 events read in total (11116ms).
[14:32:17.482] <TB0>     INFO: Expecting 655360 events.
[14:32:29.119] <TB0>     INFO: 655360 events read in total (11111ms).
[14:32:29.194] <TB0>     INFO: Expecting 655360 events.
[14:32:40.917] <TB0>     INFO: 655360 events read in total (11197ms).
[14:32:40.993] <TB0>     INFO: Test took 187588ms.
[14:32:41.088] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:32:41.395] <TB0>     INFO: Expecting 655360 events.
[14:32:53.167] <TB0>     INFO: 655360 events read in total (11057ms).
[14:32:53.179] <TB0>     INFO: Expecting 655360 events.
[14:33:04.845] <TB0>     INFO: 655360 events read in total (11098ms).
[14:33:04.861] <TB0>     INFO: Expecting 655360 events.
[14:33:16.473] <TB0>     INFO: 655360 events read in total (11044ms).
[14:33:16.493] <TB0>     INFO: Expecting 655360 events.
[14:33:28.065] <TB0>     INFO: 655360 events read in total (11012ms).
[14:33:28.088] <TB0>     INFO: Expecting 655360 events.
[14:33:39.735] <TB0>     INFO: 655360 events read in total (11088ms).
[14:33:39.765] <TB0>     INFO: Expecting 655360 events.
[14:33:51.347] <TB0>     INFO: 655360 events read in total (11031ms).
[14:33:51.379] <TB0>     INFO: Expecting 655360 events.
[14:34:03.047] <TB0>     INFO: 655360 events read in total (11119ms).
[14:34:03.084] <TB0>     INFO: Expecting 655360 events.
[14:34:14.585] <TB0>     INFO: 655360 events read in total (10954ms).
[14:34:14.625] <TB0>     INFO: Expecting 655360 events.
[14:34:26.219] <TB0>     INFO: 655360 events read in total (11037ms).
[14:34:26.267] <TB0>     INFO: Expecting 655360 events.
[14:34:37.909] <TB0>     INFO: 655360 events read in total (11105ms).
[14:34:37.958] <TB0>     INFO: Expecting 655360 events.
[14:34:49.635] <TB0>     INFO: 655360 events read in total (11140ms).
[14:34:49.687] <TB0>     INFO: Expecting 655360 events.
[14:35:01.314] <TB0>     INFO: 655360 events read in total (11097ms).
[14:35:01.372] <TB0>     INFO: Expecting 655360 events.
[14:35:13.059] <TB0>     INFO: 655360 events read in total (11160ms).
[14:35:13.122] <TB0>     INFO: Expecting 655360 events.
[14:35:24.785] <TB0>     INFO: 655360 events read in total (11137ms).
[14:35:24.851] <TB0>     INFO: Expecting 655360 events.
[14:35:36.535] <TB0>     INFO: 655360 events read in total (11158ms).
[14:35:36.604] <TB0>     INFO: Expecting 655360 events.
[14:35:48.185] <TB0>     INFO: 655360 events read in total (11054ms).
[14:35:48.259] <TB0>     INFO: Test took 187171ms.
[14:35:48.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:48.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:35:48.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:48.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:35:48.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:48.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:35:48.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:48.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:35:48.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:48.436] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:35:48.436] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:48.436] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:35:48.436] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:48.436] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:35:48.437] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:48.437] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:35:48.437] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:48.437] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:35:48.437] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:48.438] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:35:48.438] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:48.438] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:35:48.438] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:48.439] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:35:48.439] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:48.439] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:35:48.439] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:48.439] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:35:48.439] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:48.440] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:35:48.440] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:48.440] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:35:48.440] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:48.448] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:48.455] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:48.462] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:48.469] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:48.476] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:48.483] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:48.490] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:48.497] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:48.504] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:48.511] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:48.518] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:48.525] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:48.532] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:35:48.539] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:48.546] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:48.553] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:48.561] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:35:48.591] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C0.dat
[14:35:48.591] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C1.dat
[14:35:48.592] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C2.dat
[14:35:48.592] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C3.dat
[14:35:48.592] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C4.dat
[14:35:48.592] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C5.dat
[14:35:48.592] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C6.dat
[14:35:48.592] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C7.dat
[14:35:48.592] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C8.dat
[14:35:48.592] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C9.dat
[14:35:48.593] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C10.dat
[14:35:48.593] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C11.dat
[14:35:48.593] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C12.dat
[14:35:48.593] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C13.dat
[14:35:48.593] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C14.dat
[14:35:48.593] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C15.dat
[14:35:48.938] <TB0>     INFO: Expecting 41600 events.
[14:35:52.777] <TB0>     INFO: 41600 events read in total (3124ms).
[14:35:52.778] <TB0>     INFO: Test took 4183ms.
[14:35:53.432] <TB0>     INFO: Expecting 41600 events.
[14:35:57.258] <TB0>     INFO: 41600 events read in total (3111ms).
[14:35:57.259] <TB0>     INFO: Test took 4173ms.
[14:35:57.907] <TB0>     INFO: Expecting 41600 events.
[14:36:01.725] <TB0>     INFO: 41600 events read in total (3103ms).
[14:36:01.725] <TB0>     INFO: Test took 4160ms.
[14:36:02.037] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:02.170] <TB0>     INFO: Expecting 2560 events.
[14:36:03.129] <TB0>     INFO: 2560 events read in total (244ms).
[14:36:03.130] <TB0>     INFO: Test took 1093ms.
[14:36:03.134] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:03.638] <TB0>     INFO: Expecting 2560 events.
[14:36:04.597] <TB0>     INFO: 2560 events read in total (244ms).
[14:36:04.597] <TB0>     INFO: Test took 1463ms.
[14:36:04.600] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:05.106] <TB0>     INFO: Expecting 2560 events.
[14:36:06.064] <TB0>     INFO: 2560 events read in total (243ms).
[14:36:06.064] <TB0>     INFO: Test took 1464ms.
[14:36:06.066] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:06.575] <TB0>     INFO: Expecting 2560 events.
[14:36:07.535] <TB0>     INFO: 2560 events read in total (245ms).
[14:36:07.536] <TB0>     INFO: Test took 1470ms.
[14:36:07.538] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:08.044] <TB0>     INFO: Expecting 2560 events.
[14:36:08.001] <TB0>     INFO: 2560 events read in total (242ms).
[14:36:08.002] <TB0>     INFO: Test took 1464ms.
[14:36:08.004] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:09.510] <TB0>     INFO: Expecting 2560 events.
[14:36:10.468] <TB0>     INFO: 2560 events read in total (243ms).
[14:36:10.469] <TB0>     INFO: Test took 1465ms.
[14:36:10.470] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:10.977] <TB0>     INFO: Expecting 2560 events.
[14:36:11.935] <TB0>     INFO: 2560 events read in total (243ms).
[14:36:11.935] <TB0>     INFO: Test took 1465ms.
[14:36:11.937] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:12.444] <TB0>     INFO: Expecting 2560 events.
[14:36:13.401] <TB0>     INFO: 2560 events read in total (242ms).
[14:36:13.401] <TB0>     INFO: Test took 1464ms.
[14:36:13.403] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:13.910] <TB0>     INFO: Expecting 2560 events.
[14:36:14.867] <TB0>     INFO: 2560 events read in total (242ms).
[14:36:14.867] <TB0>     INFO: Test took 1464ms.
[14:36:14.869] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:15.376] <TB0>     INFO: Expecting 2560 events.
[14:36:16.334] <TB0>     INFO: 2560 events read in total (244ms).
[14:36:16.334] <TB0>     INFO: Test took 1465ms.
[14:36:16.336] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:16.843] <TB0>     INFO: Expecting 2560 events.
[14:36:17.801] <TB0>     INFO: 2560 events read in total (243ms).
[14:36:17.801] <TB0>     INFO: Test took 1465ms.
[14:36:17.804] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:18.310] <TB0>     INFO: Expecting 2560 events.
[14:36:19.267] <TB0>     INFO: 2560 events read in total (242ms).
[14:36:19.267] <TB0>     INFO: Test took 1463ms.
[14:36:19.270] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:19.776] <TB0>     INFO: Expecting 2560 events.
[14:36:20.731] <TB0>     INFO: 2560 events read in total (241ms).
[14:36:20.732] <TB0>     INFO: Test took 1462ms.
[14:36:20.734] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:21.240] <TB0>     INFO: Expecting 2560 events.
[14:36:22.197] <TB0>     INFO: 2560 events read in total (242ms).
[14:36:22.198] <TB0>     INFO: Test took 1464ms.
[14:36:22.201] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:22.706] <TB0>     INFO: Expecting 2560 events.
[14:36:23.664] <TB0>     INFO: 2560 events read in total (243ms).
[14:36:23.665] <TB0>     INFO: Test took 1464ms.
[14:36:23.667] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:24.173] <TB0>     INFO: Expecting 2560 events.
[14:36:25.130] <TB0>     INFO: 2560 events read in total (242ms).
[14:36:25.131] <TB0>     INFO: Test took 1464ms.
[14:36:25.132] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:25.639] <TB0>     INFO: Expecting 2560 events.
[14:36:26.597] <TB0>     INFO: 2560 events read in total (243ms).
[14:36:26.597] <TB0>     INFO: Test took 1465ms.
[14:36:26.599] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:27.106] <TB0>     INFO: Expecting 2560 events.
[14:36:28.063] <TB0>     INFO: 2560 events read in total (242ms).
[14:36:28.063] <TB0>     INFO: Test took 1464ms.
[14:36:28.065] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:28.571] <TB0>     INFO: Expecting 2560 events.
[14:36:29.529] <TB0>     INFO: 2560 events read in total (242ms).
[14:36:29.529] <TB0>     INFO: Test took 1464ms.
[14:36:29.531] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:30.039] <TB0>     INFO: Expecting 2560 events.
[14:36:30.999] <TB0>     INFO: 2560 events read in total (245ms).
[14:36:30.000] <TB0>     INFO: Test took 1469ms.
[14:36:30.002] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:31.509] <TB0>     INFO: Expecting 2560 events.
[14:36:32.468] <TB0>     INFO: 2560 events read in total (244ms).
[14:36:32.468] <TB0>     INFO: Test took 1466ms.
[14:36:32.470] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:32.977] <TB0>     INFO: Expecting 2560 events.
[14:36:33.937] <TB0>     INFO: 2560 events read in total (245ms).
[14:36:33.938] <TB0>     INFO: Test took 1468ms.
[14:36:33.940] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:34.446] <TB0>     INFO: Expecting 2560 events.
[14:36:35.406] <TB0>     INFO: 2560 events read in total (245ms).
[14:36:35.406] <TB0>     INFO: Test took 1466ms.
[14:36:35.408] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:35.917] <TB0>     INFO: Expecting 2560 events.
[14:36:36.877] <TB0>     INFO: 2560 events read in total (245ms).
[14:36:36.877] <TB0>     INFO: Test took 1469ms.
[14:36:36.879] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:37.386] <TB0>     INFO: Expecting 2560 events.
[14:36:38.344] <TB0>     INFO: 2560 events read in total (243ms).
[14:36:38.344] <TB0>     INFO: Test took 1465ms.
[14:36:38.347] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:38.853] <TB0>     INFO: Expecting 2560 events.
[14:36:39.813] <TB0>     INFO: 2560 events read in total (245ms).
[14:36:39.814] <TB0>     INFO: Test took 1468ms.
[14:36:39.817] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:40.322] <TB0>     INFO: Expecting 2560 events.
[14:36:41.281] <TB0>     INFO: 2560 events read in total (244ms).
[14:36:41.281] <TB0>     INFO: Test took 1464ms.
[14:36:41.283] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:41.790] <TB0>     INFO: Expecting 2560 events.
[14:36:42.749] <TB0>     INFO: 2560 events read in total (244ms).
[14:36:42.749] <TB0>     INFO: Test took 1466ms.
[14:36:42.751] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:43.258] <TB0>     INFO: Expecting 2560 events.
[14:36:44.215] <TB0>     INFO: 2560 events read in total (242ms).
[14:36:44.216] <TB0>     INFO: Test took 1465ms.
[14:36:44.220] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:44.725] <TB0>     INFO: Expecting 2560 events.
[14:36:45.683] <TB0>     INFO: 2560 events read in total (244ms).
[14:36:45.683] <TB0>     INFO: Test took 1464ms.
[14:36:45.686] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:46.192] <TB0>     INFO: Expecting 2560 events.
[14:36:47.151] <TB0>     INFO: 2560 events read in total (244ms).
[14:36:47.152] <TB0>     INFO: Test took 1467ms.
[14:36:47.154] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:47.660] <TB0>     INFO: Expecting 2560 events.
[14:36:48.618] <TB0>     INFO: 2560 events read in total (243ms).
[14:36:48.619] <TB0>     INFO: Test took 1465ms.
[14:36:49.639] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[14:36:49.639] <TB0>     INFO: PH scale (per ROC):    90  90  85  79  88  97  75  74  88  87  74  68  82  93  83  79
[14:36:49.639] <TB0>     INFO: PH offset (per ROC):  170 154 159 162 150 155 179 187 161 161 179 174 176 159 152 166
[14:36:49.811] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:36:49.814] <TB0>     INFO: ######################################################################
[14:36:49.814] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:36:49.814] <TB0>     INFO: ######################################################################
[14:36:49.814] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:36:49.825] <TB0>     INFO: scanning low vcal = 10
[14:36:50.168] <TB0>     INFO: Expecting 41600 events.
[14:36:53.880] <TB0>     INFO: 41600 events read in total (2997ms).
[14:36:53.881] <TB0>     INFO: Test took 4056ms.
[14:36:53.883] <TB0>     INFO: scanning low vcal = 20
[14:36:54.389] <TB0>     INFO: Expecting 41600 events.
[14:36:58.107] <TB0>     INFO: 41600 events read in total (3003ms).
[14:36:58.107] <TB0>     INFO: Test took 4224ms.
[14:36:58.109] <TB0>     INFO: scanning low vcal = 30
[14:36:58.616] <TB0>     INFO: Expecting 41600 events.
[14:37:02.361] <TB0>     INFO: 41600 events read in total (3030ms).
[14:37:02.361] <TB0>     INFO: Test took 4252ms.
[14:37:02.363] <TB0>     INFO: scanning low vcal = 40
[14:37:02.865] <TB0>     INFO: Expecting 41600 events.
[14:37:07.101] <TB0>     INFO: 41600 events read in total (3521ms).
[14:37:07.102] <TB0>     INFO: Test took 4739ms.
[14:37:07.105] <TB0>     INFO: scanning low vcal = 50
[14:37:07.524] <TB0>     INFO: Expecting 41600 events.
[14:37:11.760] <TB0>     INFO: 41600 events read in total (3521ms).
[14:37:11.760] <TB0>     INFO: Test took 4655ms.
[14:37:11.763] <TB0>     INFO: scanning low vcal = 60
[14:37:12.186] <TB0>     INFO: Expecting 41600 events.
[14:37:16.421] <TB0>     INFO: 41600 events read in total (3520ms).
[14:37:16.421] <TB0>     INFO: Test took 4658ms.
[14:37:16.424] <TB0>     INFO: scanning low vcal = 70
[14:37:16.848] <TB0>     INFO: Expecting 41600 events.
[14:37:21.110] <TB0>     INFO: 41600 events read in total (3547ms).
[14:37:21.110] <TB0>     INFO: Test took 4686ms.
[14:37:21.113] <TB0>     INFO: scanning low vcal = 80
[14:37:21.532] <TB0>     INFO: Expecting 41600 events.
[14:37:25.779] <TB0>     INFO: 41600 events read in total (3532ms).
[14:37:25.780] <TB0>     INFO: Test took 4667ms.
[14:37:25.783] <TB0>     INFO: scanning low vcal = 90
[14:37:26.208] <TB0>     INFO: Expecting 41600 events.
[14:37:30.457] <TB0>     INFO: 41600 events read in total (3533ms).
[14:37:30.459] <TB0>     INFO: Test took 4676ms.
[14:37:30.462] <TB0>     INFO: scanning low vcal = 100
[14:37:30.883] <TB0>     INFO: Expecting 41600 events.
[14:37:35.270] <TB0>     INFO: 41600 events read in total (3673ms).
[14:37:35.271] <TB0>     INFO: Test took 4809ms.
[14:37:35.274] <TB0>     INFO: scanning low vcal = 110
[14:37:35.695] <TB0>     INFO: Expecting 41600 events.
[14:37:39.930] <TB0>     INFO: 41600 events read in total (3521ms).
[14:37:39.931] <TB0>     INFO: Test took 4657ms.
[14:37:39.934] <TB0>     INFO: scanning low vcal = 120
[14:37:40.356] <TB0>     INFO: Expecting 41600 events.
[14:37:44.590] <TB0>     INFO: 41600 events read in total (3519ms).
[14:37:44.590] <TB0>     INFO: Test took 4656ms.
[14:37:44.593] <TB0>     INFO: scanning low vcal = 130
[14:37:45.016] <TB0>     INFO: Expecting 41600 events.
[14:37:49.266] <TB0>     INFO: 41600 events read in total (3535ms).
[14:37:49.267] <TB0>     INFO: Test took 4674ms.
[14:37:49.270] <TB0>     INFO: scanning low vcal = 140
[14:37:49.694] <TB0>     INFO: Expecting 41600 events.
[14:37:53.929] <TB0>     INFO: 41600 events read in total (3520ms).
[14:37:53.930] <TB0>     INFO: Test took 4660ms.
[14:37:53.933] <TB0>     INFO: scanning low vcal = 150
[14:37:54.358] <TB0>     INFO: Expecting 41600 events.
[14:37:58.603] <TB0>     INFO: 41600 events read in total (3530ms).
[14:37:58.604] <TB0>     INFO: Test took 4671ms.
[14:37:58.607] <TB0>     INFO: scanning low vcal = 160
[14:37:59.029] <TB0>     INFO: Expecting 41600 events.
[14:38:03.286] <TB0>     INFO: 41600 events read in total (3542ms).
[14:38:03.287] <TB0>     INFO: Test took 4680ms.
[14:38:03.290] <TB0>     INFO: scanning low vcal = 170
[14:38:03.712] <TB0>     INFO: Expecting 41600 events.
[14:38:07.962] <TB0>     INFO: 41600 events read in total (3535ms).
[14:38:07.962] <TB0>     INFO: Test took 4672ms.
[14:38:07.967] <TB0>     INFO: scanning low vcal = 180
[14:38:08.389] <TB0>     INFO: Expecting 41600 events.
[14:38:12.642] <TB0>     INFO: 41600 events read in total (3539ms).
[14:38:12.643] <TB0>     INFO: Test took 4675ms.
[14:38:12.646] <TB0>     INFO: scanning low vcal = 190
[14:38:13.070] <TB0>     INFO: Expecting 41600 events.
[14:38:17.327] <TB0>     INFO: 41600 events read in total (3541ms).
[14:38:17.328] <TB0>     INFO: Test took 4682ms.
[14:38:17.331] <TB0>     INFO: scanning low vcal = 200
[14:38:17.753] <TB0>     INFO: Expecting 41600 events.
[14:38:22.010] <TB0>     INFO: 41600 events read in total (3542ms).
[14:38:22.011] <TB0>     INFO: Test took 4680ms.
[14:38:22.014] <TB0>     INFO: scanning low vcal = 210
[14:38:22.436] <TB0>     INFO: Expecting 41600 events.
[14:38:26.692] <TB0>     INFO: 41600 events read in total (3541ms).
[14:38:26.693] <TB0>     INFO: Test took 4679ms.
[14:38:26.696] <TB0>     INFO: scanning low vcal = 220
[14:38:27.118] <TB0>     INFO: Expecting 41600 events.
[14:38:31.361] <TB0>     INFO: 41600 events read in total (3528ms).
[14:38:31.362] <TB0>     INFO: Test took 4666ms.
[14:38:31.365] <TB0>     INFO: scanning low vcal = 230
[14:38:31.786] <TB0>     INFO: Expecting 41600 events.
[14:38:36.016] <TB0>     INFO: 41600 events read in total (3515ms).
[14:38:36.017] <TB0>     INFO: Test took 4652ms.
[14:38:36.020] <TB0>     INFO: scanning low vcal = 240
[14:38:36.444] <TB0>     INFO: Expecting 41600 events.
[14:38:40.671] <TB0>     INFO: 41600 events read in total (3512ms).
[14:38:40.672] <TB0>     INFO: Test took 4652ms.
[14:38:40.675] <TB0>     INFO: scanning low vcal = 250
[14:38:41.098] <TB0>     INFO: Expecting 41600 events.
[14:38:45.340] <TB0>     INFO: 41600 events read in total (3527ms).
[14:38:45.341] <TB0>     INFO: Test took 4666ms.
[14:38:45.345] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:38:45.765] <TB0>     INFO: Expecting 41600 events.
[14:38:50.020] <TB0>     INFO: 41600 events read in total (3540ms).
[14:38:50.023] <TB0>     INFO: Test took 4678ms.
[14:38:50.026] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:38:50.446] <TB0>     INFO: Expecting 41600 events.
[14:38:54.693] <TB0>     INFO: 41600 events read in total (3532ms).
[14:38:54.694] <TB0>     INFO: Test took 4668ms.
[14:38:54.698] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:38:55.123] <TB0>     INFO: Expecting 41600 events.
[14:38:59.338] <TB0>     INFO: 41600 events read in total (3500ms).
[14:38:59.338] <TB0>     INFO: Test took 4640ms.
[14:38:59.341] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:38:59.766] <TB0>     INFO: Expecting 41600 events.
[14:39:03.977] <TB0>     INFO: 41600 events read in total (3496ms).
[14:39:03.977] <TB0>     INFO: Test took 4635ms.
[14:39:03.981] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:39:04.406] <TB0>     INFO: Expecting 41600 events.
[14:39:08.629] <TB0>     INFO: 41600 events read in total (3508ms).
[14:39:08.629] <TB0>     INFO: Test took 4648ms.
[14:39:09.186] <TB0>     INFO: PixTestGainPedestal::measure() done 
[14:39:09.190] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:39:09.190] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:39:09.190] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:39:09.190] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:39:09.190] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:39:09.191] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:39:09.191] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:39:09.191] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:39:09.191] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:39:09.192] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:39:09.192] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:39:09.192] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:39:09.192] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:39:09.192] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:39:09.192] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:39:09.193] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:39:47.476] <TB0>     INFO: PixTestGainPedestal::fit() done
[14:39:47.476] <TB0>     INFO: non-linearity mean:  0.965 0.960 0.945 0.957 0.957 0.956 0.956 0.962 0.961 0.962 0.960 0.956 0.958 0.961 0.957 0.962
[14:39:47.476] <TB0>     INFO: non-linearity RMS:   0.005 0.005 0.006 0.005 0.005 0.006 0.006 0.006 0.006 0.005 0.005 0.006 0.005 0.006 0.006 0.005
[14:39:47.476] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:39:47.500] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:39:47.522] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:39:47.545] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:39:47.567] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:39:47.589] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:39:47.611] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:39:47.633] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:39:47.655] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:39:47.677] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:39:47.699] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:39:47.721] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:39:47.743] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:39:47.765] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:39:47.788] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:39:47.810] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NL_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:39:47.832] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[14:39:47.832] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:39:47.839] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:39:47.839] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:39:47.842] <TB0>     INFO: ######################################################################
[14:39:47.842] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:39:47.842] <TB0>     INFO: ######################################################################
[14:39:47.845] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:39:47.855] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:39:47.855] <TB0>     INFO:     run 1 of 1
[14:39:47.855] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:39:48.198] <TB0>     INFO: Expecting 3120000 events.
[14:40:37.351] <TB0>     INFO: 1230580 events read in total (48438ms).
[14:41:25.967] <TB0>     INFO: 2453880 events read in total (97055ms).
[14:41:51.443] <TB0>     INFO: 3120000 events read in total (122531ms).
[14:41:51.494] <TB0>     INFO: Test took 123640ms.
[14:41:51.579] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:51.740] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:41:53.210] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:41:54.702] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:41:56.188] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:41:57.613] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:41:59.093] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:42:00.542] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:42:01.998] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:42:03.468] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:42:04.922] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:42:06.408] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:42:07.888] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:42:09.376] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:42:10.763] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:42:12.208] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:42:13.624] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:42:15.087] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 428929024
[14:42:15.120] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:42:15.121] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.52, RMS = 2.28266
[14:42:15.121] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:42:15.121] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:42:15.121] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.2208, RMS = 2.22354
[14:42:15.121] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[14:42:15.123] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:42:15.123] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.2204, RMS = 1.60461
[14:42:15.123] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:42:15.123] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:42:15.123] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.8431, RMS = 2.39339
[14:42:15.123] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:42:15.124] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:42:15.124] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8122, RMS = 1.19779
[14:42:15.124] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:42:15.124] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:42:15.124] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2586, RMS = 1.52368
[14:42:15.124] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:42:15.125] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:42:15.125] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.735, RMS = 1.57292
[14:42:15.125] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:42:15.126] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:42:15.126] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.7334, RMS = 2.10161
[14:42:15.126] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[14:42:15.127] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:42:15.127] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.6376, RMS = 1.6471
[14:42:15.127] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:42:15.127] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:42:15.127] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.5079, RMS = 1.91724
[14:42:15.127] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[14:42:15.128] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:42:15.128] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.3442, RMS = 1.93658
[14:42:15.128] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:42:15.128] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:42:15.128] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 65.9644, RMS = 2.12151
[14:42:15.128] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[14:42:15.129] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:42:15.129] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.5273, RMS = 1.30053
[14:42:15.129] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:42:15.129] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:42:15.129] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.7615, RMS = 1.21209
[14:42:15.129] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:42:15.130] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:42:15.131] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.4046, RMS = 1.75187
[14:42:15.131] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:42:15.131] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:42:15.131] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1856, RMS = 1.46687
[14:42:15.131] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:42:15.132] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:42:15.132] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.5832, RMS = 1.42069
[14:42:15.132] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:42:15.132] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:42:15.132] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.0745, RMS = 2.10204
[14:42:15.132] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[14:42:15.133] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:42:15.133] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.0967, RMS = 1.06614
[14:42:15.133] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:42:15.133] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:42:15.133] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.3344, RMS = 2.50182
[14:42:15.133] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:42:15.135] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:42:15.135] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.1488, RMS = 1.93718
[14:42:15.135] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:42:15.135] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:42:15.135] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1793, RMS = 1.42348
[14:42:15.135] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:42:15.136] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:42:15.136] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.9737, RMS = 2.05635
[14:42:15.136] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[14:42:15.136] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:42:15.136] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.6578, RMS = 1.76563
[14:42:15.136] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[14:42:15.137] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:42:15.137] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.0111, RMS = 1.59559
[14:42:15.137] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 77
[14:42:15.137] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:42:15.137] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 60.1136, RMS = 1.8979
[14:42:15.137] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 70
[14:42:15.138] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:42:15.138] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8399, RMS = 1.82588
[14:42:15.138] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:42:15.138] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:42:15.139] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.0822, RMS = 2.81185
[14:42:15.139] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:42:15.140] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:42:15.140] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.0971, RMS = 1.58767
[14:42:15.140] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:42:15.140] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:42:15.140] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.218, RMS = 2.05977
[14:42:15.140] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[14:42:15.141] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:42:15.141] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.5889, RMS = 1.05227
[14:42:15.141] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:42:15.141] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:42:15.141] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.3889, RMS = 1.65641
[14:42:15.141] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:42:15.144] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 147 seconds
[14:42:15.144] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:42:15.144] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:42:15.239] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:42:15.239] <TB0>     INFO: enter test to run
[14:42:15.239] <TB0>     INFO:   test:  no parameter change
[14:42:15.240] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.1mA
[14:42:15.241] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 456.6mA
[14:42:15.241] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[14:42:15.241] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:42:15.782] <TB0>    QUIET: Connection to board 133 closed.
[14:42:15.787] <TB0>     INFO: pXar: this is the end, my friend
[14:42:15.787] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
