#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9476642bb0 .scope module, "Get_Jump_Addr" "Get_Jump_Addr" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "PCplus4"
    .port_info 2 /OUTPUT 32 "jumpAddr"
o0x103c6e008 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9476613bf0_0 .net "PCplus4", 31 0, o0x103c6e008;  0 drivers
v0x7f947665d8b0_0 .net *"_s1", 3 0, L_0x7f947666b930;  1 drivers
v0x7f947665d950_0 .net *"_s10", 29 0, L_0x7f947666bc70;  1 drivers
L_0x103ca0050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f947665da00_0 .net *"_s15", 1 0, L_0x103ca0050;  1 drivers
v0x7f947665dab0_0 .net *"_s3", 25 0, L_0x7f947666b9d0;  1 drivers
v0x7f947665dba0_0 .net *"_s4", 25 0, L_0x7f947666bb50;  1 drivers
v0x7f947665dc50_0 .net *"_s6", 23 0, L_0x7f947666ba70;  1 drivers
L_0x103ca0008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f947665dd00_0 .net *"_s8", 1 0, L_0x103ca0008;  1 drivers
o0x103c6e188 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f947665ddb0_0 .net "instr", 31 0, o0x103c6e188;  0 drivers
v0x7f947665dec0_0 .net "jumpAddr", 31 0, L_0x7f947666bd90;  1 drivers
L_0x7f947666b930 .part o0x103c6e008, 28, 4;
L_0x7f947666b9d0 .part o0x103c6e188, 0, 26;
L_0x7f947666ba70 .part L_0x7f947666b9d0, 0, 24;
L_0x7f947666bb50 .concat [ 2 24 0 0], L_0x103ca0008, L_0x7f947666ba70;
L_0x7f947666bc70 .concat [ 26 4 0 0], L_0x7f947666bb50, L_0x7f947666b930;
L_0x7f947666bd90 .concat [ 30 2 0 0], L_0x7f947666bc70, L_0x103ca0050;
S_0x7f9476636cf0 .scope module, "testbench" "testbench" 3 25;
 .timescale 0 0;
v0x7f94766690f0_0 .net "ALUOut_E", 31 0, v0x7f947665e2f0_0;  1 drivers
v0x7f94766691e0_0 .net "ALUOut_M", 31 0, v0x7f947665ea60_0;  1 drivers
v0x7f9476669270_0 .net "ALUOut_W", 31 0, v0x7f9476661250_0;  1 drivers
v0x7f9476669340_0 .net "EX_D", 4 0, v0x7f9476663bf0_0;  1 drivers
v0x7f9476669410_0 .net "EX_E", 4 0, v0x7f947665f790_0;  1 drivers
v0x7f94766694e0_0 .net "MEM_D", 1 0, v0x7f9476663d80_0;  1 drivers
v0x7f94766695b0_0 .net "MEM_E", 1 0, v0x7f947665f8b0_0;  1 drivers
v0x7f9476669680_0 .net "MEM_M", 1 0, v0x7f947665ebc0_0;  1 drivers
v0x7f9476669710_0 .net "Next_PC", 31 0, v0x7f9476663070_0;  1 drivers
v0x7f9476669820_0 .net "PCBranch_D", 31 0, v0x7f9476662b00_0;  1 drivers
v0x7f94766698f0_0 .net "PCPlus4_D", 31 0, v0x7f9476660c10_0;  1 drivers
v0x7f94766699c0_0 .net "PCPlus4_F", 31 0, L_0x7f947666bf30;  1 drivers
L_0x103ca0098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0x103c6eed8 .resolv tri, v0x7f9476663470_0, L_0x103ca0098;
v0x7f9476669a50_0 .net8 "PCSrc_D", 0 0, RS_0x103c6eed8;  2 drivers
v0x7f9476669ae0_0 .net "PC_D", 31 0, v0x7f9476660a70_0;  1 drivers
v0x7f9476669b70_0 .net "PC_F", 31 0, v0x7f9476661bf0_0;  1 drivers
v0x7f9476669c80_0 .net "RD1_D", 31 0, v0x7f94766672b0_0;  1 drivers
v0x7f9476669d10_0 .net "RD1_E", 31 0, v0x7f947665fa40_0;  1 drivers
v0x7f9476669ee0_0 .net "RD2_D", 31 0, v0x7f9476667370_0;  1 drivers
v0x7f9476669f70_0 .net "RD2_E", 31 0, v0x7f947665fb80_0;  1 drivers
v0x7f947666a000_0 .net "Rd_E", 4 0, v0x7f947665fd60_0;  1 drivers
v0x7f947666a090_0 .net "Result_W", 31 0, v0x7f94766668a0_0;  1 drivers
v0x7f947666a160_0 .net "Rs_E", 4 0, v0x7f947665fec0_0;  1 drivers
v0x7f947666a1f0_0 .net "Rt_E", 4 0, v0x7f9476660020_0;  1 drivers
v0x7f947666a2c0_0 .net "WB_D", 1 0, v0x7f94766641b0_0;  1 drivers
v0x7f947666a390_0 .net "WB_E", 1 0, v0x7f94766603c0_0;  1 drivers
v0x7f947666a460_0 .net "WB_M", 1 0, v0x7f947665ed60_0;  1 drivers
v0x7f947666a530_0 .net "WB_W", 1 0, v0x7f9476661540_0;  1 drivers
L_0x103ca0128 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x7f947666a5c0_0 .net/2u *"_s2", 31 0, L_0x103ca0128;  1 drivers
v0x7f947666a650_0 .net "a0", 31 0, L_0x7f947666c120;  1 drivers
v0x7f947666a720_0 .net "branch", 0 0, v0x7f9476664270_0;  1 drivers
v0x7f947666a7f0_0 .var "clk", 0 0;
v0x7f947666a980_0 .net "instr_D", 31 0, v0x7f94766608f0_0;  1 drivers
v0x7f947666aa10_0 .net "instr_F", 31 0, v0x7f9476666250_0;  1 drivers
v0x7f9476669de0_0 .net "jal_control", 0 0, v0x7f9476664390_0;  1 drivers
v0x7f947666aca0_0 .net "jr_control", 0 0, v0x7f9476664420_0;  1 drivers
v0x7f947666ad30_0 .net "jump", 0 0, v0x7f94766644b0_0;  1 drivers
v0x7f947666adc0_0 .net "number_instructions", 31 0, v0x7f94766663c0_0;  1 drivers
v0x7f947666ae50_0 .net "ra", 31 0, L_0x7f947666c190;  1 drivers
v0x7f947666aee0_0 .net "readData_M", 31 0, v0x7f9476665d90_0;  1 drivers
v0x7f947666afb0_0 .net "readData_W", 31 0, v0x7f94766613b0_0;  1 drivers
v0x7f947666b080_0 .net "signImm_D", 31 0, v0x7f9476668aa0_0;  1 drivers
v0x7f947666b110_0 .net "signImm_E", 31 0, v0x7f9476660180_0;  1 drivers
v0x7f947666b1e0_0 .net "srcB", 31 0, v0x7f94766625b0_0;  1 drivers
v0x7f947666b2b0_0 .net "stat_control", 0 0, v0x7f9476668ea0_0;  1 drivers
v0x7f947666b380_0 .net "syscall_control", 0 0, v0x7f9476664650_0;  1 drivers
v0x7f947666b450_0 .net "v0", 31 0, L_0x7f947666c0b0;  1 drivers
v0x7f947666b520_0 .net "writeData_M", 31 0, v0x7f947665eec0_0;  1 drivers
v0x7f947666b5f0_0 .net "writeReg_E", 4 0, v0x7f9476668120_0;  1 drivers
v0x7f947666b6c0_0 .net "writeReg_M", 4 0, v0x7f947665f080_0;  1 drivers
v0x7f947666b790_0 .net "writeReg_W", 4 0, v0x7f94766616a0_0;  1 drivers
v0x7f947666b860_0 .net "zero", 0 0, v0x7f947665e510_0;  1 drivers
L_0x7f947666c240 .arith/sum 32, v0x7f9476660a70_0, L_0x103ca0128;
L_0x7f947666c380 .part v0x7f94766608f0_0, 21, 5;
L_0x7f947666c4a0 .part v0x7f94766608f0_0, 16, 5;
L_0x7f947666c540 .part v0x7f94766641b0_0, 1, 1;
L_0x7f947666c5e0 .part v0x7f94766608f0_0, 21, 5;
L_0x7f947666c6b0 .part v0x7f94766608f0_0, 16, 5;
L_0x7f947666c750 .part v0x7f94766608f0_0, 11, 5;
L_0x7f947666c930 .part v0x7f947665f790_0, 4, 1;
L_0x7f947666c9d0 .part v0x7f947665f790_0, 3, 1;
L_0x7f947666cac0 .part v0x7f947665f790_0, 0, 3;
L_0x7f947666cbe0 .part v0x7f947665ebc0_0, 1, 1;
L_0x7f947666cce0 .part v0x7f947665ebc0_0, 0, 1;
L_0x7f947666cd80 .part v0x7f9476661540_0, 0, 1;
S_0x7f947665dfc0 .scope module, "ALU_block" "ALU" 3 174, 4 5 0, S_0x7f9476636cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg1"
    .port_info 1 /INPUT 32 "reg2"
    .port_info 2 /INPUT 3 "ALUop"
    .port_info 3 /OUTPUT 32 "ALUresult"
    .port_info 4 /OUTPUT 1 "zero"
v0x7f947665e230_0 .net "ALUop", 2 0, L_0x7f947666cac0;  1 drivers
v0x7f947665e2f0_0 .var "ALUresult", 31 0;
v0x7f947665e3a0_0 .net "reg1", 31 0, v0x7f947665fa40_0;  alias, 1 drivers
v0x7f947665e460_0 .net "reg2", 31 0, v0x7f94766625b0_0;  alias, 1 drivers
v0x7f947665e510_0 .var "zero", 0 0;
E_0x7f947665e1f0 .event edge, v0x7f947665e230_0, v0x7f947665e3a0_0, v0x7f947665e460_0, v0x7f947665e2f0_0;
S_0x7f947665e670 .scope module, "ExMem" "EX_MEM" 3 180, 5 4 0, S_0x7f9476636cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 2 "MEM_E"
    .port_info 2 /INPUT 2 "WB_E"
    .port_info 3 /INPUT 32 "ALUOut_E"
    .port_info 4 /INPUT 32 "WriteData_E"
    .port_info 5 /INPUT 5 "WriteReg_E"
    .port_info 6 /OUTPUT 2 "MEM_M"
    .port_info 7 /OUTPUT 2 "WB_M"
    .port_info 8 /OUTPUT 32 "ALUOut_M"
    .port_info 9 /OUTPUT 32 "WriteData_M"
    .port_info 10 /OUTPUT 5 "WriteReg_M"
v0x7f947665e990_0 .net "ALUOut_E", 31 0, v0x7f947665e2f0_0;  alias, 1 drivers
v0x7f947665ea60_0 .var "ALUOut_M", 31 0;
v0x7f947665eb00_0 .net "MEM_E", 1 0, v0x7f947665f8b0_0;  alias, 1 drivers
v0x7f947665ebc0_0 .var "MEM_M", 1 0;
v0x7f947665ec70_0 .net "WB_E", 1 0, v0x7f94766603c0_0;  alias, 1 drivers
v0x7f947665ed60_0 .var "WB_M", 1 0;
v0x7f947665ee10_0 .net "WriteData_E", 31 0, v0x7f947665fb80_0;  alias, 1 drivers
v0x7f947665eec0_0 .var "WriteData_M", 31 0;
v0x7f947665ef70_0 .net "WriteReg_E", 4 0, v0x7f9476668120_0;  alias, 1 drivers
v0x7f947665f080_0 .var "WriteReg_M", 4 0;
v0x7f947665f130_0 .net "clk", 0 0, v0x7f947666a7f0_0;  1 drivers
E_0x7f947665db50 .event posedge, v0x7f947665f130_0;
S_0x7f947665f2e0 .scope module, "IdEx" "ID_EX" 3 162, 6 4 0, S_0x7f9476636cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "EX_D"
    .port_info 2 /INPUT 2 "MEM_D"
    .port_info 3 /INPUT 2 "WB_D"
    .port_info 4 /INPUT 5 "Rs_D"
    .port_info 5 /INPUT 5 "Rt_D"
    .port_info 6 /INPUT 5 "Rd_D"
    .port_info 7 /INPUT 32 "RD1_D"
    .port_info 8 /INPUT 32 "RD2_D"
    .port_info 9 /INPUT 32 "SignImm_D"
    .port_info 10 /OUTPUT 5 "EX_E"
    .port_info 11 /OUTPUT 2 "MEM_E"
    .port_info 12 /OUTPUT 2 "WB_E"
    .port_info 13 /OUTPUT 5 "Rs_E"
    .port_info 14 /OUTPUT 5 "Rt_E"
    .port_info 15 /OUTPUT 5 "Rd_E"
    .port_info 16 /OUTPUT 32 "RD1_E"
    .port_info 17 /OUTPUT 32 "RD2_E"
    .port_info 18 /OUTPUT 32 "SignImm_E"
v0x7f947665f700_0 .net "EX_D", 4 0, v0x7f9476663bf0_0;  alias, 1 drivers
v0x7f947665f790_0 .var "EX_E", 4 0;
v0x7f947665f820_0 .net "MEM_D", 1 0, v0x7f9476663d80_0;  alias, 1 drivers
v0x7f947665f8b0_0 .var "MEM_E", 1 0;
v0x7f947665f960_0 .net "RD1_D", 31 0, v0x7f94766672b0_0;  alias, 1 drivers
v0x7f947665fa40_0 .var "RD1_E", 31 0;
v0x7f947665fae0_0 .net "RD2_D", 31 0, v0x7f9476667370_0;  alias, 1 drivers
v0x7f947665fb80_0 .var "RD2_E", 31 0;
v0x7f947665fc40_0 .net "Rd_D", 4 0, L_0x7f947666c750;  1 drivers
v0x7f947665fd60_0 .var "Rd_E", 4 0;
v0x7f947665fe10_0 .net "Rs_D", 4 0, L_0x7f947666c5e0;  1 drivers
v0x7f947665fec0_0 .var "Rs_E", 4 0;
v0x7f947665ff70_0 .net "Rt_D", 4 0, L_0x7f947666c6b0;  1 drivers
v0x7f9476660020_0 .var "Rt_E", 4 0;
v0x7f94766600d0_0 .net "SignImm_D", 31 0, v0x7f9476668aa0_0;  alias, 1 drivers
v0x7f9476660180_0 .var "SignImm_E", 31 0;
v0x7f9476660230_0 .net "WB_D", 1 0, v0x7f94766641b0_0;  alias, 1 drivers
v0x7f94766603c0_0 .var "WB_E", 1 0;
v0x7f9476660470_0 .net "clk", 0 0, v0x7f947666a7f0_0;  alias, 1 drivers
S_0x7f9476660640 .scope module, "IfId" "IF_ID" 3 126, 7 4 0, S_0x7f9476636cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "PCSrcD"
    .port_info 2 /INPUT 32 "PC_F"
    .port_info 3 /INPUT 32 "Instr_F"
    .port_info 4 /INPUT 32 "PC_Plus4_F"
    .port_info 5 /OUTPUT 32 "PC_D"
    .port_info 6 /OUTPUT 32 "Instr_D"
    .port_info 7 /OUTPUT 32 "PC_Plus4_D"
v0x7f94766608f0_0 .var "Instr_D", 31 0;
v0x7f94766609b0_0 .net "Instr_F", 31 0, v0x7f9476666250_0;  alias, 1 drivers
v0x7f947665f4a0_0 .net8 "PCSrcD", 0 0, RS_0x103c6eed8;  alias, 2 drivers
v0x7f9476660a70_0 .var "PC_D", 31 0;
v0x7f9476660b20_0 .net "PC_F", 31 0, v0x7f9476661bf0_0;  alias, 1 drivers
v0x7f9476660c10_0 .var "PC_Plus4_D", 31 0;
v0x7f9476660cc0_0 .net "PC_Plus4_F", 31 0, L_0x7f947666bf30;  alias, 1 drivers
v0x7f9476660d70_0 .net "clk", 0 0, v0x7f947666a7f0_0;  alias, 1 drivers
S_0x7f9476660ee0 .scope module, "MemWb" "MEM_WB" 3 192, 8 4 0, S_0x7f9476636cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 2 "WB_M"
    .port_info 2 /INPUT 32 "ReadData_M"
    .port_info 3 /INPUT 32 "ALUOut_M"
    .port_info 4 /INPUT 5 "WriteReg_M"
    .port_info 5 /OUTPUT 2 "WB_W"
    .port_info 6 /OUTPUT 32 "ReadData_W"
    .port_info 7 /OUTPUT 32 "ALUOut_W"
    .port_info 8 /OUTPUT 5 "WriteReg_W"
v0x7f94766611c0_0 .net "ALUOut_M", 31 0, v0x7f947665ea60_0;  alias, 1 drivers
v0x7f9476661250_0 .var "ALUOut_W", 31 0;
v0x7f94766612f0_0 .net "ReadData_M", 31 0, v0x7f9476665d90_0;  alias, 1 drivers
v0x7f94766613b0_0 .var "ReadData_W", 31 0;
v0x7f9476661460_0 .net "WB_M", 1 0, v0x7f947665ed60_0;  alias, 1 drivers
v0x7f9476661540_0 .var "WB_W", 1 0;
v0x7f94766615e0_0 .net "WriteReg_M", 4 0, v0x7f947665f080_0;  alias, 1 drivers
v0x7f94766616a0_0 .var "WriteReg_W", 4 0;
v0x7f9476661740_0 .net "clk", 0 0, v0x7f947666a7f0_0;  alias, 1 drivers
S_0x7f9476661930 .scope module, "PC_block" "PC" 3 114, 9 5 0, S_0x7f9476636cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "nextPC"
    .port_info 2 /OUTPUT 32 "currPC"
v0x7f9476661ae0_0 .net "clk", 0 0, v0x7f947666a7f0_0;  alias, 1 drivers
v0x7f9476661bf0_0 .var "currPC", 31 0;
v0x7f9476661c80_0 .net "nextPC", 31 0, v0x7f9476663070_0;  alias, 1 drivers
S_0x7f9476661d60 .scope module, "PCadd4" "Add4" 3 120, 10 5 0, S_0x7f9476636cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "PCplus4"
v0x7f9476661f50_0 .net "PCplus4", 31 0, L_0x7f947666bf30;  alias, 1 drivers
L_0x103ca00e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f9476662000_0 .net/2u *"_s0", 31 0, L_0x103ca00e0;  1 drivers
v0x7f94766620a0_0 .net "currPC", 31 0, v0x7f9476661bf0_0;  alias, 1 drivers
L_0x7f947666bf30 .arith/sum 32, v0x7f9476661bf0_0, L_0x103ca00e0;
S_0x7f94766621c0 .scope module, "aluMux" "Mux_2_1_32bit" 3 171, 11 5 0, S_0x7f9476636cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7f9476662420_0 .net "mux_in_0", 31 0, v0x7f947665fb80_0;  alias, 1 drivers
v0x7f9476662510_0 .net "mux_in_1", 31 0, v0x7f9476660180_0;  alias, 1 drivers
v0x7f94766625b0_0 .var "mux_out", 31 0;
v0x7f9476662680_0 .net "select", 0 0, L_0x7f947666c9d0;  1 drivers
E_0x7f94766623d0 .event edge, v0x7f9476662680_0, v0x7f947665ee10_0, v0x7f9476660180_0;
S_0x7f9476662760 .scope module, "branchAdder" "Adder" 3 141, 10 10 0, S_0x7f9476636cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_Plus4"
    .port_info 1 /INPUT 32 "signExtendedImmediate"
    .port_info 2 /OUTPUT 32 "out"
v0x7f9476662a30_0 .net "PC_Plus4", 31 0, v0x7f9476660c10_0;  alias, 1 drivers
v0x7f9476662b00_0 .var "out", 31 0;
v0x7f9476662b90_0 .net "signExtendedImmediate", 31 0, v0x7f9476668aa0_0;  alias, 1 drivers
E_0x7f94766629e0 .event edge, v0x7f9476660c10_0, v0x7f94766600d0_0;
S_0x7f9476662c70 .scope module, "branchMux" "Mux_2_1_32bit" 3 111, 11 5 0, S_0x7f9476636cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7f9476662ee0_0 .net "mux_in_0", 31 0, L_0x7f947666bf30;  alias, 1 drivers
v0x7f9476662fd0_0 .net "mux_in_1", 31 0, v0x7f9476662b00_0;  alias, 1 drivers
v0x7f9476663070_0 .var "mux_out", 31 0;
v0x7f9476663140_0 .net8 "select", 0 0, RS_0x103c6eed8;  alias, 2 drivers
E_0x7f9476662e80 .event edge, v0x7f947665f4a0_0, v0x7f9476660cc0_0, v0x7f9476662b00_0;
S_0x7f9476663220 .scope module, "branch_control" "And_Gate" 3 144, 12 5 0, S_0x7f9476636cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "and_out"
v0x7f9476663470_0 .var "and_out", 0 0;
v0x7f9476663550_0 .net "branch", 0 0, v0x7f9476664270_0;  alias, 1 drivers
v0x7f94766635f0_0 .net "zero", 0 0, v0x7f947665e510_0;  alias, 1 drivers
E_0x7f9476663420 .event edge, v0x7f9476663550_0, v0x7f947665e510_0;
S_0x7f94766636d0 .scope module, "control_block" "Control" 3 132, 13 7 0, S_0x7f9476636cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 5 "EX_D"
    .port_info 2 /OUTPUT 2 "MEM_D"
    .port_info 3 /OUTPUT 2 "WB_D"
    .port_info 4 /OUTPUT 1 "jump"
    .port_info 5 /OUTPUT 1 "branch"
    .port_info 6 /OUTPUT 1 "syscall_control"
    .port_info 7 /OUTPUT 1 "jr_control"
    .port_info 8 /OUTPUT 1 "jal_control"
v0x7f9476663a00_0 .var "ALUop", 2 0;
v0x7f9476663ac0_0 .var "ALUsrc", 0 0;
v0x7f9476663b60_0 .var "Branch", 0 0;
v0x7f9476663bf0_0 .var "EX_D", 4 0;
v0x7f9476663cb0_0 .var "Jump", 0 0;
v0x7f9476663d80_0 .var "MEM_D", 1 0;
v0x7f9476663e20_0 .var "MemRead", 0 0;
v0x7f9476663eb0_0 .var "MemToReg", 0 0;
v0x7f9476663f50_0 .var "MemWrite", 0 0;
v0x7f9476664070_0 .var "RegDst", 0 0;
v0x7f9476664110_0 .var "RegWrite", 0 0;
v0x7f94766641b0_0 .var "WB_D", 1 0;
v0x7f9476664270_0 .var "branch", 0 0;
v0x7f9476664300_0 .net "instr", 31 0, v0x7f94766608f0_0;  alias, 1 drivers
v0x7f9476664390_0 .var "jal_control", 0 0;
v0x7f9476664420_0 .var "jr_control", 0 0;
v0x7f94766644b0_0 .var "jump", 0 0;
v0x7f9476664650_0 .var "syscall_control", 0 0;
E_0x7f94766639b0 .event edge, v0x7f94766608f0_0;
S_0x7f94766647d0 .scope module, "dataMem" "Data_Memory" 3 186, 14 5 0, S_0x7f9476636cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "memWrite"
    .port_info 2 /INPUT 1 "memRead"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /INPUT 32 "writeData"
    .port_info 5 /OUTPUT 32 "readData"
v0x7f94766649f0_0 .net "address", 31 0, v0x7f947665ea60_0;  alias, 1 drivers
v0x7f9476664ae0_0 .net "clk", 0 0, v0x7f947666a7f0_0;  alias, 1 drivers
v0x7f9476664b80_0 .net "memRead", 0 0, L_0x7f947666cce0;  1 drivers
v0x7f9476664c10_0 .net "memWrite", 0 0, L_0x7f947666cbe0;  1 drivers
v0x7f9476664ca0 .array "memory", 536870655 536870911, 31 0;
v0x7f9476665d90_0 .var "readData", 31 0;
v0x7f9476665e30_0 .net "writeData", 31 0, v0x7f947665eec0_0;  alias, 1 drivers
E_0x7f9476664010 .event negedge, v0x7f947665f130_0;
v0x7f9476664ca0_0 .array/port v0x7f9476664ca0, 0;
v0x7f9476664ca0_1 .array/port v0x7f9476664ca0, 1;
E_0x7f94766649c0/0 .event edge, v0x7f9476664b80_0, v0x7f947665ea60_0, v0x7f9476664ca0_0, v0x7f9476664ca0_1;
v0x7f9476664ca0_2 .array/port v0x7f9476664ca0, 2;
v0x7f9476664ca0_3 .array/port v0x7f9476664ca0, 3;
v0x7f9476664ca0_4 .array/port v0x7f9476664ca0, 4;
v0x7f9476664ca0_5 .array/port v0x7f9476664ca0, 5;
E_0x7f94766649c0/1 .event edge, v0x7f9476664ca0_2, v0x7f9476664ca0_3, v0x7f9476664ca0_4, v0x7f9476664ca0_5;
v0x7f9476664ca0_6 .array/port v0x7f9476664ca0, 6;
v0x7f9476664ca0_7 .array/port v0x7f9476664ca0, 7;
v0x7f9476664ca0_8 .array/port v0x7f9476664ca0, 8;
v0x7f9476664ca0_9 .array/port v0x7f9476664ca0, 9;
E_0x7f94766649c0/2 .event edge, v0x7f9476664ca0_6, v0x7f9476664ca0_7, v0x7f9476664ca0_8, v0x7f9476664ca0_9;
v0x7f9476664ca0_10 .array/port v0x7f9476664ca0, 10;
v0x7f9476664ca0_11 .array/port v0x7f9476664ca0, 11;
v0x7f9476664ca0_12 .array/port v0x7f9476664ca0, 12;
v0x7f9476664ca0_13 .array/port v0x7f9476664ca0, 13;
E_0x7f94766649c0/3 .event edge, v0x7f9476664ca0_10, v0x7f9476664ca0_11, v0x7f9476664ca0_12, v0x7f9476664ca0_13;
v0x7f9476664ca0_14 .array/port v0x7f9476664ca0, 14;
v0x7f9476664ca0_15 .array/port v0x7f9476664ca0, 15;
v0x7f9476664ca0_16 .array/port v0x7f9476664ca0, 16;
v0x7f9476664ca0_17 .array/port v0x7f9476664ca0, 17;
E_0x7f94766649c0/4 .event edge, v0x7f9476664ca0_14, v0x7f9476664ca0_15, v0x7f9476664ca0_16, v0x7f9476664ca0_17;
v0x7f9476664ca0_18 .array/port v0x7f9476664ca0, 18;
v0x7f9476664ca0_19 .array/port v0x7f9476664ca0, 19;
v0x7f9476664ca0_20 .array/port v0x7f9476664ca0, 20;
v0x7f9476664ca0_21 .array/port v0x7f9476664ca0, 21;
E_0x7f94766649c0/5 .event edge, v0x7f9476664ca0_18, v0x7f9476664ca0_19, v0x7f9476664ca0_20, v0x7f9476664ca0_21;
v0x7f9476664ca0_22 .array/port v0x7f9476664ca0, 22;
v0x7f9476664ca0_23 .array/port v0x7f9476664ca0, 23;
v0x7f9476664ca0_24 .array/port v0x7f9476664ca0, 24;
v0x7f9476664ca0_25 .array/port v0x7f9476664ca0, 25;
E_0x7f94766649c0/6 .event edge, v0x7f9476664ca0_22, v0x7f9476664ca0_23, v0x7f9476664ca0_24, v0x7f9476664ca0_25;
v0x7f9476664ca0_26 .array/port v0x7f9476664ca0, 26;
v0x7f9476664ca0_27 .array/port v0x7f9476664ca0, 27;
v0x7f9476664ca0_28 .array/port v0x7f9476664ca0, 28;
v0x7f9476664ca0_29 .array/port v0x7f9476664ca0, 29;
E_0x7f94766649c0/7 .event edge, v0x7f9476664ca0_26, v0x7f9476664ca0_27, v0x7f9476664ca0_28, v0x7f9476664ca0_29;
v0x7f9476664ca0_30 .array/port v0x7f9476664ca0, 30;
v0x7f9476664ca0_31 .array/port v0x7f9476664ca0, 31;
v0x7f9476664ca0_32 .array/port v0x7f9476664ca0, 32;
v0x7f9476664ca0_33 .array/port v0x7f9476664ca0, 33;
E_0x7f94766649c0/8 .event edge, v0x7f9476664ca0_30, v0x7f9476664ca0_31, v0x7f9476664ca0_32, v0x7f9476664ca0_33;
v0x7f9476664ca0_34 .array/port v0x7f9476664ca0, 34;
v0x7f9476664ca0_35 .array/port v0x7f9476664ca0, 35;
v0x7f9476664ca0_36 .array/port v0x7f9476664ca0, 36;
v0x7f9476664ca0_37 .array/port v0x7f9476664ca0, 37;
E_0x7f94766649c0/9 .event edge, v0x7f9476664ca0_34, v0x7f9476664ca0_35, v0x7f9476664ca0_36, v0x7f9476664ca0_37;
v0x7f9476664ca0_38 .array/port v0x7f9476664ca0, 38;
v0x7f9476664ca0_39 .array/port v0x7f9476664ca0, 39;
v0x7f9476664ca0_40 .array/port v0x7f9476664ca0, 40;
v0x7f9476664ca0_41 .array/port v0x7f9476664ca0, 41;
E_0x7f94766649c0/10 .event edge, v0x7f9476664ca0_38, v0x7f9476664ca0_39, v0x7f9476664ca0_40, v0x7f9476664ca0_41;
v0x7f9476664ca0_42 .array/port v0x7f9476664ca0, 42;
v0x7f9476664ca0_43 .array/port v0x7f9476664ca0, 43;
v0x7f9476664ca0_44 .array/port v0x7f9476664ca0, 44;
v0x7f9476664ca0_45 .array/port v0x7f9476664ca0, 45;
E_0x7f94766649c0/11 .event edge, v0x7f9476664ca0_42, v0x7f9476664ca0_43, v0x7f9476664ca0_44, v0x7f9476664ca0_45;
v0x7f9476664ca0_46 .array/port v0x7f9476664ca0, 46;
v0x7f9476664ca0_47 .array/port v0x7f9476664ca0, 47;
v0x7f9476664ca0_48 .array/port v0x7f9476664ca0, 48;
v0x7f9476664ca0_49 .array/port v0x7f9476664ca0, 49;
E_0x7f94766649c0/12 .event edge, v0x7f9476664ca0_46, v0x7f9476664ca0_47, v0x7f9476664ca0_48, v0x7f9476664ca0_49;
v0x7f9476664ca0_50 .array/port v0x7f9476664ca0, 50;
v0x7f9476664ca0_51 .array/port v0x7f9476664ca0, 51;
v0x7f9476664ca0_52 .array/port v0x7f9476664ca0, 52;
v0x7f9476664ca0_53 .array/port v0x7f9476664ca0, 53;
E_0x7f94766649c0/13 .event edge, v0x7f9476664ca0_50, v0x7f9476664ca0_51, v0x7f9476664ca0_52, v0x7f9476664ca0_53;
v0x7f9476664ca0_54 .array/port v0x7f9476664ca0, 54;
v0x7f9476664ca0_55 .array/port v0x7f9476664ca0, 55;
v0x7f9476664ca0_56 .array/port v0x7f9476664ca0, 56;
v0x7f9476664ca0_57 .array/port v0x7f9476664ca0, 57;
E_0x7f94766649c0/14 .event edge, v0x7f9476664ca0_54, v0x7f9476664ca0_55, v0x7f9476664ca0_56, v0x7f9476664ca0_57;
v0x7f9476664ca0_58 .array/port v0x7f9476664ca0, 58;
v0x7f9476664ca0_59 .array/port v0x7f9476664ca0, 59;
v0x7f9476664ca0_60 .array/port v0x7f9476664ca0, 60;
v0x7f9476664ca0_61 .array/port v0x7f9476664ca0, 61;
E_0x7f94766649c0/15 .event edge, v0x7f9476664ca0_58, v0x7f9476664ca0_59, v0x7f9476664ca0_60, v0x7f9476664ca0_61;
v0x7f9476664ca0_62 .array/port v0x7f9476664ca0, 62;
v0x7f9476664ca0_63 .array/port v0x7f9476664ca0, 63;
v0x7f9476664ca0_64 .array/port v0x7f9476664ca0, 64;
v0x7f9476664ca0_65 .array/port v0x7f9476664ca0, 65;
E_0x7f94766649c0/16 .event edge, v0x7f9476664ca0_62, v0x7f9476664ca0_63, v0x7f9476664ca0_64, v0x7f9476664ca0_65;
v0x7f9476664ca0_66 .array/port v0x7f9476664ca0, 66;
v0x7f9476664ca0_67 .array/port v0x7f9476664ca0, 67;
v0x7f9476664ca0_68 .array/port v0x7f9476664ca0, 68;
v0x7f9476664ca0_69 .array/port v0x7f9476664ca0, 69;
E_0x7f94766649c0/17 .event edge, v0x7f9476664ca0_66, v0x7f9476664ca0_67, v0x7f9476664ca0_68, v0x7f9476664ca0_69;
v0x7f9476664ca0_70 .array/port v0x7f9476664ca0, 70;
v0x7f9476664ca0_71 .array/port v0x7f9476664ca0, 71;
v0x7f9476664ca0_72 .array/port v0x7f9476664ca0, 72;
v0x7f9476664ca0_73 .array/port v0x7f9476664ca0, 73;
E_0x7f94766649c0/18 .event edge, v0x7f9476664ca0_70, v0x7f9476664ca0_71, v0x7f9476664ca0_72, v0x7f9476664ca0_73;
v0x7f9476664ca0_74 .array/port v0x7f9476664ca0, 74;
v0x7f9476664ca0_75 .array/port v0x7f9476664ca0, 75;
v0x7f9476664ca0_76 .array/port v0x7f9476664ca0, 76;
v0x7f9476664ca0_77 .array/port v0x7f9476664ca0, 77;
E_0x7f94766649c0/19 .event edge, v0x7f9476664ca0_74, v0x7f9476664ca0_75, v0x7f9476664ca0_76, v0x7f9476664ca0_77;
v0x7f9476664ca0_78 .array/port v0x7f9476664ca0, 78;
v0x7f9476664ca0_79 .array/port v0x7f9476664ca0, 79;
v0x7f9476664ca0_80 .array/port v0x7f9476664ca0, 80;
v0x7f9476664ca0_81 .array/port v0x7f9476664ca0, 81;
E_0x7f94766649c0/20 .event edge, v0x7f9476664ca0_78, v0x7f9476664ca0_79, v0x7f9476664ca0_80, v0x7f9476664ca0_81;
v0x7f9476664ca0_82 .array/port v0x7f9476664ca0, 82;
v0x7f9476664ca0_83 .array/port v0x7f9476664ca0, 83;
v0x7f9476664ca0_84 .array/port v0x7f9476664ca0, 84;
v0x7f9476664ca0_85 .array/port v0x7f9476664ca0, 85;
E_0x7f94766649c0/21 .event edge, v0x7f9476664ca0_82, v0x7f9476664ca0_83, v0x7f9476664ca0_84, v0x7f9476664ca0_85;
v0x7f9476664ca0_86 .array/port v0x7f9476664ca0, 86;
v0x7f9476664ca0_87 .array/port v0x7f9476664ca0, 87;
v0x7f9476664ca0_88 .array/port v0x7f9476664ca0, 88;
v0x7f9476664ca0_89 .array/port v0x7f9476664ca0, 89;
E_0x7f94766649c0/22 .event edge, v0x7f9476664ca0_86, v0x7f9476664ca0_87, v0x7f9476664ca0_88, v0x7f9476664ca0_89;
v0x7f9476664ca0_90 .array/port v0x7f9476664ca0, 90;
v0x7f9476664ca0_91 .array/port v0x7f9476664ca0, 91;
v0x7f9476664ca0_92 .array/port v0x7f9476664ca0, 92;
v0x7f9476664ca0_93 .array/port v0x7f9476664ca0, 93;
E_0x7f94766649c0/23 .event edge, v0x7f9476664ca0_90, v0x7f9476664ca0_91, v0x7f9476664ca0_92, v0x7f9476664ca0_93;
v0x7f9476664ca0_94 .array/port v0x7f9476664ca0, 94;
v0x7f9476664ca0_95 .array/port v0x7f9476664ca0, 95;
v0x7f9476664ca0_96 .array/port v0x7f9476664ca0, 96;
v0x7f9476664ca0_97 .array/port v0x7f9476664ca0, 97;
E_0x7f94766649c0/24 .event edge, v0x7f9476664ca0_94, v0x7f9476664ca0_95, v0x7f9476664ca0_96, v0x7f9476664ca0_97;
v0x7f9476664ca0_98 .array/port v0x7f9476664ca0, 98;
v0x7f9476664ca0_99 .array/port v0x7f9476664ca0, 99;
v0x7f9476664ca0_100 .array/port v0x7f9476664ca0, 100;
v0x7f9476664ca0_101 .array/port v0x7f9476664ca0, 101;
E_0x7f94766649c0/25 .event edge, v0x7f9476664ca0_98, v0x7f9476664ca0_99, v0x7f9476664ca0_100, v0x7f9476664ca0_101;
v0x7f9476664ca0_102 .array/port v0x7f9476664ca0, 102;
v0x7f9476664ca0_103 .array/port v0x7f9476664ca0, 103;
v0x7f9476664ca0_104 .array/port v0x7f9476664ca0, 104;
v0x7f9476664ca0_105 .array/port v0x7f9476664ca0, 105;
E_0x7f94766649c0/26 .event edge, v0x7f9476664ca0_102, v0x7f9476664ca0_103, v0x7f9476664ca0_104, v0x7f9476664ca0_105;
v0x7f9476664ca0_106 .array/port v0x7f9476664ca0, 106;
v0x7f9476664ca0_107 .array/port v0x7f9476664ca0, 107;
v0x7f9476664ca0_108 .array/port v0x7f9476664ca0, 108;
v0x7f9476664ca0_109 .array/port v0x7f9476664ca0, 109;
E_0x7f94766649c0/27 .event edge, v0x7f9476664ca0_106, v0x7f9476664ca0_107, v0x7f9476664ca0_108, v0x7f9476664ca0_109;
v0x7f9476664ca0_110 .array/port v0x7f9476664ca0, 110;
v0x7f9476664ca0_111 .array/port v0x7f9476664ca0, 111;
v0x7f9476664ca0_112 .array/port v0x7f9476664ca0, 112;
v0x7f9476664ca0_113 .array/port v0x7f9476664ca0, 113;
E_0x7f94766649c0/28 .event edge, v0x7f9476664ca0_110, v0x7f9476664ca0_111, v0x7f9476664ca0_112, v0x7f9476664ca0_113;
v0x7f9476664ca0_114 .array/port v0x7f9476664ca0, 114;
v0x7f9476664ca0_115 .array/port v0x7f9476664ca0, 115;
v0x7f9476664ca0_116 .array/port v0x7f9476664ca0, 116;
v0x7f9476664ca0_117 .array/port v0x7f9476664ca0, 117;
E_0x7f94766649c0/29 .event edge, v0x7f9476664ca0_114, v0x7f9476664ca0_115, v0x7f9476664ca0_116, v0x7f9476664ca0_117;
v0x7f9476664ca0_118 .array/port v0x7f9476664ca0, 118;
v0x7f9476664ca0_119 .array/port v0x7f9476664ca0, 119;
v0x7f9476664ca0_120 .array/port v0x7f9476664ca0, 120;
v0x7f9476664ca0_121 .array/port v0x7f9476664ca0, 121;
E_0x7f94766649c0/30 .event edge, v0x7f9476664ca0_118, v0x7f9476664ca0_119, v0x7f9476664ca0_120, v0x7f9476664ca0_121;
v0x7f9476664ca0_122 .array/port v0x7f9476664ca0, 122;
v0x7f9476664ca0_123 .array/port v0x7f9476664ca0, 123;
v0x7f9476664ca0_124 .array/port v0x7f9476664ca0, 124;
v0x7f9476664ca0_125 .array/port v0x7f9476664ca0, 125;
E_0x7f94766649c0/31 .event edge, v0x7f9476664ca0_122, v0x7f9476664ca0_123, v0x7f9476664ca0_124, v0x7f9476664ca0_125;
v0x7f9476664ca0_126 .array/port v0x7f9476664ca0, 126;
v0x7f9476664ca0_127 .array/port v0x7f9476664ca0, 127;
v0x7f9476664ca0_128 .array/port v0x7f9476664ca0, 128;
v0x7f9476664ca0_129 .array/port v0x7f9476664ca0, 129;
E_0x7f94766649c0/32 .event edge, v0x7f9476664ca0_126, v0x7f9476664ca0_127, v0x7f9476664ca0_128, v0x7f9476664ca0_129;
v0x7f9476664ca0_130 .array/port v0x7f9476664ca0, 130;
v0x7f9476664ca0_131 .array/port v0x7f9476664ca0, 131;
v0x7f9476664ca0_132 .array/port v0x7f9476664ca0, 132;
v0x7f9476664ca0_133 .array/port v0x7f9476664ca0, 133;
E_0x7f94766649c0/33 .event edge, v0x7f9476664ca0_130, v0x7f9476664ca0_131, v0x7f9476664ca0_132, v0x7f9476664ca0_133;
v0x7f9476664ca0_134 .array/port v0x7f9476664ca0, 134;
v0x7f9476664ca0_135 .array/port v0x7f9476664ca0, 135;
v0x7f9476664ca0_136 .array/port v0x7f9476664ca0, 136;
v0x7f9476664ca0_137 .array/port v0x7f9476664ca0, 137;
E_0x7f94766649c0/34 .event edge, v0x7f9476664ca0_134, v0x7f9476664ca0_135, v0x7f9476664ca0_136, v0x7f9476664ca0_137;
v0x7f9476664ca0_138 .array/port v0x7f9476664ca0, 138;
v0x7f9476664ca0_139 .array/port v0x7f9476664ca0, 139;
v0x7f9476664ca0_140 .array/port v0x7f9476664ca0, 140;
v0x7f9476664ca0_141 .array/port v0x7f9476664ca0, 141;
E_0x7f94766649c0/35 .event edge, v0x7f9476664ca0_138, v0x7f9476664ca0_139, v0x7f9476664ca0_140, v0x7f9476664ca0_141;
v0x7f9476664ca0_142 .array/port v0x7f9476664ca0, 142;
v0x7f9476664ca0_143 .array/port v0x7f9476664ca0, 143;
v0x7f9476664ca0_144 .array/port v0x7f9476664ca0, 144;
v0x7f9476664ca0_145 .array/port v0x7f9476664ca0, 145;
E_0x7f94766649c0/36 .event edge, v0x7f9476664ca0_142, v0x7f9476664ca0_143, v0x7f9476664ca0_144, v0x7f9476664ca0_145;
v0x7f9476664ca0_146 .array/port v0x7f9476664ca0, 146;
v0x7f9476664ca0_147 .array/port v0x7f9476664ca0, 147;
v0x7f9476664ca0_148 .array/port v0x7f9476664ca0, 148;
v0x7f9476664ca0_149 .array/port v0x7f9476664ca0, 149;
E_0x7f94766649c0/37 .event edge, v0x7f9476664ca0_146, v0x7f9476664ca0_147, v0x7f9476664ca0_148, v0x7f9476664ca0_149;
v0x7f9476664ca0_150 .array/port v0x7f9476664ca0, 150;
v0x7f9476664ca0_151 .array/port v0x7f9476664ca0, 151;
v0x7f9476664ca0_152 .array/port v0x7f9476664ca0, 152;
v0x7f9476664ca0_153 .array/port v0x7f9476664ca0, 153;
E_0x7f94766649c0/38 .event edge, v0x7f9476664ca0_150, v0x7f9476664ca0_151, v0x7f9476664ca0_152, v0x7f9476664ca0_153;
v0x7f9476664ca0_154 .array/port v0x7f9476664ca0, 154;
v0x7f9476664ca0_155 .array/port v0x7f9476664ca0, 155;
v0x7f9476664ca0_156 .array/port v0x7f9476664ca0, 156;
v0x7f9476664ca0_157 .array/port v0x7f9476664ca0, 157;
E_0x7f94766649c0/39 .event edge, v0x7f9476664ca0_154, v0x7f9476664ca0_155, v0x7f9476664ca0_156, v0x7f9476664ca0_157;
v0x7f9476664ca0_158 .array/port v0x7f9476664ca0, 158;
v0x7f9476664ca0_159 .array/port v0x7f9476664ca0, 159;
v0x7f9476664ca0_160 .array/port v0x7f9476664ca0, 160;
v0x7f9476664ca0_161 .array/port v0x7f9476664ca0, 161;
E_0x7f94766649c0/40 .event edge, v0x7f9476664ca0_158, v0x7f9476664ca0_159, v0x7f9476664ca0_160, v0x7f9476664ca0_161;
v0x7f9476664ca0_162 .array/port v0x7f9476664ca0, 162;
v0x7f9476664ca0_163 .array/port v0x7f9476664ca0, 163;
v0x7f9476664ca0_164 .array/port v0x7f9476664ca0, 164;
v0x7f9476664ca0_165 .array/port v0x7f9476664ca0, 165;
E_0x7f94766649c0/41 .event edge, v0x7f9476664ca0_162, v0x7f9476664ca0_163, v0x7f9476664ca0_164, v0x7f9476664ca0_165;
v0x7f9476664ca0_166 .array/port v0x7f9476664ca0, 166;
v0x7f9476664ca0_167 .array/port v0x7f9476664ca0, 167;
v0x7f9476664ca0_168 .array/port v0x7f9476664ca0, 168;
v0x7f9476664ca0_169 .array/port v0x7f9476664ca0, 169;
E_0x7f94766649c0/42 .event edge, v0x7f9476664ca0_166, v0x7f9476664ca0_167, v0x7f9476664ca0_168, v0x7f9476664ca0_169;
v0x7f9476664ca0_170 .array/port v0x7f9476664ca0, 170;
v0x7f9476664ca0_171 .array/port v0x7f9476664ca0, 171;
v0x7f9476664ca0_172 .array/port v0x7f9476664ca0, 172;
v0x7f9476664ca0_173 .array/port v0x7f9476664ca0, 173;
E_0x7f94766649c0/43 .event edge, v0x7f9476664ca0_170, v0x7f9476664ca0_171, v0x7f9476664ca0_172, v0x7f9476664ca0_173;
v0x7f9476664ca0_174 .array/port v0x7f9476664ca0, 174;
v0x7f9476664ca0_175 .array/port v0x7f9476664ca0, 175;
v0x7f9476664ca0_176 .array/port v0x7f9476664ca0, 176;
v0x7f9476664ca0_177 .array/port v0x7f9476664ca0, 177;
E_0x7f94766649c0/44 .event edge, v0x7f9476664ca0_174, v0x7f9476664ca0_175, v0x7f9476664ca0_176, v0x7f9476664ca0_177;
v0x7f9476664ca0_178 .array/port v0x7f9476664ca0, 178;
v0x7f9476664ca0_179 .array/port v0x7f9476664ca0, 179;
v0x7f9476664ca0_180 .array/port v0x7f9476664ca0, 180;
v0x7f9476664ca0_181 .array/port v0x7f9476664ca0, 181;
E_0x7f94766649c0/45 .event edge, v0x7f9476664ca0_178, v0x7f9476664ca0_179, v0x7f9476664ca0_180, v0x7f9476664ca0_181;
v0x7f9476664ca0_182 .array/port v0x7f9476664ca0, 182;
v0x7f9476664ca0_183 .array/port v0x7f9476664ca0, 183;
v0x7f9476664ca0_184 .array/port v0x7f9476664ca0, 184;
v0x7f9476664ca0_185 .array/port v0x7f9476664ca0, 185;
E_0x7f94766649c0/46 .event edge, v0x7f9476664ca0_182, v0x7f9476664ca0_183, v0x7f9476664ca0_184, v0x7f9476664ca0_185;
v0x7f9476664ca0_186 .array/port v0x7f9476664ca0, 186;
v0x7f9476664ca0_187 .array/port v0x7f9476664ca0, 187;
v0x7f9476664ca0_188 .array/port v0x7f9476664ca0, 188;
v0x7f9476664ca0_189 .array/port v0x7f9476664ca0, 189;
E_0x7f94766649c0/47 .event edge, v0x7f9476664ca0_186, v0x7f9476664ca0_187, v0x7f9476664ca0_188, v0x7f9476664ca0_189;
v0x7f9476664ca0_190 .array/port v0x7f9476664ca0, 190;
v0x7f9476664ca0_191 .array/port v0x7f9476664ca0, 191;
v0x7f9476664ca0_192 .array/port v0x7f9476664ca0, 192;
v0x7f9476664ca0_193 .array/port v0x7f9476664ca0, 193;
E_0x7f94766649c0/48 .event edge, v0x7f9476664ca0_190, v0x7f9476664ca0_191, v0x7f9476664ca0_192, v0x7f9476664ca0_193;
v0x7f9476664ca0_194 .array/port v0x7f9476664ca0, 194;
v0x7f9476664ca0_195 .array/port v0x7f9476664ca0, 195;
v0x7f9476664ca0_196 .array/port v0x7f9476664ca0, 196;
v0x7f9476664ca0_197 .array/port v0x7f9476664ca0, 197;
E_0x7f94766649c0/49 .event edge, v0x7f9476664ca0_194, v0x7f9476664ca0_195, v0x7f9476664ca0_196, v0x7f9476664ca0_197;
v0x7f9476664ca0_198 .array/port v0x7f9476664ca0, 198;
v0x7f9476664ca0_199 .array/port v0x7f9476664ca0, 199;
v0x7f9476664ca0_200 .array/port v0x7f9476664ca0, 200;
v0x7f9476664ca0_201 .array/port v0x7f9476664ca0, 201;
E_0x7f94766649c0/50 .event edge, v0x7f9476664ca0_198, v0x7f9476664ca0_199, v0x7f9476664ca0_200, v0x7f9476664ca0_201;
v0x7f9476664ca0_202 .array/port v0x7f9476664ca0, 202;
v0x7f9476664ca0_203 .array/port v0x7f9476664ca0, 203;
v0x7f9476664ca0_204 .array/port v0x7f9476664ca0, 204;
v0x7f9476664ca0_205 .array/port v0x7f9476664ca0, 205;
E_0x7f94766649c0/51 .event edge, v0x7f9476664ca0_202, v0x7f9476664ca0_203, v0x7f9476664ca0_204, v0x7f9476664ca0_205;
v0x7f9476664ca0_206 .array/port v0x7f9476664ca0, 206;
v0x7f9476664ca0_207 .array/port v0x7f9476664ca0, 207;
v0x7f9476664ca0_208 .array/port v0x7f9476664ca0, 208;
v0x7f9476664ca0_209 .array/port v0x7f9476664ca0, 209;
E_0x7f94766649c0/52 .event edge, v0x7f9476664ca0_206, v0x7f9476664ca0_207, v0x7f9476664ca0_208, v0x7f9476664ca0_209;
v0x7f9476664ca0_210 .array/port v0x7f9476664ca0, 210;
v0x7f9476664ca0_211 .array/port v0x7f9476664ca0, 211;
v0x7f9476664ca0_212 .array/port v0x7f9476664ca0, 212;
v0x7f9476664ca0_213 .array/port v0x7f9476664ca0, 213;
E_0x7f94766649c0/53 .event edge, v0x7f9476664ca0_210, v0x7f9476664ca0_211, v0x7f9476664ca0_212, v0x7f9476664ca0_213;
v0x7f9476664ca0_214 .array/port v0x7f9476664ca0, 214;
v0x7f9476664ca0_215 .array/port v0x7f9476664ca0, 215;
v0x7f9476664ca0_216 .array/port v0x7f9476664ca0, 216;
v0x7f9476664ca0_217 .array/port v0x7f9476664ca0, 217;
E_0x7f94766649c0/54 .event edge, v0x7f9476664ca0_214, v0x7f9476664ca0_215, v0x7f9476664ca0_216, v0x7f9476664ca0_217;
v0x7f9476664ca0_218 .array/port v0x7f9476664ca0, 218;
v0x7f9476664ca0_219 .array/port v0x7f9476664ca0, 219;
v0x7f9476664ca0_220 .array/port v0x7f9476664ca0, 220;
v0x7f9476664ca0_221 .array/port v0x7f9476664ca0, 221;
E_0x7f94766649c0/55 .event edge, v0x7f9476664ca0_218, v0x7f9476664ca0_219, v0x7f9476664ca0_220, v0x7f9476664ca0_221;
v0x7f9476664ca0_222 .array/port v0x7f9476664ca0, 222;
v0x7f9476664ca0_223 .array/port v0x7f9476664ca0, 223;
v0x7f9476664ca0_224 .array/port v0x7f9476664ca0, 224;
v0x7f9476664ca0_225 .array/port v0x7f9476664ca0, 225;
E_0x7f94766649c0/56 .event edge, v0x7f9476664ca0_222, v0x7f9476664ca0_223, v0x7f9476664ca0_224, v0x7f9476664ca0_225;
v0x7f9476664ca0_226 .array/port v0x7f9476664ca0, 226;
v0x7f9476664ca0_227 .array/port v0x7f9476664ca0, 227;
v0x7f9476664ca0_228 .array/port v0x7f9476664ca0, 228;
v0x7f9476664ca0_229 .array/port v0x7f9476664ca0, 229;
E_0x7f94766649c0/57 .event edge, v0x7f9476664ca0_226, v0x7f9476664ca0_227, v0x7f9476664ca0_228, v0x7f9476664ca0_229;
v0x7f9476664ca0_230 .array/port v0x7f9476664ca0, 230;
v0x7f9476664ca0_231 .array/port v0x7f9476664ca0, 231;
v0x7f9476664ca0_232 .array/port v0x7f9476664ca0, 232;
v0x7f9476664ca0_233 .array/port v0x7f9476664ca0, 233;
E_0x7f94766649c0/58 .event edge, v0x7f9476664ca0_230, v0x7f9476664ca0_231, v0x7f9476664ca0_232, v0x7f9476664ca0_233;
v0x7f9476664ca0_234 .array/port v0x7f9476664ca0, 234;
v0x7f9476664ca0_235 .array/port v0x7f9476664ca0, 235;
v0x7f9476664ca0_236 .array/port v0x7f9476664ca0, 236;
v0x7f9476664ca0_237 .array/port v0x7f9476664ca0, 237;
E_0x7f94766649c0/59 .event edge, v0x7f9476664ca0_234, v0x7f9476664ca0_235, v0x7f9476664ca0_236, v0x7f9476664ca0_237;
v0x7f9476664ca0_238 .array/port v0x7f9476664ca0, 238;
v0x7f9476664ca0_239 .array/port v0x7f9476664ca0, 239;
v0x7f9476664ca0_240 .array/port v0x7f9476664ca0, 240;
v0x7f9476664ca0_241 .array/port v0x7f9476664ca0, 241;
E_0x7f94766649c0/60 .event edge, v0x7f9476664ca0_238, v0x7f9476664ca0_239, v0x7f9476664ca0_240, v0x7f9476664ca0_241;
v0x7f9476664ca0_242 .array/port v0x7f9476664ca0, 242;
v0x7f9476664ca0_243 .array/port v0x7f9476664ca0, 243;
v0x7f9476664ca0_244 .array/port v0x7f9476664ca0, 244;
v0x7f9476664ca0_245 .array/port v0x7f9476664ca0, 245;
E_0x7f94766649c0/61 .event edge, v0x7f9476664ca0_242, v0x7f9476664ca0_243, v0x7f9476664ca0_244, v0x7f9476664ca0_245;
v0x7f9476664ca0_246 .array/port v0x7f9476664ca0, 246;
v0x7f9476664ca0_247 .array/port v0x7f9476664ca0, 247;
v0x7f9476664ca0_248 .array/port v0x7f9476664ca0, 248;
v0x7f9476664ca0_249 .array/port v0x7f9476664ca0, 249;
E_0x7f94766649c0/62 .event edge, v0x7f9476664ca0_246, v0x7f9476664ca0_247, v0x7f9476664ca0_248, v0x7f9476664ca0_249;
v0x7f9476664ca0_250 .array/port v0x7f9476664ca0, 250;
v0x7f9476664ca0_251 .array/port v0x7f9476664ca0, 251;
v0x7f9476664ca0_252 .array/port v0x7f9476664ca0, 252;
v0x7f9476664ca0_253 .array/port v0x7f9476664ca0, 253;
E_0x7f94766649c0/63 .event edge, v0x7f9476664ca0_250, v0x7f9476664ca0_251, v0x7f9476664ca0_252, v0x7f9476664ca0_253;
v0x7f9476664ca0_254 .array/port v0x7f9476664ca0, 254;
v0x7f9476664ca0_255 .array/port v0x7f9476664ca0, 255;
v0x7f9476664ca0_256 .array/port v0x7f9476664ca0, 256;
E_0x7f94766649c0/64 .event edge, v0x7f9476664ca0_254, v0x7f9476664ca0_255, v0x7f9476664ca0_256;
E_0x7f94766649c0 .event/or E_0x7f94766649c0/0, E_0x7f94766649c0/1, E_0x7f94766649c0/2, E_0x7f94766649c0/3, E_0x7f94766649c0/4, E_0x7f94766649c0/5, E_0x7f94766649c0/6, E_0x7f94766649c0/7, E_0x7f94766649c0/8, E_0x7f94766649c0/9, E_0x7f94766649c0/10, E_0x7f94766649c0/11, E_0x7f94766649c0/12, E_0x7f94766649c0/13, E_0x7f94766649c0/14, E_0x7f94766649c0/15, E_0x7f94766649c0/16, E_0x7f94766649c0/17, E_0x7f94766649c0/18, E_0x7f94766649c0/19, E_0x7f94766649c0/20, E_0x7f94766649c0/21, E_0x7f94766649c0/22, E_0x7f94766649c0/23, E_0x7f94766649c0/24, E_0x7f94766649c0/25, E_0x7f94766649c0/26, E_0x7f94766649c0/27, E_0x7f94766649c0/28, E_0x7f94766649c0/29, E_0x7f94766649c0/30, E_0x7f94766649c0/31, E_0x7f94766649c0/32, E_0x7f94766649c0/33, E_0x7f94766649c0/34, E_0x7f94766649c0/35, E_0x7f94766649c0/36, E_0x7f94766649c0/37, E_0x7f94766649c0/38, E_0x7f94766649c0/39, E_0x7f94766649c0/40, E_0x7f94766649c0/41, E_0x7f94766649c0/42, E_0x7f94766649c0/43, E_0x7f94766649c0/44, E_0x7f94766649c0/45, E_0x7f94766649c0/46, E_0x7f94766649c0/47, E_0x7f94766649c0/48, E_0x7f94766649c0/49, E_0x7f94766649c0/50, E_0x7f94766649c0/51, E_0x7f94766649c0/52, E_0x7f94766649c0/53, E_0x7f94766649c0/54, E_0x7f94766649c0/55, E_0x7f94766649c0/56, E_0x7f94766649c0/57, E_0x7f94766649c0/58, E_0x7f94766649c0/59, E_0x7f94766649c0/60, E_0x7f94766649c0/61, E_0x7f94766649c0/62, E_0x7f94766649c0/63, E_0x7f94766649c0/64;
S_0x7f9476665f60 .scope module, "instructionMemory" "Instruction_Memory" 3 117, 15 5 0, S_0x7f9476636cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "instr"
    .port_info 2 /OUTPUT 32 "number_instructions"
v0x7f94766661a0_0 .net "currPC", 31 0, v0x7f9476661bf0_0;  alias, 1 drivers
v0x7f9476666250_0 .var "instr", 31 0;
v0x7f9476666310 .array "mem", 1048832 1048576, 31 0;
v0x7f94766663c0_0 .var "number_instructions", 31 0;
E_0x7f9476663fe0 .event edge, v0x7f9476660b20_0;
S_0x7f94766664b0 .scope module, "memToRegMux" "Mux_2_1_32bit" 3 198, 11 5 0, S_0x7f9476636cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7f9476666720_0 .net "mux_in_0", 31 0, v0x7f9476661250_0;  alias, 1 drivers
v0x7f94766667f0_0 .net "mux_in_1", 31 0, v0x7f94766613b0_0;  alias, 1 drivers
v0x7f94766668a0_0 .var "mux_out", 31 0;
v0x7f9476666950_0 .net "select", 0 0, L_0x7f947666cd80;  1 drivers
E_0x7f94766666c0 .event edge, v0x7f9476666950_0, v0x7f9476661250_0, v0x7f94766613b0_0;
S_0x7f9476666a50 .scope module, "reg_block" "Registers" 3 135, 16 5 0, S_0x7f9476636cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "jal_control"
    .port_info 2 /INPUT 32 "jal_address"
    .port_info 3 /INPUT 5 "readReg1"
    .port_info 4 /INPUT 5 "readReg2"
    .port_info 5 /INPUT 5 "writeReg"
    .port_info 6 /INPUT 32 "writeData"
    .port_info 7 /INPUT 1 "RegWrite"
    .port_info 8 /OUTPUT 32 "readData1"
    .port_info 9 /OUTPUT 32 "readData2"
    .port_info 10 /OUTPUT 32 "v0"
    .port_info 11 /OUTPUT 32 "a0"
    .port_info 12 /OUTPUT 32 "ra"
v0x7f94766675c0_2 .array/port v0x7f94766675c0, 2;
L_0x7f947666c0b0 .functor BUFZ 32, v0x7f94766675c0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f94766675c0_4 .array/port v0x7f94766675c0, 4;
L_0x7f947666c120 .functor BUFZ 32, v0x7f94766675c0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f94766675c0_31 .array/port v0x7f94766675c0, 31;
L_0x7f947666c190 .functor BUFZ 32, v0x7f94766675c0_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f9476666e00_0 .net "RegWrite", 0 0, L_0x7f947666c540;  1 drivers
v0x7f9476666eb0_0 .net "a0", 31 0, L_0x7f947666c120;  alias, 1 drivers
v0x7f9476666f50_0 .net "clk", 0 0, v0x7f947666a7f0_0;  alias, 1 drivers
v0x7f9476667000_0 .var/i "i", 31 0;
v0x7f9476667090_0 .net "jal_address", 31 0, L_0x7f947666c240;  1 drivers
v0x7f9476667180_0 .net "jal_control", 0 0, v0x7f9476664390_0;  alias, 1 drivers
v0x7f9476667210_0 .net "ra", 31 0, L_0x7f947666c190;  alias, 1 drivers
v0x7f94766672b0_0 .var "readData1", 31 0;
v0x7f9476667370_0 .var "readData2", 31 0;
v0x7f94766674a0_0 .net "readReg1", 4 0, L_0x7f947666c380;  1 drivers
v0x7f9476667530_0 .net "readReg2", 4 0, L_0x7f947666c4a0;  1 drivers
v0x7f94766675c0 .array "registers", 31 0, 31 0;
v0x7f9476667950_0 .net "v0", 31 0, L_0x7f947666c0b0;  alias, 1 drivers
v0x7f9476667a00_0 .net "writeData", 31 0, v0x7f94766668a0_0;  alias, 1 drivers
v0x7f9476667ac0_0 .net "writeReg", 4 0, v0x7f94766616a0_0;  alias, 1 drivers
E_0x7f9476666db0 .event edge, v0x7f9476667530_0, v0x7f94766674a0_0;
S_0x7f9476667ca0 .scope module, "registerMux" "Mux_2_1_5bit" 3 168, 11 18 0, S_0x7f9476636cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 5 "mux_in_0"
    .port_info 2 /INPUT 5 "mux_in_1"
    .port_info 3 /OUTPUT 5 "mux_out"
v0x7f9476667fd0_0 .net "mux_in_0", 4 0, v0x7f9476660020_0;  alias, 1 drivers
v0x7f9476668090_0 .net "mux_in_1", 4 0, v0x7f947665fd60_0;  alias, 1 drivers
v0x7f9476668120_0 .var "mux_out", 4 0;
v0x7f94766681b0_0 .net "select", 0 0, L_0x7f947666c930;  1 drivers
E_0x7f9476666c20 .event edge, v0x7f94766681b0_0, v0x7f9476660020_0, v0x7f947665fd60_0;
S_0x7f9476668270 .scope module, "runStats" "Stats" 3 204, 17 5 0, S_0x7f9476636cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "stat_control"
    .port_info 2 /INPUT 32 "number_instructions"
v0x7f94766684c0_0 .net "clk", 0 0, v0x7f947666a7f0_0;  alias, 1 drivers
v0x7f9476668560_0 .var "number_cycles", 31 0;
v0x7f9476668610_0 .net "number_instructions", 31 0, v0x7f94766663c0_0;  alias, 1 drivers
v0x7f94766686e0_0 .net "stat_control", 0 0, v0x7f9476668ea0_0;  alias, 1 drivers
E_0x7f9476668470 .event edge, v0x7f94766686e0_0;
S_0x7f94766687c0 .scope module, "signExtend_block" "Sign_Extend_16_32" 3 138, 18 5 0, S_0x7f9476636cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 32 "out_value"
v0x7f94766689b0_0 .net "instr", 31 0, v0x7f94766608f0_0;  alias, 1 drivers
v0x7f9476668aa0_0 .var "out_value", 31 0;
S_0x7f9476668b70 .scope module, "testSyscall" "Syscall" 3 156, 19 5 0, S_0x7f9476636cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syscall_control"
    .port_info 1 /INPUT 32 "v0"
    .port_info 2 /INPUT 32 "a0"
    .port_info 3 /OUTPUT 1 "stat_control"
v0x7f9476668dd0_0 .net "a0", 31 0, L_0x7f947666c120;  alias, 1 drivers
v0x7f9476668ea0_0 .var "stat_control", 0 0;
v0x7f9476668f50_0 .net "syscall_control", 0 0, v0x7f9476664650_0;  alias, 1 drivers
v0x7f9476669020_0 .net "v0", 31 0, L_0x7f947666c0b0;  alias, 1 drivers
E_0x7f9476668d80 .event edge, v0x7f9476664650_0, v0x7f9476667950_0, v0x7f9476666eb0_0;
    .scope S_0x7f9476662c70;
T_0 ;
    %wait E_0x7f9476662e80;
    %load/vec4 v0x7f9476663140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7f9476662ee0_0;
    %store/vec4 v0x7f9476663070_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f9476662fd0_0;
    %store/vec4 v0x7f9476663070_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f9476661930;
T_1 ;
    %pushi/vec4 4194336, 0, 32;
    %store/vec4 v0x7f9476661bf0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x7f9476661930;
T_2 ;
    %wait E_0x7f947665db50;
    %vpi_func 9 14 "$time" 64 {0 0 0};
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7f9476661c80_0;
    %store/vec4 v0x7f9476661bf0_0, 0, 32;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f9476665f60;
T_3 ;
    %vpi_call 15 11 "$readmemh", "../test/add_test/add_test.v", v0x7f9476666310 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f94766663c0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x7f9476665f60;
T_4 ;
    %wait E_0x7f9476663fe0;
    %load/vec4 v0x7f94766661a0_0;
    %parti/s 30, 2, 3;
    %subi 1048576, 0, 30;
    %ix/vec4 4;
    %load/vec4a v0x7f9476666310, 4;
    %store/vec4 v0x7f9476666250_0, 0, 32;
    %load/vec4 v0x7f94766663c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f94766663c0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f9476660640;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f94766608f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9476660c10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9476660a70_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x7f9476660640;
T_6 ;
    %wait E_0x7f947665db50;
    %load/vec4 v0x7f947665f4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7f9476660b20_0;
    %store/vec4 v0x7f9476660a70_0, 0, 32;
    %load/vec4 v0x7f94766609b0_0;
    %store/vec4 v0x7f94766608f0_0, 0, 32;
    %load/vec4 v0x7f9476660cc0_0;
    %store/vec4 v0x7f9476660c10_0, 0, 32;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f94766636d0;
T_7 ;
    %wait E_0x7f94766639b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9476664070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9476663cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9476663b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9476663e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9476663eb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9476663a00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9476664110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9476663ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9476663f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9476664650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9476664420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9476664390_0, 0, 1;
    %load/vec4 v0x7f9476664300_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %vpi_call 13 136 "$display", "Instruction Not Found\012" {0 0 0};
    %jmp T_7.12;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9476664110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9476663ac0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f9476663a00_0, 0, 3;
    %jmp T_7.12;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9476663cb0_0, 0, 1;
    %jmp T_7.12;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9476663cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9476664110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9476664390_0, 0, 1;
    %jmp T_7.12;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9476664110_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f9476663a00_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9476663ac0_0, 0, 1;
    %jmp T_7.12;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9476664110_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f9476663a00_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9476663ac0_0, 0, 1;
    %jmp T_7.12;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9476664110_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f9476663a00_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9476663ac0_0, 0, 1;
    %jmp T_7.12;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9476663b60_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7f9476663a00_0, 0, 3;
    %jmp T_7.12;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9476663b60_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7f9476663a00_0, 0, 3;
    %jmp T_7.12;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9476663e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9476663eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9476664110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9476663ac0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f9476663a00_0, 0, 3;
    %jmp T_7.12;
T_7.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f9476663a00_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9476663ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9476663f50_0, 0, 1;
    %jmp T_7.12;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9476664070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9476664110_0, 0, 1;
    %load/vec4 v0x7f9476664300_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %vpi_call 13 130 "$display", "R Instruction Not Listed\012" {0 0 0};
    %jmp T_7.22;
T_7.13 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f9476663a00_0, 0, 3;
    %jmp T_7.22;
T_7.14 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7f9476663a00_0, 0, 3;
    %jmp T_7.22;
T_7.15 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9476663a00_0, 0, 3;
    %jmp T_7.22;
T_7.16 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f9476663a00_0, 0, 3;
    %jmp T_7.22;
T_7.17 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7f9476663a00_0, 0, 3;
    %jmp T_7.22;
T_7.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9476663cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9476664110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9476664420_0, 0, 1;
    %jmp T_7.22;
T_7.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9476664650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9476664110_0, 0, 1;
    %jmp T_7.22;
T_7.20 ;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x7f9476663a00_0, 0, 3;
    %jmp T_7.22;
T_7.22 ;
    %pop/vec4 1;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
    %load/vec4 v0x7f9476664070_0;
    %load/vec4 v0x7f9476663ac0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9476663a00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9476663bf0_0, 0, 5;
    %load/vec4 v0x7f9476663f50_0;
    %load/vec4 v0x7f9476663e20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9476663d80_0, 0, 2;
    %load/vec4 v0x7f9476664110_0;
    %load/vec4 v0x7f9476663eb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f94766641b0_0, 0, 2;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f9476666a50;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9476667000_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7f9476667000_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f9476667000_0;
    %store/vec4a v0x7f94766675c0, 4, 0;
    %load/vec4 v0x7f9476667000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9476667000_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x7f9476666a50;
T_9 ;
    %wait E_0x7f9476666db0;
    %load/vec4 v0x7f94766674a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f94766675c0, 4;
    %store/vec4 v0x7f94766672b0_0, 0, 32;
    %load/vec4 v0x7f9476667530_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f94766675c0, 4;
    %store/vec4 v0x7f9476667370_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f9476666a50;
T_10 ;
    %wait E_0x7f9476664010;
    %load/vec4 v0x7f9476666e00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9476667ac0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7f9476667180_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x7f9476667090_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f94766675c0, 4, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7f9476667a00_0;
    %load/vec4 v0x7f9476667ac0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f94766675c0, 4, 0;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f94766687c0;
T_11 ;
    %wait E_0x7f94766639b0;
    %load/vec4 v0x7f94766689b0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7f94766689b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9476668aa0_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7f94766689b0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7f94766689b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9476668aa0_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7f9476662760;
T_12 ;
    %wait E_0x7f94766629e0;
    %load/vec4 v0x7f9476662a30_0;
    %load/vec4 v0x7f9476662b90_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x7f9476662b00_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7f9476663220;
T_13 ;
    %wait E_0x7f9476663420;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9476663470_0, 0, 1;
    %load/vec4 v0x7f9476663550_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f94766635f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9476663470_0, 0, 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7f9476668b70;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9476668ea0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x7f9476668b70;
T_15 ;
    %wait E_0x7f9476668d80;
    %load/vec4 v0x7f9476668f50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x7f9476669020_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %vpi_call 19 18 "$display", "\012\012SYCALL OUTPUT = %d\012\012", v0x7f9476668dd0_0 {0 0 0};
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x7f9476669020_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %vpi_call 19 23 "$display", "Syscall received 10, kill execution.\012\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9476668ea0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 19 25 "$finish" {0 0 0};
T_15.4 ;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7f947665f2e0;
T_16 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f947665f790_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f947665f8b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f94766603c0_0, 0, 2;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f947665fec0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f9476660020_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f947665fd60_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f947665fa40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f947665fb80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9476660180_0, 0, 32;
    %end;
    .thread T_16;
    .scope S_0x7f947665f2e0;
T_17 ;
    %wait E_0x7f947665db50;
    %vpi_call 6 26 "$display", "setting EX_E to %3b", v0x7f947665f700_0 {0 0 0};
    %load/vec4 v0x7f947665f700_0;
    %store/vec4 v0x7f947665f790_0, 0, 5;
    %load/vec4 v0x7f947665f820_0;
    %store/vec4 v0x7f947665f8b0_0, 0, 2;
    %load/vec4 v0x7f9476660230_0;
    %store/vec4 v0x7f94766603c0_0, 0, 2;
    %load/vec4 v0x7f947665fe10_0;
    %store/vec4 v0x7f947665fec0_0, 0, 5;
    %load/vec4 v0x7f947665ff70_0;
    %store/vec4 v0x7f9476660020_0, 0, 5;
    %load/vec4 v0x7f947665fc40_0;
    %store/vec4 v0x7f947665fd60_0, 0, 5;
    %load/vec4 v0x7f947665f960_0;
    %store/vec4 v0x7f947665fa40_0, 0, 32;
    %load/vec4 v0x7f947665fae0_0;
    %store/vec4 v0x7f947665fb80_0, 0, 32;
    %load/vec4 v0x7f94766600d0_0;
    %store/vec4 v0x7f9476660180_0, 0, 32;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7f9476667ca0;
T_18 ;
    %wait E_0x7f9476666c20;
    %load/vec4 v0x7f94766681b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x7f9476667fd0_0;
    %store/vec4 v0x7f9476668120_0, 0, 5;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7f9476668090_0;
    %store/vec4 v0x7f9476668120_0, 0, 5;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7f94766621c0;
T_19 ;
    %wait E_0x7f94766623d0;
    %load/vec4 v0x7f9476662680_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x7f9476662420_0;
    %store/vec4 v0x7f94766625b0_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7f9476662510_0;
    %store/vec4 v0x7f94766625b0_0, 0, 32;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7f947665dfc0;
T_20 ;
    %wait E_0x7f947665e1f0;
    %vpi_call 4 10 "$display", $time, " ALU given op = %3b, reg1 = %d, reg2 = %d", v0x7f947665e230_0, v0x7f947665e3a0_0, v0x7f947665e460_0 {0 0 0};
    %load/vec4 v0x7f947665e230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %jmp T_20.6;
T_20.0 ;
    %load/vec4 v0x7f947665e3a0_0;
    %load/vec4 v0x7f947665e460_0;
    %and;
    %store/vec4 v0x7f947665e2f0_0, 0, 32;
    %jmp T_20.6;
T_20.1 ;
    %load/vec4 v0x7f947665e3a0_0;
    %load/vec4 v0x7f947665e460_0;
    %or;
    %store/vec4 v0x7f947665e2f0_0, 0, 32;
    %jmp T_20.6;
T_20.2 ;
    %load/vec4 v0x7f947665e3a0_0;
    %load/vec4 v0x7f947665e460_0;
    %add;
    %store/vec4 v0x7f947665e2f0_0, 0, 32;
    %jmp T_20.6;
T_20.3 ;
    %load/vec4 v0x7f947665e3a0_0;
    %load/vec4 v0x7f947665e460_0;
    %sub;
    %store/vec4 v0x7f947665e2f0_0, 0, 32;
    %jmp T_20.6;
T_20.4 ;
    %load/vec4 v0x7f947665e460_0;
    %concati/vec4 0, 0, 16;
    %pad/u 32;
    %store/vec4 v0x7f947665e2f0_0, 0, 32;
    %jmp T_20.6;
T_20.5 ;
    %load/vec4 v0x7f947665e3a0_0;
    %load/vec4 v0x7f947665e460_0;
    %cmp/u;
    %jmp/0xz  T_20.7, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f947665e2f0_0, 0, 32;
    %jmp T_20.8;
T_20.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f947665e2f0_0, 0, 32;
T_20.8 ;
    %jmp T_20.6;
T_20.6 ;
    %pop/vec4 1;
    %load/vec4 v0x7f947665e2f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_20.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_20.10, 8;
T_20.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_20.10, 8;
 ; End of false expr.
    %blend;
T_20.10;
    %pad/s 1;
    %store/vec4 v0x7f947665e510_0, 0, 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7f947665e670;
T_21 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f947665ebc0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f947665ed60_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f947665ea60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f947665eec0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f947665f080_0, 0, 5;
    %end;
    .thread T_21;
    .scope S_0x7f947665e670;
T_22 ;
    %wait E_0x7f947665db50;
    %load/vec4 v0x7f947665eb00_0;
    %store/vec4 v0x7f947665ebc0_0, 0, 2;
    %load/vec4 v0x7f947665ec70_0;
    %store/vec4 v0x7f947665ed60_0, 0, 2;
    %load/vec4 v0x7f947665e990_0;
    %store/vec4 v0x7f947665ea60_0, 0, 32;
    %load/vec4 v0x7f947665ee10_0;
    %pad/u 5;
    %store/vec4 v0x7f947665f080_0, 0, 5;
    %load/vec4 v0x7f947665ef70_0;
    %store/vec4 v0x7f947665f080_0, 0, 5;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7f94766647d0;
T_23 ;
    %wait E_0x7f94766649c0;
    %load/vec4 v0x7f9476664b80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0x7f94766649f0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536870655, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7f9476664ca0, 4;
    %store/vec4 v0x7f9476665d90_0, 0, 32;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7f94766647d0;
T_24 ;
    %wait E_0x7f9476664010;
    %load/vec4 v0x7f9476664c10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0x7f9476665e30_0;
    %load/vec4 v0x7f94766649f0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536870655, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x7f9476664ca0, 4, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7f9476660ee0;
T_25 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9476661540_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f94766613b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9476661250_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f94766616a0_0, 0, 5;
    %end;
    .thread T_25;
    .scope S_0x7f9476660ee0;
T_26 ;
    %wait E_0x7f947665db50;
    %load/vec4 v0x7f9476661460_0;
    %store/vec4 v0x7f9476661540_0, 0, 2;
    %load/vec4 v0x7f94766612f0_0;
    %store/vec4 v0x7f94766613b0_0, 0, 32;
    %load/vec4 v0x7f94766611c0_0;
    %store/vec4 v0x7f9476661250_0, 0, 32;
    %load/vec4 v0x7f94766615e0_0;
    %store/vec4 v0x7f94766616a0_0, 0, 5;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7f94766664b0;
T_27 ;
    %wait E_0x7f94766666c0;
    %load/vec4 v0x7f9476666950_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0x7f9476666720_0;
    %store/vec4 v0x7f94766668a0_0, 0, 32;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x7f94766667f0_0;
    %store/vec4 v0x7f94766668a0_0, 0, 32;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7f9476668270;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9476668560_0, 0, 32;
    %end;
    .thread T_28;
    .scope S_0x7f9476668270;
T_29 ;
    %wait E_0x7f947665db50;
    %load/vec4 v0x7f9476668560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9476668560_0, 0, 32;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7f9476668270;
T_30 ;
    %wait E_0x7f9476668470;
    %load/vec4 v0x7f94766686e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_30.0, 4;
    %vpi_call 17 22 "$display", "End of Run Statistics:\012" {0 0 0};
    %load/vec4 v0x7f9476668610_0;
    %load/vec4 v0x7f9476668560_0;
    %div;
    %vpi_call 17 23 "$display", $time, " Total Time Units | Number of Cycles: %0d | Number of Instructions: %0d | IPC: %0d", v0x7f9476668560_0, v0x7f9476668610_0, S<0,vec4,u32> {1 0 0};
T_30.0 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x7f9476636cf0;
T_31 ;
    %load/vec4 v0x7f947666b2b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.0, 4;
    %delay 10, 0;
    %load/vec4 v0x7f947666a7f0_0;
    %inv;
    %store/vec4 v0x7f947666a7f0_0, 0, 1;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7f9476636cf0;
T_32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f947666a7f0_0, 0, 1;
    %vpi_call 3 218 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 3 219 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9476636cf0 {0 0 0};
    %vpi_call 3 221 "$monitor", $time, " in %m, currPC = %08x, nextPC = %08x, instruction = %08x, ALUOut_E = %08x, ALUOut_M = %08x, ALUOut_W = %08x, readData_M = %08x, readData_W = %08x\012", v0x7f9476669b70_0, v0x7f9476669710_0, v0x7f947666aa10_0, v0x7f94766690f0_0, v0x7f94766691e0_0, v0x7f9476669270_0, v0x7f947666aee0_0, v0x7f947666afb0_0 {0 0 0};
    %delay 880, 0;
    %vpi_call 3 223 "$finish" {0 0 0};
    %end;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "./Get_Jump_Addr.v";
    "CPU.v";
    "./ALU.v";
    "./EX_MEM.v";
    "./ID_EX.v";
    "./IF_ID.v";
    "./MEM_WB.v";
    "./PC.v";
    "./Adder.v";
    "./MUX.v";
    "./And_Gate.v";
    "./Control.v";
    "./Data_Memory.v";
    "./Instruction_Memory.v";
    "./Registers.v";
    "./Stats.v";
    "./Sign_Extend_16_32.v";
    "./Syscall.v";
