// Seed: 2087021209
module module_0;
  wire id_1;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    output wand  id_2,
    input  tri0  id_3,
    input  tri1  id_4
);
  wire id_6, id_7, id_8;
  module_0 modCall_1 ();
endmodule
module module_2;
  final begin : LABEL_0
    if (1) id_1 = 1'b0;
    else id_1 <= id_1;
    $display;
    id_1 = id_1;
    id_1 <= 1 ^ 1;
  end
  assign id_2 = 1;
  assign id_2 = 1;
  string id_3;
  wire id_4, id_5;
  module_0 modCall_1 ();
  assign id_3 = "";
endmodule
