# Design: Design Design_1 already active.
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: Flow Manager: Not Defined
# Generating "D:\Practicas\3\VicAlb\SSEE\prueba_1\Design_1\compile\ctrlfact.vhd" from "D:\Practicas\3\VicAlb\SSEE\prueba_1\Design_1\src\ctrlfact.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Error: FSM2HDL_3007 ctrlfact.asf : Missing condition. Two unconditional transitions detected.
# HDL code generation completed. 1 error(s), 0 warning(s)
# Double-click on error/warning line to see the source of error/warning.
# Serious errors detected during compilation. HDL file has not been generated.
# Generating "D:\Practicas\3\VicAlb\SSEE\prueba_1\Design_1\compile\ctrlfact.vhd" from "D:/Practicas/3/VicAlb/SSEE/prueba_1/Design_1/src/ctrlfact.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Error: FSM2HDL_3007 ctrlfact.asf : Missing condition. Two unconditional transitions detected.
# HDL code generation completed. 1 error(s), 0 warning(s)
# Double-click on error/warning line to see the source of error/warning.
# Serious errors detected during compilation. HDL file has not been generated.
acom -reorder -O3 -e 100 -work Design_1 -2002  $dsn/src/ctrlfact.asf
# Generating "D:\Practicas\3\VicAlb\SSEE\prueba_1\Design_1\compile\ctrlfact.vhd" from "D:\Practicas\3\VicAlb\SSEE\prueba_1\Design_1\src\ctrlfact.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Error: FSM2HDL_3007 ctrlfact.asf : Missing condition. Two unconditional transitions detected.
# HDL code generation completed. 1 error(s), 0 warning(s)
# Double-click on error/warning line to see the source of error/warning.
# Serious errors detected during compilation. HDL file has not been generated.
# Generating "D:\Practicas\3\VicAlb\SSEE\prueba_1\Design_1\compile\ctrlfact.vhd" from "D:/Practicas/3/VicAlb/SSEE/prueba_1/Design_1/src/ctrlfact.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Error: FSM2HDL_3007 ctrlfact.asf : Missing condition. Two unconditional transitions detected.
# HDL code generation completed. 1 error(s), 0 warning(s)
# Double-click on error/warning line to see the source of error/warning.
# Serious errors detected during compilation. HDL file has not been generated.
acom -reorder -O3 -e 100 -work Design_1 -2002  $dsn/src/ctrlfact.asf
# Generating "D:\Practicas\3\VicAlb\SSEE\prueba_1\Design_1\compile\ctrlfact.vhd" from "D:\Practicas\3\VicAlb\SSEE\prueba_1\Design_1\src\ctrlfact.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Error: FSM2HDL_3007 ctrlfact.asf : Missing condition. Two unconditional transitions detected.
# HDL code generation completed. 1 error(s), 0 warning(s)
# Double-click on error/warning line to see the source of error/warning.
# Serious errors detected during compilation. HDL file has not been generated.
acom -reorder -O3 -e 100 -work Design_1 -2002  $dsn/src/ctrlfact.asf
# Generating "D:\Practicas\3\VicAlb\SSEE\prueba_1\Design_1\compile\ctrlfact.vhd" from "D:\Practicas\3\VicAlb\SSEE\prueba_1\Design_1\src\ctrlfact.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Error: FSM2HDL_3007 ctrlfact.asf : Missing condition. Two unconditional transitions detected.
# HDL code generation completed. 1 error(s), 0 warning(s)
# Double-click on error/warning line to see the source of error/warning.
# Serious errors detected during compilation. HDL file has not been generated.
acom -reorder -O3 -e 100 -work Design_1 -2002  $dsn/src/ctrlfact.asf
# Generating "D:\Practicas\3\VicAlb\SSEE\prueba_1\Design_1\compile\ctrlfact.vhd" from "D:\Practicas\3\VicAlb\SSEE\prueba_1\Design_1\src\ctrlfact.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Error: FSM2HDL_3007 ctrlfact.asf : Missing condition. Two unconditional transitions detected.
# HDL code generation completed. 1 error(s), 0 warning(s)
# Double-click on error/warning line to see the source of error/warning.
# Serious errors detected during compilation. HDL file has not been generated.
acom -reorder -O3 -e 100 -work Design_1 -2002  $dsn/src/ctrlfact.asf
# Generating "D:\Practicas\3\VicAlb\SSEE\prueba_1\Design_1\compile\ctrlfact.vhd" from "D:\Practicas\3\VicAlb\SSEE\prueba_1\Design_1\src\ctrlfact.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Error: FSM2HDL_3007 ctrlfact.asf : Missing condition. Two unconditional transitions detected.
# HDL code generation completed. 1 error(s), 0 warning(s)
# Double-click on error/warning line to see the source of error/warning.
# Serious errors detected during compilation. HDL file has not been generated.
acom -reorder -O3 -e 100 -work Design_1 -2002  $dsn/src/ctrlfact.asf
# Generating "D:\Practicas\3\VicAlb\SSEE\prueba_1\Design_1\compile\ctrlfact.vhd" from "D:\Practicas\3\VicAlb\SSEE\prueba_1\Design_1\src\ctrlfact.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Generating interface file...
# HDL code generation successful. 0 error(s), 0 warning(s)
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/Practicas/3/VicAlb/SSEE/prueba_1/Design_1/compile/ctrlfact.vhd
# Compile Entity "ctrlfact"
# Compile Architecture "ctrlfact_arch" of Entity "ctrlfact"
# Top-level unit(s) detected:
# Entity => ctrlfact
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
