<stg><name>compute_all_attention_coefficients</name>


<trans_list>

<trans id="234" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="7" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="71" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="18" op_0_bw="32">
<![CDATA[
:0 %n2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n2"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
:1 %n1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="32">
<![CDATA[
:3 %nh = alloca i32 1

]]></Node>
<StgValue><ssdm name="nh"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="66" op_0_bw="32">
<![CDATA[
:4 %indvar_flatten22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten22"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes

]]></Node>
<StgValue><ssdm name="num_of_nodes_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="32">
<![CDATA[
:9 %cast = zext i32 %num_of_nodes_read

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10 %bound = mul i64 %cast, i64 %cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="66" op_1_bw="66">
<![CDATA[
:13 %store_ln130 = store i66 0, i66 %indvar_flatten22

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:14 %store_ln130 = store i3 0, i3 %nh

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15 %store_ln130 = store i64 0, i64 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16 %store_ln130 = store i32 0, i32 %n1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
:17 %store_ln130 = store i18 0, i18 %n2

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %attention_coefficients_sum_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %all_attention_coefficients_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %all_scores_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10 %bound = mul i64 %cast, i64 %cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="66" op_0_bw="66" op_1_bw="64" op_2_bw="2">
<![CDATA[
:11 %tmp = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i64.i2, i64 %bound, i2 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12 %icmp_ln132_1 = icmp_eq  i32 %num_of_nodes_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln132_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:18 %br_ln130 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:0 %n2_4 = load i18 %n2

]]></Node>
<StgValue><ssdm name="n2_4"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:1 %n1_3 = load i32 %n1

]]></Node>
<StgValue><ssdm name="n1_3"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:2 %nh_2 = load i3 %nh

]]></Node>
<StgValue><ssdm name="nh_2"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="66" op_0_bw="66" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:3 %indvar_flatten22_load = load i66 %indvar_flatten22

]]></Node>
<StgValue><ssdm name="indvar_flatten22_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="18" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:6 %empty = trunc i32 %n1_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:7 %empty_102 = trunc i32 %n1_3

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:9 %zext_ln132 = zext i18 %n2_4

]]></Node>
<StgValue><ssdm name="zext_ln132"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:10 %icmp_ln132 = icmp_eq  i32 %zext_ln132, i32 %num_of_nodes_read

]]></Node>
<StgValue><ssdm name="icmp_ln132"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %icmp_ln130 = icmp_eq  i66 %indvar_flatten22_load, i66 %tmp

]]></Node>
<StgValue><ssdm name="icmp_ln130"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:12 %add_ln130_1 = add i66 %indvar_flatten22_load, i66 1

]]></Node>
<StgValue><ssdm name="add_ln130_1"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:13 %br_ln130 = br i1 %icmp_ln130, void %._crit_edge95.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge95.loopexit:0 %indvar_flatten_load_1 = load i64 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load_1"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge95.loopexit:1 %add_ln130 = add i3 %nh_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln130"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge95.loopexit:3 %icmp_ln131 = icmp_eq  i64 %indvar_flatten_load_1, i64 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln131"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge95.loopexit:4 %select_ln130 = select i1 %icmp_ln131, i32 0, i32 %n1_3

]]></Node>
<StgValue><ssdm name="select_ln130"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge95.loopexit:7 %select_ln130_1 = select i1 %icmp_ln131, i3 %add_ln130, i3 %nh_2

]]></Node>
<StgValue><ssdm name="select_ln130_1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="3">
<![CDATA[
._crit_edge95.loopexit:8 %zext_ln135 = zext i3 %select_ln130_1

]]></Node>
<StgValue><ssdm name="zext_ln135"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge95.loopexit:9 %mul_ln135 = mul i11 %zext_ln135, i11 200

]]></Node>
<StgValue><ssdm name="mul_ln135"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="11">
<![CDATA[
._crit_edge95.loopexit:11 %trunc_ln130 = trunc i11 %mul_ln135

]]></Node>
<StgValue><ssdm name="trunc_ln130"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
._crit_edge95.loopexit:12 %select_ln130_2 = select i1 %icmp_ln131, i18 0, i18 %empty

]]></Node>
<StgValue><ssdm name="select_ln130_2"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge95.loopexit:14 %select_ln130_4 = select i1 %icmp_ln131, i1 %icmp_ln132_1, i1 %icmp_ln132

]]></Node>
<StgValue><ssdm name="select_ln130_4"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge95.loopexit:15 %add_ln131 = add i32 %select_ln130, i32 1

]]></Node>
<StgValue><ssdm name="add_ln131"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge95.loopexit:17 %or_ln131 = or i1 %select_ln130_4, i1 %icmp_ln131

]]></Node>
<StgValue><ssdm name="or_ln131"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
._crit_edge95.loopexit:18 %select_ln131 = select i1 %or_ln131, i18 0, i18 %n2_4

]]></Node>
<StgValue><ssdm name="select_ln131"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="18" op_0_bw="32">
<![CDATA[
._crit_edge95.loopexit:19 %empty_104 = trunc i32 %add_ln131

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="32">
<![CDATA[
._crit_edge95.loopexit:20 %empty_105 = trunc i32 %add_ln131

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
._crit_edge95.loopexit:22 %select_ln131_1 = select i1 %select_ln130_4, i18 %empty_104, i18 %select_ln130_2

]]></Node>
<StgValue><ssdm name="select_ln131_1"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge95.loopexit:30 %select_ln131_3 = select i1 %select_ln130_4, i32 %add_ln131, i32 %select_ln130

]]></Node>
<StgValue><ssdm name="select_ln131_3"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit21:1 %indvar_flatten_load = load i64 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit21:3 %add_ln132 = add i18 %select_ln131, i18 1

]]></Node>
<StgValue><ssdm name="add_ln132"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit21:4 %add_ln131_1 = add i64 %indvar_flatten_load, i64 1

]]></Node>
<StgValue><ssdm name="add_ln131_1"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit21:5 %select_ln131_4 = select i1 %icmp_ln131, i64 1, i64 %add_ln131_1

]]></Node>
<StgValue><ssdm name="select_ln131_4"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="66" op_1_bw="66" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit21:6 %store_ln130 = store i66 %add_ln130_1, i66 %indvar_flatten22

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit21:7 %store_ln130 = store i3 %select_ln130_1, i3 %nh

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit21:8 %store_ln131 = store i64 %select_ln131_4, i64 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit21:9 %store_ln131 = store i32 %select_ln131_3, i32 %n1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit21:10 %store_ln132 = store i18 %add_ln132, i18 %n2

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
<literal name="select_ln130_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:4 %zext_ln130 = zext i3 %nh_2

]]></Node>
<StgValue><ssdm name="zext_ln130"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
<literal name="select_ln130_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:5 %mul_ln130 = mul i10 %zext_ln130, i10 200

]]></Node>
<StgValue><ssdm name="mul_ln130"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="18" op_0_bw="11">
<![CDATA[
._crit_edge95.loopexit:10 %zext_ln130_2 = zext i11 %mul_ln135

]]></Node>
<StgValue><ssdm name="zext_ln130_2"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="select_ln130_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge95.loopexit:21 %empty_106 = add i10 %trunc_ln130, i10 %empty_105

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge95.loopexit:23 %add_ln135 = add i18 %zext_ln130_2, i18 %select_ln131_1

]]></Node>
<StgValue><ssdm name="add_ln135"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge95.loopexit:24 %mul_ln135_1 = mul i18 %add_ln135, i18 200

]]></Node>
<StgValue><ssdm name="mul_ln135_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="136" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
<literal name="select_ln130_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:5 %mul_ln130 = mul i10 %zext_ln130, i10 200

]]></Node>
<StgValue><ssdm name="mul_ln130"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge95.loopexit:24 %mul_ln135_1 = mul i18 %add_ln135, i18 200

]]></Node>
<StgValue><ssdm name="mul_ln135_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="138" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
<literal name="select_ln130_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:5 %mul_ln130 = mul i10 %zext_ln130, i10 200

]]></Node>
<StgValue><ssdm name="mul_ln130"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
<literal name="select_ln130_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:8 %empty_103 = add i10 %mul_ln130, i10 %empty_102

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge95.loopexit:24 %mul_ln135_1 = mul i18 %add_ln135, i18 200

]]></Node>
<StgValue><ssdm name="mul_ln135_1"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge95.loopexit:31 %add_ln135_1 = add i18 %mul_ln135_1, i18 %select_ln131

]]></Node>
<StgValue><ssdm name="add_ln135_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="142" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
<literal name="select_ln130_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:8 %empty_103 = add i10 %mul_ln130, i10 %empty_102

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln131" val="1"/>
<literal name="select_ln130_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="3">
<![CDATA[
._crit_edge95.loopexit:5 %zext_ln130_1 = zext i3 %add_ln130

]]></Node>
<StgValue><ssdm name="zext_ln130_1"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln131" val="1"/>
<literal name="select_ln130_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge95.loopexit:6 %mul_ln130_1 = mul i10 %zext_ln130_1, i10 200

]]></Node>
<StgValue><ssdm name="mul_ln130_1"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="select_ln130_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge95.loopexit:13 %select_ln130_3 = select i1 %icmp_ln131, i10 %mul_ln130_1, i10 %empty_103

]]></Node>
<StgValue><ssdm name="select_ln130_3"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge95.loopexit:25 %select_ln131_2 = select i1 %select_ln130_4, i10 %empty_106, i10 %select_ln130_3

]]></Node>
<StgValue><ssdm name="select_ln131_2"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge95.loopexit:31 %add_ln135_1 = add i18 %mul_ln135_1, i18 %select_ln131

]]></Node>
<StgValue><ssdm name="add_ln135_1"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="18">
<![CDATA[
._crit_edge95.loopexit:32 %zext_ln135_1 = zext i18 %add_ln135_1

]]></Node>
<StgValue><ssdm name="zext_ln135_1"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="18" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge95.loopexit:33 %all_attention_coefficients_V_addr = getelementptr i28 %all_attention_coefficients_V, i64 0, i64 %zext_ln135_1

]]></Node>
<StgValue><ssdm name="all_attention_coefficients_V_addr"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="18" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge95.loopexit:34 %all_scores_V_addr = getelementptr i28 %all_scores_V, i64 0, i64 %zext_ln135_1

]]></Node>
<StgValue><ssdm name="all_scores_V_addr"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="28" op_0_bw="18">
<![CDATA[
._crit_edge95.loopexit:37 %x_V = load i18 %all_scores_V_addr

]]></Node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="152" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="28" op_0_bw="18">
<![CDATA[
._crit_edge95.loopexit:37 %x_V = load i18 %all_scores_V_addr

]]></Node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
._crit_edge95.loopexit:38 %icmp_ln1552 = icmp_eq  i28 %x_V, i28 0

]]></Node>
<StgValue><ssdm name="icmp_ln1552"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge95.loopexit:39 %br_ln134 = br i1 %icmp_ln1552, void %_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit21

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="155" st_id="9" stage="13" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0 %op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="156" st_id="10" stage="12" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0 %op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="157" st_id="11" stage="11" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0 %op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="158" st_id="12" stage="10" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0 %op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="159" st_id="13" stage="9" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0 %op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="160" st_id="14" stage="8" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0 %op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="161" st_id="15" stage="7" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0 %op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="162" st_id="16" stage="6" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0 %op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="163" st_id="17" stage="5" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0 %op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="164" st_id="18" stage="4" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0 %op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="165" st_id="19" stage="3" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0 %op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="166" st_id="20" stage="2" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0 %op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="167" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge95.loopexit:26 %select_ln131_2_cast = zext i10 %select_ln131_2

]]></Node>
<StgValue><ssdm name="select_ln131_2_cast"/></StgValue>
</operation>

<operation id="168" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge95.loopexit:27 %attention_coefficients_sum_V_addr = getelementptr i28 %attention_coefficients_sum_V, i64 0, i64 %select_ln131_2_cast

]]></Node>
<StgValue><ssdm name="attention_coefficients_sum_V_addr"/></StgValue>
</operation>

<operation id="169" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge95.loopexit:28 %attention_coefficients_sum_V_load = load i10 %attention_coefficients_sum_V_addr

]]></Node>
<StgValue><ssdm name="attention_coefficients_sum_V_load"/></StgValue>
</operation>

<operation id="170" st_id="21" stage="1" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0 %op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="171" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge95.loopexit:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_130_1_VITIS_LOOP_131_2_VITIS_LOOP_132_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="172" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge95.loopexit:16 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_131_2_VITIS_LOOP_132_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="173" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge95.loopexit:28 %attention_coefficients_sum_V_load = load i10 %attention_coefficients_sum_V_addr

]]></Node>
<StgValue><ssdm name="attention_coefficients_sum_V_load"/></StgValue>
</operation>

<operation id="174" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge95.loopexit:29 %sext_ln131 = sext i28 %attention_coefficients_sum_V_load

]]></Node>
<StgValue><ssdm name="sext_ln131"/></StgValue>
</operation>

<operation id="175" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge95.loopexit:35 %specpipeline_ln132 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8

]]></Node>
<StgValue><ssdm name="specpipeline_ln132"/></StgValue>
</operation>

<operation id="176" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge95.loopexit:36 %specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln132"/></StgValue>
</operation>

<operation id="177" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %t = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %op_V, i18 0

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="178" st_id="22" stage="50" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="179" st_id="23" stage="49" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="180" st_id="24" stage="48" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="181" st_id="25" stage="47" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="182" st_id="26" stage="46" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="183" st_id="27" stage="45" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="184" st_id="28" stage="44" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="185" st_id="29" stage="43" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="186" st_id="30" stage="42" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="187" st_id="31" stage="41" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="188" st_id="32" stage="40" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="189" st_id="33" stage="39" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="190" st_id="34" stage="38" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="191" st_id="35" stage="37" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="192" st_id="36" stage="36" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="193" st_id="37" stage="35" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="194" st_id="38" stage="34" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="195" st_id="39" stage="33" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="196" st_id="40" stage="32" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="197" st_id="41" stage="31" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="198" st_id="42" stage="30" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="199" st_id="43" stage="29" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="200" st_id="44" stage="28" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="201" st_id="45" stage="27" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="202" st_id="46" stage="26" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="203" st_id="47" stage="25" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="204" st_id="48" stage="24" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="205" st_id="49" stage="23" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="206" st_id="50" stage="22" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="207" st_id="51" stage="21" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="208" st_id="52" stage="20" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="209" st_id="53" stage="19" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="210" st_id="54" stage="18" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="211" st_id="55" stage="17" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="212" st_id="56" stage="16" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="213" st_id="57" stage="15" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="214" st_id="58" stage="14" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="215" st_id="59" stage="13" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="216" st_id="60" stage="12" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="217" st_id="61" stage="11" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="218" st_id="62" stage="10" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="219" st_id="63" stage="9" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="220" st_id="64" stage="8" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="221" st_id="65" stage="7" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="222" st_id="66" stage="6" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="223" st_id="67" stage="5" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="224" st_id="68" stage="4" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="225" st_id="69" stage="3" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="226" st_id="70" stage="2" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="227" st_id="71" stage="1" lat="50">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="228" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="28" op_0_bw="28">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:3 %trunc_ln712 = trunc i28 %sdiv_ln1201

]]></Node>
<StgValue><ssdm name="trunc_ln712"/></StgValue>
</operation>

<operation id="229" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="icmp_ln1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:4 %br_ln135 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit21

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="230" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="28" op_0_bw="28" op_1_bw="0" op_2_bw="28" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit21:0 %storemerge = phi i28 %trunc_ln712, void %_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, i28 0, void %._crit_edge95.loopexit

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="231" st_id="71" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="28" op_1_bw="18">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit21:2 %store_ln137 = store i28 %storemerge, i18 %all_attention_coefficients_V_addr

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="232" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit21:11 %br_ln0 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="233" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0">
<![CDATA[
:0 %ret_ln141 = ret

]]></Node>
<StgValue><ssdm name="ret_ln141"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
