
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    0.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151067 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001011    0.152079 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002165    0.017601    0.159551    0.311630 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017601    0.000079    0.311709 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009609    0.056133    0.387967    0.699676 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056133    0.000780    0.700456 v fanout75/A (sg13g2_buf_8)
     5    0.032466    0.028130    0.091174    0.791629 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028370    0.002625    0.794255 v fanout74/A (sg13g2_buf_8)
     5    0.029055    0.026105    0.077239    0.871493 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026115    0.000853    0.872347 v fanout73/A (sg13g2_buf_8)
     8    0.035792    0.028231    0.078367    0.950714 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028352    0.001583    0.952297 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018344    0.208410    0.191696    1.143992 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.208412    0.000479    1.144471 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007800    0.083352    0.134348    1.278819 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.083352    0.000260    1.279080 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003905    0.078163    0.111218    1.390298 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.078164    0.000156    1.390454 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004695    0.055951    0.078948    1.469402 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.055951    0.000190    1.469591 v _273_/A (sg13g2_nor2_1)
     1    0.005047    0.065372    0.077508    1.547099 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.065372    0.000208    1.547307 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.006412    0.068817    0.078739    1.626046 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.068819    0.000640    1.626686 v output15/A (sg13g2_buf_1)
     1    0.011382    0.044854    0.099547    1.726233 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.044858    0.000482    1.726714 v sine_out[1] (out)
                                              1.726714   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.726714   data arrival time
---------------------------------------------------------------------------------------------
                                              2.023286   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    0.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151067 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001011    0.152079 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002165    0.017601    0.159551    0.311630 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017601    0.000079    0.311709 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009609    0.056133    0.387967    0.699676 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056133    0.000780    0.700456 v fanout75/A (sg13g2_buf_8)
     5    0.032466    0.028130    0.091174    0.791629 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028370    0.002625    0.794255 v fanout74/A (sg13g2_buf_8)
     5    0.029055    0.026105    0.077239    0.871493 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026115    0.000853    0.872347 v fanout73/A (sg13g2_buf_8)
     8    0.035792    0.028231    0.078367    0.950714 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028352    0.001583    0.952297 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018344    0.208410    0.191696    1.143992 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.208412    0.000479    1.144471 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007800    0.083352    0.134348    1.278819 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.083352    0.000261    1.279081 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003717    0.080619    0.102614    1.381695 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.080619    0.000265    1.381960 ^ _239_/B (sg13g2_and3_1)
     1    0.005013    0.039290    0.137001    1.518961 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.039301    0.000371    1.519332 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.004940    0.071932    0.073325    1.592657 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.071933    0.000384    1.593041 v output4/A (sg13g2_buf_1)
     1    0.011944    0.046589    0.102263    1.695304 v output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.046595    0.000529    1.695833 v sine_out[0] (out)
                                              1.695833   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.695833   data arrival time
---------------------------------------------------------------------------------------------
                                              2.054167   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    0.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151067 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001011    0.152079 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002165    0.017601    0.159551    0.311630 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017601    0.000079    0.311709 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009609    0.056133    0.387967    0.699676 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056133    0.000780    0.700456 v fanout75/A (sg13g2_buf_8)
     5    0.032466    0.028130    0.091174    0.791629 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028370    0.002625    0.794255 v fanout74/A (sg13g2_buf_8)
     5    0.029055    0.026105    0.077239    0.871493 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026115    0.000853    0.872347 v fanout73/A (sg13g2_buf_8)
     8    0.035792    0.028231    0.078367    0.950714 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028352    0.001583    0.952297 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018344    0.208410    0.191696    1.143992 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.208418    0.001050    1.145042 ^ _185_/B (sg13g2_nor2_2)
     5    0.022218    0.086859    0.116361    1.261403 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.086880    0.001216    1.262619 v _189_/A2 (sg13g2_o21ai_1)
     1    0.008011    0.117556    0.135197    1.397816 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.117557    0.000505    1.398321 ^ output29/A (sg13g2_buf_1)
     1    0.012088    0.059521    0.121222    1.519543 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.059524    0.000545    1.520088 ^ sine_out[32] (out)
                                              1.520088   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.520088   data arrival time
---------------------------------------------------------------------------------------------
                                              2.229912   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    0.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151067 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001011    0.152079 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002165    0.017601    0.159551    0.311630 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017601    0.000079    0.311709 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009609    0.056133    0.387967    0.699676 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056133    0.000780    0.700456 v fanout75/A (sg13g2_buf_8)
     5    0.032466    0.028130    0.091174    0.791629 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028370    0.002625    0.794255 v fanout74/A (sg13g2_buf_8)
     5    0.029055    0.026105    0.077239    0.871493 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026115    0.000853    0.872347 v fanout73/A (sg13g2_buf_8)
     8    0.035792    0.028231    0.078367    0.950714 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028352    0.001583    0.952297 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018344    0.208410    0.191696    1.143992 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.208418    0.001050    1.145042 ^ _185_/B (sg13g2_nor2_2)
     5    0.022218    0.086859    0.116361    1.261403 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.086880    0.001225    1.262629 v _186_/A2 (sg13g2_a21oi_1)
     1    0.007254    0.088262    0.117408    1.380037 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.088263    0.000460    1.380496 ^ output27/A (sg13g2_buf_1)
     1    0.011853    0.057799    0.110873    1.491369 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.057830    0.001239    1.492609 ^ sine_out[30] (out)
                                              1.492609   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.492609   data arrival time
---------------------------------------------------------------------------------------------
                                              2.257391   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024810    0.001439    0.084666 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150645 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000516    0.151161 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002759    0.019165    0.160753    0.311913 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019165    0.000098    0.312011 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.004045    0.039810    0.369794    0.681805 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.039810    0.000290    0.682096 v fanout70/A (sg13g2_buf_2)
     5    0.028668    0.056131    0.107081    0.789176 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.056212    0.001877    0.791054 v fanout69/A (sg13g2_buf_8)
     8    0.034437    0.028767    0.092114    0.883167 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.028910    0.002000    0.885167 v _125_/A (sg13g2_inv_2)
     3    0.020042    0.047984    0.048568    0.933735 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.048016    0.001014    0.934749 ^ fanout54/A (sg13g2_buf_8)
     8    0.033449    0.030241    0.082118    1.016867 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030517    0.002657    1.019525 ^ _161_/A (sg13g2_nand2_1)
     3    0.013348    0.088725    0.086484    1.106009 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.088762    0.000859    1.106868 v _177_/B (sg13g2_nand2_1)
     3    0.011366    0.068471    0.086131    1.192999 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.068474    0.000348    1.193347 ^ _179_/A (sg13g2_nand2_1)
     2    0.008490    0.065631    0.079843    1.273190 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.065637    0.000503    1.273693 v _281_/B (sg13g2_nor2_1)
     1    0.007147    0.081504    0.087427    1.361120 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.081510    0.000514    1.361634 ^ output35/A (sg13g2_buf_1)
     1    0.008696    0.045644    0.099114    1.460747 ^ output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.045645    0.000282    1.461029 ^ sine_out[8] (out)
                                              1.461029   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.461029   data arrival time
---------------------------------------------------------------------------------------------
                                              2.288971   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    0.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151067 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001011    0.152079 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002165    0.017601    0.159551    0.311630 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017601    0.000079    0.311709 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009609    0.056133    0.387967    0.699676 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056133    0.000780    0.700456 v fanout75/A (sg13g2_buf_8)
     5    0.032466    0.028130    0.091174    0.791629 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028370    0.002625    0.794255 v fanout74/A (sg13g2_buf_8)
     5    0.029055    0.026105    0.077239    0.871493 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026115    0.000853    0.872347 v fanout73/A (sg13g2_buf_8)
     8    0.035792    0.028231    0.078367    0.950714 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028352    0.001583    0.952297 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018344    0.208410    0.191696    1.143992 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.208412    0.000521    1.144513 ^ _147_/B (sg13g2_nand2_1)
     2    0.007236    0.072662    0.114007    1.258520 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.072662    0.000235    1.258755 v _275_/B (sg13g2_nor2_1)
     1    0.005757    0.072377    0.081071    1.339826 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.072380    0.000540    1.340366 ^ output30/A (sg13g2_buf_1)
     1    0.009342    0.047863    0.097075    1.437441 ^ output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.047864    0.000326    1.437767 ^ sine_out[3] (out)
                                              1.437767   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.437767   data arrival time
---------------------------------------------------------------------------------------------
                                              2.312233   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    0.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151067 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001011    0.152079 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002128    0.021199    0.162011    0.314090 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021199    0.000078    0.314167 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009895    0.059281    0.376924    0.691091 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.059281    0.000805    0.691896 ^ fanout75/A (sg13g2_buf_8)
     5    0.033205    0.030579    0.087294    0.779190 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030877    0.002690    0.781880 ^ fanout74/A (sg13g2_buf_8)
     5    0.029881    0.027994    0.072751    0.854631 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028005    0.000879    0.855509 ^ fanout73/A (sg13g2_buf_8)
     8    0.036510    0.030764    0.073788    0.929298 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030868    0.001107    0.930405 ^ _137_/B (sg13g2_nand3_1)
     5    0.021848    0.197557    0.183978    1.114383 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.197565    0.001059    1.115442 v _138_/B (sg13g2_nor2_1)
     2    0.008569    0.112333    0.131068    1.246510 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.112338    0.000611    1.247122 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.004579    0.055413    0.093193    1.340315 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.055414    0.000322    1.340636 v output8/A (sg13g2_buf_1)
     1    0.008339    0.035595    0.086341    1.426977 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.035597    0.000256    1.427233 v sine_out[13] (out)
                                              1.427233   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.427233   data arrival time
---------------------------------------------------------------------------------------------
                                              2.322767   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    0.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151067 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001011    0.152079 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002165    0.017601    0.159551    0.311630 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017601    0.000079    0.311709 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009609    0.056133    0.387967    0.699676 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056133    0.000780    0.700456 v fanout75/A (sg13g2_buf_8)
     5    0.032466    0.028130    0.091174    0.791629 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028370    0.002625    0.794255 v fanout74/A (sg13g2_buf_8)
     5    0.029055    0.026105    0.077239    0.871493 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026115    0.000853    0.872347 v fanout73/A (sg13g2_buf_8)
     8    0.035792    0.028231    0.078367    0.950714 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028352    0.001583    0.952297 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018344    0.208410    0.191696    1.143992 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.208418    0.001050    1.145042 ^ _185_/B (sg13g2_nor2_2)
     5    0.022218    0.086859    0.116361    1.261403 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.086879    0.001182    1.262586 v _278_/B (sg13g2_nor2_1)
     1    0.003386    0.058462    0.070665    1.333251 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.058462    0.000250    1.333501 ^ output33/A (sg13g2_buf_1)
     1    0.008848    0.045520    0.089550    1.423051 ^ output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.045527    0.000563    1.423614 ^ sine_out[6] (out)
                                              1.423614   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.423614   data arrival time
---------------------------------------------------------------------------------------------
                                              2.326386   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024810    0.001439    0.084666 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150645 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000516    0.151161 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002759    0.019165    0.160753    0.311913 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019165    0.000098    0.312011 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.004045    0.039810    0.369794    0.681805 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.039810    0.000290    0.682096 v fanout70/A (sg13g2_buf_2)
     5    0.028668    0.056131    0.107081    0.789176 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.056212    0.001877    0.791054 v fanout69/A (sg13g2_buf_8)
     8    0.034437    0.028767    0.092114    0.883167 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.028910    0.002000    0.885167 v _125_/A (sg13g2_inv_2)
     3    0.020042    0.047984    0.048568    0.933735 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.048016    0.001014    0.934749 ^ fanout54/A (sg13g2_buf_8)
     8    0.033449    0.030241    0.082118    1.016867 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030517    0.002657    1.019525 ^ _161_/A (sg13g2_nand2_1)
     3    0.013348    0.088725    0.086484    1.106009 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.088762    0.000859    1.106868 v _177_/B (sg13g2_nand2_1)
     3    0.011366    0.068471    0.086131    1.192999 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.068474    0.000348    1.193347 ^ _179_/A (sg13g2_nand2_1)
     2    0.008490    0.065631    0.079843    1.273190 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.065638    0.000531    1.273721 v _180_/B (sg13g2_nand2_1)
     1    0.003079    0.035013    0.048862    1.322583 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.035013    0.000225    1.322809 ^ output24/A (sg13g2_buf_1)
     1    0.010897    0.052846    0.085183    1.407991 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.052907    0.001127    1.409118 ^ sine_out[28] (out)
                                              1.409118   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.409118   data arrival time
---------------------------------------------------------------------------------------------
                                              2.340882   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    0.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151067 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001011    0.152079 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002165    0.017601    0.159551    0.311630 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017601    0.000079    0.311709 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009609    0.056133    0.387967    0.699676 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056133    0.000780    0.700456 v fanout75/A (sg13g2_buf_8)
     5    0.032466    0.028130    0.091174    0.791629 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028370    0.002625    0.794255 v fanout74/A (sg13g2_buf_8)
     5    0.029055    0.026105    0.077239    0.871493 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026115    0.000853    0.872347 v fanout73/A (sg13g2_buf_8)
     8    0.035792    0.028231    0.078367    0.950714 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028352    0.001583    0.952297 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018344    0.208410    0.191696    1.143992 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.208412    0.000521    1.144513 ^ _147_/B (sg13g2_nand2_1)
     2    0.007236    0.072662    0.114007    1.258520 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.072662    0.000246    1.258766 v _149_/B (sg13g2_nand2_1)
     1    0.004761    0.042184    0.056988    1.315754 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.042184    0.000329    1.316083 ^ output10/A (sg13g2_buf_1)
     1    0.008071    0.042133    0.080410    1.396493 ^ output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.042134    0.000240    1.396733 ^ sine_out[15] (out)
                                              1.396733   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.396733   data arrival time
---------------------------------------------------------------------------------------------
                                              2.353267   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024810    0.001439    0.084666 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150645 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000516    0.151161 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002759    0.019165    0.160753    0.311913 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019165    0.000098    0.312011 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.004045    0.039810    0.369794    0.681805 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.039810    0.000290    0.682096 v fanout70/A (sg13g2_buf_2)
     5    0.028668    0.056131    0.107081    0.789176 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.056203    0.001785    0.790961 v _142_/B (sg13g2_or2_1)
     7    0.028693    0.100440    0.177817    0.968778 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.100461    0.001437    0.970215 v _143_/B (sg13g2_nor2_1)
     2    0.007243    0.087592    0.099492    1.069708 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.087592    0.000221    1.069929 ^ _144_/B (sg13g2_nand2_1)
     2    0.008484    0.071611    0.091252    1.161181 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.071645    0.000608    1.161789 v _212_/B (sg13g2_nor2_1)
     2    0.011391    0.114830    0.115793    1.277583 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.114843    0.000997    1.278580 ^ output26/A (sg13g2_buf_1)
     1    0.009876    0.051059    0.114018    1.392598 ^ output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.051061    0.000365    1.392963 ^ sine_out[2] (out)
                                              1.392963   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.392963   data arrival time
---------------------------------------------------------------------------------------------
                                              2.357037   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    0.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151067 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001011    0.152079 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002128    0.021199    0.162011    0.314090 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021199    0.000078    0.314167 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009895    0.059281    0.376924    0.691091 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.059281    0.000805    0.691896 ^ fanout75/A (sg13g2_buf_8)
     5    0.033205    0.030579    0.087294    0.779190 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030877    0.002690    0.781880 ^ fanout74/A (sg13g2_buf_8)
     5    0.029881    0.027994    0.072751    0.854631 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028005    0.000879    0.855509 ^ fanout73/A (sg13g2_buf_8)
     8    0.036510    0.030764    0.073788    0.929298 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030868    0.001107    0.930405 ^ _137_/B (sg13g2_nand3_1)
     5    0.021848    0.197557    0.183978    1.114383 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.197561    0.000813    1.115196 v _156_/B (sg13g2_nand2b_1)
     2    0.008558    0.078704    0.105196    1.220392 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.078704    0.000300    1.220692 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.005693    0.052355    0.078796    1.299488 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.052355    0.000336    1.299824 v output23/A (sg13g2_buf_1)
     1    0.011252    0.044081    0.091809    1.391632 v output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.044118    0.001166    1.392798 v sine_out[27] (out)
                                              1.392798   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.392798   data arrival time
---------------------------------------------------------------------------------------------
                                              2.357202   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    0.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151067 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001011    0.152079 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002128    0.021199    0.162011    0.314090 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021199    0.000078    0.314167 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009895    0.059281    0.376924    0.691091 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.059281    0.000805    0.691896 ^ fanout75/A (sg13g2_buf_8)
     5    0.033205    0.030579    0.087294    0.779190 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030877    0.002690    0.781880 ^ fanout74/A (sg13g2_buf_8)
     5    0.029881    0.027994    0.072751    0.854631 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028005    0.000879    0.855509 ^ fanout73/A (sg13g2_buf_8)
     8    0.036510    0.030764    0.073788    0.929298 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030868    0.001107    0.930405 ^ _137_/B (sg13g2_nand3_1)
     5    0.021848    0.197557    0.183978    1.114383 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.197565    0.001059    1.115442 v _138_/B (sg13g2_nor2_1)
     2    0.008569    0.112333    0.131068    1.246510 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.112338    0.000590    1.247101 ^ _279_/B (sg13g2_nor2_1)
     1    0.004591    0.038162    0.058426    1.305526 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.038162    0.000337    1.305863 v output34/A (sg13g2_buf_1)
     1    0.010202    0.040615    0.083388    1.389251 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.040628    0.000698    1.389950 v sine_out[7] (out)
                                              1.389950   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.389950   data arrival time
---------------------------------------------------------------------------------------------
                                              2.360050   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    0.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151067 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001011    0.152079 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002128    0.021199    0.162011    0.314090 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021199    0.000078    0.314167 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009895    0.059281    0.376924    0.691091 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.059281    0.000805    0.691896 ^ fanout75/A (sg13g2_buf_8)
     5    0.033205    0.030579    0.087294    0.779190 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030877    0.002690    0.781880 ^ fanout74/A (sg13g2_buf_8)
     5    0.029881    0.027994    0.072751    0.854631 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028005    0.000879    0.855509 ^ fanout73/A (sg13g2_buf_8)
     8    0.036510    0.030764    0.073788    0.929298 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030868    0.001107    0.930405 ^ _137_/B (sg13g2_nand3_1)
     5    0.021848    0.197557    0.183978    1.114383 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.197561    0.000813    1.115196 v _156_/B (sg13g2_nand2b_1)
     2    0.008558    0.078704    0.105196    1.220392 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.078704    0.000285    1.220677 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.004330    0.050360    0.080870    1.301547 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.050360    0.000296    1.301843 v output13/A (sg13g2_buf_1)
     1    0.008171    0.034984    0.083774    1.385617 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.034985    0.000246    1.385863 v sine_out[18] (out)
                                              1.385863   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.385863   data arrival time
---------------------------------------------------------------------------------------------
                                              2.364137   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    0.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151067 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001011    0.152079 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002165    0.017601    0.159551    0.311630 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017601    0.000079    0.311709 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009609    0.056133    0.387967    0.699676 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056133    0.000780    0.700456 v fanout75/A (sg13g2_buf_8)
     5    0.032466    0.028130    0.091174    0.791629 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028370    0.002625    0.794255 v fanout74/A (sg13g2_buf_8)
     5    0.029055    0.026105    0.077239    0.871493 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026115    0.000853    0.872347 v fanout73/A (sg13g2_buf_8)
     8    0.035792    0.028231    0.078367    0.950714 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028361    0.001648    0.952362 v _140_/A (sg13g2_nor2_2)
     5    0.022034    0.106100    0.105321    1.057683 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.106119    0.001173    1.058856 ^ _152_/B (sg13g2_nor2_2)
     4    0.017378    0.052844    0.075881    1.134737 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.052870    0.001058    1.135795 v _155_/B1 (sg13g2_a221oi_1)
     1    0.004198    0.120661    0.135942    1.271738 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.120661    0.000298    1.272036 ^ output12/A (sg13g2_buf_1)
     1    0.008528    0.046143    0.111663    1.383699 ^ output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.046144    0.000268    1.383967 ^ sine_out[17] (out)
                                              1.383967   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.383967   data arrival time
---------------------------------------------------------------------------------------------
                                              2.366033   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    0.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151067 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001011    0.152079 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002165    0.017601    0.159551    0.311630 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017601    0.000079    0.311709 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009609    0.056133    0.387967    0.699676 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056133    0.000780    0.700456 v fanout75/A (sg13g2_buf_8)
     5    0.032466    0.028130    0.091174    0.791629 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028370    0.002625    0.794255 v fanout74/A (sg13g2_buf_8)
     5    0.029055    0.026105    0.077239    0.871493 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026115    0.000853    0.872347 v fanout73/A (sg13g2_buf_8)
     8    0.035792    0.028231    0.078367    0.950714 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028352    0.001583    0.952297 v _146_/A1 (sg13g2_o21ai_1)
     4    0.018344    0.208410    0.191696    1.143992 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.208417    0.000963    1.144955 ^ _171_/A (sg13g2_nand2_1)
     1    0.004327    0.066992    0.090988    1.235942 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.066992    0.000175    1.236117 v _172_/B (sg13g2_nand2_1)
     1    0.005872    0.044882    0.058563    1.294680 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.044883    0.000411    1.295092 ^ output21/A (sg13g2_buf_1)
     1    0.009787    0.048781    0.086447    1.381538 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.048789    0.000631    1.382169 ^ sine_out[25] (out)
                                              1.382169   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.382169   data arrival time
---------------------------------------------------------------------------------------------
                                              2.367831   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    0.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151067 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001011    0.152079 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002165    0.017601    0.159551    0.311630 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017601    0.000079    0.311709 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009609    0.056133    0.387967    0.699676 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056133    0.000780    0.700456 v fanout75/A (sg13g2_buf_8)
     5    0.032466    0.028130    0.091174    0.791629 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028370    0.002625    0.794255 v fanout74/A (sg13g2_buf_8)
     5    0.029055    0.026105    0.077239    0.871493 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026112    0.000697    0.872191 v _141_/A (sg13g2_or2_1)
     3    0.012599    0.055061    0.128588    1.000779 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.055070    0.000705    1.001484 v _173_/A2 (sg13g2_o21ai_1)
     2    0.010346    0.135347    0.139106    1.140589 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.135351    0.000585    1.141174 ^ _174_/B (sg13g2_nand2_1)
     1    0.003713    0.045864    0.080591    1.221766 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.045864    0.000146    1.221912 v _175_/B (sg13g2_nand2_1)
     1    0.005077    0.038075    0.048090    1.270002 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.038076    0.000374    1.270376 ^ output22/A (sg13g2_buf_1)
     1    0.010296    0.050580    0.084871    1.355247 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.050594    0.000798    1.356045 ^ sine_out[26] (out)
                                              1.356045   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.356045   data arrival time
---------------------------------------------------------------------------------------------
                                              2.393955   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    0.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151067 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001011    0.152079 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002128    0.021199    0.162011    0.314090 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021199    0.000078    0.314167 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009895    0.059281    0.376924    0.691091 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.059281    0.000805    0.691896 ^ fanout75/A (sg13g2_buf_8)
     5    0.033205    0.030579    0.087294    0.779190 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030877    0.002690    0.781880 ^ fanout74/A (sg13g2_buf_8)
     5    0.029881    0.027994    0.072751    0.854631 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028005    0.000879    0.855509 ^ fanout73/A (sg13g2_buf_8)
     8    0.036510    0.030764    0.073788    0.929298 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030868    0.001107    0.930405 ^ _137_/B (sg13g2_nand3_1)
     5    0.021848    0.197557    0.183978    1.114383 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.197559    0.000611    1.114994 v _166_/A (sg13g2_nor2_1)
     1    0.004756    0.075343    0.107165    1.222159 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.075343    0.000349    1.222508 ^ _167_/B (sg13g2_nor2_1)
     1    0.004254    0.030764    0.047464    1.269973 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.030765    0.000289    1.270261 v output19/A (sg13g2_buf_1)
     1    0.008879    0.036537    0.076992    1.347253 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.036547    0.000600    1.347854 v sine_out[23] (out)
                                              1.347854   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.347854   data arrival time
---------------------------------------------------------------------------------------------
                                              2.402147   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    0.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151067 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001011    0.152079 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002128    0.021199    0.162011    0.314090 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021199    0.000078    0.314167 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009895    0.059281    0.376924    0.691091 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.059281    0.000805    0.691896 ^ fanout75/A (sg13g2_buf_8)
     5    0.033205    0.030579    0.087294    0.779190 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030877    0.002690    0.781880 ^ fanout74/A (sg13g2_buf_8)
     5    0.029881    0.027994    0.072751    0.854631 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028019    0.001402    0.856033 ^ _132_/A (sg13g2_nand2_2)
     4    0.018913    0.066825    0.069828    0.925860 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.066862    0.001282    0.927142 v _163_/A2 (sg13g2_o21ai_1)
     4    0.018275    0.209677    0.200770    1.127912 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.209684    0.001028    1.128939 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.004526    0.077223    0.113720    1.242660 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.077223    0.000177    1.242837 v output25/A (sg13g2_buf_1)
     1    0.011004    0.043869    0.101988    1.344825 v output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.043889    0.000862    1.345686 v sine_out[29] (out)
                                              1.345686   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.345686   data arrival time
---------------------------------------------------------------------------------------------
                                              2.404314   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    0.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151067 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001011    0.152079 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002128    0.021199    0.162011    0.314090 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021199    0.000078    0.314167 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009895    0.059281    0.376924    0.691091 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.059281    0.000805    0.691896 ^ fanout75/A (sg13g2_buf_8)
     5    0.033205    0.030579    0.087294    0.779190 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030877    0.002690    0.781880 ^ fanout74/A (sg13g2_buf_8)
     5    0.029881    0.027994    0.072751    0.854631 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028019    0.001402    0.856033 ^ _132_/A (sg13g2_nand2_2)
     4    0.018913    0.066825    0.069828    0.925860 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.066862    0.001282    0.927142 v _163_/A2 (sg13g2_o21ai_1)
     4    0.018275    0.209677    0.200770    1.127912 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.209684    0.001010    1.128922 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.003977    0.065212    0.113748    1.242670 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.065215    0.000274    1.242944 v output17/A (sg13g2_buf_1)
     1    0.008946    0.037566    0.091871    1.334815 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.037577    0.000604    1.335419 v sine_out[21] (out)
                                              1.335419   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.335419   data arrival time
---------------------------------------------------------------------------------------------
                                              2.414581   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    0.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151067 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001011    0.152079 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002128    0.021199    0.162011    0.314090 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021199    0.000078    0.314167 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009895    0.059281    0.376924    0.691091 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.059281    0.000805    0.691896 ^ fanout75/A (sg13g2_buf_8)
     5    0.033205    0.030579    0.087294    0.779190 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030877    0.002690    0.781880 ^ fanout74/A (sg13g2_buf_8)
     5    0.029881    0.027994    0.072751    0.854631 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028019    0.001402    0.856033 ^ _132_/A (sg13g2_nand2_2)
     4    0.018913    0.066825    0.069828    0.925860 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.066862    0.001282    0.927142 v _163_/A2 (sg13g2_o21ai_1)
     4    0.018275    0.209677    0.200770    1.127912 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.209686    0.001140    1.129052 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.002827    0.059732    0.107489    1.236541 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.059732    0.000107    1.236649 v output5/A (sg13g2_buf_1)
     1    0.008192    0.035281    0.087822    1.324471 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.035282    0.000248    1.324719 v sine_out[10] (out)
                                              1.324719   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.324719   data arrival time
---------------------------------------------------------------------------------------------
                                              2.425281   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    0.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151067 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001011    0.152079 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002165    0.017601    0.159551    0.311630 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017601    0.000079    0.311709 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009609    0.056133    0.387967    0.699676 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056133    0.000780    0.700456 v fanout75/A (sg13g2_buf_8)
     5    0.032466    0.028130    0.091174    0.791629 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028370    0.002625    0.794255 v fanout74/A (sg13g2_buf_8)
     5    0.029055    0.026105    0.077239    0.871493 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026115    0.000853    0.872347 v fanout73/A (sg13g2_buf_8)
     8    0.035792    0.028231    0.078367    0.950714 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028246    0.001015    0.951728 v _158_/B (sg13g2_nor2_1)
     3    0.014101    0.130841    0.116241    1.067970 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.130846    0.000686    1.068655 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003647    0.057068    0.093747    1.162402 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.057069    0.000144    1.162547 v _160_/B (sg13g2_nor2_1)
     1    0.004008    0.057072    0.065288    1.227835 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.057073    0.000156    1.227991 ^ output14/A (sg13g2_buf_1)
     1    0.008138    0.042820    0.086997    1.314988 ^ output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.042821    0.000244    1.315231 ^ sine_out[19] (out)
                                              1.315231   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.315231   data arrival time
---------------------------------------------------------------------------------------------
                                              2.434769   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    0.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151067 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001011    0.152079 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002165    0.017601    0.159551    0.311630 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017601    0.000079    0.311709 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009609    0.056133    0.387967    0.699676 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056133    0.000780    0.700456 v fanout75/A (sg13g2_buf_8)
     5    0.032466    0.028130    0.091174    0.791629 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028370    0.002625    0.794255 v fanout74/A (sg13g2_buf_8)
     5    0.029055    0.026105    0.077239    0.871493 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026115    0.000853    0.872347 v fanout73/A (sg13g2_buf_8)
     8    0.035792    0.028231    0.078367    0.950714 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028361    0.001648    0.952362 v _140_/A (sg13g2_nor2_2)
     5    0.022034    0.106100    0.105321    1.057683 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.106119    0.001173    1.058856 ^ _152_/B (sg13g2_nor2_2)
     4    0.017378    0.052844    0.075881    1.134737 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.052870    0.001056    1.135792 v _165_/A2 (sg13g2_a21oi_1)
     1    0.003429    0.060781    0.081765    1.217557 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.060781    0.000238    1.217795 ^ output18/A (sg13g2_buf_1)
     1    0.008602    0.044639    0.089801    1.307596 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.044647    0.000575    1.308171 ^ sine_out[22] (out)
                                              1.308171   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.308171   data arrival time
---------------------------------------------------------------------------------------------
                                              2.441829   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    0.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151067 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001011    0.152079 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002165    0.017601    0.159551    0.311630 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017601    0.000079    0.311709 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009609    0.056133    0.387967    0.699676 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056133    0.000780    0.700456 v fanout75/A (sg13g2_buf_8)
     5    0.032466    0.028130    0.091174    0.791629 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028370    0.002625    0.794255 v fanout74/A (sg13g2_buf_8)
     5    0.029055    0.026105    0.077239    0.871493 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026115    0.000853    0.872347 v fanout73/A (sg13g2_buf_8)
     8    0.035792    0.028231    0.078367    0.950714 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028361    0.001648    0.952362 v _140_/A (sg13g2_nor2_2)
     5    0.022034    0.106100    0.105321    1.057683 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.106119    0.001173    1.058856 ^ _152_/B (sg13g2_nor2_2)
     4    0.017378    0.052844    0.075881    1.134737 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.052863    0.000912    1.135649 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003035    0.061533    0.079412    1.215061 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.061534    0.000229    1.215290 ^ output6/A (sg13g2_buf_1)
     1    0.008925    0.045896    0.091061    1.306351 ^ output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.045904    0.000604    1.306955 ^ sine_out[11] (out)
                                              1.306955   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.306955   data arrival time
---------------------------------------------------------------------------------------------
                                              2.443045   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024810    0.001439    0.084666 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150645 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000516    0.151161 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002759    0.019165    0.160753    0.311913 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019165    0.000098    0.312011 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.004045    0.039810    0.369794    0.681805 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.039810    0.000290    0.682096 v fanout70/A (sg13g2_buf_2)
     5    0.028668    0.056131    0.107081    0.789176 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.056203    0.001785    0.790961 v _142_/B (sg13g2_or2_1)
     7    0.028693    0.100440    0.177817    0.968778 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.100461    0.001437    0.970215 v _143_/B (sg13g2_nor2_1)
     2    0.007243    0.087592    0.099492    1.069708 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.087592    0.000221    1.069929 ^ _144_/B (sg13g2_nand2_1)
     2    0.008484    0.071611    0.091252    1.161181 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.071645    0.000607    1.161788 v _145_/B (sg13g2_nand2_1)
     1    0.004565    0.041319    0.055954    1.217742 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.041320    0.000326    1.218068 ^ output9/A (sg13g2_buf_1)
     1    0.008428    0.043489    0.081077    1.299145 ^ output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.043489    0.000262    1.299407 ^ sine_out[14] (out)
                                              1.299407   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.299407   data arrival time
---------------------------------------------------------------------------------------------
                                              2.450593   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024810    0.001439    0.084666 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150645 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000516    0.151161 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002759    0.019165    0.160753    0.311913 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019165    0.000098    0.312011 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.004045    0.039810    0.369794    0.681805 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.039810    0.000290    0.682096 v fanout70/A (sg13g2_buf_2)
     5    0.028668    0.056131    0.107081    0.789176 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.056212    0.001877    0.791054 v fanout69/A (sg13g2_buf_8)
     8    0.034437    0.028767    0.092114    0.883167 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.028910    0.002000    0.885167 v _125_/A (sg13g2_inv_2)
     3    0.020042    0.047984    0.048568    0.933735 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.048016    0.001014    0.934749 ^ fanout54/A (sg13g2_buf_8)
     8    0.033449    0.030241    0.082118    1.016867 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030517    0.002657    1.019525 ^ _161_/A (sg13g2_nand2_1)
     3    0.013348    0.088725    0.086484    1.106009 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.088757    0.000683    1.106692 v _280_/A2 (sg13g2_a21oi_1)
     1    0.003993    0.068343    0.098397    1.205089 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.068343    0.000275    1.205364 ^ output36/A (sg13g2_buf_1)
     1    0.008192    0.043355    0.091996    1.297360 ^ output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.043355    0.000246    1.297606 ^ sine_out[9] (out)
                                              1.297606   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.297606   data arrival time
---------------------------------------------------------------------------------------------
                                              2.452394   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    0.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151067 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001011    0.152079 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002128    0.021199    0.162011    0.314090 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021199    0.000078    0.314167 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009895    0.059281    0.376924    0.691091 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.059281    0.000805    0.691896 ^ fanout75/A (sg13g2_buf_8)
     5    0.033205    0.030579    0.087294    0.779190 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030877    0.002690    0.781880 ^ fanout74/A (sg13g2_buf_8)
     5    0.029881    0.027994    0.072751    0.854631 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028019    0.001402    0.856033 ^ _132_/A (sg13g2_nand2_2)
     4    0.018913    0.066825    0.069828    0.925860 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.066862    0.001282    0.927142 v _163_/A2 (sg13g2_o21ai_1)
     4    0.018275    0.209677    0.200770    1.127912 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.209686    0.001132    1.129044 ^ _276_/B (sg13g2_nor2_1)
     1    0.004476    0.052814    0.074539    1.203583 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.052815    0.000287    1.203869 v output31/A (sg13g2_buf_1)
     1    0.009896    0.040061    0.088826    1.292696 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.040077    0.000749    1.293445 v sine_out[4] (out)
                                              1.293445   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.293445   data arrival time
---------------------------------------------------------------------------------------------
                                              2.456555   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    0.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151067 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001011    0.152079 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002165    0.017601    0.159551    0.311630 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017601    0.000079    0.311709 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009609    0.056133    0.387967    0.699676 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056133    0.000780    0.700456 v fanout75/A (sg13g2_buf_8)
     5    0.032466    0.028130    0.091174    0.791629 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028370    0.002625    0.794255 v fanout74/A (sg13g2_buf_8)
     5    0.029055    0.026105    0.077239    0.871493 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026115    0.000853    0.872347 v fanout73/A (sg13g2_buf_8)
     8    0.035792    0.028231    0.078367    0.950714 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028361    0.001648    0.952362 v _140_/A (sg13g2_nor2_2)
     5    0.022034    0.106100    0.105321    1.057683 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.106119    0.001173    1.058856 ^ _152_/B (sg13g2_nor2_2)
     4    0.017378    0.052844    0.075881    1.134737 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.052863    0.000912    1.135649 v _277_/B (sg13g2_nor2_1)
     1    0.004125    0.057111    0.064678    1.200327 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.057111    0.000165    1.200491 ^ output32/A (sg13g2_buf_1)
     1    0.009940    0.049685    0.092055    1.292546 ^ output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.049697    0.000744    1.293290 ^ sine_out[5] (out)
                                              1.293290   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.293290   data arrival time
---------------------------------------------------------------------------------------------
                                              2.456710   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024810    0.001439    0.084666 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150645 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000516    0.151161 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002759    0.019165    0.160753    0.311913 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019165    0.000098    0.312011 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.004045    0.039810    0.369794    0.681805 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.039810    0.000290    0.682096 v fanout70/A (sg13g2_buf_2)
     5    0.028668    0.056131    0.107081    0.789176 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.056212    0.001877    0.791054 v fanout69/A (sg13g2_buf_8)
     8    0.034437    0.028767    0.092114    0.883167 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.028910    0.002000    0.885167 v _125_/A (sg13g2_inv_2)
     3    0.020042    0.047984    0.048568    0.933735 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.048016    0.001014    0.934749 ^ fanout54/A (sg13g2_buf_8)
     8    0.033449    0.030241    0.082118    1.016867 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030517    0.002657    1.019525 ^ _161_/A (sg13g2_nand2_1)
     3    0.013348    0.088725    0.086484    1.106009 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.088762    0.000874    1.106882 v _162_/A2 (sg13g2_a21oi_1)
     1    0.002932    0.057173    0.092000    1.198882 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.057174    0.000113    1.198996 ^ output16/A (sg13g2_buf_1)
     1    0.009093    0.046424    0.089678    1.288674 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.046432    0.000616    1.289290 ^ sine_out[20] (out)
                                              1.289290   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.289290   data arrival time
---------------------------------------------------------------------------------------------
                                              2.460710   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024810    0.001439    0.084666 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150645 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000516    0.151161 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002759    0.019165    0.160753    0.311913 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019165    0.000098    0.312011 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.004045    0.039810    0.369794    0.681805 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.039810    0.000290    0.682096 v fanout70/A (sg13g2_buf_2)
     5    0.028668    0.056131    0.107081    0.789176 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.056203    0.001785    0.790961 v _142_/B (sg13g2_or2_1)
     7    0.028693    0.100440    0.177817    0.968778 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.100465    0.001530    0.970308 v _168_/B (sg13g2_nor2_1)
     2    0.008262    0.095067    0.106074    1.076382 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.095069    0.000410    1.076792 ^ _169_/B (sg13g2_nand2_1)
     1    0.004260    0.050740    0.074452    1.151245 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.050741    0.000171    1.151415 v _170_/B (sg13g2_nand2_1)
     1    0.003599    0.033796    0.045296    1.196711 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.033796    0.000137    1.196848 ^ output20/A (sg13g2_buf_1)
     1    0.010576    0.051570    0.083880    1.280728 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.051583    0.000787    1.281514 ^ sine_out[24] (out)
                                              1.281514   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.281514   data arrival time
---------------------------------------------------------------------------------------------
                                              2.468486   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024810    0.001439    0.084666 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150645 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000516    0.151161 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002759    0.019165    0.160753    0.311913 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019165    0.000098    0.312011 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.004045    0.039810    0.369794    0.681805 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.039810    0.000290    0.682096 v fanout70/A (sg13g2_buf_2)
     5    0.028668    0.056131    0.107081    0.789176 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.056203    0.001785    0.790961 v _142_/B (sg13g2_or2_1)
     7    0.028693    0.100440    0.177817    0.968778 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.100444    0.000782    0.969560 v _187_/A2 (sg13g2_o21ai_1)
     1    0.008376    0.122296    0.143015    1.112576 ^ _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.122297    0.000536    1.113111 ^ output28/A (sg13g2_buf_1)
     1    0.012111    0.059727    0.122587    1.235698 ^ output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.059731    0.000548    1.236246 ^ sine_out[31] (out)
                                              1.236246   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.236246   data arrival time
---------------------------------------------------------------------------------------------
                                              2.513754   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024810    0.001439    0.084666 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150645 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000516    0.151161 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002722    0.023321    0.163490    0.314651 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.023321    0.000096    0.314747 ^ hold12/A (sg13g2_dlygate4sd3_1)
     1    0.004133    0.038490    0.358328    0.673076 ^ hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.038490    0.000298    0.673374 ^ fanout70/A (sg13g2_buf_2)
     5    0.029388    0.069300    0.108118    0.781492 ^ fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.069408    0.001933    0.783425 ^ fanout69/A (sg13g2_buf_8)
     8    0.035262    0.031983    0.093281    0.876706 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.032133    0.001968    0.878674 ^ _215_/B (sg13g2_nand3_1)
     2    0.009853    0.111728    0.111544    0.990217 v _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.111736    0.000758    0.990975 v _284_/B (sg13g2_and2_1)
     1    0.004016    0.025894    0.109688    1.100663 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.025894    0.000271    1.100933 v output7/A (sg13g2_buf_1)
     1    0.008235    0.034560    0.073500    1.174434 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.034561    0.000249    1.174682 v sine_out[12] (out)
                                              1.174682   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.174682   data arrival time
---------------------------------------------------------------------------------------------
                                              2.575318   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024810    0.001439    0.084666 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150645 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000516    0.151161 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002759    0.019165    0.160753    0.311913 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019165    0.000098    0.312011 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.004045    0.039810    0.369794    0.681805 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.039810    0.000290    0.682096 v fanout70/A (sg13g2_buf_2)
     5    0.028668    0.056131    0.107081    0.789176 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.056203    0.001785    0.790961 v _142_/B (sg13g2_or2_1)
     7    0.028693    0.100440    0.177817    0.968778 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.100465    0.001534    0.970312 v _148_/A2 (sg13g2_a21oi_1)
     1    0.003080    0.058528    0.096672    1.066985 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.058528    0.000118    1.067102 ^ output11/A (sg13g2_buf_1)
     1    0.008238    0.043247    0.087914    1.155017 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.043247    0.000250    1.155267 ^ sine_out[16] (out)
                                              1.155267   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.155267   data arrival time
---------------------------------------------------------------------------------------------
                                              2.594733   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    0.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151067 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023627    0.000504    0.151571 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.003040    0.019902    0.161659    0.313230 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019902    0.000192    0.313422 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.013663    0.069709    0.403445    0.716867 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.069712    0.000510    0.717377 v fanout55/A (sg13g2_buf_8)
     8    0.038450    0.030482    0.099968    0.817345 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.030736    0.002271    0.819616 v _191_/B (sg13g2_xnor2_1)
     2    0.007835    0.064188    0.104688    0.924303 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064192    0.000513    0.924816 v _193_/A2 (sg13g2_o21ai_1)
     2    0.012907    0.159631    0.161101    1.085917 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.159637    0.000794    1.086711 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.013700    0.115980    0.152602    1.239313 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.115986    0.000903    1.240217 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011444    0.148339    0.175578    1.415794 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.148346    0.000798    1.416592 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.011307    0.094627    0.136468    1.553061 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.094628    0.000557    1.553618 v _209_/A2 (sg13g2_o21ai_1)
     1    0.007119    0.110726    0.131725    1.685343 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.110726    0.000558    1.685901 ^ _211_/A (sg13g2_xnor2_1)
     1    0.002434    0.058503    0.112193    1.798094 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.058503    0.000087    1.798181 ^ hold8/A (sg13g2_dlygate4sd3_1)
     1    0.001576    0.029570    0.367825    2.166006 ^ hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.029571    0.000063    2.166068 ^ _299_/D (sg13g2_dfrbpq_2)
                                              2.166068   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015301    0.031149    0.013215    5.013216 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    5.013216 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    5.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024810    0.001439    5.084666 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    5.150645 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000532    5.151177 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.901177   clock uncertainty
                                  0.000000    4.901177   clock reconvergence pessimism
                                 -0.115330    4.785847   library setup time
                                              4.785847   data required time
---------------------------------------------------------------------------------------------
                                              4.785847   data required time
                                             -2.166068   data arrival time
---------------------------------------------------------------------------------------------
                                              2.619779   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024810    0.001439    0.084666 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150645 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000516    0.151161 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002759    0.019165    0.160753    0.311913 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019165    0.000098    0.312011 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.004045    0.039810    0.369794    0.681805 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.039810    0.000290    0.682096 v fanout70/A (sg13g2_buf_2)
     5    0.028668    0.056131    0.107081    0.789176 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.056203    0.001785    0.790961 v _142_/B (sg13g2_or2_1)
     7    0.028693    0.100440    0.177817    0.968778 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.100461    0.001437    0.970215 v _143_/B (sg13g2_nor2_1)
     2    0.007243    0.087592    0.099492    1.069708 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.087592    0.000221    1.069929 ^ _144_/B (sg13g2_nand2_1)
     2    0.008484    0.071611    0.091252    1.161181 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.071645    0.000608    1.161789 v _212_/B (sg13g2_nor2_1)
     2    0.011391    0.114830    0.115793    1.277583 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.114844    0.001045    1.278627 ^ _213_/C (sg13g2_nand3_1)
     2    0.010275    0.109160    0.145956    1.424583 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.109160    0.000372    1.424956 v _214_/B (sg13g2_xnor2_1)
     1    0.001989    0.035265    0.111463    1.536418 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.035266    0.000074    1.536493 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.002693    0.036121    0.374026    1.910518 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.036121    0.000176    1.910694 v _300_/D (sg13g2_dfrbpq_1)
                                              1.910694   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015301    0.031149    0.013215    5.013216 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    5.013216 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    5.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    5.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    5.151068 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001013    5.152081 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.902081   clock uncertainty
                                  0.000000    4.902081   clock reconvergence pessimism
                                 -0.117503    4.784577   library setup time
                                              4.784577   data required time
---------------------------------------------------------------------------------------------
                                              4.784577   data required time
                                             -1.910694   data arrival time
---------------------------------------------------------------------------------------------
                                              2.873883   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024810    0.001439    0.084666 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    0.150645 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000516    0.151161 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002759    0.019165    0.160753    0.311913 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019165    0.000098    0.312011 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.004045    0.039810    0.369794    0.681805 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.039810    0.000290    0.682096 v fanout70/A (sg13g2_buf_2)
     5    0.028668    0.056131    0.107081    0.789176 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.056203    0.001785    0.790961 v _142_/B (sg13g2_or2_1)
     7    0.028693    0.100440    0.177817    0.968778 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.100461    0.001437    0.970215 v _143_/B (sg13g2_nor2_1)
     2    0.007243    0.087592    0.099492    1.069708 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.087592    0.000221    1.069929 ^ _144_/B (sg13g2_nand2_1)
     2    0.008484    0.071611    0.091252    1.161181 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.071645    0.000608    1.161789 v _212_/B (sg13g2_nor2_1)
     2    0.011391    0.114830    0.115793    1.277583 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.114844    0.001045    1.278627 ^ _213_/C (sg13g2_nand3_1)
     2    0.010275    0.109160    0.145956    1.424583 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.109160    0.000295    1.424878 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003825    0.074855    0.064705    1.489583 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.074856    0.000276    1.489859 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.003972    0.037935    0.384643    1.874502 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.037935    0.000158    1.874660 ^ _219_/A (sg13g2_inv_1)
     1    0.002457    0.017831    0.028568    1.903227 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.017832    0.000167    1.903395 v _301_/D (sg13g2_dfrbpq_1)
                                              1.903395   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015301    0.031149    0.013215    5.013216 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    5.013216 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    5.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    5.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    5.151068 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023627    0.000504    5.151571 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.901571   clock uncertainty
                                  0.000000    4.901571   clock reconvergence pessimism
                                 -0.110917    4.790654   library setup time
                                              4.790654   data required time
---------------------------------------------------------------------------------------------
                                              4.790654   data required time
                                             -1.903395   data arrival time
---------------------------------------------------------------------------------------------
                                              2.887259   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    0.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151067 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023627    0.000504    0.151571 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.003040    0.019902    0.161659    0.313230 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019902    0.000192    0.313422 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.013663    0.069709    0.403445    0.716867 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.069712    0.000510    0.717377 v fanout55/A (sg13g2_buf_8)
     8    0.038450    0.030482    0.099968    0.817345 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.030736    0.002271    0.819616 v _191_/B (sg13g2_xnor2_1)
     2    0.007835    0.064188    0.104688    0.924303 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064192    0.000513    0.924816 v _193_/A2 (sg13g2_o21ai_1)
     2    0.012907    0.159631    0.161101    1.085917 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.159637    0.000794    1.086711 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.013700    0.115980    0.152602    1.239313 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.115986    0.000903    1.240217 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011444    0.148339    0.175578    1.415794 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.148346    0.000798    1.416592 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.011307    0.094627    0.136468    1.553061 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.094627    0.000410    1.553471 v _208_/B (sg13g2_xor2_1)
     1    0.003334    0.058111    0.117837    1.671308 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.058111    0.000227    1.671535 v _298_/D (sg13g2_dfrbpq_1)
                                              1.671535   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015301    0.031149    0.013215    5.013216 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    5.013216 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    5.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024810    0.001439    5.084666 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    5.150645 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000537    5.151183 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.901183   clock uncertainty
                                  0.000000    4.901183   clock reconvergence pessimism
                                 -0.125556    4.775627   library setup time
                                              4.775627   data required time
---------------------------------------------------------------------------------------------
                                              4.775627   data required time
                                             -1.671535   data arrival time
---------------------------------------------------------------------------------------------
                                              3.104091   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    0.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151067 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023627    0.000504    0.151571 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.003040    0.019902    0.161659    0.313230 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019902    0.000192    0.313422 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.013663    0.069709    0.403445    0.716867 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.069712    0.000510    0.717377 v fanout55/A (sg13g2_buf_8)
     8    0.038450    0.030482    0.099968    0.817345 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.030736    0.002271    0.819616 v _191_/B (sg13g2_xnor2_1)
     2    0.007835    0.064188    0.104688    0.924303 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064192    0.000513    0.924816 v _193_/A2 (sg13g2_o21ai_1)
     2    0.012907    0.159631    0.161101    1.085917 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.159637    0.000794    1.086711 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.013700    0.115980    0.152602    1.239313 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.115986    0.000903    1.240217 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011444    0.148339    0.175578    1.415794 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.148347    0.000869    1.416663 ^ _204_/B (sg13g2_xor2_1)
     1    0.002654    0.056821    0.130043    1.546705 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.056821    0.000094    1.546799 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.546799   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015301    0.031149    0.013215    5.013216 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    5.013216 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    5.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024810    0.001439    5.084666 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    5.150645 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000511    5.151156 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.901156   clock uncertainty
                                  0.000000    4.901156   clock reconvergence pessimism
                                 -0.124235    4.776921   library setup time
                                              4.776921   data required time
---------------------------------------------------------------------------------------------
                                              4.776921   data required time
                                             -1.546799   data arrival time
---------------------------------------------------------------------------------------------
                                              3.230122   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    0.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151067 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001013    0.152081 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010835    0.053255    0.187201    0.339281 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.053256    0.000303    0.339585 ^ _127_/A (sg13g2_inv_1)
     1    0.008004    0.036255    0.048393    0.387978 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.036266    0.000513    0.388490 v output3/A (sg13g2_buf_1)
     1    0.009346    0.038089    0.080629    0.469120 v output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.038091    0.000325    0.469445 v signB (out)
                                              0.469445   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.469445   data arrival time
---------------------------------------------------------------------------------------------
                                              3.280555   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    0.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151067 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001013    0.152081 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010835    0.053255    0.187201    0.339281 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.053259    0.000489    0.339770 ^ output2/A (sg13g2_buf_1)
     1    0.006750    0.037367    0.081214    0.420984 ^ output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.037372    0.000409    0.421392 ^ sign (out)
                                              0.421392   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.421392   data arrival time
---------------------------------------------------------------------------------------------
                                              3.328608   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    0.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151067 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023627    0.000504    0.151571 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.003040    0.019902    0.161659    0.313230 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019902    0.000192    0.313422 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.013663    0.069709    0.403445    0.716867 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.069712    0.000510    0.717377 v fanout55/A (sg13g2_buf_8)
     8    0.038450    0.030482    0.099968    0.817345 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.030736    0.002271    0.819616 v _191_/B (sg13g2_xnor2_1)
     2    0.007835    0.064188    0.104688    0.924303 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064190    0.000434    0.924738 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.006008    0.045124    0.401436    1.326174 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.045124    0.000468    1.326642 v _192_/B (sg13g2_xnor2_1)
     1    0.003343    0.041285    0.092408    1.419050 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.041285    0.000228    1.419278 v _294_/D (sg13g2_dfrbpq_1)
                                              1.419278   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015301    0.031149    0.013215    5.013216 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    5.013216 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    5.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    5.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    5.151068 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001011    5.152079 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.902079   clock uncertainty
                                  0.000000    4.902079   clock reconvergence pessimism
                                 -0.119364    4.782715   library setup time
                                              4.782715   data required time
---------------------------------------------------------------------------------------------
                                              4.782715   data required time
                                             -1.419278   data arrival time
---------------------------------------------------------------------------------------------
                                              3.363437   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    0.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151067 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023627    0.000504    0.151571 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.003040    0.019902    0.161659    0.313230 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019902    0.000192    0.313422 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.013663    0.069709    0.403445    0.716867 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.069712    0.000510    0.717377 v fanout55/A (sg13g2_buf_8)
     8    0.038450    0.030482    0.099968    0.817345 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.030736    0.002271    0.819616 v _191_/B (sg13g2_xnor2_1)
     2    0.007835    0.064188    0.104688    0.924303 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064192    0.000513    0.924816 v _193_/A2 (sg13g2_o21ai_1)
     2    0.012907    0.159631    0.161101    1.085917 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.159637    0.000794    1.086711 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.013700    0.115980    0.152602    1.239313 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.115985    0.000878    1.240191 v _200_/A (sg13g2_xor2_1)
     1    0.003032    0.058030    0.127144    1.367335 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.058030    0.000108    1.367443 v _296_/D (sg13g2_dfrbpq_1)
                                              1.367443   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015301    0.031149    0.013215    5.013216 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    5.013216 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    5.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024810    0.001439    5.084666 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    5.150645 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000516    5.151161 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.901161   clock uncertainty
                                  0.000000    4.901161   clock reconvergence pessimism
                                 -0.125527    4.775634   library setup time
                                              4.775634   data required time
---------------------------------------------------------------------------------------------
                                              4.775634   data required time
                                             -1.367443   data arrival time
---------------------------------------------------------------------------------------------
                                              3.408192   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003270    0.017383    0.002419    1.002419 v rst (in)
                                                         rst (net)
                      0.017383    0.000000    1.002419 v input1/A (sg13g2_buf_1)
     2    0.016522    0.059267    0.089604    1.092023 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.059303    0.001334    1.093357 v fanout78/A (sg13g2_buf_8)
     8    0.032292    0.028185    0.092818    1.186176 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028335    0.002312    1.188488 v _289_/A (sg13g2_inv_1)
     1    0.007719    0.039672    0.042847    1.231335 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.039686    0.000598    1.231934 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.231934   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015301    0.031149    0.013215    5.013216 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    5.013216 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    5.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024810    0.001439    5.084666 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    5.150645 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000537    5.151183 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.901183   clock uncertainty
                                  0.000000    4.901183   clock reconvergence pessimism
                                 -0.125615    4.775568   library recovery time
                                              4.775568   data required time
---------------------------------------------------------------------------------------------
                                              4.775568   data required time
                                             -1.231934   data arrival time
---------------------------------------------------------------------------------------------
                                              3.543634   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003270    0.017383    0.002419    1.002419 v rst (in)
                                                         rst (net)
                      0.017383    0.000000    1.002419 v input1/A (sg13g2_buf_1)
     2    0.016522    0.059267    0.089604    1.092023 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.059303    0.001334    1.093357 v fanout78/A (sg13g2_buf_8)
     8    0.032292    0.028185    0.092818    1.186176 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028360    0.002455    1.188631 v _288_/A (sg13g2_inv_1)
     1    0.007039    0.037042    0.040826    1.229457 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.037055    0.000562    1.230018 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.230018   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015301    0.031149    0.013215    5.013216 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    5.013216 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    5.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024810    0.001439    5.084666 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    5.150645 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000511    5.151156 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.901156   clock uncertainty
                                  0.000000    4.901156   clock reconvergence pessimism
                                 -0.124812    4.776345   library recovery time
                                              4.776345   data required time
---------------------------------------------------------------------------------------------
                                              4.776345   data required time
                                             -1.230018   data arrival time
---------------------------------------------------------------------------------------------
                                              3.546326   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003270    0.017383    0.002419    1.002419 v rst (in)
                                                         rst (net)
                      0.017383    0.000000    1.002419 v input1/A (sg13g2_buf_1)
     2    0.016522    0.059267    0.089604    1.092023 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.059303    0.001334    1.093357 v fanout78/A (sg13g2_buf_8)
     8    0.032292    0.028185    0.092818    1.186176 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028331    0.002291    1.188467 v _286_/A (sg13g2_inv_1)
     1    0.006940    0.036654    0.040530    1.228997 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.036667    0.000547    1.229544 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.229544   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015301    0.031149    0.013215    5.013216 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    5.013216 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    5.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    5.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    5.151068 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001037    5.152105 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.902105   clock uncertainty
                                  0.000000    4.902105   clock reconvergence pessimism
                                 -0.124597    4.777508   library recovery time
                                              4.777508   data required time
---------------------------------------------------------------------------------------------
                                              4.777508   data required time
                                             -1.229544   data arrival time
---------------------------------------------------------------------------------------------
                                              3.547965   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003270    0.017383    0.002419    1.002419 v rst (in)
                                                         rst (net)
                      0.017383    0.000000    1.002419 v input1/A (sg13g2_buf_1)
     2    0.016522    0.059267    0.089604    1.092023 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.059303    0.001334    1.093357 v fanout78/A (sg13g2_buf_8)
     8    0.032292    0.028185    0.092818    1.186176 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028309    0.002154    1.188329 v _292_/A (sg13g2_inv_1)
     1    0.006796    0.036096    0.040088    1.228417 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.036109    0.000545    1.228962 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.228962   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015301    0.031149    0.013215    5.013216 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    5.013216 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    5.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    5.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    5.151068 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023627    0.000504    5.151571 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.901571   clock uncertainty
                                  0.000000    4.901571   clock reconvergence pessimism
                                 -0.124453    4.777118   library recovery time
                                              4.777118   data required time
---------------------------------------------------------------------------------------------
                                              4.777118   data required time
                                             -1.228962   data arrival time
---------------------------------------------------------------------------------------------
                                              3.548156   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003270    0.017383    0.002419    1.002419 v rst (in)
                                                         rst (net)
                      0.017383    0.000000    1.002419 v input1/A (sg13g2_buf_1)
     2    0.016522    0.059267    0.089604    1.092023 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.059303    0.001334    1.093357 v fanout78/A (sg13g2_buf_8)
     8    0.032292    0.028185    0.092818    1.186176 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028358    0.002445    1.188620 v _287_/A (sg13g2_inv_1)
     1    0.006613    0.035383    0.039686    1.228307 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.035387    0.000285    1.228592 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.228592   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015301    0.031149    0.013215    5.013216 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    5.013216 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    5.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024810    0.001439    5.084666 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    5.150645 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000516    5.151161 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.901161   clock uncertainty
                                  0.000000    4.901161   clock reconvergence pessimism
                                 -0.124303    4.776858   library recovery time
                                              4.776858   data required time
---------------------------------------------------------------------------------------------
                                              4.776858   data required time
                                             -1.228592   data arrival time
---------------------------------------------------------------------------------------------
                                              3.548266   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003270    0.017383    0.002419    1.002419 v rst (in)
                                                         rst (net)
                      0.017383    0.000000    1.002419 v input1/A (sg13g2_buf_1)
     2    0.016522    0.059267    0.089604    1.092023 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.059303    0.001334    1.093357 v fanout78/A (sg13g2_buf_8)
     8    0.032292    0.028185    0.092818    1.186176 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028363    0.002471    1.188647 v _290_/A (sg13g2_inv_1)
     1    0.006377    0.034478    0.038985    1.227631 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.034481    0.000271    1.227902 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              1.227902   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015301    0.031149    0.013215    5.013216 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    5.013216 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    5.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024810    0.001439    5.084666 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019490    0.023125    0.065980    5.150645 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023127    0.000532    5.151177 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.901177   clock uncertainty
                                  0.000000    4.901177   clock reconvergence pessimism
                                 -0.124004    4.777173   library recovery time
                                              4.777173   data required time
---------------------------------------------------------------------------------------------
                                              4.777173   data required time
                                             -1.227902   data arrival time
---------------------------------------------------------------------------------------------
                                              3.549270   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003270    0.017383    0.002419    1.002419 v rst (in)
                                                         rst (net)
                      0.017383    0.000000    1.002419 v input1/A (sg13g2_buf_1)
     2    0.016522    0.059267    0.089604    1.092023 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.059303    0.001334    1.093357 v fanout78/A (sg13g2_buf_8)
     8    0.032292    0.028185    0.092818    1.186176 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028237    0.001609    1.187784 v _285_/A (sg13g2_inv_1)
     1    0.006369    0.034437    0.038821    1.226605 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.034449    0.000490    1.227096 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.227096   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015301    0.031149    0.013215    5.013216 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    5.013216 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    5.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    5.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    5.151068 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001011    5.152079 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.902079   clock uncertainty
                                  0.000000    4.902079   clock reconvergence pessimism
                                 -0.123945    4.778134   library recovery time
                                              4.778134   data required time
---------------------------------------------------------------------------------------------
                                              4.778134   data required time
                                             -1.227096   data arrival time
---------------------------------------------------------------------------------------------
                                              3.551039   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003270    0.017383    0.002419    1.002419 v rst (in)
                                                         rst (net)
                      0.017383    0.000000    1.002419 v input1/A (sg13g2_buf_1)
     2    0.016522    0.059267    0.089604    1.092023 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.059303    0.001334    1.093357 v fanout78/A (sg13g2_buf_8)
     8    0.032292    0.028185    0.092818    1.186176 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028229    0.001530    1.187706 v _291_/A (sg13g2_inv_1)
     1    0.006308    0.034204    0.038627    1.226332 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.034216    0.000498    1.226830 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.226830   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015301    0.031149    0.013215    5.013216 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    5.013216 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    5.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    5.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    5.151068 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001013    5.152081 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.902081   clock uncertainty
                                  0.000000    4.902081   clock reconvergence pessimism
                                 -0.123873    4.778207   library recovery time
                                              4.778207   data required time
---------------------------------------------------------------------------------------------
                                              4.778207   data required time
                                             -1.226830   data arrival time
---------------------------------------------------------------------------------------------
                                              3.551377   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    0.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151067 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023627    0.000504    0.151571 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.003040    0.019902    0.161659    0.313230 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019902    0.000192    0.313422 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.013663    0.069709    0.403445    0.716867 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.069712    0.000510    0.717377 v fanout55/A (sg13g2_buf_8)
     8    0.038450    0.030482    0.099968    0.817345 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.030736    0.002271    0.819616 v _191_/B (sg13g2_xnor2_1)
     2    0.007835    0.064188    0.104688    0.924303 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064192    0.000513    0.924816 v _193_/A2 (sg13g2_o21ai_1)
     2    0.012907    0.159631    0.161101    1.085917 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.159638    0.000884    1.086801 ^ _196_/A (sg13g2_xor2_1)
     1    0.002219    0.058339    0.136190    1.222990 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.058339    0.000080    1.223071 ^ _295_/D (sg13g2_dfrbpq_2)
                                              1.223071   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015301    0.031149    0.013215    5.013216 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    5.013216 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    5.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    5.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    5.151068 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001037    5.152105 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.902105   clock uncertainty
                                  0.000000    4.902105   clock reconvergence pessimism
                                 -0.124455    4.777649   library setup time
                                              4.777649   data required time
---------------------------------------------------------------------------------------------
                                              4.777649   data required time
                                             -1.223071   data arrival time
---------------------------------------------------------------------------------------------
                                              3.554579   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003270    0.017383    0.002419    1.002419 v rst (in)
                                                         rst (net)
                      0.017383    0.000000    1.002419 v input1/A (sg13g2_buf_1)
     2    0.016522    0.059267    0.089604    1.092023 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.059290    0.001096    1.093119 v _129_/A (sg13g2_inv_1)
     1    0.006142    0.039299    0.048052    1.141171 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.039300    0.000253    1.141424 ^ _293_/RESET_B (sg13g2_dfrbpq_2)
                                              1.141424   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015301    0.031149    0.013215    5.013216 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    5.013216 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    5.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    5.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    5.151068 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001024    5.152092 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.902092   clock uncertainty
                                  0.000000    4.902092   clock reconvergence pessimism
                                 -0.125400    4.776691   library recovery time
                                              4.776691   data required time
---------------------------------------------------------------------------------------------
                                              4.776691   data required time
                                             -1.141424   data arrival time
---------------------------------------------------------------------------------------------
                                              3.635267   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015301    0.031149    0.013215    0.013215 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    0.013215 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    0.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    0.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    0.151067 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001024    0.152091 ^ _293_/CLK (sg13g2_dfrbpq_2)
     1    0.002855    0.019865    0.171737    0.323828 v _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.019865    0.000104    0.323932 v hold3/A (sg13g2_dlygate4sd3_1)
     2    0.018670    0.087402    0.420716    0.744649 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.087406    0.000625    0.745274 v fanout77/A (sg13g2_buf_8)
     6    0.032489    0.029174    0.106440    0.851715 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.029177    0.000814    0.852529 v _128_/A (sg13g2_inv_2)
     5    0.024609    0.057250    0.055516    0.908045 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.057275    0.000996    0.909041 ^ _293_/D (sg13g2_dfrbpq_2)
                                              0.909041   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015301    0.031149    0.013215    5.013216 ^ clk (in)
                                                         clk (net)
                      0.031159    0.000000    5.013216 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022578    0.024783    0.070011    5.083226 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024813    0.001529    5.084755 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020602    0.023626    0.066313    5.151068 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023639    0.001024    5.152092 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.902092   clock uncertainty
                                  0.000000    4.902092   clock reconvergence pessimism
                                 -0.124115    4.777976   library setup time
                                              4.777976   data required time
---------------------------------------------------------------------------------------------
                                              4.777976   data required time
                                             -0.909041   data arrival time
---------------------------------------------------------------------------------------------
                                              3.868935   slack (MET)



