<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;15.0.7</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li><li class="navelem"><a class="el" href="dir_93f1e631d3c6f8dc58629a6a479cd539.html">GISel</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">AArch64PostLegalizerLowering.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Post-legalization lowering for instructions.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="AArch64GlobalISelUtils_8h_source.html">AArch64GlobalISelUtils.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64Subtarget_8h_source.html">AArch64Subtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64TargetMachine_8h_source.html">AArch64TargetMachine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64LegalizerInfo_8h_source.html">GISel/AArch64LegalizerInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64MCTargetDesc_8h_source.html">MCTargetDesc/AArch64MCTargetDesc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64TargetInfo_8h_source.html">TargetInfo/AArch64TargetInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64BaseInfo_8h_source.html">Utils/AArch64BaseInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Combiner_8h_source.html">llvm/CodeGen/GlobalISel/Combiner.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CombinerHelper_8h_source.html">llvm/CodeGen/GlobalISel/CombinerHelper.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CombinerInfo_8h_source.html">llvm/CodeGen/GlobalISel/CombinerInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MIPatternMatch_8h_source.html">llvm/CodeGen/GlobalISel/MIPatternMatch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineIRBuilder_8h_source.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="llvm_2CodeGen_2GlobalISel_2Utils_8h_source.html">llvm/CodeGen/GlobalISel/Utils.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunctionPass_8h_source.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetOpcodes_8h_source.html">llvm/CodeGen/TargetOpcodes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetPassConfig_8h_source.html">llvm/CodeGen/TargetPassConfig.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="InstrTypes_8h_source.html">llvm/IR/InstrTypes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="InitializePasses_8h_source.html">llvm/InitializePasses.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br />
<code>#include &quot;AArch64GenPostLegalizeGILowering.inc&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AArch64PostLegalizerLowering.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="AArch64PostLegalizerLowering_8cpp__incl.png" border="0" usemap="#alib_2Target_2AArch64_2GISel_2AArch64PostLegalizerLowering_8cpp" alt=""/></div>
<map name="alib_2Target_2AArch64_2GISel_2AArch64PostLegalizerLowering_8cpp" id="alib_2Target_2AArch64_2GISel_2AArch64PostLegalizerLowering_8cpp">
<area shape="rect" title="Post&#45;legalization lowering for instructions." alt="" coords="2964,5,3169,60"/>
<area shape="rect" href="AArch64GlobalISelUtils_8h.html" title=" " alt="" coords="3104,115,3288,141"/>
<area shape="poly" title=" " alt="" coords="3105,58,3171,105,3168,110,3101,62"/>
<area shape="rect" href="llvm_2Support_2ErrorHandling_8h.html" title=" " alt="" coords="1696,460,1907,485"/>
<area shape="poly" title=" " alt="" coords="2964,40,2447,58,2099,73,1737,93,1395,117,1108,146,997,162,911,179,858,197,844,206,840,215,840,305,843,341,853,367,872,389,901,410,934,417,1003,425,1214,440,1682,464,1682,469,1214,446,1002,430,933,422,899,414,869,393,849,370,838,342,835,305,835,214,840,203,855,193,910,174,996,157,1108,140,1395,112,1736,87,2099,68,2447,52,2964,34"/>
<area shape="rect" href="AArch64BaseInfo_8h.html" title=" " alt="" coords="1509,203,1688,229"/>
<area shape="poly" title=" " alt="" coords="2964,42,2620,66,2405,86,2190,111,2043,133,1897,158,1666,203,1665,198,1896,153,2042,127,2189,105,2405,80,2619,61,2963,37"/>
<area shape="rect" href="AArch64MCTargetDesc_8h.html" title=" " alt="" coords="1083,284,1317,324"/>
<area shape="poly" title=" " alt="" coords="2964,36,2703,40,2530,48,2337,61,2131,81,1918,110,1705,149,1498,199,1369,240,1259,281,1257,276,1367,235,1497,193,1704,144,1917,105,2130,76,2337,56,2530,42,2703,35,2964,30"/>
<area shape="rect" href="MachineIRBuilder_8h.html" title="This file declares the MachineIRBuilder class." alt="" coords="307,196,491,236"/>
<area shape="poly" title=" " alt="" coords="2964,37,2389,39,1576,49,1175,59,830,71,579,89,500,99,460,110,442,125,428,143,410,184,405,182,424,141,439,121,457,106,499,94,578,83,830,66,1175,53,1576,44,2389,34,2964,31"/>
<area shape="rect" href="MachineInstrBuilder_8h.html" title=" " alt="" coords="1544,284,1747,324"/>
<area shape="poly" title=" " alt="" coords="2964,54,2642,111,2143,206,1751,284,1750,279,2142,201,2641,105,2963,49"/>
<area shape="rect" href="llvm_2CodeGen_2GlobalISel_2Utils_8h.html" title=" " alt="" coords="3397,372,3581,412"/>
<area shape="poly" title=" " alt="" coords="3070,60,3074,101,3085,149,3107,197,3122,217,3141,234,3184,255,3226,262,3266,259,3305,252,3344,245,3384,244,3424,255,3464,282,3478,299,3486,318,3493,358,3488,359,3481,320,3473,301,3461,286,3422,260,3383,250,3345,251,3306,257,3266,265,3225,267,3183,260,3139,238,3118,221,3102,199,3080,151,3069,102,3065,61"/>
<area shape="rect" href="InstrTypes_8h.html" title=" " alt="" coords="3657,379,3807,405"/>
<area shape="poly" title=" " alt="" coords="3170,34,3348,41,3552,54,3647,64,3728,75,3789,89,3809,97,3822,106,3841,138,3847,174,3843,211,3830,249,3813,285,3792,319,3753,371,3749,367,3788,316,3808,283,3825,247,3838,210,3842,174,3836,140,3818,110,3807,102,3787,94,3727,80,3647,69,3552,59,3348,46,3169,39"/>
<area shape="rect" href="MachineRegisterInfo_8h.html" title=" " alt="" coords="5,284,232,324"/>
<area shape="poly" title=" " alt="" coords="2964,36,2407,37,1612,44,1211,53,856,67,580,85,483,97,419,111,378,126,338,145,263,190,199,237,150,277,147,273,195,232,260,185,336,140,376,121,418,105,482,92,580,80,855,61,1211,48,1611,39,2407,31,2964,31"/>
<area shape="rect" href="TargetOpcodes_8h.html" title=" " alt="" coords="573,379,800,405"/>
<area shape="poly" title=" " alt="" coords="2964,37,2461,43,1766,55,1426,65,1134,77,921,92,854,101,820,110,802,123,791,138,778,170,766,204,756,221,739,238,720,250,701,255,666,258,634,263,620,271,606,285,601,297,601,308,611,330,632,352,656,370,653,374,628,356,607,333,595,309,596,295,602,283,616,267,632,258,666,253,700,250,718,245,736,234,751,218,762,202,773,168,786,135,799,119,818,106,853,96,920,87,1133,72,1426,59,1766,50,2461,37,2964,32"/>
<area shape="rect" href="AArch64Subtarget_8h.html" title=" " alt="" coords="2314,203,2465,229"/>
<area shape="poly" title=" " alt="" coords="2970,63,2446,202,2444,197,2968,58"/>
<area shape="rect" href="AArch64TargetMachine_8h.html" title=" " alt="" coords="2846,115,3029,141"/>
<area shape="poly" title=" " alt="" coords="3032,62,2966,110,2963,105,3029,58"/>
<area shape="rect" href="AArch64LegalizerInfo_8h.html" title="This file declares the targeting of the Machinelegalizer class for AArch64." alt="" coords="515,203,725,229"/>
<area shape="poly" title=" " alt="" coords="2964,38,2448,46,1730,61,1074,83,852,96,782,103,745,111,713,127,684,149,639,194,635,191,680,145,710,123,743,105,781,98,851,91,1074,78,1730,56,2448,41,2964,33"/>
<area shape="rect" href="AArch64TargetInfo_8h.html" title=" " alt="" coords="3313,108,3498,148"/>
<area shape="poly" title=" " alt="" coords="3163,57,3324,102,3323,107,3161,63"/>
<area shape="rect" href="Combiner_8h.html" title="This contains common code to drive combines." alt="" coords="471,108,655,148"/>
<area shape="poly" title=" " alt="" coords="2964,38,1846,61,1178,83,898,96,687,111,669,113,668,107,686,105,898,91,1177,78,1846,56,2964,33"/>
<area shape="rect" href="CombinerHelper_8h.html" title="This contains common combine transformations that may be used in a combine pass,or by the target else..." alt="" coords="3933,196,4117,236"/>
<area shape="poly" title=" " alt="" coords="3170,33,3255,40,3353,52,3456,74,3556,106,3573,115,3585,126,3596,136,3613,146,3694,171,3761,180,3829,184,3915,193,3920,194,3919,199,3914,199,3828,189,3760,186,3693,176,3611,150,3593,141,3582,130,3570,120,3554,110,3455,79,3352,58,3255,45,3170,39"/>
<area shape="rect" href="CombinerInfo_8h.html" title="Interface for Targets to specify which operations are combined how and when." alt="" coords="3624,108,3808,148"/>
<area shape="poly" title=" " alt="" coords="3170,45,3606,105,3611,106,3610,111,3605,111,3169,50"/>
<area shape="rect" href="MIPatternMatch_8h.html" title="Contains matchers for matching SSA Machine Instructions." alt="" coords="3523,196,3707,236"/>
<area shape="poly" title=" " alt="" coords="3170,41,3361,66,3449,84,3512,106,3537,122,3560,142,3596,183,3592,186,3556,146,3534,126,3510,110,3448,89,3360,72,3169,46"/>
<area shape="rect" href="MachineFunctionPass_8h.html" title=" " alt="" coords="3883,108,4111,148"/>
<area shape="poly" title=" " alt="" coords="3170,39,3481,66,3864,105,3870,106,3870,111,3864,111,3480,71,3169,45"/>
<area shape="rect" href="TargetPassConfig_8h.html" title="Target&#45;Independent Code Generator Pass Configuration Options pass." alt="" coords="4141,203,4381,229"/>
<area shape="poly" title=" " alt="" coords="3170,31,3392,33,3669,44,3807,53,3935,66,4043,83,4125,106,4237,193,4234,197,4123,110,4042,89,3934,71,3807,58,3668,49,3392,39,3169,36"/>
<area shape="rect" href="InitializePasses_8h.html" title=" " alt="" coords="4187,115,4354,141"/>
<area shape="poly" title=" " alt="" coords="3170,34,3605,55,3885,76,4168,105,4201,110,4201,116,4168,111,3885,81,3605,61,3169,40"/>
<area shape="rect" href="Debug_8h.html" title=" " alt="" coords="4379,115,4541,141"/>
<area shape="poly" title=" " alt="" coords="3170,32,3387,37,3685,49,4024,70,4197,86,4367,105,4397,110,4396,115,4366,111,4197,91,4023,76,3684,54,3387,42,3169,38"/>
<area shape="rect" title=" " alt="" coords="4565,115,4845,141"/>
<area shape="poly" title=" " alt="" coords="3170,34,3758,55,4152,76,4554,105,4608,111,4608,116,4553,111,4152,82,3757,61,3169,39"/>
<area shape="rect" href="AArch64AddressingModes_8h.html" title=" " alt="" coords="3152,196,3397,236"/>
<area shape="poly" title=" " alt="" coords="3209,139,3250,184,3246,187,3205,143"/>
<area shape="poly" title=" " alt="" coords="3112,143,3042,151,2654,178,2272,197,1702,215,1702,210,2272,191,2654,172,3041,145,3111,138"/>
<area shape="rect" href="Optional_8h.html" title="This file provides Optional, a template class modeled in the spirit of OCaml&#39;s &#39;opt&#39; variant." alt="" coords="3193,460,3346,485"/>
<area shape="poly" title=" " alt="" coords="3256,138,3302,145,3402,150,3532,152,3598,155,3659,163,3711,175,3749,194,3772,213,3788,232,3799,251,3806,271,3814,316,3823,371,3828,393,3828,403,3822,414,3795,427,3748,436,3612,450,3360,463,3360,458,3612,444,3747,431,3794,422,3818,410,3823,402,3823,394,3817,373,3809,317,3801,273,3794,253,3783,235,3768,217,3747,198,3709,180,3658,168,3597,161,3532,157,3402,156,3301,151,3256,143"/>
<area shape="poly" title=" " alt="" coords="3115,143,3042,151,2657,171,2330,176,2042,171,1774,163,1505,156,1217,156,890,168,505,199,504,193,890,163,1217,151,1505,151,1774,158,2042,166,2330,170,2656,165,3041,145,3114,138"/>
<area shape="poly" title=" " alt="" coords="3257,138,3332,159,3372,175,3411,194,3465,233,3492,259,3509,283,3514,302,3515,323,3506,360,3501,359,3509,322,3509,303,3504,285,3488,263,3461,237,3408,198,3370,180,3330,164,3255,143"/>
<area shape="rect" href="Register_8h.html" title=" " alt="" coords="3649,460,3831,485"/>
<area shape="poly" title=" " alt="" coords="3256,138,3302,145,3410,150,3550,151,3622,155,3688,162,3744,174,3787,194,3815,216,3837,240,3854,266,3865,292,3869,321,3867,350,3859,381,3844,413,3821,439,3792,457,3789,452,3817,435,3839,411,3854,379,3862,350,3864,321,3860,294,3849,268,3833,243,3811,220,3784,198,3743,179,3687,167,3621,160,3550,157,3410,156,3301,151,3255,143"/>
<area shape="rect" title=" " alt="" coords="2940,460,3007,485"/>
<area shape="poly" title=" " alt="" coords="3259,138,3369,163,3420,178,3456,194,3504,235,3559,298,3581,332,3597,364,3603,392,3601,404,3595,414,3570,423,3516,431,3353,448,3021,471,3020,466,3352,442,3515,426,3568,418,3592,410,3596,402,3598,392,3592,366,3577,334,3554,301,3500,239,3453,198,3419,183,3368,168,3257,143"/>
<area shape="poly" title=" " alt="" coords="3257,138,3302,145,3396,149,3521,149,3583,152,3640,159,3687,173,3706,182,3721,194,3735,213,3744,235,3752,283,3749,329,3742,366,3737,365,3744,328,3746,283,3739,237,3730,216,3717,198,3703,187,3685,178,3639,165,3582,157,3520,154,3396,154,3301,151,3256,143"/>
<area shape="poly" title=" " alt="" coords="3152,224,3086,231,3014,243,2941,261,2872,286,2857,295,2847,305,2837,316,2821,326,2755,361,2701,383,2644,399,2571,415,2395,444,2218,462,2055,471,1921,474,1921,469,2054,466,2218,457,2395,439,2570,409,2643,393,2699,378,2753,356,2819,322,2833,312,2843,301,2854,291,2870,282,2940,256,3013,238,3085,226,3151,219"/>
<area shape="poly" title=" " alt="" coords="1568,231,1528,252,1510,267,1494,286,1474,319,1462,350,1463,379,1481,410,1493,421,1511,430,1561,445,1620,456,1683,462,1682,468,1620,461,1559,450,1509,435,1490,425,1477,414,1458,381,1457,349,1469,317,1490,282,1506,264,1525,248,1565,226"/>
<area shape="poly" title=" " alt="" coords="1546,231,1301,284,1300,279,1545,226"/>
<area shape="rect" href="MCInstrDesc_8h.html" title=" " alt="" coords="926,379,1101,405"/>
<area shape="poly" title=" " alt="" coords="1160,326,1052,376,1050,371,1158,322"/>
<area shape="rect" href="llvm_2Support_2DataTypes_8h.html" title=" " alt="" coords="1227,379,1416,405"/>
<area shape="poly" title=" " alt="" coords="1228,322,1295,369,1292,373,1225,326"/>
<area shape="rect" title=" " alt="" coords="857,460,935,485"/>
<area shape="poly" title=" " alt="" coords="1192,326,1161,370,1139,394,1113,414,1073,436,1029,451,949,469,948,463,1028,446,1071,431,1111,410,1135,390,1156,367,1187,323"/>
<area shape="rect" title=" " alt="" coords="1277,460,1481,485"/>
<area shape="poly" title=" " alt="" coords="1200,324,1200,367,1206,390,1217,410,1248,437,1285,454,1283,458,1245,441,1213,414,1201,392,1195,368,1195,324"/>
<area shape="rect" title=" " alt="" coords="2165,379,2344,405"/>
<area shape="poly" title=" " alt="" coords="1318,311,2154,369,2186,374,2185,380,2153,375,1317,316"/>
<area shape="rect" title=" " alt="" coords="1928,379,2141,405"/>
<area shape="poly" title=" " alt="" coords="1318,311,1591,335,1916,369,1954,375,1953,380,1916,375,1591,340,1317,317"/>
<area shape="rect" href="GISelChangeObserver_8h.html" title="This contains common code to allow clients to notify changes to machine instr." alt="" coords="307,284,491,324"/>
<area shape="poly" title=" " alt="" coords="401,236,401,270,396,270,396,236"/>
<area shape="poly" title=" " alt="" coords="491,232,503,233,735,256,915,265,1097,271,1329,281,1531,293,1530,299,1329,287,1096,276,915,271,734,261,502,239,491,237"/>
<area shape="poly" title=" " alt="" coords="338,239,194,283,192,277,336,234"/>
<area shape="poly" title=" " alt="" coords="359,238,329,256,303,277,294,289,290,300,290,311,296,322,407,344,600,375,599,380,406,349,293,326,285,312,285,299,290,286,299,274,326,252,356,234"/>
<area shape="poly" title=" " alt="" coords="1747,320,1760,321,1911,324,2164,325,2295,329,2412,336,2501,349,2531,359,2550,370,2557,381,2560,392,2557,403,2550,414,2538,422,2518,430,2461,442,2384,452,2294,460,2097,469,1921,473,1920,468,2097,464,2293,455,2384,447,2460,437,2517,425,2535,418,2546,410,2552,401,2554,392,2552,383,2546,374,2529,363,2500,355,2411,342,2295,334,2164,330,1911,329,1760,327,1747,325"/>
<area shape="poly" title=" " alt="" coords="1747,320,1760,321,1992,340,2188,351,2360,354,2521,354,2855,354,3052,358,3284,369,3384,377,3383,382,3284,375,3052,363,2855,359,2521,360,2360,360,2187,356,1991,346,1760,327,1747,325"/>
<area shape="poly" title=" " alt="" coords="1747,320,1760,321,1883,333,1988,338,2166,340,2344,345,2448,353,2571,369,2672,388,2771,411,2928,454,2926,459,2769,416,2671,393,2570,375,2448,359,2344,350,2166,345,1988,343,1883,338,1760,327,1747,325"/>
<area shape="poly" title=" " alt="" coords="1747,320,1760,321,2039,343,2275,352,2482,353,2676,350,2870,346,3078,345,3315,352,3594,369,3645,375,3645,380,3593,375,3314,357,3078,350,2870,351,2676,355,2482,358,2275,357,2038,348,1760,327,1747,325"/>
<area shape="poly" title=" " alt="" coords="3550,409,3691,453,3690,458,3549,415"/>
<area shape="poly" title=" " alt="" coords="3397,410,3021,467,3020,462,3397,405"/>
<area shape="poly" title=" " alt="" coords="3676,407,3638,415,3358,461,3358,455,3637,409,3676,402"/>
<area shape="poly" title=" " alt="" coords="3680,407,3638,415,3460,437,3284,453,3021,471,3020,466,3283,448,3459,431,3637,409,3679,402"/>
<area shape="rect" title=" " alt="" coords="3371,460,3429,485"/>
<area shape="poly" title=" " alt="" coords="3684,407,3443,464,3442,459,3683,402"/>
<area shape="poly" title=" " alt="" coords="139,322,193,368,228,391,266,410,316,423,382,435,545,452,713,462,844,467,843,473,712,467,544,457,381,440,314,428,264,414,226,396,190,372,136,326"/>
<area shape="poly" title=" " alt="" coords="233,316,390,339,461,354,512,370,528,380,538,391,547,401,562,409,666,418,908,427,1641,444,2926,468,2926,473,1640,450,908,432,666,423,561,415,544,405,534,395,524,384,510,374,460,359,389,344,232,321"/>
<area shape="rect" href="TargetSubtargetInfo_8h.html" title=" " alt="" coords="277,372,499,412"/>
<area shape="poly" title=" " alt="" coords="179,322,317,365,315,370,177,327"/>
<area shape="poly" title=" " alt="" coords="499,408,845,461,844,466,498,413"/>
<area shape="poly" title=" " alt="" coords="2465,226,2526,240,2581,260,2601,273,2613,288,2614,306,2603,326,2588,339,2568,349,2518,364,2457,371,2389,374,2256,372,2154,375,2117,380,2116,375,2153,369,2256,367,2389,368,2456,366,2517,358,2566,344,2585,334,2599,322,2609,305,2608,290,2597,277,2578,265,2525,245,2464,231"/>
<area shape="poly" title=" " alt="" coords="2465,217,2626,224,2819,236,2988,255,3047,267,3080,282,3093,298,3097,315,3093,348,3089,380,3093,395,3103,410,3132,434,3159,448,3187,454,3215,455,3279,452,3316,452,3357,457,3357,463,3316,458,3279,457,3215,460,3186,459,3157,453,3129,438,3099,414,3088,397,3084,380,3088,347,3092,315,3088,300,3077,286,3046,272,2987,260,2819,241,2626,229,2465,222"/>
<area shape="poly" title=" " alt="" coords="2314,222,1367,250,860,269,688,278,605,287,571,299,527,320,435,368,432,363,524,315,569,294,603,281,688,273,860,263,1367,244,2314,217"/>
<area shape="rect" href="AArch64FrameLowering_8h.html" title=" " alt="" coords="1771,291,1959,317"/>
<area shape="poly" title=" " alt="" coords="2317,231,1972,287,1943,292,1942,286,1972,281,2316,226"/>
<area shape="rect" href="AArch64ISelLowering_8h.html" title=" " alt="" coords="1984,291,2155,317"/>
<area shape="poly" title=" " alt="" coords="2347,231,2126,290,2125,285,2345,226"/>
<area shape="rect" href="AArch64InstrInfo_8h.html" title=" " alt="" coords="2665,291,2807,317"/>
<area shape="poly" title=" " alt="" coords="2436,226,2677,286,2676,291,2435,231"/>
<area shape="rect" href="AArch64RegisterInfo_8h.html" title=" " alt="" coords="2369,379,2535,405"/>
<area shape="poly" title=" " alt="" coords="2314,220,2115,223,1868,233,1750,241,1649,252,1573,267,1548,276,1534,286,1528,295,1526,304,1528,313,1534,322,1552,333,1582,342,1675,355,1796,363,1934,366,2198,366,2356,369,2387,374,2387,379,2356,375,2198,372,1933,371,1796,368,1674,361,1581,347,1550,338,1530,326,1523,315,1520,304,1523,293,1530,282,1546,272,1572,262,1648,247,1750,236,1868,227,2115,218,2314,215"/>
<area shape="rect" href="AArch64SelectionDAGInfo_8h.html" title=" " alt="" coords="2179,291,2381,317"/>
<area shape="poly" title=" " alt="" coords="2376,231,2307,285,2304,280,2373,227"/>
<area shape="rect" href="CallLowering_8h.html" title="This file describes how to lower LLVM calls to machine code calls." alt="" coords="1491,372,1675,412"/>
<area shape="poly" title=" " alt="" coords="2314,220,2109,222,1854,232,1732,240,1626,252,1548,267,1522,276,1507,286,1501,295,1500,304,1506,324,1522,344,1544,362,1540,366,1519,347,1501,326,1494,304,1497,293,1503,282,1520,271,1547,262,1626,246,1731,235,1853,226,2109,217,2314,215"/>
<area shape="rect" href="InlineAsmLowering_8h.html" title="This file describes how to lower LLVM inline asm to machine code INLINEASM." alt="" coords="2405,284,2589,324"/>
<area shape="poly" title=" " alt="" coords="2406,227,2465,273,2461,278,2402,231"/>
<area shape="rect" href="InstructionSelector_8h.html" title=" " alt="" coords="2883,284,3067,324"/>
<area shape="poly" title=" " alt="" coords="2466,226,2869,285,2869,290,2465,231"/>
<area shape="rect" href="LegalizerInfo_8h.html" title="Interface for Targets to specify which operations they can successfully select and how the others sho..." alt="" coords="875,284,1059,324"/>
<area shape="poly" title=" " alt="" coords="2314,223,1704,247,1346,266,1073,287,1072,281,1346,260,1704,242,2314,217"/>
<area shape="rect" href="RegisterBankInfo_8h.html" title=" " alt="" coords="1699,372,1904,412"/>
<area shape="poly" title=" " alt="" coords="2314,220,2112,223,1861,232,1741,240,1638,252,1561,267,1535,276,1521,286,1514,295,1513,303,1521,322,1540,333,1579,344,1686,368,1685,373,1578,350,1538,338,1517,326,1507,304,1510,293,1517,282,1533,271,1559,262,1637,247,1740,235,1861,227,2112,217,2314,215"/>
<area shape="rect" href="DataLayout_8h.html" title=" " alt="" coords="3113,379,3271,405"/>
<area shape="poly" title=" " alt="" coords="2465,218,2634,226,2839,240,3022,258,3086,269,3124,282,3146,299,3163,321,3186,365,3181,368,3159,324,3142,303,3121,286,3085,275,3021,264,2839,245,2634,232,2465,223"/>
<area shape="poly" title=" " alt="" coords="2683,319,2646,327,2358,375,2330,379,2329,374,2357,369,2645,321,2682,314"/>
<area shape="poly" title=" " alt="" coords="2763,314,2870,359,3011,409,3107,435,3196,455,3195,460,3106,440,3010,415,2868,364,2761,319"/>
<area shape="poly" title=" " alt="" coords="2698,319,2504,378,2502,373,2697,314"/>
<area shape="poly" title=" " alt="" coords="2400,407,2356,415,2184,430,1947,446,1494,469,1494,464,1947,440,2183,425,2356,409,2399,402"/>
<area shape="poly" title=" " alt="" coords="1636,410,1757,453,1755,458,1634,415"/>
<area shape="poly" title=" " alt="" coords="1675,408,1687,409,1872,427,2060,441,2424,459,2729,467,2926,469,2926,474,2729,472,2424,465,2060,447,1871,433,1686,415,1675,413"/>
<area shape="poly" title=" " alt="" coords="2986,323,3014,367,3034,390,3058,410,3086,426,3117,439,3180,457,3178,462,3115,444,3084,431,3054,414,3031,394,3010,370,2982,326"/>
<area shape="poly" title=" " alt="" coords="3067,318,3384,371,3383,376,3066,323"/>
<area shape="poly" title=" " alt="" coords="2977,324,2976,447,2971,447,2972,324"/>
<area shape="poly" title=" " alt="" coords="979,323,1003,366,998,368,975,326"/>
<area shape="poly" title=" " alt="" coords="947,326,929,346,913,368,907,391,909,401,915,410,939,416,998,422,1201,434,1820,452,2489,463,2927,468,2927,474,2489,468,1820,457,1200,439,998,428,938,421,912,414,904,403,902,391,909,366,924,342,943,322"/>
<area shape="poly" title=" " alt="" coords="906,327,738,378,736,373,904,322"/>
<area shape="poly" title=" " alt="" coords="1804,412,1804,446,1799,446,1799,412"/>
<area shape="poly" title=" " alt="" coords="1699,413,1687,415,1472,437,1261,453,948,472,948,466,1261,448,1472,431,1686,409,1698,408"/>
<area shape="poly" title=" " alt="" coords="1905,408,1916,409,2148,429,2344,441,2517,447,2678,449,3012,449,3441,457,3635,465,3635,470,3441,463,3012,454,2678,454,2517,452,2344,446,2147,435,1916,415,1904,413"/>
<area shape="poly" title=" " alt="" coords="3113,401,2864,415,1921,467,1921,462,2864,409,3112,395"/>
<area shape="poly" title=" " alt="" coords="3161,407,3019,458,3017,453,3159,402"/>
<area shape="poly" title=" " alt="" coords="3223,402,3358,453,3357,458,3221,407"/>
<area shape="poly" title=" " alt="" coords="2864,143,2476,204,2475,199,2864,138"/>
<area shape="poly" title=" " alt="" coords="2926,143,2762,284,2758,280,2922,139"/>
<area shape="poly" title=" " alt="" coords="2947,139,2981,185,3006,211,3034,234,3051,244,3068,249,3100,254,3130,260,3146,268,3162,282,3176,302,3185,323,3193,365,3188,366,3180,325,3171,304,3158,286,3143,273,3129,265,3099,259,3067,254,3049,249,3030,238,3002,215,2977,188,2943,143"/>
<area shape="rect" href="llvm_2Target_2TargetMachine_8h.html" title=" " alt="" coords="3243,291,3450,317"/>
<area shape="poly" title=" " alt="" coords="2956,139,3035,194,3097,234,3184,265,3268,286,3266,291,3182,270,3095,238,3032,198,2953,143"/>
<area shape="poly" title=" " alt="" coords="3344,318,3283,449,3278,447,3339,316"/>
<area shape="poly" title=" " alt="" coords="3353,316,3395,446,3390,448,3348,318"/>
<area shape="poly" title=" " alt="" coords="3327,319,3226,375,3223,370,3325,315"/>
<area shape="poly" title=" " alt="" coords="591,231,461,281,459,276,589,226"/>
<area shape="poly" title=" " alt="" coords="553,231,243,284,242,279,552,226"/>
<area shape="poly" title=" " alt="" coords="667,226,878,278,877,283,666,231"/>
<area shape="rect" href="LegalizerHelper_8h.html" title=" " alt="" coords="616,284,800,324"/>
<area shape="poly" title=" " alt="" coords="634,227,680,272,677,276,630,231"/>
<area shape="poly" title=" " alt="" coords="706,325,695,367,690,365,701,324"/>
<area shape="poly" title=" " alt="" coords="801,314,863,321,1146,345,1428,369,1477,375,1476,380,1428,375,1145,351,862,327,800,320"/>
<area shape="poly" title=" " alt="" coords="528,150,448,192,445,187,525,146"/>
<area shape="poly" title=" " alt="" coords="4022,237,4009,274,3987,322,3956,371,3916,414,3872,441,3823,459,3821,454,3869,437,3913,410,3952,368,3982,319,4004,272,4017,235"/>
<area shape="poly" title=" " alt="" coords="3609,237,3589,279,3559,326,3524,364,3520,361,3555,322,3584,276,3604,235"/>
<area shape="poly" title=" " alt="" coords="3630,235,3719,366,3714,369,3625,238"/>
<area shape="poly" title=" " alt="" coords="3522,230,3409,239,2935,258,2534,265,2181,264,1852,259,1523,254,1170,254,769,264,295,287,246,290,246,285,294,281,768,258,1170,249,1523,249,1852,253,2181,259,2534,260,2935,253,3409,233,3522,225"/>
<area shape="poly" title=" " alt="" coords="4245,231,4185,268,4093,318,3982,371,3865,415,3747,442,3629,460,3523,469,3443,473,3443,468,3523,464,3628,454,3746,437,3863,409,3980,366,4091,313,4182,263,4242,226"/>
</map>
</div>
</div>
<p><a href="AArch64PostLegalizerLowering_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents a pseudo instruction which replaces a G_SHUFFLE_VECTOR.  <a href="structShuffleVectorPseudo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="namespaces" name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is an optimization pass for GlobalISel generic memory operations. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d" id="r_ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;aarch64-postlegalizer-lowering&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bba2190ebf3aed8aecc1d018df5c9b6" id="r_a2bba2190ebf3aed8aecc1d018df5c9b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2bba2190ebf3aed8aecc1d018df5c9b6">AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_DEPS</a></td></tr>
<tr class="separator:a2bba2190ebf3aed8aecc1d018df5c9b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a674c87e054235a566d281c1f3de80de1" id="r_a674c87e054235a566d281c1f3de80de1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a674c87e054235a566d281c1f3de80de1">AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_H</a></td></tr>
<tr class="separator:a674c87e054235a566d281c1f3de80de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06deb0e95635d415388705418ecc4d8e" id="r_a06deb0e95635d415388705418ecc4d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a06deb0e95635d415388705418ecc4d8e">AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_CPP</a></td></tr>
<tr class="separator:a06deb0e95635d415388705418ecc4d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ae0608a3448ce9580e9608fe739b01038" id="r_ae0608a3448ce9580e9608fe739b01038"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae0608a3448ce9580e9608fe739b01038">isREVMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="classunsigned.html">unsigned</a> EltSize, <a class="el" href="classunsigned.html">unsigned</a> NumElts, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="TarWriter_8cpp.html#aac035f4156e2604bfa42ba22c17b83ee">BlockSize</a>)</td></tr>
<tr class="memdesc:ae0608a3448ce9580e9608fe739b01038"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if a vector shuffle corresponds to a REV instruction with the specified blocksize.  <br /></td></tr>
<tr class="separator:ae0608a3448ce9580e9608fe739b01038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7dd9d6aaccc65666a11d717290db142" id="r_ac7dd9d6aaccc65666a11d717290db142"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac7dd9d6aaccc65666a11d717290db142">isTRNMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="classunsigned.html">unsigned</a> NumElts, <a class="el" href="classunsigned.html">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="memdesc:ac7dd9d6aaccc65666a11d717290db142"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines if <code>M</code> is a shuffle vector mask for a TRN of <code>NumElts</code>.  <br /></td></tr>
<tr class="separator:ac7dd9d6aaccc65666a11d717290db142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76d36880c57509971b8db9d21adf0f35" id="r_a76d36880c57509971b8db9d21adf0f35"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; std::pair&lt; <a class="el" href="classbool.html">bool</a>, <a class="el" href="classuint64__t.html">uint64_t</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a76d36880c57509971b8db9d21adf0f35">getExtMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="classunsigned.html">unsigned</a> NumElts)</td></tr>
<tr class="memdesc:a76d36880c57509971b8db9d21adf0f35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if a G_EXT instruction can handle a shuffle mask <code>M</code> when the vector sources of the shuffle are different.  <br /></td></tr>
<tr class="separator:a76d36880c57509971b8db9d21adf0f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf7731ae350945fbd3ef5e614cbef5a9" id="r_acf7731ae350945fbd3ef5e614cbef5a9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acf7731ae350945fbd3ef5e614cbef5a9">isUZPMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="classunsigned.html">unsigned</a> NumElts, <a class="el" href="classunsigned.html">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="memdesc:acf7731ae350945fbd3ef5e614cbef5a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines if <code>M</code> is a shuffle vector mask for a UZP of <code>NumElts</code>.  <br /></td></tr>
<tr class="separator:acf7731ae350945fbd3ef5e614cbef5a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc794c48dab43b6b663bbb9d00c0c86c" id="r_abc794c48dab43b6b663bbb9d00c0c86c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abc794c48dab43b6b663bbb9d00c0c86c">isZipMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="classunsigned.html">unsigned</a> NumElts, <a class="el" href="classunsigned.html">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="separator:abc794c48dab43b6b663bbb9d00c0c86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10f060fed83cfbf05a00b4093011f160" id="r_a10f060fed83cfbf05a00b4093011f160"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; std::pair&lt; <a class="el" href="classbool.html">bool</a>, int &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a10f060fed83cfbf05a00b4093011f160">isINSMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, int NumInputElements)</td></tr>
<tr class="memdesc:a10f060fed83cfbf05a00b4093011f160"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function for matchINS.  <br /></td></tr>
<tr class="separator:a10f060fed83cfbf05a00b4093011f160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd9700a26610b64f4c99a91625fea4b7" id="r_abd9700a26610b64f4c99a91625fea4b7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abd9700a26610b64f4c99a91625fea4b7">matchREV</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo)</td></tr>
<tr class="separator:abd9700a26610b64f4c99a91625fea4b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a478ea65eb8e4ad3aaeb0f198fe40e236" id="r_a478ea65eb8e4ad3aaeb0f198fe40e236"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a478ea65eb8e4ad3aaeb0f198fe40e236">matchTRN</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo)</td></tr>
<tr class="separator:a478ea65eb8e4ad3aaeb0f198fe40e236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a389c68bf80cb275e6a6ea1b7dfda0915" id="r_a389c68bf80cb275e6a6ea1b7dfda0915"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a389c68bf80cb275e6a6ea1b7dfda0915">matchUZP</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo)</td></tr>
<tr class="separator:a389c68bf80cb275e6a6ea1b7dfda0915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b5f128a82ba926b451c442467400631" id="r_a7b5f128a82ba926b451c442467400631"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b5f128a82ba926b451c442467400631">matchZip</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo)</td></tr>
<tr class="separator:a7b5f128a82ba926b451c442467400631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ad9efac20a39021c3f631dedbdbcd87" id="r_a5ad9efac20a39021c3f631dedbdbcd87"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5ad9efac20a39021c3f631dedbdbcd87">matchDupFromInsertVectorElt</a> (int Lane, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo)</td></tr>
<tr class="memdesc:a5ad9efac20a39021c3f631dedbdbcd87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function for matchDup.  <br /></td></tr>
<tr class="separator:a5ad9efac20a39021c3f631dedbdbcd87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a02de5ec94987be379e880db7c29913" id="r_a2a02de5ec94987be379e880db7c29913"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2a02de5ec94987be379e880db7c29913">matchDupFromBuildVector</a> (int Lane, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo)</td></tr>
<tr class="memdesc:a2a02de5ec94987be379e880db7c29913"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function for matchDup.  <br /></td></tr>
<tr class="separator:a2a02de5ec94987be379e880db7c29913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ab2dfd44caad98e080e10ea9caa319a" id="r_a5ab2dfd44caad98e080e10ea9caa319a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5ab2dfd44caad98e080e10ea9caa319a">matchDup</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo)</td></tr>
<tr class="separator:a5ab2dfd44caad98e080e10ea9caa319a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7252860eb32b0f821a3f71f54f2cf170" id="r_a7252860eb32b0f821a3f71f54f2cf170"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7252860eb32b0f821a3f71f54f2cf170">matchEXT</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo)</td></tr>
<tr class="separator:a7252860eb32b0f821a3f71f54f2cf170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6341fc46ec30b1e834c0d590644f6e7" id="r_ad6341fc46ec30b1e834c0d590644f6e7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad6341fc46ec30b1e834c0d590644f6e7">applyShuffleVectorPseudo</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo)</td></tr>
<tr class="memdesc:ad6341fc46ec30b1e834c0d590644f6e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace a G_SHUFFLE_VECTOR instruction with a pseudo.  <br /></td></tr>
<tr class="separator:ad6341fc46ec30b1e834c0d590644f6e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af28e5fe5afdbb39ffd21746b703b7d61" id="r_af28e5fe5afdbb39ffd21746b703b7d61"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af28e5fe5afdbb39ffd21746b703b7d61">applyEXT</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;MatchInfo)</td></tr>
<tr class="memdesc:af28e5fe5afdbb39ffd21746b703b7d61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace a G_SHUFFLE_VECTOR instruction with G_EXT.  <br /></td></tr>
<tr class="separator:af28e5fe5afdbb39ffd21746b703b7d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a42423b3bdc08ff09c012b790da2949" id="r_a5a42423b3bdc08ff09c012b790da2949"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5a42423b3bdc08ff09c012b790da2949">matchINS</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, std::tuple&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, int, <a class="el" href="classllvm_1_1Register.html">Register</a>, int &gt; &amp;MatchInfo)</td></tr>
<tr class="memdesc:a5a42423b3bdc08ff09c012b790da2949"><td class="mdescLeft">&#160;</td><td class="mdescRight">Match a G_SHUFFLE_VECTOR with a mask which corresponds to a G_INSERT_VECTOR_ELT and G_EXTRACT_VECTOR_ELT pair.  <br /></td></tr>
<tr class="separator:a5a42423b3bdc08ff09c012b790da2949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2735db4c98e722e87ff36d38f22f4393" id="r_a2735db4c98e722e87ff36d38f22f4393"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2735db4c98e722e87ff36d38f22f4393">applyINS</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;Builder, std::tuple&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, int, <a class="el" href="classllvm_1_1Register.html">Register</a>, int &gt; &amp;MatchInfo)</td></tr>
<tr class="separator:a2735db4c98e722e87ff36d38f22f4393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52c0e4df8bf84a861e94ae423c2706db" id="r_a52c0e4df8bf84a861e94ae423c2706db"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a52c0e4df8bf84a861e94ae423c2706db">isVShiftRImm</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1LLT.html">LLT</a> Ty, int64_t &amp;Cnt)</td></tr>
<tr class="memdesc:a52c0e4df8bf84a861e94ae423c2706db"><td class="mdescLeft">&#160;</td><td class="mdescRight">isVShiftRImm - Check if this is a valid vector for the immediate operand of a vector shift right operation.  <br /></td></tr>
<tr class="separator:a52c0e4df8bf84a861e94ae423c2706db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e5ef068d1cda9caeae71e964bd05082" id="r_a1e5ef068d1cda9caeae71e964bd05082"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1e5ef068d1cda9caeae71e964bd05082">matchVAshrLshrImm</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, int64_t &amp;Imm)</td></tr>
<tr class="memdesc:a1e5ef068d1cda9caeae71e964bd05082"><td class="mdescLeft">&#160;</td><td class="mdescRight">Match a vector G_ASHR or G_LSHR with a valid immediate shift.  <br /></td></tr>
<tr class="separator:a1e5ef068d1cda9caeae71e964bd05082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47eec971e964d5999d3083403b0e9d33" id="r_a47eec971e964d5999d3083403b0e9d33"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a47eec971e964d5999d3083403b0e9d33">applyVAshrLshrImm</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, int64_t &amp;Imm)</td></tr>
<tr class="separator:a47eec971e964d5999d3083403b0e9d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac266ec686efad8f75be1c75a50148033" id="r_ac266ec686efad8f75be1c75a50148033"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; std::pair&lt; <a class="el" href="classuint64__t.html">uint64_t</a>, <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac266ec686efad8f75be1c75a50148033">tryAdjustICmpImmAndPred</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:ac266ec686efad8f75be1c75a50148033"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine if it is possible to modify the <code>RHS</code> and predicate <code>P</code> of a G_ICMP instruction such that the right-hand side is an arithmetic immediate.  <br /></td></tr>
<tr class="separator:ac266ec686efad8f75be1c75a50148033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad735ef5a758daa4baa0ff66a98ab2e04" id="r_ad735ef5a758daa4baa0ff66a98ab2e04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad735ef5a758daa4baa0ff66a98ab2e04">matchAdjustICmpImmAndPred</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, std::pair&lt; <a class="el" href="classuint64__t.html">uint64_t</a>, <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> &gt; &amp;MatchInfo)</td></tr>
<tr class="memdesc:ad735ef5a758daa4baa0ff66a98ab2e04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine whether or not it is possible to update the RHS and predicate of a G_ICMP instruction such that the RHS will be selected as an arithmetic immediate.  <br /></td></tr>
<tr class="separator:ad735ef5a758daa4baa0ff66a98ab2e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4fedf9318d495df50d4816e74164e96" id="r_aa4fedf9318d495df50d4816e74164e96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa4fedf9318d495df50d4816e74164e96">applyAdjustICmpImmAndPred</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, std::pair&lt; <a class="el" href="classuint64__t.html">uint64_t</a>, <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> &gt; &amp;MatchInfo, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB, <a class="el" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;Observer)</td></tr>
<tr class="separator:aa4fedf9318d495df50d4816e74164e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a557d10a9abba96ca5d850418a59e7c1e" id="r_a557d10a9abba96ca5d850418a59e7c1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a557d10a9abba96ca5d850418a59e7c1e">matchDupLane</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, int &gt; &amp;MatchInfo)</td></tr>
<tr class="separator:a557d10a9abba96ca5d850418a59e7c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae1a9fca6f493f19f6a04611ab92ad99" id="r_aae1a9fca6f493f19f6a04611ab92ad99"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aae1a9fca6f493f19f6a04611ab92ad99">applyDupLane</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, int &gt; &amp;MatchInfo)</td></tr>
<tr class="separator:aae1a9fca6f493f19f6a04611ab92ad99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fe53f4183a7254749d95b9983c1821e" id="r_a9fe53f4183a7254749d95b9983c1821e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9fe53f4183a7254749d95b9983c1821e">matchBuildVectorToDup</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:a9fe53f4183a7254749d95b9983c1821e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6b03144dd45d020cb9695a6753ed955" id="r_af6b03144dd45d020cb9695a6753ed955"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af6b03144dd45d020cb9695a6753ed955">applyBuildVectorToDup</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>)</td></tr>
<tr class="separator:af6b03144dd45d020cb9695a6753ed955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af24be4cf93a9f2146e418323139365a4" id="r_af24be4cf93a9f2146e418323139365a4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af24be4cf93a9f2146e418323139365a4">getCmpOperandFoldingProfit</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> CmpOp, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:af24be4cf93a9f2146e418323139365a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f345b55b96da4a20d58ea5a192c1164" id="r_a6f345b55b96da4a20d58ea5a192c1164"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6f345b55b96da4a20d58ea5a192c1164">trySwapICmpOperands</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:a6f345b55b96da4a20d58ea5a192c1164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a6d4691de5fa210fc07c50632aa86cf" id="r_a8a6d4691de5fa210fc07c50632aa86cf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8a6d4691de5fa210fc07c50632aa86cf">applySwapICmpOperands</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;Observer)</td></tr>
<tr class="separator:a8a6d4691de5fa210fc07c50632aa86cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b7605c2495543d22fef2ff8f8469bc8" id="r_a2b7605c2495543d22fef2ff8f8469bc8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="MemDepPrinter_8cpp.html#a470d8721ad7c3b718e9daeabdaeb4700">std::function</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>(<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;)&gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2b7605c2495543d22fef2ff8f8469bc8">getVectorFCMP</a> (<a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> CC, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="classbool.html">bool</a> IsZero, <a class="el" href="classbool.html">bool</a> NoNans, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:a2b7605c2495543d22fef2ff8f8469bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a056cb27e491a1f27a33646e390b4ac12" id="r_a056cb27e491a1f27a33646e390b4ac12"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a056cb27e491a1f27a33646e390b4ac12">lowerVectorFCMP</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB)</td></tr>
<tr class="memdesc:a056cb27e491a1f27a33646e390b4ac12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector G_FCMP <code>MI</code> into an AArch64-specific pseudo.  <br /></td></tr>
<tr class="separator:a056cb27e491a1f27a33646e390b4ac12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaecbef2bb75ef349cccb7c2e8ee16d09" id="r_aaecbef2bb75ef349cccb7c2e8ee16d09"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaecbef2bb75ef349cccb7c2e8ee16d09">matchFormTruncstore</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg)</td></tr>
<tr class="separator:aaecbef2bb75ef349cccb7c2e8ee16d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fb29c85e92827ef1573c3e876db4efd" id="r_a6fb29c85e92827ef1573c3e876db4efd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6fb29c85e92827ef1573c3e876db4efd">applyFormTruncstore</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;Observer, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg)</td></tr>
<tr class="separator:a6fb29c85e92827ef1573c3e876db4efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add6a10c10fdbc00ddb2ae110effc4184" id="r_add6a10c10fdbc00ddb2ae110effc4184"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#add6a10c10fdbc00ddb2ae110effc4184">INITIALIZE_PASS_BEGIN</a> (AArch64PostLegalizerLowering, <a class="el" href="GenericCycleImpl_8h.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>, &quot;Lower AArch64 MachineInstrs after legalization&quot;, false, false) <a class="el" href="PassSupport_8h.html#a74ce8276b89067e806f67c45a6d92575">INITIALIZE_PASS_END</a>(AArch64PostLegalizerLowering</td></tr>
<tr class="separator:add6a10c10fdbc00ddb2ae110effc4184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cf2d86ae5ed2a3207d2a752871a3373" id="r_a5cf2d86ae5ed2a3207d2a752871a3373"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a5cf2d86ae5ed2a3207d2a752871a3373">llvm::createAArch64PostLegalizerLowering</a> ()</td></tr>
<tr class="separator:a5cf2d86ae5ed2a3207d2a752871a3373"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a030569d5a541b6110f2ae1b6a3413a58" id="r_a030569d5a541b6110f2ae1b6a3413a58"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a030569d5a541b6110f2ae1b6a3413a58">DEBUG_TYPE</a></td></tr>
<tr class="separator:a030569d5a541b6110f2ae1b6a3413a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a654dadbb91ca951ac5172c79a97eb84d" id="r_a654dadbb91ca951ac5172c79a97eb84d"><td class="memItemLeft" align="right" valign="top">Lower AArch64 MachineInstrs after&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a654dadbb91ca951ac5172c79a97eb84d">legalization</a></td></tr>
<tr class="separator:a654dadbb91ca951ac5172c79a97eb84d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86f36c0270a06b82c32f1028c82f61a7" id="r_a86f36c0270a06b82c32f1028c82f61a7"><td class="memItemLeft" align="right" valign="top">Lower AArch64 MachineInstrs after&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a86f36c0270a06b82c32f1028c82f61a7">false</a></td></tr>
<tr class="separator:a86f36c0270a06b82c32f1028c82f61a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Post-legalization lowering for instructions. </p>
<p>This is used to offload pattern matching from the selector.</p>
<p>For example, this combiner will notice that a G_SHUFFLE_VECTOR is actually a G_ZIP, G_UZP, etc.</p>
<p>General optimization combines should be handled by either the AArch64PostLegalizerCombiner or the AArch64PreLegalizerCombiner. </p>

<p class="definition">Definition in file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a06deb0e95635d415388705418ecc4d8e" name="a06deb0e95635d415388705418ecc4d8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06deb0e95635d415388705418ecc4d8e">&#9670;&#160;</a></span>AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_CPP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_CPP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l01012">1012</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

</div>
</div>
<a id="a2bba2190ebf3aed8aecc1d018df5c9b6" name="a2bba2190ebf3aed8aecc1d018df5c9b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bba2190ebf3aed8aecc1d018df5c9b6">&#9670;&#160;</a></span>AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_DEPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_DEPS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00979">979</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

</div>
</div>
<a id="a674c87e054235a566d281c1f3de80de1" name="a674c87e054235a566d281c1f3de80de1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a674c87e054235a566d281c1f3de80de1">&#9670;&#160;</a></span>AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_H</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00984">984</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

</div>
</div>
<a id="ad78e062f62e0d6e453941fb4ca843e4d" name="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&#160;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;aarch64-postlegalizer-lowering&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00045">45</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="aa4fedf9318d495df50d4816e74164e96" name="aa4fedf9318d495df50d4816e74164e96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4fedf9318d495df50d4816e74164e96">&#9670;&#160;</a></span>applyAdjustICmpImmAndPred()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> applyAdjustICmpImmAndPred </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::pair&lt; <a class="el" href="classuint64__t.html">uint64_t</a>, <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>MatchInfo</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MIB</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Observer</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00629">629</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00283">llvm::MachineIRBuilder::buildConstant()</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html#a45a05a932f80f51023592ff5131d56a5">llvm::GISelChangeObserver::changedInstr()</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html#a1f637715070a99aa4140444e12697f9a">llvm::GISelChangeObserver::changingInstr()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00287">llvm::MachineIRBuilder::getMRI()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineIRBuilder_8h_source.html#l00349">llvm::MachineIRBuilder::setInstrAndDebugLoc()</a>.</p>

</div>
</div>
<a id="af6b03144dd45d020cb9695a6753ed955" name="af6b03144dd45d020cb9695a6753ed955"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6b03144dd45d020cb9695a6753ed955">&#9670;&#160;</a></span>applyBuildVectorToDup()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> applyBuildVectorToDup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00736">736</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>.</p>

</div>
</div>
<a id="aae1a9fca6f493f19f6a04611ab92ad99" name="aae1a9fca6f493f19f6a04611ab92ad99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae1a9fca6f493f19f6a04611ab92ad99">&#9670;&#160;</a></span>applyDupLane()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> applyDupLane </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, int &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>MatchInfo</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00696">696</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00074">llvm::LLT::fixed_vector()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

</div>
</div>
<a id="af28e5fe5afdbb39ffd21746b703b7d61" name="af28e5fe5afdbb39ffd21746b703b7d61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af28e5fe5afdbb39ffd21746b703b7d61">&#9670;&#160;</a></span>applyEXT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> applyEXT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MatchInfo</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Replace a G_SHUFFLE_VECTOR instruction with G_EXT. </p>
<p>Special-cased because the constant operand must be emitted as a G_CONSTANT for the imported tablegen patterns to work. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00407">407</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8cpp_source.html#l00283">llvm::MachineIRBuilder::buildConstant()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00374">llvm::MachineIRBuilder::buildInstr()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00055">ShuffleVectorPseudo::Opc</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, and <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00057">ShuffleVectorPseudo::SrcOps</a>.</p>

</div>
</div>
<a id="a6fb29c85e92827ef1573c3e876db4efd" name="a6fb29c85e92827ef1573c3e876db4efd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fb29c85e92827ef1573c3e876db4efd">&#9670;&#160;</a></span>applyFormTruncstore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> applyFormTruncstore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Observer</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SrcReg</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00968">968</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html#a45a05a932f80f51023592ff5131d56a5">llvm::GISelChangeObserver::changedInstr()</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html#a1f637715070a99aa4140444e12697f9a">llvm::GISelChangeObserver::changingInstr()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>.</p>

</div>
</div>
<a id="a2735db4c98e722e87ff36d38f22f4393" name="a2735db4c98e722e87ff36d38f22f4393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2735db4c98e722e87ff36d38f22f4393">&#9670;&#160;</a></span>applyINS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> applyINS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Builder</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::tuple&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, int, <a class="el" href="classllvm_1_1Register.html">Register</a>, int &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>MatchInfo</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00456">456</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

</div>
</div>
<a id="ad6341fc46ec30b1e834c0d590644f6e7" name="ad6341fc46ec30b1e834c0d590644f6e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6341fc46ec30b1e834c0d590644f6e7">&#9670;&#160;</a></span>applyShuffleVectorPseudo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> applyShuffleVectorPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MatchInfo</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Replace a G_SHUFFLE_VECTOR instruction with a pseudo. </p>
<p><code>Opc</code> is the opcode to use. <code>MI</code> is the G_SHUFFLE_VECTOR. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00396">396</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineIRBuilder_8h_source.html#l00374">llvm::MachineIRBuilder::buildInstr()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00055">ShuffleVectorPseudo::Opc</a>, and <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00057">ShuffleVectorPseudo::SrcOps</a>.</p>

</div>
</div>
<a id="a8a6d4691de5fa210fc07c50632aa86cf" name="a8a6d4691de5fa210fc07c50632aa86cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a6d4691de5fa210fc07c50632aa86cf">&#9670;&#160;</a></span>applySwapICmpOperands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> applySwapICmpOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Observer</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00839">839</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="classllvm_1_1GISelChangeObserver.html#a45a05a932f80f51023592ff5131d56a5">llvm::GISelChangeObserver::changedInstr()</a>, <a class="el" href="InstrTypes_8h_source.html#l00849">llvm::CmpInst::getSwappedPredicate()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>.</p>

</div>
</div>
<a id="a47eec971e964d5999d3083403b0e9d33" name="a47eec971e964d5999d3083403b0e9d33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47eec971e964d5999d3083403b0e9d33">&#9670;&#160;</a></span>applyVAshrLshrImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> applyVAshrLshrImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>Imm</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00499">499</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00283">llvm::MachineIRBuilder::buildConstant()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00374">llvm::MachineIRBuilder::buildInstr()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

</div>
</div>
<a id="af24be4cf93a9f2146e418323139365a4" name="af24be4cf93a9f2146e418323139365a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af24be4cf93a9f2146e418323139365a4">&#9670;&#160;</a></span>getCmpOperandFoldingProfit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getCmpOperandFoldingProfit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>CmpOp</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>how many instructions would be saved by folding a G_ICMP's shift and/or extension operations. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00747">747</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00459">llvm::getDefIgnoringCopies()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00407">llvm::getIConstantVRegValWithLookThrough()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00802">trySwapICmpOperands()</a>.</p>

</div>
</div>
<a id="a76d36880c57509971b8db9d21adf0f35" name="a76d36880c57509971b8db9d21adf0f35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76d36880c57509971b8db9d21adf0f35">&#9670;&#160;</a></span>getExtMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; std::pair&lt; <a class="el" href="classbool.html">bool</a>, <a class="el" href="classuint64__t.html">uint64_t</a> &gt; &gt; getExtMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumElts</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if a G_EXT instruction can handle a shuffle mask <code>M</code> when the vector sources of the shuffle are different. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00111">111</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01624">llvm::any_of()</a>, <a class="el" href="STLExtras_8h_source.html#l01644">llvm::find_if()</a>, <a class="el" href="APInt_8h_source.html#l01466">llvm::APInt::getZExtValue()</a>, <a class="el" href="APInt_8h_source.html#l01652">llvm::APInt::logBase2()</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, and <a class="el" href="None_8h_source.html#l00024">llvm::None</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00373">matchEXT()</a>.</p>

</div>
</div>
<a id="a2b7605c2495543d22fef2ff8f8469bc8" name="a2b7605c2495543d22fef2ff8f8469bc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b7605c2495543d22fef2ff8f8469bc8">&#9670;&#160;</a></span>getVectorFCMP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="MemDepPrinter_8cpp.html#a470d8721ad7c3b718e9daeabdaeb4700">std::function</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>(<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;)&gt; getVectorFCMP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>CC</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>LHS</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>RHS</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsZero</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>NoNans</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>a function which builds a vector floating point compare instruction for a condition code <code>CC</code>. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">IsZero</td><td>- True if the comparison is against 0. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">NoNans</td><td>- True if the target has NoNansFPMath. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00857">857</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00255">llvm::AArch64CC::EQ</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00265">llvm::AArch64CC::GE</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00517">getReg()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00267">llvm::AArch64CC::GT</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00122">llvm::LLT::isVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00264">llvm::AArch64CC::LS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00259">llvm::AArch64CC::MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::NE</a>, and <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00911">lowerVectorFCMP()</a>.</p>

</div>
</div>
<a id="add6a10c10fdbc00ddb2ae110effc4184" name="add6a10c10fdbc00ddb2ae110effc4184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add6a10c10fdbc00ddb2ae110effc4184">&#9670;&#160;</a></span>INITIALIZE_PASS_BEGIN()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INITIALIZE_PASS_BEGIN </td>
          <td>(</td>
          <td class="paramtype">AArch64PostLegalizerLowering</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="GenericCycleImpl_8h.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a></td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Lower AArch64 MachineInstrs after legalization&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">false</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">false</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10f060fed83cfbf05a00b4093011f160" name="a10f060fed83cfbf05a00b4093011f160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10f060fed83cfbf05a00b4093011f160">&#9670;&#160;</a></span>isINSMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; std::pair&lt; <a class="el" href="classbool.html">bool</a>, int &gt; &gt; isINSMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>NumInputElements</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function for matchINS. </p>
<dl class="section return"><dt>Returns</dt><dd>a value when <code>M</code> is an ins mask for <code>NumInputElements</code>.</dd></dl>
<p>First element of the returned pair is true when the produced G_INSERT_VECTOR_ELT destination should be the LHS of the G_SHUFFLE_VECTOR.</p>
<p>Second element is the destination lane for the G_INSERT_VECTOR_ELT. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00193">193</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="None_8h_source.html#l00024">llvm::None</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00429">matchINS()</a>.</p>

</div>
</div>
<a id="ae0608a3448ce9580e9608fe739b01038" name="ae0608a3448ce9580e9608fe739b01038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0608a3448ce9580e9608fe739b01038">&#9670;&#160;</a></span>isREVMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isREVMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>EltSize</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumElts</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>BlockSize</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if a vector shuffle corresponds to a REV instruction with the specified blocksize. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00066">66</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="TarWriter_8cpp_source.html#l00033">BlockSize</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00218">matchREV()</a>.</p>

</div>
</div>
<a id="ac7dd9d6aaccc65666a11d717290db142" name="ac7dd9d6aaccc65666a11d717290db142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7dd9d6aaccc65666a11d717290db142">&#9670;&#160;</a></span>isTRNMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isTRNMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumElts</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>WhichResult</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Determines if <code>M</code> is a shuffle vector mask for a TRN of <code>NumElts</code>. </p>
<p>Whether or not G_TRN1 or G_TRN2 should be used is stored in <code>WhichResult</code>. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00095">95</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00247">matchTRN()</a>.</p>

</div>
</div>
<a id="acf7731ae350945fbd3ef5e614cbef5a9" name="acf7731ae350945fbd3ef5e614cbef5a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf7731ae350945fbd3ef5e614cbef5a9">&#9670;&#160;</a></span>isUZPMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUZPMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumElts</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>WhichResult</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Determines if <code>M</code> is a shuffle vector mask for a UZP of <code>NumElts</code>. </p>
<p>Whether or not G_UZP1 or G_UZP2 should be used is stored in <code>WhichResult</code>. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00153">153</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00268">matchUZP()</a>.</p>

</div>
</div>
<a id="a52c0e4df8bf84a861e94ae423c2706db" name="a52c0e4df8bf84a861e94ae423c2706db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52c0e4df8bf84a861e94ae423c2706db">&#9670;&#160;</a></span>isVShiftRImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isVShiftRImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a></td>          <td class="paramname"><span class="paramname"><em>Ty</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>Cnt</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isVShiftRImm - Check if this is a valid vector for the immediate operand of a vector shift right operation. </p>
<p>The value must be in the range: 1 &lt;= Value &lt;= ElementBits for a right shift. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00476">476</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00035">llvm::AArch64GISelUtils::getAArch64VectorSplatScalar()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00489">matchVAshrLshrImm()</a>.</p>

</div>
</div>
<a id="abc794c48dab43b6b663bbb9d00c0c86c" name="abc794c48dab43b6b663bbb9d00c0c86c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc794c48dab43b6b663bbb9d00c0c86c">&#9670;&#160;</a></span>isZipMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isZipMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumElts</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>WhichResult</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if <code>M</code> is a zip mask for a shuffle vector of <code>NumElts</code>. Whether or not G_ZIP1 or G_ZIP2 should be used is stored in <code>WhichResult</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00168">168</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00284">matchZip()</a>.</p>

</div>
</div>
<a id="a056cb27e491a1f27a33646e390b4ac12" name="a056cb27e491a1f27a33646e390b4ac12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a056cb27e491a1f27a33646e390b4ac12">&#9670;&#160;</a></span>lowerVectorFCMP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> lowerVectorFCMP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MIB</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector G_FCMP <code>MI</code> into an AArch64-specific pseudo. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00911">911</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00269">llvm::AArch64CC::AL</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l01621">llvm::MachineIRBuilder::buildNot()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l01606">llvm::MachineIRBuilder::buildOr()</a>, <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00153">llvm::AArch64GISelUtils::changeVectorFCMPPredToAArch64CC()</a>, <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00021">llvm::AArch64GISelUtils::getAArch64VectorSplat()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00094">llvm::MachineInstrBuilder::getReg()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00857">getVectorFCMP()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00122">llvm::LLT::isVector()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineIRBuilder_8h_source.html#l00349">llvm::MachineIRBuilder::setInstrAndDebugLoc()</a>.</p>

</div>
</div>
<a id="ad735ef5a758daa4baa0ff66a98ab2e04" name="ad735ef5a758daa4baa0ff66a98ab2e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad735ef5a758daa4baa0ff66a98ab2e04">&#9670;&#160;</a></span>matchAdjustICmpImmAndPred()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> matchAdjustICmpImmAndPred </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::pair&lt; <a class="el" href="classuint64__t.html">uint64_t</a>, <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>MatchInfo</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Determine whether or not it is possible to update the RHS and predicate of a G_ICMP instruction such that the RHS will be selected as an arithmetic immediate. </p>
<p><code>MI</code> - The G_ICMP instruction <code>MatchInfo</code> - The new RHS immediate and predicate on success</p>
<p>See tryAdjustICmpImmAndPred for valid transformations. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00616">616</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00520">tryAdjustICmpImmAndPred()</a>.</p>

</div>
</div>
<a id="a9fe53f4183a7254749d95b9983c1821e" name="a9fe53f4183a7254749d95b9983c1821e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fe53f4183a7254749d95b9983c1821e">&#9670;&#160;</a></span>matchBuildVectorToDup()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchBuildVectorToDup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00722">722</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00021">llvm::AArch64GISelUtils::getAArch64VectorSplat()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a5ab2dfd44caad98e080e10ea9caa319a" name="a5ab2dfd44caad98e080e10ea9caa319a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ab2dfd44caad98e080e10ea9caa319a">&#9670;&#160;</a></span>matchDup()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchDup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MatchInfo</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00356">356</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00349">llvm::getSplatIndex()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00340">matchDupFromBuildVector()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00301">matchDupFromInsertVectorElt()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a2a02de5ec94987be379e880db7c29913" name="a2a02de5ec94987be379e880db7c29913"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a02de5ec94987be379e880db7c29913">&#9670;&#160;</a></span>matchDupFromBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchDupFromBuildVector </td>
          <td>(</td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Lane</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MatchInfo</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function for matchDup. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00340">340</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00473">llvm::getOpcodeDef()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00356">matchDup()</a>.</p>

</div>
</div>
<a id="a5ad9efac20a39021c3f631dedbdbcd87" name="a5ad9efac20a39021c3f631dedbdbcd87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ad9efac20a39021c3f631dedbdbcd87">&#9670;&#160;</a></span>matchDupFromInsertVectorElt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchDupFromInsertVectorElt </td>
          <td>(</td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Lane</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MatchInfo</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function for matchDup. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00301">301</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00473">llvm::getOpcodeDef()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00234">llvm::MIPatternMatch::m_ZeroInt()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00025">llvm::MIPatternMatch::mi_match()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00356">matchDup()</a>.</p>

</div>
</div>
<a id="a557d10a9abba96ca5d850418a59e7c1e" name="a557d10a9abba96ca5d850418a59e7c1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a557d10a9abba96ca5d850418a59e7c1e">&#9670;&#160;</a></span>matchDupLane()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> matchDupLane </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, int &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>MatchInfo</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00644">644</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00248">llvm::LLT::getElementType()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00152">llvm::LLT::getSizeInBits()</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00349">llvm::getSplatIndex()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a7252860eb32b0f821a3f71f54f2cf170" name="a7252860eb32b0f821a3f71f54f2cf170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7252860eb32b0f821a3f71f54f2cf170">&#9670;&#160;</a></span>matchEXT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchEXT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MatchInfo</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00373">373</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00111">getExtMask()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

</div>
</div>
<a id="aaecbef2bb75ef349cccb7c2e8ee16d09" name="aaecbef2bb75ef349cccb7c2e8ee16d09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaecbef2bb75ef349cccb7c2e8ee16d09">&#9670;&#160;</a></span>matchFormTruncstore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchFormTruncstore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SrcReg</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00955">955</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00549">llvm::MIPatternMatch::m_GTrunc()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00252">llvm::MIPatternMatch::m_Reg()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00025">llvm::MIPatternMatch::mi_match()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a5a42423b3bdc08ff09c012b790da2949" name="a5a42423b3bdc08ff09c012b790da2949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a42423b3bdc08ff09c012b790da2949">&#9670;&#160;</a></span>matchINS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchINS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::tuple&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, int, <a class="el" href="classllvm_1_1Register.html">Register</a>, int &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>MatchInfo</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Match a G_SHUFFLE_VECTOR with a mask which corresponds to a G_INSERT_VECTOR_ELT and G_EXTRACT_VECTOR_ELT pair. </p>
<p>e.g. shuf = G_SHUFFLE_VECTOR left, right, shufflemask(0, 0)</p>
<p>Can be represented as</p>
<p>extract = G_EXTRACT_VECTOR_ELT left, 0 ins = G_INSERT_VECTOR_ELT left, extract, 1 </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00429">429</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00193">isINSMask()</a>, <a class="el" href="namespacellvm.html#a2554a96c67bdd7d0a62855a844ec55b0a945d5e233cf7d6240f6b783b36a374ff">llvm::Left</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="namespacellvm.html#a2554a96c67bdd7d0a62855a844ec55b0a92b09c7c48c520c3c55e497875da437c">llvm::Right</a>.</p>

</div>
</div>
<a id="abd9700a26610b64f4c99a91625fea4b7" name="abd9700a26610b64f4c99a91625fea4b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd9700a26610b64f4c99a91625fea4b7">&#9670;&#160;</a></span>matchREV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchREV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MatchInfo</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if a G_SHUFFLE_VECTOR instruction <code>MI</code> can be replaced with a G_REV instruction. Returns the appropriate G_REV opcode in <code>Opc</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00218">218</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00066">isREVMask()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a478ea65eb8e4ad3aaeb0f198fe40e236" name="a478ea65eb8e4ad3aaeb0f198fe40e236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a478ea65eb8e4ad3aaeb0f198fe40e236">&#9670;&#160;</a></span>matchTRN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchTRN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MatchInfo</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if a G_SHUFFLE_VECTOR instruction <code>MI</code> can be replaced with a G_TRN1 or G_TRN2 instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00247">247</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00095">isTRNMask()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a389c68bf80cb275e6a6ea1b7dfda0915" name="a389c68bf80cb275e6a6ea1b7dfda0915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a389c68bf80cb275e6a6ea1b7dfda0915">&#9670;&#160;</a></span>matchUZP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchUZP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MatchInfo</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if a G_SHUFFLE_VECTOR instruction <code>MI</code> can be replaced with a G_UZP1 or G_UZP2 instruction.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">MI</td><td>- The shuffle vector instruction. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">MatchInfo</td><td>- Either G_UZP1 or G_UZP2 on success. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00268">268</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00153">isUZPMask()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a1e5ef068d1cda9caeae71e964bd05082" name="a1e5ef068d1cda9caeae71e964bd05082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e5ef068d1cda9caeae71e964bd05082">&#9670;&#160;</a></span>matchVAshrLshrImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchVAshrLshrImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>Imm</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Match a vector G_ASHR or G_LSHR with a valid immediate shift. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00489">489</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00476">isVShiftRImm()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a7b5f128a82ba926b451c442467400631" name="a7b5f128a82ba926b451c442467400631"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b5f128a82ba926b451c442467400631">&#9670;&#160;</a></span>matchZip()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchZip </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structShuffleVectorPseudo.html">ShuffleVectorPseudo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MatchInfo</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00284">284</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00168">isZipMask()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="ac266ec686efad8f75be1c75a50148033" name="ac266ec686efad8f75be1c75a50148033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac266ec686efad8f75be1c75a50148033">&#9670;&#160;</a></span>tryAdjustICmpImmAndPred()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; std::pair&lt; <a class="el" href="classuint64__t.html">uint64_t</a>, <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> &gt; &gt; tryAdjustICmpImmAndPred </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>RHS</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a></td>          <td class="paramname"><span class="paramname"><em>P</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Determine if it is possible to modify the <code>RHS</code> and predicate <code>P</code> of a G_ICMP instruction such that the right-hand side is an arithmetic immediate. </p>
<dl class="section return"><dt>Returns</dt><dd>A pair containing the updated immediate and predicate which may be used to optimize the instruction.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This assumes that the comparison has been legalized. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00520">520</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00407">llvm::getIConstantVRegValWithLookThrough()</a>, <a class="el" href="InstrTypes_8h_source.html#l00747">llvm::CmpInst::ICMP_SGE</a>, <a class="el" href="InstrTypes_8h_source.html#l00746">llvm::CmpInst::ICMP_SGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00749">llvm::CmpInst::ICMP_SLE</a>, <a class="el" href="InstrTypes_8h_source.html#l00748">llvm::CmpInst::ICMP_SLT</a>, <a class="el" href="InstrTypes_8h_source.html#l00743">llvm::CmpInst::ICMP_UGE</a>, <a class="el" href="InstrTypes_8h_source.html#l00742">llvm::CmpInst::ICMP_UGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00745">llvm::CmpInst::ICMP_ULE</a>, <a class="el" href="InstrTypes_8h_source.html#l00744">llvm::CmpInst::ICMP_ULT</a>, <a class="el" href="llvm-c_2DataTypes_8h_source.html#l00071">INT64_MAX</a>, <a class="el" href="llvm-c_2DataTypes_8h_source.html#l00074">INT64_MIN</a>, <a class="el" href="AArch64GlobalISelUtils_8h_source.html#l00029">llvm::AArch64GISelUtils::isLegalArithImmed()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="None_8h_source.html#l00024">llvm::None</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Size</a>, and <a class="el" href="llvm-c_2DataTypes_8h_source.html#l00077">UINT64_MAX</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00616">matchAdjustICmpImmAndPred()</a>.</p>

</div>
</div>
<a id="a6f345b55b96da4a20d58ea5a192c1164" name="a6f345b55b96da4a20d58ea5a192c1164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f345b55b96da4a20d58ea5a192c1164">&#9670;&#160;</a></span>trySwapICmpOperands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> trySwapICmpOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if it would be profitable to swap the LHS and RHS of a G_ICMP instruction <code>MI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00802">802</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00747">getCmpOperandFoldingProfit()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00459">llvm::getDefIgnoringCopies()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00407">llvm::getIConstantVRegValWithLookThrough()</a>, <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00043">llvm::AArch64GISelUtils::isCMN()</a>, <a class="el" href="AArch64GlobalISelUtils_8h_source.html#l00029">llvm::AArch64GISelUtils::isLegalArithImmed()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01627">Reg</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a030569d5a541b6110f2ae1b6a3413a58" name="a030569d5a541b6110f2ae1b6a3413a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a030569d5a541b6110f2ae1b6a3413a58">&#9670;&#160;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DEBUG_TYPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l01062">1062</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

</div>
</div>
<a id="a86f36c0270a06b82c32f1028c82f61a7" name="a86f36c0270a06b82c32f1028c82f61a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86f36c0270a06b82c32f1028c82f61a7">&#9670;&#160;</a></span>false</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Lower AArch64 MachineInstrs after false</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l01063">1063</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

</div>
</div>
<a id="a654dadbb91ca951ac5172c79a97eb84d" name="a654dadbb91ca951ac5172c79a97eb84d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a654dadbb91ca951ac5172c79a97eb84d">&#9670;&#160;</a></span>legalization</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Lower AArch64 MachineInstrs after legalization</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l01063">1063</a> of file <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html">AArch64PostLegalizerLowering.cpp</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Oct 10 2024 11:24:36 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
