
5. Printing statistics.

=== $paramod$30de7674ae1e9a06a594b326d7ae820eb84dc684\mesi_isc_basic_fifo ===

   Number of wires:                 45
   Number of wire bits:            474
   Number of public wires:          19
   Number of public wire bits:     218
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                            2
     $adff                           1
     $adffe                          6
     $and                            8
     $logic_not                      2
     $mux                            6
     $not                            4
     $pmux                           2
     $reduce_and                     2
     $reduce_bool                    2
     $sub                            1

=== $paramod$fa124f254fc07247d3616d7140cad4eee82db7a3\mesi_isc_breq_fifos_cntl ===

   Number of wires:                100
   Number of wire bits:            700
   Number of public wires:          31
   Number of public wire bits:     328
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 86
     $add                            1
     $adff                           2
     $adffe                          2
     $and                           29
     $eq                             8
     $mux                           12
     $not                           10
     $or                            16
     $reduce_or                      6

=== mesi_isc_breq_fifos ===

   Number of wires:                 22
   Number of wire bits:            423
   Number of public wires:          22
   Number of public wire bits:     423
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $paramod$30de7674ae1e9a06a594b326d7ae820eb84dc684\mesi_isc_basic_fifo      4
     $paramod$fa124f254fc07247d3616d7140cad4eee82db7a3\mesi_isc_breq_fifos_cntl      1

=== design hierarchy ===

   mesi_isc_breq_fifos               1
     $paramod$30de7674ae1e9a06a594b326d7ae820eb84dc684\mesi_isc_basic_fifo      4
     $paramod$fa124f254fc07247d3616d7140cad4eee82db7a3\mesi_isc_breq_fifos_cntl      1

   Number of wires:                302
   Number of wire bits:           3019
   Number of public wires:         129
   Number of public wire bits:    1623
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                230
     $add                            9
     $adff                           6
     $adffe                         26
     $and                           61
     $eq                             8
     $logic_not                      8
     $mux                           36
     $not                           26
     $or                            16
     $pmux                           8
     $reduce_and                     8
     $reduce_bool                    8
     $reduce_or                      6
     $sub                            4

