# JSSC
## 2024
- name: Siracusa: A 16 nm Heterogenous RISC-V SoC for Extended Reality With At-MRAM Neural Engine, volume: 59, issue: 7
- name: A Fully Row/Column-Parallel In-Memory Computing Macro in Foundry MRAM With Differential Readout for Noise
Rejection, volume: 59, issue: 7
- name: An 8b-Precision 6T SRAM Computing-in-Memory Macro Using Time-Domain Incremental Accumulation for AI
Edge Chips, volume: 59, issue: 7
- name: PRESTO: A Processing-in-Memory-Based k-SAT Solver Using Recurrent Stochastic Neural Network With
Unsupervised Learning, volume: 59, issue: 7
- name: A 10-Gb/s True Random Number Generator Using ML-Resistant Middle Square Method, volume: 59, issue: 7
- name: EMBER: Efficient Multiple-Bits-Per-Cell Embedded RRAM Macro for High-Density Digital Storage, volume: 59, issue: 7
- name: A 65-nm RRAM Compute-in-Memory Macro for Genome Processing, volume: 59, issue: 7
- name: Cramming More Weight Data Onto Compute-in-Memory Macros for High Task-Level Energy Efficiency Using Custom
ROM With 3984-kb/mm2 Density in 65-nm CMOS, volume: 59, issue: 6
- name: A 28-nm 50.1-TOPS/W P-8T SRAM Compute-In-Memory Macro Design With BL Charge-Sharing-Based In-SRAM
DAC/ADC Operations, volume: 59, issue: 6
- name: MACC-SRAM: A Multistep Accumulation Capacitor-Coupling In-Memory Computing SRAM Macro for Deep
Convolutional Neural Networks, volume: 59, issue: 6
- name: eDRAM-CIM: Reconfigurable Charge Domain Compute-In-Memory Design With Embedded Dynamic Random
Access Memory Array Realizing Adaptive Data Converters, volume: 59, issue: 6
- name: HGRP: A 181-µW Real-Time Hand Gesture Recognition Processor Based on Bi-Directional Convolution and
Iteration-Free Feature Clustering, volume: 59, issue: 6
- name: A 44.2-TOPS/W CNN Processor With Variation-Tolerant Analog Datapath and Variation Compensating Circuit, volume: 59, issue: 5
- name: An Energy-Efficient Computing-in-Memory NN Processor With Set-Associate Blockwise Sparsity and Ping-Pong
Weight Update, volume: 59, issue: 5
- name: A 4.13-GHz UHS Pseudo Two-Port SRAM With BL Charge Time Reduction and Flying Word-Line for HPC
Applications in 4-nm FinFET Technology, volume: 59, issue: 4
- name: A 3-nm FinFET 27.6-Mbit/mm2 Single-Port 6T SRAM Enabling 0.48–1.2 V Wide Operating Range With Far-End
Pre-Charge and Weak-Bit Tracking, volume: 59, issue: 4
- name: Arvon: A Heterogeneous System-in-Package Integrating FPGA and DSP Chiplets for Versatile Workload
Acceleration, volume: 59, issue: 4
- name: A 22-nm 32-Mb Embedded STT-MRAM Macro Achieving 5.9-ns Random Read Access and 7.4-MB/s Write
Throughput at up to 150 ◦C, volume: 59, issue: 4
- name: EPU: An Energy-Efficient Explainable AI Accelerator With Sparsity-Free Computation and Heat Map Compression/Pruning, volume: 59, issue: 3
- name: A 4-bit Calibration-Free Computing-In-Memory Macro With 3T1C Current-Programed Dynamic-Cascode Multi-Level-Cell eDRAM, volume: 59, issue: 3
- name: FreFlex: A High-Performance Processor for Convolution and Attention Computations via Sparsity-Adaptive Dynamic
Frequency Boosting, volume: 59, issue: 3
- name: Amber: A 16-nm System-on-Chip With a Coarse-Grained Reconfigurable Array for Flexible Acceleration of Dense
Linear Algebra, volume: 59, issue: 3
- name: DIMCA: An Area-Efficient Digital In-Memory Computing Macro Featuring Approximate Arithmetic Hardware
in 28 nm, volume: 59, issue: 3
- name: Design and Implementation of a Hybrid, ADC/DAC-Free, Input-Sparsity-Aware, Precision Reconfigurable RRAM
Processing-in-Memory Chip, volume: 59, issue: 2
- name: A Heterogeneous RRAM In-Memory and SRAM Near-Memory SoC for Fused Frame and Event-Based Target
Identification and Tracking, volume: 59, issue: 1
- name: MetaVRain: A Mobile Neural 3-D Rendering Processor With Bundle-Frame-Familiarity-Based NeRF Acceleration
and Hybrid DNN Computing, volume: 59, issue: 1
- name: MulTCIM: Digital Computing-in-Memory-Based Multimodal Transformer Accelerator With Attention-Token-Bit
Hybrid Sparsity, volume: 59, issue: 1
- name: DynaPlasia: An eDRAM In-Memory Computing-Based Reconfigurable Spatial Accelerator With Triple-Mode
Cell, volume: 59, issue: 1
- name: A Nonvolatile AI-Edge Processor With SLC–MLC Hybrid ReRAM Compute-in-Memory Macro Using Current–Voltage-Hybrid Readout Scheme, volume: 59, issue: 1
- name: MARSELLUS: A Heterogeneous RISC-V AI-IoT End-Node SoC With 2–8 b DNN Acceleration and 30%-Boost
Adaptive Body Biasing, volume: 59, issue: 1
- name: Multipurpose Deep-Learning Accelerator for Arbitrary Quantization With Reduction of Storage, Logic, and Latency
Waste, volume: 59, issue: 1
- name: C-DNN: An Energy-Efficient Complementary Deep-Neural-Network Processor With Heterogeneous CNN/SNN Core
Architecture, volume: 59, issue: 1
- name: A Floating-Point 6T SRAM In-Memory-Compute Macro Using Hybrid-Domain Structure for Advanced AI Edge
Chips, volume: 59, issue: 1
- name: A 9-Mb HZO-Based Embedded FeRAM With 1012-Cycle Endurance and 5/7-ns Read/Write Using ECC-Assisted
Data Refresh and Offset-Canceled Sense Amplifier, volume: 59, issue: 1
- name: An 8b-Precision 8-Mb STT-MRAM Near-Memory-Compute Macro Using Weight-Feature and Input-Sparsity Aware
Schemes for Energy-Efficient Edge AI Devices, volume: 59, issue: 1
- name: A 4-nm 1.15 TB/s HBM3 Interface With Resistor-Tuned Offset Calibration and In Situ Margin Detection , volume: 59, issue: 1
