module module_0 (
    input logic id_1,
    output logic id_2,
    input logic [id_1 : id_2] id_3,
    inout [id_3 : id_2] id_4,
    input [1 'd0 : id_3] id_5,
    input logic id_6,
    output id_7
);
  always @(posedge id_4) id_4 <= id_5;
endmodule
