# An RISCV 32 bit core built from scratch using system verilog

>[!Note]
> - Educational purposes
> - No specific features yet

# Status
- [x] Instruction Fetch
	- [x] Design
	- [.] Testing
- [ ] Instruction Decode
	- [x] Design
	- [.] Testing
- [x] Execution
	- [x] Design
	- [x] Testing
- [ ] Memory Access
	- [x] Design
	- [ ] Testing
- [ ] Write Back
	- [x] Design
	- [ ] Testing

# TODO
- [ ] IF stage testing not complete
- [ ] ID stage bugs
