	component niosSys is
		port (
			hex_0_export    : out   std_logic_vector(6 downto 0);                     -- export
			hex_1_export    : out   std_logic_vector(6 downto 0);                     -- export
			hex_2_export    : out   std_logic_vector(6 downto 0);                     -- export
			hex_3_export    : out   std_logic_vector(6 downto 0);                     -- export
			hex_4_export    : out   std_logic_vector(6 downto 0);                     -- export
			hex_5_export    : out   std_logic_vector(6 downto 0);                     -- export
			hex_6_export    : out   std_logic_vector(6 downto 0);                     -- export
			hex_7_export    : out   std_logic_vector(6 downto 0);                     -- export
			key_0_export    : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			lcd_DATA        : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- DATA
			lcd_ON          : out   std_logic;                                        -- ON
			lcd_BLON        : out   std_logic;                                        -- BLON
			lcd_EN          : out   std_logic;                                        -- EN
			lcd_RS          : out   std_logic;                                        -- RS
			lcd_RW          : out   std_logic;                                        -- RW
			ledg_export     : out   std_logic_vector(7 downto 0);                     -- export
			leds_export     : out   std_logic_vector(17 downto 0);                    -- export
			ref_clk_clk     : in    std_logic                     := 'X';             -- clk
			ref_reset_reset : in    std_logic                     := 'X';             -- reset
			sd_b_SD_cmd     : inout std_logic                     := 'X';             -- b_SD_cmd
			sd_b_SD_dat     : inout std_logic                     := 'X';             -- b_SD_dat
			sd_b_SD_dat3    : inout std_logic                     := 'X';             -- b_SD_dat3
			sd_o_SD_clock   : out   std_logic;                                        -- o_SD_clock
			sdram_addr      : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_ba        : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_cas_n     : out   std_logic;                                        -- cas_n
			sdram_cke       : out   std_logic;                                        -- cke
			sdram_cs_n      : out   std_logic;                                        -- cs_n
			sdram_dq        : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			sdram_dqm       : out   std_logic_vector(3 downto 0);                     -- dqm
			sdram_ras_n     : out   std_logic;                                        -- ras_n
			sdram_we_n      : out   std_logic;                                        -- we_n
			sdram_clk_clk   : out   std_logic;                                        -- clk
			switches_export : in    std_logic_vector(17 downto 0) := (others => 'X')  -- export
		);
	end component niosSys;

