$date
	Sun Oct 23 01:15:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#608158
b10101 &
b10101 %
1$
b10101 !
1"
#608159
0"
#608162
b1000000 &
b1000000 %
#608166
b100000 &
b100000 %
#608170
b10000 &
b10000 %
#608174
b1000 &
b1000 %
#608178
b100 &
b100 %
#608182
b10 &
b10 %
#608186
b1 &
b1 %
1#
#608190
b0 &
0#
b0 %
0$
#1641204
b1110 !
1"
#1641206
b1110 &
b1110 %
1$
#1641207
0"
#1641210
b111 &
b111 %
#1641214
b10110 &
b10110 %
#1641218
b1011 &
b1011 %
#1641222
b100010 &
b100010 %
#1641226
b10001 &
b10001 %
#1641230
b110100 &
b110100 %
#1641234
b11010 &
b11010 %
#1641238
b1101 &
b1101 %
#1641242
b101000 &
b101000 %
#1641246
b10100 &
b10100 %
#1641250
b1010 &
b1010 %
#1641254
b101 &
b101 %
#1641258
b10000 &
b10000 %
#1641262
b1000 &
b1000 %
#1641266
b100 &
b100 %
#1641270
b10 &
b10 %
#1641274
b1 &
b1 %
1#
#1641278
b0 &
0#
b0 %
0$
#2655581
b110 !
1"
#2655582
b110 &
b110 %
1$
#2655583
0"
#2655586
b11 &
b11 %
#2655590
b1010 &
b1010 %
#2655594
b101 &
b101 %
#2655598
b10000 &
b10000 %
#2655602
b1000 &
b1000 %
#2655606
b100 &
b100 %
#2655610
b10 &
b10 %
#2655614
b1 &
1#
b1 %
#2655618
b0 &
b0 %
0#
0$
#4500012
