--------------- Build Started: 07/02/2018 18:55:26 Project: Teil3, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\urdjt\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "E:\Praktikum adaptive Sensorelektronik\PSoC Creator\6\Workspace01\Teil3.cydsn\Teil3.cyprj" -d CY8C5868AXI-LP035 -s "E:\Praktikum adaptive Sensorelektronik\PSoC Creator\6\Workspace01\Teil3.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: fit.M0029: information: Voltage Reference Information: Vref 'Vdda/2' is connected to terminal 'vminus' of '\ADC_SAR_1:ADC_SAR\' but no direct hardware connection exists.
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_SAR_v3_10\PSoC5\ADC_SAR_v3_10.cysch (Instance:ADC_SAR)
 * E:\Praktikum adaptive Sensorelektronik\PSoC Creator\6\Workspace01\Teil3.cydsn\TopDesign\TopDesign.cysch (Instance:vRef_2)
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: V_t(0)
Analog Placement...
Log: apr.M0058: The analog placement iterative improvement is 40% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 77% done. (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 07/02/2018 18:55:45 ---------------
