// Seed: 2607882015
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  assign module_1.type_30 = 0;
  wire id_5, id_6;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    input wor id_2,
    input supply1 id_3,
    input tri0 id_4,
    output uwire id_5,
    output tri1 id_6,
    output wire id_7,
    input wor id_8,
    output uwire id_9,
    output wire id_10,
    output tri id_11,
    input wand id_12,
    input tri0 id_13,
    input wand id_14,
    input tri1 id_15,
    output wand id_16,
    output tri0 id_17,
    output supply1 id_18,
    output wor id_19,
    output wor id_20
);
  wire id_22;
  assign id_20 = -1;
  module_0 modCall_1 (
      id_22,
      id_22,
      id_22
  );
endmodule
