INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado-Projects/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado-Projects/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/DataSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado-Projects/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/Dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dram
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado-Projects/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS-CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [G:/Vivado-Projects/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module Dram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Dram' [G:/Vivado-Projects/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/Dram.v:1]
INFO: [VRFC 10-311] analyzing module MUX5
INFO: [VRFC 10-311] analyzing module MUX32
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module ctr
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado-Projects/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'MUX5' [G:/Vivado-Projects/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MUX.v:1]
INFO: [VRFC 10-311] analyzing module MUX32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'MUX32' [G:/Vivado-Projects/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MUX.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado-Projects/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [G:/Vivado-Projects/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/PC.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado-Projects/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ctr' [G:/Vivado-Projects/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ctr.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado-Projects/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
WARNING: [VRFC 10-3609] overwriting previous definition of module 'irom' [G:/Vivado-Projects/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/irom.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado-Projects/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regFile' [G:/Vivado-Projects/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/regFile.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado-Projects/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signext' [G:/Vivado-Projects/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/signext.v:1]
