<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.ukri.org/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.ukri.org:80/organisation/772A1E12-7175-46C0-B665-CE27930D15A8"><gtr:id>772A1E12-7175-46C0-B665-CE27930D15A8</gtr:id><gtr:name>Liverpool John Moores University</gtr:name><gtr:department>Engineering Tech and Maritime Operations</gtr:department><gtr:address><gtr:line1>Egerton Court</gtr:line1><gtr:line2>No 2 Rodney Street</gtr:line2><gtr:line4>Liverpool</gtr:line4><gtr:postCode>L3 5UX</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/772A1E12-7175-46C0-B665-CE27930D15A8"><gtr:id>772A1E12-7175-46C0-B665-CE27930D15A8</gtr:id><gtr:name>Liverpool John Moores University</gtr:name><gtr:address><gtr:line1>Egerton Court</gtr:line1><gtr:line2>No 2 Rodney Street</gtr:line2><gtr:line4>Liverpool</gtr:line4><gtr:postCode>L3 5UX</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.ukri.org:80/person/7B9379FD-8077-484A-9FEE-CBA754267298"><gtr:id>7B9379FD-8077-484A-9FEE-CBA754267298</gtr:id><gtr:firstName>Jian</gtr:firstName><gtr:otherNames>Fu</gtr:otherNames><gtr:surname>Zhang</gtr:surname><gtr:orcidId>0000-0003-4987-6428</gtr:orcidId><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/2E8A6834-4EC9-48B6-A55E-FD5E313DF0EF"><gtr:id>2E8A6834-4EC9-48B6-A55E-FD5E313DF0EF</gtr:id><gtr:firstName>ZHIGANG</gtr:firstName><gtr:surname>JI</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/D9B9022D-69D1-4D6A-ADE2-800814D41786"><gtr:id>D9B9022D-69D1-4D6A-ADE2-800814D41786</gtr:id><gtr:firstName>Weidong</gtr:firstName><gtr:surname>Zhang</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.ukri.org:80/projects?ref=EP%2FL010607%2F1"><gtr:id>0F7EEAEF-39F6-42C0-B3B2-D45500653AB1</gtr:id><gtr:title>Time-Dependent Variability: A test-proven modelling approach for systems verification and power consumption minimization</gtr:title><gtr:status>Active</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/L010607/1</gtr:grantReference><gtr:abstractText>Following the Moore's law the semiconductor industry has delivered continuous increase of systems functionality and speed over the last 50 years through the aggressive downscaling of the transistors. In the last 20 years the UK IC-design based industry has grown to a level of national and international importance. While IC designers in the past enjoyed the freedom that all transistors in a chip could be treated identically, this is no longer the case for the nano-meter sized transistors used in the present and future technologies. Statistical device-to-device variation is introduced by the discreteness of charge and granularity of matter and is inversely proportional to gate area, so that its impact on circuits increases with the reduction of transistor dimensions. When the number of logic gates in a system increases and the architecture becomes more complex, the tolerance to variability is greatly reduced. Even if two devices were identical after fabrication, they could suffer from different aging during operation, causing a time-dependent variability (TDV). TDV is becoming a major threat to the correctness of electronic systems, but there are no tools for its verification because of the lack of a complete understanding.
 
The aim of this project is to carry out an in-depth investigation of the defects and mechanisms responsible for TDV and, based on that, to develop a test-proven TDV simulator, allowing IC designers to assess the impact of TDV on their circuits. The researchers at Glasgow University have pioneered variability simulation and the researchers at Liverpool John Moores University have specialised in experimental characterization of defects. Their highly complementary skills bring them together and make them well positioned to tackle this challenge. By working together with UK companies, the impact of their work on UK industry will be direct. The collaboration with IMEC and its industrial consortium also opens an effective impact pathway on an international scale. The successful control of TDV will deliver reliable electronic products and minimize their power consumption.</gtr:abstractText><gtr:fund><gtr:end>2018-09-08</gtr:end><gtr:funder url="http://gtr.ukri.org:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2014-03-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>517676</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs><gtr:impactSummaryOutput><gtr:description>1. The method developed has been used to model the statistical variation of NBTI.
2. The kinetic model developed has been used to model the hot carrier aging and device lifetime.
3. The method developed for assessing the accuracy of extracted statistical properties has been used to select the number of devices under tests.</gtr:description><gtr:firstYearOfImpact>2015</gtr:firstYearOfImpact><gtr:id>CA805FAC-B7CA-40CC-9B38-F1BD6EE954B3</gtr:id><gtr:impactTypes><gtr:impactType>Economic</gtr:impactType></gtr:impactTypes><gtr:outcomeId>56c35f860be5d5.09376434</gtr:outcomeId><gtr:sector>Digital/Communication/Information Technologies (including Software),Education,Electronics</gtr:sector></gtr:impactSummaryOutput></gtr:impactSummaryOutputs><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>1. The relation between random telegraph noises (RTN) and NBTI aging has been clarified. It is shown that the increase of RTN by stresses reported in early works is an artefact. 
2. A method has been proposed to predict the statistical variations of NBTI for nanometer sized devices.
3. The sources of errors have been identified for hot carrier modelling.
4. A robust kinetic model has been developed and test proven for hot carrier aging. 
5. The different types of defects generated under hot carrier stresses have been identified.
6. The interaction between the hot carrier stress and PBTI stress have been clarified.</gtr:description><gtr:exploitationPathways>The industrial partners of the project can use the models developed to simulate their circuits. The TCAD provider can use the model to extract industrial strength model for their simulators.</gtr:exploitationPathways><gtr:id>F9F95467-F90A-4F46-A50B-EDF9208E4E1B</gtr:id><gtr:outcomeId>56c35fa7ca1c57.66849018</gtr:outcomeId><gtr:sectors><gtr:sector>Digital/Communication/Information Technologies (including Software),Education,Electronics</gtr:sector></gtr:sectors><gtr:url>https://www.ljmu.ac.uk/about-us/staff-profiles/faculty-of-engineering-and-technology/department-of-electronics-and-electrical-engineering/jian-zhang</gtr:url></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication><gtr:id>22AE23CF-8030-4FAC-8378-BE6D9A5CE425</gtr:id><gtr:title>Impact of Hot Carrier Aging on Random Telegraph Noise and Within a Device Fluctuation</gtr:title><gtr:parentPublicationTitle>IEEE Journal of the Electron Devices Society</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/c599a7411b3146666852b4431fa232ce"><gtr:id>c599a7411b3146666852b4431fa232ce</gtr:id><gtr:otherNames>Manut A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>5675ee4a55714</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>603E6D6E-680C-4058-9EBA-C50E15C8480D</gtr:id><gtr:title>Key Issues and Solutions for Characterizing Hot Carrier Aging of Nanometer Scale nMOSFETs</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Electron Devices</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/b29a420516fcf43749744d0d4588e3fe"><gtr:id>b29a420516fcf43749744d0d4588e3fe</gtr:id><gtr:otherNames>Duan M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a2fec1cedb107.79052977</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>4E743D5C-E3D6-400E-B8EB-10BC82D813DF</gtr:id><gtr:title>AC NBTI of Ge pMOSFETs: Impact of energy alternating defects on lifetime prediction</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/34289d1f3f86c00e4e17601fafeefa31"><gtr:id>34289d1f3f86c00e4e17601fafeefa31</gtr:id><gtr:otherNames>Ma J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56c3468e8e83f9.03187537</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>875F79BF-DD0F-40FC-9227-6EF813F4205A</gtr:id><gtr:title>NBTI-Generated Defects in Nanoscaled Devices: Fast Characterization Methodology and Modeling</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Electron Devices</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/91ee9d59b66555954bf05a0a0e4d0789"><gtr:id>91ee9d59b66555954bf05a0a0e4d0789</gtr:id><gtr:otherNames>Gao R</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a2fe5ffbdf3a5.33599733</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>86C8A845-A399-4CFC-8D01-5351596D4941</gtr:id><gtr:title>A test-proven As-grown-Generation (A-G) model for predicting NBTI under use-bias</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/7e168572fe61d95bdfdf8b3b03202e2d"><gtr:id>7e168572fe61d95bdfdf8b3b03202e2d</gtr:id><gtr:otherNames>Ji Z</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>58b564f4db70e2.53490124</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>23567476-593D-4604-BB2F-D422D37B59E0</gtr:id><gtr:title>A new technique for probing the energy distribution of positive charges in gate dielectric</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/7e168572fe61d95bdfdf8b3b03202e2d"><gtr:id>7e168572fe61d95bdfdf8b3b03202e2d</gtr:id><gtr:otherNames>Ji Z</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:isbn>978-1-4799-2193-5</gtr:isbn><gtr:outcomeId>56c3479fa9dff9.44912517</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>FE0CF305-1293-4A0E-81C0-5C121E1AC5B8</gtr:id><gtr:title>An Investigation on Border Traps in III-V MOSFETs With an In
 
 Ga
 
 As Channel</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Electron Devices</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/7e168572fe61d95bdfdf8b3b03202e2d"><gtr:id>7e168572fe61d95bdfdf8b3b03202e2d</gtr:id><gtr:otherNames>Ji Z</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>58b564f4b60fd6.08411275</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>798E1F9E-B517-45F3-9F5D-8C02CE36E23E</gtr:id><gtr:title>Energy distribution of positive charges in high-k dielectric</gtr:title><gtr:parentPublicationTitle>Microelectronics Reliability</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/b6eb091e9ae42e485009ccad2fe57cd9"><gtr:id>b6eb091e9ae42e485009ccad2fe57cd9</gtr:id><gtr:otherNames>Hatta S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>58b564f5e39988.97751994</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>277AFB65-A5F2-4525-8D54-6AED8538A2BC</gtr:id><gtr:title>As-grown-generation (AG) model of NBTI: A shift from fitting test data to prediction</gtr:title><gtr:parentPublicationTitle>Microelectronics Reliability</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/6f5ff2310b21823fdc45326aba6a7d2d"><gtr:id>6f5ff2310b21823fdc45326aba6a7d2d</gtr:id><gtr:otherNames>Zhang J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2018-01-01</gtr:date><gtr:outcomeId>5a79c0dbbfad97.59870234</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>50FD75A6-815E-4784-B8E5-EADCF2BB3EC1</gtr:id><gtr:title>New insights into the design for end-of-life variability of NBTI in scaled high-?/metal-gate Technology for the nano-reliability era</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/4153b4517d43885f5b206d57463595bf"><gtr:id>4153b4517d43885f5b206d57463595bf</gtr:id><gtr:otherNames>Pengpeng Ren</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>58b564f5362693.15299966</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>9AA26A23-31FA-4480-B339-CE5747F7E731</gtr:id><gtr:title>NBTI prediction and its induced time dependent variation</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/6f5ff2310b21823fdc45326aba6a7d2d"><gtr:id>6f5ff2310b21823fdc45326aba6a7d2d</gtr:id><gtr:otherNames>Zhang J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>58b569019d2e61.80216629</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>D20E9482-A9E5-4B1E-B1B3-BCB6F93D7931</gtr:id><gtr:title>Development of a Technique for Characterizing Bias Temperature Instability-Induced Device-to-Device Variation at SRAM-Relevant Conditions</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Electron Devices</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/b29a420516fcf43749744d0d4588e3fe"><gtr:id>b29a420516fcf43749744d0d4588e3fe</gtr:id><gtr:otherNames>Duan M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>545cdfd62390e5.56465597</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>04F838A8-5EE4-4EA2-B632-88373DA4D7AF</gtr:id><gtr:title>Time-dependent variation: A new defect-based prediction methodology</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/b29a420516fcf43749744d0d4588e3fe"><gtr:id>b29a420516fcf43749744d0d4588e3fe</gtr:id><gtr:otherNames>Duan M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:isbn>978-1-4799-3331-0</gtr:isbn><gtr:outcomeId>545cb30fca7672.87031616</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>EACC9656-1658-4939-A7DB-EB3AAD6CE92E</gtr:id><gtr:title>ESD characterization of planar InGaAs devices</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/7e168572fe61d95bdfdf8b3b03202e2d"><gtr:id>7e168572fe61d95bdfdf8b3b03202e2d</gtr:id><gtr:otherNames>Ji Z</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>58b564f50b9c33.08285385</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>E18AF6DA-A1A9-400C-B10E-A87E8A7DC95F</gtr:id><gtr:title>Optimization of inter-gate-dielectrics in hybrid float gate devices to reduce window instability during memory operations</gtr:title><gtr:parentPublicationTitle>Microelectronics Reliability</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/f42042b456bc782caf89d38f8a866d20"><gtr:id>f42042b456bc782caf89d38f8a866d20</gtr:id><gtr:otherNames>Tang B</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>58b564f61875f9.31996264</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>9D1564DD-28EC-46E1-B455-7FFBC4323095</gtr:id><gtr:title>NBTI of Ge pMOSFETs: Understanding defects and enabling lifetime prediction</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/34289d1f3f86c00e4e17601fafeefa31"><gtr:id>34289d1f3f86c00e4e17601fafeefa31</gtr:id><gtr:otherNames>Ma J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>56c346ddbddac1.61598613</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>42F93308-522B-444B-960E-3E25ADE48BCE</gtr:id><gtr:title>A Discharge-Based Pulse Technique for Probing the Energy Distribution of Positive Charges in Gate Dielectric</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Semiconductor Manufacturing</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/91ee9d59b66555954bf05a0a0e4d0789"><gtr:id>91ee9d59b66555954bf05a0a0e4d0789</gtr:id><gtr:otherNames>Gao R</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56c20cb78da6c9.41549139</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>2B65152E-DEFB-4E1C-AA38-3596C17E055F</gtr:id><gtr:title>Insight Into Electron Traps and Their Energy Distribution Under Positive Bias Temperature Stress and Hot Carrier Aging</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Electron Devices</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/b29a420516fcf43749744d0d4588e3fe"><gtr:id>b29a420516fcf43749744d0d4588e3fe</gtr:id><gtr:otherNames>Duan M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>58b56901753493.99864614</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>EABC8CDE-0217-43CF-9087-10DCC449FE48</gtr:id><gtr:title>Reliable Time Exponents for Long Term Prediction of Negative Bias Temperature Instability by Extrapolation</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Electron Devices</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/91ee9d59b66555954bf05a0a0e4d0789"><gtr:id>91ee9d59b66555954bf05a0a0e4d0789</gtr:id><gtr:otherNames>Gao R</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a352e73af9cd4.24956370</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>B5482F26-5FCB-451B-9098-FB55E99F0DCE</gtr:id><gtr:title>A new technique for probing the energy distribution of positive charges in gate dielectric</gtr:title><gtr:parentPublicationTitle>2014 Ieee International Conference on Microelectronic Test Structures (Icmts)</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/32b4f8b977ec8dbf4f7cef5b9899132f"><gtr:id>32b4f8b977ec8dbf4f7cef5b9899132f</gtr:id><gtr:otherNames>Ji, Z.</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>58b564f57cd446.26948885</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>D8A144E9-944F-4D5D-B979-4F42DE3FC2B5</gtr:id><gtr:title>Understanding charge traps for optimizing Si-passivated Ge nMOSFETs</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/7b6706e4506573f12931960814a52dcd"><gtr:id>7b6706e4506573f12931960814a52dcd</gtr:id><gtr:otherNames>Ren P</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>58b56d9bc07622.74915496</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>DAE6527A-32AD-4AF1-A6FE-F1BF25D99F51</gtr:id><gtr:title>A single device based voltage step stress (VSS) technique for fast reliability screening</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/7e168572fe61d95bdfdf8b3b03202e2d"><gtr:id>7e168572fe61d95bdfdf8b3b03202e2d</gtr:id><gtr:otherNames>Ji Z</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>58b564f5a35a41.42921466</gtr:outcomeId></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/L010607/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>67935C1F-34EE-43B3-9BBC-F5A8E0FB2365</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Electronic Devices &amp; Subsys.</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>