<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: QuadSPI Registers</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__quadspi__registers.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">QuadSPI Registers<div class="ingroups"><a class="el" href="group__STM32L4xx__defines.html">STM32L4xx Defines</a> &raquo; <a class="el" href="group__quadspi__defines.html">QuadSPI Defines</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for QuadSPI Registers:</div>
<div class="dyncontent">
<div class="center"><img src="group__quadspi__registers.png" border="0" usemap="#agroup____quadspi____registers" alt=""/></div>
<map name="agroup____quadspi____registers" id="agroup____quadspi____registers">
<area shape="rect" href="group__quadspi__defines.html" title="Defined constants and types for the STM32L4 QuadSPI peripheral." alt="" coords="5,5,135,31"/>
<area shape="rect" title=" " alt="" coords="183,5,324,31"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga3210b48a47acdc58de150f74a1b8c7c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__quadspi__registers.html#ga3210b48a47acdc58de150f74a1b8c7c7">QUADSPI_CR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2l4_2memorymap_8h.html#afb7583d373a42482ec5176d0260c4871">QUADSPI_BASE</a> + 0x0U)</td></tr>
<tr class="memdesc:ga3210b48a47acdc58de150f74a1b8c7c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">QUADSPI Control register.  <a href="group__quadspi__registers.html#ga3210b48a47acdc58de150f74a1b8c7c7">More...</a><br /></td></tr>
<tr class="separator:ga3210b48a47acdc58de150f74a1b8c7c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcbdcfb2a6bb585b90c2babfbd31f3ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__quadspi__registers.html#gafcbdcfb2a6bb585b90c2babfbd31f3ca">QUADSPI_DCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2l4_2memorymap_8h.html#afb7583d373a42482ec5176d0260c4871">QUADSPI_BASE</a> + 0x4U)</td></tr>
<tr class="memdesc:gafcbdcfb2a6bb585b90c2babfbd31f3ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">QUADSPI Device Configuration.  <a href="group__quadspi__registers.html#gafcbdcfb2a6bb585b90c2babfbd31f3ca">More...</a><br /></td></tr>
<tr class="separator:gafcbdcfb2a6bb585b90c2babfbd31f3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf3a08bfce6fd5e4d8d5a0741a16459"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__quadspi__registers.html#gabbf3a08bfce6fd5e4d8d5a0741a16459">QUADSPI_SR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2l4_2memorymap_8h.html#afb7583d373a42482ec5176d0260c4871">QUADSPI_BASE</a> + 0x8U)</td></tr>
<tr class="memdesc:gabbf3a08bfce6fd5e4d8d5a0741a16459"><td class="mdescLeft">&#160;</td><td class="mdescRight">QUADSPI Status Register.  <a href="group__quadspi__registers.html#gabbf3a08bfce6fd5e4d8d5a0741a16459">More...</a><br /></td></tr>
<tr class="separator:gabbf3a08bfce6fd5e4d8d5a0741a16459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c5a622641098f7b7efd0c14981d3bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__quadspi__registers.html#gaf5c5a622641098f7b7efd0c14981d3bb">QUADSPI_FCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2l4_2memorymap_8h.html#afb7583d373a42482ec5176d0260c4871">QUADSPI_BASE</a> + 0xCU)</td></tr>
<tr class="memdesc:gaf5c5a622641098f7b7efd0c14981d3bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">QUADSPI Flag Clear Register.  <a href="group__quadspi__registers.html#gaf5c5a622641098f7b7efd0c14981d3bb">More...</a><br /></td></tr>
<tr class="separator:gaf5c5a622641098f7b7efd0c14981d3bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e1bede17593eef6def264397114b29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__quadspi__registers.html#gad0e1bede17593eef6def264397114b29">QUADSPI_DLR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2l4_2memorymap_8h.html#afb7583d373a42482ec5176d0260c4871">QUADSPI_BASE</a> + 0x10U)</td></tr>
<tr class="memdesc:gad0e1bede17593eef6def264397114b29"><td class="mdescLeft">&#160;</td><td class="mdescRight">QUADSPI Data Length Register.  <a href="group__quadspi__registers.html#gad0e1bede17593eef6def264397114b29">More...</a><br /></td></tr>
<tr class="separator:gad0e1bede17593eef6def264397114b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc18e2855eb2087f70e599c7155cc049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__quadspi__registers.html#gabc18e2855eb2087f70e599c7155cc049">QUADSPI_CCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2l4_2memorymap_8h.html#afb7583d373a42482ec5176d0260c4871">QUADSPI_BASE</a> + 0x14U)</td></tr>
<tr class="memdesc:gabc18e2855eb2087f70e599c7155cc049"><td class="mdescLeft">&#160;</td><td class="mdescRight">QUADSPI Communication Configuration Register.  <a href="group__quadspi__registers.html#gabc18e2855eb2087f70e599c7155cc049">More...</a><br /></td></tr>
<tr class="separator:gabc18e2855eb2087f70e599c7155cc049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae44d0f893800239416eaa34437a8c936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__quadspi__registers.html#gae44d0f893800239416eaa34437a8c936">QUADSPI_AR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2l4_2memorymap_8h.html#afb7583d373a42482ec5176d0260c4871">QUADSPI_BASE</a> + 0x18U)</td></tr>
<tr class="memdesc:gae44d0f893800239416eaa34437a8c936"><td class="mdescLeft">&#160;</td><td class="mdescRight">QUADSPI address register.  <a href="group__quadspi__registers.html#gae44d0f893800239416eaa34437a8c936">More...</a><br /></td></tr>
<tr class="separator:gae44d0f893800239416eaa34437a8c936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22fa5f210f463d35861b9d3717bbc56f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__quadspi__registers.html#ga22fa5f210f463d35861b9d3717bbc56f">QUADSPI_ABR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2l4_2memorymap_8h.html#afb7583d373a42482ec5176d0260c4871">QUADSPI_BASE</a> + 0x1CU)</td></tr>
<tr class="memdesc:ga22fa5f210f463d35861b9d3717bbc56f"><td class="mdescLeft">&#160;</td><td class="mdescRight">QUADSPI alternate bytes register.  <a href="group__quadspi__registers.html#ga22fa5f210f463d35861b9d3717bbc56f">More...</a><br /></td></tr>
<tr class="separator:ga22fa5f210f463d35861b9d3717bbc56f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a582f48066ccadc6a23db963c178a3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__quadspi__registers.html#ga2a582f48066ccadc6a23db963c178a3e">QUADSPI_DR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2l4_2memorymap_8h.html#afb7583d373a42482ec5176d0260c4871">QUADSPI_BASE</a> + 0x20U)</td></tr>
<tr class="memdesc:ga2a582f48066ccadc6a23db963c178a3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">QUADSPI data register.  <a href="group__quadspi__registers.html#ga2a582f48066ccadc6a23db963c178a3e">More...</a><br /></td></tr>
<tr class="separator:ga2a582f48066ccadc6a23db963c178a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c13157b7a68284152131ae4244b303f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__quadspi__registers.html#ga8c13157b7a68284152131ae4244b303f">QUADSPI_BYTE_DR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a90fa73df23b66cce82b8633dd05e2b02">MMIO8</a>(<a class="el" href="stm32_2l4_2memorymap_8h.html#afb7583d373a42482ec5176d0260c4871">QUADSPI_BASE</a> + 0x20U)</td></tr>
<tr class="memdesc:ga8c13157b7a68284152131ae4244b303f"><td class="mdescLeft">&#160;</td><td class="mdescRight">BYTE addressable version for fetching bytes from the interface.  <a href="group__quadspi__registers.html#ga8c13157b7a68284152131ae4244b303f">More...</a><br /></td></tr>
<tr class="separator:ga8c13157b7a68284152131ae4244b303f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e321ca903678330e1af7a3e065457ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__quadspi__registers.html#ga9e321ca903678330e1af7a3e065457ec">QUADSPI_PSMKR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2l4_2memorymap_8h.html#afb7583d373a42482ec5176d0260c4871">QUADSPI_BASE</a> + 0x24U)</td></tr>
<tr class="memdesc:ga9e321ca903678330e1af7a3e065457ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">QUADSPI polling status.  <a href="group__quadspi__registers.html#ga9e321ca903678330e1af7a3e065457ec">More...</a><br /></td></tr>
<tr class="separator:ga9e321ca903678330e1af7a3e065457ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86030498cf0d38501038c0800697d81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__quadspi__registers.html#gaf86030498cf0d38501038c0800697d81">QUADSPI_PSMAR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2l4_2memorymap_8h.html#afb7583d373a42482ec5176d0260c4871">QUADSPI_BASE</a> + 0x28U)</td></tr>
<tr class="memdesc:gaf86030498cf0d38501038c0800697d81"><td class="mdescLeft">&#160;</td><td class="mdescRight">QUADSPI polling status match.  <a href="group__quadspi__registers.html#gaf86030498cf0d38501038c0800697d81">More...</a><br /></td></tr>
<tr class="separator:gaf86030498cf0d38501038c0800697d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf45d0bbba86777fa368a6f408a3b471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__quadspi__registers.html#gabf45d0bbba86777fa368a6f408a3b471">QUADSPI_PIR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2l4_2memorymap_8h.html#afb7583d373a42482ec5176d0260c4871">QUADSPI_BASE</a> + 0x2CU)</td></tr>
<tr class="memdesc:gabf45d0bbba86777fa368a6f408a3b471"><td class="mdescLeft">&#160;</td><td class="mdescRight">QUADSPI polling interval register.  <a href="group__quadspi__registers.html#gabf45d0bbba86777fa368a6f408a3b471">More...</a><br /></td></tr>
<tr class="separator:gabf45d0bbba86777fa368a6f408a3b471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9adeb5c56843bd450c626341766c6d90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__quadspi__registers.html#ga9adeb5c56843bd450c626341766c6d90">QUADSPI_LPTR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2l4_2memorymap_8h.html#afb7583d373a42482ec5176d0260c4871">QUADSPI_BASE</a> + 0x30U</td></tr>
<tr class="memdesc:ga9adeb5c56843bd450c626341766c6d90"><td class="mdescLeft">&#160;</td><td class="mdescRight">QUADSPI low power timeout.  <a href="group__quadspi__registers.html#ga9adeb5c56843bd450c626341766c6d90">More...</a><br /></td></tr>
<tr class="separator:ga9adeb5c56843bd450c626341766c6d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga22fa5f210f463d35861b9d3717bbc56f" name="ga22fa5f210f463d35861b9d3717bbc56f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22fa5f210f463d35861b9d3717bbc56f">&#9670;&nbsp;</a></span>QUADSPI_ABR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADSPI_ABR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2l4_2memorymap_8h.html#afb7583d373a42482ec5176d0260c4871">QUADSPI_BASE</a> + 0x1CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QUADSPI alternate bytes register. </p>

<p class="definition">Definition at line <a class="el" href="quadspi__common__v1_8h_source.html#l00034">34</a> of file <a class="el" href="quadspi__common__v1_8h_source.html">quadspi_common_v1.h</a>.</p>

</div>
</div>
<a id="gae44d0f893800239416eaa34437a8c936" name="gae44d0f893800239416eaa34437a8c936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae44d0f893800239416eaa34437a8c936">&#9670;&nbsp;</a></span>QUADSPI_AR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADSPI_AR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2l4_2memorymap_8h.html#afb7583d373a42482ec5176d0260c4871">QUADSPI_BASE</a> + 0x18U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QUADSPI address register. </p>

<p class="definition">Definition at line <a class="el" href="quadspi__common__v1_8h_source.html#l00031">31</a> of file <a class="el" href="quadspi__common__v1_8h_source.html">quadspi_common_v1.h</a>.</p>

</div>
</div>
<a id="ga8c13157b7a68284152131ae4244b303f" name="ga8c13157b7a68284152131ae4244b303f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c13157b7a68284152131ae4244b303f">&#9670;&nbsp;</a></span>QUADSPI_BYTE_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADSPI_BYTE_DR&#160;&#160;&#160;<a class="el" href="common_8h.html#a90fa73df23b66cce82b8633dd05e2b02">MMIO8</a>(<a class="el" href="stm32_2l4_2memorymap_8h.html#afb7583d373a42482ec5176d0260c4871">QUADSPI_BASE</a> + 0x20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BYTE addressable version for fetching bytes from the interface. </p>

<p class="definition">Definition at line <a class="el" href="quadspi__common__v1_8h_source.html#l00039">39</a> of file <a class="el" href="quadspi__common__v1_8h_source.html">quadspi_common_v1.h</a>.</p>

</div>
</div>
<a id="gabc18e2855eb2087f70e599c7155cc049" name="gabc18e2855eb2087f70e599c7155cc049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc18e2855eb2087f70e599c7155cc049">&#9670;&nbsp;</a></span>QUADSPI_CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADSPI_CCR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2l4_2memorymap_8h.html#afb7583d373a42482ec5176d0260c4871">QUADSPI_BASE</a> + 0x14U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QUADSPI Communication Configuration Register. </p>

<p class="definition">Definition at line <a class="el" href="quadspi__common__v1_8h_source.html#l00028">28</a> of file <a class="el" href="quadspi__common__v1_8h_source.html">quadspi_common_v1.h</a>.</p>

</div>
</div>
<a id="ga3210b48a47acdc58de150f74a1b8c7c7" name="ga3210b48a47acdc58de150f74a1b8c7c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3210b48a47acdc58de150f74a1b8c7c7">&#9670;&nbsp;</a></span>QUADSPI_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADSPI_CR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2l4_2memorymap_8h.html#afb7583d373a42482ec5176d0260c4871">QUADSPI_BASE</a> + 0x0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QUADSPI Control register. </p>

<p class="definition">Definition at line <a class="el" href="quadspi__common__v1_8h_source.html#l00013">13</a> of file <a class="el" href="quadspi__common__v1_8h_source.html">quadspi_common_v1.h</a>.</p>

</div>
</div>
<a id="gafcbdcfb2a6bb585b90c2babfbd31f3ca" name="gafcbdcfb2a6bb585b90c2babfbd31f3ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcbdcfb2a6bb585b90c2babfbd31f3ca">&#9670;&nbsp;</a></span>QUADSPI_DCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADSPI_DCR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2l4_2memorymap_8h.html#afb7583d373a42482ec5176d0260c4871">QUADSPI_BASE</a> + 0x4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QUADSPI Device Configuration. </p>

<p class="definition">Definition at line <a class="el" href="quadspi__common__v1_8h_source.html#l00016">16</a> of file <a class="el" href="quadspi__common__v1_8h_source.html">quadspi_common_v1.h</a>.</p>

</div>
</div>
<a id="gad0e1bede17593eef6def264397114b29" name="gad0e1bede17593eef6def264397114b29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0e1bede17593eef6def264397114b29">&#9670;&nbsp;</a></span>QUADSPI_DLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADSPI_DLR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2l4_2memorymap_8h.html#afb7583d373a42482ec5176d0260c4871">QUADSPI_BASE</a> + 0x10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QUADSPI Data Length Register. </p>

<p class="definition">Definition at line <a class="el" href="quadspi__common__v1_8h_source.html#l00025">25</a> of file <a class="el" href="quadspi__common__v1_8h_source.html">quadspi_common_v1.h</a>.</p>

</div>
</div>
<a id="ga2a582f48066ccadc6a23db963c178a3e" name="ga2a582f48066ccadc6a23db963c178a3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a582f48066ccadc6a23db963c178a3e">&#9670;&nbsp;</a></span>QUADSPI_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADSPI_DR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2l4_2memorymap_8h.html#afb7583d373a42482ec5176d0260c4871">QUADSPI_BASE</a> + 0x20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QUADSPI data register. </p>

<p class="definition">Definition at line <a class="el" href="quadspi__common__v1_8h_source.html#l00037">37</a> of file <a class="el" href="quadspi__common__v1_8h_source.html">quadspi_common_v1.h</a>.</p>

</div>
</div>
<a id="gaf5c5a622641098f7b7efd0c14981d3bb" name="gaf5c5a622641098f7b7efd0c14981d3bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5c5a622641098f7b7efd0c14981d3bb">&#9670;&nbsp;</a></span>QUADSPI_FCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADSPI_FCR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2l4_2memorymap_8h.html#afb7583d373a42482ec5176d0260c4871">QUADSPI_BASE</a> + 0xCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QUADSPI Flag Clear Register. </p>

<p class="definition">Definition at line <a class="el" href="quadspi__common__v1_8h_source.html#l00022">22</a> of file <a class="el" href="quadspi__common__v1_8h_source.html">quadspi_common_v1.h</a>.</p>

</div>
</div>
<a id="ga9adeb5c56843bd450c626341766c6d90" name="ga9adeb5c56843bd450c626341766c6d90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9adeb5c56843bd450c626341766c6d90">&#9670;&nbsp;</a></span>QUADSPI_LPTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADSPI_LPTR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2l4_2memorymap_8h.html#afb7583d373a42482ec5176d0260c4871">QUADSPI_BASE</a> + 0x30U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QUADSPI low power timeout. </p>

<p class="definition">Definition at line <a class="el" href="quadspi__common__v1_8h_source.html#l00051">51</a> of file <a class="el" href="quadspi__common__v1_8h_source.html">quadspi_common_v1.h</a>.</p>

</div>
</div>
<a id="gabf45d0bbba86777fa368a6f408a3b471" name="gabf45d0bbba86777fa368a6f408a3b471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf45d0bbba86777fa368a6f408a3b471">&#9670;&nbsp;</a></span>QUADSPI_PIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADSPI_PIR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2l4_2memorymap_8h.html#afb7583d373a42482ec5176d0260c4871">QUADSPI_BASE</a> + 0x2CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QUADSPI polling interval register. </p>

<p class="definition">Definition at line <a class="el" href="quadspi__common__v1_8h_source.html#l00048">48</a> of file <a class="el" href="quadspi__common__v1_8h_source.html">quadspi_common_v1.h</a>.</p>

</div>
</div>
<a id="gaf86030498cf0d38501038c0800697d81" name="gaf86030498cf0d38501038c0800697d81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf86030498cf0d38501038c0800697d81">&#9670;&nbsp;</a></span>QUADSPI_PSMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADSPI_PSMAR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2l4_2memorymap_8h.html#afb7583d373a42482ec5176d0260c4871">QUADSPI_BASE</a> + 0x28U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QUADSPI polling status match. </p>

<p class="definition">Definition at line <a class="el" href="quadspi__common__v1_8h_source.html#l00045">45</a> of file <a class="el" href="quadspi__common__v1_8h_source.html">quadspi_common_v1.h</a>.</p>

</div>
</div>
<a id="ga9e321ca903678330e1af7a3e065457ec" name="ga9e321ca903678330e1af7a3e065457ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e321ca903678330e1af7a3e065457ec">&#9670;&nbsp;</a></span>QUADSPI_PSMKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADSPI_PSMKR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2l4_2memorymap_8h.html#afb7583d373a42482ec5176d0260c4871">QUADSPI_BASE</a> + 0x24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QUADSPI polling status. </p>

<p class="definition">Definition at line <a class="el" href="quadspi__common__v1_8h_source.html#l00042">42</a> of file <a class="el" href="quadspi__common__v1_8h_source.html">quadspi_common_v1.h</a>.</p>

</div>
</div>
<a id="gabbf3a08bfce6fd5e4d8d5a0741a16459" name="gabbf3a08bfce6fd5e4d8d5a0741a16459"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbf3a08bfce6fd5e4d8d5a0741a16459">&#9670;&nbsp;</a></span>QUADSPI_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADSPI_SR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2l4_2memorymap_8h.html#afb7583d373a42482ec5176d0260c4871">QUADSPI_BASE</a> + 0x8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QUADSPI Status Register. </p>

<p class="definition">Definition at line <a class="el" href="quadspi__common__v1_8h_source.html#l00019">19</a> of file <a class="el" href="quadspi__common__v1_8h_source.html">quadspi_common_v1.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:12:11 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
