#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2016.09
# platform  : Linux 3.10.0-957.21.3.el7.x86_64
# version   : 2016.09p002 64 bits
# build date: 2016.11.28 18:08:41 PST
#----------------------------------------
# started Wed Apr 15 22:04:10 PDT 2020
# hostname  : rsg31.stanford.edu
# pid       : 5424
# arguments : '-label' 'session_0' '-console' 'rsg31.stanford.edu:33799' '-style' 'windows' '-use_native_tcl' '-proj' '/rsgs/pool0/Saranyu/AES_1/AES_abstracted/cpp/bug1/BUG1/solution1/syn/verilog/jgproject/sessionLogs/session_0' '-init' '-hidden' '/rsgs/pool0/Saranyu/AES_1/AES_abstracted/cpp/bug1/BUG1/solution1/syn/verilog/jgproject/.tmp/.initCmds.tcl' 'jasper.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2016 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /rsgs/pool0/Saranyu/AES_1/AES_abstracted/cpp/bug1/BUG1/solution1/syn/verilog/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/rsghome/saranyuc/.config/jasper/jaspergold.conf".
INFO (IPL003): This JasperGold instance uses a new interpreter implementation for Tcl evaluation.
    Launch JasperGold using the "-use_jtcl" command-line switch to restore it to the old implementation.
% 
% analyze -sv09 -f aes.flist 
[-- (VERI-1482)] Analyzing Verilog file /hd/cad/cadence/JASPERGOLD16.09.002.lnx86/lib/verilog/packages/std/std.sv into library std
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_enckey.v
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_key.v
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_sbox.v
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb.v
[-- (VERI-1482)] Analyzing Verilog file aqed_in_state_key_V.v
[-- (VERI-1482)] Analyzing Verilog file aqed_in.v
[-- (VERI-1482)] Analyzing Verilog file aqed_out.v
[-- (VERI-1482)] Analyzing Verilog file aqed_top_bmc_in.v
[-- (VERI-1482)] Analyzing Verilog file aqed_top.v
[-- (VERI-1482)] Analyzing Verilog file workload_local_key_0.v
[-- (VERI-1482)] Analyzing Verilog file workload.v
% elaborate -disable_auto_bbox -top aqed_top
INFO (ISW003): Top module name is "aqed_top".
[INFO (VERI-1018)] aqed_top.v(12): compiling module aqed_top
[WARN (VERI-1060)] aqed_top.v(145): 'initial' construct ignored
[INFO (VERI-1018)] aqed_top_bmc_in.v(58): compiling module aqed_top_bmc_in:(DataWidth=8,AddressRange=16,AddressWidth=4)
[INFO (VERI-1018)] aqed_top_bmc_in.v(9): compiling module aqed_top_bmc_in_ram
[WARN (VERI-1060)] aqed_top_bmc_in.v(29): 'initial' construct ignored
[INFO (VERI-1018)] workload.v(10): compiling module workload
[WARN (VERI-1060)] workload.v(164): 'initial' construct ignored
[INFO (VERI-1018)] workload_local_key_0.v(42): compiling module workload_local_key_0:(DataWidth=8,AddressRange=32,AddressWidth=5)_0
[INFO (VERI-1018)] workload_local_key_0.v(9): compiling module workload_local_key_0_rom_0
[WARN (VERI-1060)] workload_local_key_0.v(25): 'initial' construct ignored
[INFO (VERI-1018)] workload_local_key_0.v(42): compiling module workload_local_key_0:(DataWidth=8,AddressRange=32,AddressWidth=5)_1
[INFO (VERI-1018)] workload_local_key_0.v(9): compiling module workload_local_key_0_rom_1
[INFO (VERI-1018)] aes256_encrypt_ecb.v(10): compiling module aes256_encrypt_ecb
[WARN (VERI-1060)] aes256_encrypt_ecb.v(192): 'initial' construct ignored
[INFO (VERI-1018)] aes256_encrypt_ecb_sbox.v(301): compiling module aes256_encrypt_ecb_sbox:(DataWidth=8,AddressRange=256,AddressWidth=8)
[INFO (VERI-1018)] aes256_encrypt_ecb_sbox.v(9): compiling module aes256_encrypt_ecb_sbox_rom
[WARN (VERI-1060)] aes256_encrypt_ecb_sbox.v(25): 'initial' construct ignored
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_key.v(55): compiling module aes256_encrypt_ecb_ctx_body_key:(DataWidth=8,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_key.v(9): compiling module aes256_encrypt_ecb_ctx_body_key_ram
[INFO (VERI-9012)] aes256_encrypt_ecb_ctx_body_key.v(26): Unintentional Sequential element inferred for ram read before write using blocking assignment
[INFO (VERI-9012)] aes256_encrypt_ecb_ctx_body_key.v(19): Unintentional Sequential element inferred for q0 read before write using blocking assignment
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_enckey.v(55): compiling module aes256_encrypt_ecb_ctx_body_enckey:(DataWidth=8,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_enckey.v(9): compiling module aes256_encrypt_ecb_ctx_body_enckey_ram
[WARN (VERI-1209)] aes256_encrypt_ecb.v(617): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(619): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(621): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(651): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(653): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(655): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(765): expression size 32 truncated to fit in target size 9
[WARN (VERI-1209)] aes256_encrypt_ecb.v(858): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(860): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(874): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(876): expression size 64 truncated to fit in target size 8
[WARN (VERI-1209)] workload.v(494): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(496): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(498): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(586): expression size 32 truncated to fit in target size 11
[INFO (VERI-1018)] aqed_in.v(10): compiling module aqed_in
[WARN (VERI-1060)] aqed_in.v(219): 'initial' construct ignored
[INFO (VERI-1018)] aqed_in_state_key_V.v(58): compiling module aqed_in_state_key_V:(DataWidth=1,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aqed_in_state_key_V.v(9): compiling module aqed_in_state_key_V_ram
[WARN (VERI-1060)] aqed_in_state_key_V.v(30): 'initial' construct ignored
[INFO (VERI-9012)] aqed_in_state_key_V.v(26): Unintentional Sequential element inferred for ram read before write using blocking assignment
[INFO (VERI-9012)] aqed_in_state_key_V.v(19): Unintentional Sequential element inferred for q0 read before write using blocking assignment
[WARN (VERI-1209)] aqed_in.v(311): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(313): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(315): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(321): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(323): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(325): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(427): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aqed_in.v(465): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aqed_in.v(598): expression size 32 truncated to fit in target size 18
[INFO (VERI-1018)] aqed_out.v(10): compiling module aqed_out
[WARN (VERI-1060)] aqed_out.v(142): 'initial' construct ignored
[WARN (VERI-1209)] aqed_out.v(281): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(283): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(285): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(291): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(293): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(295): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(322): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] aqed_out.v(325): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] aqed_out.v(356): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(407): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(417): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(491): expression size 32 truncated to fit in target size 7
[WARN (VDB-1002)] workload_local_key_0.v(21): net ram[0][7] does not have a driver
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name aqed_top
aqed_top
[<embedded>] % clock ap_clk
[<embedded>] % reset -expression ap_rst 
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "ap_rst".
[<embedded>] % #set_engine_mode {Hp Ht Bm J Q3 U L R B K AB D I AD M N AM G C AG G2 C2 Hps Hts Tri}
[<embedded>] % #autoprove
[<embedded>] % set_engine_mode {B Bm}
[<embedded>] % 
[<embedded>] % prove -bg -property {<embedded>::aqed_top.assert_qed_match <embedded>::aqed_top.assert_qed_match:precondition1}
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = B Bm 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = B Bm, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 2 properties to prove with 0 already proven/unreachable
background (thread 0)
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 513 of 2279 design flops, 0 of 0 design latches, 42 of 316 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.025s
Performing Proof Simplification...
0.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Proof Simplification Iteration 1	[0.00 s]
0.0.B: Proof Simplification Iteration 2	[0.01 s]
0.0.B: Proof Simplification Iteration 3	[0.02 s]
Proof Simplification completed in 0.05 s
About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
=============================== ProofGrid start ===============================
ProofGrid usable level: 2
ProofGrid is starting event handling
0.0.B: Proofgrid shell started at 5593@rsg31.stanford.edu(local) jg_5424_rsg31.stanford.edu_1
0.0.Bm: Proofgrid shell started at 5594@rsg31.stanford.edu(local) jg_5424_rsg31.stanford.edu_1
0.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.Bm: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.Bm: Trace Attempt  2	[0.07 s]
0.0.B: Trace Attempt  3	[0.09 s]
0.0.Bm: Trace Attempt  3	[0.10 s]
0.0.Bm: Trace Attempt  4	[0.13 s]
0.0.B: Trace Attempt  4	[0.14 s]
0.0.Bm: Trace Attempt  5	[0.17 s]
0.0.B: Trace Attempt  5	[0.19 s]
0.0.B: Trace Attempt 18	[0.96 s]
0.0.B: Per property time limit expired (1.00 s) [1.05 s]
0.0.B: Stopped processing property "aqed_top.assert_qed_match"	[1.05 s].
0.0.B: Starting proof for property "aqed_top.assert_qed_match:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.B: Trace Attempt 23	[0.99 s]
0.0.B: Per property time limit expired (1.00 s) [1.06 s]
0.0.B: Stopped processing property "aqed_top.assert_qed_match:precondition1"	[1.06 s].
0.0.B: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.0.B: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.Bm: Trace Attempt 66	[4.23 s]
0.0.B: Trace Attempt 68	[4.24 s]
0.0.Bm: Trace Attempt 91	[8.30 s]
0.0.B: Trace Attempt 94	[8.29 s]
0.0.B: Trace Attempt 102	[9.91 s]
0.0.B: Per property time limit expired (10.00 s) [10.18 s]
0.0.B: Stopped processing property "aqed_top.assert_qed_match"	[10.18 s].
0.0.B: Starting proof for property "aqed_top.assert_qed_match:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Bm: Trace Attempt 121	[12.34 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.Bm: Trace Attempt 136	[16.38 s]
0.0.B: Trace Attempt 68	[4.16 s]
0.0.B: Trace Attempt 85	[8.20 s]
0.0.Bm: Trace Attempt 147	[20.77 s]
0.0.B: Trace Attempt 97	[9.96 s]
0.0.B: Per property time limit expired (10.00 s) [10.19 s]
0.0.B: Stopped processing property "aqed_top.assert_qed_match:precondition1"	[10.19 s].
0.0.B: Next scan (2) will use per property time limit: 1s * 10 ^ 2 = 100s
0.0.B: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.Bm: Trace Attempt 152	[23.77 s]
0.0.Bm: A trace with 152 cycles was found. [25.21 s]
INFO (IPF047): 0.0.Bm: The cover property "aqed_top.assert_qed_match:precondition1" was covered in 152 cycles in 25.31 s.
ProofGrid usable level: 1
0.0.Bm: Trace Attempt 153	[26.29 s]
0.0.B: Trace Attempt 68	[4.26 s]
0.0.B: Trace Attempt 94	[8.28 s]
0.0.Bm: Trace Attempt 158	[31.64 s]
0.0.B: Trace Attempt 111	[12.37 s]
0.0.Bm: Trace Attempt 163	[36.36 s]
0.0.B: Trace Attempt 127	[16.38 s]
0.0.Bm: Trace Attempt 168	[40.96 s]
0.0.B: Trace Attempt 139	[20.48 s]
0.0.Bm: Trace Attempt 172	[44.99 s]
0.0.B: Trace Attempt 150	[24.88 s]
0.0.Bm: Trace Attempt 176	[49.05 s]
0.0.B: Trace Attempt 155	[29.03 s]
0.0.Bm: Trace Attempt 180	[53.37 s]
0.0.B: Trace Attempt 160	[33.61 s]
0.0.Bm: Trace Attempt 185	[57.58 s]
0.0.B: Trace Attempt 165	[38.47 s]
0.0.Bm: Trace Attempt 189	[61.84 s]
0.0.B: Trace Attempt 169	[43.37 s]
0.0.Bm: Trace Attempt 194	[66.47 s]
0.0.B: Trace Attempt 173	[47.85 s]
0.0.Bm: Trace Attempt 198	[71.69 s]
0.0.B: Trace Attempt 176	[52.41 s]
0.0.Bm: Trace Attempt 202	[77.26 s]
0.0.B: Trace Attempt 180	[56.82 s]
0.0.Bm: Trace Attempt 204	[81.69 s]
0.0.B: Trace Attempt 183	[60.89 s]
0.0.Bm: Trace Attempt 208	[86.23 s]
0.0.B: Trace Attempt 187	[65.78 s]
0.0.Bm: Trace Attempt 212	[90.28 s]
0.0.B: Trace Attempt 191	[70.61 s]
0.0.Bm: Trace Attempt 216	[95.61 s]
0.0.B: Trace Attempt 194	[74.98 s]
0.0.Bm: Trace Attempt 219	[99.97 s]
0.0.B: Trace Attempt 197	[80.33 s]
0.0.Bm: Trace Attempt 223	[105.41 s]
0.0.B: Trace Attempt 200	[85.47 s]
0.0.Bm: Trace Attempt 227	[110.34 s]
0.0.B: Trace Attempt 203	[90.54 s]
0.0.Bm: Trace Attempt 230	[115.01 s]
0.0.B: Trace Attempt 206	[95.56 s]
0.0.Bm: Trace Attempt 233	[119.71 s]
0.0.B: Trace Attempt 208	[99.16 s]
0.0.B: Per property time limit expired (100.00 s) [100.46 s]
0.0.B: Stopped processing property "aqed_top.assert_qed_match"	[100.46 s].
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.Bm: Trace Attempt 236	[125.58 s]
0.0.B: Trace Attempt 68	[4.24 s]
0.0.Bm: Trace Attempt 239	[130.40 s]
0.0.B: Trace Attempt 94	[8.26 s]
0.0.B: Trace Attempt 111	[12.36 s]
0.0.Bm: Trace Attempt 242	[136.04 s]
0.0.B: Trace Attempt 128	[17.16 s]
0.0.Bm: Trace Attempt 245	[140.13 s]
0.0.B: Trace Attempt 142	[21.26 s]
0.0.Bm: Trace Attempt 247	[146.13 s]
0.0.B: Trace Attempt 152	[25.52 s]
0.0.Bm: Trace Attempt 249	[150.76 s]
0.0.B: Trace Attempt 157	[30.30 s]
0.0.Bm: Trace Attempt 252	[155.61 s]
0.0.B: Trace Attempt 161	[34.62 s]
0.0.Bm: Trace Attempt 256	[161.60 s]
0.0.B: Trace Attempt 166	[38.93 s]
0.0.B: Trace Attempt 169	[43.14 s]
0.0.Bm: Trace Attempt 259	[167.20 s]
0.0.B: Trace Attempt 173	[47.62 s]
0.0.Bm: Trace Attempt 262	[171.48 s]
0.0.B: Trace Attempt 176	[52.17 s]
0.0.Bm: Trace Attempt 264	[177.03 s]
0.0.B: Trace Attempt 180	[56.57 s]
0.0.Bm: Trace Attempt 267	[181.45 s]
0.0.B: Trace Attempt 183	[60.66 s]
0.0.Bm: Trace Attempt 270	[188.00 s]
0.0.B: Trace Attempt 187	[65.52 s]
0.0.Bm: Trace Attempt 273	[192.82 s]
0.0.B: Trace Attempt 191	[70.34 s]
0.0.Bm: Trace Attempt 275	[196.91 s]
0.0.B: Trace Attempt 194	[74.71 s]
0.0.Bm: Trace Attempt 278	[201.75 s]
0.0.B: Trace Attempt 197	[80.06 s]
0.0.Bm: Trace Attempt 281	[208.01 s]
0.0.B: Trace Attempt 200	[85.21 s]
0.0.B: Trace Attempt 203	[90.27 s]
0.0.Bm: Trace Attempt 283	[214.25 s]
0.0.B: Trace Attempt 206	[95.21 s]
0.0.Bm: Trace Attempt 285	[219.06 s]
0.0.B: Trace Attempt 209	[100.42 s]
0.0.Bm: Trace Attempt 287	[225.56 s]
0.0.B: Trace Attempt 212	[104.47 s]
0.0.Bm: Trace Attempt 288	[230.29 s]
0.0.B: Trace Attempt 216	[110.26 s]
0.0.Bm: Trace Attempt 289	[234.66 s]
0.0.B: Trace Attempt 219	[114.89 s]
0.0.Bm: Trace Attempt 290	[239.19 s]
0.0.B: Trace Attempt 222	[120.06 s]
0.0.B: Trace Attempt 225	[125.42 s]
0.0.Bm: A trace with 290 cycles was found. [250.97 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 290 cycles was found for the property "aqed_top.assert_qed_match" in 251.07 s.
0.0.B: Stopped processing property "aqed_top.assert_qed_match"	[128.58 s].
0.0.B: Trace Attempt 226	[126.88 s]
0.0.B: All properties determined. [251.52 s]
0.0.B: Exited with Success (@ 251.55 s)
0.0.Bm: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Bm: All properties determined. [251.99 s]
0.0.Bm: Exited with Success (@ 252.08 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
	Properties Considered : 2
	      assertions      : 1
	       - proven       : 0
	       - marked_proven: 0
	       - cex          : 1
	       - ar_cex       : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
	      covers          : 1
	       - unreachable  : 0
	       - covered      : 1
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -violation -property <embedded>::aqed_top.assert_qed_match -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::aqed_top.assert_qed_match".
cex
INFO: delete ampa start in Shell
INFO: delete ampa end in Shell
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
