INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'xilly_data_fifo' already exists in the project.
   Output products for this core may be overwritten.
Resolving generics for 'xilly_data_fifo'...
WARNING:sim - A core named 'xilly_data_fifo' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'xilly_data_fifo'...
Delivering associated files for 'xilly_data_fifo'...
Delivering EJava files for 'xilly_data_fifo'...
Generating implementation netlist for 'xilly_data_fifo'...
INFO:sim - Pre-processing HDL files for 'xilly_data_fifo'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'xilly_data_fifo'
Running ngcbuild...
Writing VEO instantiation template for 'xilly_data_fifo'...
Writing Verilog behavioral simulation model for 'xilly_data_fifo'...
WARNING:sim - Overwriting existing file
   E:/xillyFIFO_test/xillyFIFO_test/ipcore_dir/tmp/_cg/xilly_data_fifo/doc/fifo_
   generator_v9_3_vinfo.html with file from view xilinx_documentation
Delivered 3 files into directory
E:/xillyFIFO_test/xillyFIFO_test/ipcore_dir/tmp/_cg/xilly_data_fifo
Delivered 1 file into directory
E:/xillyFIFO_test/xillyFIFO_test/ipcore_dir/tmp/_cg/xilly_data_fifo
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'xilly_data_fifo'...
Generating metadata file...
Regenerating ISE project file for 'xilly_data_fifo'...
Generating ISE project...
XCO file found: xilly_data_fifo.xco
XMDF file found: xilly_data_fifo_xmdf.tcl
Adding E:/xillyFIFO_test/xillyFIFO_test/ipcore_dir/tmp/_cg/xilly_data_fifo.asy
-view all -origin_type imported
Adding E:/xillyFIFO_test/xillyFIFO_test/ipcore_dir/tmp/_cg/xilly_data_fifo.ngc
-view all -origin_type created
Checking file
"E:/xillyFIFO_test/xillyFIFO_test/ipcore_dir/tmp/_cg/xilly_data_fifo.ngc" for
project device match ...
File "E:/xillyFIFO_test/xillyFIFO_test/ipcore_dir/tmp/_cg/xilly_data_fifo.ngc"
device information matches project device.
Adding E:/xillyFIFO_test/xillyFIFO_test/ipcore_dir/tmp/_cg/xilly_data_fifo.sym
-view all -origin_type imported
Adding E:/xillyFIFO_test/xillyFIFO_test/ipcore_dir/tmp/_cg/xilly_data_fifo.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "E:/xillyFIFO_test/xillyFIFO_test/ipcore_dir/tmp/_cg/xilly_data_fifo.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding E:/xillyFIFO_test/xillyFIFO_test/ipcore_dir/tmp/_cg/xilly_data_fifo.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/xilly_data_fifo"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'xilly_data_fifo'.
