#ifndef __SOC_BASEADDR_INTERFACE_H__
#define __SOC_BASEADDR_INTERFACE_H__ 
#ifdef __cplusplus
    #if __cplusplus
        extern "C" {
    #endif
#endif
#define SOC_ACPU_A9_private_BASE_ADDR (0xF6800000)
#define SOC_ACPU_ROM_TABLE_BASE_ADDR (0xF6500000)
#define SOC_AP_DMAC_BASE_ADDR (0xF7361000)
#define SOC_ASP_BASE_ADDR (0xF47F4000)
#define SOC_BBE16_ROM_TABLE_BASE_ADDR (0xF6700000)
#define SOC_BBP_COMM_BASE_ADDR (0xFDF80000)
#define SOC_BBP_COMM_ON_BASE_ADDR (0xF7410000)
#define SOC_BBP_GSM0_BASE_ADDR (0xFD800000)
#define SOC_BBP_GSM0_ON_BASE_ADDR (0xF7412800)
#define SOC_BBP_GSM1_BASE_ADDR (0xFD880000)
#define SOC_BBP_GSM1_ON_BASE_ADDR (0xF7412C00)
#define SOC_BBP_WCDMA_BASE_ADDR (0xFD900000)
#define SOC_BBP_WCDMA_ON_BASE_ADDR (0xF7410000)
#define SOC_BBP_LTE0_BASE_ADDR (0xFD000000)
#define SOC_BBP_LTE1_BASE_ADDR (0xFDA00000)
#define SOC_BBP_LTE_ON_BASE_ADDR (0xF7412000)
#define SOC_BBP_TDS_ON_BASE_ADDR (0xF7413400)
#define SOC_BBP_INT_BASE_ADDR (0xFD700000)
#define SOC_BBP_TDS_BASE_ADDR (0xFDD00000)
#define SOC_ABB_CFG_BASE_ADDR (0xFDF8C000)
#define SOC_BOOTROM_BASE_ADDR (0xFFFF0000)
#define SOC_CM3Timer0_BASE_ADDR (0xF6181000)
#define SOC_CM3Timer1_BASE_ADDR (0xF6185000)
#define SOC_CM3UART_BASE_ADDR (0xF6184000)
#define SOC_CM3Watchdog0_BASE_ADDR (0xF6182000)
#define SOC_CM3Watchdog1_BASE_ADDR (0xF6183000)
#define SOC_CS_SYS_ROM_TABLE_BASE_ADDR (0xF6400000)
#define SOC_CSI_BASE_ADDR (0xF5409000)
#define SOC_DDRC_AXI_BASE_ADDR (0xF7120000)
#define SOC_DDRC_DMC0_BASE_ADDR (0xF7121000)
#define SOC_DDRC_SEC0_BASE_ADDR (0xF7125000)
#define SOC_DDRC_SEC1_BASE_ADDR (0xF7125400)
#define SOC_DDRC_SEC2_BASE_ADDR (0xF7125800)
#define SOC_DDRC_SEC3_BASE_ADDR (0xF7125C00)
#define SOC_DDRC_SEC4_BASE_ADDR (0xF7126000)
#define SOC_DDRC_SEC5_BASE_ADDR (0xF7126400)
#define SOC_DDRC_SEC6_BASE_ADDR (0xF7126800)
#define SOC_DDRC_SEC7_BASE_ADDR (0xF7126C00)
#define SOC_DDRC_SEC8_BASE_ADDR (0xF7127000)
#define SOC_DDRC_PUB0_BASE_ADDR (0xF7128000)
#define SOC_DRAM_BASE_ADDR (0x00000000)
#define SOC_DSI_BASE_ADDR (0xF5408000)
#define SOC_EDC0_BASE_ADDR (0xF5400000)
#define SOC_EDC1_BASE_ADDR (0xF5414000)
#define SOC_EFUSEC_BASE_ADDR (0xF781F000)
#define SOC_eMMC_BASE_ADDR (0xF4109000)
#define SOC_G2D_BASE_ADDR (0xF4080000)
#define SOC_G3D_BASE_ADDR (0xF5000000)
#define SOC_GPIO0_BASE_ADDR (0xF7800000)
#define SOC_GPIO1_BASE_ADDR (0xF7801000)
#define SOC_GPIO10_BASE_ADDR (0xF7136000)
#define SOC_GPIO11_BASE_ADDR (0xF7137000)
#define SOC_GPIO12_BASE_ADDR (0xF7138000)
#define SOC_GPIO13_BASE_ADDR (0xF7139000)
#define SOC_GPIO14_BASE_ADDR (0xF713A000)
#define SOC_GPIO15_BASE_ADDR (0xF713B000)
#define SOC_GPIO16_BASE_ADDR (0xF713C000)
#define SOC_GPIO17_BASE_ADDR (0xF713D000)
#define SOC_GPIO18_BASE_ADDR (0xF713E000)
#define SOC_GPIO19_BASE_ADDR (0xF7011000)
#define SOC_GPIO2_BASE_ADDR (0xF7802000)
#define SOC_GPIO3_BASE_ADDR (0xF7803000)
#define SOC_GPIO4_BASE_ADDR (0xF7130000)
#define SOC_GPIO5_BASE_ADDR (0xF7131000)
#define SOC_GPIO6_BASE_ADDR (0xF7132000)
#define SOC_GPIO7_BASE_ADDR (0xF7133000)
#define SOC_GPIO8_BASE_ADDR (0xF7134000)
#define SOC_GPIO9_BASE_ADDR (0xF7135000)
#define SOC_GUCipher0_BASE_ADDR (0xFF000000)
#define SOC_GUCipher1_BASE_ADDR (0xFF001000)
#define SOC_HIFI2_DTCM_BASE_ADDR (0xFA000000)
#define SOC_HIFI2_ITCM_BASE_ADDR (0xFA080000)
#define SOC_I2C0_BASE_ADDR (0xF7100000)
#define SOC_I2C1_BASE_ADDR (0xF7101000)
#define SOC_I2C2_BASE_ADDR (0xF7102000)
#define SOC_I2C3_BASE_ADDR (0xF7103000)
#define SOC_I2C4_BASE_ADDR (0xF7104000)
#define SOC_I2C5_BASE_ADDR (0xF7105000)
#define SOC_IOC_OFF_BASE_ADDR (0xF7010000)
#define SOC_IOC_ON_BASE_ADDR (0xF8001000)
#define SOC_IPC_BASE_ADDR (0xF7500000)
#define SOC_IPC_S_BASE_ADDR (0xF7510000)
#define SOC_IPF_BASE_ADDR (0xF7340000)
#define SOC_ISP_BASE_ADDR (0xF4000000)
#define SOC_L2CC_BASE_ADDR (0xF6C00000)
#define SOC_LCipher_BASE_ADDR (0xFF010000)
#define SOC_MHL_BASE_ADDR (0xF5414000)
#define SOC_Modem_A9_Private_BASE_ADDR (0xFF400000)
#define SOC_Modem_A9_ROM_TABLE_BASE_ADDR (0xF6600000)
#define SOC_Modem_DMAC_BASE_ADDR (0xFF10F000)
#define SOC_MTimer0_BASE_ADDR (0xF7415000)
#define SOC_MTimer1_BASE_ADDR (0xF7416000)
#define SOC_MTimer2_BASE_ADDR (0xF7417000)
#define SOC_MTimer3_BASE_ADDR (0xF7418000)
#define SOC_MTimer4_BASE_ADDR (0xF7419000)
#define SOC_MTimer5_BASE_ADDR (0xF741A000)
#define SOC_MTimer6_BASE_ADDR (0xF741B000)
#define SOC_MTimer7_BASE_ADDR (0xF741C000)
#define SOC_MTimer8_BASE_ADDR (0xF741D000)
#define SOC_MTimer9_BASE_ADDR (0xF741E000)
#define SOC_MUART0_BASE_ADDR (0xFF100000)
#define SOC_MUART1_BASE_ADDR (0xFF101000)
#define SOC_MWatchDog_BASE_ADDR (0xF7404000)
#define SOC_NANDC_BASE_ADDR (0xF4800000)
#define SOC_PMCTRL_BASE_ADDR (0xF711C000)
#define SOC_PMUSSI_BASE_ADDR (0xF8000000)
#define SOC_PWM0_BASE_ADDR (0xF540F000)
#define SOC_PWM1_BASE_ADDR (0xF5410000)
#define SOC_RTC_BASE_ADDR (0xF7414000)
#define SOC_SC_OFF_BASE_ADDR (0xF711A000)
#define SOC_SC_ON_BASE_ADDR (0xF7410000)
#define SOC_SCI0_BASE_ADDR (0xF781D000)
#define SOC_SCI1_BASE_ADDR (0xF781E000)
#define SOC_SDIOMMC_BASE_ADDR (0xF410B000)
#define SOC_SDMMC_BASE_ADDR (0xF410A000)
#define SOC_SECENG_BASE_ADDR (0xF7080000)
#define SOC_SIO0_BASE_ADDR (0xF4105000)
#define SOC_SIO1_BASE_ADDR (0xF4106000)
#define SOC_SIO2_BASE_ADDR (0xF4107000)
#define SOC_SIO3_BASE_ADDR (0xF4108000)
#define SOC_SOCP_BASE_ADDR (0xF7350000)
#define SOC_SRAM_M3_BASE_ADDR (0xF6000000)
#define SOC_SRAM_MDM_BASE_ADDR (0xFF080000)
#define SOC_SRAM_OFF_BASE_ADDR (0xFFF00000)
#define SOC_SRAM_ON_BASE_ADDR (0xF7600000)
#define SOC_SSP0_BASE_ADDR (0xF7106000)
#define SOC_SSP1_BASE_ADDR (0xF7107000)
#define SOC_Tensilica_BBE16_DTCM_BASE_ADDR (0xFA880000)
#define SOC_Tensilica_BBE16_ITCM_BASE_ADDR (0xFA800000)
#define SOC_Timer0_BASE_ADDR (0xF7405000)
#define SOC_Timer1_BASE_ADDR (0xF7406000)
#define SOC_Timer2_BASE_ADDR (0xF7407000)
#define SOC_Timer3_BASE_ADDR (0xF7408000)
#define SOC_Timer4_BASE_ADDR (0xF7409000)
#define SOC_Timer5_BASE_ADDR (0xF740A000)
#define SOC_Timer6_BASE_ADDR (0xF740B000)
#define SOC_Timer7_BASE_ADDR (0xF740C000)
#define SOC_Timer8_BASE_ADDR (0xF740D000)
#define SOC_TS_BASE_ADDR (0xF410C000)
#define SOC_TZASC_BASE_ADDR (0xF7180000)
#define SOC_TZPC_BASE_ADDR (0xF7400000)
#define SOC_UART0_BASE_ADDR (0xF7110000)
#define SOC_UART1_BASE_ADDR (0xF7111000)
#define SOC_UART2_BASE_ADDR (0xF7112000)
#define SOC_UART3_BASE_ADDR (0xF7113000)
#define SOC_UART4_BASE_ADDR (0xF7114000)
#define SOC_UART5_BASE_ADDR (0xF7115000)
#define SOC_UART6_BASE_ADDR (0xF7116000)
#define SOC_UPACC_BASE_ADDR (0xFF002000)
#define SOC_USB2OTG_BASE_ADDR (0xF4840000)
#define SOC_VDEC_BASE_ADDR (0xF540D000)
#define SOC_VENC_BASE_ADDR (0xF540E000)
#define SOC_VPP_BASE_ADDR (0xF5411000)
#define SOC_Watchdog0_BASE_ADDR (0xF7401000)
#define SOC_Watchdog1_BASE_ADDR (0xF7402000)
#define SOC_Watchdog2_BASE_ADDR (0xF7403000)
#ifdef __cplusplus
    #if __cplusplus
        }
    #endif
#endif
#endif
