// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CGX50CF23C6 Package FBGA484
// 

//
// This file contains Slow Corner delays for the design using part EP4CGX50CF23C6,
// with speed grade 6, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "nios_handler")
  (DATE "05/03/2019 11:33:56")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE leds_w_export\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1944:1944:1944) (2001:2001:2001))
        (IOPATH i o (2397:2397:2397) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE leds_w_export\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2632:2632:2632) (2747:2747:2747))
        (IOPATH i o (2397:2397:2397) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE leds_w_export\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2166:2166:2166) (2225:2225:2225))
        (IOPATH i o (2407:2407:2407) (2394:2394:2394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE leds_w_export\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2883:2883:2883) (2928:2928:2928))
        (IOPATH i o (2367:2367:2367) (2354:2354:2354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE leds_w_export\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2910:2910:2910) (2912:2912:2912))
        (IOPATH i o (2387:2387:2387) (2374:2374:2374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE leds_w_export\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2833:2833:2833) (2883:2883:2883))
        (IOPATH i o (2377:2377:2377) (2364:2364:2364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE leds_w_export\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2043:2043:2043) (2083:2083:2083))
        (IOPATH i o (2397:2397:2397) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE leds_w_export\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2279:2279:2279) (2307:2307:2307))
        (IOPATH i o (2397:2397:2397) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_clk\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1572:1572:1572) (1574:1574:1574))
        (IOPATH i o (2397:2397:2397) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1848:1848:1848) (1835:1835:1835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2952:2952:2952) (2962:2962:2962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1848:1848:1848) (1835:1835:1835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1848:1848:1848) (1835:1835:1835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1868:1868:1868) (1855:1855:1855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1858:1858:1858) (1845:1845:1845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2972:2972:2972) (2982:2982:2982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1848:1848:1848) (1835:1835:1835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1848:1848:1848) (1835:1835:1835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1848:1848:1848) (1835:1835:1835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1888:1888:1888) (1875:1875:1875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_addr\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1868:1868:1868) (1855:1855:1855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_ba\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1908:1908:1908) (1895:1895:1895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_ba\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1878:1878:1878) (1865:1865:1865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_cs_n\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1838:1838:1838) (1825:1825:1825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_cas_n\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1838:1838:1838) (1825:1825:1825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_ras_n\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1848:1848:1848) (1835:1835:1835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_we_n\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1858:1858:1858) (1845:1845:1845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dqm\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1858:1858:1858) (1845:1845:1845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dqm\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1868:1868:1868) (1855:1855:1855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dqm\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1838:1838:1838) (1825:1825:1825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dqm\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1868:1868:1868) (1855:1855:1855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1895:1895:1895) (1868:1868:1868))
        (IOPATH oe o (1874:1874:1874) (1799:1799:1799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1895:1895:1895) (1868:1868:1868))
        (IOPATH oe o (1874:1874:1874) (1799:1799:1799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1858:1858:1858) (1845:1845:1845))
        (IOPATH oe o (1791:1791:1791) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1848:1848:1848) (1835:1835:1835))
        (IOPATH oe o (1791:1791:1791) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1905:1905:1905) (1878:1878:1878))
        (IOPATH oe o (1874:1874:1874) (1799:1799:1799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2962:2962:2962) (2972:2972:2972))
        (IOPATH oe o (2934:2934:2934) (2896:2896:2896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1895:1895:1895) (1868:1868:1868))
        (IOPATH oe o (1874:1874:1874) (1799:1799:1799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1838:1838:1838) (1825:1825:1825))
        (IOPATH oe o (1791:1791:1791) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1848:1848:1848) (1835:1835:1835))
        (IOPATH oe o (1791:1791:1791) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1848:1848:1848) (1835:1835:1835))
        (IOPATH oe o (1791:1791:1791) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1915:1915:1915) (1888:1888:1888))
        (IOPATH oe o (1874:1874:1874) (1799:1799:1799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1905:1905:1905) (1878:1878:1878))
        (IOPATH oe o (1874:1874:1874) (1799:1799:1799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1858:1858:1858) (1845:1845:1845))
        (IOPATH oe o (1791:1791:1791) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2928:2928:2928) (2946:2946:2946))
        (IOPATH oe o (2916:2916:2916) (2889:2889:2889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1848:1848:1848) (1835:1835:1835))
        (IOPATH oe o (1791:1791:1791) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1848:1848:1848) (1835:1835:1835))
        (IOPATH oe o (1791:1791:1791) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2952:2952:2952) (2962:2962:2962))
        (IOPATH oe o (2934:2934:2934) (2896:2896:2896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1895:1895:1895) (1868:1868:1868))
        (IOPATH oe o (1874:1874:1874) (1799:1799:1799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[18\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1868:1868:1868) (1855:1855:1855))
        (IOPATH oe o (1791:1791:1791) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1858:1858:1858) (1845:1845:1845))
        (IOPATH oe o (1791:1791:1791) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[20\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1838:1838:1838) (1825:1825:1825))
        (IOPATH oe o (1791:1791:1791) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[21\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1925:1925:1925) (1898:1898:1898))
        (IOPATH oe o (1874:1874:1874) (1799:1799:1799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[22\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1945:1945:1945) (1918:1918:1918))
        (IOPATH oe o (1874:1874:1874) (1799:1799:1799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[23\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1848:1848:1848) (1835:1835:1835))
        (IOPATH oe o (1791:1791:1791) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[24\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1848:1848:1848) (1835:1835:1835))
        (IOPATH oe o (1791:1791:1791) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[25\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2948:2948:2948) (2966:2966:2966))
        (IOPATH oe o (2916:2916:2916) (2889:2889:2889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[26\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1848:1848:1848) (1835:1835:1835))
        (IOPATH oe o (1791:1791:1791) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[27\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1858:1858:1858) (1845:1845:1845))
        (IOPATH oe o (1791:1791:1791) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[28\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1905:1905:1905) (1878:1878:1878))
        (IOPATH oe o (1874:1874:1874) (1799:1799:1799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[29\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1905:1905:1905) (1878:1878:1878))
        (IOPATH oe o (1874:1874:1874) (1799:1799:1799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[30\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1905:1905:1905) (1878:1878:1878))
        (IOPATH oe o (1874:1874:1874) (1799:1799:1799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE sdram_dq\[31\]\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1915:1915:1915) (1888:1888:1888))
        (IOPATH oe o (1874:1874:1874) (1799:1799:1799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE altera_reserved_tdo\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2620:2620:2620) (3163:3163:3163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (549:549:549) (693:693:693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_clkctrl")
    (INSTANCE clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (426:426:426) (418:418:418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (557:557:557) (562:562:562))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE reset\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (559:559:559) (703:703:703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_clkctrl")
    (INSTANCE reset\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (426:426:426) (418:418:418))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1758:1758:1758) (1797:1797:1797))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (197:197:197) (252:252:252))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1758:1758:1758) (1797:1797:1797))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (201:201:201) (256:256:256))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1758:1758:1758) (1797:1797:1797))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1739:1739:1739))
        (PORT asdata (510:510:510) (563:563:563))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (197:197:197) (252:252:252))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (196:196:196) (251:251:251))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (215:215:215) (277:277:277))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (201:201:201) (258:258:258))
        (PORT datad (214:214:214) (276:276:276))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (206:206:206) (267:267:267))
        (PORT datad (215:215:215) (277:277:277))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (217:217:217) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (196:196:196) (251:251:251))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (287:287:287))
        (PORT datad (198:198:198) (254:254:254))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_sync_rst)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_clkctrl")
    (INSTANCE u0\|rst_controller\|r_sync_rst\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1505:1505:1505) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (157:157:157) (177:177:177))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (183:183:183) (206:206:206))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1801:1801:1801) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_cnt\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (293:293:293))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|rst1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1712:1712:1712))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1771:1771:1771) (1687:1687:1687))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|uav_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (1073:1073:1073))
        (PORT datac (946:946:946) (1013:1013:1013))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_sel_nxt\.10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1126:1126:1126) (1159:1159:1159))
        (PORT datac (625:625:625) (663:663:663))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (932:932:932))
        (PORT datab (719:719:719) (769:769:769))
        (PORT datac (883:883:883) (924:924:924))
        (PORT datad (1108:1108:1108) (1149:1149:1149))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1391:1391:1391) (1444:1444:1444))
        (PORT datac (906:906:906) (956:956:956))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (589:589:589) (733:733:733))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1680:1680:1680) (1680:1680:1680))
        (PORT d (537:537:537) (533:533:533))
        (PORT clrn (1952:1952:1952) (1936:1936:1936))
        (IOPATH (posedge clk) q (525:525:525) (475:475:475))
        (IOPATH (negedge clrn) q (629:629:629) (579:579:579))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (84:84:84))
      (HOLD d (posedge clk) (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode1917w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (294:294:294))
        (PORT datab (243:243:243) (289:289:289))
        (PORT datac (603:603:603) (626:626:626))
        (PORT datad (202:202:202) (238:238:238))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (198:198:198) (253:253:253))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (353:353:353) (389:389:389))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|rst_controller\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (208:208:208) (270:270:270))
        (PORT datad (197:197:197) (252:252:252))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_early_rst)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|address_reg_a\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (208:208:208) (243:243:243))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1792:1792:1792))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2164:2164:2164) (2114:2114:2114))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_mem16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (697:697:697))
        (PORT datab (252:252:252) (314:314:314))
        (PORT datac (223:223:223) (284:284:284))
        (PORT datad (336:336:336) (371:371:371))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_mem16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (915:915:915))
        (PORT datad (565:565:565) (577:577:577))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_b_is_dst\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (695:695:695))
        (PORT datab (685:685:685) (728:728:728))
        (PORT datac (1106:1106:1106) (1152:1152:1152))
        (PORT datad (639:639:639) (686:686:686))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_b_is_dst\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (697:697:697))
        (PORT datab (683:683:683) (727:727:727))
        (PORT datac (1105:1105:1105) (1150:1150:1150))
        (PORT datad (640:640:640) (688:688:688))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_b_is_dst\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (215:215:215))
        (PORT datab (703:703:703) (750:750:750))
        (PORT datac (1360:1360:1360) (1402:1402:1402))
        (PORT datad (157:157:157) (177:177:177))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode1867w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (291:291:291))
        (PORT datab (238:238:238) (285:285:285))
        (PORT datac (601:601:601) (623:623:623))
        (PORT datad (200:200:200) (235:235:235))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[22\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (601:601:601) (743:743:743))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1661:1661:1661) (1671:1671:1671))
        (PORT d (524:524:524) (521:521:521))
        (PORT clrn (1910:1910:1910) (1876:1876:1876))
        (IOPATH (posedge clk) q (516:516:516) (470:470:470))
        (IOPATH (negedge clrn) q (620:620:620) (574:574:574))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (84:84:84))
      (HOLD d (posedge clk) (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_mem8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (709:709:709))
        (PORT datab (683:683:683) (726:726:726))
        (PORT datac (1359:1359:1359) (1400:1400:1400))
        (PORT datad (674:674:674) (719:719:719))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_byteenable\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (911:911:911))
        (PORT datac (807:807:807) (812:812:812))
        (PORT datad (568:568:568) (581:581:581))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (941:941:941))
        (PORT datab (717:717:717) (767:767:767))
        (PORT datac (877:877:877) (918:918:918))
        (PORT datad (1107:1107:1107) (1147:1147:1147))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_br_cmp\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (424:424:424))
        (PORT datab (370:370:370) (370:370:370))
        (PORT datac (186:186:186) (212:212:212))
        (PORT datad (763:763:763) (754:754:754))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode1887w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (292:292:292))
        (PORT datab (240:240:240) (287:287:287))
        (PORT datac (602:602:602) (625:625:625))
        (PORT datad (200:200:200) (237:237:237))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (705:705:705))
        (PORT datab (691:691:691) (734:734:734))
        (PORT datac (1362:1362:1362) (1404:1404:1404))
        (PORT datad (670:670:670) (715:715:715))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (705:705:705))
        (PORT datab (689:689:689) (733:733:733))
        (PORT datac (1361:1361:1361) (1404:1404:1404))
        (PORT datad (670:670:670) (715:715:715))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_alu_force_xor\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (756:756:756))
        (PORT datab (1357:1357:1357) (1376:1376:1376))
        (PORT datac (649:649:649) (693:693:693))
        (PORT datad (827:827:827) (863:863:863))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_exception\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (387:387:387))
        (PORT datab (346:346:346) (345:345:345))
        (PORT datac (179:179:179) (201:201:201))
        (PORT datad (835:835:835) (872:872:872))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (757:757:757))
        (PORT datab (1358:1358:1358) (1376:1376:1376))
        (PORT datac (649:649:649) (693:693:693))
        (PORT datad (827:827:827) (863:863:863))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_force_src2_zero\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (355:355:355))
        (PORT datab (214:214:214) (240:240:240))
        (PORT datac (1098:1098:1098) (1136:1136:1136))
        (PORT datad (837:837:837) (874:874:874))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (561:561:561) (703:703:703))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1698:1698:1698) (1711:1711:1711))
        (PORT d (524:524:524) (521:521:521))
        (PORT clrn (1920:1920:1920) (1890:1890:1890))
        (IOPATH (posedge clk) q (516:516:516) (470:470:470))
        (IOPATH (negedge clrn) q (620:620:620) (574:574:574))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (84:84:84))
      (HOLD d (posedge clk) (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_logic_op_raw\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (668:668:668))
        (PORT datab (1392:1392:1392) (1446:1446:1446))
        (PORT datac (907:907:907) (958:958:958))
        (PORT datad (1411:1411:1411) (1462:1462:1462))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_logic_op\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (727:727:727) (707:707:707))
        (PORT datad (764:764:764) (764:764:764))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_logic_op\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1794:1794:1794))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1844:1844:1844) (1755:1755:1755))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (337:337:337))
        (PORT datab (262:262:262) (325:325:325))
        (PORT datad (209:209:209) (268:268:268))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (366:366:366))
        (PORT datab (251:251:251) (312:312:312))
        (PORT datac (577:577:577) (590:590:590))
        (PORT datad (556:556:556) (577:577:577))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (352:352:352))
        (PORT datab (189:189:189) (212:212:212))
        (PORT datac (976:976:976) (999:999:999))
        (PORT datad (194:194:194) (220:220:220))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1802:1802:1802) (1719:1719:1719))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (325:325:325))
        (PORT datad (208:208:208) (268:268:268))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (324:324:324))
        (PORT datab (326:326:326) (333:333:333))
        (PORT datac (977:977:977) (1001:1001:1001))
        (PORT datad (195:195:195) (221:221:221))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (214:214:214))
        (PORT datab (262:262:262) (325:325:325))
        (PORT datad (210:210:210) (269:269:269))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1802:1802:1802) (1719:1719:1719))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (937:937:937))
        (PORT datad (630:630:630) (667:667:667))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[83\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (158:158:158) (177:177:177))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT ena (876:876:876) (863:863:863))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[28\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (561:561:561) (703:703:703))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1687:1687:1687) (1694:1694:1694))
        (PORT d (524:524:524) (521:521:521))
        (PORT clrn (1905:1905:1905) (1880:1880:1880))
        (IOPATH (posedge clk) q (516:516:516) (470:470:470))
        (IOPATH (negedge clrn) q (620:620:620) (574:574:574))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (84:84:84))
      (HOLD d (posedge clk) (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (419:419:419))
        (PORT datac (543:543:543) (565:565:565))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (179:179:179) (203:203:203))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1802:1802:1802))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1764:1764:1764))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1460:1460:1460) (1509:1509:1509))
        (PORT datab (1523:1523:1523) (1573:1573:1573))
        (PORT datac (251:251:251) (320:320:320))
        (PORT datad (1771:1771:1771) (1792:1792:1792))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (292:292:292))
        (PORT datab (191:191:191) (214:214:214))
        (PORT datad (768:768:768) (768:768:768))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1277:1277:1277) (1270:1270:1270))
        (PORT datab (1009:1009:1009) (989:989:989))
        (PORT datad (811:811:811) (823:823:823))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1811:1811:1811) (1727:1727:1727))
        (PORT ena (740:740:740) (745:745:745))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (158:158:158) (177:177:177))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1811:1811:1811) (1727:1727:1727))
        (PORT ena (740:740:740) (745:745:745))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (292:292:292))
        (PORT datab (845:845:845) (857:857:857))
        (PORT datac (1239:1239:1239) (1233:1233:1233))
        (PORT datad (205:205:205) (262:262:262))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1811:1811:1811) (1727:1727:1727))
        (PORT ena (1541:1541:1541) (1494:1494:1494))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[38\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1878:1878:1878) (1919:1919:1919))
        (PORT datab (1599:1599:1599) (1615:1615:1615))
        (PORT datac (356:356:356) (397:397:397))
        (PORT datad (386:386:386) (434:434:434))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[39\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1773:1773:1773) (1772:1772:1772))
        (PORT datab (1809:1809:1809) (1798:1798:1798))
        (PORT datac (638:638:638) (694:694:694))
        (PORT datad (1451:1451:1451) (1481:1481:1481))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[40\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1400:1400:1400) (1418:1418:1418))
        (PORT datab (862:862:862) (896:896:896))
        (PORT datac (682:682:682) (747:747:747))
        (PORT datad (1445:1445:1445) (1434:1434:1434))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[41\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1500:1500:1500) (1542:1542:1542))
        (PORT datab (703:703:703) (759:759:759))
        (PORT datac (1268:1268:1268) (1282:1282:1282))
        (PORT datad (1001:1001:1001) (1008:1008:1008))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1802:1802:1802))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1764:1764:1764))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (349:349:349))
        (PORT datad (1432:1432:1432) (1476:1476:1476))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (481:481:481))
        (PORT datab (610:610:610) (643:643:643))
        (PORT datad (160:160:160) (179:179:179))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1802:1802:1802))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1764:1764:1764))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (383:383:383) (437:437:437))
        (PORT datad (204:204:204) (262:262:262))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1802:1802:1802))
        (PORT asdata (470:470:470) (488:488:488))
        (PORT clrn (1850:1850:1850) (1764:1764:1764))
        (PORT ena (741:741:741) (745:745:745))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1802:1802:1802))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1764:1764:1764))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1802:1802:1802))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1764:1764:1764))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (384:384:384))
        (PORT datad (329:329:329) (346:346:346))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1802:1802:1802))
        (PORT asdata (608:608:608) (604:604:604))
        (PORT clrn (1850:1850:1850) (1764:1764:1764))
        (PORT ena (760:760:760) (766:766:766))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_002\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (283:283:283))
        (PORT datad (221:221:221) (288:288:288))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|i_read_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (627:627:627) (670:670:670))
        (PORT datad (166:166:166) (188:188:188))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|i_read)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1792:1792:1792))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1846:1846:1846) (1757:1757:1757))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_agent\|cp_valid)
    (DELAY
      (ABSOLUTE
        (PORT datab (276:276:276) (346:346:346))
        (PORT datac (1544:1544:1544) (1572:1572:1572))
        (PORT datad (249:249:249) (317:317:317))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (955:955:955))
        (PORT datac (1220:1220:1220) (1293:1293:1293))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_src_imm5_shift_rot\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1651:1651:1651) (1697:1697:1697))
        (PORT datab (920:920:920) (973:973:973))
        (PORT datac (1108:1108:1108) (1136:1136:1136))
        (PORT datad (1399:1399:1399) (1458:1458:1458))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_src_imm5_shift_rot\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1442:1442:1442) (1502:1502:1502))
        (PORT datab (667:667:667) (723:723:723))
        (PORT datac (634:634:634) (667:667:667))
        (PORT datad (158:158:158) (176:176:176))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_src_imm5_shift_rot)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1848:1848:1848) (1762:1762:1762))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_hi_imm16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (320:320:320))
        (PORT datab (253:253:253) (315:315:315))
        (PORT datac (617:617:617) (663:663:663))
        (PORT datad (825:825:825) (854:854:854))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_hi_imm16\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (678:678:678) (728:728:728))
        (PORT datac (633:633:633) (668:668:668))
        (PORT datad (580:580:580) (585:585:585))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_hi_imm16)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1801:1801:1801))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1849:1849:1849) (1763:1763:1763))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[15\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (609:609:609) (641:641:641))
        (PORT datac (601:601:601) (646:646:646))
        (PORT datad (216:216:216) (278:278:278))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[8\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1365:1365:1365) (1394:1394:1394))
        (PORT datab (824:824:824) (827:827:827))
        (PORT datac (787:787:787) (782:782:782))
        (PORT datad (1331:1331:1331) (1372:1372:1372))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1794:1794:1794))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1844:1844:1844) (1755:1755:1755))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~37)
    (DELAY
      (ABSOLUTE
        (PORT datac (1541:1541:1541) (1553:1553:1553))
        (PORT datad (202:202:202) (258:258:258))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[7\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1011:1011:1011))
        (PORT datab (1176:1176:1176) (1221:1221:1221))
        (PORT datac (815:815:815) (817:817:817))
        (PORT datad (1074:1074:1074) (1112:1112:1112))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1801:1801:1801))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1764:1764:1764))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[7\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1068:1068:1068))
        (PORT datab (585:585:585) (599:599:599))
        (PORT datac (1016:1016:1016) (1027:1027:1027))
        (PORT datad (795:795:795) (820:820:820))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[7\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (629:629:629))
        (PORT datab (733:733:733) (792:792:792))
        (PORT datad (746:746:746) (736:736:736))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_shift_rot_right\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1159:1159:1159) (1200:1200:1200))
        (PORT datab (1133:1133:1133) (1160:1160:1160))
        (PORT datac (1624:1624:1624) (1670:1670:1670))
        (PORT datad (638:638:638) (692:692:692))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_shift_rot_right\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1443:1443:1443) (1503:1503:1503))
        (PORT datab (918:918:918) (971:971:971))
        (PORT datac (634:634:634) (668:668:668))
        (PORT datad (160:160:160) (180:180:180))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_shift_rot_right)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1848:1848:1848) (1762:1762:1762))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_shift_logical\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1167:1167:1167) (1224:1224:1224))
        (PORT datac (2006:2006:2006) (2012:2012:2012))
        (PORT datad (1627:1627:1627) (1679:1679:1679))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1897:1897:1897) (1941:1941:1941))
        (PORT datab (901:901:901) (948:948:948))
        (PORT datac (1122:1122:1122) (1173:1173:1173))
        (PORT datad (1117:1117:1117) (1147:1147:1147))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1659:1659:1659) (1716:1716:1716))
        (PORT datab (1133:1133:1133) (1157:1157:1157))
        (PORT datac (2007:2007:2007) (2013:2013:2013))
        (PORT datad (1134:1134:1134) (1188:1188:1188))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_shift_logical\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (581:581:581))
        (PORT datab (659:659:659) (705:705:705))
        (PORT datac (602:602:602) (617:617:617))
        (PORT datad (725:725:725) (709:709:709))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_shift_logical\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1432:1432:1432) (1483:1483:1483))
        (PORT datab (187:187:187) (209:209:209))
        (PORT datac (630:630:630) (665:665:665))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_shift_logical)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1799:1799:1799))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1848:1848:1848) (1761:1761:1761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[8\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (427:427:427))
        (PORT datab (1191:1191:1191) (1229:1229:1229))
        (PORT datad (221:221:221) (278:278:278))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_mem32\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1166:1166:1166))
        (PORT datab (717:717:717) (767:767:767))
        (PORT datac (880:880:880) (920:920:920))
        (PORT datad (858:858:858) (894:894:894))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_aligning_data_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (843:843:843) (860:860:860))
        (PORT datad (230:230:230) (291:291:291))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_align_cycle_nxt\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (895:895:895))
        (PORT datad (228:228:228) (290:290:290))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_align_cycle\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1761:1761:1761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_align_cycle_nxt\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (896:896:896))
        (PORT datab (243:243:243) (306:306:306))
        (PORT datad (232:232:232) (293:293:293))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_align_cycle\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1761:1761:1761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_aligning_data_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (237:237:237))
        (PORT datab (232:232:232) (293:293:293))
        (PORT datac (212:212:212) (274:274:274))
        (PORT datad (239:239:239) (303:303:303))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_aligning_data_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (892:892:892))
        (PORT datab (195:195:195) (221:221:221))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_aligning_data)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1761:1761:1761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (923:923:923) (967:967:967))
        (PORT datac (904:904:904) (947:947:947))
        (PORT datad (835:835:835) (866:866:866))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE altera_reserved_tms\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (569:569:569) (713:713:713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE altera_reserved_tck\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (579:579:579) (723:723:723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE altera_reserved_tdi\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (569:569:569) (713:713:713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (222:222:222) (279:279:279))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1731:1731:1731))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (265:265:265))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1731:1731:1731))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (300:300:300))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1731:1731:1731))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (448:448:448) (487:487:487))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~13)
    (DELAY
      (ABSOLUTE
        (PORT datad (197:197:197) (252:252:252))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1731:1731:1731))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (298:298:298))
        (PORT datad (204:204:204) (261:261:261))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1731:1731:1731))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (448:448:448) (487:487:487))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (296:296:296))
        (PORT datad (217:217:217) (272:272:272))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1731:1731:1731))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_dr_scan_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (209:209:209) (269:269:269))
        (PORT datad (204:204:204) (261:261:261))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (181:181:181) (204:204:204))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1731:1731:1731))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1686:1686:1686))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (203:203:203) (260:260:260))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1686:1686:1686))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (448:448:448) (487:487:487))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (294:294:294))
        (PORT datad (203:203:203) (260:260:260))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1686:1686:1686))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (448:448:448) (487:487:487))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (303:303:303))
        (PORT datab (421:421:421) (469:469:469))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1731:1731:1731))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (327:327:327))
        (PORT datab (1025:1025:1025) (1070:1070:1070))
        (PORT datad (217:217:217) (272:272:272))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1731:1731:1731))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (448:448:448) (487:487:487))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (323:323:323))
        (PORT datab (255:255:255) (319:319:319))
        (PORT datac (998:998:998) (1043:1043:1043))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1731:1731:1731))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (223:223:223) (281:281:281))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1731:1731:1731))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (975:975:975))
        (PORT datad (383:383:383) (438:438:438))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~6)
    (DELAY
      (ABSOLUTE
        (PORT datad (214:214:214) (273:273:273))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (448:448:448) (487:487:487))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~7)
    (DELAY
      (ABSOLUTE
        (PORT datad (198:198:198) (253:253:253))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (976:976:976))
        (PORT datad (208:208:208) (268:268:268))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (448:448:448) (487:487:487))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1159:1159:1159))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1736:1736:1736))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1741:1741:1741))
        (PORT asdata (309:309:309) (304:304:304))
        (PORT clrn (1474:1474:1474) (1398:1398:1398))
        (PORT ena (1442:1442:1442) (1467:1467:1467))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (202:202:202) (260:260:260))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1741:1741:1741))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1474:1474:1474) (1398:1398:1398))
        (PORT ena (1442:1442:1442) (1467:1467:1467))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (261:261:261))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1741:1741:1741))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1474:1474:1474) (1398:1398:1398))
        (PORT ena (1442:1442:1442) (1467:1467:1467))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1741:1741:1741))
        (PORT asdata (520:520:520) (577:577:577))
        (PORT clrn (1474:1474:1474) (1398:1398:1398))
        (PORT ena (1442:1442:1442) (1467:1467:1467))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (301:301:301))
        (PORT datab (238:238:238) (300:300:300))
        (PORT datad (206:206:206) (264:264:264))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1741:1741:1741))
        (PORT asdata (510:510:510) (563:563:563))
        (PORT clrn (1474:1474:1474) (1398:1398:1398))
        (PORT ena (1442:1442:1442) (1467:1467:1467))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (197:197:197) (252:252:252))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1741:1741:1741))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1474:1474:1474) (1398:1398:1398))
        (PORT ena (1442:1442:1442) (1467:1467:1467))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (203:203:203) (261:261:261))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1741:1741:1741))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1474:1474:1474) (1398:1398:1398))
        (PORT ena (1442:1442:1442) (1467:1467:1467))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (261:261:261))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1741:1741:1741))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1474:1474:1474) (1398:1398:1398))
        (PORT ena (1442:1442:1442) (1467:1467:1467))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1741:1741:1741))
        (PORT asdata (519:519:519) (574:574:574))
        (PORT clrn (1474:1474:1474) (1398:1398:1398))
        (PORT ena (1442:1442:1442) (1467:1467:1467))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (300:300:300))
        (PORT datab (234:234:234) (293:293:293))
        (PORT datad (202:202:202) (260:260:260))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (876:876:876) (918:918:918))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1735:1735:1735))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1405:1405:1405) (1345:1345:1345))
        (PORT ena (1679:1679:1679) (1703:1703:1703))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (579:579:579))
        (PORT datab (907:907:907) (947:947:947))
        (PORT datac (760:760:760) (755:755:755))
        (PORT datad (203:203:203) (260:260:260))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1735:1735:1735))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1405:1405:1405) (1345:1345:1345))
        (PORT ena (1370:1370:1370) (1358:1358:1358))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2450:2450:2450) (2522:2522:2522))
        (PORT datac (1069:1069:1069) (1156:1156:1156))
        (PORT datad (1080:1080:1080) (1121:1121:1121))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2449:2449:2449) (2521:2521:2521))
        (PORT datab (592:592:592) (596:596:596))
        (PORT datac (1070:1070:1070) (1156:1156:1156))
        (PORT datad (557:557:557) (560:560:560))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2449:2449:2449) (2521:2521:2521))
        (PORT datab (267:267:267) (333:333:333))
        (PORT datac (1070:1070:1070) (1156:1156:1156))
        (PORT datad (1080:1080:1080) (1121:1121:1121))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (224:224:224))
        (PORT datac (160:160:160) (182:182:182))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer1\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1548:1548:1548) (1580:1580:1580))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer1\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1703:1703:1703))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer1\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1703:1703:1703))
        (PORT asdata (509:509:509) (562:562:562))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|ir_out\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (336:336:336) (372:372:372))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|ir_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1703:1703:1703))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal11\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (238:238:238) (303:303:303))
        (PORT datad (223:223:223) (282:282:282))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (328:328:328))
        (PORT datac (620:620:620) (653:653:653))
        (PORT datad (339:339:339) (373:373:373))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (308:308:308))
        (PORT datad (209:209:209) (268:268:268))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (905:905:905))
        (PORT datab (2202:2202:2202) (2265:2265:2265))
        (PORT datac (807:807:807) (808:808:808))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2424:2424:2424) (2487:2487:2487))
        (PORT datad (776:776:776) (850:850:850))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (599:599:599) (624:624:624))
        (PORT datac (245:245:245) (312:312:312))
        (PORT datad (618:618:618) (654:654:654))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (308:308:308))
        (PORT datac (805:805:805) (825:825:825))
        (PORT datad (208:208:208) (267:267:267))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (596:596:596) (620:620:620))
        (PORT datac (610:610:610) (638:638:638))
        (PORT datad (616:616:616) (652:652:652))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (686:686:686))
        (PORT datab (787:787:787) (780:780:780))
        (PORT datac (598:598:598) (626:626:626))
        (PORT datad (177:177:177) (196:196:196))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (575:575:575))
        (PORT datab (642:642:642) (670:670:670))
        (PORT datad (156:156:156) (175:175:175))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1692:1692:1692))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1447:1447:1447))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (684:684:684))
        (PORT datab (344:344:344) (359:359:359))
        (PORT datac (244:244:244) (312:312:312))
        (PORT datad (164:164:164) (185:185:185))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (907:907:907))
        (PORT datab (248:248:248) (307:307:307))
        (PORT datac (609:609:609) (636:636:636))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (187:187:187) (210:210:210))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1692:1692:1692))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1447:1447:1447))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (327:327:327))
        (PORT datab (260:260:260) (325:325:325))
        (PORT datac (642:642:642) (698:698:698))
        (PORT datad (227:227:227) (288:288:288))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (732:732:732))
        (PORT datab (417:417:417) (453:453:453))
        (PORT datac (620:620:620) (653:653:653))
        (PORT datad (228:228:228) (290:290:290))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (403:403:403))
        (PORT datab (196:196:196) (220:220:220))
        (PORT datac (554:554:554) (543:543:543))
        (PORT datad (158:158:158) (176:176:176))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (403:403:403))
        (PORT datab (259:259:259) (324:324:324))
        (PORT datac (572:572:572) (594:594:594))
        (PORT datad (231:231:231) (291:291:291))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (730:730:730))
        (PORT datab (417:417:417) (453:453:453))
        (PORT datac (621:621:621) (654:654:654))
        (PORT datad (158:158:158) (176:176:176))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (223:223:223))
        (PORT datab (348:348:348) (347:347:347))
        (PORT datad (310:310:310) (309:309:309))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1692:1692:1692))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1447:1447:1447))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (470:470:470))
        (PORT datac (552:552:552) (570:570:570))
        (PORT datad (1033:1033:1033) (1051:1051:1051))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (469:469:469))
        (PORT datac (571:571:571) (596:596:596))
        (PORT datad (707:707:707) (693:693:693))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2424:2424:2424) (2487:2487:2487))
        (PORT datab (455:455:455) (508:508:508))
        (PORT datac (1058:1058:1058) (1145:1145:1145))
        (PORT datad (158:158:158) (176:176:176))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1686:1686:1686))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1112:1112:1112) (1125:1125:1125))
        (PORT ena (1271:1271:1271) (1283:1283:1283))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (345:345:345))
        (PORT datab (617:617:617) (659:659:659))
        (PORT datac (610:610:610) (638:638:638))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (737:737:737))
        (PORT datab (195:195:195) (220:220:220))
        (PORT datac (619:619:619) (652:652:652))
        (PORT datad (580:580:580) (607:607:607))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (906:906:906))
        (PORT datab (2205:2205:2205) (2267:2267:2267))
        (PORT datac (808:808:808) (810:810:810))
        (PORT datad (316:316:316) (318:318:318))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1692:1692:1692))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1447:1447:1447))
        (PORT ena (716:716:716) (719:719:719))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (871:871:871))
        (PORT datab (414:414:414) (475:475:475))
        (PORT datac (593:593:593) (634:634:634))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1686:1686:1686))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1112:1112:1112) (1125:1125:1125))
        (PORT ena (1271:1271:1271) (1283:1283:1283))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (341:341:341))
        (PORT datac (385:385:385) (437:437:437))
        (PORT datad (618:618:618) (654:654:654))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1692:1692:1692))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1447:1447:1447))
        (PORT ena (716:716:716) (719:719:719))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|Mux37\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (848:848:848))
        (PORT datad (829:829:829) (861:861:861))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (926:926:926) (955:955:955))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (571:571:571) (713:713:713))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1690:1690:1690) (1698:1698:1698))
        (PORT d (524:524:524) (521:521:521))
        (PORT clrn (1910:1910:1910) (1883:1883:1883))
        (IOPATH (posedge clk) q (516:516:516) (470:470:470))
        (IOPATH (negedge clrn) q (620:620:620) (574:574:574))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (84:84:84))
      (HOLD d (posedge clk) (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_reset_req)
    (DELAY
      (ABSOLUTE
        (PORT datac (1941:1941:1941) (2016:2016:2016))
        (PORT datad (866:866:866) (904:904:904))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[14\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1710:1710:1710) (1745:1745:1745))
        (PORT datab (1046:1046:1046) (1042:1042:1042))
        (PORT datac (854:854:854) (886:886:886))
        (PORT datad (984:984:984) (989:989:989))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (579:579:579) (723:723:723))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1683:1683:1683) (1682:1682:1682))
        (PORT d (537:537:537) (533:533:533))
        (PORT clrn (1955:1955:1955) (1939:1939:1939))
        (IOPATH (posedge clk) q (525:525:525) (475:475:475))
        (IOPATH (negedge clrn) q (629:629:629) (579:579:579))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (84:84:84))
      (HOLD d (posedge clk) (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[38\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1327:1327:1327))
        (PORT datab (2020:2020:2020) (2093:2093:2093))
        (PORT datac (839:839:839) (859:859:859))
        (PORT datad (877:877:877) (930:930:930))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|ir\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1364:1364:1364) (1392:1392:1392))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1075:1075:1075) (1123:1123:1123))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (669:669:669))
        (PORT datad (422:422:422) (475:475:475))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (470:470:470))
        (PORT datab (194:194:194) (220:220:220))
        (PORT datac (195:195:195) (228:228:228))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (471:471:471))
        (PORT datab (223:223:223) (258:258:258))
        (PORT datac (576:576:576) (602:602:602))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (582:582:582))
        (PORT datab (908:908:908) (948:948:948))
        (PORT datac (762:762:762) (756:756:756))
        (PORT datad (204:204:204) (260:260:260))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_dr_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1735:1735:1735))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1405:1405:1405) (1345:1345:1345))
        (PORT ena (1370:1370:1370) (1358:1358:1358))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (581:581:581))
        (PORT datab (224:224:224) (258:258:258))
        (PORT datac (381:381:381) (425:425:425))
        (PORT datad (955:955:955) (965:965:965))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2425:2425:2425) (2489:2489:2489))
        (PORT datab (225:225:225) (260:260:260))
        (PORT datac (384:384:384) (428:428:428))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1736:1736:1736))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1371:1371:1371) (1427:1427:1427))
        (PORT ena (716:716:716) (719:719:719))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|compression_cpu_cpu_debug_slave_phy\|virtual_state_uir\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1997:1997:1997) (2085:2085:2085))
        (PORT datac (1072:1072:1072) (1107:1107:1107))
        (PORT datad (1230:1230:1230) (1284:1284:1284))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1072:1072:1072) (1065:1065:1065))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1740:1740:1740))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (198:198:198) (253:253:253))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1740:1740:1740))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|sync2_uir\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (262:262:262))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|sync2_uir)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1740:1740:1740))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jxuir\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (292:292:292))
        (PORT datad (204:204:204) (262:262:262))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jxuir)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1740:1740:1740))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|ir\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1740:1740:1740))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (756:756:756) (791:791:791))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1901:1901:1901) (1961:1961:1961))
        (PORT datac (979:979:979) (1043:1043:1043))
        (PORT datad (990:990:990) (1056:1056:1056))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|compression_cpu_cpu_debug_slave_phy\|virtual_state_sdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2000:2000:2000) (2090:2090:2090))
        (PORT datab (1286:1286:1286) (1346:1346:1346))
        (PORT datad (1228:1228:1228) (1282:1282:1282))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|compression_cpu_cpu_debug_slave_phy\|virtual_state_cdr)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1997:1997:1997) (2087:2087:2087))
        (PORT datac (1054:1054:1054) (1141:1141:1141))
        (PORT datad (1229:1229:1229) (1283:1283:1283))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[36\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (867:867:867))
        (PORT datab (1932:1932:1932) (1971:1971:1971))
        (PORT datac (1853:1853:1853) (1871:1871:1871))
        (PORT datad (348:348:348) (359:359:359))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1712:1712:1712))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1142:1142:1142) (1133:1133:1133))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1901:1901:1901) (1961:1961:1961))
        (PORT datab (233:233:233) (294:294:294))
        (PORT datac (979:979:979) (1043:1043:1043))
        (PORT datad (990:990:990) (1056:1056:1056))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1712:1712:1712))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1142:1142:1142) (1133:1133:1133))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|DRsize\.100)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1703:1703:1703))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (894:894:894) (878:878:878))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[35\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (654:654:654))
        (PORT datad (319:319:319) (349:349:349))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (310:310:310))
        (PORT datab (1030:1030:1030) (1048:1048:1048))
        (PORT datac (1895:1895:1895) (1938:1938:1938))
        (PORT datad (345:345:345) (355:355:355))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1999:1999:1999) (2090:2090:2090))
        (PORT datab (1260:1260:1260) (1317:1317:1317))
        (PORT datac (1057:1057:1057) (1145:1145:1145))
        (PORT datad (337:337:337) (373:373:373))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (868:868:868))
        (PORT datab (190:190:190) (214:214:214))
        (PORT datac (1899:1899:1899) (1942:1942:1942))
        (PORT datad (279:279:279) (279:279:279))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1702:1702:1702))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (471:471:471) (489:489:489))
        (PORT sload (2419:2419:2419) (2424:2424:2424))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT asdata (1423:1423:1423) (1445:1445:1445))
        (PORT ena (2347:2347:2347) (2350:2350:2350))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|ir\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1312:1312:1312) (1327:1327:1327))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|ir\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1740:1740:1740))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (756:756:756) (791:791:791))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|take_action_ocimem_a\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (332:332:332))
        (PORT datab (616:616:616) (654:654:654))
        (PORT datad (606:606:606) (647:647:647))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[22\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (847:847:847))
        (PORT datad (829:829:829) (861:861:861))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[39\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (932:932:932))
        (PORT datab (887:887:887) (927:927:927))
        (PORT datac (1746:1746:1746) (1742:1742:1742))
        (PORT datad (1776:1776:1776) (1765:1765:1765))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1753:1753:1753))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[40\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1270:1270:1270) (1280:1280:1280))
        (PORT datab (890:890:890) (931:931:931))
        (PORT datac (851:851:851) (891:891:891))
        (PORT datad (829:829:829) (860:860:860))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1753:1753:1753))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (313:313:313))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (579:579:579))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (246:246:246) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (1108:1108:1108))
        (PORT datab (191:191:191) (214:214:214))
        (PORT datac (873:873:873) (920:920:920))
        (PORT datad (614:614:614) (624:624:624))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|take_action_ocimem_a\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (330:330:330))
        (PORT datab (623:623:623) (663:663:663))
        (PORT datad (602:602:602) (642:642:642))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1747:1747:1747))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1120:1120:1120) (1096:1096:1096))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_addr\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1438:1438:1438) (1484:1484:1484))
        (PORT datab (236:236:236) (298:298:298))
        (PORT datad (789:789:789) (812:812:812))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (409:409:409))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1743:1743:1743))
        (PORT asdata (518:518:518) (573:573:573))
        (PORT ena (2315:2315:2315) (2297:2297:2297))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (218:218:218))
        (PORT datab (1125:1125:1125) (1174:1174:1174))
        (PORT datac (873:873:873) (921:921:921))
        (PORT datad (615:615:615) (624:624:624))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1747:1747:1747))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1120:1120:1120) (1096:1096:1096))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_addr\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1441:1441:1441) (1487:1487:1487))
        (PORT datab (245:245:245) (304:304:304))
        (PORT datac (791:791:791) (814:814:814))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[42\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (871:871:871))
        (PORT datab (882:882:882) (921:921:921))
        (PORT datac (859:859:859) (900:900:900))
        (PORT datad (2448:2448:2448) (2434:2434:2434))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1753:1753:1753))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (646:646:646) (683:683:683))
        (PORT datac (621:621:621) (674:674:674))
        (PORT datad (247:247:247) (316:316:316))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[43\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (896:896:896))
        (PORT datab (1309:1309:1309) (1327:1327:1327))
        (PORT datac (1336:1336:1336) (1367:1367:1367))
        (PORT datad (881:881:881) (934:934:934))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[8\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (888:888:888))
        (PORT datab (1342:1342:1342) (1352:1352:1352))
        (PORT datac (382:382:382) (421:421:421))
        (PORT datad (202:202:202) (259:259:259))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (346:346:346))
        (PORT datab (891:891:891) (935:935:935))
        (PORT datad (163:163:163) (185:185:185))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (1047:1047:1047))
        (PORT datab (1198:1198:1198) (1263:1263:1263))
        (PORT datac (1640:1640:1640) (1695:1695:1695))
        (PORT datad (1176:1176:1176) (1232:1232:1232))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (1058:1058:1058))
        (PORT datab (1203:1203:1203) (1268:1268:1268))
        (PORT datac (1633:1633:1633) (1688:1688:1688))
        (PORT datad (1169:1169:1169) (1224:1224:1224))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_op_opx_rsv63\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1094:1094:1094) (1127:1127:1127))
        (PORT datad (890:890:890) (939:939:939))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_shift_rot\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (353:353:353))
        (PORT datab (566:566:566) (562:562:562))
        (PORT datac (187:187:187) (213:213:213))
        (PORT datad (192:192:192) (219:219:219))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_shift_rot\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (665:665:665) (713:713:713))
        (PORT datac (1410:1410:1410) (1458:1458:1458))
        (PORT datad (725:725:725) (709:709:709))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_shift_rot\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1438:1438:1438) (1489:1489:1489))
        (PORT datab (664:664:664) (711:711:711))
        (PORT datac (606:606:606) (621:621:621))
        (PORT datad (538:538:538) (541:541:541))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_shift_rot\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (595:595:595))
        (PORT datab (187:187:187) (210:210:210))
        (PORT datac (625:625:625) (659:659:659))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_shift_rot)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1799:1799:1799))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1848:1848:1848) (1761:1761:1761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1794:1794:1794))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1063:1063:1063) (1072:1072:1072))
        (PORT clrn (1844:1844:1844) (1755:1755:1755))
        (PORT sclr (1336:1336:1336) (1394:1394:1394))
        (PORT sload (1380:1380:1380) (1440:1440:1440))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[44\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1281:1281:1281) (1289:1289:1289))
        (PORT datab (1369:1369:1369) (1394:1394:1394))
        (PORT datac (1311:1311:1311) (1322:1322:1322))
        (PORT datad (1620:1620:1620) (1663:1663:1663))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_rd\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (207:207:207) (232:232:232))
        (PORT datad (190:190:190) (214:214:214))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_rd)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_rd_d1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT asdata (511:511:511) (563:563:563))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1187:1187:1187) (1244:1244:1244))
        (PORT datab (645:645:645) (682:682:682))
        (PORT datac (620:620:620) (673:673:673))
        (PORT datad (246:246:246) (315:315:315))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (719:719:719))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1345:1345:1345) (1370:1370:1370))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1409:1409:1409) (1443:1443:1443))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (848:848:848) (885:885:885))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (683:683:683))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (859:859:859) (889:889:889))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (877:877:877) (908:908:908))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (881:881:881))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (606:606:606))
        (PORT datab (1318:1318:1318) (1308:1308:1308))
        (PORT datac (507:507:507) (495:495:495))
        (PORT datad (627:627:627) (644:644:644))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1794:1794:1794))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1845:1845:1845) (1756:1756:1756))
        (PORT ena (1428:1428:1428) (1457:1457:1457))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[45\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1281:1281:1281) (1289:1289:1289))
        (PORT datab (1655:1655:1655) (1698:1698:1698))
        (PORT datac (1533:1533:1533) (1531:1531:1531))
        (PORT datad (1034:1034:1034) (1055:1055:1055))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (264:264:264))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1741:1741:1741))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2541:2541:2541) (2524:2524:2524))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (246:246:246) (305:305:305))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (309:309:309))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (427:427:427))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (245:245:245) (303:303:303))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (956:956:956))
        (PORT datab (886:886:886) (920:920:920))
        (PORT datac (161:161:161) (182:182:182))
        (PORT datad (615:615:615) (624:624:624))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1747:1747:1747))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1120:1120:1120) (1096:1096:1096))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_addr\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (809:809:809) (836:836:836))
        (PORT datac (1377:1377:1377) (1421:1421:1421))
        (PORT datad (362:362:362) (395:395:395))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[43\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1371:1371:1371) (1399:1399:1399))
        (PORT datab (1308:1308:1308) (1325:1325:1325))
        (PORT datac (899:899:899) (937:937:937))
        (PORT datad (1053:1053:1053) (1084:1084:1084))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[44\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1339:1339:1339) (1352:1352:1352))
        (PORT datab (712:712:712) (774:774:774))
        (PORT datac (833:833:833) (867:867:867))
        (PORT datad (1337:1337:1337) (1360:1360:1360))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[45\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1345:1345:1345) (1370:1370:1370))
        (PORT datab (857:857:857) (891:891:891))
        (PORT datac (680:680:680) (744:744:744))
        (PORT datad (1036:1036:1036) (1057:1057:1057))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (616:616:616) (653:653:653))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[8\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (733:733:733))
        (PORT datab (682:682:682) (711:711:711))
        (PORT datac (920:920:920) (895:895:895))
        (PORT datad (795:795:795) (795:795:795))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1788:1788:1788))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1843:1843:1843) (1754:1754:1754))
        (PORT ena (1666:1666:1666) (1694:1694:1694))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[46\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1322:1322:1322))
        (PORT datab (1081:1081:1081) (1109:1109:1109))
        (PORT datac (899:899:899) (937:937:937))
        (PORT datad (1263:1263:1263) (1276:1276:1276))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[18\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (599:599:599) (743:743:743))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1679:1679:1679) (1678:1678:1678))
        (PORT d (537:537:537) (533:533:533))
        (PORT clrn (1949:1949:1949) (1934:1934:1934))
        (IOPATH (posedge clk) q (525:525:525) (475:475:475))
        (IOPATH (negedge clrn) q (629:629:629) (579:579:579))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (84:84:84))
      (HOLD d (posedge clk) (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_mem8\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1052:1052:1052) (1046:1046:1046))
        (PORT datad (841:841:841) (879:879:879))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[19\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (589:589:589) (733:733:733))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1683:1683:1683) (1682:1682:1682))
        (PORT d (537:537:537) (533:533:533))
        (PORT clrn (1955:1955:1955) (1939:1939:1939))
        (IOPATH (posedge clk) q (525:525:525) (475:475:475))
        (IOPATH (negedge clrn) q (629:629:629) (579:579:579))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (84:84:84))
      (HOLD d (posedge clk) (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1009:1009:1009) (987:987:987))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1754:1754:1754))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1810:1810:1810) (1726:1726:1726))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (224:224:224) (285:285:285))
        (PORT datad (820:820:820) (847:847:847))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1754:1754:1754))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (648:648:648) (685:685:685))
        (PORT datac (622:622:622) (676:676:676))
        (PORT datad (249:249:249) (317:317:317))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1754:1754:1754))
        (PORT asdata (1263:1263:1263) (1230:1230:1230))
        (PORT clrn (1810:1810:1810) (1726:1726:1726))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (233:233:233) (297:297:297))
        (PORT datad (819:819:819) (846:846:846))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1754:1754:1754))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT asdata (1098:1098:1098) (1077:1077:1077))
        (PORT clrn (1811:1811:1811) (1727:1727:1727))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (591:591:591) (627:627:627))
        (PORT datad (1054:1054:1054) (1084:1084:1084))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1754:1754:1754))
        (PORT asdata (1797:1797:1797) (1844:1844:1844))
        (PORT clrn (1810:1810:1810) (1726:1726:1726))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (885:885:885))
        (PORT datac (603:603:603) (644:644:644))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1754:1754:1754))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT asdata (1485:1485:1485) (1447:1447:1447))
        (PORT clrn (1802:1802:1802) (1719:1719:1719))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (594:594:594) (630:630:630))
        (PORT datad (223:223:223) (281:281:281))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1798:1798:1798))
        (PORT asdata (1052:1052:1052) (1046:1046:1046))
        (PORT clrn (1848:1848:1848) (1760:1760:1760))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (858:858:858))
        (PORT datac (1285:1285:1285) (1303:1303:1303))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1743:1743:1743))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[10\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (702:702:702))
        (PORT datab (863:863:863) (863:863:863))
        (PORT datac (765:765:765) (758:758:758))
        (PORT datad (1080:1080:1080) (1082:1082:1082))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1811:1811:1811) (1727:1727:1727))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1119:1119:1119))
        (PORT datac (1360:1360:1360) (1397:1397:1397))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1738:1738:1738))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[31\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (673:673:673))
        (PORT datab (245:245:245) (303:303:303))
        (PORT datad (215:215:215) (271:271:271))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (218:218:218) (274:274:274))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1725:1725:1725))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2332:2332:2332) (2311:2311:2311))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (262:262:262))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1725:1725:1725))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2332:2332:2332) (2311:2311:2311))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1093:1093:1093))
        (PORT datab (640:640:640) (687:687:687))
        (PORT datac (1058:1058:1058) (1071:1071:1071))
        (PORT datad (627:627:627) (669:669:669))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1640:1640:1640) (1636:1636:1636))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~79)
    (DELAY
      (ABSOLUTE
        (PORT datab (1633:1633:1633) (1661:1661:1661))
        (PORT datac (219:219:219) (277:277:277))
        (PORT datad (197:197:197) (251:251:251))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1329:1329:1329))
        (PORT datab (1661:1661:1661) (1694:1694:1694))
        (PORT datac (590:590:590) (627:627:627))
        (PORT datad (543:543:543) (548:548:548))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[14\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2000:2000:2000) (2090:2090:2090))
        (PORT datab (1287:1287:1287) (1347:1347:1347))
        (PORT datac (1057:1057:1057) (1145:1145:1145))
        (PORT datad (1229:1229:1229) (1283:1283:1283))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1712:1712:1712))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1114:1114:1114) (1106:1106:1106))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (615:615:615) (652:652:652))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1728:1728:1728))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2038:2038:2038) (2008:2008:2008))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (708:708:708))
        (PORT datab (1089:1089:1089) (1101:1101:1101))
        (PORT datac (596:596:596) (635:635:635))
        (PORT datad (608:608:608) (653:653:653))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1640:1640:1640) (1636:1636:1636))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~77)
    (DELAY
      (ABSOLUTE
        (PORT datab (1659:1659:1659) (1694:1694:1694))
        (PORT datac (562:562:562) (594:594:594))
        (PORT datad (805:805:805) (828:828:828))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1331:1331:1331) (1354:1354:1354))
        (PORT datab (1643:1643:1643) (1666:1666:1666))
        (PORT datac (160:160:160) (182:182:182))
        (PORT datad (219:219:219) (275:275:275))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1718:1718:1718))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1135:1135:1135) (1126:1126:1126))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (604:604:604) (647:647:647))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1725:1725:1725))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2332:2332:2332) (2311:2311:2311))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (709:709:709))
        (PORT datab (1090:1090:1090) (1102:1102:1102))
        (PORT datac (864:864:864) (906:906:906))
        (PORT datad (608:608:608) (653:653:653))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1640:1640:1640) (1636:1636:1636))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1111:1111:1111) (1129:1129:1129))
        (PORT datac (1367:1367:1367) (1405:1405:1405))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1738:1738:1738))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1655:1655:1655) (1703:1703:1703))
        (PORT datac (620:620:620) (657:657:657))
        (PORT datad (593:593:593) (632:632:632))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (1313:1313:1313) (1323:1323:1323))
        (PORT datac (884:884:884) (926:926:926))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[14\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (754:754:754))
        (PORT datab (1649:1649:1649) (1656:1656:1656))
        (PORT datac (618:618:618) (666:666:666))
        (PORT datad (1079:1079:1079) (1081:1081:1081))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1811:1811:1811) (1727:1727:1727))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (324:324:324))
        (PORT datad (805:805:805) (830:830:830))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (816:816:816))
        (PORT datab (951:951:951) (981:981:981))
        (PORT datac (728:728:728) (815:815:815))
        (PORT datad (325:325:325) (363:363:363))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1465:1465:1465) (1481:1481:1481))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT asdata (893:893:893) (916:916:916))
        (PORT ena (2347:2347:2347) (2350:2350:2350))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (886:886:886))
        (PORT datab (1099:1099:1099) (1101:1101:1101))
        (PORT datac (593:593:593) (633:633:633))
        (PORT datad (933:933:933) (981:981:981))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (780:780:780) (764:764:764))
        (PORT datad (189:189:189) (213:213:213))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1361:1361:1361) (1342:1342:1342))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT asdata (1530:1530:1530) (1500:1500:1500))
        (PORT clrn (1802:1802:1802) (1719:1719:1719))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1339:1339:1339) (1363:1363:1363))
        (PORT datac (792:792:792) (821:821:821))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1743:1743:1743))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[7\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1121:1121:1121) (1158:1158:1158))
        (PORT datab (895:895:895) (936:936:936))
        (PORT datad (197:197:197) (251:251:251))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1395:1395:1395) (1433:1433:1433))
        (PORT datac (1294:1294:1294) (1298:1298:1298))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1738:1738:1738))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[16\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (922:922:922))
        (PORT datac (1886:1886:1886) (1943:1943:1943))
        (PORT datad (197:197:197) (251:251:251))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~30)
    (DELAY
      (ABSOLUTE
        (PORT datac (881:881:881) (922:922:922))
        (PORT datad (809:809:809) (831:831:831))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[17\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (291:291:291))
        (PORT datab (642:642:642) (682:682:682))
        (PORT datac (1595:1595:1595) (1646:1646:1646))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (426:426:426))
        (PORT datab (888:888:888) (911:911:911))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|read\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (216:216:216) (271:271:271))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|read\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (159:159:159) (178:178:178))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (601:601:601) (638:638:638))
        (PORT datad (2599:2599:2599) (2683:2683:2683))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (471:471:471))
        (PORT datab (195:195:195) (220:220:220))
        (PORT datac (195:195:195) (229:229:229))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (471:471:471))
        (PORT datab (225:225:225) (260:260:260))
        (PORT datac (566:566:566) (591:591:591))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1736:1736:1736))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1371:1371:1371) (1427:1427:1427))
        (PORT ena (716:716:716) (719:719:719))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2551:2551:2551) (2667:2667:2667))
        (PORT datab (2636:2636:2636) (2722:2722:2722))
        (PORT datac (1943:1943:1943) (2025:2025:2025))
        (PORT datad (2488:2488:2488) (2598:2598:2598))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1771:1771:1771) (1727:1727:1727))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2687:2687:2687) (2752:2752:2752))
        (PORT ena (759:759:759) (764:764:764))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (204:204:204) (262:262:262))
        (PORT datad (2604:2604:2604) (2689:2689:2689))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1771:1771:1771) (1727:1727:1727))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2687:2687:2687) (2752:2752:2752))
        (PORT ena (759:759:759) (764:764:764))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (2638:2638:2638) (2724:2724:2724))
        (PORT datad (197:197:197) (253:253:253))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1771:1771:1771) (1727:1727:1727))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2687:2687:2687) (2752:2752:2752))
        (PORT ena (759:759:759) (764:764:764))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (201:201:201) (258:258:258))
        (PORT datad (2602:2602:2602) (2687:2687:2687))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1771:1771:1771) (1727:1727:1727))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2687:2687:2687) (2752:2752:2752))
        (PORT ena (759:759:759) (764:764:764))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (2639:2639:2639) (2725:2725:2725))
        (PORT datad (197:197:197) (252:252:252))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1771:1771:1771) (1727:1727:1727))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2687:2687:2687) (2752:2752:2752))
        (PORT ena (759:759:759) (764:764:764))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (203:203:203) (261:261:261))
        (PORT datad (2598:2598:2598) (2682:2682:2682))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1771:1771:1771) (1727:1727:1727))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2687:2687:2687) (2752:2752:2752))
        (PORT ena (759:759:759) (764:764:764))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (204:204:204) (262:262:262))
        (PORT datad (2604:2604:2604) (2688:2688:2688))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1771:1771:1771) (1727:1727:1727))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2687:2687:2687) (2752:2752:2752))
        (PORT ena (759:759:759) (764:764:764))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[9\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1704:1704:1704) (1778:1778:1778))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (2517:2517:2517) (2636:2636:2636))
        (PORT datad (2487:2487:2487) (2597:2597:2597))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2550:2550:2550) (2666:2666:2666))
        (PORT datac (1943:1943:1943) (2024:2024:2024))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (246:246:246))
        (PORT datab (2637:2637:2637) (2723:2723:2723))
        (PORT datac (1416:1416:1416) (1469:1469:1469))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1974:1974:1974) (2058:2058:2058))
        (PORT datab (190:190:190) (213:213:213))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|state)
    (DELAY
      (ABSOLUTE
        (PORT clk (1771:1771:1771) (1727:1727:1727))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2687:2687:2687) (2752:2752:2752))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[9\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (661:661:661))
        (PORT datab (190:190:190) (213:213:213))
        (PORT datac (2722:2722:2722) (2787:2787:2787))
        (PORT datad (391:391:391) (438:438:438))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1727:1727:1727))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2679:2679:2679) (2754:2754:2754))
        (PORT ena (890:890:890) (870:870:870))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (587:587:587) (611:611:611))
        (PORT datad (2314:2314:2314) (2412:2412:2412))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1727:1727:1727))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2670:2670:2670) (2734:2734:2734))
        (PORT ena (1143:1143:1143) (1129:1129:1129))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2354:2354:2354) (2450:2450:2450))
        (PORT datad (216:216:216) (272:272:272))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1727:1727:1727))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2670:2670:2670) (2734:2734:2734))
        (PORT ena (1143:1143:1143) (1129:1129:1129))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write_stalled\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2550:2550:2550) (2666:2666:2666))
        (PORT datac (1943:1943:1943) (2024:2024:2024))
        (PORT datad (1620:1620:1620) (1658:1658:1658))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write_stalled\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (324:324:324))
        (PORT datab (590:590:590) (591:591:591))
        (PORT datac (612:612:612) (652:652:652))
        (PORT datad (2315:2315:2315) (2413:2413:2413))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|read)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1728:1728:1728))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2647:2647:2647) (2714:2714:2714))
        (PORT ena (867:867:867) (843:843:843))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|read1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1757:1757:1757))
        (PORT asdata (1152:1152:1152) (1182:1182:1182))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (2310:2310:2310) (2407:2407:2407))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1727:1727:1727))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2670:2670:2670) (2734:2734:2734))
        (PORT ena (1143:1143:1143) (1129:1129:1129))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|r_val\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (183:183:183) (205:205:205))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|r_val)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|r_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (210:210:210) (270:270:270))
        (PORT datad (213:213:213) (274:274:274))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1754:1754:1754))
        (PORT asdata (1288:1288:1288) (1256:1256:1256))
        (PORT clrn (1810:1810:1810) (1726:1726:1726))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (675:675:675) (719:719:719))
        (PORT datac (1107:1107:1107) (1153:1153:1153))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (310:310:310))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT ena (1438:1438:1438) (1452:1452:1452))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (246:246:246) (304:304:304))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT ena (1438:1438:1438) (1452:1452:1452))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (310:310:310))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT ena (1438:1438:1438) (1452:1452:1452))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (619:619:619) (646:646:646))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT ena (1438:1438:1438) (1452:1452:1452))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (246:246:246) (304:304:304))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT ena (1438:1438:1438) (1452:1452:1452))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (216:216:216) (270:270:270))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT ena (1438:1438:1438) (1452:1452:1452))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (245:245:245) (304:304:304))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT ena (766:766:766) (774:774:774))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (310:310:310))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT ena (766:766:766) (774:774:774))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (362:362:362) (401:401:401))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT ena (766:766:766) (774:774:774))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (246:246:246) (304:304:304))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT ena (766:766:766) (774:774:774))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (246:246:246) (304:304:304))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT ena (766:766:766) (774:774:774))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (215:215:215) (270:270:270))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT ena (766:766:766) (774:774:774))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (643:643:643) (690:690:690))
        (PORT datad (1344:1344:1344) (1372:1372:1372))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (1560:1560:1560) (1567:1567:1567))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1104:1104:1104))
        (PORT datad (1006:1006:1006) (1026:1026:1026))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT datad (1560:1560:1560) (1567:1567:1567))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT datad (1292:1292:1292) (1314:1314:1314))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1772:1772:1772) (1781:1781:1781))
        (PORT datad (1451:1451:1451) (1441:1441:1441))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1103:1103:1103))
        (PORT datab (1603:1603:1603) (1617:1617:1617))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (809:809:809) (802:802:802))
        (PORT d[1] (839:839:839) (831:831:831))
        (PORT d[2] (611:611:611) (613:613:613))
        (PORT d[3] (350:350:350) (356:356:356))
        (PORT d[4] (631:631:631) (638:638:638))
        (PORT d[5] (849:849:849) (848:848:848))
        (PORT d[6] (542:542:542) (535:535:535))
        (PORT d[7] (352:352:352) (356:356:356))
        (PORT clk (2094:2094:2094) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (703:703:703) (743:743:743))
        (PORT d[1] (653:653:653) (689:689:689))
        (PORT d[2] (648:648:648) (683:683:683))
        (PORT d[3] (644:644:644) (680:680:680))
        (PORT d[4] (678:678:678) (717:717:717))
        (PORT d[5] (672:672:672) (708:708:708))
        (PORT clk (2091:2091:2091) (2059:2059:2059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1277:1277:1277) (1225:1225:1225))
        (PORT clk (2091:2091:2091) (2059:2059:2059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2061:2061:2061))
        (PORT d[0] (1745:1745:1745) (1688:1688:1688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2062:2062:2062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (682:682:682) (721:721:721))
        (PORT d[1] (645:645:645) (682:682:682))
        (PORT d[2] (631:631:631) (672:672:672))
        (PORT d[3] (677:677:677) (718:718:718))
        (PORT d[4] (670:670:670) (706:706:706))
        (PORT d[5] (855:855:855) (872:872:872))
        (PORT clk (2058:2058:2058) (1995:1995:1995))
        (PORT ena (1194:1194:1194) (1129:1129:1129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (1995:1995:1995))
        (PORT d[0] (1194:1194:1194) (1129:1129:1129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2027:2027:2027))
        (PORT ena (1086:1086:1086) (1021:1021:1021))
        (PORT aclr (2006:2006:2006) (1968:1968:1968))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
        (IOPATH (posedge aclr) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (SETUP ena (posedge clk) (42:42:42))
      (SETUP aclr (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
      (HOLD ena (posedge clk) (142:142:142))
      (HOLD aclr (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (617:617:617) (642:642:642))
        (PORT datac (221:221:221) (280:280:280))
        (PORT datad (730:730:730) (722:722:722))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1727:1727:1727))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2670:2670:2670) (2734:2734:2734))
        (PORT sclr (2856:2856:2856) (2801:2801:2801))
        (PORT ena (1143:1143:1143) (1129:1129:1129))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|read_req\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (377:377:377) (414:414:414))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|read_req)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1728:1728:1728))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2647:2647:2647) (2714:2714:2714))
        (PORT ena (867:867:867) (843:843:843))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|read2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1757:1757:1757))
        (PORT asdata (531:531:531) (585:585:585))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (321:321:321))
        (PORT datab (638:638:638) (676:676:676))
        (PORT datac (610:610:610) (650:650:650))
        (PORT datad (220:220:220) (278:278:278))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (627:627:627) (643:643:643))
        (PORT datac (1706:1706:1706) (1781:1781:1781))
        (PORT datad (394:394:394) (443:443:443))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|rvalid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1757:1757:1757))
        (PORT asdata (523:523:523) (581:581:581))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|fifo_rd\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (324:324:324))
        (PORT datac (978:978:978) (1002:1002:1002))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write_valid\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (385:385:385) (424:424:424))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1728:1728:1728))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2647:2647:2647) (2714:2714:2714))
        (PORT ena (867:867:867) (843:843:843))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|t_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (679:679:679))
        (PORT datab (256:256:256) (318:318:318))
        (PORT datac (220:220:220) (279:279:279))
        (PORT datad (588:588:588) (619:619:619))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (216:216:216) (271:271:271))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (435:435:435))
        (PORT datab (2635:2635:2635) (2720:2720:2720))
        (PORT datac (221:221:221) (279:279:279))
        (PORT datad (175:175:175) (195:195:195))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1728:1728:1728))
        (PORT asdata (472:472:472) (489:489:489))
        (PORT clrn (2647:2647:2647) (2714:2714:2714))
        (PORT ena (1160:1160:1160) (1156:1156:1156))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (584:584:584) (610:610:610))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|rst2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1757:1757:1757))
        (PORT asdata (1624:1624:1624) (1650:1650:1650))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT asdata (522:522:522) (581:581:581))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|t_ena\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (219:219:219))
        (PORT datab (244:244:244) (308:308:308))
        (PORT datac (623:623:623) (668:668:668))
        (PORT datad (199:199:199) (253:253:253))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|t_ena\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|wr_rfifo)
    (DELAY
      (ABSOLUTE
        (PORT datac (799:799:799) (818:818:818))
        (PORT datad (635:635:635) (675:675:675))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (561:561:561))
        (PORT datab (249:249:249) (311:311:311))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (605:605:605) (627:627:627))
        (PORT datac (632:632:632) (677:677:677))
        (PORT datad (214:214:214) (242:242:242))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (PORT ena (1142:1142:1142) (1139:1139:1139))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (561:561:561))
        (PORT datab (269:269:269) (331:331:331))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (PORT ena (1142:1142:1142) (1139:1139:1139))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (561:561:561))
        (PORT datab (251:251:251) (313:313:313))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (PORT ena (1142:1142:1142) (1139:1139:1139))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (320:320:320))
        (PORT datab (368:368:368) (370:370:370))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (PORT ena (1142:1142:1142) (1139:1139:1139))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (561:561:561))
        (PORT datab (270:270:270) (332:332:332))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (PORT ena (1142:1142:1142) (1139:1139:1139))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (723:723:723))
        (PORT datab (831:831:831) (840:840:840))
        (PORT datac (621:621:621) (658:658:658))
        (PORT datad (636:636:636) (670:670:670))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (223:223:223) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (PORT ena (1142:1142:1142) (1139:1139:1139))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (785:785:785))
        (PORT datab (686:686:686) (726:726:726))
        (PORT datac (315:315:315) (321:321:321))
        (PORT datad (589:589:589) (624:624:624))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (254:254:254) (317:317:317))
        (PORT datac (632:632:632) (677:677:677))
        (PORT datad (573:573:573) (594:594:594))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (220:220:220))
        (PORT datab (247:247:247) (278:278:278))
        (PORT datad (159:159:159) (178:178:178))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|fifo_rd\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (807:807:807))
        (PORT datab (580:580:580) (583:583:583))
        (PORT datac (586:586:586) (587:587:587))
        (PORT datad (223:223:223) (283:283:283))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (716:716:716))
        (PORT datab (806:806:806) (824:824:824))
        (PORT datac (800:800:800) (809:809:809))
        (PORT datad (831:831:831) (849:849:849))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (573:573:573))
        (PORT datab (656:656:656) (702:702:702))
        (PORT datac (621:621:621) (659:659:659))
        (PORT datad (632:632:632) (666:666:666))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (822:822:822))
        (PORT datab (191:191:191) (215:215:215))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|t_dav\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (821:821:821) (841:841:841))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|t_dav)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|tck_t_dav\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (582:582:582) (606:606:606))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|tck_t_dav)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1727:1727:1727))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2670:2670:2670) (2734:2734:2734))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write_stalled\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (466:466:466))
        (PORT datad (343:343:343) (382:382:382))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|write_stalled)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1728:1728:1728))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2647:2647:2647) (2714:2714:2714))
        (PORT ena (867:867:867) (843:843:843))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (809:809:809) (792:792:792))
        (PORT datac (589:589:589) (614:614:614))
        (PORT datad (220:220:220) (278:278:278))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1727:1727:1727))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2670:2670:2670) (2734:2734:2734))
        (PORT sclr (2856:2856:2856) (2801:2801:2801))
        (PORT ena (1143:1143:1143) (1129:1129:1129))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (463:463:463))
        (PORT datab (621:621:621) (632:632:632))
        (PORT datad (564:564:564) (585:585:585))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2355:2355:2355) (2451:2451:2451))
        (PORT datab (223:223:223) (250:250:250))
        (PORT datac (1373:1373:1373) (1419:1419:1419))
        (PORT datad (297:297:297) (296:296:296))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1727:1727:1727))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2670:2670:2670) (2734:2734:2734))
        (PORT ena (1143:1143:1143) (1129:1129:1129))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (813:813:813) (811:811:811))
        (PORT datac (580:580:580) (603:603:603))
        (PORT datad (215:215:215) (271:271:271))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2357:2357:2357) (2455:2455:2455))
        (PORT datab (222:222:222) (249:249:249))
        (PORT datac (1372:1372:1372) (1417:1417:1417))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1727:1727:1727))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2670:2670:2670) (2734:2734:2734))
        (PORT ena (1143:1143:1143) (1129:1129:1129))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (618:618:618) (643:643:643))
        (PORT datac (732:732:732) (720:720:720))
        (PORT datad (215:215:215) (271:271:271))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1404:1404:1404) (1452:1452:1452))
        (PORT datab (223:223:223) (251:251:251))
        (PORT datac (163:163:163) (186:186:186))
        (PORT datad (2311:2311:2311) (2408:2408:2408))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1727:1727:1727))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2670:2670:2670) (2734:2734:2734))
        (PORT ena (1143:1143:1143) (1129:1129:1129))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (461:461:461))
        (PORT datab (397:397:397) (433:433:433))
        (PORT datad (560:560:560) (570:570:570))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1742:1742:1742) (1812:1812:1812))
        (PORT datab (624:624:624) (639:639:639))
        (PORT datac (2726:2726:2726) (2791:2791:2791))
        (PORT datad (547:547:547) (552:552:552))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1727:1727:1727))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2679:2679:2679) (2754:2754:2754))
        (PORT ena (890:890:890) (870:870:870))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (347:347:347))
        (PORT datab (229:229:229) (287:287:287))
        (PORT datac (321:321:321) (324:324:324))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1744:1744:1744) (1814:1814:1814))
        (PORT datab (625:625:625) (641:641:641))
        (PORT datac (2727:2727:2727) (2792:2792:2792))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1727:1727:1727))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2679:2679:2679) (2754:2754:2754))
        (PORT ena (890:890:890) (870:870:870))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (293:293:293))
        (PORT datab (346:346:346) (355:355:355))
        (PORT datac (240:240:240) (308:308:308))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1746:1746:1746) (1817:1817:1817))
        (PORT datab (627:627:627) (643:643:643))
        (PORT datac (2728:2728:2728) (2793:2793:2793))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1727:1727:1727))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2679:2679:2679) (2754:2754:2754))
        (PORT ena (890:890:890) (870:870:870))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (346:346:346))
        (PORT datab (381:381:381) (418:418:418))
        (PORT datac (200:200:200) (258:258:258))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1743:1743:1743) (1813:1813:1813))
        (PORT datab (624:624:624) (640:640:640))
        (PORT datac (2727:2727:2727) (2792:2792:2792))
        (PORT datad (158:158:158) (177:177:177))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1727:1727:1727))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2679:2679:2679) (2754:2754:2754))
        (PORT ena (890:890:890) (870:870:870))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (633:633:633))
        (PORT datac (238:238:238) (305:305:305))
        (PORT datad (198:198:198) (252:252:252))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (356:356:356))
        (PORT datab (189:189:189) (212:212:212))
        (PORT datac (620:620:620) (668:668:668))
        (PORT datad (393:393:393) (441:441:441))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|td_shift\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1727:1727:1727))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2679:2679:2679) (2754:2754:2754))
        (PORT sclr (3238:3238:3238) (3215:3215:3215))
        (PORT ena (890:890:890) (870:870:870))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (247:247:247))
        (PORT datab (2638:2638:2638) (2724:2724:2724))
        (PORT datac (1417:1417:1417) (1470:1470:1470))
        (PORT datad (216:216:216) (271:271:271))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|user_saw_rvalid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (650:650:650))
        (PORT datab (819:819:819) (839:839:839))
        (PORT datad (553:553:553) (555:555:555))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|user_saw_rvalid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1728:1728:1728))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2246:2246:2246) (2324:2324:2324))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|rvalid0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (919:919:919))
        (PORT datab (847:847:847) (881:881:881))
        (PORT datad (857:857:857) (895:895:895))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|rvalid0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (323:323:323))
        (PORT datac (160:160:160) (182:182:182))
        (PORT datad (218:218:218) (274:274:274))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|rvalid0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|rvalid0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (309:309:309))
        (PORT datad (208:208:208) (269:269:269))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|r_ena1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (323:323:323))
        (PORT datab (247:247:247) (307:307:307))
        (PORT datac (234:234:234) (298:298:298))
        (PORT datad (224:224:224) (283:283:283))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (331:331:331))
        (PORT datab (553:553:553) (541:541:541))
        (PORT datac (162:162:162) (184:184:184))
        (PORT datad (221:221:221) (278:278:278))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (506:506:506))
        (PORT datab (260:260:260) (325:325:325))
        (PORT datad (552:552:552) (583:583:583))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|r_val\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (299:299:299))
        (PORT datab (238:238:238) (302:302:302))
        (PORT datac (213:213:213) (276:276:276))
        (PORT datad (613:613:613) (642:642:642))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (890:890:890) (914:914:914))
        (PORT datad (522:522:522) (510:510:510))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT ena (713:713:713) (710:710:710))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (328:328:328))
        (PORT datab (888:888:888) (911:911:911))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT ena (713:713:713) (710:710:710))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (426:426:426))
        (PORT datab (888:888:888) (911:911:911))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT ena (713:713:713) (710:710:710))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (330:330:330))
        (PORT datab (887:887:887) (911:911:911))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT ena (713:713:713) (710:710:710))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (1005:1005:1005))
        (PORT datab (422:422:422) (461:461:461))
        (PORT datac (369:369:369) (410:410:410))
        (PORT datad (379:379:379) (416:416:416))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (311:311:311))
        (PORT datab (409:409:409) (453:453:453))
        (PORT datac (400:400:400) (447:447:447))
        (PORT datad (553:553:553) (584:584:584))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (216:216:216))
        (PORT datab (554:554:554) (539:539:539))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[16\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (442:442:442))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[17\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (413:413:413) (451:451:451))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[18\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (420:420:420) (459:459:459))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[19\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (585:585:585) (598:598:598))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[20\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (402:402:402) (446:446:446))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[21\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (475:475:475))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[22\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (329:329:329))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|fifo_rd\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (580:580:580) (583:583:583))
        (PORT datac (586:586:586) (587:587:587))
        (PORT datad (578:578:578) (584:584:584))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|read_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (527:527:527) (581:581:581))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT sload (1128:1128:1128) (1210:1210:1210))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (804:804:804))
        (PORT datab (1023:1023:1023) (1011:1011:1011))
        (PORT datac (680:680:680) (734:734:734))
        (PORT datad (572:572:572) (579:579:579))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1759:1759:1759))
        (PORT asdata (1515:1515:1515) (1571:1571:1571))
        (PORT clrn (1805:1805:1805) (1721:1721:1721))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[22\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1879:1879:1879) (1961:1961:1961))
        (PORT datab (825:825:825) (824:824:824))
        (PORT datad (990:990:990) (1004:1004:1004))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[22\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (269:269:269))
        (PORT datac (966:966:966) (999:999:999))
        (PORT datad (323:323:323) (332:332:332))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[22\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (753:753:753))
        (PORT datac (548:548:548) (547:547:547))
        (PORT datad (787:787:787) (786:786:786))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1811:1811:1811) (1727:1727:1727))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (616:616:616) (640:640:640))
        (PORT datad (616:616:616) (663:663:663))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[48\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1066:1066:1066))
        (PORT datab (1249:1249:1249) (1298:1298:1298))
        (PORT datac (570:570:570) (600:600:600))
        (PORT datad (609:609:609) (655:655:655))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (658:658:658) (704:704:704))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[9\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (617:617:617))
        (PORT datab (809:809:809) (802:802:802))
        (PORT datac (203:203:203) (233:233:233))
        (PORT datad (809:809:809) (842:842:842))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[9\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (909:909:909) (942:942:942))
        (PORT datad (157:157:157) (175:175:175))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1799:1799:1799))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1847:1847:1847) (1761:1761:1761))
        (PORT ena (1462:1462:1462) (1501:1501:1501))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1552:1552:1552) (1565:1565:1565))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[11\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (654:654:654) (686:686:686))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[11\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (766:766:766))
        (PORT datab (682:682:682) (711:711:711))
        (PORT datac (525:525:525) (509:509:509))
        (PORT datad (794:794:794) (795:795:795))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1788:1788:1788))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1843:1843:1843) (1754:1754:1754))
        (PORT ena (1666:1666:1666) (1694:1694:1694))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[49\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1499:1499:1499) (1542:1542:1542))
        (PORT datab (702:702:702) (758:758:758))
        (PORT datac (1266:1266:1266) (1268:1268:1268))
        (PORT datad (995:995:995) (1003:1003:1003))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (621:621:621))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[12\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (792:792:792))
        (PORT datab (682:682:682) (711:711:711))
        (PORT datac (340:340:340) (345:345:345))
        (PORT datad (794:794:794) (795:795:795))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1788:1788:1788))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1843:1843:1843) (1754:1754:1754))
        (PORT ena (1666:1666:1666) (1694:1694:1694))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[50\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1500:1500:1500) (1542:1542:1542))
        (PORT datab (1323:1323:1323) (1328:1328:1328))
        (PORT datac (671:671:671) (729:729:729))
        (PORT datad (985:985:985) (990:990:990))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_mem_byte_en\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1219:1219:1219))
        (PORT datab (601:601:601) (601:601:601))
        (PORT datac (595:595:595) (600:600:600))
        (PORT datad (1332:1332:1332) (1354:1354:1354))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_byteenable\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1811:1811:1811) (1727:1727:1727))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[34\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1048:1048:1048) (1060:1060:1060))
        (PORT datac (902:902:902) (941:941:941))
        (PORT datad (1055:1055:1055) (1087:1087:1087))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2172:2172:2172) (2208:2208:2208))
        (PORT clk (2114:2114:2114) (2077:2077:2077))
        (PORT ena (6988:6988:6988) (6947:6947:6947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5602:5602:5602) (5804:5804:5804))
        (PORT d[1] (2245:2245:2245) (2216:2216:2216))
        (PORT d[2] (1815:1815:1815) (1885:1885:1885))
        (PORT d[3] (2820:2820:2820) (2848:2848:2848))
        (PORT d[4] (2195:2195:2195) (2288:2288:2288))
        (PORT d[5] (2264:2264:2264) (2231:2231:2231))
        (PORT d[6] (6226:6226:6226) (6409:6409:6409))
        (PORT d[7] (3063:3063:3063) (3051:3051:3051))
        (PORT d[8] (3539:3539:3539) (3594:3594:3594))
        (PORT d[9] (2497:2497:2497) (2632:2632:2632))
        (PORT d[10] (4652:4652:4652) (4752:4752:4752))
        (PORT d[11] (3254:3254:3254) (3373:3373:3373))
        (PORT d[12] (3609:3609:3609) (3769:3769:3769))
        (PORT clk (2111:2111:2111) (2075:2075:2075))
        (PORT ena (6986:6986:6986) (6944:6944:6944))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3207:3207:3207) (3181:3181:3181))
        (PORT clk (2111:2111:2111) (2075:2075:2075))
        (PORT ena (6986:6986:6986) (6944:6944:6944))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3104:3104:3104) (3108:3108:3108))
        (PORT clk (2111:2111:2111) (2075:2075:2075))
        (PORT ena (6986:6986:6986) (6944:6944:6944))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2010:2010:2010) (2081:2081:2081))
        (PORT clk (2114:2114:2114) (2077:2077:2077))
        (PORT ena (6988:6988:6988) (6947:6947:6947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2077:2077:2077))
        (PORT d[0] (6988:6988:6988) (6947:6947:6947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1288:1288:1288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2437:2437:2437) (2547:2547:2547))
        (PORT d[1] (3119:3119:3119) (3147:3147:3147))
        (PORT d[2] (2467:2467:2467) (2510:2510:2510))
        (PORT d[3] (2174:2174:2174) (2201:2201:2201))
        (PORT clk (2122:2122:2122) (2087:2087:2087))
        (PORT ena (6973:6973:6973) (6938:6938:6938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5622:5622:5622) (5824:5824:5824))
        (PORT d[1] (3063:3063:3063) (3059:3059:3059))
        (PORT d[2] (2409:2409:2409) (2363:2363:2363))
        (PORT d[3] (2249:2249:2249) (2261:2261:2261))
        (PORT d[4] (2530:2530:2530) (2583:2583:2583))
        (PORT d[5] (2222:2222:2222) (2186:2186:2186))
        (PORT d[6] (6494:6494:6494) (6680:6680:6680))
        (PORT d[7] (4879:4879:4879) (4909:4909:4909))
        (PORT d[8] (3543:3543:3543) (3613:3613:3613))
        (PORT d[9] (2471:2471:2471) (2586:2586:2586))
        (PORT d[10] (5431:5431:5431) (5530:5530:5530))
        (PORT clk (2119:2119:2119) (2085:2085:2085))
        (PORT ena (6971:6971:6971) (6935:6935:6935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3236:3236:3236) (3126:3126:3126))
        (PORT clk (2119:2119:2119) (2085:2085:2085))
        (PORT ena (6971:6971:6971) (6935:6935:6935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3416:3416:3416) (3416:3416:3416))
        (PORT clk (2119:2119:2119) (2085:2085:2085))
        (PORT ena (6971:6971:6971) (6935:6935:6935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2007:2007:2007) (2077:2077:2077))
        (PORT clk (2122:2122:2122) (2087:2087:2087))
        (PORT ena (6973:6973:6973) (6938:6938:6938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2087:2087:2087))
        (PORT d[0] (6973:6973:6973) (6938:6938:6938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1299:1299:1299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (839:839:839))
        (PORT datab (1214:1214:1214) (1190:1190:1190))
        (PORT datac (1106:1106:1106) (1145:1145:1145))
        (PORT datad (1535:1535:1535) (1561:1561:1561))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode1877w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (291:291:291))
        (PORT datab (238:238:238) (286:286:286))
        (PORT datac (601:601:601) (624:624:624))
        (PORT datad (200:200:200) (236:236:236))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1645:1645:1645) (1660:1660:1660))
        (PORT clk (2107:2107:2107) (2073:2073:2073))
        (PORT ena (1762:1762:1762) (1804:1804:1804))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3651:3651:3651) (3722:3722:3722))
        (PORT d[1] (1425:1425:1425) (1442:1442:1442))
        (PORT d[2] (1574:1574:1574) (1577:1577:1577))
        (PORT d[3] (3618:3618:3618) (3703:3703:3703))
        (PORT d[4] (1601:1601:1601) (1679:1679:1679))
        (PORT d[5] (1553:1553:1553) (1550:1550:1550))
        (PORT d[6] (2840:2840:2840) (2886:2886:2886))
        (PORT d[7] (1818:1818:1818) (1835:1835:1835))
        (PORT d[8] (2853:2853:2853) (2876:2876:2876))
        (PORT d[9] (3130:3130:3130) (3293:3293:3293))
        (PORT d[10] (1744:1744:1744) (1780:1780:1780))
        (PORT d[11] (1395:1395:1395) (1404:1404:1404))
        (PORT d[12] (3311:3311:3311) (3399:3399:3399))
        (PORT clk (2104:2104:2104) (2071:2071:2071))
        (PORT ena (1760:1760:1760) (1801:1801:1801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1518:1518:1518) (1459:1459:1459))
        (PORT clk (2104:2104:2104) (2071:2071:2071))
        (PORT ena (1760:1760:1760) (1801:1801:1801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3099:3099:3099) (3128:3128:3128))
        (PORT clk (2104:2104:2104) (2071:2071:2071))
        (PORT ena (1760:1760:1760) (1801:1801:1801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2374:2374:2374) (2468:2468:2468))
        (PORT clk (2107:2107:2107) (2073:2073:2073))
        (PORT ena (1762:1762:1762) (1804:1804:1804))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2073:2073:2073))
        (PORT d[0] (1762:1762:1762) (1804:1804:1804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1646:1646:1646) (1661:1661:1661))
        (PORT clk (2094:2094:2094) (2056:2056:2056))
        (PORT ena (1713:1713:1713) (1749:1749:1749))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3142:3142:3142) (3212:3212:3212))
        (PORT d[1] (1647:1647:1647) (1661:1661:1661))
        (PORT d[2] (1583:1583:1583) (1588:1588:1588))
        (PORT d[3] (3333:3333:3333) (3414:3414:3414))
        (PORT d[4] (1857:1857:1857) (1937:1937:1937))
        (PORT d[5] (1558:1558:1558) (1555:1555:1555))
        (PORT d[6] (5925:5925:5925) (6146:6146:6146))
        (PORT d[7] (1792:1792:1792) (1806:1806:1806))
        (PORT d[8] (2859:2859:2859) (2882:2882:2882))
        (PORT d[9] (3139:3139:3139) (3303:3303:3303))
        (PORT d[10] (1724:1724:1724) (1759:1759:1759))
        (PORT d[11] (1657:1657:1657) (1664:1664:1664))
        (PORT d[12] (3091:3091:3091) (3173:3173:3173))
        (PORT clk (2091:2091:2091) (2054:2054:2054))
        (PORT ena (1711:1711:1711) (1746:1746:1746))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1520:1520:1520) (1460:1460:1460))
        (PORT clk (2091:2091:2091) (2054:2054:2054))
        (PORT ena (1711:1711:1711) (1746:1746:1746))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3104:3104:3104) (3134:3134:3134))
        (PORT clk (2091:2091:2091) (2054:2054:2054))
        (PORT ena (1711:1711:1711) (1746:1746:1746))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2397:2397:2397) (2492:2492:2492))
        (PORT clk (2094:2094:2094) (2056:2056:2056))
        (PORT ena (1713:1713:1713) (1749:1749:1749))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2056:2056:2056))
        (PORT d[0] (1713:1713:1713) (1749:1749:1749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1267:1267:1267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1268:1268:1268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode1850w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (292:292:292))
        (PORT datab (239:239:239) (286:286:286))
        (PORT datac (602:602:602) (624:624:624))
        (PORT datad (200:200:200) (236:236:236))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1932:1932:1932) (1960:1960:1960))
        (PORT clk (2107:2107:2107) (2068:2068:2068))
        (PORT ena (7252:7252:7252) (7210:7210:7210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5316:5316:5316) (5507:5507:5507))
        (PORT d[1] (5274:5274:5274) (5347:5347:5347))
        (PORT d[2] (2521:2521:2521) (2628:2628:2628))
        (PORT d[3] (2840:2840:2840) (2870:2870:2870))
        (PORT d[4] (2128:2128:2128) (2205:2205:2205))
        (PORT d[5] (2557:2557:2557) (2533:2533:2533))
        (PORT d[6] (6391:6391:6391) (6622:6622:6622))
        (PORT d[7] (2765:2765:2765) (2750:2750:2750))
        (PORT d[8] (3518:3518:3518) (3576:3576:3576))
        (PORT d[9] (2520:2520:2520) (2654:2654:2654))
        (PORT d[10] (4911:4911:4911) (5007:5007:5007))
        (PORT d[11] (3248:3248:3248) (3367:3367:3367))
        (PORT d[12] (4069:4069:4069) (4227:4227:4227))
        (PORT clk (2104:2104:2104) (2066:2066:2066))
        (PORT ena (7250:7250:7250) (7207:7207:7207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3622:3622:3622) (3582:3582:3582))
        (PORT clk (2104:2104:2104) (2066:2066:2066))
        (PORT ena (7250:7250:7250) (7207:7207:7207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3037:3037:3037) (3046:3046:3046))
        (PORT clk (2104:2104:2104) (2066:2066:2066))
        (PORT ena (7250:7250:7250) (7207:7207:7207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2067:2067:2067) (2141:2141:2141))
        (PORT clk (2107:2107:2107) (2068:2068:2068))
        (PORT ena (7252:7252:7252) (7210:7210:7210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2068:2068:2068))
        (PORT d[0] (7252:7252:7252) (7210:7210:7210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1279:1279:1279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1628:1628:1628) (1642:1642:1642))
        (PORT clk (2119:2119:2119) (2083:2083:2083))
        (PORT ena (2320:2320:2320) (2332:2332:2332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3416:3416:3416) (3500:3500:3500))
        (PORT d[1] (1397:1397:1397) (1414:1414:1414))
        (PORT d[2] (1878:1878:1878) (1888:1888:1888))
        (PORT d[3] (3627:3627:3627) (3704:3704:3704))
        (PORT d[4] (1891:1891:1891) (1971:1971:1971))
        (PORT d[5] (1274:1274:1274) (1269:1269:1269))
        (PORT d[6] (2832:2832:2832) (2878:2878:2878))
        (PORT d[7] (2073:2073:2073) (2094:2094:2094))
        (PORT d[8] (3280:3280:3280) (3285:3285:3285))
        (PORT d[9] (2849:2849:2849) (3011:3011:3011))
        (PORT d[10] (1677:1677:1677) (1708:1708:1708))
        (PORT d[11] (1402:1402:1402) (1411:1411:1411))
        (PORT d[12] (3357:3357:3357) (3451:3451:3451))
        (PORT clk (2116:2116:2116) (2081:2081:2081))
        (PORT ena (2318:2318:2318) (2329:2329:2329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1529:1529:1529) (1442:1442:1442))
        (PORT clk (2116:2116:2116) (2081:2081:2081))
        (PORT ena (2318:2318:2318) (2329:2329:2329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3081:3081:3081) (3091:3091:3091))
        (PORT clk (2116:2116:2116) (2081:2081:2081))
        (PORT ena (2318:2318:2318) (2329:2329:2329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2423:2423:2423) (2524:2524:2524))
        (PORT clk (2119:2119:2119) (2083:2083:2083))
        (PORT ena (2320:2320:2320) (2332:2332:2332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2083:2083:2083))
        (PORT d[0] (2320:2320:2320) (2332:2332:2332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1294:1294:1294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1567:1567:1567) (1601:1601:1601))
        (PORT datab (1234:1234:1234) (1213:1213:1213))
        (PORT datac (1105:1105:1105) (1144:1144:1144))
        (PORT datad (962:962:962) (932:932:932))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1244:1244:1244))
        (PORT datab (1131:1131:1131) (1173:1173:1173))
        (PORT datac (1225:1225:1225) (1199:1199:1199))
        (PORT datad (159:159:159) (178:178:178))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2212:2212:2212) (2256:2256:2256))
        (PORT clk (2114:2114:2114) (2074:2074:2074))
        (PORT ena (7244:7244:7244) (7202:7202:7202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5351:5351:5351) (5550:5550:5550))
        (PORT d[1] (1957:1957:1957) (1922:1922:1922))
        (PORT d[2] (2097:2097:2097) (2162:2162:2162))
        (PORT d[3] (2831:2831:2831) (2859:2859:2859))
        (PORT d[4] (2209:2209:2209) (2303:2303:2303))
        (PORT d[5] (2528:2528:2528) (2502:2502:2502))
        (PORT d[6] (6703:6703:6703) (6946:6946:6946))
        (PORT d[7] (3056:3056:3056) (3044:3044:3044))
        (PORT d[8] (3550:3550:3550) (3609:3609:3609))
        (PORT d[9] (2503:2503:2503) (2638:2638:2638))
        (PORT d[10] (5188:5188:5188) (5286:5286:5286))
        (PORT d[11] (3517:3517:3517) (3635:3635:3635))
        (PORT d[12] (4052:4052:4052) (4210:4210:4210))
        (PORT clk (2111:2111:2111) (2072:2072:2072))
        (PORT ena (7242:7242:7242) (7199:7199:7199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3937:3937:3937) (3922:3922:3922))
        (PORT clk (2111:2111:2111) (2072:2072:2072))
        (PORT ena (7242:7242:7242) (7199:7199:7199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3059:3059:3059) (3069:3069:3069))
        (PORT clk (2111:2111:2111) (2072:2072:2072))
        (PORT ena (7242:7242:7242) (7199:7199:7199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2003:2003:2003) (2071:2071:2071))
        (PORT clk (2114:2114:2114) (2074:2074:2074))
        (PORT ena (7244:7244:7244) (7202:7202:7202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2074:2074:2074))
        (PORT d[0] (7244:7244:7244) (7202:7202:7202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1286:1286:1286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1178:1178:1178))
        (PORT datac (1102:1102:1102) (1142:1142:1142))
        (PORT datad (1534:1534:1534) (1560:1560:1560))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (220:220:220))
        (PORT datab (186:186:186) (208:208:208))
        (PORT datac (1298:1298:1298) (1338:1338:1338))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[22\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (353:353:353))
        (PORT datab (1462:1462:1462) (1423:1423:1423))
        (PORT datac (1272:1272:1272) (1301:1301:1301))
        (PORT datad (779:779:779) (776:776:776))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1345:1345:1345))
        (PORT datab (819:819:819) (818:818:818))
        (PORT datad (525:525:525) (530:530:530))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[30\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (561:561:561) (703:703:703))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1698:1698:1698) (1711:1711:1711))
        (PORT d (524:524:524) (521:521:521))
        (PORT clrn (1920:1920:1920) (1890:1890:1890))
        (IOPATH (posedge clk) q (516:516:516) (470:470:470))
        (IOPATH (negedge clrn) q (620:620:620) (574:574:574))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (84:84:84))
      (HOLD d (posedge clk) (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (585:585:585))
        (PORT datab (1023:1023:1023) (1010:1010:1010))
        (PORT datac (682:682:682) (736:736:736))
        (PORT datad (698:698:698) (762:762:762))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT asdata (1337:1337:1337) (1356:1356:1356))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[30\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1496:1496:1496) (1537:1537:1537))
        (PORT datab (1149:1149:1149) (1168:1168:1168))
        (PORT datad (805:805:805) (815:815:815))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[30\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1164:1164:1164))
        (PORT datab (536:536:536) (526:526:526))
        (PORT datac (1031:1031:1031) (1016:1016:1016))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data_nxt\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1101:1101:1101) (1100:1100:1100))
        (PORT datab (820:820:820) (819:819:819))
        (PORT datac (1293:1293:1293) (1315:1315:1315))
        (PORT datad (158:158:158) (176:176:176))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1647:1647:1647) (1692:1692:1692))
        (PORT datab (664:664:664) (720:720:720))
        (PORT datac (1109:1109:1109) (1137:1137:1137))
        (PORT datad (1400:1400:1400) (1458:1458:1458))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1653:1653:1653) (1699:1699:1699))
        (PORT datab (666:666:666) (722:722:722))
        (PORT datac (1104:1104:1104) (1131:1131:1131))
        (PORT datad (1398:1398:1398) (1455:1455:1455))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1652:1652:1652) (1698:1698:1698))
        (PORT datab (666:666:666) (722:722:722))
        (PORT datac (1105:1105:1105) (1132:1132:1132))
        (PORT datad (1398:1398:1398) (1456:1456:1456))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_retaddr\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (343:343:343))
        (PORT datab (891:891:891) (935:935:935))
        (PORT datac (1400:1400:1400) (1452:1452:1452))
        (PORT datad (303:303:303) (305:305:305))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_alu_subtract\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (1033:1033:1033))
        (PORT datac (1403:1403:1403) (1455:1455:1455))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (1046:1046:1046))
        (PORT datab (1198:1198:1198) (1263:1263:1263))
        (PORT datac (1641:1641:1641) (1697:1697:1697))
        (PORT datad (1177:1177:1177) (1234:1234:1234))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_retaddr\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (391:391:391))
        (PORT datab (189:189:189) (211:211:211))
        (PORT datac (179:179:179) (201:201:201))
        (PORT datad (544:544:544) (547:547:547))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_retaddr\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (324:324:324))
        (PORT datac (616:616:616) (635:635:635))
        (PORT datad (157:157:157) (177:177:177))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (759:759:759))
        (PORT datab (1358:1358:1358) (1377:1377:1377))
        (PORT datac (648:648:648) (692:692:692))
        (PORT datad (826:826:826) (862:862:862))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (756:756:756))
        (PORT datab (1357:1357:1357) (1375:1375:1375))
        (PORT datac (650:650:650) (693:693:693))
        (PORT datad (827:827:827) (863:863:863))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_retaddr\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1173:1173:1173))
        (PORT datab (215:215:215) (242:242:242))
        (PORT datac (185:185:185) (209:209:209))
        (PORT datad (197:197:197) (224:224:224))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_retaddr\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (577:577:577))
        (PORT datab (1392:1392:1392) (1446:1446:1446))
        (PORT datac (906:906:906) (956:956:956))
        (PORT datad (596:596:596) (606:606:606))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_retaddr\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (661:661:661))
        (PORT datab (1392:1392:1392) (1445:1445:1445))
        (PORT datac (558:558:558) (555:555:555))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_retaddr)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1798:1798:1798))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1847:1847:1847) (1760:1760:1760))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_br\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (184:184:184) (206:206:206))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_br)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1801:1801:1801))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1849:1849:1849) (1763:1763:1763))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_valid_from_R\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (194:194:194) (218:218:218))
        (PORT datad (221:221:221) (279:279:279))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_valid_from_R)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1798:1798:1798))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1847:1847:1847) (1759:1759:1759))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src1\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (434:434:434))
        (PORT datab (648:648:648) (690:690:690))
        (PORT datac (860:860:860) (897:897:897))
        (PORT datad (858:858:858) (896:896:896))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[24\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (579:579:579) (723:723:723))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1681:1681:1681) (1680:1680:1680))
        (PORT d (537:537:537) (533:533:533))
        (PORT clrn (1952:1952:1952) (1936:1936:1936))
        (IOPATH (posedge clk) q (525:525:525) (475:475:475))
        (IOPATH (negedge clrn) q (629:629:629) (579:579:579))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (84:84:84))
      (HOLD d (posedge clk) (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (939:939:939) (984:984:984))
        (PORT datab (582:582:582) (585:585:585))
        (PORT datac (849:849:849) (866:866:866))
        (PORT datad (662:662:662) (702:702:702))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT asdata (1579:1579:1579) (1600:1600:1600))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[24\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1736:1736:1736) (1820:1820:1820))
        (PORT datab (1151:1151:1151) (1171:1171:1171))
        (PORT datad (806:806:806) (815:815:815))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[24\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (624:624:624) (633:633:633))
        (PORT datac (584:584:584) (600:600:600))
        (PORT datad (1267:1267:1267) (1294:1294:1294))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (617:617:617))
        (PORT datab (748:748:748) (727:727:727))
        (PORT datac (2284:2284:2284) (2276:2276:2276))
        (PORT datad (700:700:700) (773:773:773))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1766:1766:1766))
        (PORT ena (1378:1378:1378) (1359:1359:1359))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[25\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (561:561:561) (703:703:703))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1703:1703:1703))
        (PORT d (524:524:524) (521:521:521))
        (PORT clrn (1916:1916:1916) (1888:1888:1888))
        (IOPATH (posedge clk) q (516:516:516) (470:470:470))
        (IOPATH (negedge clrn) q (620:620:620) (574:574:574))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (84:84:84))
      (HOLD d (posedge clk) (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (668:668:668))
        (PORT datad (805:805:805) (830:830:830))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[24\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1409:1409:1409) (1456:1456:1456))
        (PORT datab (781:781:781) (808:808:808))
        (PORT datad (214:214:214) (269:269:269))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (859:859:859) (898:898:898))
        (PORT datad (526:526:526) (545:545:545))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1754:1754:1754))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[25\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1371:1371:1371) (1413:1413:1413))
        (PORT datab (1100:1100:1100) (1124:1124:1124))
        (PORT datad (319:319:319) (352:352:352))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (1016:1016:1016) (1009:1009:1009))
        (PORT datac (857:857:857) (896:896:896))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1754:1754:1754))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[26\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1108:1108:1108) (1123:1123:1123))
        (PORT datac (1340:1340:1340) (1379:1379:1379))
        (PORT datad (323:323:323) (355:355:355))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (836:836:836))
        (PORT datac (874:874:874) (915:915:915))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[26\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (651:651:651))
        (PORT datab (966:966:966) (1031:1031:1031))
        (PORT datad (742:742:742) (800:800:800))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_unsigned_lo_imm16\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (237:237:237))
        (PORT datab (213:213:213) (239:239:239))
        (PORT datac (1093:1093:1093) (1129:1129:1129))
        (PORT datad (816:816:816) (843:843:843))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_unsigned_lo_imm16\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (356:356:356))
        (PORT datab (218:218:218) (247:247:247))
        (PORT datac (184:184:184) (210:210:210))
        (PORT datad (556:556:556) (558:558:558))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_unsigned_lo_imm16\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (619:619:619))
        (PORT datab (1139:1139:1139) (1184:1184:1184))
        (PORT datac (627:627:627) (661:661:661))
        (PORT datad (291:291:291) (299:299:299))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (753:753:753))
        (PORT datab (1357:1357:1357) (1375:1375:1375))
        (PORT datac (654:654:654) (698:698:698))
        (PORT datad (830:830:830) (866:866:866))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_logic\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (216:216:216) (243:243:243))
        (PORT datac (1097:1097:1097) (1136:1136:1136))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_unsigned_lo_imm16\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (321:321:321))
        (PORT datab (368:368:368) (367:367:367))
        (PORT datac (168:168:168) (193:193:193))
        (PORT datad (833:833:833) (870:870:870))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_unsigned_lo_imm16)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1848:1848:1848) (1762:1762:1762))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_hi\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (672:672:672))
        (PORT datad (218:218:218) (281:281:281))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1797:1797:1797))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1644:1644:1644) (1679:1679:1679))
        (PORT clrn (1847:1847:1847) (1758:1758:1758))
        (PORT sclr (975:975:975) (1006:1006:1006))
        (PORT sload (1809:1809:1809) (1859:1859:1859))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~85)
    (DELAY
      (ABSOLUTE
        (PORT datac (1524:1524:1524) (1553:1553:1553))
        (PORT datad (706:706:706) (708:708:708))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[27\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (589:589:589) (733:733:733))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1679:1679:1679) (1678:1678:1678))
        (PORT d (537:537:537) (533:533:533))
        (PORT clrn (1949:1949:1949) (1934:1934:1934))
        (IOPATH (posedge clk) q (525:525:525) (475:475:475))
        (IOPATH (negedge clrn) q (629:629:629) (579:579:579))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (84:84:84))
      (HOLD d (posedge clk) (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1273:1273:1273))
        (PORT datab (1369:1369:1369) (1386:1386:1386))
        (PORT datac (1249:1249:1249) (1229:1229:1229))
        (PORT datad (335:335:335) (346:346:346))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT asdata (1098:1098:1098) (1125:1125:1125))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[27\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1645:1645:1645) (1654:1654:1654))
        (PORT datab (1499:1499:1499) (1584:1584:1584))
        (PORT datad (1113:1113:1113) (1128:1128:1128))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[27\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1674:1674:1674) (1630:1630:1630))
        (PORT datab (569:569:569) (557:557:557))
        (PORT datac (1029:1029:1029) (1014:1014:1014))
        (PORT datad (1065:1065:1065) (1064:1064:1064))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data_nxt\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (820:820:820) (818:818:818))
        (PORT datac (1292:1292:1292) (1314:1314:1314))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1852:1852:1852) (1766:1766:1766))
        (PORT ena (1165:1165:1165) (1152:1152:1152))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[27\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (852:852:852))
        (PORT datab (972:972:972) (1037:1037:1037))
        (PORT datad (585:585:585) (595:595:595))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1090:1090:1090) (1103:1103:1103))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT sload (1128:1128:1128) (1210:1210:1210))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[17\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (551:551:551) (693:693:693))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1678:1678:1678) (1690:1690:1690))
        (PORT d (524:524:524) (521:521:521))
        (PORT clrn (1898:1898:1898) (1873:1873:1873))
        (IOPATH (posedge clk) q (516:516:516) (470:470:470))
        (IOPATH (negedge clrn) q (620:620:620) (574:574:574))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (84:84:84))
      (HOLD d (posedge clk) (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1743:1743:1743))
        (PORT asdata (515:515:515) (570:570:570))
        (PORT ena (2315:2315:2315) (2297:2297:2297))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1143:1143:1143))
        (PORT datab (602:602:602) (613:613:613))
        (PORT datac (614:614:614) (644:644:644))
        (PORT datad (1372:1372:1372) (1419:1419:1419))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1646:1646:1646) (1642:1642:1642))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[28\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (846:846:846))
        (PORT datab (964:964:964) (1028:1028:1028))
        (PORT datad (1544:1544:1544) (1538:1538:1538))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1797:1797:1797))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1157:1157:1157) (1188:1188:1188))
        (PORT clrn (1847:1847:1847) (1758:1758:1758))
        (PORT sclr (975:975:975) (1006:1006:1006))
        (PORT sload (1809:1809:1809) (1859:1859:1859))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~83)
    (DELAY
      (ABSOLUTE
        (PORT datac (554:554:554) (576:576:576))
        (PORT datad (807:807:807) (842:842:842))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (879:879:879) (877:877:877))
        (PORT d[1] (604:604:604) (608:608:608))
        (PORT d[2] (1399:1399:1399) (1409:1409:1409))
        (PORT d[3] (831:831:831) (832:832:832))
        (PORT d[4] (1377:1377:1377) (1383:1383:1383))
        (PORT d[5] (1084:1084:1084) (1078:1078:1078))
        (PORT d[6] (616:616:616) (607:607:607))
        (PORT d[7] (882:882:882) (876:876:876))
        (PORT d[8] (1140:1140:1140) (1142:1142:1142))
        (PORT d[9] (604:604:604) (607:607:607))
        (PORT d[10] (871:871:871) (887:887:887))
        (PORT d[11] (1420:1420:1420) (1428:1428:1428))
        (PORT d[12] (632:632:632) (625:625:625))
        (PORT d[13] (887:887:887) (894:894:894))
        (PORT d[14] (1313:1313:1313) (1309:1309:1309))
        (PORT d[15] (849:849:849) (848:848:848))
        (PORT d[16] (1420:1420:1420) (1424:1424:1424))
        (PORT d[17] (1159:1159:1159) (1179:1179:1179))
        (PORT d[18] (902:902:902) (908:908:908))
        (PORT d[19] (885:885:885) (890:890:890))
        (PORT d[20] (768:768:768) (756:756:756))
        (PORT d[21] (1029:1029:1029) (1009:1009:1009))
        (PORT d[22] (883:883:883) (889:889:889))
        (PORT d[23] (875:875:875) (875:875:875))
        (PORT d[24] (854:854:854) (861:861:861))
        (PORT d[25] (1070:1070:1070) (1062:1062:1062))
        (PORT d[26] (856:856:856) (851:851:851))
        (PORT d[27] (877:877:877) (884:884:884))
        (PORT d[28] (865:865:865) (866:866:866))
        (PORT d[29] (645:645:645) (641:641:641))
        (PORT d[30] (898:898:898) (904:904:904))
        (PORT d[31] (668:668:668) (662:662:662))
        (PORT clk (2139:2139:2139) (2105:2105:2105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (938:938:938) (983:983:983))
        (PORT d[1] (1073:1073:1073) (1088:1088:1088))
        (PORT d[2] (1425:1425:1425) (1474:1474:1474))
        (PORT d[3] (925:925:925) (966:966:966))
        (PORT d[4] (921:921:921) (965:965:965))
        (PORT clk (2136:2136:2136) (2103:2103:2103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (986:986:986) (910:910:910))
        (PORT clk (2136:2136:2136) (2103:2103:2103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2105:2105:2105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2106:2106:2106))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2106:2106:2106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2106:2106:2106))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2106:2106:2106))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (924:924:924) (969:969:969))
        (PORT d[1] (872:872:872) (911:911:911))
        (PORT d[2] (1549:1549:1549) (1577:1577:1577))
        (PORT d[3] (1950:1950:1950) (1986:1986:1986))
        (PORT d[4] (894:894:894) (941:941:941))
        (PORT clk (2138:2138:2138) (2105:2105:2105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2105:2105:2105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2106:2106:2106))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2106:2106:2106))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2106:2106:2106))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_hi\[15\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (848:848:848))
        (PORT datab (1295:1295:1295) (1303:1303:1303))
        (PORT datac (932:932:932) (994:994:994))
        (PORT datad (586:586:586) (595:595:595))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_hi\[15\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (674:674:674))
        (PORT datab (248:248:248) (313:313:313))
        (PORT datad (572:572:572) (580:580:580))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1799:1799:1799))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1848:1848:1848) (1761:1761:1761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_invert_arith_src_msb\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1114:1114:1114) (1151:1151:1151))
        (PORT datab (1357:1357:1357) (1391:1391:1391))
        (PORT datac (603:603:603) (621:621:621))
        (PORT datad (768:768:768) (769:769:769))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (705:705:705))
        (PORT datab (690:690:690) (734:734:734))
        (PORT datac (1362:1362:1362) (1405:1405:1405))
        (PORT datad (671:671:671) (715:715:715))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_alu_subtract\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (425:425:425))
        (PORT datab (537:537:537) (522:522:522))
        (PORT datac (1061:1061:1061) (1088:1088:1088))
        (PORT datad (493:493:493) (474:474:474))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_invert_arith_src_msb\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1147:1147:1147))
        (PORT datab (186:186:186) (209:209:209))
        (PORT datac (166:166:166) (190:190:190))
        (PORT datad (839:839:839) (876:876:876))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_invert_arith_src_msb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1799:1799:1799))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1847:1847:1847) (1761:1761:1761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1566:1566:1566) (1597:1597:1597))
        (PORT datab (849:849:849) (871:871:871))
        (PORT datad (785:785:785) (804:804:804))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (868:868:868) (865:865:865))
        (PORT d[1] (876:876:876) (890:890:890))
        (PORT d[2] (849:849:849) (854:854:854))
        (PORT d[3] (1099:1099:1099) (1103:1103:1103))
        (PORT d[4] (842:842:842) (851:851:851))
        (PORT d[5] (1322:1322:1322) (1312:1312:1312))
        (PORT d[6] (1116:1116:1116) (1110:1110:1110))
        (PORT d[7] (1379:1379:1379) (1354:1354:1354))
        (PORT d[8] (1105:1105:1105) (1118:1118:1118))
        (PORT d[9] (859:859:859) (859:859:859))
        (PORT d[10] (884:884:884) (895:895:895))
        (PORT d[11] (880:880:880) (890:890:890))
        (PORT d[12] (833:833:833) (837:837:837))
        (PORT d[13] (856:856:856) (860:860:860))
        (PORT d[14] (1084:1084:1084) (1084:1084:1084))
        (PORT d[15] (857:857:857) (848:848:848))
        (PORT d[16] (905:905:905) (924:924:924))
        (PORT d[17] (914:914:914) (934:934:934))
        (PORT d[18] (882:882:882) (887:887:887))
        (PORT d[19] (883:883:883) (878:878:878))
        (PORT d[20] (1247:1247:1247) (1227:1227:1227))
        (PORT d[21] (546:546:546) (534:534:534))
        (PORT d[22] (907:907:907) (911:911:911))
        (PORT d[23] (1117:1117:1117) (1109:1109:1109))
        (PORT d[24] (876:876:876) (890:890:890))
        (PORT d[25] (1070:1070:1070) (1062:1062:1062))
        (PORT d[26] (877:877:877) (889:889:889))
        (PORT d[27] (905:905:905) (915:915:915))
        (PORT d[28] (868:868:868) (866:866:866))
        (PORT d[29] (660:660:660) (663:663:663))
        (PORT d[30] (899:899:899) (908:908:908))
        (PORT d[31] (887:887:887) (882:882:882))
        (PORT clk (2137:2137:2137) (2102:2102:2102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (654:654:654) (689:689:689))
        (PORT d[1] (1074:1074:1074) (1089:1089:1089))
        (PORT d[2] (668:668:668) (714:714:714))
        (PORT d[3] (646:646:646) (687:687:687))
        (PORT d[4] (654:654:654) (696:696:696))
        (PORT clk (2134:2134:2134) (2100:2100:2100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (749:749:749) (679:679:679))
        (PORT clk (2134:2134:2134) (2100:2100:2100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2102:2102:2102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2103:2103:2103))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2103:2103:2103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2103:2103:2103))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2103:2103:2103))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (941:941:941) (978:978:978))
        (PORT d[1] (908:908:908) (943:943:943))
        (PORT d[2] (898:898:898) (939:939:939))
        (PORT d[3] (938:938:938) (990:990:990))
        (PORT d[4] (904:904:904) (956:956:956))
        (PORT clk (2136:2136:2136) (2102:2102:2102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2102:2102:2102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2103:2103:2103))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2103:2103:2103))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|compression_cpu_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2103:2103:2103))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src1\[31\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1265:1265:1265))
        (PORT datab (379:379:379) (388:388:388))
        (PORT datac (871:871:871) (882:882:882))
        (PORT datad (274:274:274) (349:349:349))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1798:1798:1798))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1847:1847:1847) (1759:1759:1759))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_arith_src1\[31\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1027:1027:1027) (1053:1053:1053))
        (PORT datad (784:784:784) (803:803:803))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[30\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (621:621:621))
        (PORT datab (981:981:981) (1047:1047:1047))
        (PORT datad (753:753:753) (812:812:812))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[20\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (628:628:628))
        (PORT datab (548:548:548) (549:549:549))
        (PORT datac (318:318:318) (328:328:328))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1762:1762:1762))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~26)
    (DELAY
      (ABSOLUTE
        (PORT datac (1271:1271:1271) (1281:1281:1281))
        (PORT datad (385:385:385) (433:433:433))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1299:1299:1299) (1294:1294:1294))
        (PORT clk (2144:2144:2144) (2108:2108:2108))
        (PORT ena (2844:2844:2844) (2842:2842:2842))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2840:2840:2840) (2906:2906:2906))
        (PORT d[1] (1674:1674:1674) (1688:1688:1688))
        (PORT d[2] (2138:2138:2138) (2228:2228:2228))
        (PORT d[3] (1572:1572:1572) (1585:1585:1585))
        (PORT d[4] (1684:1684:1684) (1703:1703:1703))
        (PORT d[5] (4168:4168:4168) (4287:4287:4287))
        (PORT d[6] (4715:4715:4715) (4775:4775:4775))
        (PORT d[7] (4094:4094:4094) (4163:4163:4163))
        (PORT d[8] (1576:1576:1576) (1572:1572:1572))
        (PORT d[9] (1447:1447:1447) (1483:1483:1483))
        (PORT d[10] (1136:1136:1136) (1154:1154:1154))
        (PORT d[11] (2655:2655:2655) (2666:2666:2666))
        (PORT d[12] (3418:3418:3418) (3533:3533:3533))
        (PORT clk (2141:2141:2141) (2106:2106:2106))
        (PORT ena (2842:2842:2842) (2839:2839:2839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1765:1765:1765) (1691:1691:1691))
        (PORT clk (2141:2141:2141) (2106:2106:2106))
        (PORT ena (2842:2842:2842) (2839:2839:2839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2708:2708:2708) (2704:2704:2704))
        (PORT clk (2141:2141:2141) (2106:2106:2106))
        (PORT ena (2842:2842:2842) (2839:2839:2839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2465:2465:2465) (2492:2492:2492))
        (PORT clk (2144:2144:2144) (2108:2108:2108))
        (PORT ena (2844:2844:2844) (2842:2842:2842))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2108:2108:2108))
        (PORT d[0] (2844:2844:2844) (2842:2842:2842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1518:1518:1518) (1513:1513:1513))
        (PORT clk (2135:2135:2135) (2092:2092:2092))
        (PORT ena (2901:2901:2901) (2883:2883:2883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2811:2811:2811) (2870:2870:2870))
        (PORT d[1] (3892:3892:3892) (3918:3918:3918))
        (PORT d[2] (2648:2648:2648) (2747:2747:2747))
        (PORT d[3] (1889:1889:1889) (1913:1913:1913))
        (PORT d[4] (2185:2185:2185) (2214:2214:2214))
        (PORT d[5] (3891:3891:3891) (4005:4005:4005))
        (PORT d[6] (4420:4420:4420) (4473:4473:4473))
        (PORT d[7] (3797:3797:3797) (3861:3861:3861))
        (PORT d[8] (1883:1883:1883) (1890:1890:1890))
        (PORT d[9] (3803:3803:3803) (3912:3912:3912))
        (PORT d[10] (1222:1222:1222) (1251:1251:1251))
        (PORT d[11] (2358:2358:2358) (2367:2367:2367))
        (PORT d[12] (3124:3124:3124) (3227:3227:3227))
        (PORT clk (2132:2132:2132) (2090:2090:2090))
        (PORT ena (2899:2899:2899) (2880:2880:2880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2482:2482:2482) (2417:2417:2417))
        (PORT clk (2132:2132:2132) (2090:2090:2090))
        (PORT ena (2899:2899:2899) (2880:2880:2880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2664:2664:2664) (2637:2637:2637))
        (PORT clk (2132:2132:2132) (2090:2090:2090))
        (PORT ena (2899:2899:2899) (2880:2880:2880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2172:2172:2172) (2193:2193:2193))
        (PORT clk (2135:2135:2135) (2092:2092:2092))
        (PORT ena (2901:2901:2901) (2883:2883:2883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2092:2092:2092))
        (PORT d[0] (2901:2901:2901) (2883:2883:2883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1098:1098:1098) (1093:1093:1093))
        (PORT datab (1687:1687:1687) (1752:1752:1752))
        (PORT datac (1969:1969:1969) (2054:2054:2054))
        (PORT datad (1010:1010:1010) (998:998:998))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1647:1647:1647) (1645:1645:1645))
        (PORT clk (2077:2077:2077) (2039:2039:2039))
        (PORT ena (4917:4917:4917) (4794:4794:4794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2090:2090:2090) (2082:2082:2082))
        (PORT d[1] (5458:5458:5458) (5572:5572:5572))
        (PORT d[2] (3129:3129:3129) (3294:3294:3294))
        (PORT d[3] (4461:4461:4461) (4595:4595:4595))
        (PORT d[4] (4568:4568:4568) (4767:4767:4767))
        (PORT d[5] (3378:3378:3378) (3493:3493:3493))
        (PORT d[6] (4370:4370:4370) (4439:4439:4439))
        (PORT d[7] (2145:2145:2145) (2161:2161:2161))
        (PORT d[8] (4759:4759:4759) (4902:4902:4902))
        (PORT d[9] (2665:2665:2665) (2761:2761:2761))
        (PORT d[10] (2181:2181:2181) (2199:2199:2199))
        (PORT d[11] (4124:4124:4124) (4109:4109:4109))
        (PORT d[12] (4041:4041:4041) (4205:4205:4205))
        (PORT clk (2074:2074:2074) (2037:2037:2037))
        (PORT ena (4915:4915:4915) (4791:4791:4791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3262:3262:3262) (3216:3216:3216))
        (PORT clk (2074:2074:2074) (2037:2037:2037))
        (PORT ena (4915:4915:4915) (4791:4791:4791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2317:2317:2317))
        (PORT clk (2074:2074:2074) (2037:2037:2037))
        (PORT ena (4915:4915:4915) (4791:4791:4791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2759:2759:2759) (2826:2826:2826))
        (PORT clk (2077:2077:2077) (2039:2039:2039))
        (PORT ena (4917:4917:4917) (4794:4794:4794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2039:2039:2039))
        (PORT d[0] (4917:4917:4917) (4794:4794:4794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2040:2040:2040))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2040:2040:2040))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2040:2040:2040))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2040:2040:2040))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1250:1250:1250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1251:1251:1251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1251:1251:1251))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1251:1251:1251))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1848:1848:1848) (1849:1849:1849))
        (PORT clk (2131:2131:2131) (2086:2086:2086))
        (PORT ena (3437:3437:3437) (3420:3420:3420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2551:2551:2551) (2608:2608:2608))
        (PORT d[1] (6408:6408:6408) (6534:6534:6534))
        (PORT d[2] (2399:2399:2399) (2482:2482:2482))
        (PORT d[3] (4569:4569:4569) (4733:4733:4733))
        (PORT d[4] (4406:4406:4406) (4573:4573:4573))
        (PORT d[5] (3652:3652:3652) (3764:3764:3764))
        (PORT d[6] (4148:4148:4148) (4198:4198:4198))
        (PORT d[7] (3257:3257:3257) (3312:3312:3312))
        (PORT d[8] (2924:2924:2924) (2955:2955:2955))
        (PORT d[9] (3511:3511:3511) (3620:3620:3620))
        (PORT d[10] (2984:2984:2984) (3017:3017:3017))
        (PORT d[11] (4547:4547:4547) (4685:4685:4685))
        (PORT d[12] (3828:3828:3828) (3983:3983:3983))
        (PORT clk (2128:2128:2128) (2084:2084:2084))
        (PORT ena (3435:3435:3435) (3417:3417:3417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2063:2063:2063) (1993:1993:1993))
        (PORT clk (2128:2128:2128) (2084:2084:2084))
        (PORT ena (3435:3435:3435) (3417:3417:3417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4094:4094:4094) (4121:4121:4121))
        (PORT clk (2128:2128:2128) (2084:2084:2084))
        (PORT ena (3435:3435:3435) (3417:3417:3417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1875:1875:1875) (1894:1894:1894))
        (PORT clk (2131:2131:2131) (2086:2086:2086))
        (PORT ena (3437:3437:3437) (3420:3420:3420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2086:2086:2086))
        (PORT d[0] (3437:3437:3437) (3420:3420:3420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1297:1297:1297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (216:216:216))
        (PORT datab (1137:1137:1137) (1163:1163:1163))
        (PORT datac (824:824:824) (824:824:824))
        (PORT datad (1656:1656:1656) (1717:1717:1717))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (935:935:935) (986:986:986))
        (PORT datac (1057:1057:1057) (1086:1086:1086))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (324:324:324))
        (PORT datad (1328:1328:1328) (1368:1368:1368))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2194:2194:2194) (2294:2294:2294))
        (PORT d[1] (1925:1925:1925) (2008:2008:2008))
        (PORT d[2] (1584:1584:1584) (1588:1588:1588))
        (PORT d[3] (1871:1871:1871) (1879:1879:1879))
        (PORT clk (2083:2083:2083) (2042:2042:2042))
        (PORT ena (3581:3581:3581) (3589:3589:3589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1798:1798:1798) (1790:1790:1790))
        (PORT d[1] (5660:5660:5660) (5778:5778:5778))
        (PORT d[2] (2804:2804:2804) (2955:2955:2955))
        (PORT d[3] (4855:4855:4855) (5013:5013:5013))
        (PORT d[4] (3724:3724:3724) (3914:3914:3914))
        (PORT d[5] (3398:3398:3398) (3515:3515:3515))
        (PORT d[6] (4321:4321:4321) (4379:4379:4379))
        (PORT d[7] (2423:2423:2423) (2449:2449:2449))
        (PORT d[8] (5022:5022:5022) (5166:5166:5166))
        (PORT d[9] (3148:3148:3148) (3243:3243:3243))
        (PORT d[10] (4019:4019:4019) (4049:4049:4049))
        (PORT clk (2080:2080:2080) (2040:2040:2040))
        (PORT ena (3579:3579:3579) (3586:3586:3586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2977:2977:2977) (2889:2889:2889))
        (PORT clk (2080:2080:2080) (2040:2040:2040))
        (PORT ena (3579:3579:3579) (3586:3586:3586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2661:2661:2661) (2616:2616:2616))
        (PORT clk (2080:2080:2080) (2040:2040:2040))
        (PORT ena (3579:3579:3579) (3586:3586:3586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2747:2747:2747) (2813:2813:2813))
        (PORT clk (2083:2083:2083) (2042:2042:2042))
        (PORT ena (3581:3581:3581) (3589:3589:3589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2042:2042:2042))
        (PORT d[0] (3581:3581:3581) (3589:3589:3589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2043:2043:2043))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2043:2043:2043))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2043:2043:2043))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2043:2043:2043))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1253:1253:1253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1254:1254:1254))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1254:1254:1254))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2091:2091:2091) (2089:2089:2089))
        (PORT clk (2129:2129:2129) (2087:2087:2087))
        (PORT ena (3458:3458:3458) (3432:3432:3432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3120:3120:3120) (3196:3196:3196))
        (PORT d[1] (6165:6165:6165) (6292:6292:6292))
        (PORT d[2] (1840:1840:1840) (1924:1924:1924))
        (PORT d[3] (4587:4587:4587) (4754:4754:4754))
        (PORT d[4] (4448:4448:4448) (4624:4624:4624))
        (PORT d[5] (3620:3620:3620) (3728:3728:3728))
        (PORT d[6] (4119:4119:4119) (4166:4166:4166))
        (PORT d[7] (3275:3275:3275) (3334:3334:3334))
        (PORT d[8] (4340:4340:4340) (4404:4404:4404))
        (PORT d[9] (3252:3252:3252) (3354:3354:3354))
        (PORT d[10] (2774:2774:2774) (2828:2828:2828))
        (PORT d[11] (4542:4542:4542) (4680:4680:4680))
        (PORT d[12] (3106:3106:3106) (3207:3207:3207))
        (PORT clk (2126:2126:2126) (2085:2085:2085))
        (PORT ena (3456:3456:3456) (3429:3429:3429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (1984:1984:1984))
        (PORT clk (2126:2126:2126) (2085:2085:2085))
        (PORT ena (3456:3456:3456) (3429:3429:3429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4106:4106:4106) (4136:4136:4136))
        (PORT clk (2126:2126:2126) (2085:2085:2085))
        (PORT ena (3456:3456:3456) (3429:3429:3429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1397:1397:1397) (1424:1424:1424))
        (PORT clk (2129:2129:2129) (2087:2087:2087))
        (PORT ena (3458:3458:3458) (3432:3432:3432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2087:2087:2087))
        (PORT d[0] (3458:3458:3458) (3432:3432:3432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1299:1299:1299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1155:1155:1155))
        (PORT datab (1687:1687:1687) (1752:1752:1752))
        (PORT datac (1964:1964:1964) (2048:2048:2048))
        (PORT datad (744:744:744) (728:728:728))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2401:2401:2401) (2421:2421:2421))
        (PORT clk (2105:2105:2105) (2065:2065:2065))
        (PORT ena (5870:5870:5870) (5861:5861:5861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2563:2563:2563) (2626:2626:2626))
        (PORT d[1] (3042:3042:3042) (3030:3030:3030))
        (PORT d[2] (1896:1896:1896) (1986:1986:1986))
        (PORT d[3] (4752:4752:4752) (4878:4878:4878))
        (PORT d[4] (3616:3616:3616) (3772:3772:3772))
        (PORT d[5] (7328:7328:7328) (7287:7287:7287))
        (PORT d[6] (5116:5116:5116) (5279:5279:5279))
        (PORT d[7] (3794:3794:3794) (3804:3804:3804))
        (PORT d[8] (2984:2984:2984) (3039:3039:3039))
        (PORT d[9] (2190:2190:2190) (2300:2300:2300))
        (PORT d[10] (4044:4044:4044) (4117:4117:4117))
        (PORT d[11] (4110:4110:4110) (4245:4245:4245))
        (PORT d[12] (4928:4928:4928) (5099:5099:5099))
        (PORT clk (2102:2102:2102) (2063:2063:2063))
        (PORT ena (5868:5868:5868) (5858:5858:5858))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3140:3140:3140) (3120:3120:3120))
        (PORT clk (2102:2102:2102) (2063:2063:2063))
        (PORT ena (5868:5868:5868) (5858:5858:5858))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4868:4868:4868) (4950:4950:4950))
        (PORT clk (2102:2102:2102) (2063:2063:2063))
        (PORT ena (5868:5868:5868) (5858:5858:5858))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1738:1738:1738) (1783:1783:1783))
        (PORT clk (2105:2105:2105) (2065:2065:2065))
        (PORT ena (5870:5870:5870) (5861:5861:5861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2065:2065:2065))
        (PORT d[0] (5870:5870:5870) (5861:5861:5861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1276:1276:1276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1277:1277:1277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (1688:1688:1688) (1753:1753:1753))
        (PORT datac (1957:1957:1957) (2040:2040:2040))
        (PORT datad (1397:1397:1397) (1361:1361:1361))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (215:215:215))
        (PORT datab (188:188:188) (211:211:211))
        (PORT datac (1943:1943:1943) (2004:2004:2004))
        (PORT datad (156:156:156) (175:175:175))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (947:947:947) (980:980:980))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT sload (1128:1128:1128) (1210:1210:1210))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1743:1743:1743))
        (PORT asdata (514:514:514) (570:570:570))
        (PORT ena (2315:2315:2315) (2297:2297:2297))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1142:1142:1142))
        (PORT datab (1125:1125:1125) (1140:1140:1140))
        (PORT datac (847:847:847) (890:890:890))
        (PORT datad (1373:1373:1373) (1420:1420:1420))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1646:1646:1646) (1642:1642:1642))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (1108:1108:1108) (1134:1134:1134))
        (PORT datac (1364:1364:1364) (1402:1402:1402))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1738:1738:1738))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[20\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (948:948:948))
        (PORT datac (1884:1884:1884) (1941:1941:1941))
        (PORT datad (197:197:197) (251:251:251))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (868:868:868))
        (PORT datad (215:215:215) (272:272:272))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[22\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (287:287:287))
        (PORT datac (1323:1323:1323) (1348:1348:1348))
        (PORT datad (767:767:767) (792:792:792))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[34\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (894:894:894))
        (PORT datac (1020:1020:1020) (1031:1031:1031))
        (PORT datad (879:879:879) (932:932:932))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|byteenable\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_byteenable\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (902:902:902))
        (PORT datad (816:816:816) (841:841:841))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (605:605:605) (601:601:601))
        (PORT d[1] (616:616:616) (619:619:619))
        (PORT d[2] (592:592:592) (590:590:590))
        (PORT d[3] (884:884:884) (887:887:887))
        (PORT d[4] (585:585:585) (587:587:587))
        (PORT d[5] (617:617:617) (619:619:619))
        (PORT d[6] (600:600:600) (604:604:604))
        (PORT d[7] (625:625:625) (630:630:630))
        (PORT d[9] (835:835:835) (836:836:836))
        (PORT d[10] (868:868:868) (872:872:872))
        (PORT d[11] (894:894:894) (896:896:896))
        (PORT d[12] (827:827:827) (821:821:821))
        (PORT d[13] (875:875:875) (876:876:876))
        (PORT d[14] (1051:1051:1051) (1029:1029:1029))
        (PORT d[15] (832:832:832) (816:816:816))
        (PORT d[16] (635:635:635) (631:631:631))
        (PORT clk (2089:2089:2089) (2057:2057:2057))
        (PORT ena (1498:1498:1498) (1431:1431:1431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (597:597:597) (606:606:606))
        (PORT d[1] (600:600:600) (601:601:601))
        (PORT d[2] (598:598:598) (600:600:600))
        (PORT d[3] (782:782:782) (773:773:773))
        (PORT d[4] (833:833:833) (828:828:828))
        (PORT d[5] (920:920:920) (932:932:932))
        (PORT d[6] (634:634:634) (642:642:642))
        (PORT d[7] (853:853:853) (867:867:867))
        (PORT clk (2086:2086:2086) (2055:2055:2055))
        (PORT ena (1496:1496:1496) (1428:1428:1428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1058:1058:1058) (977:977:977))
        (PORT clk (2086:2086:2086) (2055:2055:2055))
        (PORT ena (1496:1496:1496) (1428:1428:1428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (991:991:991) (1044:1044:1044))
        (PORT clk (2086:2086:2086) (2055:2055:2055))
        (PORT ena (1496:1496:1496) (1428:1428:1428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (601:601:601) (596:596:596))
        (PORT d[1] (333:333:333) (337:337:337))
        (PORT clk (2089:2089:2089) (2057:2057:2057))
        (PORT ena (1498:1498:1498) (1431:1431:1431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2057:2057:2057))
        (PORT d[0] (1498:1498:1498) (1431:1431:1431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1268:1268:1268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1269:1269:1269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (535:535:535))
        (PORT datab (1408:1408:1408) (1454:1454:1454))
        (PORT datac (824:824:824) (860:860:860))
        (PORT datad (1081:1081:1081) (1102:1102:1102))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1646:1646:1646) (1642:1642:1642))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1394:1394:1394) (1432:1432:1432))
        (PORT datad (1285:1285:1285) (1295:1295:1295))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1738:1738:1738))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[23\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (899:899:899))
        (PORT datac (1134:1134:1134) (1164:1164:1164))
        (PORT datad (591:591:591) (625:625:625))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (916:916:916))
        (PORT datab (1382:1382:1382) (1416:1416:1416))
        (PORT datac (576:576:576) (581:581:581))
        (PORT datad (1062:1062:1062) (1073:1073:1073))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1696:1696:1696) (1707:1707:1707))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (709:709:709))
        (PORT datad (221:221:221) (278:278:278))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[21\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (1374:1374:1374) (1404:1404:1404))
        (PORT datac (752:752:752) (767:767:767))
        (PORT datad (197:197:197) (250:250:250))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (804:804:804))
        (PORT datab (712:712:712) (766:766:766))
        (PORT datac (1099:1099:1099) (1113:1113:1113))
        (PORT datad (992:992:992) (975:975:975))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT asdata (1357:1357:1357) (1375:1375:1375))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[20\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (569:569:569) (713:713:713))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1681:1681:1681) (1680:1680:1680))
        (PORT d (537:537:537) (533:533:533))
        (PORT clrn (1952:1952:1952) (1936:1936:1936))
        (IOPATH (posedge clk) q (525:525:525) (475:475:475))
        (IOPATH (negedge clrn) q (629:629:629) (579:579:579))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (84:84:84))
      (HOLD d (posedge clk) (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[20\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (882:882:882))
        (PORT datab (1297:1297:1297) (1288:1288:1288))
        (PORT datac (594:594:594) (639:639:639))
        (PORT datad (1462:1462:1462) (1540:1540:1540))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[20\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (844:844:844))
        (PORT datac (801:801:801) (833:833:833))
        (PORT datad (156:156:156) (176:176:176))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[20\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1394:1394:1394) (1413:1413:1413))
        (PORT datab (364:364:364) (367:367:367))
        (PORT datac (1328:1328:1328) (1328:1328:1328))
        (PORT datad (795:795:795) (807:807:807))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1802:1802:1802))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1765:1765:1765))
        (PORT ena (1421:1421:1421) (1429:1429:1429))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1797:1797:1797))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1161:1161:1161) (1201:1201:1201))
        (PORT clrn (1847:1847:1847) (1758:1758:1758))
        (PORT sclr (975:975:975) (1006:1006:1006))
        (PORT sload (1809:1809:1809) (1859:1859:1859))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~81)
    (DELAY
      (ABSOLUTE
        (PORT datac (568:568:568) (592:592:592))
        (PORT datad (806:806:806) (840:840:840))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~82)
    (DELAY
      (ABSOLUTE
        (PORT datac (516:516:516) (531:531:531))
        (PORT datad (804:804:804) (838:838:838))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src1\[29\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1267:1267:1267))
        (PORT datab (379:379:379) (388:388:388))
        (PORT datac (870:870:870) (881:881:881))
        (PORT datad (274:274:274) (351:351:351))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1798:1798:1798))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1847:1847:1847) (1759:1759:1759))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~84)
    (DELAY
      (ABSOLUTE
        (PORT datab (600:600:600) (618:618:618))
        (PORT datac (1523:1523:1523) (1552:1552:1552))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src1\[27\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1255:1255:1255))
        (PORT datab (372:372:372) (377:377:377))
        (PORT datac (879:879:879) (891:891:891))
        (PORT datad (270:270:270) (346:346:346))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1798:1798:1798))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1847:1847:1847) (1759:1759:1759))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[25\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (403:403:403))
        (PORT datab (968:968:968) (1033:1033:1033))
        (PORT datad (743:743:743) (802:802:802))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1797:1797:1797))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1703:1703:1703) (1733:1733:1733))
        (PORT clrn (1847:1847:1847) (1758:1758:1758))
        (PORT sclr (975:975:975) (1006:1006:1006))
        (PORT sload (1809:1809:1809) (1859:1859:1859))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (580:580:580))
        (PORT datac (1525:1525:1525) (1554:1554:1554))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[25\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (910:910:910))
        (PORT datab (1127:1127:1127) (1142:1142:1142))
        (PORT datad (624:624:624) (644:644:644))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (525:525:525) (510:510:510))
        (PORT datac (1059:1059:1059) (1086:1086:1086))
        (PORT datad (842:842:842) (879:879:879))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_br_uncond)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1799:1799:1799))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1847:1847:1847) (1761:1761:1761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_compare_op\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1798:1798:1798))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1847:1847:1847) (1760:1760:1760))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (504:504:504))
        (PORT datab (501:501:501) (486:486:486))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~98)
    (DELAY
      (ABSOLUTE
        (PORT datad (803:803:803) (837:837:837))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_logic_op_raw\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (662:662:662))
        (PORT datab (230:230:230) (261:261:261))
        (PORT datac (849:849:849) (892:892:892))
        (PORT datad (1252:1252:1252) (1257:1257:1257))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_compare_op\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1798:1798:1798))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1847:1847:1847) (1760:1760:1760))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[18\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (861:861:861))
        (PORT datab (982:982:982) (1048:1048:1048))
        (PORT datad (524:524:524) (519:519:519))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1109:1109:1109))
        (PORT datad (1326:1326:1326) (1366:1366:1366))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[33\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1067:1067:1067) (1094:1094:1094))
        (PORT datac (638:638:638) (694:694:694))
        (PORT datad (1451:1451:1451) (1482:1482:1482))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2676:2676:2676) (2783:2783:2783))
        (PORT clk (2128:2128:2128) (2083:2083:2083))
        (PORT ena (6126:6126:6126) (6070:6070:6070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3823:3823:3823) (3948:3948:3948))
        (PORT d[1] (4957:4957:4957) (5002:5002:5002))
        (PORT d[2] (4419:4419:4419) (4386:4386:4386))
        (PORT d[3] (2913:2913:2913) (2962:2962:2962))
        (PORT d[4] (2900:2900:2900) (2998:2998:2998))
        (PORT d[5] (3720:3720:3720) (3686:3686:3686))
        (PORT d[6] (5722:5722:5722) (5888:5888:5888))
        (PORT d[7] (5240:5240:5240) (5312:5312:5312))
        (PORT d[8] (4804:4804:4804) (4879:4879:4879))
        (PORT d[9] (2897:2897:2897) (3000:3000:3000))
        (PORT d[10] (6031:6031:6031) (6009:6009:6009))
        (PORT d[11] (4138:4138:4138) (4247:4247:4247))
        (PORT d[12] (4427:4427:4427) (4602:4602:4602))
        (PORT clk (2125:2125:2125) (2081:2081:2081))
        (PORT ena (6124:6124:6124) (6067:6067:6067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2792:2792:2792) (2756:2756:2756))
        (PORT clk (2125:2125:2125) (2081:2081:2081))
        (PORT ena (6124:6124:6124) (6067:6067:6067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2772:2772:2772) (2777:2777:2777))
        (PORT clk (2125:2125:2125) (2081:2081:2081))
        (PORT ena (6124:6124:6124) (6067:6067:6067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3325:3325:3325) (3349:3349:3349))
        (PORT clk (2128:2128:2128) (2083:2083:2083))
        (PORT ena (6126:6126:6126) (6070:6070:6070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2083:2083:2083))
        (PORT d[0] (6126:6126:6126) (6070:6070:6070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1294:1294:1294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2456:2456:2456) (2517:2517:2517))
        (PORT datab (1478:1478:1478) (1526:1526:1526))
        (PORT datac (2938:2938:2938) (2995:2995:2995))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (682:682:682))
        (PORT datad (573:573:573) (607:607:607))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[15\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1442:1442:1442))
        (PORT datab (804:804:804) (786:786:786))
        (PORT datac (1065:1065:1065) (1066:1066:1066))
        (PORT datad (602:602:602) (649:649:649))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1811:1811:1811) (1727:1727:1727))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (642:642:642))
        (PORT datad (504:504:504) (521:521:521))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1539:1539:1539) (1523:1523:1523))
        (PORT d[1] (1383:1383:1383) (1392:1392:1392))
        (PORT d[2] (1926:1926:1926) (1975:1975:1975))
        (PORT d[3] (1660:1660:1660) (1677:1677:1677))
        (PORT clk (2086:2086:2086) (2046:2046:2046))
        (PORT ena (4013:4013:4013) (4038:4038:4038))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1532:1532:1532) (1520:1520:1520))
        (PORT d[1] (5923:5923:5923) (6049:6049:6049))
        (PORT d[2] (3710:3710:3710) (3892:3892:3892))
        (PORT d[3] (5081:5081:5081) (5235:5235:5235))
        (PORT d[4] (3992:3992:3992) (4182:4182:4182))
        (PORT d[5] (3669:3669:3669) (3789:3789:3789))
        (PORT d[6] (1887:1887:1887) (1885:1885:1885))
        (PORT d[7] (2695:2695:2695) (2721:2721:2721))
        (PORT d[8] (5304:5304:5304) (5452:5452:5452))
        (PORT d[9] (3440:3440:3440) (3539:3539:3539))
        (PORT d[10] (4287:4287:4287) (4319:4319:4319))
        (PORT clk (2083:2083:2083) (2044:2044:2044))
        (PORT ena (4011:4011:4011) (4035:4035:4035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3407:3407:3407) (3298:3298:3298))
        (PORT clk (2083:2083:2083) (2044:2044:2044))
        (PORT ena (4011:4011:4011) (4035:4035:4035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2936:2936:2936) (2898:2898:2898))
        (PORT clk (2083:2083:2083) (2044:2044:2044))
        (PORT ena (4011:4011:4011) (4035:4035:4035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3024:3024:3024) (3010:3010:3010))
        (PORT clk (2086:2086:2086) (2046:2046:2046))
        (PORT ena (4013:4013:4013) (4038:4038:4038))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2046:2046:2046))
        (PORT d[0] (4013:4013:4013) (4038:4038:4038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2047:2047:2047))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2047:2047:2047))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2047:2047:2047))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2047:2047:2047))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1257:1257:1257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1258:1258:1258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2558:2558:2558) (2635:2635:2635))
        (PORT clk (2125:2125:2125) (2087:2087:2087))
        (PORT ena (3617:3617:3617) (3551:3551:3551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4151:4151:4151) (4299:4299:4299))
        (PORT d[1] (5983:5983:5983) (6120:6120:6120))
        (PORT d[2] (2849:2849:2849) (3001:3001:3001))
        (PORT d[3] (4625:4625:4625) (4794:4794:4794))
        (PORT d[4] (2651:2651:2651) (2756:2756:2756))
        (PORT d[5] (2368:2368:2368) (2396:2396:2396))
        (PORT d[6] (4346:4346:4346) (4421:4421:4421))
        (PORT d[7] (5062:5062:5062) (5143:5143:5143))
        (PORT d[8] (4403:4403:4403) (4515:4515:4515))
        (PORT d[9] (2885:2885:2885) (2986:2986:2986))
        (PORT d[10] (5260:5260:5260) (5380:5380:5380))
        (PORT d[11] (5230:5230:5230) (5251:5251:5251))
        (PORT d[12] (4176:4176:4176) (4364:4364:4364))
        (PORT clk (2122:2122:2122) (2085:2085:2085))
        (PORT ena (3615:3615:3615) (3548:3548:3548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4716:4716:4716) (4591:4591:4591))
        (PORT clk (2122:2122:2122) (2085:2085:2085))
        (PORT ena (3615:3615:3615) (3548:3548:3548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4037:4037:4037) (4034:4034:4034))
        (PORT clk (2122:2122:2122) (2085:2085:2085))
        (PORT ena (3615:3615:3615) (3548:3548:3548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1726:1726:1726) (1766:1766:1766))
        (PORT clk (2125:2125:2125) (2087:2087:2087))
        (PORT ena (3617:3617:3617) (3551:3551:3551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2087:2087:2087))
        (PORT d[0] (3617:3617:3617) (3551:3551:3551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1299:1299:1299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2459:2459:2459) (2521:2521:2521))
        (PORT datab (790:790:790) (773:773:773))
        (PORT datac (2939:2939:2939) (2997:2997:2997))
        (PORT datad (1352:1352:1352) (1383:1383:1383))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2829:2829:2829) (2909:2909:2909))
        (PORT clk (2111:2111:2111) (2073:2073:2073))
        (PORT ena (4029:4029:4029) (3955:3955:3955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3483:3483:3483) (3597:3597:3597))
        (PORT d[1] (5234:5234:5234) (5359:5359:5359))
        (PORT d[2] (2884:2884:2884) (3049:3049:3049))
        (PORT d[3] (4100:4100:4100) (4264:4264:4264))
        (PORT d[4] (2482:2482:2482) (2614:2614:2614))
        (PORT d[5] (2675:2675:2675) (2711:2711:2711))
        (PORT d[6] (3566:3566:3566) (3629:3629:3629))
        (PORT d[7] (4755:4755:4755) (4828:4828:4828))
        (PORT d[8] (3636:3636:3636) (3739:3739:3739))
        (PORT d[9] (2157:2157:2157) (2250:2250:2250))
        (PORT d[10] (5050:5050:5050) (5181:5181:5181))
        (PORT d[11] (4720:4720:4720) (4747:4747:4747))
        (PORT d[12] (3917:3917:3917) (4099:4099:4099))
        (PORT clk (2108:2108:2108) (2071:2071:2071))
        (PORT ena (4027:4027:4027) (3952:3952:3952))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4611:4611:4611) (4569:4569:4569))
        (PORT clk (2108:2108:2108) (2071:2071:2071))
        (PORT ena (4027:4027:4027) (3952:3952:3952))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3226:3226:3226) (3222:3222:3222))
        (PORT clk (2108:2108:2108) (2071:2071:2071))
        (PORT ena (4027:4027:4027) (3952:3952:3952))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2054:2054:2054) (2117:2117:2117))
        (PORT clk (2111:2111:2111) (2073:2073:2073))
        (PORT ena (4029:4029:4029) (3955:3955:3955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2073:2073:2073))
        (PORT d[0] (4029:4029:4029) (3955:3955:3955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1830:1830:1830) (1831:1831:1831))
        (PORT clk (2134:2134:2134) (2091:2091:2091))
        (PORT ena (3189:3189:3189) (3199:3199:3199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2815:2815:2815) (2875:2875:2875))
        (PORT d[1] (6688:6688:6688) (6813:6813:6813))
        (PORT d[2] (2398:2398:2398) (2485:2485:2485))
        (PORT d[3] (4861:4861:4861) (5031:5031:5031))
        (PORT d[4] (4701:4701:4701) (4875:4875:4875))
        (PORT d[5] (3916:3916:3916) (4028:4028:4028))
        (PORT d[6] (4411:4411:4411) (4463:4463:4463))
        (PORT d[7] (3548:3548:3548) (3610:3610:3610))
        (PORT d[8] (2633:2633:2633) (2660:2660:2660))
        (PORT d[9] (3507:3507:3507) (3607:3607:3607))
        (PORT d[10] (3253:3253:3253) (3285:3285:3285))
        (PORT d[11] (2349:2349:2349) (2357:2357:2357))
        (PORT d[12] (3139:3139:3139) (3244:3244:3244))
        (PORT clk (2131:2131:2131) (2089:2089:2089))
        (PORT ena (3187:3187:3187) (3196:3196:3196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2466:2466:2466) (2401:2401:2401))
        (PORT clk (2131:2131:2131) (2089:2089:2089))
        (PORT ena (3187:3187:3187) (3196:3196:3196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2684:2684:2684) (2673:2673:2673))
        (PORT clk (2131:2131:2131) (2089:2089:2089))
        (PORT ena (3187:3187:3187) (3196:3196:3196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2557:2557:2557) (2565:2565:2565))
        (PORT clk (2134:2134:2134) (2091:2091:2091))
        (PORT ena (3189:3189:3189) (3199:3199:3199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2091:2091:2091))
        (PORT d[0] (3189:3189:3189) (3199:3199:3199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2050:2050:2050) (2031:2031:2031))
        (PORT clk (2070:2070:2070) (2033:2033:2033))
        (PORT ena (4938:4938:4938) (4820:4820:4820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2089:2089:2089) (2087:2087:2087))
        (PORT d[1] (5421:5421:5421) (5533:5533:5533))
        (PORT d[2] (2565:2565:2565) (2716:2716:2716))
        (PORT d[3] (4256:4256:4256) (4393:4393:4393))
        (PORT d[4] (4598:4598:4598) (4808:4808:4808))
        (PORT d[5] (3422:3422:3422) (3536:3536:3536))
        (PORT d[6] (4058:4058:4058) (4116:4116:4116))
        (PORT d[7] (2354:2354:2354) (2373:2373:2373))
        (PORT d[8] (4774:4774:4774) (4919:4919:4919))
        (PORT d[9] (2859:2859:2859) (2948:2948:2948))
        (PORT d[10] (3747:3747:3747) (3774:3774:3774))
        (PORT d[11] (3867:3867:3867) (3850:3850:3850))
        (PORT d[12] (3778:3778:3778) (3941:3941:3941))
        (PORT clk (2067:2067:2067) (2031:2031:2031))
        (PORT ena (4936:4936:4936) (4817:4817:4817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2513:2513:2513) (2430:2430:2430))
        (PORT clk (2067:2067:2067) (2031:2031:2031))
        (PORT ena (4936:4936:4936) (4817:4817:4817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3499:3499:3499) (3477:3477:3477))
        (PORT clk (2067:2067:2067) (2031:2031:2031))
        (PORT ena (4936:4936:4936) (4817:4817:4817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2535:2535:2535) (2517:2517:2517))
        (PORT clk (2070:2070:2070) (2033:2033:2033))
        (PORT ena (4938:4938:4938) (4820:4820:4820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2033:2033:2033))
        (PORT d[0] (4938:4938:4938) (4820:4820:4820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2034:2034:2034))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2034:2034:2034))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2034:2034:2034))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2034:2034:2034))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1244:1244:1244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1245:1245:1245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2461:2461:2461) (2523:2523:2523))
        (PORT datab (2975:2975:2975) (3028:3028:3028))
        (PORT datac (1227:1227:1227) (1201:1201:1201))
        (PORT datad (614:614:614) (632:632:632))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2677:2677:2677) (2783:2783:2783))
        (PORT clk (2119:2119:2119) (2076:2076:2076))
        (PORT ena (7146:7146:7146) (7072:7072:7072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3800:3800:3800) (3915:3915:3915))
        (PORT d[1] (5067:5067:5067) (5148:5148:5148))
        (PORT d[2] (2189:2189:2189) (2304:2304:2304))
        (PORT d[3] (3882:3882:3882) (3989:3989:3989))
        (PORT d[4] (2367:2367:2367) (2455:2455:2455))
        (PORT d[5] (6015:6015:6015) (5988:5988:5988))
        (PORT d[6] (5187:5187:5187) (5355:5355:5355))
        (PORT d[7] (5788:5788:5788) (5865:5865:5865))
        (PORT d[8] (3818:3818:3818) (3901:3901:3901))
        (PORT d[9] (2902:2902:2902) (3006:3006:3006))
        (PORT d[10] (5115:5115:5115) (5117:5117:5117))
        (PORT d[11] (4526:4526:4526) (4646:4646:4646))
        (PORT d[12] (4919:4919:4919) (5091:5091:5091))
        (PORT clk (2116:2116:2116) (2074:2074:2074))
        (PORT ena (7144:7144:7144) (7069:7069:7069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4417:4417:4417) (4432:4432:4432))
        (PORT clk (2116:2116:2116) (2074:2074:2074))
        (PORT ena (7144:7144:7144) (7069:7069:7069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4829:4829:4829) (4904:4904:4904))
        (PORT clk (2116:2116:2116) (2074:2074:2074))
        (PORT ena (7144:7144:7144) (7069:7069:7069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3436:3436:3436) (3482:3482:3482))
        (PORT clk (2119:2119:2119) (2076:2076:2076))
        (PORT ena (7146:7146:7146) (7072:7072:7072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2076:2076:2076))
        (PORT d[0] (7146:7146:7146) (7072:7072:7072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1287:1287:1287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1288:1288:1288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2460:2460:2460) (2522:2522:2522))
        (PORT datab (1577:1577:1577) (1601:1601:1601))
        (PORT datac (159:159:159) (181:181:181))
        (PORT datad (2225:2225:2225) (2136:2136:2136))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (214:214:214))
        (PORT datab (188:188:188) (210:210:210))
        (PORT datac (2911:2911:2911) (2946:2946:2946))
        (PORT datad (158:158:158) (177:177:177))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1276:1276:1276))
        (PORT datab (1363:1363:1363) (1379:1379:1379))
        (PORT datac (1246:1246:1246) (1226:1226:1226))
        (PORT datad (572:572:572) (575:575:575))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1759:1759:1759))
        (PORT asdata (1550:1550:1550) (1553:1553:1553))
        (PORT clrn (1805:1805:1805) (1721:1721:1721))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (579:579:579) (723:723:723))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1681:1681:1681) (1680:1680:1680))
        (PORT d (537:537:537) (533:533:533))
        (PORT clrn (1952:1952:1952) (1936:1936:1936))
        (IOPATH (posedge clk) q (525:525:525) (475:475:475))
        (IOPATH (negedge clrn) q (629:629:629) (579:579:579))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (84:84:84))
      (HOLD d (posedge clk) (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[8\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (652:652:652))
        (PORT datab (1480:1480:1480) (1568:1568:1568))
        (PORT datac (995:995:995) (974:974:974))
        (PORT datad (793:793:793) (845:845:845))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|ien_AF\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1371:1371:1371))
        (PORT datab (582:582:582) (585:585:585))
        (PORT datac (1722:1722:1722) (1734:1734:1734))
        (PORT datad (579:579:579) (585:585:585))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|ien_AF)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1765:1765:1765))
        (PORT ena (1371:1371:1371) (1369:1369:1369))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (452:452:452))
        (PORT datab (269:269:269) (331:331:331))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (252:252:252) (314:314:314))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (320:320:320))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (332:332:332))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (318:318:318))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (188:188:188) (210:210:210))
        (PORT datad (158:158:158) (176:176:176))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (669:669:669) (718:718:718))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (218:218:218))
        (PORT datab (189:189:189) (211:211:211))
        (PORT datac (162:162:162) (183:183:183))
        (PORT datad (225:225:225) (284:284:284))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (215:215:215))
        (PORT datab (188:188:188) (210:210:210))
        (PORT datac (161:161:161) (182:182:182))
        (PORT datad (156:156:156) (175:175:175))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|fifo_AF)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|jupdate\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1688:1688:1688) (1730:1730:1730))
        (PORT datab (247:247:247) (306:306:306))
        (PORT datac (1694:1694:1694) (1766:1766:1766))
        (PORT datad (329:329:329) (328:328:328))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|jupdate\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|jupdate)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1786:1786:1786))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2679:2679:2679) (2754:2754:2754))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|jupdate1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT asdata (1181:1181:1181) (1217:1217:1217))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|jupdate2\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (202:202:202) (260:260:260))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|jupdate2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (304:304:304))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|t_pause\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (661:661:661))
        (PORT datab (257:257:257) (320:320:320))
        (PORT datac (610:610:610) (643:643:643))
        (PORT datad (475:475:475) (454:454:454))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|t_pause\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (703:703:703))
        (PORT datab (238:238:238) (299:299:299))
        (PORT datac (203:203:203) (261:261:261))
        (PORT datad (161:161:161) (181:181:181))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|t_pause\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|pause_irq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1265:1265:1265) (1322:1322:1322))
        (PORT datab (779:779:779) (792:792:792))
        (PORT datad (1012:1012:1012) (1030:1030:1030))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|pause_irq)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1765:1765:1765))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_readdata\[8\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (303:303:303))
        (PORT datac (841:841:841) (879:879:879))
        (PORT datad (197:197:197) (251:251:251))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1765:1765:1765))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (916:916:916))
        (PORT datab (902:902:902) (937:937:937))
        (PORT datac (807:807:807) (830:830:830))
        (PORT datad (856:856:856) (890:890:890))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[8\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1058:1058:1058))
        (PORT datab (187:187:187) (210:210:210))
        (PORT datac (1066:1066:1066) (1078:1078:1078))
        (PORT datad (158:158:158) (177:177:177))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[8\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (995:995:995))
        (PORT datac (224:224:224) (266:266:266))
        (PORT datad (194:194:194) (213:213:213))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1802:1802:1802))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1765:1765:1765))
        (PORT ena (1421:1421:1421) (1429:1429:1429))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1797:1797:1797))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1171:1171:1171) (1206:1206:1206))
        (PORT clrn (1847:1847:1847) (1758:1758:1758))
        (PORT sclr (975:975:975) (1006:1006:1006))
        (PORT sload (1809:1809:1809) (1859:1859:1859))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[18\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (689:689:689))
        (PORT datab (893:893:893) (941:941:941))
        (PORT datad (323:323:323) (330:330:330))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[16\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (442:442:442))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1795:1795:1795))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1514:1514:1514) (1489:1489:1489))
        (PORT clrn (1845:1845:1845) (1756:1756:1756))
        (PORT sload (1360:1360:1360) (1398:1398:1398))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[18\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (842:842:842))
        (PORT datab (899:899:899) (941:941:941))
        (PORT datac (840:840:840) (876:876:876))
        (PORT datad (770:770:770) (791:791:791))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[16\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (942:942:942))
        (PORT datab (904:904:904) (918:918:918))
        (PORT datad (823:823:823) (838:838:838))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[15\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (969:969:969))
        (PORT datab (1382:1382:1382) (1424:1424:1424))
        (PORT datac (604:604:604) (622:622:622))
        (PORT datad (1071:1071:1071) (1071:1071:1071))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1796:1796:1796))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1846:1846:1846) (1757:1757:1757))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (833:833:833))
        (PORT datac (1241:1241:1241) (1256:1256:1256))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[14\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1096:1096:1096))
        (PORT datab (879:879:879) (888:888:888))
        (PORT datac (1081:1081:1081) (1115:1115:1115))
        (PORT datad (583:583:583) (622:622:622))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1801:1801:1801))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1849:1849:1849) (1764:1764:1764))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~31)
    (DELAY
      (ABSOLUTE
        (PORT datac (1244:1244:1244) (1259:1259:1259))
        (PORT datad (896:896:896) (948:948:948))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[19\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (881:881:881))
        (PORT datab (227:227:227) (286:286:286))
        (PORT datac (1268:1268:1268) (1262:1262:1262))
        (PORT datad (1657:1657:1657) (1764:1764:1764))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (929:929:929) (962:962:962))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT sload (1128:1128:1128) (1210:1210:1210))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[19\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (370:370:370))
        (PORT datab (1088:1088:1088) (1100:1100:1100))
        (PORT datad (799:799:799) (815:815:815))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2924:2924:2924) (2944:2944:2944))
        (PORT clk (2092:2092:2092) (2053:2053:2053))
        (PORT ena (4448:4448:4448) (4375:4375:4375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3880:3880:3880) (4021:4021:4021))
        (PORT d[1] (5759:5759:5759) (5877:5877:5877))
        (PORT d[2] (3518:3518:3518) (3722:3722:3722))
        (PORT d[3] (4404:4404:4404) (4571:4571:4571))
        (PORT d[4] (3086:3086:3086) (3225:3225:3225))
        (PORT d[5] (4342:4342:4342) (4438:4438:4438))
        (PORT d[6] (3609:3609:3609) (3674:3674:3674))
        (PORT d[7] (5371:5371:5371) (5462:5462:5462))
        (PORT d[8] (4105:4105:4105) (4190:4190:4190))
        (PORT d[9] (2448:2448:2448) (2554:2554:2554))
        (PORT d[10] (5673:5673:5673) (5838:5838:5838))
        (PORT d[11] (4427:4427:4427) (4446:4446:4446))
        (PORT d[12] (4950:4950:4950) (5155:5155:5155))
        (PORT clk (2089:2089:2089) (2051:2051:2051))
        (PORT ena (4446:4446:4446) (4372:4372:4372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4155:4155:4155) (4046:4046:4046))
        (PORT clk (2089:2089:2089) (2051:2051:2051))
        (PORT ena (4446:4446:4446) (4372:4372:4372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3324:3324:3324) (3335:3335:3335))
        (PORT clk (2089:2089:2089) (2051:2051:2051))
        (PORT ena (4446:4446:4446) (4372:4372:4372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2015:2015:2015) (2070:2070:2070))
        (PORT clk (2092:2092:2092) (2053:2053:2053))
        (PORT ena (4448:4448:4448) (4375:4375:4375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2053:2053:2053))
        (PORT d[0] (4448:4448:4448) (4375:4375:4375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2054:2054:2054))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2054:2054:2054))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2054:2054:2054))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2054:2054:2054))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1265:1265:1265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2459:2459:2459) (2525:2525:2525))
        (PORT datab (2152:2152:2152) (2192:2192:2192))
        (PORT datac (580:580:580) (596:596:596))
        (PORT datad (1447:1447:1447) (1423:1423:1423))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3136:3136:3136) (3152:3152:3152))
        (PORT clk (2095:2095:2095) (2056:2056:2056))
        (PORT ena (4738:4738:4738) (4658:4658:4658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4363:4363:4363) (4500:4500:4500))
        (PORT d[1] (5756:5756:5756) (5886:5886:5886))
        (PORT d[2] (3805:3805:3805) (4014:4014:4014))
        (PORT d[3] (4404:4404:4404) (4572:4572:4572))
        (PORT d[4] (2866:2866:2866) (3020:3020:3020))
        (PORT d[5] (4086:4086:4086) (4175:4175:4175))
        (PORT d[6] (3609:3609:3609) (3680:3680:3680))
        (PORT d[7] (5354:5354:5354) (5445:5445:5445))
        (PORT d[8] (4369:4369:4369) (4459:4459:4459))
        (PORT d[9] (2501:2501:2501) (2610:2610:2610))
        (PORT d[10] (5659:5659:5659) (5823:5823:5823))
        (PORT d[11] (4379:4379:4379) (4389:4389:4389))
        (PORT d[12] (5225:5225:5225) (5433:5433:5433))
        (PORT clk (2092:2092:2092) (2054:2054:2054))
        (PORT ena (4736:4736:4736) (4655:4655:4655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4732:4732:4732) (4796:4796:4796))
        (PORT clk (2092:2092:2092) (2054:2054:2054))
        (PORT ena (4736:4736:4736) (4655:4655:4655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3049:3049:3049) (3054:3054:3054))
        (PORT clk (2092:2092:2092) (2054:2054:2054))
        (PORT ena (4736:4736:4736) (4655:4655:4655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2058:2058:2058) (2114:2114:2114))
        (PORT clk (2095:2095:2095) (2056:2056:2056))
        (PORT ena (4738:4738:4738) (4658:4658:4658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2056:2056:2056))
        (PORT d[0] (4738:4738:4738) (4658:4658:4658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1267:1267:1267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1268:1268:1268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2460:2460:2460) (2527:2527:2527))
        (PORT datab (2149:2149:2149) (2189:2189:2189))
        (PORT datad (1403:1403:1403) (1370:1370:1370))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2137:2137:2137) (2147:2147:2147))
        (PORT clk (2062:2062:2062) (2026:2026:2026))
        (PORT ena (4645:4645:4645) (4523:4523:4523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3518:3518:3518) (3625:3625:3625))
        (PORT d[1] (5187:5187:5187) (5303:5303:5303))
        (PORT d[2] (2839:2839:2839) (2994:2994:2994))
        (PORT d[3] (4202:4202:4202) (4338:4338:4338))
        (PORT d[4] (4300:4300:4300) (4497:4497:4497))
        (PORT d[5] (3394:3394:3394) (3506:3506:3506))
        (PORT d[6] (4075:4075:4075) (4137:4137:4137))
        (PORT d[7] (4763:4763:4763) (4831:4831:4831))
        (PORT d[8] (4479:4479:4479) (4616:4616:4616))
        (PORT d[9] (2381:2381:2381) (2471:2471:2471))
        (PORT d[10] (3701:3701:3701) (3722:3722:3722))
        (PORT d[11] (3834:3834:3834) (3815:3815:3815))
        (PORT d[12] (3757:3757:3757) (3916:3916:3916))
        (PORT clk (2059:2059:2059) (2024:2024:2024))
        (PORT ena (4643:4643:4643) (4520:4520:4520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3881:3881:3881) (3921:3921:3921))
        (PORT clk (2059:2059:2059) (2024:2024:2024))
        (PORT ena (4643:4643:4643) (4520:4520:4520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3196:3196:3196) (3179:3179:3179))
        (PORT clk (2059:2059:2059) (2024:2024:2024))
        (PORT ena (4643:4643:4643) (4520:4520:4520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2545:2545:2545))
        (PORT clk (2062:2062:2062) (2026:2026:2026))
        (PORT ena (4645:4645:4645) (4523:4523:4523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2026:2026:2026))
        (PORT d[0] (4645:4645:4645) (4523:4523:4523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2027:2027:2027))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2027:2027:2027))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2027:2027:2027))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2027:2027:2027))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1237:1237:1237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1238:1238:1238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1238:1238:1238))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1238:1238:1238))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1323:1323:1323) (1323:1323:1323))
        (PORT clk (2087:2087:2087) (2047:2047:2047))
        (PORT ena (3040:3040:3040) (3063:3063:3063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1523:1523:1523) (1509:1509:1509))
        (PORT d[1] (5936:5936:5936) (6063:6063:6063))
        (PORT d[2] (3685:3685:3685) (3858:3858:3858))
        (PORT d[3] (4856:4856:4856) (5014:5014:5014))
        (PORT d[4] (4237:4237:4237) (4430:4430:4430))
        (PORT d[5] (3670:3670:3670) (3790:3790:3790))
        (PORT d[6] (2149:2149:2149) (2154:2154:2154))
        (PORT d[7] (2717:2717:2717) (2748:2748:2748))
        (PORT d[8] (5285:5285:5285) (5433:5433:5433))
        (PORT d[9] (3239:3239:3239) (3345:3345:3345))
        (PORT d[10] (4284:4284:4284) (4316:4316:4316))
        (PORT d[11] (2626:2626:2626) (2614:2614:2614))
        (PORT d[12] (4634:4634:4634) (4805:4805:4805))
        (PORT clk (2084:2084:2084) (2045:2045:2045))
        (PORT ena (3038:3038:3038) (3060:3060:3060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1965:1965:1965) (1888:1888:1888))
        (PORT clk (2084:2084:2084) (2045:2045:2045))
        (PORT ena (3038:3038:3038) (3060:3060:3060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2899:2899:2899) (2864:2864:2864))
        (PORT clk (2084:2084:2084) (2045:2045:2045))
        (PORT ena (3038:3038:3038) (3060:3060:3060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3621:3621:3621) (3700:3700:3700))
        (PORT clk (2087:2087:2087) (2047:2047:2047))
        (PORT ena (3040:3040:3040) (3063:3063:3063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2047:2047:2047))
        (PORT d[0] (3040:3040:3040) (3063:3063:3063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2048:2048:2048))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2048:2048:2048))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2048:2048:2048))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2048:2048:2048))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1258:1258:1258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1259:1259:1259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1259:1259:1259))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1259:1259:1259))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3188:3188:3188) (3205:3205:3205))
        (PORT clk (2100:2100:2100) (2060:2060:2060))
        (PORT ena (4787:4787:4787) (4709:4709:4709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3884:3884:3884) (4027:4027:4027))
        (PORT d[1] (5736:5736:5736) (5858:5858:5858))
        (PORT d[2] (3833:3833:3833) (4044:4044:4044))
        (PORT d[3] (4659:4659:4659) (4839:4839:4839))
        (PORT d[4] (3149:3149:3149) (3315:3315:3315))
        (PORT d[5] (4117:4117:4117) (4209:4209:4209))
        (PORT d[6] (3856:3856:3856) (3925:3925:3925))
        (PORT d[7] (5590:5590:5590) (5684:5684:5684))
        (PORT d[8] (4403:4403:4403) (4491:4491:4491))
        (PORT d[9] (2477:2477:2477) (2585:2585:2585))
        (PORT d[10] (5681:5681:5681) (5846:5846:5846))
        (PORT d[11] (4950:4950:4950) (4969:4969:4969))
        (PORT d[12] (5231:5231:5231) (5440:5440:5440))
        (PORT clk (2097:2097:2097) (2058:2058:2058))
        (PORT ena (4785:4785:4785) (4706:4706:4706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2915:2915:2915) (2879:2879:2879))
        (PORT clk (2097:2097:2097) (2058:2058:2058))
        (PORT ena (4785:4785:4785) (4706:4706:4706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3562:3562:3562) (3585:3585:3585))
        (PORT clk (2097:2097:2097) (2058:2058:2058))
        (PORT ena (4785:4785:4785) (4706:4706:4706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2003:2003:2003) (2055:2055:2055))
        (PORT clk (2100:2100:2100) (2060:2060:2060))
        (PORT ena (4787:4787:4787) (4709:4709:4709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2060:2060:2060))
        (PORT d[0] (4787:4787:4787) (4709:4709:4709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2061:2061:2061))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2061:2061:2061))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2061:2061:2061))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2061:2061:2061))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1271:1271:1271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1272:1272:1272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3180:3180:3180) (3189:3189:3189))
        (PORT clk (2104:2104:2104) (2063:2063:2063))
        (PORT ena (4746:4746:4746) (4665:4665:4665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3885:3885:3885) (4028:4028:4028))
        (PORT d[1] (5826:5826:5826) (5973:5973:5973))
        (PORT d[2] (3813:3813:3813) (4023:4023:4023))
        (PORT d[3] (4661:4661:4661) (4832:4832:4832))
        (PORT d[4] (3419:3419:3419) (3579:3579:3579))
        (PORT d[5] (4093:4093:4093) (4183:4183:4183))
        (PORT d[6] (3907:3907:3907) (3993:3993:3993))
        (PORT d[7] (5622:5622:5622) (5717:5717:5717))
        (PORT d[8] (3010:3010:3010) (3073:3073:3073))
        (PORT d[9] (2452:2452:2452) (2555:2555:2555))
        (PORT d[10] (5666:5666:5666) (5827:5827:5827))
        (PORT d[11] (4984:4984:4984) (5006:5006:5006))
        (PORT d[12] (5232:5232:5232) (5441:5441:5441))
        (PORT clk (2101:2101:2101) (2061:2061:2061))
        (PORT ena (4744:4744:4744) (4662:4662:4662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3902:3902:3902) (3909:3909:3909))
        (PORT clk (2101:2101:2101) (2061:2061:2061))
        (PORT ena (4744:4744:4744) (4662:4662:4662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3607:3607:3607) (3626:3626:3626))
        (PORT clk (2101:2101:2101) (2061:2061:2061))
        (PORT ena (4744:4744:4744) (4662:4662:4662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1764:1764:1764) (1821:1821:1821))
        (PORT clk (2104:2104:2104) (2063:2063:2063))
        (PORT ena (4746:4746:4746) (4665:4665:4665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2063:2063:2063))
        (PORT d[0] (4746:4746:4746) (4665:4665:4665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2064:2064:2064))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2064:2064:2064))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2064:2064:2064))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2064:2064:2064))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1274:1274:1274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1275:1275:1275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2459:2459:2459) (2526:2526:2526))
        (PORT datab (1593:1593:1593) (1598:1598:1598))
        (PORT datac (2119:2119:2119) (2159:2159:2159))
        (PORT datad (1156:1156:1156) (1120:1120:1120))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (640:640:640))
        (PORT datab (1078:1078:1078) (1096:1096:1096))
        (PORT datac (2419:2419:2419) (2488:2488:2488))
        (PORT datad (157:157:157) (175:175:175))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2717:2717:2717) (2748:2748:2748))
        (PORT datab (188:188:188) (211:211:211))
        (PORT datac (160:160:160) (181:181:181))
        (PORT datad (156:156:156) (175:175:175))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[19\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (813:813:813))
        (PORT datab (378:378:378) (388:388:388))
        (PORT datac (812:812:812) (829:829:829))
        (PORT datad (1534:1534:1534) (1540:1540:1540))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1852:1852:1852) (1766:1766:1766))
        (PORT ena (1718:1718:1718) (1749:1749:1749))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[13\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (955:955:955))
        (PORT datab (821:821:821) (817:817:817))
        (PORT datac (1069:1069:1069) (1062:1062:1062))
        (PORT datad (600:600:600) (638:638:638))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT asdata (846:846:846) (840:840:840))
        (PORT clrn (1811:1811:1811) (1727:1727:1727))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1283:1283:1283) (1295:1295:1295))
        (PORT datad (1269:1269:1269) (1286:1286:1286))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (668:668:668))
        (PORT datac (1242:1242:1242) (1257:1257:1257))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[11\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (636:636:636))
        (PORT datab (1127:1127:1127) (1142:1142:1142))
        (PORT datad (1341:1341:1341) (1379:1379:1379))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1799:1799:1799))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (884:884:884) (890:890:890))
        (PORT clrn (1847:1847:1847) (1761:1761:1761))
        (PORT sload (875:875:875) (919:919:919))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[10\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (1231:1231:1231))
        (PORT datab (1080:1080:1080) (1082:1082:1082))
        (PORT datad (823:823:823) (838:838:838))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1788:1788:1788))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1232:1232:1232) (1202:1202:1202))
        (PORT clrn (1843:1843:1843) (1754:1754:1754))
        (PORT sload (1150:1150:1150) (1197:1197:1197))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[9\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (623:623:623))
        (PORT datab (930:930:930) (975:975:975))
        (PORT datac (1029:1029:1029) (1028:1028:1028))
        (PORT datad (1301:1301:1301) (1314:1314:1314))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1762:1762:1762))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (1567:1567:1567) (1579:1579:1579))
        (PORT datac (828:828:828) (857:857:857))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~38)
    (DELAY
      (ABSOLUTE
        (PORT datac (1248:1248:1248) (1264:1264:1264))
        (PORT datad (1009:1009:1009) (1027:1027:1027))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~39)
    (DELAY
      (ABSOLUTE
        (PORT datac (1247:1247:1247) (1263:1263:1263))
        (PORT datad (961:961:961) (975:975:975))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (594:594:594))
        (PORT datab (1146:1146:1146) (1179:1179:1179))
        (PORT datac (616:616:616) (629:629:629))
        (PORT datad (791:791:791) (788:788:788))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1797:1797:1797))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1847:1847:1847) (1758:1758:1758))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1765:1765:1765) (1777:1777:1777))
        (PORT datac (209:209:209) (272:272:272))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1761:1761:1761) (1773:1773:1773))
        (PORT datac (787:787:787) (795:795:795))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (1523:1523:1523) (1552:1552:1552))
        (PORT datad (798:798:798) (814:814:814))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1277:1277:1277) (1293:1293:1293))
        (IOPATH datab cout (385:385:385) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1476:1476:1476) (1482:1482:1482))
        (PORT datab (965:965:965) (951:951:951))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (601:601:601))
        (PORT datab (1330:1330:1330) (1363:1363:1363))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (847:847:847))
        (PORT datab (737:737:737) (729:729:729))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (568:568:568))
        (PORT datab (753:753:753) (740:740:740))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (1017:1017:1017))
        (PORT datab (827:827:827) (844:844:844))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (216:216:216))
        (PORT datab (606:606:606) (624:624:624))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (819:819:819))
        (PORT datab (190:190:190) (213:213:213))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (557:557:557))
        (PORT datab (189:189:189) (212:212:212))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (331:331:331))
        (PORT datab (555:555:555) (574:574:574))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (610:610:610))
        (PORT datab (353:353:353) (357:357:357))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (340:340:340))
        (PORT datab (820:820:820) (837:837:837))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (333:333:333))
        (PORT datab (815:815:815) (837:837:837))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1368:1368:1368) (1393:1393:1393))
        (PORT datab (593:593:593) (605:605:605))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (561:561:561))
        (PORT datab (572:572:572) (575:575:575))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1299:1299:1299) (1322:1322:1322))
        (PORT datab (758:758:758) (732:732:732))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (607:607:607))
        (PORT datab (985:985:985) (949:949:949))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (417:417:417))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[13\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (769:769:769))
        (PORT datab (682:682:682) (711:711:711))
        (PORT datac (476:476:476) (457:457:457))
        (PORT datad (796:796:796) (797:797:797))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1788:1788:1788))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1843:1843:1843) (1754:1754:1754))
        (PORT ena (1666:1666:1666) (1694:1694:1694))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (366:366:366) (406:406:406))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1788:1788:1788))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (803:803:803) (784:784:784))
        (PORT clrn (1843:1843:1843) (1754:1754:1754))
        (PORT sload (1150:1150:1150) (1197:1197:1197))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[16\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1489:1489:1489) (1480:1480:1480))
        (PORT datab (903:903:903) (945:945:945))
        (PORT datac (842:842:842) (879:879:879))
        (PORT datad (788:788:788) (812:812:812))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[17\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (855:855:855))
        (PORT datab (974:974:974) (1040:1040:1040))
        (PORT datad (323:323:323) (331:331:331))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1797:1797:1797))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1572:1572:1572) (1583:1583:1583))
        (PORT clrn (1847:1847:1847) (1758:1758:1758))
        (PORT sclr (975:975:975) (1006:1006:1006))
        (PORT sload (1809:1809:1809) (1859:1859:1859))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[17\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (951:951:951))
        (PORT datab (899:899:899) (941:941:941))
        (PORT datac (839:839:839) (875:875:875))
        (PORT datad (575:575:575) (615:615:615))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[19\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (621:621:621))
        (PORT datab (1128:1128:1128) (1143:1143:1143))
        (PORT datad (1102:1102:1102) (1144:1144:1144))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[17\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (649:649:649) (695:695:695))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1799:1799:1799))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (887:887:887) (885:885:885))
        (PORT clrn (1847:1847:1847) (1761:1761:1761))
        (PORT sload (875:875:875) (919:919:919))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[19\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (851:851:851))
        (PORT datab (970:970:970) (1035:1035:1035))
        (PORT datad (347:347:347) (357:357:357))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1797:1797:1797))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1403:1403:1403) (1425:1425:1425))
        (PORT clrn (1847:1847:1847) (1758:1758:1758))
        (PORT sclr (975:975:975) (1006:1006:1006))
        (PORT sload (1809:1809:1809) (1859:1859:1859))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[19\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (1047:1047:1047))
        (PORT datab (900:900:900) (942:942:942))
        (PORT datac (840:840:840) (876:876:876))
        (PORT datad (818:818:818) (834:834:834))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal127\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (225:225:225))
        (PORT datab (198:198:198) (224:224:224))
        (PORT datac (168:168:168) (192:192:192))
        (PORT datad (165:165:165) (186:186:186))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[14\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (886:886:886))
        (PORT datab (892:892:892) (931:931:931))
        (PORT datac (1306:1306:1306) (1335:1335:1335))
        (PORT datad (898:898:898) (951:951:951))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[13\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (845:845:845))
        (PORT datab (1335:1335:1335) (1364:1364:1364))
        (PORT datac (1471:1471:1471) (1484:1484:1484))
        (PORT datad (855:855:855) (895:895:895))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal127\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (223:223:223))
        (PORT datab (195:195:195) (219:219:219))
        (PORT datac (167:167:167) (192:192:192))
        (PORT datad (164:164:164) (184:184:184))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[22\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (683:683:683))
        (PORT datab (1132:1132:1132) (1173:1173:1173))
        (PORT datad (325:325:325) (333:333:333))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[20\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (764:764:764))
        (PORT datab (799:799:799) (793:793:793))
        (PORT datac (478:478:478) (460:460:460))
        (PORT datad (782:782:782) (777:777:777))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1792:1792:1792))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1842:1842:1842) (1754:1754:1754))
        (PORT ena (1636:1636:1636) (1652:1652:1652))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[18\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (1303:1303:1303) (1311:1311:1311))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[19\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (586:586:586) (608:608:608))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[21\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (690:690:690))
        (PORT datab (380:380:380) (389:389:389))
        (PORT datad (1336:1336:1336) (1364:1364:1364))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1795:1795:1795))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (850:850:850) (847:847:847))
        (PORT clrn (1845:1845:1845) (1756:1756:1756))
        (PORT sload (1360:1360:1360) (1398:1398:1398))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[21\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1850:1850:1850) (1856:1856:1856))
        (PORT datab (979:979:979) (1045:1045:1045))
        (PORT datad (751:751:751) (810:810:810))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1797:1797:1797))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1914:1914:1914) (1935:1935:1935))
        (PORT clrn (1847:1847:1847) (1758:1758:1758))
        (PORT sclr (975:975:975) (1006:1006:1006))
        (PORT sload (1809:1809:1809) (1859:1859:1859))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1559:1559:1559) (1590:1590:1590))
        (PORT datad (543:543:543) (565:565:565))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[20\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1351:1351:1351) (1390:1390:1390))
        (PORT datab (356:356:356) (367:367:367))
        (PORT datad (622:622:622) (646:646:646))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1795:1795:1795))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1274:1274:1274) (1246:1246:1246))
        (PORT clrn (1845:1845:1845) (1756:1756:1756))
        (PORT sload (1360:1360:1360) (1398:1398:1398))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~25)
    (DELAY
      (ABSOLUTE
        (PORT datac (548:548:548) (573:573:573))
        (PORT datad (1526:1526:1526) (1554:1554:1554))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (1026:1026:1026))
        (PORT datac (1248:1248:1248) (1264:1264:1264))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1092:1092:1092) (1129:1129:1129))
        (PORT datad (575:575:575) (615:615:615))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (757:757:757))
        (PORT datab (1058:1058:1058) (1058:1058:1058))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (813:813:813))
        (PORT datab (766:766:766) (752:752:752))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (583:583:583))
        (PORT datab (589:589:589) (610:610:610))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1274:1274:1274))
        (PORT datab (565:565:565) (571:571:571))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (570:570:570))
        (PORT datab (723:723:723) (702:702:702))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (598:598:598))
        (PORT datab (937:937:937) (900:900:900))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[19\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (813:813:813))
        (PORT datab (801:801:801) (795:795:795))
        (PORT datac (751:751:751) (738:738:738))
        (PORT datad (492:492:492) (475:475:475))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1792:1792:1792))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1842:1842:1842) (1754:1754:1754))
        (PORT ena (1636:1636:1636) (1652:1652:1652))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[20\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (1059:1059:1059) (1082:1082:1082))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1795:1795:1795))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1272:1272:1272) (1239:1239:1239))
        (PORT clrn (1845:1845:1845) (1756:1756:1756))
        (PORT sload (1360:1360:1360) (1398:1398:1398))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[22\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (1000:1000:1000))
        (PORT datab (648:648:648) (682:682:682))
        (PORT datac (596:596:596) (620:620:620))
        (PORT datad (567:567:567) (589:589:589))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[23\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (687:687:687))
        (PORT datab (379:379:379) (388:388:388))
        (PORT datad (1079:1079:1079) (1107:1107:1107))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[21\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1104:1104:1104))
        (PORT datab (658:658:658) (680:680:680))
        (PORT datac (494:494:494) (474:474:474))
        (PORT datad (1284:1284:1284) (1276:1276:1276))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1794:1794:1794))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1845:1845:1845) (1756:1756:1756))
        (PORT ena (1428:1428:1428) (1457:1457:1457))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[21\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (874:874:874))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1795:1795:1795))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1077:1077:1077) (1056:1056:1056))
        (PORT clrn (1845:1845:1845) (1756:1756:1756))
        (PORT sload (1360:1360:1360) (1398:1398:1398))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[23\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (846:846:846))
        (PORT datab (650:650:650) (683:683:683))
        (PORT datac (599:599:599) (623:623:623))
        (PORT datad (562:562:562) (583:583:583))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[21\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (655:655:655))
        (PORT datab (574:574:574) (597:597:597))
        (PORT datac (593:593:593) (617:617:617))
        (PORT datad (784:784:784) (801:801:801))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal127\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (234:234:234))
        (PORT datab (206:206:206) (229:229:229))
        (PORT datac (180:180:180) (202:202:202))
        (PORT datad (175:175:175) (196:196:196))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[25\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (656:656:656))
        (PORT datab (994:994:994) (1001:1001:1001))
        (PORT datac (557:557:557) (580:580:580))
        (PORT datad (613:613:613) (646:646:646))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal127\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (582:582:582))
        (PORT datab (604:604:604) (611:611:611))
        (PORT datac (709:709:709) (693:693:693))
        (PORT datad (1015:1015:1015) (1013:1013:1013))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal127\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (606:606:606))
        (PORT datab (1103:1103:1103) (1099:1099:1099))
        (PORT datac (719:719:719) (699:699:699))
        (PORT datad (721:721:721) (708:708:708))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[0\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (1062:1062:1062))
        (PORT datab (268:268:268) (334:334:334))
        (PORT datac (261:261:261) (327:327:327))
        (PORT datad (799:799:799) (815:815:815))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[26\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (750:750:750))
        (PORT datab (266:266:266) (332:332:332))
        (PORT datac (256:256:256) (323:323:323))
        (PORT datad (1041:1041:1041) (1070:1070:1070))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal127\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (374:374:374))
        (PORT datab (193:193:193) (219:219:219))
        (PORT datac (179:179:179) (201:201:201))
        (PORT datad (163:163:163) (186:186:186))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal127\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (626:626:626))
        (PORT datab (981:981:981) (957:957:957))
        (PORT datac (1141:1141:1141) (1105:1105:1105))
        (PORT datad (301:301:301) (303:303:303))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[31\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (649:649:649))
        (PORT datab (645:645:645) (678:678:678))
        (PORT datac (819:819:819) (843:843:843))
        (PORT datad (997:997:997) (1020:1020:1020))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[30\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (606:606:606))
        (PORT datab (645:645:645) (678:678:678))
        (PORT datac (591:591:591) (615:615:615))
        (PORT datad (1045:1045:1045) (1080:1080:1080))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[28\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (609:609:609))
        (PORT datab (404:404:404) (440:440:440))
        (PORT datac (564:564:564) (591:591:591))
        (PORT datad (1027:1027:1027) (1038:1038:1038))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal127\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1163:1163:1163) (1127:1127:1127))
        (PORT datab (526:526:526) (516:516:516))
        (PORT datac (1372:1372:1372) (1329:1329:1329))
        (PORT datad (288:288:288) (289:289:289))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (890:890:890))
        (PORT datab (1339:1339:1339) (1350:1350:1350))
        (PORT datac (827:827:827) (857:857:857))
        (PORT datad (372:372:372) (405:405:405))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[10\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (298:298:298))
        (PORT datab (1341:1341:1341) (1352:1352:1352))
        (PORT datac (818:818:818) (856:856:856))
        (PORT datad (800:800:800) (817:817:817))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[11\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (837:837:837))
        (PORT datab (1340:1340:1340) (1350:1350:1350))
        (PORT datac (206:206:206) (266:266:266))
        (PORT datad (1009:1009:1009) (1032:1032:1032))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal127\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (226:226:226))
        (PORT datab (193:193:193) (218:218:218))
        (PORT datac (168:168:168) (193:193:193))
        (PORT datad (162:162:162) (183:183:183))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal127\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (508:508:508))
        (PORT datab (188:188:188) (210:210:210))
        (PORT datac (160:160:160) (182:182:182))
        (PORT datad (537:537:537) (541:541:541))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_cmp_result\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (302:302:302))
        (PORT datab (237:237:237) (298:298:298))
        (PORT datac (161:161:161) (182:182:182))
        (PORT datad (519:519:519) (516:516:516))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_cmp_result\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (304:304:304))
        (PORT datab (792:792:792) (772:772:772))
        (PORT datac (206:206:206) (268:268:268))
        (PORT datad (158:158:158) (177:177:177))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_cmp_result)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1798:1798:1798))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1847:1847:1847) (1760:1760:1760))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_uncond_cti_non_br\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (1026:1026:1026))
        (PORT datab (646:646:646) (665:665:665))
        (PORT datac (1399:1399:1399) (1452:1452:1452))
        (PORT datad (551:551:551) (552:552:552))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (1049:1049:1049))
        (PORT datab (1199:1199:1199) (1264:1264:1264))
        (PORT datac (1639:1639:1639) (1695:1695:1695))
        (PORT datad (1175:1175:1175) (1231:1231:1231))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_uncond_cti_non_br\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (620:620:620))
        (PORT datac (630:630:630) (662:662:662))
        (PORT datad (1401:1401:1401) (1460:1460:1460))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_uncond_cti_non_br\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (219:219:219))
        (PORT datab (576:576:576) (581:581:581))
        (PORT datac (288:288:288) (291:291:291))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_uncond_cti_non_br)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1849:1849:1849) (1762:1762:1762))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_sel_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (871:871:871))
        (PORT datab (585:585:585) (604:604:604))
        (PORT datac (613:613:613) (656:656:656))
        (PORT datad (587:587:587) (621:621:621))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~21)
    (DELAY
      (ABSOLUTE
        (PORT datac (545:545:545) (569:569:569))
        (PORT datad (804:804:804) (837:837:837))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[24\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (911:911:911))
        (PORT datab (1127:1127:1127) (1142:1142:1142))
        (PORT datad (595:595:595) (608:608:608))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (737:737:737))
        (PORT datab (584:584:584) (605:605:605))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (936:936:936))
        (PORT datab (550:550:550) (575:575:575))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (329:329:329))
        (PORT datab (835:835:835) (851:851:851))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[22\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (696:696:696))
        (PORT datab (908:908:908) (941:941:941))
        (PORT datac (795:795:795) (806:806:806))
        (PORT datad (185:185:185) (215:215:215))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[22\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (789:789:789))
        (PORT datab (906:906:906) (938:938:938))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (158:158:158) (176:176:176))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1799:1799:1799))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1847:1847:1847) (1761:1761:1761))
        (PORT ena (1462:1462:1462) (1501:1501:1501))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[22\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (618:618:618) (660:660:660))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1799:1799:1799))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1105:1105:1105) (1111:1111:1111))
        (PORT clrn (1847:1847:1847) (1761:1761:1761))
        (PORT sload (875:875:875) (919:919:919))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (319:319:319))
        (PORT datab (815:815:815) (838:838:838))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[23\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (695:695:695))
        (PORT datac (992:992:992) (973:973:973))
        (PORT datad (181:181:181) (211:211:211))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[23\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1114:1114:1114) (1137:1137:1137))
        (PORT datab (213:213:213) (246:246:246))
        (PORT datac (987:987:987) (968:968:968))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1799:1799:1799))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1847:1847:1847) (1761:1761:1761))
        (PORT ena (1462:1462:1462) (1501:1501:1501))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[23\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datad (613:613:613) (654:654:654))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1799:1799:1799))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1302:1302:1302) (1278:1278:1278))
        (PORT clrn (1847:1847:1847) (1761:1761:1761))
        (PORT sload (875:875:875) (919:919:919))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (319:319:319))
        (PORT datab (1068:1068:1068) (1099:1099:1099))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (338:338:338))
        (PORT datab (817:817:817) (827:827:827))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (218:218:218))
        (PORT datab (1063:1063:1063) (1075:1075:1075))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (324:324:324))
        (PORT datab (1108:1108:1108) (1131:1131:1131))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (917:917:917))
        (PORT datab (317:317:317) (319:319:319))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[31\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (484:484:484))
        (PORT datab (731:731:731) (790:790:790))
        (PORT datad (468:468:468) (457:457:457))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1796:1796:1796))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1334:1334:1334) (1355:1355:1355))
        (PORT clrn (1846:1846:1846) (1757:1757:1757))
        (PORT sclr (1670:1670:1670) (1696:1696:1696))
        (PORT sload (1165:1165:1165) (1258:1258:1258))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[31\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (571:571:571) (713:713:713))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1687:1687:1687) (1694:1694:1694))
        (PORT d (524:524:524) (521:521:521))
        (PORT clrn (1905:1905:1905) (1880:1880:1880))
        (IOPATH (posedge clk) q (516:516:516) (470:470:470))
        (IOPATH (negedge clrn) q (620:620:620) (574:574:574))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (84:84:84))
      (HOLD d (posedge clk) (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[29\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (643:643:643))
        (PORT datab (888:888:888) (890:890:890))
        (PORT datad (521:521:521) (513:513:513))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (816:816:816) (806:806:806))
        (PORT clrn (1811:1811:1811) (1727:1727:1727))
        (PORT sload (1114:1114:1114) (1155:1155:1155))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~24)
    (DELAY
      (ABSOLUTE
        (PORT datac (884:884:884) (925:925:925))
        (PORT datad (1013:1013:1013) (1072:1072:1072))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[29\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (925:925:925))
        (PORT datab (604:604:604) (636:636:636))
        (PORT datac (2090:2090:2090) (2130:2130:2130))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (869:869:869))
        (PORT datad (211:211:211) (271:271:271))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[30\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (900:900:900))
        (PORT datac (1028:1028:1028) (1042:1042:1042))
        (PORT datad (607:607:607) (638:638:638))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1116:1116:1116))
        (PORT datab (1382:1382:1382) (1415:1415:1415))
        (PORT datac (1076:1076:1076) (1114:1114:1114))
        (PORT datad (590:590:590) (600:600:600))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1696:1696:1696) (1707:1707:1707))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~32)
    (DELAY
      (ABSOLUTE
        (PORT datac (856:856:856) (894:894:894))
        (PORT datad (630:630:630) (676:676:676))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1754:1754:1754))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[31\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (675:675:675))
        (PORT datab (1367:1367:1367) (1408:1408:1408))
        (PORT datad (195:195:195) (249:249:249))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_mem_byte_en\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1237:1237:1237) (1220:1220:1220))
        (PORT datab (597:597:597) (597:597:597))
        (PORT datac (602:602:602) (607:607:607))
        (PORT datad (1334:1334:1334) (1356:1356:1356))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_byteenable\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1811:1811:1811) (1727:1727:1727))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[35\])
    (DELAY
      (ABSOLUTE
        (PORT datab (910:910:910) (965:965:965))
        (PORT datac (840:840:840) (861:861:861))
        (PORT datad (777:777:777) (803:803:803))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|byteenable\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_byteenable\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (1351:1351:1351) (1397:1397:1397))
        (PORT datad (197:197:197) (251:251:251))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (806:806:806) (793:793:793))
        (PORT d[1] (837:837:837) (831:831:831))
        (PORT d[2] (599:599:599) (602:602:602))
        (PORT d[3] (617:617:617) (626:626:626))
        (PORT d[4] (639:639:639) (635:635:635))
        (PORT d[5] (1188:1188:1188) (1161:1161:1161))
        (PORT d[6] (817:817:817) (803:803:803))
        (PORT d[7] (876:876:876) (869:869:869))
        (PORT d[9] (614:614:614) (618:618:618))
        (PORT d[10] (1349:1349:1349) (1348:1348:1348))
        (PORT d[11] (615:615:615) (620:620:620))
        (PORT d[12] (908:908:908) (910:910:910))
        (PORT d[13] (597:597:597) (593:593:593))
        (PORT d[14] (900:900:900) (903:903:903))
        (PORT d[15] (590:590:590) (586:586:586))
        (PORT d[16] (1086:1086:1086) (1086:1086:1086))
        (PORT clk (2089:2089:2089) (2057:2057:2057))
        (PORT ena (1498:1498:1498) (1431:1431:1431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (617:617:617) (628:628:628))
        (PORT d[1] (600:600:600) (601:601:601))
        (PORT d[2] (598:598:598) (600:600:600))
        (PORT d[3] (782:782:782) (773:773:773))
        (PORT d[4] (833:833:833) (828:828:828))
        (PORT d[5] (920:920:920) (932:932:932))
        (PORT d[6] (634:634:634) (642:642:642))
        (PORT d[7] (853:853:853) (867:867:867))
        (PORT clk (2086:2086:2086) (2055:2055:2055))
        (PORT ena (1496:1496:1496) (1428:1428:1428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1058:1058:1058) (977:977:977))
        (PORT clk (2086:2086:2086) (2055:2055:2055))
        (PORT ena (1496:1496:1496) (1428:1428:1428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (991:991:991) (1044:1044:1044))
        (PORT clk (2086:2086:2086) (2055:2055:2055))
        (PORT ena (1496:1496:1496) (1428:1428:1428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (592:592:592) (588:588:588))
        (PORT d[1] (817:817:817) (811:811:811))
        (PORT clk (2089:2089:2089) (2057:2057:2057))
        (PORT ena (1498:1498:1498) (1431:1431:1431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2057:2057:2057))
        (PORT d[0] (1498:1498:1498) (1431:1431:1431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1268:1268:1268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1269:1269:1269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (837:837:837))
        (PORT datab (687:687:687) (741:741:741))
        (PORT datac (866:866:866) (909:909:909))
        (PORT datad (591:591:591) (600:600:600))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1758:1758:1758))
        (PORT asdata (1079:1079:1079) (1089:1089:1089))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[31\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1627:1627:1627) (1640:1640:1640))
        (PORT datab (1678:1678:1678) (1702:1702:1702))
        (PORT datad (764:764:764) (765:765:765))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[31\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1458:1458:1458) (1429:1429:1429))
        (PORT datac (1075:1075:1075) (1081:1081:1081))
        (PORT datad (156:156:156) (175:175:175))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (844:844:844))
        (PORT datab (656:656:656) (677:677:677))
        (PORT datac (2285:2285:2285) (2277:2277:2277))
        (PORT datad (701:701:701) (774:774:774))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1766:1766:1766))
        (PORT ena (1378:1378:1378) (1359:1359:1359))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[31\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1247:1247:1247))
        (PORT datab (229:229:229) (287:287:287))
        (PORT datac (852:852:852) (883:883:883))
        (PORT datad (666:666:666) (719:719:719))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src1\[30\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1255:1255:1255))
        (PORT datab (303:303:303) (383:383:383))
        (PORT datac (878:878:878) (890:890:890))
        (PORT datad (340:340:340) (349:349:349))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1798:1798:1798))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1847:1847:1847) (1759:1759:1759))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[30\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (341:341:341))
        (PORT datab (725:725:725) (784:784:784))
        (PORT datad (491:491:491) (481:481:481))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1796:1796:1796))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1083:1083:1083) (1097:1097:1097))
        (PORT clrn (1846:1846:1846) (1757:1757:1757))
        (PORT sclr (1670:1670:1670) (1696:1696:1696))
        (PORT sload (1165:1165:1165) (1258:1258:1258))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[30\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1348:1348:1348))
        (PORT datab (237:237:237) (299:299:299))
        (PORT datac (832:832:832) (857:857:857))
        (PORT datad (1250:1250:1250) (1238:1238:1238))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[29\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (616:616:616))
        (PORT datab (969:969:969) (1035:1035:1035))
        (PORT datad (744:744:744) (803:803:803))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1797:1797:1797))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (2512:2512:2512) (2524:2524:2524))
        (PORT clrn (1847:1847:1847) (1758:1758:1758))
        (PORT sclr (975:975:975) (1006:1006:1006))
        (PORT sload (1809:1809:1809) (1859:1859:1859))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[29\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (623:623:623))
        (PORT datab (404:404:404) (439:439:439))
        (PORT datac (516:516:516) (531:531:531))
        (PORT datad (1071:1071:1071) (1093:1093:1093))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[29\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1336:1336:1336))
        (PORT datab (732:732:732) (791:791:791))
        (PORT datad (297:297:297) (295:295:295))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1796:1796:1796))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (829:829:829) (845:845:845))
        (PORT clrn (1846:1846:1846) (1757:1757:1757))
        (PORT sclr (1670:1670:1670) (1696:1696:1696))
        (PORT sload (1165:1165:1165) (1258:1258:1258))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[29\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (561:561:561) (703:703:703))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1672:1672:1672) (1685:1685:1685))
        (PORT d (524:524:524) (521:521:521))
        (PORT clrn (1894:1894:1894) (1866:1866:1866))
        (IOPATH (posedge clk) q (516:516:516) (470:470:470))
        (IOPATH (negedge clrn) q (620:620:620) (574:574:574))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (84:84:84))
      (HOLD d (posedge clk) (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1274:1274:1274))
        (PORT datab (1367:1367:1367) (1383:1383:1383))
        (PORT datac (1248:1248:1248) (1228:1228:1228))
        (PORT datad (329:329:329) (339:339:339))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1803:1803:1803))
        (PORT asdata (1673:1673:1673) (1686:1686:1686))
        (PORT clrn (1851:1851:1851) (1765:1765:1765))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[29\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (853:853:853))
        (PORT datab (1560:1560:1560) (1620:1620:1620))
        (PORT datad (1010:1010:1010) (1003:1003:1003))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[29\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1167:1167:1167) (1171:1171:1171))
        (PORT datab (1261:1261:1261) (1249:1249:1249))
        (PORT datac (297:297:297) (299:299:299))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data_nxt\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (800:800:800))
        (PORT datab (656:656:656) (677:677:677))
        (PORT datac (2280:2280:2280) (2271:2271:2271))
        (PORT datad (698:698:698) (771:771:771))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1766:1766:1766))
        (PORT ena (1378:1378:1378) (1359:1359:1359))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[29\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1247:1247:1247))
        (PORT datab (230:230:230) (289:289:289))
        (PORT datac (877:877:877) (918:918:918))
        (PORT datad (666:666:666) (719:719:719))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src1\[28\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1267:1267:1267))
        (PORT datab (899:899:899) (911:911:911))
        (PORT datac (322:322:322) (331:331:331))
        (PORT datad (275:275:275) (351:351:351))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1798:1798:1798))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1847:1847:1847) (1759:1759:1759))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[28\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (313:313:313))
        (PORT datab (724:724:724) (782:782:782))
        (PORT datad (288:288:288) (290:290:290))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1796:1796:1796))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1575:1575:1575) (1564:1564:1564))
        (PORT clrn (1846:1846:1846) (1757:1757:1757))
        (PORT sclr (1670:1670:1670) (1696:1696:1696))
        (PORT sload (1165:1165:1165) (1258:1258:1258))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[28\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1478:1478:1478) (1527:1527:1527))
        (PORT datab (892:892:892) (910:910:910))
        (PORT datad (1610:1610:1610) (1614:1614:1614))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (641:641:641))
        (PORT datac (594:594:594) (633:633:633))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[35\])
    (DELAY
      (ABSOLUTE
        (PORT datab (805:805:805) (833:833:833))
        (PORT datac (901:901:901) (940:940:940))
        (PORT datad (1055:1055:1055) (1086:1086:1086))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2656:2656:2656) (2676:2676:2676))
        (PORT clk (2129:2129:2129) (2087:2087:2087))
        (PORT ena (6357:6357:6357) (6293:6293:6293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4007:4007:4007) (4114:4114:4114))
        (PORT d[1] (4115:4115:4115) (4134:4134:4134))
        (PORT d[2] (2204:2204:2204) (2334:2334:2334))
        (PORT d[3] (2679:2679:2679) (2724:2724:2724))
        (PORT d[4] (3162:3162:3162) (3270:3270:3270))
        (PORT d[5] (3717:3717:3717) (3686:3686:3686))
        (PORT d[6] (6242:6242:6242) (6412:6412:6412))
        (PORT d[7] (5481:5481:5481) (5554:5554:5554))
        (PORT d[8] (4786:4786:4786) (4858:4858:4858))
        (PORT d[9] (3183:3183:3183) (3295:3295:3295))
        (PORT d[10] (6344:6344:6344) (6332:6332:6332))
        (PORT d[11] (4146:4146:4146) (4255:4255:4255))
        (PORT d[12] (4396:4396:4396) (4566:4566:4566))
        (PORT clk (2126:2126:2126) (2085:2085:2085))
        (PORT ena (6355:6355:6355) (6290:6290:6290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3770:3770:3770) (3802:3802:3802))
        (PORT clk (2126:2126:2126) (2085:2085:2085))
        (PORT ena (6355:6355:6355) (6290:6290:6290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3011:3011:3011) (3013:3013:3013))
        (PORT clk (2126:2126:2126) (2085:2085:2085))
        (PORT ena (6355:6355:6355) (6290:6290:6290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2592:2592:2592) (2663:2663:2663))
        (PORT clk (2129:2129:2129) (2087:2087:2087))
        (PORT ena (6357:6357:6357) (6293:6293:6293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2087:2087:2087))
        (PORT d[0] (6357:6357:6357) (6293:6293:6293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1299:1299:1299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2679:2679:2679) (2702:2702:2702))
        (PORT clk (2131:2131:2131) (2088:2088:2088))
        (PORT ena (6406:6406:6406) (6345:6345:6345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4060:4060:4060) (4175:4175:4175))
        (PORT d[1] (4132:4132:4132) (4156:4156:4156))
        (PORT d[2] (2507:2507:2507) (2649:2649:2649))
        (PORT d[3] (2660:2660:2660) (2694:2694:2694))
        (PORT d[4] (3171:3171:3171) (3280:3280:3280))
        (PORT d[5] (3438:3438:3438) (3401:3401:3401))
        (PORT d[6] (5980:5980:5980) (6148:6148:6148))
        (PORT d[7] (5513:5513:5513) (5587:5587:5587))
        (PORT d[8] (3411:3411:3411) (3465:3465:3465))
        (PORT d[9] (3181:3181:3181) (3292:3292:3292))
        (PORT d[10] (6300:6300:6300) (6279:6279:6279))
        (PORT d[11] (4410:4410:4410) (4523:4523:4523))
        (PORT d[12] (4681:4681:4681) (4856:4856:4856))
        (PORT clk (2128:2128:2128) (2086:2086:2086))
        (PORT ena (6404:6404:6404) (6342:6342:6342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3367:3367:3367) (3348:3348:3348))
        (PORT clk (2128:2128:2128) (2086:2086:2086))
        (PORT ena (6404:6404:6404) (6342:6342:6342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3020:3020:3020) (3022:3022:3022))
        (PORT clk (2128:2128:2128) (2086:2086:2086))
        (PORT ena (6404:6404:6404) (6342:6342:6342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2843:2843:2843) (2915:2915:2915))
        (PORT clk (2131:2131:2131) (2088:2088:2088))
        (PORT ena (6406:6406:6406) (6345:6345:6345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2088:2088:2088))
        (PORT d[0] (6406:6406:6406) (6345:6345:6345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1299:1299:1299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1300:1300:1300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2688:2688:2688) (2715:2715:2715))
        (PORT clk (2122:2122:2122) (2080:2080:2080))
        (PORT ena (7137:7137:7137) (7062:7062:7062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4331:4331:4331) (4452:4452:4452))
        (PORT d[1] (5361:5361:5361) (5447:5447:5447))
        (PORT d[2] (3415:3415:3415) (3372:3372:3372))
        (PORT d[3] (4176:4176:4176) (4281:4281:4281))
        (PORT d[4] (2385:2385:2385) (2477:2477:2477))
        (PORT d[5] (3157:3157:3157) (3111:3111:3111))
        (PORT d[6] (5246:5246:5246) (5430:5430:5430))
        (PORT d[7] (6071:6071:6071) (6155:6155:6155))
        (PORT d[8] (3002:3002:3002) (3072:3072:3072))
        (PORT d[9] (2895:2895:2895) (2996:2996:2996))
        (PORT d[10] (5382:5382:5382) (5388:5388:5388))
        (PORT d[11] (4815:4815:4815) (4937:4937:4937))
        (PORT d[12] (5224:5224:5224) (5402:5402:5402))
        (PORT clk (2119:2119:2119) (2078:2078:2078))
        (PORT ena (7135:7135:7135) (7059:7059:7059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3310:3310:3310) (3221:3221:3221))
        (PORT clk (2119:2119:2119) (2078:2078:2078))
        (PORT ena (7135:7135:7135) (7059:7059:7059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4810:4810:4810) (4881:4881:4881))
        (PORT clk (2119:2119:2119) (2078:2078:2078))
        (PORT ena (7135:7135:7135) (7059:7059:7059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2088:2088:2088) (2162:2162:2162))
        (PORT clk (2122:2122:2122) (2080:2080:2080))
        (PORT ena (7137:7137:7137) (7062:7062:7062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2080:2080:2080))
        (PORT d[0] (7137:7137:7137) (7062:7062:7062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1291:1291:1291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1292:1292:1292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1166:1166:1166))
        (PORT datab (2669:2669:2669) (2732:2732:2732))
        (PORT datac (2985:2985:2985) (3034:3034:3034))
        (PORT datad (831:831:831) (841:841:841))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2933:2933:2933) (2953:2953:2953))
        (PORT clk (2122:2122:2122) (2081:2081:2081))
        (PORT ena (7420:7420:7420) (7342:7342:7342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4299:4299:4299) (4420:4420:4420))
        (PORT d[1] (5342:5342:5342) (5429:5429:5429))
        (PORT d[2] (3433:3433:3433) (3394:3394:3394))
        (PORT d[3] (2894:2894:2894) (2922:2922:2922))
        (PORT d[4] (2609:2609:2609) (2691:2691:2691))
        (PORT d[5] (3156:3156:3156) (3110:3110:3110))
        (PORT d[6] (5251:5251:5251) (5434:5434:5434))
        (PORT d[7] (6063:6063:6063) (6145:6145:6145))
        (PORT d[8] (4074:4074:4074) (4156:4156:4156))
        (PORT d[9] (3223:3223:3223) (3346:3346:3346))
        (PORT d[10] (5413:5413:5413) (5420:5420:5420))
        (PORT d[11] (2524:2524:2524) (2575:2575:2575))
        (PORT d[12] (5201:5201:5201) (5376:5376:5376))
        (PORT clk (2119:2119:2119) (2079:2079:2079))
        (PORT ena (7418:7418:7418) (7339:7339:7339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5273:5273:5273) (5287:5287:5287))
        (PORT clk (2119:2119:2119) (2079:2079:2079))
        (PORT ena (7418:7418:7418) (7339:7339:7339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5089:5089:5089) (5165:5165:5165))
        (PORT clk (2119:2119:2119) (2079:2079:2079))
        (PORT ena (7418:7418:7418) (7339:7339:7339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2095:2095:2095) (2170:2170:2170))
        (PORT clk (2122:2122:2122) (2081:2081:2081))
        (PORT ena (7420:7420:7420) (7342:7342:7342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2081:2081:2081))
        (PORT d[0] (7420:7420:7420) (7342:7342:7342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1292:1292:1292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1293:1293:1293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1115:1115:1115))
        (PORT datab (3020:3020:3020) (3065:3065:3065))
        (PORT datac (159:159:159) (181:181:181))
        (PORT datad (841:841:841) (850:850:850))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1775:1775:1775) (1827:1827:1827))
        (PORT d[1] (2941:2941:2941) (2973:2973:2973))
        (PORT d[2] (1201:1201:1201) (1227:1227:1227))
        (PORT d[3] (2490:2490:2490) (2486:2486:2486))
        (PORT clk (2127:2127:2127) (2091:2091:2091))
        (PORT ena (6705:6705:6705) (6675:6675:6675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3169:3169:3169) (3239:3239:3239))
        (PORT d[1] (2790:2790:2790) (2786:2786:2786))
        (PORT d[2] (1613:1613:1613) (1682:1682:1682))
        (PORT d[3] (2310:2310:2310) (2332:2332:2332))
        (PORT d[4] (4732:4732:4732) (4906:4906:4906))
        (PORT d[5] (2249:2249:2249) (2223:2223:2223))
        (PORT d[6] (5918:5918:5918) (6094:6094:6094))
        (PORT d[7] (4626:4626:4626) (4652:4652:4652))
        (PORT d[8] (3270:3270:3270) (3339:3339:3339))
        (PORT d[9] (2487:2487:2487) (2608:2608:2608))
        (PORT d[10] (4351:4351:4351) (4424:4424:4424))
        (PORT clk (2124:2124:2124) (2089:2089:2089))
        (PORT ena (6703:6703:6703) (6672:6672:6672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2466:2466:2466) (2345:2345:2345))
        (PORT clk (2124:2124:2124) (2089:2089:2089))
        (PORT ena (6703:6703:6703) (6672:6672:6672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3699:3699:3699) (3702:3702:3702))
        (PORT clk (2124:2124:2124) (2089:2089:2089))
        (PORT ena (6703:6703:6703) (6672:6672:6672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2798:2798:2798) (2895:2895:2895))
        (PORT clk (2127:2127:2127) (2091:2091:2091))
        (PORT ena (6705:6705:6705) (6675:6675:6675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2091:2091:2091))
        (PORT d[0] (6705:6705:6705) (6675:6675:6675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2945:2945:2945) (2974:2974:2974))
        (PORT clk (2140:2140:2140) (2105:2105:2105))
        (PORT ena (6669:6669:6669) (6597:6597:6597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4095:4095:4095) (4222:4222:4222))
        (PORT d[1] (4646:4646:4646) (4677:4677:4677))
        (PORT d[2] (2828:2828:2828) (2983:2983:2983))
        (PORT d[3] (2352:2352:2352) (2376:2376:2376))
        (PORT d[4] (3447:3447:3447) (3558:3558:3558))
        (PORT d[5] (3117:3117:3117) (3067:3067:3067))
        (PORT d[6] (6434:6434:6434) (6583:6583:6583))
        (PORT d[7] (5780:5780:5780) (5865:5865:5865))
        (PORT d[8] (3438:3438:3438) (3494:3494:3494))
        (PORT d[9] (3459:3459:3459) (3577:3577:3577))
        (PORT d[10] (6610:6610:6610) (6599:6599:6599))
        (PORT d[11] (4686:4686:4686) (4803:4803:4803))
        (PORT d[12] (4647:4647:4647) (4819:4819:4819))
        (PORT clk (2137:2137:2137) (2103:2103:2103))
        (PORT ena (6667:6667:6667) (6594:6594:6594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3469:3469:3469) (3474:3474:3474))
        (PORT clk (2137:2137:2137) (2103:2103:2103))
        (PORT ena (6667:6667:6667) (6594:6594:6594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2988:2988:2988) (2988:2988:2988))
        (PORT clk (2137:2137:2137) (2103:2103:2103))
        (PORT ena (6667:6667:6667) (6594:6594:6594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3170:3170:3170) (3255:3255:3255))
        (PORT clk (2140:2140:2140) (2105:2105:2105))
        (PORT ena (6669:6669:6669) (6597:6597:6597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2105:2105:2105))
        (PORT d[0] (6669:6669:6669) (6597:6597:6597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2106:2106:2106))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2106:2106:2106))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2106:2106:2106))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2106:2106:2106))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1317:1317:1317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1046:1046:1046))
        (PORT datab (2666:2666:2666) (2728:2728:2728))
        (PORT datac (2989:2989:2989) (3039:3039:3039))
        (PORT datad (1102:1102:1102) (1107:1107:1107))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2952:2952:2952) (2980:2980:2980))
        (PORT clk (2131:2131:2131) (2097:2097:2097))
        (PORT ena (7702:7702:7702) (7616:7616:7616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4589:4589:4589) (4715:4715:4715))
        (PORT d[1] (4064:4064:4064) (4077:4077:4077))
        (PORT d[2] (3159:3159:3159) (3107:3107:3107))
        (PORT d[3] (2334:2334:2334) (2357:2357:2357))
        (PORT d[4] (2048:2048:2048) (2121:2121:2121))
        (PORT d[5] (2895:2895:2895) (2846:2846:2846))
        (PORT d[6] (5003:5003:5003) (5185:5185:5185))
        (PORT d[7] (6360:6360:6360) (6450:6450:6450))
        (PORT d[8] (3320:3320:3320) (3404:3404:3404))
        (PORT d[9] (2954:2954:2954) (3081:3081:3081))
        (PORT d[10] (5666:5666:5666) (5677:5677:5677))
        (PORT d[11] (2818:2818:2818) (2872:2872:2872))
        (PORT d[12] (4995:4995:4995) (5176:5176:5176))
        (PORT clk (2128:2128:2128) (2095:2095:2095))
        (PORT ena (7700:7700:7700) (7613:7613:7613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2667:2667:2667) (2593:2593:2593))
        (PORT clk (2128:2128:2128) (2095:2095:2095))
        (PORT ena (7700:7700:7700) (7613:7613:7613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2507:2507:2507) (2488:2488:2488))
        (PORT clk (2128:2128:2128) (2095:2095:2095))
        (PORT ena (7700:7700:7700) (7613:7613:7613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2402:2402:2402) (2488:2488:2488))
        (PORT clk (2131:2131:2131) (2097:2097:2097))
        (PORT ena (7702:7702:7702) (7616:7616:7616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2097:2097:2097))
        (PORT d[0] (7702:7702:7702) (7616:7616:7616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2098:2098:2098))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2098:2098:2098))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2098:2098:2098))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2098:2098:2098))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1309:1309:1309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (3026:3026:3026) (3071:3071:3071))
        (PORT datac (840:840:840) (844:844:844))
        (PORT datad (2629:2629:2629) (2691:2691:2691))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (216:216:216))
        (PORT datab (187:187:187) (209:209:209))
        (PORT datac (1748:1748:1748) (1830:1830:1830))
        (PORT datad (156:156:156) (176:176:176))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[28\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1052:1052:1052))
        (PORT datab (551:551:551) (539:539:539))
        (PORT datac (1777:1777:1777) (1721:1721:1721))
        (PORT datad (1060:1060:1060) (1058:1058:1058))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data_nxt\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (818:818:818) (817:817:817))
        (PORT datac (1286:1286:1286) (1308:1308:1308))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1852:1852:1852) (1766:1766:1766))
        (PORT ena (1165:1165:1165) (1152:1152:1152))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[28\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (633:633:633))
        (PORT datab (253:253:253) (314:314:314))
        (PORT datac (814:814:814) (826:826:826))
        (PORT datad (1059:1059:1059) (1060:1060:1060))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[19\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (807:807:807))
        (PORT datab (852:852:852) (850:850:850))
        (PORT datac (539:539:539) (544:544:544))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1811:1811:1811) (1727:1727:1727))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~28)
    (DELAY
      (ABSOLUTE
        (PORT datac (856:856:856) (895:895:895))
        (PORT datad (811:811:811) (823:823:823))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1754:1754:1754))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[19\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (1371:1371:1371) (1413:1413:1413))
        (PORT datac (584:584:584) (620:620:620))
        (PORT datad (198:198:198) (253:253:253))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1279:1279:1279) (1263:1263:1263))
        (PORT datab (1365:1365:1365) (1381:1381:1381))
        (PORT datac (594:594:594) (605:605:605))
        (PORT datad (1169:1169:1169) (1232:1232:1232))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT asdata (1298:1298:1298) (1293:1293:1293))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[17\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (906:906:906))
        (PORT datab (1042:1042:1042) (1084:1084:1084))
        (PORT datac (1679:1679:1679) (1705:1705:1705))
        (PORT datad (195:195:195) (250:250:250))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[17\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1071:1071:1071))
        (PORT datab (1126:1126:1126) (1133:1133:1133))
        (PORT datac (809:809:809) (807:807:807))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[17\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (878:878:878))
        (PORT datab (802:802:802) (792:792:792))
        (PORT datac (1225:1225:1225) (1218:1218:1218))
        (PORT datad (158:158:158) (176:176:176))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[17\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (747:747:747))
        (PORT datab (597:597:597) (602:602:602))
        (PORT datac (227:227:227) (269:269:269))
        (PORT datad (190:190:190) (218:218:218))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1802:1802:1802))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1765:1765:1765))
        (PORT ena (1421:1421:1421) (1429:1429:1429))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1797:1797:1797))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1405:1405:1405) (1428:1428:1428))
        (PORT clrn (1847:1847:1847) (1758:1758:1758))
        (PORT sclr (975:975:975) (1006:1006:1006))
        (PORT sload (1809:1809:1809) (1859:1859:1859))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[27\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (355:355:355))
        (PORT datab (266:266:266) (332:332:332))
        (PORT datac (570:570:570) (591:591:591))
        (PORT datad (1656:1656:1656) (1642:1642:1642))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[27\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1098:1098:1098) (1131:1131:1131))
        (PORT datab (196:196:196) (221:221:221))
        (PORT datad (293:293:293) (294:294:294))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1794:1794:1794))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1095:1095:1095) (1111:1111:1111))
        (PORT clrn (1844:1844:1844) (1755:1755:1755))
        (PORT sclr (1493:1493:1493) (1536:1536:1536))
        (PORT sload (1367:1367:1367) (1426:1426:1426))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[27\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (889:889:889))
        (PORT datab (1287:1287:1287) (1276:1276:1276))
        (PORT datac (206:206:206) (266:266:266))
        (PORT datad (1015:1015:1015) (1033:1033:1033))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src1\[26\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1217:1217:1217) (1258:1258:1258))
        (PORT datab (304:304:304) (383:383:383))
        (PORT datac (876:876:876) (887:887:887))
        (PORT datad (316:316:316) (322:322:322))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1798:1798:1798))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1847:1847:1847) (1759:1759:1759))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[26\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1098:1098:1098) (1132:1132:1132))
        (PORT datab (497:497:497) (475:475:475))
        (PORT datad (308:308:308) (309:309:309))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1794:1794:1794))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (894:894:894) (916:916:916))
        (PORT clrn (1844:1844:1844) (1755:1755:1755))
        (PORT sclr (1493:1493:1493) (1536:1536:1536))
        (PORT sload (1367:1367:1367) (1426:1426:1426))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[26\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (579:579:579) (723:723:723))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1679:1679:1679) (1678:1678:1678))
        (PORT d (537:537:537) (533:533:533))
        (PORT clrn (1949:1949:1949) (1934:1934:1934))
        (IOPATH (posedge clk) q (525:525:525) (475:475:475))
        (IOPATH (negedge clrn) q (629:629:629) (579:579:579))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (84:84:84))
      (HOLD d (posedge clk) (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (801:801:801))
        (PORT datab (1025:1025:1025) (1013:1013:1013))
        (PORT datac (676:676:676) (729:729:729))
        (PORT datad (523:523:523) (518:518:518))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1758:1758:1758))
        (PORT asdata (1118:1118:1118) (1130:1130:1130))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[26\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1869:1869:1869) (1951:1951:1951))
        (PORT datab (795:795:795) (798:798:798))
        (PORT datad (1586:1586:1586) (1599:1599:1599))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[26\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (824:824:824))
        (PORT datab (676:676:676) (694:694:694))
        (PORT datac (1314:1314:1314) (1329:1329:1329))
        (PORT datad (816:816:816) (819:819:819))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data_nxt\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (656:656:656) (677:677:677))
        (PORT datac (557:557:557) (564:564:564))
        (PORT datad (699:699:699) (772:772:772))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1766:1766:1766))
        (PORT ena (1378:1378:1378) (1359:1359:1359))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[26\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (745:745:745))
        (PORT datab (1224:1224:1224) (1217:1217:1217))
        (PORT datac (962:962:962) (964:964:964))
        (PORT datad (797:797:797) (811:811:811))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[28\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (572:572:572))
        (PORT datab (556:556:556) (550:550:550))
        (PORT datad (572:572:572) (579:579:579))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1197:1197:1197) (1201:1201:1201))
        (PORT clrn (1850:1850:1850) (1762:1762:1762))
        (PORT sload (723:723:723) (792:792:792))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~25)
    (DELAY
      (ABSOLUTE
        (PORT datac (586:586:586) (613:613:613))
        (PORT datad (827:827:827) (857:857:857))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[28\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (899:899:899))
        (PORT datab (1006:1006:1006) (1022:1022:1022))
        (PORT datad (603:603:603) (641:641:641))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (922:922:922))
        (PORT datab (364:364:364) (378:378:378))
        (PORT datac (1122:1122:1122) (1174:1174:1174))
        (PORT datad (1182:1182:1182) (1235:1235:1235))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1651:1651:1651) (1654:1654:1654))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[27\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (842:842:842))
        (PORT datab (917:917:917) (956:956:956))
        (PORT datac (2092:2092:2092) (2133:2133:2133))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (561:561:561))
        (PORT datab (1026:1026:1026) (1013:1013:1013))
        (PORT datac (675:675:675) (728:728:728))
        (PORT datad (695:695:695) (758:758:758))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT asdata (1097:1097:1097) (1118:1118:1118))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[25\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1643:1643:1643) (1651:1651:1651))
        (PORT datab (1468:1468:1468) (1493:1493:1493))
        (PORT datad (1119:1119:1119) (1134:1134:1134))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[25\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (623:623:623) (630:630:630))
        (PORT datac (162:162:162) (184:184:184))
        (PORT datad (832:832:832) (836:836:836))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (791:791:791))
        (PORT datab (735:735:735) (807:807:807))
        (PORT datac (2279:2279:2279) (2270:2270:2270))
        (PORT datad (625:625:625) (641:641:641))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1766:1766:1766))
        (PORT ena (1378:1378:1378) (1359:1359:1359))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[25\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (730:730:730))
        (PORT datab (837:837:837) (872:872:872))
        (PORT datad (971:971:971) (943:943:943))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1798:1798:1798))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1086:1086:1086) (1099:1099:1099))
        (PORT clrn (1846:1846:1846) (1760:1760:1760))
        (PORT sclr (1080:1080:1080) (1132:1132:1132))
        (PORT sload (1195:1195:1195) (1290:1290:1290))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[25\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (747:747:747))
        (PORT datab (834:834:834) (850:850:850))
        (PORT datac (208:208:208) (269:269:269))
        (PORT datad (1091:1091:1091) (1108:1108:1108))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[24\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (847:847:847))
        (PORT datab (965:965:965) (1030:1030:1030))
        (PORT datad (814:814:814) (821:821:821))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1797:1797:1797))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1382:1382:1382) (1420:1420:1420))
        (PORT clrn (1847:1847:1847) (1758:1758:1758))
        (PORT sclr (975:975:975) (1006:1006:1006))
        (PORT sload (1809:1809:1809) (1859:1859:1859))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[24\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (623:623:623))
        (PORT datab (578:578:578) (600:600:600))
        (PORT datac (806:806:806) (824:824:824))
        (PORT datad (373:373:373) (405:405:405))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[24\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1181:1181:1181))
        (PORT datab (602:602:602) (608:608:608))
        (PORT datad (719:719:719) (704:704:704))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1792:1792:1792))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (848:848:848) (867:867:867))
        (PORT clrn (1842:1842:1842) (1754:1754:1754))
        (PORT sclr (1503:1503:1503) (1549:1549:1549))
        (PORT sload (1386:1386:1386) (1463:1463:1463))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[24\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (744:744:744))
        (PORT datab (831:831:831) (846:846:846))
        (PORT datac (208:208:208) (268:268:268))
        (PORT datad (1026:1026:1026) (1040:1040:1040))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[23\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (857:857:857))
        (PORT datab (976:976:976) (1042:1042:1042))
        (PORT datad (348:348:348) (359:359:359))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1797:1797:1797))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1897:1897:1897) (1937:1937:1937))
        (PORT clrn (1847:1847:1847) (1758:1758:1758))
        (PORT sclr (975:975:975) (1006:1006:1006))
        (PORT sload (1809:1809:1809) (1859:1859:1859))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1563:1563:1563) (1595:1595:1595))
        (PORT datad (560:560:560) (580:580:580))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[23\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1181:1181:1181))
        (PORT datab (531:531:531) (516:516:516))
        (PORT datad (737:737:737) (719:719:719))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1792:1792:1792))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (649:649:649) (679:679:679))
        (PORT clrn (1842:1842:1842) (1754:1754:1754))
        (PORT sclr (1503:1503:1503) (1549:1549:1549))
        (PORT sload (1386:1386:1386) (1463:1463:1463))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[23\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (579:579:579) (723:723:723))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1677:1677:1677) (1676:1676:1676))
        (PORT d (537:537:537) (533:533:533))
        (PORT clrn (1948:1948:1948) (1933:1933:1933))
        (IOPATH (posedge clk) q (525:525:525) (475:475:475))
        (IOPATH (negedge clrn) q (629:629:629) (579:579:579))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (84:84:84))
      (HOLD d (posedge clk) (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (800:800:800))
        (PORT datab (1026:1026:1026) (1013:1013:1013))
        (PORT datac (674:674:674) (727:727:727))
        (PORT datad (509:509:509) (496:496:496))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT asdata (1094:1094:1094) (1111:1111:1111))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[23\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1645:1645:1645) (1653:1653:1653))
        (PORT datab (1661:1661:1661) (1770:1770:1770))
        (PORT datad (1114:1114:1114) (1129:1129:1129))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[23\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1807:1807:1807) (1810:1810:1810))
        (PORT datab (1088:1088:1088) (1086:1086:1086))
        (PORT datac (590:590:590) (601:601:601))
        (PORT datad (549:549:549) (542:542:542))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (338:338:338))
        (PORT datab (656:656:656) (677:677:677))
        (PORT datad (699:699:699) (772:772:772))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (647:647:647) (681:681:681))
        (PORT clrn (1851:1851:1851) (1766:1766:1766))
        (PORT sload (1341:1341:1341) (1377:1377:1377))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[23\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (746:746:746))
        (PORT datab (801:801:801) (828:828:828))
        (PORT datac (629:629:629) (644:644:644))
        (PORT datad (868:868:868) (915:915:915))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src1\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1264:1264:1264))
        (PORT datab (902:902:902) (914:914:914))
        (PORT datac (326:326:326) (330:330:330))
        (PORT datad (273:273:273) (348:348:348))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1798:1798:1798))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1847:1847:1847) (1759:1759:1759))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[1\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (353:353:353))
        (PORT datab (266:266:266) (332:332:332))
        (PORT datac (793:793:793) (813:813:813))
        (PORT datad (1053:1053:1053) (1085:1085:1085))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[1\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1123:1123:1123))
        (PORT datab (1029:1029:1029) (1002:1002:1002))
        (PORT datad (163:163:163) (185:185:185))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1794:1794:1794))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1119:1119:1119) (1134:1134:1134))
        (PORT clrn (1844:1844:1844) (1755:1755:1755))
        (PORT sclr (1493:1493:1493) (1536:1536:1536))
        (PORT sload (1367:1367:1367) (1426:1426:1426))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[0\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1133:1133:1133))
        (PORT datab (206:206:206) (229:229:229))
        (PORT datad (950:950:950) (934:934:934))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1794:1794:1794))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1102:1102:1102) (1122:1122:1122))
        (PORT clrn (1844:1844:1844) (1755:1755:1755))
        (PORT sclr (1493:1493:1493) (1536:1536:1536))
        (PORT sload (1367:1367:1367) (1426:1426:1426))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_rshift8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (848:848:848))
        (PORT datab (799:799:799) (808:808:808))
        (PORT datac (213:213:213) (275:275:275))
        (PORT datad (202:202:202) (259:259:259))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_rshift8\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (309:309:309) (314:314:314))
        (PORT datad (240:240:240) (305:305:305))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte3_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1852:1852:1852) (1766:1766:1766))
        (PORT ena (1165:1165:1165) (1152:1152:1152))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (516:516:516) (573:573:573))
        (PORT clrn (1852:1852:1852) (1766:1766:1766))
        (PORT sload (1134:1134:1134) (1164:1164:1164))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[22\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (889:889:889))
        (PORT datab (1286:1286:1286) (1274:1274:1274))
        (PORT datac (219:219:219) (276:276:276))
        (PORT datad (1052:1052:1052) (1069:1069:1069))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[21\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (571:571:571) (573:573:573))
        (PORT datac (727:727:727) (712:712:712))
        (PORT datad (1540:1540:1540) (1541:1541:1541))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1811:1811:1811) (1727:1727:1727))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1367:1367:1367) (1408:1408:1408))
        (PORT datad (220:220:220) (278:278:278))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2215:2215:2215) (2180:2180:2180))
        (PORT clk (2116:2116:2116) (2074:2074:2074))
        (PORT ena (5348:5348:5348) (5260:5260:5260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4438:4438:4438) (4589:4589:4589))
        (PORT d[1] (6273:6273:6273) (6411:6411:6411))
        (PORT d[2] (4385:4385:4385) (4612:4612:4612))
        (PORT d[3] (5239:5239:5239) (5431:5431:5431))
        (PORT d[4] (3894:3894:3894) (4054:4054:4054))
        (PORT d[5] (4633:4633:4633) (4737:4737:4737))
        (PORT d[6] (4450:4450:4450) (4555:4555:4555))
        (PORT d[7] (6143:6143:6143) (6249:6249:6249))
        (PORT d[8] (3615:3615:3615) (3696:3696:3696))
        (PORT d[9] (2997:2997:2997) (3109:3109:3109))
        (PORT d[10] (6225:6225:6225) (6397:6397:6397))
        (PORT d[11] (5039:5039:5039) (5080:5080:5080))
        (PORT d[12] (3115:3115:3115) (3213:3213:3213))
        (PORT clk (2113:2113:2113) (2072:2072:2072))
        (PORT ena (5346:5346:5346) (5257:5257:5257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4968:4968:4968) (4864:4864:4864))
        (PORT clk (2113:2113:2113) (2072:2072:2072))
        (PORT ena (5346:5346:5346) (5257:5257:5257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2953:2953:2953) (2957:2957:2957))
        (PORT clk (2113:2113:2113) (2072:2072:2072))
        (PORT ena (5346:5346:5346) (5257:5257:5257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1767:1767:1767) (1823:1823:1823))
        (PORT clk (2116:2116:2116) (2074:2074:2074))
        (PORT ena (5348:5348:5348) (5260:5260:5260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2074:2074:2074))
        (PORT d[0] (5348:5348:5348) (5260:5260:5260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1286:1286:1286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1405:1405:1405) (1424:1424:1424))
        (PORT datab (1687:1687:1687) (1752:1752:1752))
        (PORT datac (1971:1971:1971) (2056:2056:2056))
        (PORT datad (1471:1471:1471) (1524:1524:1524))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2581:2581:2581) (2603:2603:2603))
        (PORT clk (2108:2108:2108) (2068:2068:2068))
        (PORT ena (5871:5871:5871) (5862:5862:5862))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2814:2814:2814) (2862:2862:2862))
        (PORT d[1] (3254:3254:3254) (3233:3233:3233))
        (PORT d[2] (1936:1936:1936) (2032:2032:2032))
        (PORT d[3] (5060:5060:5060) (5195:5195:5195))
        (PORT d[4] (3617:3617:3617) (3773:3773:3773))
        (PORT d[5] (7589:7589:7589) (7552:7552:7552))
        (PORT d[6] (5278:5278:5278) (5419:5419:5419))
        (PORT d[7] (3801:3801:3801) (3811:3811:3811))
        (PORT d[8] (3263:3263:3263) (3327:3327:3327))
        (PORT d[9] (2181:2181:2181) (2291:2291:2291))
        (PORT d[10] (4299:4299:4299) (4377:4377:4377))
        (PORT d[11] (4090:4090:4090) (4223:4223:4223))
        (PORT d[12] (4924:4924:4924) (5094:5094:5094))
        (PORT clk (2105:2105:2105) (2066:2066:2066))
        (PORT ena (5869:5869:5869) (5859:5859:5859))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3145:3145:3145) (3125:3125:3125))
        (PORT clk (2105:2105:2105) (2066:2066:2066))
        (PORT ena (5869:5869:5869) (5859:5859:5859))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4873:4873:4873) (4955:4955:4955))
        (PORT clk (2105:2105:2105) (2066:2066:2066))
        (PORT ena (5869:5869:5869) (5859:5859:5859))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1893:1893:1893) (1927:1927:1927))
        (PORT clk (2108:2108:2108) (2068:2068:2068))
        (PORT ena (5871:5871:5871) (5862:5862:5862))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2068:2068:2068))
        (PORT d[0] (5871:5871:5871) (5862:5862:5862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1279:1279:1279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (1688:1688:1688) (1753:1753:1753))
        (PORT datac (1966:1966:1966) (2050:2050:2050))
        (PORT datad (1430:1430:1430) (1395:1395:1395))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2094:2094:2094))
        (PORT clk (2133:2133:2133) (2090:2090:2090))
        (PORT ena (3183:3183:3183) (3163:3163:3163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3398:3398:3398) (3484:3484:3484))
        (PORT d[1] (6426:6426:6426) (6554:6554:6554))
        (PORT d[2] (1827:1827:1827) (1899:1899:1899))
        (PORT d[3] (4848:4848:4848) (5005:5005:5005))
        (PORT d[4] (4693:4693:4693) (4858:4858:4858))
        (PORT d[5] (3909:3909:3909) (4021:4021:4021))
        (PORT d[6] (4373:4373:4373) (4420:4420:4420))
        (PORT d[7] (3568:3568:3568) (3631:3631:3631))
        (PORT d[8] (2909:2909:2909) (2938:2938:2938))
        (PORT d[9] (3534:3534:3534) (3644:3644:3644))
        (PORT d[10] (3048:3048:3048) (3106:3106:3106))
        (PORT d[11] (2335:2335:2335) (2342:2342:2342))
        (PORT d[12] (3110:3110:3110) (3198:3198:3198))
        (PORT clk (2130:2130:2130) (2088:2088:2088))
        (PORT ena (3181:3181:3181) (3160:3160:3160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2225:2225:2225) (2164:2164:2164))
        (PORT clk (2130:2130:2130) (2088:2088:2088))
        (PORT ena (3181:3181:3181) (3160:3160:3160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2689:2689:2689) (2678:2678:2678))
        (PORT clk (2130:2130:2130) (2088:2088:2088))
        (PORT ena (3181:3181:3181) (3160:3160:3160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1883:1883:1883) (1904:1904:1904))
        (PORT clk (2133:2133:2133) (2090:2090:2090))
        (PORT ena (3183:3183:3183) (3163:3163:3163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2090:2090:2090))
        (PORT d[0] (3183:3183:3183) (3163:3163:3163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1841:1841:1841) (1852:1852:1852))
        (PORT clk (2126:2126:2126) (2085:2085:2085))
        (PORT ena (5085:5085:5085) (5038:5038:5038))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3144:3144:3144) (3231:3231:3231))
        (PORT d[1] (5924:5924:5924) (6047:6047:6047))
        (PORT d[2] (3251:3251:3251) (3371:3371:3371))
        (PORT d[3] (4545:4545:4545) (4710:4710:4710))
        (PORT d[4] (4433:4433:4433) (4596:4596:4596))
        (PORT d[5] (3627:3627:3627) (3734:3734:3734))
        (PORT d[6] (3825:3825:3825) (3861:3861:3861))
        (PORT d[7] (3295:3295:3295) (3356:3356:3356))
        (PORT d[8] (4340:4340:4340) (4403:4403:4403))
        (PORT d[9] (3504:3504:3504) (3612:3612:3612))
        (PORT d[10] (2798:2798:2798) (2859:2859:2859))
        (PORT d[11] (4556:4556:4556) (4696:4696:4696))
        (PORT d[12] (3134:3134:3134) (3235:3235:3235))
        (PORT clk (2123:2123:2123) (2083:2083:2083))
        (PORT ena (5083:5083:5083) (5035:5035:5035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2299:2299:2299) (2248:2248:2248))
        (PORT clk (2123:2123:2123) (2083:2083:2083))
        (PORT ena (5083:5083:5083) (5035:5035:5035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4105:4105:4105) (4135:4135:4135))
        (PORT clk (2123:2123:2123) (2083:2083:2083))
        (PORT ena (5083:5083:5083) (5035:5035:5035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1602:1602:1602) (1612:1612:1612))
        (PORT clk (2126:2126:2126) (2085:2085:2085))
        (PORT ena (5085:5085:5085) (5038:5038:5038))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2085:2085:2085))
        (PORT d[0] (5085:5085:5085) (5038:5038:5038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2086:2086:2086))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2086:2086:2086))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2086:2086:2086))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2086:2086:2086))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1296:1296:1296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1297:1297:1297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (2071:2071:2071))
        (PORT clk (2133:2133:2133) (2089:2089:2089))
        (PORT ena (3427:3427:3427) (3411:3411:3411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2552:2552:2552) (2609:2609:2609))
        (PORT d[1] (6192:6192:6192) (6323:6323:6323))
        (PORT d[2] (2399:2399:2399) (2483:2483:2483))
        (PORT d[3] (4832:4832:4832) (5000:5000:5000))
        (PORT d[4] (4729:4729:4729) (4905:4905:4905))
        (PORT d[5] (3628:3628:3628) (3738:3738:3738))
        (PORT d[6] (4104:4104:4104) (4149:4149:4149))
        (PORT d[7] (3536:3536:3536) (3598:3598:3598))
        (PORT d[8] (2921:2921:2921) (2951:2951:2951))
        (PORT d[9] (3534:3534:3534) (3643:3643:3643))
        (PORT d[10] (3065:3065:3065) (3126:3126:3126))
        (PORT d[11] (2118:2118:2118) (2119:2119:2119))
        (PORT d[12] (2845:2845:2845) (2945:2945:2945))
        (PORT clk (2130:2130:2130) (2087:2087:2087))
        (PORT ena (3425:3425:3425) (3408:3408:3408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3962:3962:3962) (3950:3950:3950))
        (PORT clk (2130:2130:2130) (2087:2087:2087))
        (PORT ena (3425:3425:3425) (3408:3408:3408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (2680:2680:2680))
        (PORT clk (2130:2130:2130) (2087:2087:2087))
        (PORT ena (3425:3425:3425) (3408:3408:3408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1858:1858:1858) (1876:1876:1876))
        (PORT clk (2133:2133:2133) (2089:2089:2089))
        (PORT ena (3427:3427:3427) (3411:3411:3411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2089:2089:2089))
        (PORT d[0] (3427:3427:3427) (3411:3411:3411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1300:1300:1300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2825:2825:2825) (2850:2850:2850))
        (PORT clk (2114:2114:2114) (2070:2070:2070))
        (PORT ena (6142:6142:6142) (6125:6125:6125))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2592:2592:2592) (2647:2647:2647))
        (PORT d[1] (3480:3480:3480) (3457:3457:3457))
        (PORT d[2] (1943:1943:1943) (2039:2039:2039))
        (PORT d[3] (5062:5062:5062) (5198:5198:5198))
        (PORT d[4] (3902:3902:3902) (4064:4064:4064))
        (PORT d[5] (7618:7618:7618) (7583:7583:7583))
        (PORT d[6] (5665:5665:5665) (5837:5837:5837))
        (PORT d[7] (4030:4030:4030) (4042:4042:4042))
        (PORT d[8] (2994:2994:2994) (3054:3054:3054))
        (PORT d[9] (2207:2207:2207) (2321:2321:2321))
        (PORT d[10] (4339:4339:4339) (4419:4419:4419))
        (PORT d[11] (3028:3028:3028) (3094:3094:3094))
        (PORT d[12] (5175:5175:5175) (5345:5345:5345))
        (PORT clk (2111:2111:2111) (2068:2068:2068))
        (PORT ena (6140:6140:6140) (6122:6122:6122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3284:3284:3284) (3251:3251:3251))
        (PORT clk (2111:2111:2111) (2068:2068:2068))
        (PORT ena (6140:6140:6140) (6122:6122:6122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4865:4865:4865) (4946:4946:4946))
        (PORT clk (2111:2111:2111) (2068:2068:2068))
        (PORT ena (6140:6140:6140) (6122:6122:6122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2157:2157:2157) (2185:2185:2185))
        (PORT clk (2114:2114:2114) (2070:2070:2070))
        (PORT ena (6142:6142:6142) (6125:6125:6125))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2070:2070:2070))
        (PORT d[0] (6142:6142:6142) (6125:6125:6125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2071:2071:2071))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2071:2071:2071))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2071:2071:2071))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2071:2071:2071))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1281:1281:1281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1282:1282:1282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (754:754:754))
        (PORT datab (1688:1688:1688) (1753:1753:1753))
        (PORT datac (1954:1954:1954) (2036:2036:2036))
        (PORT datad (939:939:939) (916:916:916))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (794:794:794))
        (PORT datab (2000:2000:2000) (2081:2081:2081))
        (PORT datac (764:764:764) (763:763:763))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (218:218:218))
        (PORT datab (188:188:188) (211:211:211))
        (PORT datac (1944:1944:1944) (2005:2005:2005))
        (PORT datad (158:158:158) (176:176:176))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[21\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (581:581:581) (723:723:723))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1654:1654:1654))
        (PORT d (524:524:524) (521:521:521))
        (PORT clrn (1882:1882:1882) (1849:1849:1849))
        (IOPATH (posedge clk) q (516:516:516) (470:470:470))
        (IOPATH (negedge clrn) q (620:620:620) (574:574:574))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (84:84:84))
      (HOLD d (posedge clk) (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[21\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (833:833:833))
        (PORT datab (990:990:990) (1011:1011:1011))
        (PORT datad (1464:1464:1464) (1516:1516:1516))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (938:938:938) (978:978:978))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT sload (1128:1128:1128) (1210:1210:1210))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[21\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (377:377:377))
        (PORT datab (890:890:890) (900:900:900))
        (PORT datad (1054:1054:1054) (1076:1076:1076))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[21\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (863:863:863))
        (PORT datab (1331:1331:1331) (1327:1327:1327))
        (PORT datac (2283:2283:2283) (2275:2275:2275))
        (PORT datad (533:533:533) (534:534:534))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (215:215:215))
        (PORT datab (657:657:657) (677:677:677))
        (PORT datad (701:701:701) (774:774:774))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (531:531:531) (585:585:585))
        (PORT clrn (1851:1851:1851) (1766:1766:1766))
        (PORT sload (1341:1341:1341) (1377:1377:1377))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[21\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1182:1182:1182))
        (PORT datab (926:926:926) (892:892:892))
        (PORT datad (491:491:491) (473:473:473))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1792:1792:1792))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (663:663:663) (689:689:689))
        (PORT clrn (1842:1842:1842) (1754:1754:1754))
        (PORT sclr (1503:1503:1503) (1549:1549:1549))
        (PORT sload (1386:1386:1386) (1463:1463:1463))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[21\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (862:862:862))
        (PORT datab (1071:1071:1071) (1087:1087:1087))
        (PORT datac (1054:1054:1054) (1064:1064:1064))
        (PORT datad (216:216:216) (272:272:272))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[20\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1151:1151:1151))
        (PORT datab (359:359:359) (372:372:372))
        (PORT datad (749:749:749) (808:808:808))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1797:1797:1797))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1157:1157:1157) (1185:1185:1185))
        (PORT clrn (1847:1847:1847) (1758:1758:1758))
        (PORT sclr (975:975:975) (1006:1006:1006))
        (PORT sload (1809:1809:1809) (1859:1859:1859))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[20\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (659:659:659))
        (PORT datab (650:650:650) (684:684:684))
        (PORT datac (548:548:548) (573:573:573))
        (PORT datad (1008:1008:1008) (1010:1010:1010))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[20\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1182:1182:1182))
        (PORT datab (1308:1308:1308) (1299:1299:1299))
        (PORT datad (318:318:318) (322:322:322))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1792:1792:1792))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (848:848:848) (863:863:863))
        (PORT clrn (1842:1842:1842) (1754:1754:1754))
        (PORT sclr (1503:1503:1503) (1549:1549:1549))
        (PORT sload (1386:1386:1386) (1463:1463:1463))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[20\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (833:833:833))
        (PORT datab (986:986:986) (1006:1006:1006))
        (PORT datad (1466:1466:1466) (1544:1544:1544))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[20\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (864:864:864))
        (PORT datab (890:890:890) (900:900:900))
        (PORT datac (160:160:160) (183:183:183))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[20\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (957:957:957))
        (PORT datab (1559:1559:1559) (1552:1552:1552))
        (PORT datac (1749:1749:1749) (1729:1729:1729))
        (PORT datad (157:157:157) (175:175:175))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1348:1348:1348))
        (PORT datab (820:820:820) (819:819:819))
        (PORT datad (496:496:496) (484:484:484))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (529:529:529) (583:583:583))
        (PORT clrn (1852:1852:1852) (1766:1766:1766))
        (PORT sload (1134:1134:1134) (1164:1164:1164))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[20\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (861:861:861))
        (PORT datab (246:246:246) (305:305:305))
        (PORT datac (1054:1054:1054) (1063:1063:1063))
        (PORT datad (1056:1056:1056) (1087:1087:1087))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[18\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (566:566:566))
        (PORT datab (343:343:343) (353:353:353))
        (PORT datac (602:602:602) (605:605:605))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1762:1762:1762))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (957:957:957))
        (PORT datac (1062:1062:1062) (1092:1092:1092))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (642:642:642) (679:679:679))
        (PORT datac (617:617:617) (669:669:669))
        (PORT datad (244:244:244) (312:312:312))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[18\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (794:794:794))
        (PORT datab (1162:1162:1162) (1210:1210:1210))
        (PORT datad (860:860:860) (879:879:879))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (889:889:889) (937:937:937))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2331:2331:2331) (2326:2326:2326))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1741:1741:1741))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1162:1162:1162) (1180:1180:1180))
        (PORT sload (1862:1862:1862) (1918:1918:1918))
        (PORT ena (1849:1849:1849) (1822:1822:1822))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[18\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (293:293:293))
        (PORT datac (1596:1596:1596) (1647:1647:1647))
        (PORT datad (743:743:743) (761:761:761))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1144:1144:1144))
        (PORT datab (869:869:869) (905:905:905))
        (PORT datac (601:601:601) (619:619:619))
        (PORT datad (1372:1372:1372) (1418:1418:1418))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1646:1646:1646) (1642:1642:1642))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (689:689:689))
        (PORT datab (1123:1123:1123) (1146:1146:1146))
        (PORT datac (689:689:689) (746:746:746))
        (PORT datad (660:660:660) (724:724:724))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1190:1190:1190) (1186:1186:1186))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (673:673:673))
        (PORT datac (1335:1335:1335) (1354:1354:1354))
        (PORT datad (197:197:197) (251:251:251))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (794:794:794))
        (PORT datab (1184:1184:1184) (1203:1203:1203))
        (PORT datac (1115:1115:1115) (1130:1130:1130))
        (PORT datad (205:205:205) (263:263:263))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[33\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (868:868:868))
        (PORT datab (1933:1933:1933) (1972:1972:1972))
        (PORT datac (1854:1854:1854) (1871:1871:1871))
        (PORT datad (349:349:349) (359:359:359))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1720:1720:1720))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1629:1629:1629) (1629:1629:1629))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (689:689:689))
        (PORT datab (894:894:894) (930:930:930))
        (PORT datac (688:688:688) (744:744:744))
        (PORT datad (662:662:662) (726:726:726))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1190:1190:1190) (1186:1186:1186))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (917:917:917))
        (PORT datab (897:897:897) (936:936:936))
        (PORT datac (1368:1368:1368) (1395:1395:1395))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1139:1139:1139) (1157:1157:1157))
        (PORT datab (1180:1180:1180) (1198:1198:1198))
        (PORT datac (208:208:208) (269:269:269))
        (PORT datad (158:158:158) (177:177:177))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1720:1720:1720))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1629:1629:1629) (1629:1629:1629))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (690:690:690))
        (PORT datab (718:718:718) (775:775:775))
        (PORT datac (824:824:824) (850:850:850))
        (PORT datad (664:664:664) (728:728:728))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1190:1190:1190) (1186:1186:1186))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1400:1400:1400) (1428:1428:1428))
        (PORT datab (651:651:651) (684:684:684))
        (PORT datad (821:821:821) (853:853:853))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1148:1148:1148) (1166:1166:1166))
        (PORT datab (1184:1184:1184) (1203:1203:1203))
        (PORT datac (209:209:209) (269:269:269))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1720:1720:1720))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1629:1629:1629) (1629:1629:1629))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (820:820:820))
        (PORT datab (944:944:944) (973:973:973))
        (PORT datac (727:727:727) (814:814:814))
        (PORT datad (361:361:361) (394:394:394))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1465:1465:1465) (1481:1481:1481))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (365:365:365) (402:402:402))
        (PORT datac (1236:1236:1236) (1251:1251:1251))
        (PORT datad (766:766:766) (788:788:788))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (306:306:306))
        (PORT datab (828:828:828) (823:823:823))
        (PORT datac (786:786:786) (783:783:783))
        (PORT datad (157:157:157) (177:177:177))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1761:1761:1761) (1715:1715:1715))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1331:1331:1331) (1307:1307:1307))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (263:263:263))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2331:2331:2331) (2326:2326:2326))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (820:820:820))
        (PORT datab (943:943:943) (972:972:972))
        (PORT datac (727:727:727) (814:814:814))
        (PORT datad (1408:1408:1408) (1398:1398:1398))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1465:1465:1465) (1481:1481:1481))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (723:723:723))
        (PORT datab (392:392:392) (425:425:425))
        (PORT datac (1230:1230:1230) (1245:1245:1245))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (982:982:982))
        (PORT datab (823:823:823) (817:817:817))
        (PORT datac (782:782:782) (779:779:779))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1761:1761:1761) (1715:1715:1715))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1331:1331:1331) (1307:1307:1307))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT asdata (521:521:521) (578:578:578))
        (PORT ena (2331:2331:2331) (2326:2326:2326))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (871:871:871))
        (PORT datab (1214:1214:1214) (1270:1270:1270))
        (PORT datac (592:592:592) (603:603:603))
        (PORT datad (849:849:849) (878:878:878))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1651:1651:1651) (1654:1654:1654))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (388:388:388) (423:423:423))
        (PORT datac (1230:1230:1230) (1244:1244:1244))
        (PORT datad (827:827:827) (857:857:857))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (216:216:216))
        (PORT datab (824:824:824) (818:818:818))
        (PORT datac (783:783:783) (780:780:780))
        (PORT datad (205:205:205) (262:262:262))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1761:1761:1761) (1715:1715:1715))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1331:1331:1331) (1307:1307:1307))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (202:202:202) (259:259:259))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2331:2331:2331) (2326:2326:2326))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1101:1101:1101) (1111:1111:1111))
        (PORT datab (1384:1384:1384) (1417:1417:1417))
        (PORT datac (626:626:626) (645:645:645))
        (PORT datad (650:650:650) (692:692:692))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1696:1696:1696) (1707:1707:1707))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~17)
    (DELAY
      (ABSOLUTE
        (PORT datac (857:857:857) (896:896:896))
        (PORT datad (506:506:506) (523:523:523))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1754:1754:1754))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[15\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (1370:1370:1370) (1412:1412:1412))
        (PORT datac (562:562:562) (595:595:595))
        (PORT datad (197:197:197) (251:251:251))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (929:929:929))
        (PORT datab (636:636:636) (643:643:643))
        (PORT datac (813:813:813) (841:841:841))
        (PORT datad (1179:1179:1179) (1232:1232:1232))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1651:1651:1651) (1654:1654:1654))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[14\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (294:294:294))
        (PORT datab (1350:1350:1350) (1375:1375:1375))
        (PORT datac (510:510:510) (524:524:524))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[33\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (848:848:848))
        (PORT datad (831:831:831) (863:863:863))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|DRsize\.010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1703:1703:1703))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (894:894:894) (878:878:878))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[15\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (868:868:868) (896:896:896))
        (PORT datad (321:321:321) (352:352:352))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (813:813:813))
        (PORT datab (767:767:767) (852:852:852))
        (PORT datac (919:919:919) (953:953:953))
        (PORT datad (577:577:577) (611:611:611))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1465:1465:1465) (1481:1481:1481))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (646:646:646))
        (PORT datab (1657:1657:1657) (1692:1692:1692))
        (PORT datac (843:843:843) (878:878:878))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1351:1351:1351))
        (PORT datab (188:188:188) (210:210:210))
        (PORT datac (1611:1611:1611) (1634:1634:1634))
        (PORT datad (589:589:589) (626:626:626))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1718:1718:1718))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1135:1135:1135) (1126:1126:1126))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1725:1725:1725))
        (PORT asdata (1128:1128:1128) (1128:1128:1128))
        (PORT ena (2332:2332:2332) (2311:2311:2311))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1167:1167:1167))
        (PORT datab (639:639:639) (686:686:686))
        (PORT datac (1060:1060:1060) (1073:1073:1073))
        (PORT datad (628:628:628) (670:670:670))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1640:1640:1640) (1636:1636:1636))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~71)
    (DELAY
      (ABSOLUTE
        (PORT datab (1931:1931:1931) (1970:1970:1970))
        (PORT datac (892:892:892) (938:938:938))
        (PORT datad (616:616:616) (655:655:655))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (402:402:402))
        (PORT datab (1031:1031:1031) (1049:1049:1049))
        (PORT datac (290:290:290) (290:290:290))
        (PORT datad (225:225:225) (283:283:283))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1702:1702:1702))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (473:473:473) (490:490:490))
        (PORT sload (2419:2419:2419) (2424:2424:2424))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (224:224:224) (282:282:282))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1728:1728:1728))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2038:2038:2038) (2008:2008:2008))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (813:813:813))
        (PORT datab (767:767:767) (852:852:852))
        (PORT datac (920:920:920) (954:954:954))
        (PORT datad (797:797:797) (814:814:814))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1465:1465:1465) (1481:1481:1481))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (437:437:437))
        (PORT datab (607:607:607) (651:651:651))
        (PORT datac (1233:1233:1233) (1247:1247:1247))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (216:216:216))
        (PORT datab (826:826:826) (820:820:820))
        (PORT datac (784:784:784) (781:781:781))
        (PORT datad (203:203:203) (259:259:259))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1761:1761:1761) (1715:1715:1715))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1331:1331:1331) (1307:1307:1307))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT asdata (648:648:648) (681:681:681))
        (PORT ena (2331:2331:2331) (2326:2326:2326))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1152:1152:1152))
        (PORT datab (1401:1401:1401) (1445:1445:1445))
        (PORT datac (582:582:582) (587:587:587))
        (PORT datad (600:600:600) (640:640:640))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1646:1646:1646) (1642:1642:1642))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (710:710:710))
        (PORT datad (215:215:215) (271:271:271))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[13\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (1372:1372:1372) (1403:1403:1403))
        (PORT datac (815:815:815) (844:844:844))
        (PORT datad (198:198:198) (253:253:253))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[12\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (877:877:877))
        (PORT datab (1164:1164:1164) (1213:1213:1213))
        (PORT datad (772:772:772) (759:759:759))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1741:1741:1741))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (912:912:912) (949:949:949))
        (PORT sload (1862:1862:1862) (1918:1918:1918))
        (PORT ena (1849:1849:1849) (1822:1822:1822))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[12\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (603:603:603) (638:638:638))
        (PORT datac (1621:1621:1621) (1669:1669:1669))
        (PORT datad (204:204:204) (262:262:262))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[11\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (884:884:884))
        (PORT datab (957:957:957) (1009:1009:1009))
        (PORT datad (609:609:609) (626:626:626))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1418:1418:1418) (1439:1439:1439))
        (PORT sload (1382:1382:1382) (1440:1440:1440))
        (PORT ena (1361:1361:1361) (1342:1342:1342))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~73)
    (DELAY
      (ABSOLUTE
        (PORT datab (1658:1658:1658) (1694:1694:1694))
        (PORT datac (621:621:621) (668:668:668))
        (PORT datad (593:593:593) (632:632:632))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1351:1351:1351))
        (PORT datab (189:189:189) (212:212:212))
        (PORT datac (1611:1611:1611) (1634:1634:1634))
        (PORT datad (215:215:215) (271:271:271))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1718:1718:1718))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1135:1135:1135) (1126:1126:1126))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1725:1725:1725))
        (PORT asdata (934:934:934) (970:970:970))
        (PORT ena (2332:2332:2332) (2311:2311:2311))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (689:689:689))
        (PORT datab (654:654:654) (691:691:691))
        (PORT datac (687:687:687) (744:744:744))
        (PORT datad (663:663:663) (727:727:727))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1190:1190:1190) (1186:1186:1186))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (670:670:670))
        (PORT datac (1625:1625:1625) (1665:1665:1665))
        (PORT datad (201:201:201) (259:259:259))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1330:1330:1330) (1352:1352:1352))
        (PORT datab (189:189:189) (213:213:213))
        (PORT datac (1612:1612:1612) (1635:1635:1635))
        (PORT datad (215:215:215) (271:271:271))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1718:1718:1718))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1135:1135:1135) (1126:1126:1126))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1725:1725:1725))
        (PORT asdata (1137:1137:1137) (1162:1162:1162))
        (PORT ena (2332:2332:2332) (2311:2311:2311))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (924:924:924))
        (PORT datab (1212:1212:1212) (1268:1268:1268))
        (PORT datac (589:589:589) (601:601:601))
        (PORT datad (829:829:829) (862:862:862))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1651:1651:1651) (1654:1654:1654))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[10\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (642:642:642) (675:675:675))
        (PORT datac (1622:1622:1622) (1670:1670:1670))
        (PORT datad (805:805:805) (827:827:827))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[9\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (663:663:663))
        (PORT datab (1123:1123:1123) (1132:1132:1132))
        (PORT datad (926:926:926) (973:973:973))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (881:881:881) (907:907:907))
        (PORT sload (1382:1382:1382) (1440:1440:1440))
        (PORT ena (1361:1361:1361) (1342:1342:1342))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1398:1398:1398) (1436:1436:1436))
        (PORT datac (1249:1249:1249) (1257:1257:1257))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1738:1738:1738))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[9\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (932:932:932))
        (PORT datac (1885:1885:1885) (1941:1941:1941))
        (PORT datad (197:197:197) (252:252:252))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (642:642:642) (678:678:678))
        (PORT datac (616:616:616) (668:668:668))
        (PORT datad (243:243:243) (310:310:310))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[8\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1123:1123:1123))
        (PORT datab (958:958:958) (1009:1009:1009))
        (PORT datad (547:547:547) (554:554:554))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1174:1174:1174) (1211:1211:1211))
        (PORT sload (1382:1382:1382) (1440:1440:1440))
        (PORT ena (1361:1361:1361) (1342:1342:1342))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|DRsize\.000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1703:1703:1703))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (894:894:894) (878:878:878))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (393:393:393))
        (PORT datad (624:624:624) (668:668:668))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (599:599:599))
        (PORT datab (324:324:324) (331:331:331))
        (PORT datac (203:203:203) (261:261:261))
        (PORT datad (184:184:184) (206:206:206))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1702:1702:1702))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (597:597:597) (588:588:588))
        (PORT sload (2419:2419:2419) (2424:2424:2424))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (803:803:803) (820:820:820))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1725:1725:1725))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2332:2332:2332) (2311:2311:2311))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (427:427:427))
        (PORT datac (352:352:352) (392:392:392))
        (PORT datad (318:318:318) (350:350:350))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1744:1744:1744))
        (PORT asdata (871:871:871) (872:872:872))
        (PORT ena (1190:1190:1190) (1186:1186:1186))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1657:1657:1657) (1693:1693:1693))
        (PORT datac (595:595:595) (628:628:628))
        (PORT datad (329:329:329) (364:364:364))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1331:1331:1331) (1353:1353:1353))
        (PORT datab (189:189:189) (210:210:210))
        (PORT datac (1614:1614:1614) (1636:1636:1636))
        (PORT datad (607:607:607) (641:641:641))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1718:1718:1718))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1135:1135:1135) (1126:1126:1126))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (623:623:623) (667:667:667))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1728:1728:1728))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2038:2038:2038) (2008:2008:2008))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (765:765:765) (851:851:851))
        (PORT datac (717:717:717) (773:773:773))
        (PORT datad (779:779:779) (788:788:788))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1465:1465:1465) (1481:1481:1481))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (613:613:613) (644:644:644))
        (PORT datac (1624:1624:1624) (1661:1661:1661))
        (PORT datad (595:595:595) (640:640:640))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (216:216:216))
        (PORT datab (1661:1661:1661) (1694:1694:1694))
        (PORT datac (1277:1277:1277) (1294:1294:1294))
        (PORT datad (215:215:215) (272:272:272))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1712:1712:1712))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1114:1114:1114) (1106:1106:1106))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (354:354:354) (388:388:388))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1725:1725:1725))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2332:2332:2332) (2311:2311:2311))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (814:814:814))
        (PORT datab (766:766:766) (852:852:852))
        (PORT datac (587:587:587) (627:627:627))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1465:1465:1465) (1481:1481:1481))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1660:1660:1660) (1700:1700:1700))
        (PORT datab (884:884:884) (918:918:918))
        (PORT datac (609:609:609) (656:656:656))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (359:359:359))
        (PORT datab (248:248:248) (307:307:307))
        (PORT datac (1276:1276:1276) (1293:1293:1293))
        (PORT datad (1629:1629:1629) (1657:1657:1657))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1712:1712:1712))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1114:1114:1114) (1106:1106:1106))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (352:352:352) (385:385:385))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1725:1725:1725))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2332:2332:2332) (2311:2311:2311))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (816:816:816))
        (PORT datab (952:952:952) (982:982:982))
        (PORT datac (728:728:728) (815:815:815))
        (PORT datad (1046:1046:1046) (1064:1064:1064))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1465:1465:1465) (1481:1481:1481))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1659:1659:1659) (1699:1699:1699))
        (PORT datab (615:615:615) (646:646:646))
        (PORT datac (591:591:591) (636:636:636))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (216:216:216))
        (PORT datab (1662:1662:1662) (1694:1694:1694))
        (PORT datac (1278:1278:1278) (1295:1295:1295))
        (PORT datad (216:216:216) (271:271:271))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1712:1712:1712))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1114:1114:1114) (1106:1106:1106))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (590:590:590) (626:626:626))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1728:1728:1728))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2038:2038:2038) (2008:2008:2008))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (707:707:707))
        (PORT datab (1087:1087:1087) (1099:1099:1099))
        (PORT datac (603:603:603) (647:647:647))
        (PORT datad (609:609:609) (654:654:654))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1640:1640:1640) (1636:1636:1636))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1658:1658:1658) (1698:1698:1698))
        (PORT datac (583:583:583) (621:621:621))
        (PORT datad (729:729:729) (749:749:749))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (216:216:216))
        (PORT datab (1661:1661:1661) (1694:1694:1694))
        (PORT datac (1277:1277:1277) (1294:1294:1294))
        (PORT datad (216:216:216) (273:273:273))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1712:1712:1712))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1114:1114:1114) (1106:1106:1106))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (371:371:371) (406:406:406))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1725:1725:1725))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2332:2332:2332) (2311:2311:2311))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (690:690:690))
        (PORT datab (617:617:617) (656:656:656))
        (PORT datac (686:686:686) (742:742:742))
        (PORT datad (665:665:665) (730:730:730))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1190:1190:1190) (1186:1186:1186))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (395:395:395))
        (PORT datab (1358:1358:1358) (1377:1377:1377))
        (PORT datad (606:606:606) (650:650:650))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (315:315:315))
        (PORT datab (1663:1663:1663) (1695:1695:1695))
        (PORT datac (1279:1279:1279) (1296:1296:1296))
        (PORT datad (1122:1122:1122) (1067:1067:1067))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1712:1712:1712))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1114:1114:1114) (1106:1106:1106))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (355:355:355) (387:387:387))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1725:1725:1725))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2332:2332:2332) (2311:2311:2311))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (819:819:819))
        (PORT datab (945:945:945) (974:974:974))
        (PORT datac (727:727:727) (814:814:814))
        (PORT datad (1034:1034:1034) (1038:1038:1038))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1465:1465:1465) (1481:1481:1481))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|Mux30\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (846:846:846))
        (PORT datab (653:653:653) (697:697:697))
        (PORT datac (761:761:761) (778:778:778))
        (PORT datad (830:830:830) (861:861:861))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (243:243:243))
        (PORT datab (189:189:189) (211:211:211))
        (PORT datad (616:616:616) (656:656:656))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (532:532:532) (528:528:528))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1712:1712:1712))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (527:527:527) (580:580:580))
        (PORT sload (2177:2177:2177) (2249:2249:2249))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (377:377:377) (415:415:415))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1725:1725:1725))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2332:2332:2332) (2311:2311:2311))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (815:815:815))
        (PORT datab (954:954:954) (984:984:984))
        (PORT datac (728:728:728) (816:816:816))
        (PORT datad (583:583:583) (619:619:619))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1465:1465:1465) (1481:1481:1481))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1655:1655:1655) (1695:1695:1695))
        (PORT datab (845:845:845) (872:872:872))
        (PORT datad (578:578:578) (609:609:609))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1328:1328:1328))
        (PORT datab (1660:1660:1660) (1693:1693:1693))
        (PORT datac (221:221:221) (280:280:280))
        (PORT datad (157:157:157) (175:175:175))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1712:1712:1712))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1114:1114:1114) (1106:1106:1106))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1725:1725:1725))
        (PORT asdata (688:688:688) (721:721:721))
        (PORT ena (2332:2332:2332) (2311:2311:2311))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (821:821:821))
        (PORT datab (942:942:942) (971:971:971))
        (PORT datac (726:726:726) (814:814:814))
        (PORT datad (963:963:963) (959:959:959))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1465:1465:1465) (1481:1481:1481))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1658:1658:1658) (1698:1698:1698))
        (PORT datac (891:891:891) (936:936:936))
        (PORT datad (593:593:593) (627:627:627))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (216:216:216))
        (PORT datab (1662:1662:1662) (1695:1695:1695))
        (PORT datac (1278:1278:1278) (1296:1296:1296))
        (PORT datad (216:216:216) (272:272:272))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1712:1712:1712))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1114:1114:1114) (1106:1106:1106))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT asdata (1182:1182:1182) (1206:1206:1206))
        (PORT ena (2347:2347:2347) (2350:2350:2350))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1093:1093:1093))
        (PORT datab (965:965:965) (1017:1017:1017))
        (PORT datac (840:840:840) (852:852:852))
        (PORT datad (820:820:820) (820:820:820))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1361:1361:1361) (1342:1342:1342))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[6\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (292:292:292))
        (PORT datab (892:892:892) (933:933:933))
        (PORT datad (1226:1226:1226) (1232:1232:1232))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (644:644:644) (680:680:680))
        (PORT datac (619:619:619) (671:671:671))
        (PORT datad (245:245:245) (314:314:314))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (645:645:645))
        (PORT datab (966:966:966) (1018:1018:1018))
        (PORT datad (985:985:985) (977:977:977))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (906:906:906) (931:931:931))
        (PORT sload (1382:1382:1382) (1440:1440:1440))
        (PORT ena (1361:1361:1361) (1342:1342:1342))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[5\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (824:824:824) (847:847:847))
        (PORT datac (1345:1345:1345) (1382:1382:1382))
        (PORT datad (604:604:604) (648:648:648))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (692:692:692))
        (PORT datab (960:960:960) (1012:1012:1012))
        (PORT datad (607:607:607) (624:624:624))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (878:878:878) (904:904:904))
        (PORT sload (1382:1382:1382) (1440:1440:1440))
        (PORT ena (1361:1361:1361) (1342:1342:1342))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (287:287:287))
        (PORT datac (1339:1339:1339) (1378:1378:1378))
        (PORT datad (850:850:850) (893:893:893))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (658:658:658))
        (PORT datab (644:644:644) (658:658:658))
        (PORT datad (931:931:931) (978:978:978))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (908:908:908) (939:939:939))
        (PORT sload (1382:1382:1382) (1440:1440:1440))
        (PORT ena (1361:1361:1361) (1342:1342:1342))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (246:246:246) (303:303:303))
        (PORT datac (1065:1065:1065) (1101:1101:1101))
        (PORT datad (1229:1229:1229) (1236:1236:1236))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1171:1171:1171))
        (PORT datab (634:634:634) (647:647:647))
        (PORT datac (589:589:589) (628:628:628))
        (PORT datad (877:877:877) (916:916:916))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1393:1393:1393) (1394:1394:1394))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (901:901:901))
        (PORT datac (872:872:872) (912:912:912))
        (PORT datad (847:847:847) (888:888:888))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (661:661:661))
        (PORT datab (659:659:659) (679:679:679))
        (PORT datad (929:929:929) (976:976:976))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (912:912:912) (950:950:950))
        (PORT sload (1382:1382:1382) (1440:1440:1440))
        (PORT ena (1361:1361:1361) (1342:1342:1342))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (896:896:896) (937:937:937))
        (PORT datac (805:805:805) (824:824:824))
        (PORT datad (857:857:857) (897:897:897))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (803:803:803))
        (PORT datab (1024:1024:1024) (1011:1011:1011))
        (PORT datac (679:679:679) (732:732:732))
        (PORT datad (570:570:570) (578:578:578))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT asdata (1275:1275:1275) (1278:1278:1278))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[19\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (832:832:832))
        (PORT datab (1690:1690:1690) (1797:1797:1797))
        (PORT datad (955:955:955) (973:973:973))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[19\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (890:890:890) (900:900:900))
        (PORT datac (1643:1643:1643) (1686:1686:1686))
        (PORT datad (798:798:798) (814:814:814))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[19\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1467:1467:1467) (1479:1479:1479))
        (PORT datab (834:834:834) (833:833:833))
        (PORT datac (325:325:325) (337:337:337))
        (PORT datad (1533:1533:1533) (1539:1539:1539))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1340:1340:1340))
        (PORT datab (818:818:818) (816:816:816))
        (PORT datad (551:551:551) (554:554:554))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (518:518:518) (573:573:573))
        (PORT clrn (1852:1852:1852) (1766:1766:1766))
        (PORT sload (1134:1134:1134) (1164:1164:1164))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[19\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1372:1372:1372) (1409:1409:1409))
        (PORT datab (799:799:799) (793:793:793))
        (PORT datad (164:164:164) (185:185:185))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1786:1786:1786))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1497:1497:1497) (1477:1477:1477))
        (PORT clrn (1839:1839:1839) (1753:1753:1753))
        (PORT sclr (1328:1328:1328) (1386:1386:1386))
        (PORT sload (1419:1419:1419) (1494:1494:1494))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[19\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1180:1180:1180) (1230:1230:1230))
        (PORT datab (978:978:978) (1040:1040:1040))
        (PORT datac (876:876:876) (897:897:897))
        (PORT datad (228:228:228) (288:288:288))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (545:545:545))
        (PORT datab (1258:1258:1258) (1234:1234:1234))
        (PORT datac (1097:1097:1097) (1104:1104:1104))
        (PORT datad (1110:1110:1110) (1144:1144:1144))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1762:1762:1762))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1551:1551:1551) (1579:1579:1579))
        (PORT datac (790:790:790) (810:810:810))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_mem_byte_en\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1219:1219:1219))
        (PORT datab (602:602:602) (601:601:601))
        (PORT datac (594:594:594) (598:598:598))
        (PORT datad (1332:1332:1332) (1354:1354:1354))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_byteenable\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1811:1811:1811) (1727:1727:1727))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[32\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (935:935:935))
        (PORT datab (883:883:883) (923:923:923))
        (PORT datac (776:776:776) (803:803:803))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|byteenable\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1753:1753:1753))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_byteenable\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1439:1439:1439) (1485:1485:1485))
        (PORT datac (200:200:200) (257:257:257))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (985:985:985))
        (PORT datab (696:696:696) (737:737:737))
        (PORT datac (555:555:555) (558:558:558))
        (PORT datad (745:745:745) (744:744:744))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT asdata (1619:1619:1619) (1638:1638:1638))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[18\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (832:832:832))
        (PORT datab (1657:1657:1657) (1750:1750:1750))
        (PORT datad (956:956:956) (974:974:974))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1112:1112:1112) (1117:1117:1117))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT sload (1128:1128:1128) (1210:1210:1210))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[18\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (936:936:936))
        (PORT datab (1048:1048:1048) (1053:1053:1053))
        (PORT datad (767:767:767) (773:773:773))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[18\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1168:1168:1168) (1172:1172:1172))
        (PORT datab (2385:2385:2385) (2371:2371:2371))
        (PORT datac (161:161:161) (182:182:182))
        (PORT datad (1204:1204:1204) (1191:1191:1191))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (617:617:617))
        (PORT datab (737:737:737) (810:810:810))
        (PORT datad (544:544:544) (548:548:548))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1272:1272:1272) (1269:1269:1269))
        (PORT clrn (1851:1851:1851) (1766:1766:1766))
        (PORT sload (1341:1341:1341) (1377:1377:1377))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[18\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1369:1369:1369) (1406:1406:1406))
        (PORT datab (815:815:815) (803:803:803))
        (PORT datad (165:165:165) (186:186:186))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1786:1786:1786))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1325:1325:1325) (1328:1328:1328))
        (PORT clrn (1839:1839:1839) (1753:1753:1753))
        (PORT sclr (1328:1328:1328) (1386:1386:1386))
        (PORT sload (1419:1419:1419) (1494:1494:1494))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[18\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (310:310:310))
        (PORT datab (1624:1624:1624) (1656:1656:1656))
        (PORT datac (671:671:671) (713:713:713))
        (PORT datad (799:799:799) (813:813:813))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[11\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1040:1040:1040))
        (PORT datab (1363:1363:1363) (1406:1406:1406))
        (PORT datac (1372:1372:1372) (1396:1396:1396))
        (PORT datad (888:888:888) (930:930:930))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1794:1794:1794))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1844:1844:1844) (1755:1755:1755))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (232:232:232) (292:292:292))
        (PORT datac (1539:1539:1539) (1551:1551:1551))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[11\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (528:528:528))
        (PORT datab (195:195:195) (219:219:219))
        (PORT datad (862:862:862) (904:904:904))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1794:1794:1794))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (889:889:889) (916:916:916))
        (PORT clrn (1844:1844:1844) (1755:1755:1755))
        (PORT sclr (1336:1336:1336) (1394:1394:1394))
        (PORT sload (1380:1380:1380) (1440:1440:1440))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[47\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1350:1350:1350))
        (PORT datab (1355:1355:1355) (1376:1376:1376))
        (PORT datac (573:573:573) (603:603:603))
        (PORT datad (615:615:615) (662:662:662))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2060:2060:2060) (2125:2125:2125))
        (PORT clk (2114:2114:2114) (2071:2071:2071))
        (PORT ena (5027:5027:5027) (4941:4941:4941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4165:4165:4165) (4312:4312:4312))
        (PORT d[1] (6088:6088:6088) (6236:6236:6236))
        (PORT d[2] (4092:4092:4092) (4308:4308:4308))
        (PORT d[3] (4948:4948:4948) (5125:5125:5125))
        (PORT d[4] (3649:3649:3649) (3806:3806:3806))
        (PORT d[5] (4613:4613:4613) (4714:4714:4714))
        (PORT d[6] (4185:4185:4185) (4270:4270:4270))
        (PORT d[7] (5896:5896:5896) (5995:5995:5995))
        (PORT d[8] (3307:3307:3307) (3377:3377:3377))
        (PORT d[9] (2719:2719:2719) (2826:2826:2826))
        (PORT d[10] (5931:5931:5931) (6096:6096:6096))
        (PORT d[11] (4732:4732:4732) (4759:4759:4759))
        (PORT d[12] (5501:5501:5501) (5715:5715:5715))
        (PORT clk (2111:2111:2111) (2069:2069:2069))
        (PORT ena (5025:5025:5025) (4938:4938:4938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4525:4525:4525) (4611:4611:4611))
        (PORT clk (2111:2111:2111) (2069:2069:2069))
        (PORT ena (5025:5025:5025) (4938:4938:4938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3868:3868:3868) (3885:3885:3885))
        (PORT clk (2111:2111:2111) (2069:2069:2069))
        (PORT ena (5025:5025:5025) (4938:4938:4938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1750:1750:1750) (1799:1799:1799))
        (PORT clk (2114:2114:2114) (2071:2071:2071))
        (PORT ena (5027:5027:5027) (4941:4941:4941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2071:2071:2071))
        (PORT d[0] (5027:5027:5027) (4941:4941:4941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1282:1282:1282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1283:1283:1283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2459:2459:2459) (2521:2521:2521))
        (PORT datab (2974:2974:2974) (3028:3028:3028))
        (PORT datac (1470:1470:1470) (1448:1448:1448))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2201:2201:2201) (2298:2298:2298))
        (PORT clk (2051:2051:2051) (2013:2013:2013))
        (PORT ena (4660:4660:4660) (4546:4546:4546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3239:3239:3239) (3342:3342:3342))
        (PORT d[1] (4925:4925:4925) (5033:5033:5033))
        (PORT d[2] (3562:3562:3562) (3684:3684:3684))
        (PORT d[3] (3991:3991:3991) (4124:4124:4124))
        (PORT d[4] (4290:4290:4290) (4491:4491:4491))
        (PORT d[5] (3591:3591:3591) (3698:3698:3698))
        (PORT d[6] (3780:3780:3780) (3834:3834:3834))
        (PORT d[7] (4490:4490:4490) (4556:4556:4556))
        (PORT d[8] (4489:4489:4489) (4620:4620:4620))
        (PORT d[9] (2339:2339:2339) (2426:2426:2426))
        (PORT d[10] (3456:3456:3456) (3474:3474:3474))
        (PORT d[11] (3552:3552:3552) (3528:3528:3528))
        (PORT d[12] (4043:4043:4043) (4184:4184:4184))
        (PORT clk (2048:2048:2048) (2011:2011:2011))
        (PORT ena (4658:4658:4658) (4543:4543:4543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2711:2711:2711) (2638:2638:2638))
        (PORT clk (2048:2048:2048) (2011:2011:2011))
        (PORT ena (4658:4658:4658) (4543:4543:4543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3233:3233:3233) (3212:3212:3212))
        (PORT clk (2048:2048:2048) (2011:2011:2011))
        (PORT ena (4658:4658:4658) (4543:4543:4543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2241:2241:2241) (2301:2301:2301))
        (PORT clk (2051:2051:2051) (2013:2013:2013))
        (PORT ena (4660:4660:4660) (4546:4546:4546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2013:2013:2013))
        (PORT d[0] (4660:4660:4660) (4546:4546:4546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1224:1224:1224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1225:1225:1225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1225:1225:1225))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1225:1225:1225))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2456:2456:2456) (2517:2517:2517))
        (PORT datab (1092:1092:1092) (1092:1092:1092))
        (PORT datac (2937:2937:2937) (2995:2995:2995))
        (PORT datad (318:318:318) (325:325:325))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2102:2102:2102) (2175:2175:2175))
        (PORT clk (2112:2112:2112) (2068:2068:2068))
        (PORT ena (5068:5068:5068) (4985:4985:4985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4164:4164:4164) (4311:4311:4311))
        (PORT d[1] (5982:5982:5982) (6112:6112:6112))
        (PORT d[2] (4112:4112:4112) (4329:4329:4329))
        (PORT d[3] (4946:4946:4946) (5132:5132:5132))
        (PORT d[4] (3649:3649:3649) (3808:3808:3808))
        (PORT d[5] (4359:4359:4359) (4456:4456:4456))
        (PORT d[6] (4175:4175:4175) (4260:4260:4260))
        (PORT d[7] (5864:5864:5864) (5962:5962:5962))
        (PORT d[8] (3330:3330:3330) (3402:3402:3402))
        (PORT d[9] (2730:2730:2730) (2836:2836:2836))
        (PORT d[10] (5954:5954:5954) (6120:6120:6120))
        (PORT d[11] (4748:4748:4748) (4777:4777:4777))
        (PORT d[12] (5500:5500:5500) (5714:5714:5714))
        (PORT clk (2109:2109:2109) (2066:2066:2066))
        (PORT ena (5066:5066:5066) (4982:4982:4982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3735:3735:3735) (3744:3744:3744))
        (PORT clk (2109:2109:2109) (2066:2066:2066))
        (PORT ena (5066:5066:5066) (4982:4982:4982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3885:3885:3885) (3907:3907:3907))
        (PORT clk (2109:2109:2109) (2066:2066:2066))
        (PORT ena (5066:5066:5066) (4982:4982:4982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1746:1746:1746) (1800:1800:1800))
        (PORT clk (2112:2112:2112) (2068:2068:2068))
        (PORT ena (5068:5068:5068) (4985:4985:4985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2068:2068:2068))
        (PORT d[0] (5068:5068:5068) (4985:4985:4985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1279:1279:1279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2220:2220:2220) (2321:2321:2321))
        (PORT clk (2080:2080:2080) (2041:2041:2041))
        (PORT ena (4918:4918:4918) (4795:4795:4795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3802:3802:3802) (3912:3912:3912))
        (PORT d[1] (5453:5453:5453) (5573:5573:5573))
        (PORT d[2] (2782:2782:2782) (2932:2932:2932))
        (PORT d[3] (4287:4287:4287) (4438:4438:4438))
        (PORT d[4] (4867:4867:4867) (5077:5077:5077))
        (PORT d[5] (3391:3391:3391) (3507:3507:3507))
        (PORT d[6] (4341:4341:4341) (4407:4407:4407))
        (PORT d[7] (2409:2409:2409) (2434:2434:2434))
        (PORT d[8] (5016:5016:5016) (5160:5160:5160))
        (PORT d[9] (2645:2645:2645) (2740:2740:2740))
        (PORT d[10] (4018:4018:4018) (4049:4049:4049))
        (PORT d[11] (4384:4384:4384) (4373:4373:4373))
        (PORT d[12] (4056:4056:4056) (4218:4218:4218))
        (PORT clk (2077:2077:2077) (2039:2039:2039))
        (PORT ena (4916:4916:4916) (4792:4792:4792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3210:3210:3210) (3128:3128:3128))
        (PORT clk (2077:2077:2077) (2039:2039:2039))
        (PORT ena (4916:4916:4916) (4792:4792:4792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2615:2615:2615) (2558:2558:2558))
        (PORT clk (2077:2077:2077) (2039:2039:2039))
        (PORT ena (4916:4916:4916) (4792:4792:4792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2767:2767:2767) (2834:2834:2834))
        (PORT clk (2080:2080:2080) (2041:2041:2041))
        (PORT ena (4918:4918:4918) (4795:4795:4795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2041:2041:2041))
        (PORT d[0] (4918:4918:4918) (4795:4795:4795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2042:2042:2042))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2042:2042:2042))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2042:2042:2042))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2042:2042:2042))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1252:1252:1252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1253:1253:1253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2304:2304:2304))
        (PORT clk (2085:2085:2085) (2043:2043:2043))
        (PORT ena (3995:3995:3995) (4022:4022:4022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4074:4074:4074) (4184:4184:4184))
        (PORT d[1] (5671:5671:5671) (5790:5790:5790))
        (PORT d[2] (3420:3420:3420) (3593:3593:3593))
        (PORT d[3] (4536:4536:4536) (4686:4686:4686))
        (PORT d[4] (3758:3758:3758) (3938:3938:3938))
        (PORT d[5] (3399:3399:3399) (3515:3515:3515))
        (PORT d[6] (4643:4643:4643) (4716:4716:4716))
        (PORT d[7] (2408:2408:2408) (2431:2431:2431))
        (PORT d[8] (5023:5023:5023) (5167:5167:5167))
        (PORT d[9] (2948:2948:2948) (3050:3050:3050))
        (PORT d[10] (4005:4005:4005) (4031:4031:4031))
        (PORT d[11] (2336:2336:2336) (2321:2321:2321))
        (PORT d[12] (4306:4306:4306) (4469:4469:4469))
        (PORT clk (2082:2082:2082) (2041:2041:2041))
        (PORT ena (3993:3993:3993) (4019:4019:4019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3200:3200:3200) (3127:3127:3127))
        (PORT clk (2082:2082:2082) (2041:2041:2041))
        (PORT ena (3993:3993:3993) (4019:4019:4019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2625:2625:2625) (2586:2586:2586))
        (PORT clk (2082:2082:2082) (2041:2041:2041))
        (PORT ena (3993:3993:3993) (4019:4019:4019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3004:3004:3004) (3072:3072:3072))
        (PORT clk (2085:2085:2085) (2043:2043:2043))
        (PORT ena (3995:3995:3995) (4022:4022:4022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2043:2043:2043))
        (PORT d[0] (3995:3995:3995) (4022:4022:4022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2044:2044:2044))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2044:2044:2044))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2044:2044:2044))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2044:2044:2044))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1255:1255:1255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1255:1255:1255))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1255:1255:1255))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2067:2067:2067) (2131:2131:2131))
        (PORT clk (2081:2081:2081) (2039:2039:2039))
        (PORT ena (4505:4505:4505) (4431:4431:4431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3591:3591:3591) (3726:3726:3726))
        (PORT d[1] (5498:5498:5498) (5623:5623:5623))
        (PORT d[2] (3558:3558:3558) (3767:3767:3767))
        (PORT d[3] (4105:4105:4105) (4271:4271:4271))
        (PORT d[4] (3101:3101:3101) (3249:3249:3249))
        (PORT d[5] (3855:3855:3855) (3946:3946:3946))
        (PORT d[6] (3623:3623:3623) (3689:3689:3689))
        (PORT d[7] (5317:5317:5317) (5405:5405:5405))
        (PORT d[8] (4151:4151:4151) (4246:4246:4246))
        (PORT d[9] (2208:2208:2208) (2310:2310:2310))
        (PORT d[10] (5346:5346:5346) (5502:5502:5502))
        (PORT d[11] (4424:4424:4424) (4442:4442:4442))
        (PORT d[12] (4961:4961:4961) (5169:5169:5169))
        (PORT clk (2078:2078:2078) (2037:2037:2037))
        (PORT ena (4503:4503:4503) (4428:4428:4428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2903:2903:2903) (2850:2850:2850))
        (PORT clk (2078:2078:2078) (2037:2037:2037))
        (PORT ena (4503:4503:4503) (4428:4428:4428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3282:3282:3282) (3280:3280:3280))
        (PORT clk (2078:2078:2078) (2037:2037:2037))
        (PORT ena (4503:4503:4503) (4428:4428:4428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2318:2318:2318))
        (PORT clk (2081:2081:2081) (2039:2039:2039))
        (PORT ena (4505:4505:4505) (4431:4431:4431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2039:2039:2039))
        (PORT d[0] (4505:4505:4505) (4431:4431:4431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2040:2040:2040))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2040:2040:2040))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2040:2040:2040))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2040:2040:2040))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1250:1250:1250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1251:1251:1251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1251:1251:1251))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1251:1251:1251))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2458:2458:2458) (2519:2519:2519))
        (PORT datab (2974:2974:2974) (3027:3027:3027))
        (PORT datac (576:576:576) (592:592:592))
        (PORT datad (1388:1388:1388) (1435:1435:1435))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1206:1206:1206) (1174:1174:1174))
        (PORT datab (611:611:611) (622:622:622))
        (PORT datac (161:161:161) (182:182:182))
        (PORT datad (2831:2831:2831) (2846:2846:2846))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2952:2952:2952) (2986:2986:2986))
        (PORT datab (187:187:187) (209:209:209))
        (PORT datac (161:161:161) (183:183:183))
        (PORT datad (156:156:156) (175:175:175))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[17\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1709:1709:1709) (1738:1738:1738))
        (PORT datab (1142:1142:1142) (1161:1161:1161))
        (PORT datad (803:803:803) (812:812:812))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[17\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (601:601:601))
        (PORT datab (775:775:775) (767:767:767))
        (PORT datac (1018:1018:1018) (1037:1037:1037))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[17\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1266:1266:1266) (1256:1256:1256))
        (PORT datab (678:678:678) (696:696:696))
        (PORT datac (793:793:793) (792:792:792))
        (PORT datad (158:158:158) (177:177:177))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (594:594:594))
        (PORT datab (656:656:656) (677:677:677))
        (PORT datad (698:698:698) (771:771:771))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (513:513:513) (569:569:569))
        (PORT clrn (1851:1851:1851) (1766:1766:1766))
        (PORT sload (1341:1341:1341) (1377:1377:1377))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[17\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1580:1580:1580) (1650:1650:1650))
        (PORT datab (889:889:889) (921:921:921))
        (PORT datac (607:607:607) (646:646:646))
        (PORT datad (329:329:329) (342:342:342))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[16\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (589:589:589))
        (PORT datab (345:345:345) (355:355:355))
        (PORT datac (502:502:502) (492:492:492))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1762:1762:1762))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (828:828:828) (844:844:844))
        (PORT datad (829:829:829) (867:867:867))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1082:1082:1082) (1081:1081:1081))
        (PORT clk (2128:2128:2128) (2088:2088:2088))
        (PORT ena (2054:2054:2054) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3173:3173:3173) (3249:3249:3249))
        (PORT d[1] (1150:1150:1150) (1163:1163:1163))
        (PORT d[2] (2091:2091:2091) (2098:2098:2098))
        (PORT d[3] (3918:3918:3918) (4013:4013:4013))
        (PORT d[4] (1879:1879:1879) (1958:1958:1958))
        (PORT d[5] (1290:1290:1290) (1286:1286:1286))
        (PORT d[6] (2558:2558:2558) (2604:2604:2604))
        (PORT d[7] (2321:2321:2321) (2342:2342:2342))
        (PORT d[8] (2849:2849:2849) (2877:2877:2877))
        (PORT d[9] (3311:3311:3311) (3461:3461:3461))
        (PORT d[10] (1460:1460:1460) (1494:1494:1494))
        (PORT d[11] (1121:1121:1121) (1125:1125:1125))
        (PORT d[12] (3588:3588:3588) (3677:3677:3677))
        (PORT clk (2125:2125:2125) (2086:2086:2086))
        (PORT ena (2052:2052:2052) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1253:1253:1253) (1184:1184:1184))
        (PORT clk (2125:2125:2125) (2086:2086:2086))
        (PORT ena (2052:2052:2052) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3104:3104:3104) (3134:3134:3134))
        (PORT clk (2125:2125:2125) (2086:2086:2086))
        (PORT ena (2052:2052:2052) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2429:2429:2429) (2531:2531:2531))
        (PORT clk (2128:2128:2128) (2088:2088:2088))
        (PORT ena (2054:2054:2054) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2088:2088:2088))
        (PORT d[0] (2054:2054:2054) (2086:2086:2086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1299:1299:1299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1300:1300:1300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1566:1566:1566) (1600:1600:1600))
        (PORT datac (1101:1101:1101) (1140:1140:1140))
        (PORT datad (959:959:959) (930:930:930))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2148:2148:2148) (2234:2234:2234))
        (PORT clk (2066:2066:2066) (2027:2027:2027))
        (PORT ena (7779:7779:7779) (7730:7730:7730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4734:4734:4734) (4910:4910:4910))
        (PORT d[1] (4733:4733:4733) (4800:4800:4800))
        (PORT d[2] (2184:2184:2184) (2273:2273:2273))
        (PORT d[3] (3037:3037:3037) (3111:3111:3111))
        (PORT d[4] (1874:1874:1874) (1951:1951:1951))
        (PORT d[5] (3114:3114:3114) (3100:3100:3100))
        (PORT d[6] (5865:5865:5865) (6088:6088:6088))
        (PORT d[7] (2425:2425:2425) (2398:2398:2398))
        (PORT d[8] (2972:2972:2972) (3020:3020:3020))
        (PORT d[9] (2557:2557:2557) (2699:2699:2699))
        (PORT d[10] (4671:4671:4671) (4750:4750:4750))
        (PORT d[11] (3781:3781:3781) (3904:3904:3904))
        (PORT d[12] (3761:3761:3761) (3894:3894:3894))
        (PORT clk (2063:2063:2063) (2025:2025:2025))
        (PORT ena (7777:7777:7777) (7727:7727:7727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4865:4865:4865) (4897:4897:4897))
        (PORT clk (2063:2063:2063) (2025:2025:2025))
        (PORT ena (7777:7777:7777) (7727:7727:7727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2794:2794:2794) (2800:2800:2800))
        (PORT clk (2063:2063:2063) (2025:2025:2025))
        (PORT ena (7777:7777:7777) (7727:7727:7727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2041:2041:2041) (2110:2110:2110))
        (PORT clk (2066:2066:2066) (2027:2027:2027))
        (PORT ena (7779:7779:7779) (7730:7730:7730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2027:2027:2027))
        (PORT d[0] (7779:7779:7779) (7730:7730:7730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2028:2028:2028))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2028:2028:2028))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2028:2028:2028))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2028:2028:2028))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1238:1238:1238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1239:1239:1239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1239:1239:1239))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1239:1239:1239))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2147:2147:2147) (2233:2233:2233))
        (PORT clk (2071:2071:2071) (2031:2031:2031))
        (PORT ena (7780:7780:7780) (7731:7731:7731))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4494:4494:4494) (4676:4676:4676))
        (PORT d[1] (4783:4783:4783) (4847:4847:4847))
        (PORT d[2] (2185:2185:2185) (2274:2274:2274))
        (PORT d[3] (3024:3024:3024) (3099:3099:3099))
        (PORT d[4] (1615:1615:1615) (1699:1699:1699))
        (PORT d[5] (3114:3114:3114) (3101:3101:3101))
        (PORT d[6] (5888:5888:5888) (6113:6113:6113))
        (PORT d[7] (2150:2150:2150) (2124:2124:2124))
        (PORT d[8] (2965:2965:2965) (3012:3012:3012))
        (PORT d[9] (2537:2537:2537) (2677:2677:2677))
        (PORT d[10] (4666:4666:4666) (4757:4757:4757))
        (PORT d[11] (3530:3530:3530) (3652:3652:3652))
        (PORT d[12] (3650:3650:3650) (3756:3756:3756))
        (PORT clk (2068:2068:2068) (2029:2029:2029))
        (PORT ena (7778:7778:7778) (7728:7728:7728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4291:4291:4291) (4306:4306:4306))
        (PORT clk (2068:2068:2068) (2029:2029:2029))
        (PORT ena (7778:7778:7778) (7728:7728:7728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2783:2783:2783) (2786:2786:2786))
        (PORT clk (2068:2068:2068) (2029:2029:2029))
        (PORT ena (7778:7778:7778) (7728:7728:7728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2031:2031:2031) (2099:2099:2099))
        (PORT clk (2071:2071:2071) (2031:2031:2031))
        (PORT ena (7780:7780:7780) (7731:7731:7731))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2031:2031:2031))
        (PORT d[0] (7780:7780:7780) (7731:7731:7731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2032:2032:2032))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2032:2032:2032))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2032:2032:2032))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2032:2032:2032))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1242:1242:1242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1243:1243:1243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1243:1243:1243))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1243:1243:1243))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1611:1611:1611) (1614:1614:1614))
        (PORT clk (2131:2131:2131) (2091:2091:2091))
        (PORT ena (2032:2032:2032) (2053:2053:2053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3699:3699:3699) (3790:3790:3790))
        (PORT d[1] (1366:1366:1366) (1378:1378:1378))
        (PORT d[2] (1365:1365:1365) (1372:1372:1372))
        (PORT d[3] (3904:3904:3904) (3998:3998:3998))
        (PORT d[4] (2154:2154:2154) (2241:2241:2241))
        (PORT d[5] (1253:1253:1253) (1246:1246:1246))
        (PORT d[6] (2533:2533:2533) (2575:2575:2575))
        (PORT d[7] (2357:2357:2357) (2381:2381:2381))
        (PORT d[8] (3115:3115:3115) (3141:3141:3141))
        (PORT d[9] (3574:3574:3574) (3727:3727:3727))
        (PORT d[10] (1431:1431:1431) (1463:1463:1463))
        (PORT d[11] (1136:1136:1136) (1142:1142:1142))
        (PORT d[12] (3618:3618:3618) (3710:3710:3710))
        (PORT clk (2128:2128:2128) (2089:2089:2089))
        (PORT ena (2030:2030:2030) (2050:2050:2050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1263:1263:1263) (1194:1194:1194))
        (PORT clk (2128:2128:2128) (2089:2089:2089))
        (PORT ena (2030:2030:2030) (2050:2050:2050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3111:3111:3111) (3142:3142:3142))
        (PORT clk (2128:2128:2128) (2089:2089:2089))
        (PORT ena (2030:2030:2030) (2050:2050:2050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1117:1117:1117) (1115:1115:1115))
        (PORT clk (2131:2131:2131) (2091:2091:2091))
        (PORT ena (2032:2032:2032) (2053:2053:2053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2091:2091:2091))
        (PORT d[0] (2032:2032:2032) (2053:2053:2053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1338:1338:1338) (1340:1340:1340))
        (PORT clk (2112:2112:2112) (2079:2079:2079))
        (PORT ena (2284:2284:2284) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3408:3408:3408) (3491:3491:3491))
        (PORT d[1] (1643:1643:1643) (1660:1660:1660))
        (PORT d[2] (1624:1624:1624) (1634:1634:1634))
        (PORT d[3] (3612:3612:3612) (3698:3698:3698))
        (PORT d[4] (2121:2121:2121) (2200:2200:2200))
        (PORT d[5] (1518:1518:1518) (1511:1511:1511))
        (PORT d[6] (2815:2815:2815) (2859:2859:2859))
        (PORT d[7] (2322:2322:2322) (2341:2341:2341))
        (PORT d[8] (2867:2867:2867) (2889:2889:2889))
        (PORT d[9] (3122:3122:3122) (3284:3284:3284))
        (PORT d[10] (1986:1986:1986) (2022:2022:2022))
        (PORT d[11] (1389:1389:1389) (1398:1398:1398))
        (PORT d[12] (3558:3558:3558) (3638:3638:3638))
        (PORT clk (2109:2109:2109) (2077:2077:2077))
        (PORT ena (2282:2282:2282) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1748:1748:1748) (1675:1675:1675))
        (PORT clk (2109:2109:2109) (2077:2077:2077))
        (PORT ena (2282:2282:2282) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3088:3088:3088) (3116:3116:3116))
        (PORT clk (2109:2109:2109) (2077:2077:2077))
        (PORT ena (2282:2282:2282) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2387:2387:2387) (2485:2485:2485))
        (PORT clk (2112:2112:2112) (2079:2079:2079))
        (PORT ena (2284:2284:2284) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2079:2079:2079))
        (PORT d[0] (2284:2284:2284) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2080:2080:2080))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2080:2080:2080))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2080:2080:2080))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2080:2080:2080))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1291:1291:1291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1022:1022:1022) (1003:1003:1003))
        (PORT datab (1279:1279:1279) (1267:1267:1267))
        (PORT datac (1102:1102:1102) (1141:1141:1141))
        (PORT datad (1534:1534:1534) (1559:1559:1559))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1714:1714:1714) (1694:1694:1694))
        (PORT datab (1735:1735:1735) (1714:1714:1714))
        (PORT datac (1105:1105:1105) (1145:1145:1145))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2652:2652:2652) (2747:2747:2747))
        (PORT clk (2124:2124:2124) (2089:2089:2089))
        (PORT ena (6716:6716:6716) (6681:6681:6681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3457:3457:3457) (3538:3538:3538))
        (PORT d[1] (3062:3062:3062) (3058:3058:3058))
        (PORT d[2] (2150:2150:2150) (2110:2110:2110))
        (PORT d[3] (2537:2537:2537) (2563:2563:2563))
        (PORT d[4] (2475:2475:2475) (2524:2524:2524))
        (PORT d[5] (1941:1941:1941) (1905:1905:1905))
        (PORT d[6] (5963:5963:5963) (6145:6145:6145))
        (PORT d[7] (4848:4848:4848) (4875:4875:4875))
        (PORT d[8] (3267:3267:3267) (3336:3336:3336))
        (PORT d[9] (2205:2205:2205) (2319:2319:2319))
        (PORT d[10] (4602:4602:4602) (4685:4685:4685))
        (PORT d[11] (3353:3353:3353) (3418:3418:3418))
        (PORT d[12] (3455:3455:3455) (3591:3591:3591))
        (PORT clk (2121:2121:2121) (2087:2087:2087))
        (PORT ena (6714:6714:6714) (6678:6678:6678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3231:3231:3231) (3215:3215:3215))
        (PORT clk (2121:2121:2121) (2087:2087:2087))
        (PORT ena (6714:6714:6714) (6678:6678:6678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3678:3678:3678) (3680:3680:3680))
        (PORT clk (2121:2121:2121) (2087:2087:2087))
        (PORT ena (6714:6714:6714) (6678:6678:6678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2041:2041:2041) (2115:2115:2115))
        (PORT clk (2124:2124:2124) (2089:2089:2089))
        (PORT ena (6716:6716:6716) (6681:6681:6681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2089:2089:2089))
        (PORT d[0] (6716:6716:6716) (6681:6681:6681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1300:1300:1300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1567:1567:1567) (1601:1601:1601))
        (PORT datab (1243:1243:1243) (1224:1224:1224))
        (PORT datac (1103:1103:1103) (1143:1143:1143))
        (PORT datad (1029:1029:1029) (1021:1021:1021))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (218:218:218))
        (PORT datab (186:186:186) (208:208:208))
        (PORT datac (1305:1305:1305) (1345:1345:1345))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (948:948:948) (989:989:989))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT sload (1128:1128:1128) (1210:1210:1210))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[16\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (539:539:539) (683:683:683))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1692:1692:1692))
        (PORT d (537:537:537) (533:533:533))
        (PORT clrn (1963:1963:1963) (1948:1948:1948))
        (IOPATH (posedge clk) q (525:525:525) (475:475:475))
        (IOPATH (negedge clrn) q (629:629:629) (579:579:579))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (84:84:84))
      (HOLD d (posedge clk) (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (841:841:841))
        (PORT datab (686:686:686) (740:740:740))
        (PORT datac (767:767:767) (763:763:763))
        (PORT datad (627:627:627) (671:671:671))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1803:1803:1803))
        (PORT asdata (1144:1144:1144) (1174:1174:1174))
        (PORT clrn (1852:1852:1852) (1766:1766:1766))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[16\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1453:1453:1453) (1470:1470:1470))
        (PORT datab (1581:1581:1581) (1681:1681:1681))
        (PORT datad (1101:1101:1101) (1111:1111:1111))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[16\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (655:655:655))
        (PORT datab (840:840:840) (862:862:862))
        (PORT datac (160:160:160) (181:181:181))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[16\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1466:1466:1466) (1478:1478:1478))
        (PORT datab (1454:1454:1454) (1419:1419:1419))
        (PORT datac (800:800:800) (801:801:801))
        (PORT datad (156:156:156) (176:176:176))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (591:591:591))
        (PORT datab (656:656:656) (677:677:677))
        (PORT datad (699:699:699) (772:772:772))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte2_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (516:516:516) (572:572:572))
        (PORT clrn (1851:1851:1851) (1766:1766:1766))
        (PORT sload (1341:1341:1341) (1377:1377:1377))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[16\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (412:412:412))
        (PORT datab (1173:1173:1173) (1212:1212:1212))
        (PORT datac (672:672:672) (714:714:714))
        (PORT datad (800:800:800) (814:814:814))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src1\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1266:1266:1266))
        (PORT datab (348:348:348) (358:358:358))
        (PORT datac (870:870:870) (881:881:881))
        (PORT datad (274:274:274) (350:350:350))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1798:1798:1798))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1847:1847:1847) (1759:1759:1759))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_mem_byte_en\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1219:1219:1219))
        (PORT datab (602:602:602) (602:602:602))
        (PORT datac (593:593:593) (597:597:597))
        (PORT datad (1332:1332:1332) (1354:1354:1354))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_byteenable\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1811:1811:1811) (1727:1727:1727))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[33\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (930:930:930))
        (PORT datac (858:858:858) (899:899:899))
        (PORT datad (1034:1034:1034) (1060:1060:1060))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|byteenable\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1753:1753:1753))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_byteenable\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1439:1439:1439) (1485:1485:1485))
        (PORT datad (197:197:197) (252:252:252))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (592:592:592))
        (PORT datab (879:879:879) (893:893:893))
        (PORT datad (216:216:216) (271:271:271))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[24\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (648:648:648) (676:676:676))
        (PORT datad (544:544:544) (538:538:538))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1746:1746:1746))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1167:1167:1167) (1208:1208:1208))
        (PORT sload (1113:1113:1113) (1166:1166:1166))
        (PORT ena (1135:1135:1135) (1118:1118:1118))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (689:689:689))
        (PORT datab (723:723:723) (781:781:781))
        (PORT datac (863:863:863) (903:903:903))
        (PORT datad (657:657:657) (720:720:720))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1190:1190:1190) (1186:1186:1186))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (380:380:380) (417:417:417))
        (PORT datac (1331:1331:1331) (1350:1350:1350))
        (PORT datad (198:198:198) (254:254:254))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (613:613:613))
        (PORT datab (1117:1117:1117) (1133:1133:1133))
        (PORT datac (1096:1096:1096) (1112:1112:1112))
        (PORT datad (202:202:202) (260:260:260))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1717:1717:1717))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1654:1654:1654) (1649:1649:1649))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (822:822:822))
        (PORT datab (939:939:939) (968:968:968))
        (PORT datac (726:726:726) (813:813:813))
        (PORT datad (1112:1112:1112) (1147:1147:1147))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1465:1465:1465) (1481:1481:1481))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (945:945:945))
        (PORT datab (1059:1059:1059) (1074:1074:1074))
        (PORT datac (1367:1367:1367) (1394:1394:1394))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1156:1156:1156))
        (PORT datab (1179:1179:1179) (1198:1198:1198))
        (PORT datac (558:558:558) (594:594:594))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1720:1720:1720))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1629:1629:1629) (1629:1629:1629))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (203:203:203) (261:261:261))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1743:1743:1743))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2315:2315:2315) (2297:2297:2297))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|take_action_ocimem_a)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (954:954:954))
        (PORT datad (614:614:614) (623:623:623))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1537:1537:1537) (1565:1565:1565))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (197:197:197) (252:252:252))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|resetlatch\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (916:916:916))
        (PORT datab (796:796:796) (777:777:777))
        (PORT datad (207:207:207) (265:265:265))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|resetlatch)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1073:1073:1073) (1057:1057:1057))
        (PORT datab (1118:1118:1118) (1133:1133:1133))
        (PORT datac (208:208:208) (269:269:269))
        (PORT datad (827:827:827) (856:856:856))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1717:1717:1717))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1654:1654:1654) (1649:1649:1649))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (932:932:932))
        (PORT datab (721:721:721) (779:779:779))
        (PORT datac (635:635:635) (649:649:649))
        (PORT datad (659:659:659) (723:723:723))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1190:1190:1190) (1186:1186:1186))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1417:1417:1417))
        (PORT datab (593:593:593) (624:624:624))
        (PORT datad (833:833:833) (868:868:868))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (301:301:301))
        (PORT datab (1115:1115:1115) (1131:1131:1131))
        (PORT datac (1095:1095:1095) (1110:1110:1110))
        (PORT datad (160:160:160) (180:180:180))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1717:1717:1717))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1654:1654:1654) (1649:1649:1649))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (219:219:219) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1741:1741:1741))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2541:2541:2541) (2524:2524:2524))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (618:618:618))
        (PORT datab (888:888:888) (922:922:922))
        (PORT datac (842:842:842) (882:882:882))
        (PORT datad (297:297:297) (295:295:295))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1746:1746:1746))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1164:1164:1164) (1144:1144:1144))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_addr\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (801:801:801) (830:830:830))
        (PORT datac (1371:1371:1371) (1415:1415:1415))
        (PORT datad (218:218:218) (274:274:274))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (582:582:582))
        (PORT datab (1403:1403:1403) (1447:1447:1447))
        (PORT datac (852:852:852) (880:880:880))
        (PORT datad (1086:1086:1086) (1108:1108:1108))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1646:1646:1646) (1642:1642:1642))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (822:822:822))
        (PORT datab (764:764:764) (849:849:849))
        (PORT datac (829:829:829) (873:873:873))
        (PORT datad (1038:1038:1038) (1042:1042:1042))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1465:1465:1465) (1481:1481:1481))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[31\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (865:865:865))
        (PORT datab (1931:1931:1931) (1970:1970:1970))
        (PORT datac (1319:1319:1319) (1341:1341:1341))
        (PORT datad (583:583:583) (616:616:616))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[31\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (397:397:397))
        (PORT datab (188:188:188) (210:210:210))
        (PORT datac (999:999:999) (1019:1019:1019))
        (PORT datad (894:894:894) (936:936:936))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (816:816:816) (809:809:809))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1753:1753:1753) (1707:1707:1707))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (917:917:917) (947:947:947))
        (PORT sload (1387:1387:1387) (1433:1433:1433))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (893:893:893) (935:935:935))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1728:1728:1728))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2038:2038:2038) (2008:2008:2008))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (617:617:617))
        (PORT datab (866:866:866) (909:909:909))
        (PORT datac (840:840:840) (880:880:880))
        (PORT datad (296:296:296) (295:295:295))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1747:1747:1747))
        (PORT asdata (607:607:607) (607:607:607))
        (PORT ena (1120:1120:1120) (1096:1096:1096))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_addr\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (299:299:299))
        (PORT datac (1354:1354:1354) (1400:1400:1400))
        (PORT datad (785:785:785) (796:796:796))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[29\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (596:596:596))
        (PORT datab (360:360:360) (372:372:372))
        (PORT datad (1180:1180:1180) (1233:1233:1233))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1165:1165:1165) (1187:1187:1187))
        (PORT sload (1405:1405:1405) (1478:1478:1478))
        (PORT ena (1651:1651:1651) (1654:1654:1654))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1186:1186:1186))
        (PORT datab (724:724:724) (782:782:782))
        (PORT datac (635:635:635) (649:649:649))
        (PORT datad (656:656:656) (719:719:719))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1190:1190:1190) (1186:1186:1186))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (857:857:857) (897:897:897))
        (PORT datac (1367:1367:1367) (1394:1394:1394))
        (PORT datad (594:594:594) (629:629:629))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (216:216:216))
        (PORT datab (1180:1180:1180) (1199:1199:1199))
        (PORT datac (1109:1109:1109) (1123:1123:1123))
        (PORT datad (611:611:611) (649:649:649))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1720:1720:1720))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1629:1629:1629) (1629:1629:1629))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (260:260:260))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1743:1743:1743))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2315:2315:2315) (2297:2297:2297))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (677:677:677))
        (PORT datab (190:190:190) (213:213:213))
        (PORT datac (873:873:873) (920:920:920))
        (PORT datad (615:615:615) (624:624:624))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1747:1747:1747))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1120:1120:1120) (1096:1096:1096))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_addr\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1441:1441:1441) (1488:1488:1488))
        (PORT datac (209:209:209) (270:270:270))
        (PORT datad (776:776:776) (791:791:791))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (561:561:561))
        (PORT datab (1404:1404:1404) (1449:1449:1449))
        (PORT datac (1030:1030:1030) (1058:1058:1058))
        (PORT datad (1085:1085:1085) (1106:1106:1106))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1646:1646:1646) (1642:1642:1642))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (818:818:818))
        (PORT datab (947:947:947) (976:976:976))
        (PORT datac (727:727:727) (814:814:814))
        (PORT datad (1280:1280:1280) (1311:1311:1311))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1465:1465:1465) (1481:1481:1481))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1413:1413:1413))
        (PORT datac (858:858:858) (882:882:882))
        (PORT datad (843:843:843) (876:876:876))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (216:216:216))
        (PORT datab (1120:1120:1120) (1136:1136:1136))
        (PORT datac (1099:1099:1099) (1115:1115:1115))
        (PORT datad (336:336:336) (371:371:371))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1717:1717:1717))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1654:1654:1654) (1649:1649:1649))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (261:261:261))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1741:1741:1741))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2541:2541:2541) (2524:2524:2524))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (614:614:614))
        (PORT datab (909:909:909) (959:959:959))
        (PORT datac (837:837:837) (877:877:877))
        (PORT datad (299:299:299) (297:297:297))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1746:1746:1746))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1164:1164:1164) (1144:1144:1144))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_addr\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1438:1438:1438) (1484:1484:1484))
        (PORT datab (236:236:236) (297:297:297))
        (PORT datad (784:784:784) (799:799:799))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (661:661:661))
        (PORT datab (964:964:964) (1016:1016:1016))
        (PORT datac (839:839:839) (852:852:852))
        (PORT datad (579:579:579) (609:609:609))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1361:1361:1361) (1342:1342:1342))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (888:888:888) (911:911:911))
        (PORT datad (884:884:884) (937:937:937))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1653:1653:1653) (1701:1701:1701))
        (PORT datac (594:594:594) (627:627:627))
        (PORT datad (1319:1319:1319) (1344:1344:1344))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1107:1107:1107))
        (PORT datab (1385:1385:1385) (1419:1419:1419))
        (PORT datac (769:769:769) (765:765:765))
        (PORT datad (608:608:608) (650:650:650))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1696:1696:1696) (1707:1707:1707))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (815:815:815))
        (PORT datab (953:953:953) (983:983:983))
        (PORT datac (728:728:728) (816:816:816))
        (PORT datad (331:331:331) (364:364:364))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1465:1465:1465) (1481:1481:1481))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1265:1265:1265) (1282:1282:1282))
        (PORT datab (629:629:629) (668:668:668))
        (PORT datad (354:354:354) (390:390:390))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (817:817:817))
        (PORT datab (826:826:826) (820:820:820))
        (PORT datac (161:161:161) (184:184:184))
        (PORT datad (203:203:203) (261:261:261))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1761:1761:1761) (1715:1715:1715))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1331:1331:1331) (1307:1307:1307))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (260:260:260))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2331:2331:2331) (2326:2326:2326))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_ram_access\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (689:689:689))
        (PORT datab (207:207:207) (230:230:230))
        (PORT datac (872:872:872) (919:919:919))
        (PORT datad (614:614:614) (623:623:623))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1747:1747:1747))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1120:1120:1120) (1096:1096:1096))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonARegAddrInc\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (291:291:291))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_ram_rd\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (629:629:629))
        (PORT datab (804:804:804) (823:823:823))
        (PORT datac (1282:1282:1282) (1307:1307:1307))
        (PORT datad (748:748:748) (732:732:732))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_ram_rd\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (247:247:247))
        (PORT datad (157:157:157) (177:177:177))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_ram_rd)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_ram_rd_d1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (198:198:198) (252:252:252))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_ram_rd_d1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (925:925:925))
        (PORT datab (1212:1212:1212) (1267:1267:1267))
        (PORT datac (351:351:351) (365:365:365))
        (PORT datad (883:883:883) (930:930:930))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1651:1651:1651) (1654:1654:1654))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (670:670:670))
        (PORT datab (722:722:722) (780:780:780))
        (PORT datac (635:635:635) (649:649:649))
        (PORT datad (658:658:658) (721:721:721))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1190:1190:1190) (1186:1186:1186))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1427:1427:1427))
        (PORT datab (882:882:882) (911:911:911))
        (PORT datad (860:860:860) (892:892:892))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (219:219:219))
        (PORT datab (1183:1183:1183) (1202:1202:1202))
        (PORT datac (1114:1114:1114) (1128:1128:1128))
        (PORT datad (204:204:204) (261:261:261))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1720:1720:1720))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1629:1629:1629) (1629:1629:1629))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (649:649:649))
        (PORT datab (721:721:721) (779:779:779))
        (PORT datac (635:635:635) (649:649:649))
        (PORT datad (660:660:660) (723:723:723))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1190:1190:1190) (1186:1186:1186))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (1277:1277:1277) (1284:1284:1284))
        (PORT datac (1368:1368:1368) (1395:1395:1395))
        (PORT datad (841:841:841) (876:876:876))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1167:1167:1167))
        (PORT datab (1185:1185:1185) (1204:1204:1204))
        (PORT datac (206:206:206) (266:266:266))
        (PORT datad (158:158:158) (177:177:177))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1720:1720:1720))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1629:1629:1629) (1629:1629:1629))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (336:336:336) (372:372:372))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1741:1741:1741))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2541:2541:2541) (2524:2524:2524))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1145:1145:1145))
        (PORT datab (912:912:912) (945:945:945))
        (PORT datac (528:528:528) (526:526:526))
        (PORT datad (1371:1371:1371) (1417:1417:1417))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonDReg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1646:1646:1646) (1642:1642:1642))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (823:823:823))
        (PORT datab (938:938:938) (966:966:966))
        (PORT datac (726:726:726) (813:813:813))
        (PORT datad (1083:1083:1083) (1126:1126:1126))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_break\|break_readreg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1465:1465:1465) (1481:1481:1481))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1378:1378:1378) (1412:1412:1412))
        (PORT datab (858:858:858) (894:894:894))
        (PORT datad (837:837:837) (870:870:870))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (215:215:215))
        (PORT datab (1115:1115:1115) (1131:1131:1131))
        (PORT datac (1095:1095:1095) (1111:1111:1111))
        (PORT datad (205:205:205) (263:263:263))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1717:1717:1717))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1654:1654:1654) (1649:1649:1649))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (263:263:263))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1741:1741:1741))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2541:2541:2541) (2524:2524:2524))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (955:955:955))
        (PORT datab (646:646:646) (657:657:657))
        (PORT datac (809:809:809) (843:843:843))
        (PORT datad (162:162:162) (182:182:182))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|MonAReg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1747:1747:1747))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1120:1120:1120) (1096:1096:1096))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_addr\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (854:854:854) (877:877:877))
        (PORT datac (1373:1373:1373) (1418:1418:1418))
        (PORT datad (612:612:612) (644:644:644))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (845:845:845))
        (PORT datab (685:685:685) (740:740:740))
        (PORT datac (865:865:865) (908:908:908))
        (PORT datad (596:596:596) (605:605:605))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1803:1803:1803))
        (PORT asdata (1119:1119:1119) (1145:1145:1145))
        (PORT clrn (1852:1852:1852) (1766:1766:1766))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[15\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1454:1454:1454) (1471:1471:1471))
        (PORT datab (1497:1497:1497) (1569:1569:1569))
        (PORT datad (1100:1100:1100) (1110:1110:1110))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|rvalid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (215:215:215))
        (PORT datab (245:245:245) (275:275:275))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|rvalid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1803:1803:1803))
        (PORT asdata (863:863:863) (879:879:879))
        (PORT clrn (1852:1852:1852) (1766:1766:1766))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[15\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (654:654:654))
        (PORT datab (188:188:188) (210:210:210))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[15\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1466:1466:1466) (1477:1477:1477))
        (PORT datab (593:593:593) (600:600:600))
        (PORT datac (799:799:799) (800:800:800))
        (PORT datad (156:156:156) (175:175:175))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[7\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (896:896:896))
        (PORT datab (1116:1116:1116) (1113:1113:1113))
        (PORT datad (776:776:776) (777:777:777))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data_en\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (915:915:915))
        (PORT datab (602:602:602) (615:615:615))
        (PORT datac (310:310:310) (316:316:316))
        (PORT datad (239:239:239) (304:304:304))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (922:922:922) (952:952:952))
        (PORT clrn (1849:1849:1849) (1761:1761:1761))
        (PORT sload (937:937:937) (996:996:996))
        (PORT ena (890:890:890) (867:867:867))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[15\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (923:923:923))
        (PORT datab (933:933:933) (972:972:972))
        (PORT datac (785:785:785) (799:799:799))
        (PORT datad (1059:1059:1059) (1062:1062:1062))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[13\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (686:686:686))
        (PORT datab (377:377:377) (384:384:384))
        (PORT datad (1094:1094:1094) (1126:1126:1126))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1795:1795:1795))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (896:896:896) (897:897:897))
        (PORT clrn (1845:1845:1845) (1756:1756:1756))
        (PORT sload (1360:1360:1360) (1398:1398:1398))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[13\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1272:1272:1272) (1245:1245:1245))
        (PORT datab (195:195:195) (220:220:220))
        (PORT datad (1295:1295:1295) (1331:1331:1331))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1785:1785:1785))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (913:913:913) (944:944:944))
        (PORT clrn (1838:1838:1838) (1753:1753:1753))
        (PORT sclr (1323:1323:1323) (1376:1376:1376))
        (PORT sload (1615:1615:1615) (1688:1688:1688))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (541:541:541) (683:683:683))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1661:1661:1661) (1671:1671:1671))
        (PORT d (524:524:524) (521:521:521))
        (PORT clrn (1910:1910:1910) (1876:1876:1876))
        (IOPATH (posedge clk) q (516:516:516) (470:470:470))
        (IOPATH (negedge clrn) q (620:620:620) (574:574:574))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (84:84:84))
      (HOLD d (posedge clk) (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (802:802:802))
        (PORT datab (708:708:708) (762:762:762))
        (PORT datac (580:580:580) (585:585:585))
        (PORT datad (993:993:993) (976:976:976))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1803:1803:1803))
        (PORT asdata (1273:1273:1273) (1316:1316:1316))
        (PORT clrn (1851:1851:1851) (1765:1765:1765))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[13\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (993:993:993))
        (PORT datab (1710:1710:1710) (1774:1774:1774))
        (PORT datad (1569:1569:1569) (1577:1577:1577))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[13\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datad (562:562:562) (587:587:587))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1765:1765:1765))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[13\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (842:842:842))
        (PORT datab (317:317:317) (321:321:321))
        (PORT datac (208:208:208) (269:269:269))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[13\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1162:1162:1162) (1165:1165:1165))
        (PORT datab (187:187:187) (210:210:210))
        (PORT datac (1751:1751:1751) (1729:1729:1729))
        (PORT datad (576:576:576) (588:588:588))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[5\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (901:901:901))
        (PORT datab (798:798:798) (792:792:792))
        (PORT datad (1044:1044:1044) (1028:1028:1028))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (906:906:906) (942:942:942))
        (PORT clrn (1849:1849:1849) (1761:1761:1761))
        (PORT sload (937:937:937) (996:996:996))
        (PORT ena (890:890:890) (867:867:867))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[13\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1086:1086:1086))
        (PORT datab (622:622:622) (636:636:636))
        (PORT datac (1193:1193:1193) (1245:1245:1245))
        (PORT datad (605:605:605) (647:647:647))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[12\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (918:918:918))
        (PORT datab (550:550:550) (552:552:552))
        (PORT datac (1054:1054:1054) (1048:1048:1048))
        (PORT datad (573:573:573) (579:579:579))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1762:1762:1762))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (1060:1060:1060) (1094:1094:1094))
        (PORT datad (830:830:830) (868:868:868))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2781:2781:2781) (2774:2774:2774))
        (PORT clk (2127:2127:2127) (2094:2094:2094))
        (PORT ena (7997:7997:7997) (7904:7904:7904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4410:4410:4410) (4565:4565:4565))
        (PORT d[1] (4335:4335:4335) (4352:4352:4352))
        (PORT d[2] (3088:3088:3088) (3028:3028:3028))
        (PORT d[3] (2617:2617:2617) (2629:2629:2629))
        (PORT d[4] (2076:2076:2076) (2143:2143:2143))
        (PORT d[5] (3184:3184:3184) (3149:3149:3149))
        (PORT d[6] (5263:5263:5263) (5448:5448:5448))
        (PORT d[7] (6664:6664:6664) (6761:6761:6761))
        (PORT d[8] (3292:3292:3292) (3374:3374:3374))
        (PORT d[9] (2942:2942:2942) (3065:3065:3065))
        (PORT d[10] (5890:5890:5890) (6037:6037:6037))
        (PORT d[11] (3389:3389:3389) (3461:3461:3461))
        (PORT d[12] (3833:3833:3833) (3984:3984:3984))
        (PORT clk (2124:2124:2124) (2092:2092:2092))
        (PORT ena (7995:7995:7995) (7901:7901:7901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2500:2500:2500) (2430:2430:2430))
        (PORT clk (2124:2124:2124) (2092:2092:2092))
        (PORT ena (7995:7995:7995) (7901:7901:7901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2500:2500:2500) (2479:2479:2479))
        (PORT clk (2124:2124:2124) (2092:2092:2092))
        (PORT ena (7995:7995:7995) (7901:7901:7901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3804:3804:3804) (3743:3743:3743))
        (PORT clk (2127:2127:2127) (2094:2094:2094))
        (PORT ena (7997:7997:7997) (7904:7904:7904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2094:2094:2094))
        (PORT d[0] (7997:7997:7997) (7904:7904:7904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2095:2095:2095))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2095:2095:2095))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2095:2095:2095))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2095:2095:2095))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1305:1305:1305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1306:1306:1306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (2558:2558:2558) (2637:2637:2637))
        (PORT datac (3081:3081:3081) (3146:3146:3146))
        (PORT datad (789:789:789) (777:777:777))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2193:2193:2193) (2158:2158:2158))
        (PORT clk (2101:2101:2101) (2066:2066:2066))
        (PORT ena (7247:7247:7247) (7206:7206:7206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5026:5026:5026) (5215:5215:5215))
        (PORT d[1] (5267:5267:5267) (5340:5340:5340))
        (PORT d[2] (2510:2510:2510) (2616:2616:2616))
        (PORT d[3] (3340:3340:3340) (3410:3410:3410))
        (PORT d[4] (1908:1908:1908) (1991:1991:1991))
        (PORT d[5] (2859:2859:2859) (2843:2843:2843))
        (PORT d[6] (6409:6409:6409) (6643:6643:6643))
        (PORT d[7] (2785:2785:2785) (2771:2771:2771))
        (PORT d[8] (3281:3281:3281) (3339:3339:3339))
        (PORT d[9] (2822:2822:2822) (2963:2963:2963))
        (PORT d[10] (4910:4910:4910) (5006:5006:5006))
        (PORT d[11] (3426:3426:3426) (3523:3523:3523))
        (PORT d[12] (3763:3763:3763) (3915:3915:3915))
        (PORT clk (2098:2098:2098) (2064:2064:2064))
        (PORT ena (7245:7245:7245) (7203:7203:7203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3656:3656:3656) (3648:3648:3648))
        (PORT clk (2098:2098:2098) (2064:2064:2064))
        (PORT ena (7245:7245:7245) (7203:7203:7203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2777:2777:2777) (2779:2779:2779))
        (PORT clk (2098:2098:2098) (2064:2064:2064))
        (PORT ena (7245:7245:7245) (7203:7203:7203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2331:2331:2331))
        (PORT clk (2101:2101:2101) (2066:2066:2066))
        (PORT ena (7247:7247:7247) (7206:7206:7206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2066:2066:2066))
        (PORT d[0] (7247:7247:7247) (7206:7206:7206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1277:1277:1277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1278:1278:1278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2763:2763:2763) (2755:2755:2755))
        (PORT clk (2121:2121:2121) (2083:2083:2083))
        (PORT ena (7977:7977:7977) (7889:7889:7889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4158:4158:4158) (4310:4310:4310))
        (PORT d[1] (4637:4637:4637) (4665:4665:4665))
        (PORT d[2] (2727:2727:2727) (2848:2848:2848))
        (PORT d[3] (2886:2886:2886) (2911:2911:2911))
        (PORT d[4] (2336:2336:2336) (2403:2403:2403))
        (PORT d[5] (3719:3719:3719) (3693:3693:3693))
        (PORT d[6] (5550:5550:5550) (5738:5738:5738))
        (PORT d[7] (6953:6953:6953) (7057:7057:7057))
        (PORT d[8] (3305:3305:3305) (3394:3394:3394))
        (PORT d[9] (3535:3535:3535) (3678:3678:3678))
        (PORT d[10] (5336:5336:5336) (5474:5474:5474))
        (PORT d[11] (3405:3405:3405) (3478:3478:3478))
        (PORT d[12] (4678:4678:4678) (4854:4854:4854))
        (PORT clk (2118:2118:2118) (2081:2081:2081))
        (PORT ena (7975:7975:7975) (7886:7886:7886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6813:6813:6813) (6830:6830:6830))
        (PORT clk (2118:2118:2118) (2081:2081:2081))
        (PORT ena (7975:7975:7975) (7886:7886:7886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2464:2464:2464))
        (PORT clk (2118:2118:2118) (2081:2081:2081))
        (PORT ena (7975:7975:7975) (7886:7886:7886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3298:3298:3298) (3238:3238:3238))
        (PORT clk (2121:2121:2121) (2083:2083:2083))
        (PORT ena (7977:7977:7977) (7889:7889:7889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2083:2083:2083))
        (PORT d[0] (7977:7977:7977) (7889:7889:7889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1294:1294:1294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2518:2518:2518) (2522:2522:2522))
        (PORT clk (2111:2111:2111) (2074:2074:2074))
        (PORT ena (8277:8277:8277) (8184:8184:8184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4232:4232:4232) (4417:4417:4417))
        (PORT d[1] (4138:4138:4138) (4173:4173:4173))
        (PORT d[2] (3889:3889:3889) (3834:3834:3834))
        (PORT d[3] (2622:2622:2622) (2663:2663:2663))
        (PORT d[4] (2613:2613:2613) (2687:2687:2687))
        (PORT d[5] (3478:3478:3478) (3448:3448:3448))
        (PORT d[6] (5580:5580:5580) (5788:5788:5788))
        (PORT d[7] (7194:7194:7194) (7298:7298:7298))
        (PORT d[8] (3318:3318:3318) (3400:3400:3400))
        (PORT d[9] (3261:3261:3261) (3404:3404:3404))
        (PORT d[10] (5078:5078:5078) (5205:5205:5205))
        (PORT d[11] (3900:3900:3900) (3975:3975:3975))
        (PORT d[12] (4415:4415:4415) (4589:4589:4589))
        (PORT clk (2108:2108:2108) (2072:2072:2072))
        (PORT ena (8275:8275:8275) (8181:8181:8181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3874:3874:3874) (3846:3846:3846))
        (PORT clk (2108:2108:2108) (2072:2072:2072))
        (PORT ena (8275:8275:8275) (8181:8181:8181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2752:2752:2752) (2740:2740:2740))
        (PORT clk (2108:2108:2108) (2072:2072:2072))
        (PORT ena (8275:8275:8275) (8181:8181:8181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3274:3274:3274) (3209:3209:3209))
        (PORT clk (2111:2111:2111) (2074:2074:2074))
        (PORT ena (8277:8277:8277) (8184:8184:8184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2074:2074:2074))
        (PORT d[0] (8277:8277:8277) (8184:8184:8184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1286:1286:1286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2539:2539:2539) (2543:2543:2543))
        (PORT clk (2115:2115:2115) (2077:2077:2077))
        (PORT ena (8277:8277:8277) (8184:8184:8184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4232:4232:4232) (4418:4418:4418))
        (PORT d[1] (4630:4630:4630) (4656:4656:4656))
        (PORT d[2] (3605:3605:3605) (3552:3552:3552))
        (PORT d[3] (2620:2620:2620) (2647:2647:2647))
        (PORT d[4] (2618:2618:2618) (2693:2693:2693))
        (PORT d[5] (3480:3480:3480) (3453:3453:3453))
        (PORT d[6] (5591:5591:5591) (5799:5799:5799))
        (PORT d[7] (7207:7207:7207) (7311:7311:7311))
        (PORT d[8] (3347:3347:3347) (3440:3440:3440))
        (PORT d[9] (3520:3520:3520) (3663:3663:3663))
        (PORT d[10] (5329:5329:5329) (5465:5465:5465))
        (PORT d[11] (3268:3268:3268) (3398:3398:3398))
        (PORT d[12] (4446:4446:4446) (4623:4623:4623))
        (PORT clk (2112:2112:2112) (2075:2075:2075))
        (PORT ena (8275:8275:8275) (8181:8181:8181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3244:3244:3244) (3153:3153:3153))
        (PORT clk (2112:2112:2112) (2075:2075:2075))
        (PORT ena (8275:8275:8275) (8181:8181:8181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2756:2756:2756) (2728:2728:2728))
        (PORT clk (2112:2112:2112) (2075:2075:2075))
        (PORT ena (8275:8275:8275) (8181:8181:8181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3034:3034:3034) (2970:2970:2970))
        (PORT clk (2115:2115:2115) (2077:2077:2077))
        (PORT ena (8277:8277:8277) (8184:8184:8184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2077:2077:2077))
        (PORT d[0] (8277:8277:8277) (8184:8184:8184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1288:1288:1288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3120:3120:3120) (3183:3183:3183))
        (PORT datab (2556:2556:2556) (2636:2636:2636))
        (PORT datac (1092:1092:1092) (1103:1103:1103))
        (PORT datad (1237:1237:1237) (1226:1226:1226))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1102:1102:1102))
        (PORT datab (1024:1024:1024) (1012:1012:1012))
        (PORT datac (3082:3082:3082) (3147:3147:3147))
        (PORT datad (156:156:156) (175:175:175))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2779:2779:2779) (2782:2782:2782))
        (PORT clk (2123:2123:2123) (2086:2086:2086))
        (PORT ena (8005:8005:8005) (7911:7911:7911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4412:4412:4412) (4568:4568:4568))
        (PORT d[1] (4861:4861:4861) (4885:4885:4885))
        (PORT d[2] (3100:3100:3100) (3046:3046:3046))
        (PORT d[3] (2356:2356:2356) (2382:2382:2382))
        (PORT d[4] (2312:2312:2312) (2380:2380:2380))
        (PORT d[5] (3750:3750:3750) (3725:3725:3725))
        (PORT d[6] (5544:5544:5544) (5732:5732:5732))
        (PORT d[7] (6921:6921:6921) (7024:7024:7024))
        (PORT d[8] (3282:3282:3282) (3360:3360:3360))
        (PORT d[9] (2963:2963:2963) (3087:3087:3087))
        (PORT d[10] (5332:5332:5332) (5459:5459:5459))
        (PORT d[11] (3420:3420:3420) (3499:3499:3499))
        (PORT d[12] (4690:4690:4690) (4867:4867:4867))
        (PORT clk (2120:2120:2120) (2084:2084:2084))
        (PORT ena (8003:8003:8003) (7908:7908:7908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3753:3753:3753) (3739:3739:3739))
        (PORT clk (2120:2120:2120) (2084:2084:2084))
        (PORT ena (8003:8003:8003) (7908:7908:7908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2463:2463:2463))
        (PORT clk (2120:2120:2120) (2084:2084:2084))
        (PORT ena (8003:8003:8003) (7908:7908:7908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3283:3283:3283) (3223:3223:3223))
        (PORT clk (2123:2123:2123) (2086:2086:2086))
        (PORT ena (8005:8005:8005) (7911:7911:7911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2086:2086:2086))
        (PORT d[0] (8005:8005:8005) (7911:7911:7911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1297:1297:1297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (644:644:644))
        (PORT datad (614:614:614) (661:661:661))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1808:1808:1808) (1865:1865:1865))
        (PORT d[1] (2950:2950:2950) (2915:2915:2915))
        (PORT d[2] (1707:1707:1707) (1731:1731:1731))
        (PORT d[3] (1483:1483:1483) (1525:1525:1525))
        (PORT clk (2126:2126:2126) (2090:2090:2090))
        (PORT ena (6706:6706:6706) (6676:6676:6676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3470:3470:3470) (3552:3552:3552))
        (PORT d[1] (3051:3051:3051) (3037:3037:3037))
        (PORT d[2] (1578:1578:1578) (1645:1645:1645))
        (PORT d[3] (2316:2316:2316) (2338:2338:2338))
        (PORT d[4] (2024:2024:2024) (2083:2083:2083))
        (PORT d[5] (2241:2241:2241) (2214:2214:2214))
        (PORT d[6] (5955:5955:5955) (6137:6137:6137))
        (PORT d[7] (4602:4602:4602) (4627:4627:4627))
        (PORT d[8] (3283:3283:3283) (3354:3354:3354))
        (PORT d[9] (2513:2513:2513) (2635:2635:2635))
        (PORT d[10] (4351:4351:4351) (4425:4425:4425))
        (PORT clk (2123:2123:2123) (2088:2088:2088))
        (PORT ena (6704:6704:6704) (6673:6673:6673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2904:2904:2904) (2812:2812:2812))
        (PORT clk (2123:2123:2123) (2088:2088:2088))
        (PORT ena (6704:6704:6704) (6673:6673:6673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3639:3639:3639) (3664:3664:3664))
        (PORT clk (2123:2123:2123) (2088:2088:2088))
        (PORT ena (6704:6704:6704) (6673:6673:6673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3163:3163:3163) (3205:3205:3205))
        (PORT clk (2126:2126:2126) (2090:2090:2090))
        (PORT ena (6706:6706:6706) (6676:6676:6676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2090:2090:2090))
        (PORT d[0] (6706:6706:6706) (6676:6676:6676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1054:1054:1054))
        (PORT datab (2550:2550:2550) (2629:2629:2629))
        (PORT datac (3072:3072:3072) (3136:3136:3136))
        (PORT datad (818:818:818) (821:821:821))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (216:216:216))
        (PORT datab (2064:2064:2064) (2149:2149:2149))
        (PORT datac (161:161:161) (183:183:183))
        (PORT datad (156:156:156) (176:176:176))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1804:1804:1804))
        (PORT asdata (1305:1305:1305) (1306:1306:1306))
        (PORT clrn (1852:1852:1852) (1766:1766:1766))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1273:1273:1273))
        (PORT datab (1369:1369:1369) (1386:1386:1386))
        (PORT datac (1249:1249:1249) (1229:1229:1229))
        (PORT datad (593:593:593) (604:604:604))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT asdata (1074:1074:1074) (1089:1089:1089))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[12\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1674:1674:1674) (1744:1744:1744))
        (PORT datab (890:890:890) (907:907:907))
        (PORT datad (1610:1610:1610) (1614:1614:1614))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[12\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (267:267:267))
        (PORT datad (746:746:746) (740:740:740))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[12\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1932:1932:1932) (1991:1991:1991))
        (PORT datab (810:810:810) (807:807:807))
        (PORT datac (1276:1276:1276) (1306:1306:1306))
        (PORT datad (156:156:156) (175:175:175))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (868:868:868))
        (PORT datab (1103:1103:1103) (1097:1097:1097))
        (PORT datad (239:239:239) (303:303:303))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1391:1391:1391) (1419:1419:1419))
        (PORT clrn (1850:1850:1850) (1761:1761:1761))
        (PORT sload (742:742:742) (801:801:801))
        (PORT ena (732:732:732) (727:727:727))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[12\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1550:1550:1550) (1617:1617:1617))
        (PORT datab (1070:1070:1070) (1075:1075:1075))
        (PORT datac (609:609:609) (629:629:629))
        (PORT datad (357:357:357) (396:396:396))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[11\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (808:808:808))
        (PORT datab (634:634:634) (683:683:683))
        (PORT datac (1061:1061:1061) (1062:1062:1062))
        (PORT datad (841:841:841) (843:843:843))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1811:1811:1811) (1727:1727:1727))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1368:1368:1368) (1409:1409:1409))
        (PORT datad (217:217:217) (272:272:272))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1785:1785:1785) (1845:1845:1845))
        (PORT clk (2131:2131:2131) (2088:2088:2088))
        (PORT ena (6365:6365:6365) (6300:6300:6300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3814:3814:3814) (3938:3938:3938))
        (PORT d[1] (3817:3817:3817) (3833:3833:3833))
        (PORT d[2] (4680:4680:4680) (4648:4648:4648))
        (PORT d[3] (2649:2649:2649) (2692:2692:2692))
        (PORT d[4] (3170:3170:3170) (3279:3279:3279))
        (PORT d[5] (3435:3435:3435) (3395:3395:3395))
        (PORT d[6] (6003:6003:6003) (6174:6174:6174))
        (PORT d[7] (5512:5512:5512) (5586:5586:5586))
        (PORT d[8] (3163:3163:3163) (3215:3215:3215))
        (PORT d[9] (3173:3173:3173) (3283:3283:3283))
        (PORT d[10] (6321:6321:6321) (6307:6307:6307))
        (PORT d[11] (4126:4126:4126) (4228:4228:4228))
        (PORT d[12] (4383:4383:4383) (4554:4554:4554))
        (PORT clk (2128:2128:2128) (2086:2086:2086))
        (PORT ena (6363:6363:6363) (6297:6297:6297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3462:3462:3462) (3467:3467:3467))
        (PORT clk (2128:2128:2128) (2086:2086:2086))
        (PORT ena (6363:6363:6363) (6297:6297:6297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3020:3020:3020) (3021:3021:3021))
        (PORT clk (2128:2128:2128) (2086:2086:2086))
        (PORT ena (6363:6363:6363) (6297:6297:6297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3338:3338:3338) (3359:3359:3359))
        (PORT clk (2131:2131:2131) (2088:2088:2088))
        (PORT ena (6365:6365:6365) (6300:6300:6300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2088:2088:2088))
        (PORT d[0] (6365:6365:6365) (6300:6300:6300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1299:1299:1299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1300:1300:1300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1299:1299:1299) (1279:1279:1279))
        (PORT datab (2665:2665:2665) (2727:2727:2727))
        (PORT datac (2990:2990:2990) (3040:3040:3040))
        (PORT datad (999:999:999) (990:990:990))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1884:1884:1884) (1965:1965:1965))
        (PORT clk (2095:2095:2095) (2054:2054:2054))
        (PORT ena (6599:6599:6599) (6536:6536:6536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3244:3244:3244) (3346:3346:3346))
        (PORT d[1] (4513:4513:4513) (4586:4586:4586))
        (PORT d[2] (4272:4272:4272) (4249:4249:4249))
        (PORT d[3] (3601:3601:3601) (3706:3706:3706))
        (PORT d[4] (2392:2392:2392) (2480:2480:2480))
        (PORT d[5] (5462:5462:5462) (5422:5422:5422))
        (PORT d[6] (4643:4643:4643) (4799:4799:4799))
        (PORT d[7] (5217:5217:5217) (5282:5282:5282))
        (PORT d[8] (3529:3529:3529) (3607:3607:3607))
        (PORT d[9] (2074:2074:2074) (2157:2157:2157))
        (PORT d[10] (4587:4587:4587) (4580:4580:4580))
        (PORT d[11] (4241:4241:4241) (4354:4354:4354))
        (PORT d[12] (4595:4595:4595) (4759:4759:4759))
        (PORT clk (2092:2092:2092) (2052:2052:2052))
        (PORT ena (6597:6597:6597) (6533:6533:6533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4488:4488:4488) (4484:4484:4484))
        (PORT clk (2092:2092:2092) (2052:2052:2052))
        (PORT ena (6597:6597:6597) (6533:6533:6533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4280:4280:4280) (4347:4347:4347))
        (PORT clk (2092:2092:2092) (2052:2052:2052))
        (PORT ena (6597:6597:6597) (6533:6533:6533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3142:3142:3142) (3177:3177:3177))
        (PORT clk (2095:2095:2095) (2054:2054:2054))
        (PORT ena (6599:6599:6599) (6536:6536:6536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2054:2054:2054))
        (PORT d[0] (6599:6599:6599) (6536:6536:6536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2055:2055:2055))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2055:2055:2055))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2055:2055:2055))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2055:2055:2055))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1265:1265:1265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1266:1266:1266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1783:1783:1783) (1837:1837:1837))
        (PORT clk (2131:2131:2131) (2098:2098:2098))
        (PORT ena (7417:7417:7417) (7337:7337:7337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4604:4604:4604) (4733:4733:4733))
        (PORT d[1] (5629:5629:5629) (5723:5723:5723))
        (PORT d[2] (2931:2931:2931) (2875:2875:2875))
        (PORT d[3] (2332:2332:2332) (2354:2354:2354))
        (PORT d[4] (2072:2072:2072) (2138:2138:2138))
        (PORT d[5] (2878:2878:2878) (2829:2829:2829))
        (PORT d[6] (5548:5548:5548) (5740:5740:5740))
        (PORT d[7] (6354:6354:6354) (6442:6442:6442))
        (PORT d[8] (3234:3234:3234) (3307:3307:3307))
        (PORT d[9] (3225:3225:3225) (3354:3354:3354))
        (PORT d[10] (5657:5657:5657) (5667:5667:5667))
        (PORT d[11] (2826:2826:2826) (2887:2887:2887))
        (PORT d[12] (5496:5496:5496) (5680:5680:5680))
        (PORT clk (2128:2128:2128) (2096:2096:2096))
        (PORT ena (7415:7415:7415) (7334:7334:7334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3545:3545:3545) (3513:3513:3513))
        (PORT clk (2128:2128:2128) (2096:2096:2096))
        (PORT ena (7415:7415:7415) (7334:7334:7334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2472:2472:2472) (2455:2455:2455))
        (PORT clk (2128:2128:2128) (2096:2096:2096))
        (PORT ena (7415:7415:7415) (7334:7334:7334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3957:3957:3957) (4006:4006:4006))
        (PORT clk (2131:2131:2131) (2098:2098:2098))
        (PORT ena (7417:7417:7417) (7337:7337:7337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2098:2098:2098))
        (PORT d[0] (7417:7417:7417) (7337:7337:7337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1309:1309:1309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1310:1310:1310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2085:2085:2085) (2165:2165:2165))
        (PORT clk (2115:2115:2115) (2076:2076:2076))
        (PORT ena (5791:5791:5791) (5739:5739:5739))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3553:3553:3553) (3676:3676:3676))
        (PORT d[1] (4674:4674:4674) (4718:4718:4718))
        (PORT d[2] (4153:4153:4153) (4113:4113:4113))
        (PORT d[3] (2677:2677:2677) (2724:2724:2724))
        (PORT d[4] (2636:2636:2636) (2733:2733:2733))
        (PORT d[5] (3994:3994:3994) (3964:3964:3964))
        (PORT d[6] (5450:5450:5450) (5611:5611:5611))
        (PORT d[7] (4938:4938:4938) (5003:5003:5003))
        (PORT d[8] (4549:4549:4549) (4624:4624:4624))
        (PORT d[9] (2571:2571:2571) (2656:2656:2656))
        (PORT d[10] (5720:5720:5720) (5689:5689:5689))
        (PORT d[11] (3869:3869:3869) (3968:3968:3968))
        (PORT d[12] (4115:4115:4115) (4281:4281:4281))
        (PORT clk (2112:2112:2112) (2074:2074:2074))
        (PORT ena (5789:5789:5789) (5736:5736:5736))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3513:3513:3513) (3545:3545:3545))
        (PORT clk (2112:2112:2112) (2074:2074:2074))
        (PORT ena (5789:5789:5789) (5736:5736:5736))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (3052:3052:3052))
        (PORT clk (2112:2112:2112) (2074:2074:2074))
        (PORT ena (5789:5789:5789) (5736:5736:5736))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3076:3076:3076) (3099:3099:3099))
        (PORT clk (2115:2115:2115) (2076:2076:2076))
        (PORT ena (5791:5791:5791) (5739:5739:5739))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2076:2076:2076))
        (PORT d[0] (5791:5791:5791) (5739:5739:5739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1287:1287:1287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1288:1288:1288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1815:1815:1815) (1886:1886:1886))
        (PORT clk (2113:2113:2113) (2074:2074:2074))
        (PORT ena (6880:6880:6880) (6810:6810:6810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3550:3550:3550) (3674:3674:3674))
        (PORT d[1] (5046:5046:5046) (5116:5116:5116))
        (PORT d[2] (4210:4210:4210) (4179:4179:4179))
        (PORT d[3] (3927:3927:3927) (4046:4046:4046))
        (PORT d[4] (2342:2342:2342) (2425:2425:2425))
        (PORT d[5] (5739:5739:5739) (5709:5709:5709))
        (PORT d[6] (5238:5238:5238) (5417:5417:5417))
        (PORT d[7] (5518:5518:5518) (5591:5591:5591))
        (PORT d[8] (3836:3836:3836) (3919:3919:3919))
        (PORT d[9] (2621:2621:2621) (2721:2721:2721))
        (PORT d[10] (4828:4828:4828) (4823:4823:4823))
        (PORT d[11] (4530:4530:4530) (4649:4649:4649))
        (PORT d[12] (4889:4889:4889) (5059:5059:5059))
        (PORT clk (2110:2110:2110) (2072:2072:2072))
        (PORT ena (6878:6878:6878) (6807:6807:6807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3312:3312:3312) (3241:3241:3241))
        (PORT clk (2110:2110:2110) (2072:2072:2072))
        (PORT ena (6878:6878:6878) (6807:6807:6807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4571:4571:4571) (4643:4643:4643))
        (PORT clk (2110:2110:2110) (2072:2072:2072))
        (PORT ena (6878:6878:6878) (6807:6807:6807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3215:3215:3215) (3262:3262:3262))
        (PORT clk (2113:2113:2113) (2074:2074:2074))
        (PORT ena (6880:6880:6880) (6810:6810:6810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2074:2074:2074))
        (PORT d[0] (6880:6880:6880) (6810:6810:6810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1286:1286:1286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1797:1797:1797) (1790:1790:1790))
        (PORT datab (2670:2670:2670) (2733:2733:2733))
        (PORT datac (2983:2983:2983) (3032:3032:3032))
        (PORT datad (1112:1112:1112) (1125:1125:1125))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1643:1643:1643) (1662:1662:1662))
        (PORT datab (2670:2670:2670) (2733:2733:2733))
        (PORT datac (847:847:847) (852:852:852))
        (PORT datad (155:155:155) (174:174:174))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2101:2101:2101) (2191:2191:2191))
        (PORT clk (2139:2139:2139) (2104:2104:2104))
        (PORT ena (6959:6959:6959) (6879:6879:6879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3570:3570:3570) (3703:3703:3703))
        (PORT d[1] (4927:4927:4927) (4959:4959:4959))
        (PORT d[2] (2795:2795:2795) (2941:2941:2941))
        (PORT d[3] (2360:2360:2360) (2385:2385:2385))
        (PORT d[4] (3708:3708:3708) (3825:3825:3825))
        (PORT d[5] (3094:3094:3094) (3041:3041:3041))
        (PORT d[6] (5194:5194:5194) (5381:5381:5381))
        (PORT d[7] (6045:6045:6045) (6130:6130:6130))
        (PORT d[8] (3727:3727:3727) (3788:3788:3788))
        (PORT d[9] (3740:3740:3740) (3864:3864:3864))
        (PORT d[10] (6902:6902:6902) (6896:6896:6896))
        (PORT d[11] (3154:3154:3154) (3243:3243:3243))
        (PORT d[12] (4928:4928:4928) (5108:5108:5108))
        (PORT clk (2136:2136:2136) (2102:2102:2102))
        (PORT ena (6957:6957:6957) (6876:6876:6876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2667:2667:2667) (2590:2590:2590))
        (PORT clk (2136:2136:2136) (2102:2102:2102))
        (PORT ena (6957:6957:6957) (6876:6876:6876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2476:2476:2476))
        (PORT clk (2136:2136:2136) (2102:2102:2102))
        (PORT ena (6957:6957:6957) (6876:6876:6876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3718:3718:3718) (3762:3762:3762))
        (PORT clk (2139:2139:2139) (2104:2104:2104))
        (PORT ena (6959:6959:6959) (6879:6879:6879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2104:2104:2104))
        (PORT d[0] (6959:6959:6959) (6879:6879:6879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2105:2105:2105))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2105:2105:2105))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2105:2105:2105))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2105:2105:2105))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (2668:2668:2668) (2731:2731:2731))
        (PORT datac (2986:2986:2986) (3036:3036:3036))
        (PORT datad (1276:1276:1276) (1265:1265:1265))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (216:216:216))
        (PORT datab (186:186:186) (209:209:209))
        (PORT datac (1751:1751:1751) (1833:1833:1833))
        (PORT datad (157:157:157) (175:175:175))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[11\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1375:1375:1375))
        (PORT datab (1140:1140:1140) (1159:1159:1159))
        (PORT datad (803:803:803) (812:812:812))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[11\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1466:1466:1466) (1477:1477:1477))
        (PORT datab (2053:2053:2053) (1983:1983:1983))
        (PORT datac (524:524:524) (520:520:520))
        (PORT datad (1213:1213:1213) (1188:1188:1188))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (893:893:893))
        (PORT datab (979:979:979) (1015:1015:1015))
        (PORT datad (1045:1045:1045) (1029:1029:1029))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1140:1140:1140) (1164:1164:1164))
        (PORT clrn (1849:1849:1849) (1761:1761:1761))
        (PORT sload (937:937:937) (996:996:996))
        (PORT ena (890:890:890) (867:867:867))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[11\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1580:1580:1580) (1650:1650:1650))
        (PORT datab (228:228:228) (259:259:259))
        (PORT datac (360:360:360) (404:404:404))
        (PORT datad (1289:1289:1289) (1296:1296:1296))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[8\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (590:590:590))
        (PORT datab (619:619:619) (631:631:631))
        (PORT datac (1053:1053:1053) (1047:1047:1047))
        (PORT datad (842:842:842) (880:880:880))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1762:1762:1762))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (857:857:857))
        (PORT datad (1621:1621:1621) (1664:1664:1664))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|writedata\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_data\[8\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (1332:1332:1332) (1374:1374:1374))
        (PORT datac (570:570:570) (607:607:607))
        (PORT datad (772:772:772) (793:793:793))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (638:638:638))
        (PORT datab (1368:1368:1368) (1385:1385:1385))
        (PORT datac (1249:1249:1249) (1228:1228:1228))
        (PORT datad (1168:1168:1168) (1230:1230:1230))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1759:1759:1759))
        (PORT asdata (1605:1605:1605) (1615:1615:1615))
        (PORT clrn (1805:1805:1805) (1721:1721:1721))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[10\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1022:1022:1022) (1041:1041:1041))
        (PORT datab (1720:1720:1720) (1768:1768:1768))
        (PORT datad (1591:1591:1591) (1587:1587:1587))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|ac\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1031:1031:1031) (1057:1057:1057))
        (PORT datad (1011:1011:1011) (1030:1030:1030))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|ac\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (833:833:833))
        (PORT datab (872:872:872) (913:913:913))
        (PORT datad (292:292:292) (289:289:289))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|ac)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1765:1765:1765))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1804:1804:1804))
        (PORT asdata (1119:1119:1119) (1135:1135:1135))
        (PORT clrn (1852:1852:1852) (1766:1766:1766))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[10\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (541:541:541))
        (PORT datab (240:240:240) (268:268:268))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2534:2534:2534) (2613:2613:2613))
        (PORT clk (2079:2079:2079) (2040:2040:2040))
        (PORT ena (4080:4080:4080) (3967:3967:3967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3249:3249:3249) (3351:3351:3351))
        (PORT d[1] (4920:4920:4920) (5027:5027:5027))
        (PORT d[2] (2819:2819:2819) (2957:2957:2957))
        (PORT d[3] (3764:3764:3764) (3902:3902:3902))
        (PORT d[4] (3703:3703:3703) (3885:3885:3885))
        (PORT d[5] (3687:3687:3687) (3804:3804:3804))
        (PORT d[6] (4282:4282:4282) (4350:4350:4350))
        (PORT d[7] (4185:4185:4185) (4242:4242:4242))
        (PORT d[8] (3942:3942:3942) (4070:4070:4070))
        (PORT d[9] (2146:2146:2146) (2231:2231:2231))
        (PORT d[10] (3496:3496:3496) (3528:3528:3528))
        (PORT d[11] (3838:3838:3838) (3983:3983:3983))
        (PORT d[12] (3804:3804:3804) (3958:3958:3958))
        (PORT clk (2076:2076:2076) (2038:2038:2038))
        (PORT ena (4078:4078:4078) (3964:3964:3964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4058:4058:4058) (4069:4069:4069))
        (PORT clk (2076:2076:2076) (2038:2038:2038))
        (PORT ena (4078:4078:4078) (3964:3964:3964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2981:2981:2981) (2955:2955:2955))
        (PORT clk (2076:2076:2076) (2038:2038:2038))
        (PORT ena (4078:4078:4078) (3964:3964:3964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3002:3002:3002) (3117:3117:3117))
        (PORT clk (2079:2079:2079) (2040:2040:2040))
        (PORT ena (4080:4080:4080) (3967:3967:3967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2040:2040:2040))
        (PORT d[0] (4080:4080:4080) (3967:3967:3967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2041:2041:2041))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2041:2041:2041))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2041:2041:2041))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2041:2041:2041))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1251:1251:1251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1252:1252:1252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1252:1252:1252))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1252:1252:1252))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2690:2690:2690) (2749:2749:2749))
        (PORT datab (1570:1570:1570) (1575:1575:1575))
        (PORT datac (3146:3146:3146) (3191:3191:3191))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2156:2156:2156) (2176:2176:2176))
        (PORT clk (2079:2079:2079) (2038:2038:2038))
        (PORT ena (4496:4496:4496) (4423:4423:4423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3834:3834:3834) (3966:3966:3966))
        (PORT d[1] (5487:5487:5487) (5611:5611:5611))
        (PORT d[2] (3530:3530:3530) (3738:3738:3738))
        (PORT d[3] (4085:4085:4085) (4250:4250:4250))
        (PORT d[4] (2787:2787:2787) (2937:2937:2937))
        (PORT d[5] (3823:3823:3823) (3911:3911:3911))
        (PORT d[6] (3347:3347:3347) (3412:3412:3412))
        (PORT d[7] (5081:5081:5081) (5167:5167:5167))
        (PORT d[8] (3312:3312:3312) (3390:3390:3390))
        (PORT d[9] (2175:2175:2175) (2274:2274:2274))
        (PORT d[10] (5362:5362:5362) (5520:5520:5520))
        (PORT d[11] (4425:4425:4425) (4443:4443:4443))
        (PORT d[12] (4955:4955:4955) (5162:5162:5162))
        (PORT clk (2076:2076:2076) (2036:2036:2036))
        (PORT ena (4494:4494:4494) (4420:4420:4420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3855:3855:3855) (3750:3750:3750))
        (PORT clk (2076:2076:2076) (2036:2036:2036))
        (PORT ena (4494:4494:4494) (4420:4420:4420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3299:3299:3299) (3307:3307:3307))
        (PORT clk (2076:2076:2076) (2036:2036:2036))
        (PORT ena (4494:4494:4494) (4420:4420:4420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2912:2912:2912) (3024:3024:3024))
        (PORT clk (2079:2079:2079) (2038:2038:2038))
        (PORT ena (4496:4496:4496) (4423:4423:4423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2038:2038:2038))
        (PORT d[0] (4496:4496:4496) (4423:4423:4423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2039:2039:2039))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2039:2039:2039))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2039:2039:2039))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2039:2039:2039))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1250:1250:1250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2691:2691:2691) (2750:2750:2750))
        (PORT datab (2012:2012:2012) (1998:1998:1998))
        (PORT datac (3146:3146:3146) (3191:3191:3191))
        (PORT datad (792:792:792) (787:787:787))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2168:2168:2168) (2190:2190:2190))
        (PORT clk (2109:2109:2109) (2067:2067:2067))
        (PORT ena (3866:3866:3866) (3819:3819:3819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3565:3565:3565) (3694:3694:3694))
        (PORT d[1] (5225:5225:5225) (5354:5354:5354))
        (PORT d[2] (3195:3195:3195) (3386:3386:3386))
        (PORT d[3] (4355:4355:4355) (4537:4537:4537))
        (PORT d[4] (3440:3440:3440) (3611:3611:3611))
        (PORT d[5] (3293:3293:3293) (3369:3369:3369))
        (PORT d[6] (3295:3295:3295) (3346:3346:3346))
        (PORT d[7] (4754:4754:4754) (4834:4834:4834))
        (PORT d[8] (3543:3543:3543) (3617:3617:3617))
        (PORT d[9] (2157:2157:2157) (2249:2249:2249))
        (PORT d[10] (5598:5598:5598) (5747:5747:5747))
        (PORT d[11] (5227:5227:5227) (5250:5250:5250))
        (PORT d[12] (4397:4397:4397) (4589:4589:4589))
        (PORT clk (2106:2106:2106) (2065:2065:2065))
        (PORT ena (3864:3864:3864) (3816:3816:3816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3893:3893:3893) (3875:3875:3875))
        (PORT clk (2106:2106:2106) (2065:2065:2065))
        (PORT ena (3864:3864:3864) (3816:3816:3816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3270:3270:3270) (3280:3280:3280))
        (PORT clk (2106:2106:2106) (2065:2065:2065))
        (PORT ena (3864:3864:3864) (3816:3816:3816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2655:2655:2655) (2764:2764:2764))
        (PORT clk (2109:2109:2109) (2067:2067:2067))
        (PORT ena (3866:3866:3866) (3819:3819:3819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2067:2067:2067))
        (PORT d[0] (3866:3866:3866) (3819:3819:3819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2068:2068:2068))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2068:2068:2068))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2068:2068:2068))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2068:2068:2068))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1278:1278:1278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1279:1279:1279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1591:1591:1591) (1598:1598:1598))
        (PORT clk (2106:2106:2106) (2066:2066:2066))
        (PORT ena (4728:4728:4728) (4650:4650:4650))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4163:4163:4163) (4307:4307:4307))
        (PORT d[1] (6069:6069:6069) (6209:6209:6209))
        (PORT d[2] (3785:3785:3785) (3991:3991:3991))
        (PORT d[3] (4690:4690:4690) (4864:4864:4864))
        (PORT d[4] (3156:3156:3156) (3320:3320:3320))
        (PORT d[5] (4351:4351:4351) (4447:4447:4447))
        (PORT d[6] (3862:3862:3862) (3931:3931:3931))
        (PORT d[7] (5644:5644:5644) (5740:5740:5740))
        (PORT d[8] (3311:3311:3311) (3381:3381:3381))
        (PORT d[9] (2779:2779:2779) (2893:2893:2893))
        (PORT d[10] (5946:5946:5946) (6112:6112:6112))
        (PORT d[11] (4437:4437:4437) (4455:4455:4455))
        (PORT d[12] (5220:5220:5220) (5429:5429:5429))
        (PORT clk (2103:2103:2103) (2064:2064:2064))
        (PORT ena (4726:4726:4726) (4647:4647:4647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4542:4542:4542) (4533:4533:4533))
        (PORT clk (2103:2103:2103) (2064:2064:2064))
        (PORT ena (4726:4726:4726) (4647:4647:4647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3599:3599:3599) (3612:3612:3612))
        (PORT clk (2103:2103:2103) (2064:2064:2064))
        (PORT ena (4726:4726:4726) (4647:4647:4647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3415:3415:3415) (3530:3530:3530))
        (PORT clk (2106:2106:2106) (2066:2066:2066))
        (PORT ena (4728:4728:4728) (4650:4650:4650))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2066:2066:2066))
        (PORT d[0] (4728:4728:4728) (4650:4650:4650))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1277:1277:1277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1278:1278:1278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2418:2418:2418) (2435:2435:2435))
        (PORT clk (2087:2087:2087) (2047:2047:2047))
        (PORT ena (4464:4464:4464) (4388:4388:4388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3592:3592:3592) (3727:3727:3727))
        (PORT d[1] (5507:5507:5507) (5642:5642:5642))
        (PORT d[2] (3538:3538:3538) (3746:3746:3746))
        (PORT d[3] (4372:4372:4372) (4541:4541:4541))
        (PORT d[4] (2845:2845:2845) (2989:2989:2989))
        (PORT d[5] (4074:4074:4074) (4163:4163:4163))
        (PORT d[6] (3633:3633:3633) (3702:3702:3702))
        (PORT d[7] (5349:5349:5349) (5439:5439:5439))
        (PORT d[8] (4127:4127:4127) (4221:4221:4221))
        (PORT d[9] (2185:2185:2185) (2284:2284:2284))
        (PORT d[10] (5392:5392:5392) (5553:5553:5553))
        (PORT d[11] (4441:4441:4441) (4461:4461:4461))
        (PORT d[12] (4962:4962:4962) (5170:5170:5170))
        (PORT clk (2084:2084:2084) (2045:2045:2045))
        (PORT ena (4462:4462:4462) (4385:4385:4385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3172:3172:3172) (3123:3123:3123))
        (PORT clk (2084:2084:2084) (2045:2045:2045))
        (PORT ena (4462:4462:4462) (4385:4385:4385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3279:3279:3279) (3294:3294:3294))
        (PORT clk (2084:2084:2084) (2045:2045:2045))
        (PORT ena (4462:4462:4462) (4385:4385:4385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3166:3166:3166) (3282:3282:3282))
        (PORT clk (2087:2087:2087) (2047:2047:2047))
        (PORT ena (4464:4464:4464) (4388:4388:4388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2047:2047:2047))
        (PORT d[0] (4464:4464:4464) (4388:4388:4388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2048:2048:2048))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2048:2048:2048))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2048:2048:2048))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2048:2048:2048))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1258:1258:1258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1259:1259:1259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1259:1259:1259))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1259:1259:1259))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2494:2494:2494) (2548:2548:2548))
        (PORT clk (2049:2049:2049) (2011:2011:2011))
        (PORT ena (4363:4363:4363) (4245:4245:4245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3712:3712:3712) (3807:3807:3807))
        (PORT d[1] (4899:4899:4899) (5004:5004:5004))
        (PORT d[2] (2543:2543:2543) (2694:2694:2694))
        (PORT d[3] (3755:3755:3755) (3895:3895:3895))
        (PORT d[4] (4323:4323:4323) (4524:4524:4524))
        (PORT d[5] (3609:3609:3609) (3717:3717:3717))
        (PORT d[6] (3783:3783:3783) (3839:3839:3839))
        (PORT d[7] (4485:4485:4485) (4545:4545:4545))
        (PORT d[8] (4206:4206:4206) (4336:4336:4336))
        (PORT d[9] (2125:2125:2125) (2210:2210:2210))
        (PORT d[10] (3449:3449:3449) (3466:3466:3466))
        (PORT d[11] (4081:4081:4081) (4226:4226:4226))
        (PORT d[12] (4054:4054:4054) (4201:4201:4201))
        (PORT clk (2046:2046:2046) (2009:2009:2009))
        (PORT ena (4361:4361:4361) (4242:4242:4242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3607:3607:3607) (3662:3662:3662))
        (PORT clk (2046:2046:2046) (2009:2009:2009))
        (PORT ena (4361:4361:4361) (4242:4242:4242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2942:2942:2942) (2905:2905:2905))
        (PORT clk (2046:2046:2046) (2009:2009:2009))
        (PORT ena (4361:4361:4361) (4242:4242:4242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3512:3512:3512) (3635:3635:3635))
        (PORT clk (2049:2049:2049) (2011:2011:2011))
        (PORT ena (4363:4363:4363) (4245:4245:4245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2011:2011:2011))
        (PORT d[0] (4363:4363:4363) (4245:4245:4245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1223:1223:1223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1223:1223:1223))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1223:1223:1223))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2460:2460:2460) (2527:2527:2527))
        (PORT datab (1450:1450:1450) (1422:1422:1422))
        (PORT datac (2117:2117:2117) (2156:2156:2156))
        (PORT datad (1021:1021:1021) (1012:1012:1012))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2689:2689:2689) (2748:2748:2748))
        (PORT datab (2387:2387:2387) (2381:2381:2381))
        (PORT datac (1573:1573:1573) (1590:1590:1590))
        (PORT datad (795:795:795) (800:800:800))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (215:215:215))
        (PORT datab (186:186:186) (209:209:209))
        (PORT datac (3132:3132:3132) (3160:3160:3160))
        (PORT datad (156:156:156) (175:175:175))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[10\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1341:1341:1341))
        (PORT datab (551:551:551) (547:547:547))
        (PORT datac (1288:1288:1288) (1284:1284:1284))
        (PORT datad (1010:1010:1010) (1017:1017:1017))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (900:900:900))
        (PORT datab (1116:1116:1116) (1112:1112:1112))
        (PORT datad (1011:1011:1011) (1000:1000:1000))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (914:914:914) (940:940:940))
        (PORT clrn (1849:1849:1849) (1761:1761:1761))
        (PORT sload (937:937:937) (996:996:996))
        (PORT ena (890:890:890) (867:867:867))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[10\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1581:1581:1581) (1651:1651:1651))
        (PORT datab (879:879:879) (913:913:913))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (583:583:583) (620:620:620))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[9\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (917:917:917))
        (PORT datab (657:657:657) (672:672:672))
        (PORT datac (1052:1052:1052) (1046:1046:1046))
        (PORT datad (510:510:510) (504:504:504))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1762:1762:1762))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (817:817:817))
        (PORT datad (388:388:388) (436:436:436))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2306:2306:2306) (2307:2307:2307))
        (PORT clk (2055:2055:2055) (2015:2015:2015))
        (PORT ena (4362:4362:4362) (4245:4245:4245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3731:3731:3731) (3827:3827:3827))
        (PORT d[1] (5929:5929:5929) (6027:6027:6027))
        (PORT d[2] (3076:3076:3076) (3213:3213:3213))
        (PORT d[3] (3939:3939:3939) (4072:4072:4072))
        (PORT d[4] (4019:4019:4019) (4212:4212:4212))
        (PORT d[5] (3573:3573:3573) (3678:3678:3678))
        (PORT d[6] (3508:3508:3508) (3544:3544:3544))
        (PORT d[7] (4508:4508:4508) (4577:4577:4577))
        (PORT d[8] (4218:4218:4218) (4351:4351:4351))
        (PORT d[9] (2297:2297:2297) (2367:2367:2367))
        (PORT d[10] (3674:3674:3674) (3689:3689:3689))
        (PORT d[11] (3533:3533:3533) (3508:3508:3508))
        (PORT d[12] (3726:3726:3726) (3862:3862:3862))
        (PORT clk (2052:2052:2052) (2013:2013:2013))
        (PORT ena (4360:4360:4360) (4242:4242:4242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3459:3459:3459) (3395:3395:3395))
        (PORT clk (2052:2052:2052) (2013:2013:2013))
        (PORT ena (4360:4360:4360) (4242:4242:4242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2988:2988:2988) (2946:2946:2946))
        (PORT clk (2052:2052:2052) (2013:2013:2013))
        (PORT ena (4360:4360:4360) (4242:4242:4242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3507:3507:3507) (3630:3630:3630))
        (PORT clk (2055:2055:2055) (2015:2015:2015))
        (PORT ena (4362:4362:4362) (4245:4245:4245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2015:2015:2015))
        (PORT d[0] (4362:4362:4362) (4245:4245:4245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1226:1226:1226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1227:1227:1227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1227:1227:1227))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1227:1227:1227))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2458:2458:2458) (2525:2525:2525))
        (PORT datab (1072:1072:1072) (1072:1072:1072))
        (PORT datac (2122:2122:2122) (2162:2162:2162))
        (PORT datad (837:837:837) (852:852:852))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3488:3488:3488) (3454:3454:3454))
        (PORT clk (2097:2097:2097) (2057:2057:2057))
        (PORT ena (4193:4193:4193) (4130:4130:4130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3823:3823:3823) (3947:3947:3947))
        (PORT d[1] (5227:5227:5227) (5358:5358:5358))
        (PORT d[2] (3506:3506:3506) (3704:3704:3704))
        (PORT d[3] (4097:4097:4097) (4276:4276:4276))
        (PORT d[4] (2833:2833:2833) (2984:2984:2984))
        (PORT d[5] (3573:3573:3573) (3654:3654:3654))
        (PORT d[6] (3324:3324:3324) (3386:3386:3386))
        (PORT d[7] (5012:5012:5012) (5095:5095:5095))
        (PORT d[8] (3872:3872:3872) (3961:3961:3961))
        (PORT d[9] (1870:1870:1870) (1954:1954:1954))
        (PORT d[10] (5304:5304:5304) (5452:5452:5452))
        (PORT d[11] (4971:4971:4971) (5005:5005:5005))
        (PORT d[12] (4671:4671:4671) (4871:4871:4871))
        (PORT clk (2094:2094:2094) (2055:2055:2055))
        (PORT ena (4191:4191:4191) (4127:4127:4127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4455:4455:4455) (4517:4517:4517))
        (PORT clk (2094:2094:2094) (2055:2055:2055))
        (PORT ena (4191:4191:4191) (4127:4127:4127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3296:3296:3296) (3295:3295:3295))
        (PORT clk (2094:2094:2094) (2055:2055:2055))
        (PORT ena (4191:4191:4191) (4127:4127:4127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2937:2937:2937) (3052:3052:3052))
        (PORT clk (2097:2097:2097) (2057:2057:2057))
        (PORT ena (4193:4193:4193) (4130:4130:4130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2057:2057:2057))
        (PORT d[0] (4193:4193:4193) (4130:4130:4130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1268:1268:1268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1269:1269:1269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2458:2458:2458) (2524:2524:2524))
        (PORT datab (1945:1945:1945) (1923:1923:1923))
        (PORT datac (2123:2123:2123) (2163:2163:2163))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2990:2990:2990) (2973:2973:2973))
        (PORT clk (2103:2103:2103) (2063:2063:2063))
        (PORT ena (4138:4138:4138) (4072:4072:4072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3812:3812:3812) (3937:3937:3937))
        (PORT d[1] (5260:5260:5260) (5393:5393:5393))
        (PORT d[2] (3483:3483:3483) (3664:3664:3664))
        (PORT d[3] (4344:4344:4344) (4525:4525:4525))
        (PORT d[4] (3416:3416:3416) (3582:3582:3582))
        (PORT d[5] (3342:3342:3342) (3423:3423:3423))
        (PORT d[6] (3320:3320:3320) (3375:3375:3375))
        (PORT d[7] (4746:4746:4746) (4821:4821:4821))
        (PORT d[8] (3813:3813:3813) (3894:3894:3894))
        (PORT d[9] (1925:1925:1925) (2013:2013:2013))
        (PORT d[10] (5314:5314:5314) (5463:5463:5463))
        (PORT d[11] (4960:4960:4960) (4985:4985:4985))
        (PORT d[12] (4453:4453:4453) (4648:4648:4648))
        (PORT clk (2100:2100:2100) (2061:2061:2061))
        (PORT ena (4136:4136:4136) (4069:4069:4069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3523:3523:3523) (3519:3519:3519))
        (PORT clk (2100:2100:2100) (2061:2061:2061))
        (PORT ena (4136:4136:4136) (4069:4069:4069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3084:3084:3084) (3072:3072:3072))
        (PORT clk (2100:2100:2100) (2061:2061:2061))
        (PORT ena (4136:4136:4136) (4069:4069:4069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2927:2927:2927) (3041:3041:3041))
        (PORT clk (2103:2103:2103) (2063:2063:2063))
        (PORT ena (4138:4138:4138) (4072:4072:4072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2063:2063:2063))
        (PORT d[0] (4138:4138:4138) (4072:4072:4072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2064:2064:2064))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2064:2064:2064))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2064:2064:2064))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2064:2064:2064))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1274:1274:1274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1275:1275:1275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1875:1875:1875) (1892:1892:1892))
        (PORT clk (2065:2065:2065) (2029:2029:2029))
        (PORT ena (4646:4646:4646) (4524:4524:4524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3525:3525:3525) (3632:3632:3632))
        (PORT d[1] (5194:5194:5194) (5311:5311:5311))
        (PORT d[2] (2841:2841:2841) (2998:2998:2998))
        (PORT d[3] (4020:4020:4020) (4164:4164:4164))
        (PORT d[4] (4597:4597:4597) (4807:4807:4807))
        (PORT d[5] (3409:3409:3409) (3522:3522:3522))
        (PORT d[6] (4072:4072:4072) (4134:4134:4134))
        (PORT d[7] (5021:5021:5021) (5089:5089:5089))
        (PORT d[8] (4480:4480:4480) (4617:4617:4617))
        (PORT d[9] (2361:2361:2361) (2450:2450:2450))
        (PORT d[10] (3735:3735:3735) (3759:3759:3759))
        (PORT d[11] (3842:3842:3842) (3823:3823:3823))
        (PORT d[12] (3794:3794:3794) (3959:3959:3959))
        (PORT clk (2062:2062:2062) (2027:2027:2027))
        (PORT ena (4644:4644:4644) (4521:4521:4521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2767:2767:2767) (2685:2685:2685))
        (PORT clk (2062:2062:2062) (2027:2027:2027))
        (PORT ena (4644:4644:4644) (4521:4521:4521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2348:2348:2348) (2303:2303:2303))
        (PORT clk (2062:2062:2062) (2027:2027:2027))
        (PORT ena (4644:4644:4644) (4521:4521:4521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2227:2227:2227) (2202:2202:2202))
        (PORT clk (2065:2065:2065) (2029:2029:2029))
        (PORT ena (4646:4646:4646) (4524:4524:4524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2029:2029:2029))
        (PORT d[0] (4646:4646:4646) (4524:4524:4524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2030:2030:2030))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2030:2030:2030))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2030:2030:2030))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2030:2030:2030))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1240:1240:1240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1241:1241:1241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1241:1241:1241))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1241:1241:1241))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3491:3491:3491) (3471:3471:3471))
        (PORT clk (2085:2085:2085) (2043:2043:2043))
        (PORT ena (4165:4165:4165) (4097:4097:4097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3589:3589:3589) (3722:3722:3722))
        (PORT d[1] (5200:5200:5200) (5329:5329:5329))
        (PORT d[2] (3243:3243:3243) (3443:3443:3443))
        (PORT d[3] (4077:4077:4077) (4242:4242:4242))
        (PORT d[4] (2836:2836:2836) (2987:2987:2987))
        (PORT d[5] (3811:3811:3811) (3898:3898:3898))
        (PORT d[6] (3370:3370:3370) (3439:3439:3439))
        (PORT d[7] (5019:5019:5019) (5102:5102:5102))
        (PORT d[8] (3838:3838:3838) (3922:3922:3922))
        (PORT d[9] (2140:2140:2140) (2236:2236:2236))
        (PORT d[10] (5323:5323:5323) (5476:5476:5476))
        (PORT d[11] (4734:4734:4734) (4763:4763:4763))
        (PORT d[12] (4680:4680:4680) (4882:4882:4882))
        (PORT clk (2082:2082:2082) (2041:2041:2041))
        (PORT ena (4163:4163:4163) (4094:4094:4094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2884:2884:2884) (2842:2842:2842))
        (PORT clk (2082:2082:2082) (2041:2041:2041))
        (PORT ena (4163:4163:4163) (4094:4094:4094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3066:3066:3066) (3072:3072:3072))
        (PORT clk (2082:2082:2082) (2041:2041:2041))
        (PORT ena (4163:4163:4163) (4094:4094:4094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3178:3178:3178) (3289:3289:3289))
        (PORT clk (2085:2085:2085) (2043:2043:2043))
        (PORT ena (4165:4165:4165) (4097:4097:4097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2043:2043:2043))
        (PORT d[0] (4165:4165:4165) (4097:4097:4097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2044:2044:2044))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2044:2044:2044))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2044:2044:2044))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2044:2044:2044))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1255:1255:1255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1255:1255:1255))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1255:1255:1255))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2383:2383:2383) (2405:2405:2405))
        (PORT clk (2073:2073:2073) (2036:2036:2036))
        (PORT ena (4081:4081:4081) (3968:3968:3968))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3490:3490:3490) (3588:3588:3588))
        (PORT d[1] (5653:5653:5653) (5751:5751:5751))
        (PORT d[2] (3067:3067:3067) (3208:3208:3208))
        (PORT d[3] (3771:3771:3771) (3907:3907:3907))
        (PORT d[4] (3426:3426:3426) (3601:3601:3601))
        (PORT d[5] (3443:3443:3443) (3565:3565:3565))
        (PORT d[6] (4292:4292:4292) (4360:4360:4360))
        (PORT d[7] (4223:4223:4223) (4284:4284:4284))
        (PORT d[8] (3943:3943:3943) (4071:4071:4071))
        (PORT d[9] (2125:2125:2125) (2208:2208:2208))
        (PORT d[10] (3443:3443:3443) (3470:3470:3470))
        (PORT d[11] (3561:3561:3561) (3535:3535:3535))
        (PORT d[12] (3823:3823:3823) (3977:3977:3977))
        (PORT clk (2070:2070:2070) (2034:2034:2034))
        (PORT ena (4079:4079:4079) (3965:3965:3965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4007:4007:4007) (3956:3956:3956))
        (PORT clk (2070:2070:2070) (2034:2034:2034))
        (PORT ena (4079:4079:4079) (3965:3965:3965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (2633:2633:2633))
        (PORT clk (2070:2070:2070) (2034:2034:2034))
        (PORT ena (4079:4079:4079) (3965:3965:3965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3257:3257:3257) (3380:3380:3380))
        (PORT clk (2073:2073:2073) (2036:2036:2036))
        (PORT ena (4081:4081:4081) (3968:3968:3968))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2036:2036:2036))
        (PORT d[0] (4081:4081:4081) (3968:3968:3968))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2037:2037:2037))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2037:2037:2037))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2037:2037:2037))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2037:2037:2037))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1247:1247:1247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1248:1248:1248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1248:1248:1248))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1248:1248:1248))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2458:2458:2458) (2525:2525:2525))
        (PORT datab (1786:1786:1786) (1758:1758:1758))
        (PORT datac (2123:2123:2123) (2162:2162:2162))
        (PORT datad (1287:1287:1287) (1286:1286:1286))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1969:1969:1969) (1948:1948:1948))
        (PORT datab (618:618:618) (630:630:630))
        (PORT datac (2419:2419:2419) (2487:2487:2487))
        (PORT datad (158:158:158) (177:177:177))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (215:215:215))
        (PORT datab (187:187:187) (210:210:210))
        (PORT datac (2683:2683:2683) (2717:2717:2717))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (579:579:579) (723:723:723))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1681:1681:1681) (1680:1680:1680))
        (PORT d (537:537:537) (533:533:533))
        (PORT clrn (1952:1952:1952) (1936:1936:1936))
        (IOPATH (posedge clk) q (525:525:525) (475:475:475))
        (IOPATH (negedge clrn) q (629:629:629) (579:579:579))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (84:84:84))
      (HOLD d (posedge clk) (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (987:987:987))
        (PORT datab (695:695:695) (736:736:736))
        (PORT datac (556:556:556) (559:559:559))
        (PORT datad (774:774:774) (771:771:771))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1758:1758:1758))
        (PORT asdata (1589:1589:1589) (1606:1606:1606))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[9\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1625:1625:1625) (1638:1638:1638))
        (PORT datab (1664:1664:1664) (1762:1762:1762))
        (PORT datad (768:768:768) (768:768:768))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[9\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (395:395:395) (444:444:444))
        (PORT datac (746:746:746) (773:773:773))
        (PORT datad (322:322:322) (336:336:336))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[9\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1542:1542:1542) (1548:1548:1548))
        (PORT datab (1224:1224:1224) (1250:1250:1250))
        (PORT datac (160:160:160) (182:182:182))
        (PORT datad (1784:1784:1784) (1771:1771:1771))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (894:894:894))
        (PORT datab (1116:1116:1116) (1113:1113:1113))
        (PORT datad (1132:1132:1132) (1137:1137:1137))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (923:923:923) (958:958:958))
        (PORT clrn (1849:1849:1849) (1761:1761:1761))
        (PORT sload (937:937:937) (996:996:996))
        (PORT ena (890:890:890) (867:867:867))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[9\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1712:1712:1712) (1761:1761:1761))
        (PORT datab (1372:1372:1372) (1394:1394:1394))
        (PORT datac (786:786:786) (795:795:795))
        (PORT datad (772:772:772) (790:790:790))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[12\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (531:531:531))
        (PORT datab (635:635:635) (650:650:650))
        (PORT datac (1377:1377:1377) (1407:1407:1407))
        (PORT datad (1348:1348:1348) (1389:1389:1389))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1796:1796:1796))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1846:1846:1846) (1757:1757:1757))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[12\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (669:669:669))
        (PORT datab (891:891:891) (929:929:929))
        (PORT datac (1307:1307:1307) (1337:1337:1337))
        (PORT datad (608:608:608) (654:654:654))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[12\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (787:787:787))
        (PORT datab (1317:1317:1317) (1354:1354:1354))
        (PORT datad (164:164:164) (186:186:186))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1785:1785:1785))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (943:943:943) (967:967:967))
        (PORT clrn (1838:1838:1838) (1753:1753:1753))
        (PORT sclr (1323:1323:1323) (1376:1376:1376))
        (PORT sload (1615:1615:1615) (1688:1688:1688))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1305:1305:1305) (1335:1335:1335))
        (PORT datab (1249:1249:1249) (1298:1298:1298))
        (PORT datac (1075:1075:1075) (1069:1069:1069))
        (PORT datad (1613:1613:1613) (1631:1631:1631))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (480:480:480))
        (PORT datab (417:417:417) (465:465:465))
        (PORT datac (549:549:549) (566:566:566))
        (PORT datad (251:251:251) (314:314:314))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (170:170:170) (194:194:194))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1802:1802:1802) (1719:1719:1719))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (219:219:219))
        (PORT datab (229:229:229) (287:287:287))
        (PORT datac (173:173:173) (199:199:199))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1301:1301:1301) (1291:1291:1291))
        (PORT datab (842:842:842) (843:843:843))
        (PORT datad (167:167:167) (191:191:191))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1762:1762:1762))
        (PORT ena (1125:1125:1125) (1105:1105:1105))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1762:1762:1762))
        (PORT ena (1125:1125:1125) (1105:1105:1105))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1291:1291:1291))
        (PORT datab (792:792:792) (856:856:856))
        (PORT datac (809:809:809) (839:839:839))
        (PORT datad (804:804:804) (804:804:804))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1802:1802:1802) (1719:1719:1719))
        (PORT ena (725:725:725) (726:726:726))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1301:1301:1301) (1291:1291:1291))
        (PORT datab (246:246:246) (305:305:305))
        (PORT datac (402:402:402) (448:448:448))
        (PORT datad (806:806:806) (806:806:806))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1536:1536:1536) (1562:1562:1562))
        (PORT datab (300:300:300) (372:372:372))
        (PORT datad (389:389:389) (434:434:434))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|write\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (446:446:446))
        (PORT datab (201:201:201) (227:227:227))
        (PORT datad (158:158:158) (176:176:176))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|write)
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1088:1088:1088))
        (PORT datab (246:246:246) (305:305:305))
        (PORT datac (765:765:765) (794:794:794))
        (PORT datad (204:204:204) (261:261:261))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (590:590:590))
        (PORT datab (663:663:663) (711:711:711))
        (PORT datad (537:537:537) (540:540:540))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|take_action_ocireg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (834:834:834) (843:843:843))
        (PORT datac (784:784:784) (790:790:790))
        (PORT datad (183:183:183) (211:211:211))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|monitor_error\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (777:777:777))
        (PORT datab (201:201:201) (228:228:228))
        (PORT datad (768:768:768) (790:790:790))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|monitor_error)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1747:1747:1747))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1059:1059:1059))
        (PORT datab (889:889:889) (917:917:917))
        (PORT datac (1092:1092:1092) (1109:1109:1109))
        (PORT datad (1078:1078:1078) (1109:1109:1109))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|sr\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1717:1717:1717))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1654:1654:1654) (1649:1649:1649))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|jdo\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1741:1741:1741))
        (PORT asdata (518:518:518) (574:574:574))
        (PORT ena (2541:2541:2541) (2524:2524:2524))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (802:802:802) (821:821:821))
        (PORT datad (747:747:747) (731:731:731))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|monitor_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (783:783:783))
        (PORT datab (623:623:623) (660:660:660))
        (PORT datac (175:175:175) (203:203:203))
        (PORT datad (221:221:221) (280:280:280))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|monitor_ready\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (159:159:159) (181:181:181))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|monitor_ready)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1747:1747:1747))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (893:893:893) (927:927:927))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1703:1703:1703))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (198:198:198) (253:253:253))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1703:1703:1703))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_tck\|ir_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1703:1703:1703))
        (PORT asdata (512:512:512) (565:565:565))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (217:217:217))
        (PORT datab (421:421:421) (457:457:457))
        (PORT datad (755:755:755) (772:772:772))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (326:326:326))
        (PORT datab (234:234:234) (296:296:296))
        (PORT datac (554:554:554) (544:544:544))
        (PORT datad (340:340:340) (374:374:374))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1164:1164:1164))
        (PORT datab (2194:2194:2194) (2254:2254:2254))
        (PORT datac (1026:1026:1026) (1107:1107:1107))
        (PORT datad (159:159:159) (177:177:177))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1692:1692:1692))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (663:663:663) (694:694:694))
        (PORT clrn (1565:1565:1565) (1600:1600:1600))
        (PORT sload (1876:1876:1876) (1830:1830:1830))
        (PORT ena (713:713:713) (710:710:710))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (330:330:330))
        (PORT datab (263:263:263) (328:328:328))
        (PORT datac (556:556:556) (546:546:546))
        (PORT datad (226:226:226) (287:287:287))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1692:1692:1692))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1565:1565:1565) (1600:1600:1600))
        (PORT ena (1364:1364:1364) (1341:1341:1341))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (329:329:329))
        (PORT datab (796:796:796) (811:811:811))
        (PORT datac (620:620:620) (653:653:653))
        (PORT datad (339:339:339) (372:372:372))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (158:158:158) (177:177:177))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1692:1692:1692))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (859:859:859) (867:867:867))
        (PORT clrn (1565:1565:1565) (1600:1600:1600))
        (PORT sload (1876:1876:1876) (1830:1830:1830))
        (PORT ena (713:713:713) (710:710:710))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (651:651:651))
        (PORT datab (251:251:251) (313:313:313))
        (PORT datac (238:238:238) (302:302:302))
        (PORT datad (604:604:604) (638:638:638))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (932:932:932))
        (PORT datac (871:871:871) (901:901:901))
        (PORT datad (204:204:204) (261:261:261))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (622:622:622))
        (PORT datab (189:189:189) (211:211:211))
        (PORT datad (203:203:203) (260:260:260))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1364:1364:1364) (1311:1311:1311))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (257:257:257) (320:320:320))
        (PORT datad (609:609:609) (645:645:645))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1731:1731:1731))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1736:1736:1736))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1192:1192:1192) (1222:1222:1222))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (335:335:335))
        (PORT datad (167:167:167) (188:188:188))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1736:1736:1736))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1192:1192:1192) (1222:1222:1222))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (626:626:626))
        (PORT datac (1029:1029:1029) (1110:1110:1110))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1692:1692:1692))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1565:1565:1565) (1600:1600:1600))
        (PORT ena (713:713:713) (710:710:710))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (321:321:321))
        (PORT datac (1029:1029:1029) (1110:1110:1110))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1692:1692:1692))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1565:1565:1565) (1600:1600:1600))
        (PORT ena (713:713:713) (710:710:710))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (1028:1028:1028) (1110:1110:1110))
        (PORT datad (203:203:203) (261:261:261))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1692:1692:1692))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1565:1565:1565) (1600:1600:1600))
        (PORT ena (713:713:713) (710:710:710))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2451:2451:2451) (2524:2524:2524))
        (PORT datac (601:601:601) (617:617:617))
        (PORT datad (604:604:604) (638:638:638))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (975:975:975))
        (PORT datad (381:381:381) (436:436:436))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (215:215:215))
        (PORT datab (548:548:548) (541:541:541))
        (PORT datac (181:181:181) (204:204:204))
        (PORT datad (550:550:550) (554:554:554))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|adapted_tdo\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (216:216:216) (271:271:271))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|adapted_tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1786:1786:1786))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2679:2679:2679) (2754:2754:2754))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1736:1736:1736))
        (PORT asdata (858:858:858) (882:882:882))
        (PORT clrn (1371:1371:1371) (1427:1427:1427))
        (PORT ena (1334:1334:1334) (1304:1304:1304))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1736:1736:1736))
        (PORT asdata (885:885:885) (905:905:905))
        (PORT clrn (1371:1371:1371) (1427:1427:1427))
        (PORT ena (1334:1334:1334) (1304:1304:1304))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (670:670:670))
        (PORT datab (1085:1085:1085) (1103:1103:1103))
        (PORT datad (199:199:199) (254:254:254))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1711:1711:1711) (1780:1780:1780))
        (PORT datad (160:160:160) (180:180:180))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2451:2451:2451) (2524:2524:2524))
        (PORT datab (322:322:322) (324:324:324))
        (PORT datac (1246:1246:1246) (1295:1295:1295))
        (PORT datad (550:550:550) (555:555:555))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2450:2450:2450) (2522:2522:2522))
        (PORT datac (1068:1068:1068) (1154:1154:1154))
        (PORT datad (1080:1080:1080) (1120:1120:1120))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (632:632:632))
        (PORT datab (1706:1706:1706) (1775:1775:1775))
        (PORT datac (1054:1054:1054) (1074:1074:1074))
        (PORT datad (391:391:391) (431:431:431))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (343:343:343))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (354:354:354))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (274:274:274) (342:342:342))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datac (833:833:833) (859:859:859))
        (PORT datad (1267:1267:1267) (1327:1327:1327))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (866:866:866))
        (PORT datab (647:647:647) (701:701:701))
        (PORT datac (857:857:857) (910:910:910))
        (PORT datad (194:194:194) (219:219:219))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1731:1731:1731))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (612:612:612) (671:671:671))
        (PORT ena (833:833:833) (808:808:808))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (357:357:357))
        (PORT datab (417:417:417) (465:465:465))
        (PORT datac (246:246:246) (314:314:314))
        (PORT datad (239:239:239) (310:310:310))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (216:216:216))
        (PORT datab (868:868:868) (896:896:896))
        (PORT datac (231:231:231) (300:300:300))
        (PORT datad (1246:1246:1246) (1298:1298:1298))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1731:1731:1731))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (612:612:612) (671:671:671))
        (PORT ena (833:833:833) (808:808:808))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (254:254:254) (322:322:322))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1731:1731:1731))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (612:612:612) (671:671:671))
        (PORT ena (833:833:833) (808:808:808))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (414:414:414) (462:462:462))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1731:1731:1731))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (612:612:612) (671:671:671))
        (PORT ena (833:833:833) (808:808:808))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1731:1731:1731))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (612:612:612) (671:671:671))
        (PORT ena (833:833:833) (808:808:808))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1114:1114:1114))
        (PORT datab (253:253:253) (320:320:320))
        (PORT datac (312:312:312) (310:310:310))
        (PORT datad (350:350:350) (377:377:377))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (353:353:353))
        (PORT datab (186:186:186) (209:209:209))
        (PORT datac (383:383:383) (430:430:430))
        (PORT datad (234:234:234) (305:305:305))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (355:355:355))
        (PORT datac (386:386:386) (433:433:433))
        (PORT datad (238:238:238) (309:309:309))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (892:892:892))
        (PORT datac (860:860:860) (913:913:913))
        (PORT datad (1268:1268:1268) (1329:1329:1329))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1107:1107:1107))
        (PORT datab (867:867:867) (895:895:895))
        (PORT datac (229:229:229) (298:298:298))
        (PORT datad (1245:1245:1245) (1297:1297:1297))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (346:346:346))
        (PORT datab (416:416:416) (463:463:463))
        (PORT datac (245:245:245) (312:312:312))
        (PORT datad (182:182:182) (205:205:205))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (355:355:355))
        (PORT datab (417:417:417) (464:464:464))
        (PORT datac (228:228:228) (297:297:297))
        (PORT datad (238:238:238) (309:309:309))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (251:251:251))
        (PORT datac (865:865:865) (919:919:919))
        (PORT datad (313:313:313) (312:312:312))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (867:867:867))
        (PORT datab (646:646:646) (700:700:700))
        (PORT datac (858:858:858) (911:911:911))
        (PORT datad (193:193:193) (218:218:218))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1731:1731:1731))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (741:741:741) (756:756:756))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (353:353:353))
        (PORT datac (383:383:383) (429:429:429))
        (PORT datad (234:234:234) (304:304:304))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1110:1110:1110))
        (PORT datab (343:343:343) (341:341:341))
        (PORT datac (246:246:246) (314:314:314))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (570:570:570))
        (PORT datab (202:202:202) (228:228:228))
        (PORT datac (353:353:353) (392:392:392))
        (PORT datad (311:311:311) (310:310:310))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1731:1731:1731))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (741:741:741) (756:756:756))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (332:332:332))
        (PORT datab (202:202:202) (228:228:228))
        (PORT datac (201:201:201) (258:258:258))
        (PORT datad (311:311:311) (310:310:310))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1731:1731:1731))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (741:741:741) (756:756:756))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (356:356:356))
        (PORT datab (417:417:417) (465:465:465))
        (PORT datac (246:246:246) (314:314:314))
        (PORT datad (181:181:181) (203:203:203))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (358:358:358))
        (PORT datab (230:230:230) (289:289:289))
        (PORT datac (520:520:520) (513:513:513))
        (PORT datad (172:172:172) (196:196:196))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1731:1731:1731))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (741:741:741) (756:756:756))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (841:841:841) (937:937:937))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (759:759:759) (766:766:766))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (846:846:846) (942:942:942))
        (PORT datad (200:200:200) (255:255:255))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (759:759:759) (766:766:766))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (842:842:842) (938:938:938))
        (PORT datad (199:199:199) (255:255:255))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (759:759:759) (766:766:766))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (841:841:841) (937:937:937))
        (PORT datad (197:197:197) (251:251:251))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (759:759:759) (766:766:766))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (817:817:817))
        (PORT datab (598:598:598) (622:622:622))
        (PORT datac (608:608:608) (636:636:636))
        (PORT datad (732:732:732) (791:791:791))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (274:274:274) (348:348:348))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (476:476:476))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (375:375:375))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (893:893:893))
        (PORT datab (639:639:639) (692:692:692))
        (PORT datac (812:812:812) (839:839:839))
        (PORT datad (1267:1267:1267) (1327:1327:1327))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1743:1743:1743))
        (PORT d (67:67:67) (78:78:78))
        (PORT sload (1109:1109:1109) (1158:1158:1158))
        (PORT ena (1104:1104:1104) (1086:1086:1086))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (358:358:358))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1743:1743:1743))
        (PORT d (67:67:67) (78:78:78))
        (PORT sload (1109:1109:1109) (1158:1158:1158))
        (PORT ena (1104:1104:1104) (1086:1086:1086))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (474:474:474))
        (PORT datab (287:287:287) (362:362:362))
        (PORT datac (244:244:244) (321:321:321))
        (PORT datad (264:264:264) (338:338:338))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1372:1372:1372))
        (PORT datab (661:661:661) (696:696:696))
        (PORT datac (832:832:832) (858:858:858))
        (PORT datad (542:542:542) (543:543:543))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1743:1743:1743))
        (PORT d (67:67:67) (78:78:78))
        (PORT sload (1109:1109:1109) (1158:1158:1158))
        (PORT ena (1104:1104:1104) (1086:1086:1086))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (361:361:361))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1743:1743:1743))
        (PORT d (67:67:67) (78:78:78))
        (PORT sload (1109:1109:1109) (1158:1158:1158))
        (PORT ena (1104:1104:1104) (1086:1086:1086))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1743:1743:1743))
        (PORT d (67:67:67) (78:78:78))
        (PORT sload (1109:1109:1109) (1158:1158:1158))
        (PORT ena (1104:1104:1104) (1086:1086:1086))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (243:243:243) (320:320:320))
        (PORT datad (267:267:267) (342:342:342))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (477:477:477))
        (PORT datab (188:188:188) (211:211:211))
        (PORT datac (253:253:253) (326:326:326))
        (PORT datad (257:257:257) (327:327:327))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (474:474:474))
        (PORT datab (296:296:296) (374:374:374))
        (PORT datac (250:250:250) (322:322:322))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (417:417:417))
        (PORT datab (196:196:196) (221:221:221))
        (PORT datac (243:243:243) (319:319:319))
        (PORT datad (267:267:267) (340:340:340))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (355:355:355))
        (PORT datab (287:287:287) (362:362:362))
        (PORT datac (244:244:244) (322:322:322))
        (PORT datad (264:264:264) (338:338:338))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (216:216:216))
        (PORT datab (190:190:190) (214:214:214))
        (PORT datac (254:254:254) (327:327:327))
        (PORT datad (216:216:216) (271:271:271))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1112:1112:1112) (1158:1158:1158))
        (PORT datab (602:602:602) (631:631:631))
        (PORT datac (807:807:807) (822:822:822))
        (PORT datad (177:177:177) (197:197:197))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1741:1741:1741))
        (PORT asdata (309:309:309) (304:304:304))
        (PORT ena (1414:1414:1414) (1416:1416:1416))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (217:217:217) (273:273:273))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1741:1741:1741))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1414:1414:1414) (1416:1416:1416))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (216:216:216) (272:272:272))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1741:1741:1741))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1414:1414:1414) (1416:1416:1416))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (217:217:217) (273:273:273))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1741:1741:1741))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1414:1414:1414) (1416:1416:1416))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (604:604:604) (639:639:639))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (869:869:869) (899:899:899))
        (PORT datad (812:812:812) (824:824:824))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (221:221:221))
        (PORT datab (247:247:247) (306:306:306))
        (PORT datac (577:577:577) (583:583:583))
        (PORT datad (381:381:381) (436:436:436))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1743:1743:1743))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1394:1394:1394) (1391:1391:1391))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (346:346:346))
        (PORT datab (313:313:313) (308:308:308))
        (PORT datad (197:197:197) (252:252:252))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (361:361:361))
        (PORT datac (243:243:243) (319:319:319))
        (PORT datad (266:266:266) (340:340:340))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (340:340:340))
        (PORT datab (387:387:387) (428:428:428))
        (PORT datac (569:569:569) (580:580:580))
        (PORT datad (354:354:354) (389:389:389))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (612:612:612) (648:648:648))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1743:1743:1743))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1394:1394:1394) (1391:1391:1391))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (348:348:348))
        (PORT datab (191:191:191) (215:215:215))
        (PORT datad (199:199:199) (253:253:253))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (474:474:474))
        (PORT datab (287:287:287) (363:363:363))
        (PORT datac (244:244:244) (322:322:322))
        (PORT datad (264:264:264) (338:338:338))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (612:612:612))
        (PORT datab (387:387:387) (427:427:427))
        (PORT datac (472:472:472) (454:454:454))
        (PORT datad (354:354:354) (389:389:389))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (583:583:583) (616:616:616))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1743:1743:1743))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1394:1394:1394) (1391:1391:1391))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (343:343:343))
        (PORT datab (187:187:187) (210:210:210))
        (PORT datad (199:199:199) (255:255:255))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (477:477:477))
        (PORT datab (299:299:299) (378:378:378))
        (PORT datac (243:243:243) (320:320:320))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (353:353:353))
        (PORT datab (288:288:288) (364:364:364))
        (PORT datac (254:254:254) (328:328:328))
        (PORT datad (167:167:167) (190:190:190))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (598:598:598) (628:628:628))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1743:1743:1743))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1394:1394:1394) (1391:1391:1391))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (342:342:342))
        (PORT datab (230:230:230) (289:289:289))
        (PORT datad (310:310:310) (311:311:311))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (873:873:873))
        (PORT datac (610:610:610) (663:663:663))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (871:871:871))
        (PORT datab (641:641:641) (694:694:694))
        (PORT datac (862:862:862) (915:915:915))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1743:1743:1743))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (309:309:309) (304:304:304))
        (PORT sload (1081:1081:1081) (1118:1118:1118))
        (PORT ena (1078:1078:1078) (1053:1053:1053))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1743:1743:1743))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (513:513:513) (566:566:566))
        (PORT sload (1081:1081:1081) (1118:1118:1118))
        (PORT ena (1078:1078:1078) (1053:1053:1053))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1743:1743:1743))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (512:512:512) (565:565:565))
        (PORT sload (1081:1081:1081) (1118:1118:1118))
        (PORT ena (1078:1078:1078) (1053:1053:1053))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1743:1743:1743))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (510:510:510) (563:563:563))
        (PORT sload (1081:1081:1081) (1118:1118:1118))
        (PORT ena (1078:1078:1078) (1053:1053:1053))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (378:378:378))
        (PORT datab (830:830:830) (850:850:850))
        (PORT datac (605:605:605) (629:629:629))
        (PORT datad (597:597:597) (630:630:630))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (344:344:344))
        (PORT datab (309:309:309) (312:312:312))
        (PORT datac (162:162:162) (184:184:184))
        (PORT datad (159:159:159) (178:178:178))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (293:293:293))
        (PORT datab (190:190:190) (213:213:213))
        (PORT datac (163:163:163) (185:185:185))
        (PORT datad (313:313:313) (314:314:314))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_clkctrl")
    (INSTANCE altera_internal_jtag\~TCKUTAPclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (216:216:216) (220:220:220))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|compression_cpu_cpu_debug_slave_phy\|virtual_state_udr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1372:1372:1372))
        (PORT datac (834:834:834) (860:860:860))
        (PORT datad (956:956:956) (1010:1010:1010))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|the_altera_std_synchronizer3\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|the_altera_std_synchronizer3\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1744:1744:1744))
        (PORT asdata (510:510:510) (562:562:562))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|sync2_udr\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (261:261:261))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|sync2_udr)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|update_jdo_strobe\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (287:287:287))
        (PORT datad (204:204:204) (261:261:261))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|update_jdo_strobe)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|enable_action_strobe)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT asdata (2077:2077:2077) (2092:2092:2092))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_debug_slave_wrapper\|the_compression_cpu_cpu_debug_slave_sysclk\|take_action_ocimem_b)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (330:330:330))
        (PORT datab (619:619:619) (657:657:657))
        (PORT datac (199:199:199) (258:258:258))
        (PORT datad (604:604:604) (645:645:645))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_ram_access\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1082:1082:1082))
        (PORT datab (556:556:556) (556:556:556))
        (PORT datac (585:585:585) (594:594:594))
        (PORT datad (746:746:746) (730:730:730))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_ram_access)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_en\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1112:1112:1112))
        (PORT datab (296:296:296) (368:368:368))
        (PORT datac (600:600:600) (642:642:642))
        (PORT datad (1082:1082:1082) (1119:1119:1119))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_ram_wr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (312:312:312) (313:313:313))
        (PORT datad (568:568:568) (574:574:574))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|jtag_ram_wr)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1746:1746:1746))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1135:1135:1135) (1118:1118:1118))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|ociram_wr_en\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1405:1405:1405) (1451:1451:1451))
        (PORT datac (732:732:732) (720:720:720))
        (PORT datad (197:197:197) (251:251:251))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (401:401:401))
        (PORT datab (1363:1363:1363) (1379:1379:1379))
        (PORT datac (1246:1246:1246) (1226:1226:1226))
        (PORT datad (1170:1170:1170) (1233:1233:1233))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT asdata (1092:1092:1092) (1115:1115:1115))
        (PORT clrn (1802:1802:1802) (1719:1719:1719))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1728:1728:1728))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2647:2647:2647) (2714:2714:2714))
        (PORT ena (867:867:867) (843:843:843))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (595:595:595) (620:620:620))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT ena (1354:1354:1354) (1333:1333:1333))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (246:246:246) (304:304:304))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT ena (1354:1354:1354) (1333:1333:1333))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (246:246:246) (304:304:304))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT ena (1354:1354:1354) (1333:1333:1333))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (246:246:246) (304:304:304))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT ena (1354:1354:1354) (1333:1333:1333))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (246:246:246) (305:305:305))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT ena (1354:1354:1354) (1333:1333:1333))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (311:311:311))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT ena (1354:1354:1354) (1333:1333:1333))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (244:244:244) (303:303:303))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (PORT ena (798:798:798) (812:812:812))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (245:245:245) (304:304:304))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (PORT ena (798:798:798) (812:812:812))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (370:370:370) (405:405:405))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (PORT ena (798:798:798) (812:812:812))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (246:246:246) (304:304:304))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (PORT ena (798:798:798) (812:812:812))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (310:310:310))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (PORT ena (798:798:798) (812:812:812))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (215:215:215) (270:270:270))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (PORT ena (798:798:798) (812:812:812))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1728:1728:1728))
        (PORT asdata (676:676:676) (709:709:709))
        (PORT clrn (2647:2647:2647) (2714:2714:2714))
        (PORT ena (1160:1160:1160) (1156:1156:1156))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1728:1728:1728))
        (PORT asdata (665:665:665) (697:697:697))
        (PORT clrn (2647:2647:2647) (2714:2714:2714))
        (PORT ena (1160:1160:1160) (1156:1156:1156))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1728:1728:1728))
        (PORT asdata (666:666:666) (695:695:695))
        (PORT clrn (2647:2647:2647) (2714:2714:2714))
        (PORT ena (1160:1160:1160) (1156:1156:1156))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (562:562:562) (582:582:582))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1728:1728:1728))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2647:2647:2647) (2714:2714:2714))
        (PORT ena (1160:1160:1160) (1156:1156:1156))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (376:376:376) (414:414:414))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1728:1728:1728))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2647:2647:2647) (2714:2714:2714))
        (PORT ena (1160:1160:1160) (1156:1156:1156))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (389:389:389) (428:428:428))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1728:1728:1728))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2647:2647:2647) (2714:2714:2714))
        (PORT ena (1160:1160:1160) (1156:1156:1156))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|compression_jtag_uart_alt_jtag_atlantic\|wdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1728:1728:1728))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (2647:2647:2647) (2714:2714:2714))
        (PORT ena (1160:1160:1160) (1156:1156:1156))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (637:637:637) (665:665:665))
        (PORT d[1] (629:629:629) (659:659:659))
        (PORT d[2] (659:659:659) (693:693:693))
        (PORT d[3] (642:642:642) (664:664:664))
        (PORT d[4] (636:636:636) (666:666:666))
        (PORT d[5] (657:657:657) (684:684:684))
        (PORT d[6] (636:636:636) (665:665:665))
        (PORT d[7] (635:635:635) (669:669:669))
        (PORT clk (2095:2095:2095) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (668:668:668) (707:707:707))
        (PORT d[1] (645:645:645) (682:682:682))
        (PORT d[2] (653:653:653) (689:689:689))
        (PORT d[3] (675:675:675) (713:713:713))
        (PORT d[4] (875:875:875) (890:890:890))
        (PORT d[5] (678:678:678) (719:719:719))
        (PORT clk (2092:2092:2092) (2060:2060:2060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1344:1344:1344) (1259:1259:1259))
        (PORT clk (2092:2092:2092) (2060:2060:2060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2062:2062:2062))
        (PORT d[0] (1800:1800:1800) (1725:1725:1725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2063:2063:2063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (694:694:694) (733:733:733))
        (PORT d[1] (646:646:646) (683:683:683))
        (PORT d[2] (677:677:677) (720:720:720))
        (PORT d[3] (949:949:949) (981:981:981))
        (PORT d[4] (644:644:644) (679:679:679))
        (PORT d[5] (651:651:651) (686:686:686))
        (PORT clk (2059:2059:2059) (1996:1996:1996))
        (PORT ena (1496:1496:1496) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (1996:1996:1996))
        (PORT d[0] (1496:1496:1496) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_readdata\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (875:875:875) (911:911:911))
        (PORT datac (1064:1064:1064) (1072:1072:1072))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1802:1802:1802) (1719:1719:1719))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[7\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (890:890:890))
        (PORT datab (634:634:634) (645:645:645))
        (PORT datad (339:339:339) (380:380:380))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1245:1245:1245) (1294:1294:1294))
        (PORT datac (1035:1035:1035) (1058:1058:1058))
        (PORT datad (1611:1611:1611) (1628:1628:1628))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2073:2073:2073) (2100:2100:2100))
        (PORT datab (1162:1162:1162) (1192:1192:1192))
        (PORT datac (1348:1348:1348) (1378:1378:1378))
        (PORT datad (1123:1123:1123) (1147:1147:1147))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1353:1353:1353))
        (PORT datad (788:788:788) (806:806:806))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal19\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (1048:1048:1048))
        (PORT datab (1355:1355:1355) (1358:1358:1358))
        (PORT datac (195:195:195) (223:223:223))
        (PORT datad (181:181:181) (202:202:202))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (624:624:624))
        (PORT datab (1150:1150:1150) (1163:1163:1163))
        (PORT datad (622:622:622) (656:656:656))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|wait_latency_counter\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1143:1143:1143) (1150:1150:1150))
        (PORT datab (247:247:247) (306:306:306))
        (PORT datad (797:797:797) (785:785:785))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1753:1753:1753))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1800:1800:1800) (1716:1716:1716))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|wait_latency_counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (826:826:826))
        (PORT datab (1146:1146:1146) (1155:1155:1155))
        (PORT datad (215:215:215) (270:270:270))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1753:1753:1753))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1800:1800:1800) (1716:1716:1716))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (923:923:923))
        (PORT datab (204:204:204) (228:228:228))
        (PORT datac (844:844:844) (879:879:879))
        (PORT datad (820:820:820) (848:848:848))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1577:1577:1577) (1606:1606:1606))
        (PORT datab (662:662:662) (689:689:689))
        (PORT datac (537:537:537) (546:546:546))
        (PORT datad (560:560:560) (568:568:568))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1352:1352:1352))
        (PORT datad (791:791:791) (809:809:809))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (263:263:263))
        (PORT datab (1356:1356:1356) (1360:1360:1360))
        (PORT datac (1089:1089:1089) (1110:1110:1110))
        (PORT datad (969:969:969) (1007:1007:1007))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (662:662:662))
        (PORT datab (889:889:889) (898:898:898))
        (PORT datac (2551:2551:2551) (2567:2567:2567))
        (PORT datad (573:573:573) (584:584:584))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (626:626:626))
        (PORT datab (878:878:878) (898:898:898))
        (PORT datac (1335:1335:1335) (1344:1344:1344))
        (PORT datad (178:178:178) (205:205:205))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src14_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1346:1346:1346) (1369:1369:1369))
        (PORT datab (612:612:612) (629:629:629))
        (PORT datac (1436:1436:1436) (1441:1441:1441))
        (PORT datad (603:603:603) (620:620:620))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (311:311:311) (316:316:316))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1779:1779:1779))
        (PORT asdata (634:634:634) (635:635:635))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (506:506:506) (496:496:496))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1778:1778:1778))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1828:1828:1828) (1741:1741:1741))
        (PORT ena (740:740:740) (744:744:744))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (547:547:547))
        (PORT datab (796:796:796) (802:802:802))
        (PORT datac (562:562:562) (585:585:585))
        (PORT datad (532:532:532) (525:525:525))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1778:1778:1778))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1828:1828:1828) (1741:1741:1741))
        (PORT ena (1109:1109:1109) (1086:1086:1086))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (546:546:546))
        (PORT datab (565:565:565) (558:558:558))
        (PORT datac (590:590:590) (632:632:632))
        (PORT datad (220:220:220) (277:277:277))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (318:318:318))
        (PORT datab (1146:1146:1146) (1169:1169:1169))
        (PORT datac (1053:1053:1053) (1054:1054:1054))
        (PORT datad (617:617:617) (656:656:656))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|wait_latency_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1365:1365:1365) (1390:1390:1390))
        (PORT datab (641:641:641) (650:650:650))
        (PORT datac (178:178:178) (201:201:201))
        (PORT datad (362:362:362) (403:403:403))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent\|m0_write\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (353:353:353))
        (PORT datad (551:551:551) (552:552:552))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (343:343:343))
        (PORT datab (316:316:316) (318:318:318))
        (PORT datad (163:163:163) (186:186:186))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1780:1780:1780))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (219:219:219) (277:277:277))
        (PORT datad (216:216:216) (271:271:271))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (342:342:342))
        (PORT datab (196:196:196) (222:222:222))
        (PORT datac (286:286:286) (288:288:288))
        (PORT datad (158:158:158) (177:177:177))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1780:1780:1780))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (990:990:990))
        (PORT datac (681:681:681) (743:743:743))
        (PORT datad (812:812:812) (842:842:842))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (350:350:350))
        (PORT datab (612:612:612) (632:632:632))
        (PORT datac (538:538:538) (542:542:542))
        (PORT datad (551:551:551) (551:551:551))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (416:416:416) (451:451:451))
        (PORT datad (164:164:164) (187:187:187))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (594:594:594))
        (PORT datab (207:207:207) (229:229:229))
        (PORT datac (2121:2121:2121) (2160:2160:2160))
        (PORT datad (343:343:343) (350:350:350))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (358:358:358))
        (PORT datad (163:163:163) (184:184:184))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1779:1779:1779))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (358:358:358))
        (PORT datab (254:254:254) (315:315:315))
        (PORT datad (223:223:223) (286:286:286))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (593:593:593))
        (PORT datab (222:222:222) (251:251:251))
        (PORT datac (162:162:162) (183:183:183))
        (PORT datad (343:343:343) (350:350:350))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1779:1779:1779))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (422:422:422))
        (PORT datab (255:255:255) (320:320:320))
        (PORT datad (164:164:164) (186:186:186))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1779:1779:1779))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent\|cp_ready)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (351:351:351))
        (PORT datab (191:191:191) (216:216:216))
        (PORT datac (382:382:382) (419:419:419))
        (PORT datad (1112:1112:1112) (1150:1150:1150))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (397:397:397) (441:441:441))
        (PORT datad (618:618:618) (657:657:657))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (399:399:399))
        (PORT datab (219:219:219) (248:248:248))
        (PORT datac (320:320:320) (326:326:326))
        (PORT datad (553:553:553) (553:553:553))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (548:548:548))
        (PORT datac (554:554:554) (551:551:551))
        (PORT datad (534:534:534) (527:527:527))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1778:1778:1778))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1828:1828:1828) (1741:1741:1741))
        (PORT ena (740:740:740) (744:744:744))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (548:548:548))
        (PORT datab (570:570:570) (563:563:563))
        (PORT datad (215:215:215) (270:270:270))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_016\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1780:1780:1780))
        (PORT asdata (846:846:846) (841:841:841))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (PORT ena (864:864:864) (847:847:847))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (642:642:642))
        (PORT datab (2586:2586:2586) (2609:2609:2609))
        (PORT datac (226:226:226) (287:287:287))
        (PORT datad (616:616:616) (630:630:630))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src12_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1235:1235:1235))
        (PORT datab (1253:1253:1253) (1326:1326:1326))
        (PORT datac (184:184:184) (210:210:210))
        (PORT datad (911:911:911) (946:946:946))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1774:1774:1774))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1823:1823:1823) (1736:1736:1736))
        (PORT ena (878:878:878) (861:861:861))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (653:653:653))
        (PORT datac (397:397:397) (444:444:444))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (184:184:184) (209:209:209))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1774:1774:1774))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1823:1823:1823) (1736:1736:1736))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (615:615:615))
        (PORT datab (630:630:630) (645:645:645))
        (PORT datac (604:604:604) (632:632:632))
        (PORT datad (2555:2555:2555) (2576:2576:2576))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (649:649:649))
        (PORT datab (603:603:603) (616:616:616))
        (PORT datac (392:392:392) (439:439:439))
        (PORT datad (804:804:804) (802:802:802))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (219:219:219))
        (PORT datab (227:227:227) (285:285:285))
        (PORT datac (541:541:541) (537:537:537))
        (PORT datad (176:176:176) (195:195:195))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (840:840:840))
        (PORT datac (184:184:184) (209:209:209))
        (PORT datad (568:568:568) (582:582:582))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1774:1774:1774))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1823:1823:1823) (1736:1736:1736))
        (PORT ena (713:713:713) (709:709:709))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (427:427:427))
        (PORT datab (540:540:540) (562:562:562))
        (PORT datac (542:542:542) (544:544:544))
        (PORT datad (790:790:790) (785:785:785))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (513:513:513) (502:502:502))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1774:1774:1774))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1823:1823:1823) (1736:1736:1736))
        (PORT ena (713:713:713) (709:709:709))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (839:839:839))
        (PORT datab (362:362:362) (399:399:399))
        (PORT datad (569:569:569) (583:583:583))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|saved_grant\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (297:297:297) (296:296:296))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1774:1774:1774))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1823:1823:1823) (1736:1736:1736))
        (PORT ena (878:878:878) (861:861:861))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_014\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (309:309:309))
        (PORT datab (958:958:958) (988:988:988))
        (PORT datac (369:369:369) (400:400:400))
        (PORT datad (1113:1113:1113) (1131:1131:1131))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (385:385:385))
        (PORT datab (268:268:268) (330:330:330))
        (PORT datac (832:832:832) (877:877:877))
        (PORT datad (512:512:512) (502:502:502))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (574:574:574))
        (PORT datab (195:195:195) (220:220:220))
        (PORT datac (1094:1094:1094) (1125:1125:1125))
        (PORT datad (586:586:586) (586:586:586))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (207:207:207) (231:231:231))
        (PORT datac (240:240:240) (315:315:315))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1771:1771:1771))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1820:1820:1820) (1734:1734:1734))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (351:351:351))
        (PORT datab (253:253:253) (320:320:320))
        (PORT datac (214:214:214) (277:277:277))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (235:235:235))
        (PORT datab (614:614:614) (616:616:616))
        (PORT datac (162:162:162) (184:184:184))
        (PORT datad (563:563:563) (564:564:564))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1771:1771:1771))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1820:1820:1820) (1734:1734:1734))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (377:377:377))
        (PORT datab (244:244:244) (307:307:307))
        (PORT datad (221:221:221) (285:285:285))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1771:1771:1771))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1820:1820:1820) (1734:1734:1734))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (1075:1075:1075))
        (PORT datac (945:945:945) (1012:1012:1012))
        (PORT datad (240:240:240) (299:299:299))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (165:165:165) (187:187:187))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1771:1771:1771))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1820:1820:1820) (1734:1734:1734))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (353:353:353))
        (PORT datab (614:614:614) (616:616:616))
        (PORT datac (553:553:553) (548:548:548))
        (PORT datad (201:201:201) (258:258:258))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (297:297:297))
        (PORT datad (163:163:163) (183:183:183))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|wait_latency_counter\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (587:587:587))
        (PORT datab (194:194:194) (218:218:218))
        (PORT datac (241:241:241) (316:316:316))
        (PORT datad (583:583:583) (582:582:582))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (196:196:196) (221:221:221))
        (PORT datad (203:203:203) (260:260:260))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1771:1771:1771))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1820:1820:1820) (1734:1734:1734))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1156:1156:1156))
        (PORT datab (231:231:231) (293:293:293))
        (PORT datac (245:245:245) (319:319:319))
        (PORT datad (162:162:162) (183:183:183))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (675:675:675))
        (PORT datab (2584:2584:2584) (2607:2607:2607))
        (PORT datac (620:620:620) (659:659:659))
        (PORT datad (595:595:595) (609:609:609))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (360:360:360))
        (PORT datab (219:219:219) (248:248:248))
        (PORT datac (815:815:815) (810:810:810))
        (PORT datad (318:318:318) (321:321:321))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1610:1610:1610) (1636:1636:1636))
        (PORT datac (913:913:913) (971:971:971))
        (PORT datad (398:398:398) (441:441:441))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src6_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1000:1000:1000) (1053:1053:1053))
        (PORT datac (1222:1222:1222) (1295:1295:1295))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src6_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (955:955:955))
        (PORT datab (188:188:188) (210:210:210))
        (PORT datac (1183:1183:1183) (1204:1204:1204))
        (PORT datad (915:915:915) (949:949:949))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (435:435:435) (478:478:478))
        (PORT datad (567:567:567) (594:594:594))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (182:182:182) (204:204:204))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1780:1780:1780))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (217:217:217))
        (PORT datab (206:206:206) (229:229:229))
        (PORT datac (601:601:601) (615:615:615))
        (PORT datad (197:197:197) (250:250:250))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1779:1779:1779))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (PORT ena (884:884:884) (860:860:860))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (741:741:741))
        (PORT datab (433:433:433) (476:476:476))
        (PORT datac (783:783:783) (785:785:785))
        (PORT datad (566:566:566) (593:593:593))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (417:417:417))
        (PORT datab (1924:1924:1924) (1978:1978:1978))
        (PORT datac (1069:1069:1069) (1072:1072:1072))
        (PORT datad (318:318:318) (323:323:323))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (193:193:193) (219:219:219))
        (PORT datad (203:203:203) (260:260:260))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1775:1775:1775))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1824:1824:1824) (1738:1738:1738))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (196:196:196) (222:222:222))
        (PORT datad (204:204:204) (261:261:261))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|wait_latency_counter\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (586:586:586))
        (PORT datab (625:625:625) (630:630:630))
        (PORT datac (240:240:240) (315:315:315))
        (PORT datad (166:166:166) (188:188:188))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (165:165:165) (188:188:188))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1775:1775:1775))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1824:1824:1824) (1738:1738:1738))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (557:557:557))
        (PORT datab (623:623:623) (629:629:629))
        (PORT datac (239:239:239) (313:313:313))
        (PORT datad (202:202:202) (259:259:259))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (347:347:347))
        (PORT datab (194:194:194) (219:219:219))
        (PORT datac (1141:1141:1141) (1189:1189:1189))
        (PORT datad (202:202:202) (257:257:257))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (940:940:940))
        (PORT datab (2585:2585:2585) (2609:2609:2609))
        (PORT datac (606:606:606) (635:635:635))
        (PORT datad (586:586:586) (602:602:602))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|saved_grant\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (298:298:298) (299:299:299))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (330:330:330) (335:335:335))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1776:1776:1776))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1828:1828:1828) (1742:1742:1742))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (319:319:319))
        (PORT datac (238:238:238) (304:304:304))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (640:640:640))
        (PORT datab (191:191:191) (214:214:214))
        (PORT datac (832:832:832) (827:827:827))
        (PORT datad (175:175:175) (195:195:195))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1776:1776:1776))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1828:1828:1828) (1743:1743:1743))
        (PORT ena (731:731:731) (729:729:729))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1175:1175:1175) (1209:1209:1209))
        (PORT datab (1371:1371:1371) (1395:1395:1395))
        (PORT datac (235:235:235) (301:301:301))
        (PORT datad (363:363:363) (404:404:404))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1345:1345:1345) (1335:1335:1335))
        (PORT datab (208:208:208) (232:232:232))
        (PORT datac (2106:2106:2106) (2150:2150:2150))
        (PORT datad (358:358:358) (397:397:397))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (312:312:312))
        (PORT datab (257:257:257) (324:324:324))
        (PORT datac (253:253:253) (327:327:327))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (387:387:387))
        (PORT datab (190:190:190) (212:212:212))
        (PORT datac (320:320:320) (324:324:324))
        (PORT datad (177:177:177) (197:197:197))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1777:1777:1777))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1829:1829:1829) (1744:1744:1744))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (311:311:311))
        (PORT datab (257:257:257) (326:326:326))
        (PORT datad (167:167:167) (190:190:190))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1777:1777:1777))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1829:1829:1829) (1744:1744:1744))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1339:1339:1339))
        (PORT datab (1208:1208:1208) (1271:1271:1271))
        (PORT datac (236:236:236) (301:301:301))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (165:165:165) (187:187:187))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1777:1777:1777))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1829:1829:1829) (1744:1744:1744))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (318:318:318))
        (PORT datab (539:539:539) (525:525:525))
        (PORT datac (246:246:246) (317:317:317))
        (PORT datad (203:203:203) (259:259:259))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (298:298:298))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|wait_latency_counter\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (387:387:387))
        (PORT datab (332:332:332) (332:332:332))
        (PORT datac (251:251:251) (323:323:323))
        (PORT datad (162:162:162) (183:183:183))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (196:196:196) (221:221:221))
        (PORT datad (202:202:202) (259:259:259))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1777:1777:1777))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1829:1829:1829) (1744:1744:1744))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent\|cp_ready)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1902:1902:1902) (1958:1958:1958))
        (PORT datab (231:231:231) (292:292:292))
        (PORT datac (253:253:253) (325:325:325))
        (PORT datad (164:164:164) (186:186:186))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1332:1332:1332))
        (PORT datad (1566:1566:1566) (1573:1573:1573))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (668:668:668))
        (PORT datab (633:633:633) (651:651:651))
        (PORT datac (606:606:606) (635:635:635))
        (PORT datad (2554:2554:2554) (2576:2576:2576))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (826:826:826))
        (PORT datab (187:187:187) (209:209:209))
        (PORT datac (585:585:585) (572:572:572))
        (PORT datad (157:157:157) (175:175:175))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (621:621:621))
        (PORT datab (1134:1134:1134) (1145:1145:1145))
        (PORT datac (560:560:560) (567:567:567))
        (PORT datad (1727:1727:1727) (1744:1744:1744))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1137:1137:1137) (1174:1174:1174))
        (PORT datad (1043:1043:1043) (1068:1068:1068))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src10_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1432:1432:1432) (1434:1434:1434))
        (PORT datab (1575:1575:1575) (1588:1588:1588))
        (PORT datac (1078:1078:1078) (1086:1086:1086))
        (PORT datad (791:791:791) (797:797:797))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (311:311:311) (311:311:311))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1784:1784:1784))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1835:1835:1835) (1750:1750:1750))
        (PORT ena (716:716:716) (717:717:717))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (357:357:357))
        (PORT datab (353:353:353) (389:389:389))
        (PORT datac (553:553:553) (571:571:571))
        (PORT datad (302:302:302) (293:293:293))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1784:1784:1784))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1835:1835:1835) (1750:1750:1750))
        (PORT ena (1296:1296:1296) (1244:1244:1244))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (623:623:623))
        (PORT datad (367:367:367) (412:412:412))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (907:907:907))
        (PORT datab (666:666:666) (685:685:685))
        (PORT datac (1525:1525:1525) (1532:1532:1532))
        (PORT datad (366:366:366) (411:411:411))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (255:255:255))
        (PORT datab (220:220:220) (248:248:248))
        (PORT datac (1531:1531:1531) (1539:1539:1539))
        (PORT datad (373:373:373) (419:419:419))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|wait_latency_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (923:923:923))
        (PORT datab (1387:1387:1387) (1434:1434:1434))
        (PORT datad (776:776:776) (778:778:778))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|wait_latency_counter\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (360:360:360))
        (PORT datab (585:585:585) (589:589:589))
        (PORT datac (903:903:903) (897:897:897))
        (PORT datad (162:162:162) (185:185:185))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (163:163:163) (184:184:184))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1726:1726:1726))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1784:1784:1784) (1701:1701:1701))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (297:297:297))
        (PORT datad (163:163:163) (184:184:184))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1726:1726:1726))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1784:1784:1784) (1701:1701:1701))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (1079:1079:1079))
        (PORT datac (942:942:942) (1009:1009:1009))
        (PORT datad (585:585:585) (628:628:628))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (351:351:351))
        (PORT datab (582:582:582) (585:585:585))
        (PORT datac (771:771:771) (767:767:767))
        (PORT datad (203:203:203) (262:262:262))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (298:298:298))
        (PORT datad (165:165:165) (187:187:187))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (803:803:803))
        (PORT datab (586:586:586) (589:589:589))
        (PORT datac (976:976:976) (1016:1016:1016))
        (PORT datad (162:162:162) (184:184:184))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (243:243:243) (317:317:317))
        (PORT datad (165:165:165) (186:186:186))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1726:1726:1726))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1784:1784:1784) (1701:1701:1701))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (359:359:359))
        (PORT datac (215:215:215) (278:278:278))
        (PORT datad (223:223:223) (288:288:288))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (805:805:805))
        (PORT datab (582:582:582) (585:585:585))
        (PORT datac (162:162:162) (184:184:184))
        (PORT datad (177:177:177) (197:197:197))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1726:1726:1726))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1784:1784:1784) (1701:1701:1701))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (310:310:310))
        (PORT datab (252:252:252) (319:319:319))
        (PORT datad (165:165:165) (187:187:187))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1726:1726:1726))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1784:1784:1784) (1701:1701:1701))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent\|cp_ready)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (358:358:358))
        (PORT datab (234:234:234) (294:294:294))
        (PORT datac (975:975:975) (1014:1014:1014))
        (PORT datad (164:164:164) (186:186:186))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (183:183:183) (210:210:210))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1784:1784:1784))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1835:1835:1835) (1750:1750:1750))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (215:215:215))
        (PORT datab (825:825:825) (815:815:815))
        (PORT datac (319:319:319) (329:329:329))
        (PORT datad (197:197:197) (251:251:251))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (255:255:255))
        (PORT datab (221:221:221) (249:249:249))
        (PORT datac (187:187:187) (213:213:213))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1784:1784:1784))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1835:1835:1835) (1750:1750:1750))
        (PORT ena (716:716:716) (717:717:717))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (255:255:255))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datad (345:345:345) (375:375:375))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_012\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1784:1784:1784))
        (PORT asdata (795:795:795) (774:774:774))
        (PORT clrn (1835:1835:1835) (1750:1750:1750))
        (PORT ena (1296:1296:1296) (1244:1244:1244))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (622:622:622))
        (PORT datab (1819:1819:1819) (1837:1837:1837))
        (PORT datac (560:560:560) (567:567:567))
        (PORT datad (371:371:371) (417:417:417))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1783:1783:1783))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1835:1835:1835) (1750:1750:1750))
        (PORT ena (1095:1095:1095) (1065:1065:1065))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (672:672:672))
        (PORT datac (621:621:621) (658:658:658))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (187:187:187) (213:213:213))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1780:1780:1780))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1833:1833:1833) (1747:1747:1747))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (244:244:244))
        (PORT datab (188:188:188) (211:211:211))
        (PORT datac (202:202:202) (260:260:260))
        (PORT datad (210:210:210) (235:235:235))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src7_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (681:681:681))
        (PORT datab (1183:1183:1183) (1198:1198:1198))
        (PORT datac (1411:1411:1411) (1458:1458:1458))
        (PORT datad (842:842:842) (855:855:855))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1351:1351:1351))
        (PORT datad (791:791:791) (809:809:809))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2128:2128:2128) (2163:2163:2163))
        (PORT datab (1106:1106:1106) (1096:1096:1096))
        (PORT datac (630:630:630) (658:658:658))
        (PORT datad (338:338:338) (354:354:354))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (212:212:212) (238:238:238))
        (PORT datac (798:798:798) (800:800:800))
        (PORT datad (562:562:562) (561:561:561))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1780:1780:1780))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1833:1833:1833) (1747:1747:1747))
        (PORT ena (740:740:740) (744:744:744))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (688:688:688))
        (PORT datab (642:642:642) (676:676:676))
        (PORT datac (749:749:749) (742:742:742))
        (PORT datad (516:516:516) (503:503:503))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (549:549:549) (547:547:547))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1780:1780:1780))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1833:1833:1833) (1747:1747:1747))
        (PORT ena (740:740:740) (744:744:744))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (310:310:310))
        (PORT datab (827:827:827) (830:830:830))
        (PORT datad (559:559:559) (558:558:558))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|saved_grant\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (540:540:540) (540:540:540))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1783:1783:1783))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1835:1835:1835) (1750:1750:1750))
        (PORT ena (1095:1095:1095) (1065:1065:1065))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (670:670:670))
        (PORT datab (825:825:825) (827:827:827))
        (PORT datac (619:619:619) (656:656:656))
        (PORT datad (562:562:562) (561:561:561))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (941:941:941) (992:992:992))
        (PORT datac (679:679:679) (742:742:742))
        (PORT datad (601:601:601) (626:626:626))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (666:666:666))
        (PORT datab (927:927:927) (951:951:951))
        (PORT datac (1063:1063:1063) (1071:1071:1071))
        (PORT datad (342:342:342) (382:382:382))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|av_begintransfer\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (987:987:987))
        (PORT datab (205:205:205) (229:229:229))
        (PORT datac (684:684:684) (748:748:748))
        (PORT datad (604:604:604) (629:629:629))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (677:677:677))
        (PORT datab (1125:1125:1125) (1162:1162:1162))
        (PORT datac (593:593:593) (623:623:623))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent\|m0_write\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (679:679:679))
        (PORT datab (624:624:624) (655:655:655))
        (PORT datac (352:352:352) (384:384:384))
        (PORT datad (1318:1318:1318) (1308:1308:1308))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (225:225:225))
        (PORT datab (196:196:196) (221:221:221))
        (PORT datad (214:214:214) (270:270:270))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1783:1783:1783))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1835:1835:1835) (1750:1750:1750))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|wait_latency_counter\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (225:225:225))
        (PORT datab (197:197:197) (222:222:222))
        (PORT datad (330:330:330) (362:362:362))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1783:1783:1783))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1835:1835:1835) (1750:1750:1750))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent\|cp_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (580:580:580) (578:578:578))
        (PORT datab (624:624:624) (656:656:656))
        (PORT datad (1887:1887:1887) (1944:1944:1944))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (272:272:272))
        (PORT datab (205:205:205) (229:229:229))
        (PORT datad (589:589:589) (595:595:595))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (272:272:272))
        (PORT datab (276:276:276) (348:348:348))
        (PORT datac (330:330:330) (337:337:337))
        (PORT datad (588:588:588) (594:594:594))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1780:1780:1780))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1833:1833:1833) (1747:1747:1747))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (251:251:251) (313:313:313))
        (PORT datac (371:371:371) (403:403:403))
        (PORT datad (245:245:245) (314:314:314))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (247:247:247))
        (PORT datab (189:189:189) (212:212:212))
        (PORT datac (326:326:326) (325:325:325))
        (PORT datad (587:587:587) (593:593:593))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1780:1780:1780))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1833:1833:1833) (1747:1747:1747))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (215:215:215))
        (PORT datab (266:266:266) (325:325:325))
        (PORT datad (225:225:225) (284:284:284))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1780:1780:1780))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1833:1833:1833) (1747:1747:1747))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (678:678:678))
        (PORT datab (190:190:190) (213:213:213))
        (PORT datac (596:596:596) (626:626:626))
        (PORT datad (332:332:332) (364:364:364))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (576:576:576))
        (PORT datab (269:269:269) (339:339:339))
        (PORT datac (596:596:596) (628:628:628))
        (PORT datad (1887:1887:1887) (1944:1944:1944))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (618:618:618))
        (PORT datab (1821:1821:1821) (1839:1839:1839))
        (PORT datac (368:368:368) (405:405:405))
        (PORT datad (1042:1042:1042) (1031:1031:1031))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (214:214:214))
        (PORT datab (830:830:830) (821:821:821))
        (PORT datac (587:587:587) (584:584:584))
        (PORT datad (159:159:159) (178:178:178))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src18_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (641:641:641))
        (PORT datab (1452:1452:1452) (1469:1469:1469))
        (PORT datac (1360:1360:1360) (1395:1395:1395))
        (PORT datad (569:569:569) (580:580:580))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (820:820:820))
        (PORT datab (2570:2570:2570) (2580:2580:2580))
        (PORT datac (581:581:581) (587:587:587))
        (PORT datad (609:609:609) (625:625:625))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (176:176:176) (195:195:195))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1779:1779:1779))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1828:1828:1828) (1741:1741:1741))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1779:1779:1779))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1828:1828:1828) (1741:1741:1741))
        (PORT ena (869:869:869) (847:847:847))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (862:862:862))
        (PORT datab (418:418:418) (465:465:465))
        (PORT datac (179:179:179) (201:201:201))
        (PORT datad (175:175:175) (195:195:195))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (622:622:622))
        (PORT datab (1186:1186:1186) (1208:1208:1208))
        (PORT datac (1328:1328:1328) (1334:1334:1334))
        (PORT datad (560:560:560) (589:589:589))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (567:567:567))
        (PORT datab (885:885:885) (912:912:912))
        (PORT datac (174:174:174) (201:201:201))
        (PORT datad (320:320:320) (328:328:328))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (350:350:350))
        (PORT datad (163:163:163) (185:185:185))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1733:1733:1733))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1789:1789:1789) (1710:1710:1710))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (324:324:324))
        (PORT datac (215:215:215) (279:279:279))
        (PORT datad (250:250:250) (317:317:317))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (370:370:370))
        (PORT datab (206:206:206) (229:229:229))
        (PORT datac (163:163:163) (184:184:184))
        (PORT datad (539:539:539) (530:530:530))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1733:1733:1733))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1789:1789:1789) (1710:1710:1710))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (312:312:312))
        (PORT datab (262:262:262) (325:325:325))
        (PORT datad (163:163:163) (184:184:184))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1733:1733:1733))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1789:1789:1789) (1710:1710:1710))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1218:1218:1218) (1271:1271:1271))
        (PORT datac (1170:1170:1170) (1210:1210:1210))
        (PORT datad (571:571:571) (606:606:606))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (730:730:730))
        (PORT datab (608:608:608) (644:644:644))
        (PORT datac (1064:1064:1064) (1062:1062:1062))
        (PORT datad (317:317:317) (325:325:325))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent\|m0_write\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (560:560:560))
        (PORT datad (251:251:251) (319:319:319))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (236:236:236))
        (PORT datab (193:193:193) (219:219:219))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1733:1733:1733))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1789:1789:1789) (1710:1710:1710))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (562:562:562))
        (PORT datab (278:278:278) (348:348:348))
        (PORT datac (160:160:160) (181:181:181))
        (PORT datad (201:201:201) (258:258:258))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (312:312:312))
        (PORT datad (176:176:176) (196:196:196))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (311:311:311))
        (PORT datad (202:202:202) (259:259:259))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (235:235:235))
        (PORT datab (189:189:189) (213:213:213))
        (PORT datac (167:167:167) (192:192:192))
        (PORT datad (162:162:162) (185:185:185))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1733:1733:1733))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1789:1789:1789) (1710:1710:1710))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent\|cp_ready)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (310:310:310))
        (PORT datab (278:278:278) (347:347:347))
        (PORT datac (315:315:315) (315:315:315))
        (PORT datad (637:637:637) (689:689:689))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (804:804:804) (829:829:829))
        (PORT datad (384:384:384) (429:429:429))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (292:292:292))
        (PORT datab (555:555:555) (547:547:547))
        (PORT datac (161:161:161) (184:184:184))
        (PORT datad (176:176:176) (197:197:197))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (352:352:352))
        (PORT datac (313:313:313) (312:312:312))
        (PORT datad (329:329:329) (333:333:333))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1779:1779:1779))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1828:1828:1828) (1741:1741:1741))
        (PORT ena (740:740:740) (744:744:744))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (373:373:373))
        (PORT datab (363:363:363) (404:404:404))
        (PORT datac (207:207:207) (267:267:267))
        (PORT datad (319:319:319) (314:314:314))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (157:157:157) (175:175:175))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1779:1779:1779))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1828:1828:1828) (1741:1741:1741))
        (PORT ena (740:740:740) (744:744:744))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (353:353:353))
        (PORT datab (236:236:236) (296:296:296))
        (PORT datad (330:330:330) (334:334:334))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|saved_grant\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (156:156:156) (175:175:175))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_020\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1779:1779:1779))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1828:1828:1828) (1741:1741:1741))
        (PORT ena (869:869:869) (847:847:847))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (820:820:820))
        (PORT datab (416:416:416) (462:462:462))
        (PORT datac (2804:2804:2804) (2825:2825:2825))
        (PORT datad (610:610:610) (625:625:625))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (687:687:687))
        (PORT datab (607:607:607) (624:624:624))
        (PORT datac (648:648:648) (688:688:688))
        (PORT datad (2102:2102:2102) (2128:2128:2128))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (331:331:331) (332:332:332))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1740:1740:1740))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1797:1797:1797) (1717:1717:1717))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1740:1740:1740))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1797:1797:1797) (1717:1717:1717))
        (PORT ena (741:741:741) (746:746:746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src16_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1344:1344:1344) (1368:1368:1368))
        (PORT datab (610:610:610) (626:626:626))
        (PORT datac (1441:1441:1441) (1447:1447:1447))
        (PORT datad (594:594:594) (611:611:611))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (804:804:804))
        (PORT datab (251:251:251) (312:312:312))
        (PORT datac (372:372:372) (410:410:410))
        (PORT datad (812:812:812) (813:813:813))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (253:253:253) (313:313:313))
        (PORT datac (372:372:372) (411:411:411))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (391:391:391))
        (PORT datab (322:322:322) (333:333:333))
        (PORT datac (301:301:301) (301:301:301))
        (PORT datad (159:159:159) (178:178:178))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (804:804:804))
        (PORT datac (185:185:185) (211:211:211))
        (PORT datad (814:814:814) (815:815:815))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1740:1740:1740))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1797:1797:1797) (1717:1717:1717))
        (PORT ena (740:740:740) (744:744:744))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (292:292:292))
        (PORT datab (237:237:237) (299:299:299))
        (PORT datac (801:801:801) (800:800:800))
        (PORT datad (814:814:814) (815:815:815))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (158:158:158) (177:177:177))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1740:1740:1740))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1797:1797:1797) (1717:1717:1717))
        (PORT ena (740:740:740) (744:744:744))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (803:803:803))
        (PORT datab (238:238:238) (299:299:299))
        (PORT datad (814:814:814) (816:816:816))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1740:1740:1740))
        (PORT asdata (605:605:605) (600:600:600))
        (PORT clrn (1797:1797:1797) (1717:1717:1717))
        (PORT ena (741:741:741) (746:746:746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_018\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1252:1252:1252) (1284:1284:1284))
        (PORT datab (820:820:820) (866:866:866))
        (PORT datac (565:565:565) (584:584:584))
        (PORT datad (608:608:608) (643:643:643))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (620:620:620))
        (PORT datab (370:370:370) (389:389:389))
        (PORT datac (980:980:980) (1021:1021:1021))
        (PORT datad (1064:1064:1064) (1067:1067:1067))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent\|m0_write\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (356:356:356))
        (PORT datad (315:315:315) (322:322:322))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (236:236:236))
        (PORT datab (194:194:194) (220:220:220))
        (PORT datad (162:162:162) (184:184:184))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1740:1740:1740))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1797:1797:1797) (1717:1717:1717))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (242:242:242) (305:305:305))
        (PORT datac (206:206:206) (266:266:266))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (236:236:236))
        (PORT datab (194:194:194) (220:220:220))
        (PORT datac (161:161:161) (184:184:184))
        (PORT datad (163:163:163) (184:184:184))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1740:1740:1740))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1797:1797:1797) (1717:1717:1717))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (989:989:989))
        (PORT datab (712:712:712) (772:772:772))
        (PORT datac (832:832:832) (861:861:861))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (351:351:351))
        (PORT datab (578:578:578) (568:568:568))
        (PORT datac (205:205:205) (264:264:264))
        (PORT datad (317:317:317) (324:324:324))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (243:243:243) (305:305:305))
        (PORT datad (163:163:163) (184:184:184))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (235:235:235))
        (PORT datab (373:373:373) (393:393:393))
        (PORT datac (983:983:983) (1025:1025:1025))
        (PORT datad (321:321:321) (327:327:327))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (352:352:352))
        (PORT datad (164:164:164) (185:185:185))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1740:1740:1740))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1797:1797:1797) (1717:1717:1717))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (357:357:357))
        (PORT datab (258:258:258) (320:320:320))
        (PORT datad (225:225:225) (283:283:283))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (344:344:344))
        (PORT datab (374:374:374) (394:394:394))
        (PORT datac (165:165:165) (187:187:187))
        (PORT datad (322:322:322) (328:328:328))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1740:1740:1740))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1797:1797:1797) (1717:1717:1717))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (223:223:223))
        (PORT datab (253:253:253) (316:316:316))
        (PORT datad (220:220:220) (279:279:279))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1740:1740:1740))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1797:1797:1797) (1717:1717:1717))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (351:351:351))
        (PORT datab (241:241:241) (303:303:303))
        (PORT datac (980:980:980) (1021:1021:1021))
        (PORT datad (163:163:163) (183:183:183))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (597:597:597))
        (PORT datab (876:876:876) (910:910:910))
        (PORT datac (2804:2804:2804) (2825:2825:2825))
        (PORT datad (610:610:610) (625:625:625))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (215:215:215))
        (PORT datab (782:782:782) (781:781:781))
        (PORT datac (160:160:160) (182:182:182))
        (PORT datad (525:525:525) (514:514:514))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (338:338:338))
        (PORT datab (188:188:188) (211:211:211))
        (PORT datac (534:534:534) (536:536:536))
        (PORT datad (533:533:533) (533:533:533))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (157:157:157) (175:175:175))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src9_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1234:1234:1234))
        (PORT datab (998:998:998) (1052:1052:1052))
        (PORT datac (186:186:186) (210:210:210))
        (PORT datad (911:911:911) (945:945:945))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (184:184:184) (209:209:209))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1787:1787:1787))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1839:1839:1839) (1752:1752:1752))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1787:1787:1787))
        (PORT asdata (863:863:863) (867:867:867))
        (PORT clrn (1839:1839:1839) (1752:1752:1752))
        (PORT ena (741:741:741) (746:746:746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (697:697:697) (741:741:741))
        (PORT datad (251:251:251) (321:321:321))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (621:621:621))
        (PORT datab (227:227:227) (285:285:285))
        (PORT datac (160:160:160) (182:182:182))
        (PORT datad (174:174:174) (194:194:194))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (264:264:264))
        (PORT datab (1164:1164:1164) (1194:1194:1194))
        (PORT datac (560:560:560) (573:573:573))
        (PORT datad (2037:2037:2037) (2061:2061:2061))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|src_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1366:1366:1366) (1364:1364:1364))
        (PORT datab (1533:1533:1533) (1559:1559:1559))
        (PORT datac (558:558:558) (556:556:556))
        (PORT datad (569:569:569) (576:576:576))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1098:1098:1098) (1100:1100:1100))
        (PORT datac (583:583:583) (594:594:594))
        (PORT datad (1031:1031:1031) (1030:1030:1030))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1792:1792:1792))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1845:1845:1845) (1757:1757:1757))
        (PORT ena (740:740:740) (745:745:745))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (310:310:310))
        (PORT datab (1097:1097:1097) (1100:1100:1100))
        (PORT datad (1031:1031:1031) (1030:1030:1030))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1792:1792:1792))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1845:1845:1845) (1757:1757:1757))
        (PORT ena (740:740:740) (745:745:745))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (292:292:292))
        (PORT datab (1096:1096:1096) (1098:1098:1098))
        (PORT datac (348:348:348) (381:381:381))
        (PORT datad (1029:1029:1029) (1028:1028:1028))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1792:1792:1792))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1845:1845:1845) (1757:1757:1757))
        (PORT ena (1137:1137:1137) (1129:1129:1129))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (865:865:865))
        (PORT datab (699:699:699) (742:742:742))
        (PORT datac (907:907:907) (955:955:955))
        (PORT datad (1283:1283:1283) (1264:1264:1264))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (217:217:217))
        (PORT datab (282:282:282) (354:354:354))
        (PORT datac (760:760:760) (752:752:752))
        (PORT datad (797:797:797) (801:801:801))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1421:1421:1421))
        (PORT datab (697:697:697) (741:741:741))
        (PORT datac (1153:1153:1153) (1181:1181:1181))
        (PORT datad (250:250:250) (320:320:320))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (332:332:332))
        (PORT datab (274:274:274) (346:346:346))
        (PORT datac (1072:1072:1072) (1081:1081:1081))
        (PORT datad (1337:1337:1337) (1377:1377:1377))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|wait_latency_counter\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (532:532:532))
        (PORT datab (537:537:537) (523:523:523))
        (PORT datac (246:246:246) (321:321:321))
        (PORT datad (163:163:163) (184:184:184))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (163:163:163) (184:184:184))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1787:1787:1787))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1839:1839:1839) (1753:1753:1753))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (297:297:297))
        (PORT datad (163:163:163) (184:184:184))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1787:1787:1787))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1839:1839:1839) (1753:1753:1753))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (763:763:763))
        (PORT datac (1100:1100:1100) (1142:1142:1142))
        (PORT datad (243:243:243) (312:312:312))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (344:344:344))
        (PORT datab (491:491:491) (478:478:478))
        (PORT datac (506:506:506) (494:494:494))
        (PORT datad (202:202:202) (259:259:259))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (298:298:298))
        (PORT datad (162:162:162) (185:185:185))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (533:533:533))
        (PORT datab (544:544:544) (537:537:537))
        (PORT datac (1084:1084:1084) (1122:1122:1122))
        (PORT datad (163:163:163) (184:184:184))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (241:241:241) (315:315:315))
        (PORT datad (167:167:167) (188:188:188))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1787:1787:1787))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1839:1839:1839) (1753:1753:1753))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (243:243:243) (305:305:305))
        (PORT datac (241:241:241) (315:315:315))
        (PORT datad (220:220:220) (285:285:285))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (218:218:218))
        (PORT datab (545:545:545) (538:538:538))
        (PORT datac (511:511:511) (499:499:499))
        (PORT datad (175:175:175) (195:195:195))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1787:1787:1787))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1839:1839:1839) (1753:1753:1753))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (226:226:226))
        (PORT datab (244:244:244) (308:308:308))
        (PORT datad (219:219:219) (284:284:284))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1787:1787:1787))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1839:1839:1839) (1753:1753:1753))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (354:354:354))
        (PORT datab (231:231:231) (292:292:292))
        (PORT datac (1083:1083:1083) (1120:1120:1120))
        (PORT datad (165:165:165) (187:187:187))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src8_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1139:1139:1139) (1176:1176:1176))
        (PORT datad (1045:1045:1045) (1070:1070:1070))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src8_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (367:367:367))
        (PORT datab (1870:1870:1870) (1858:1858:1858))
        (PORT datac (161:161:161) (184:184:184))
        (PORT datad (1351:1351:1351) (1367:1367:1367))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (683:683:683))
        (PORT datab (847:847:847) (883:883:883))
        (PORT datac (824:824:824) (856:856:856))
        (PORT datad (1377:1377:1377) (1410:1410:1410))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (630:630:630))
        (PORT datab (877:877:877) (897:897:897))
        (PORT datac (576:576:576) (582:582:582))
        (PORT datad (176:176:176) (203:203:203))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2073:2073:2073) (2100:2100:2100))
        (PORT datab (1163:1163:1163) (1193:1193:1193))
        (PORT datac (192:192:192) (229:229:229))
        (PORT datad (181:181:181) (203:203:203))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|src_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (757:757:757))
        (PORT datab (1303:1303:1303) (1339:1339:1339))
        (PORT datac (485:485:485) (473:473:473))
        (PORT datad (703:703:703) (731:731:731))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1790:1790:1790))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1842:1842:1842) (1757:1757:1757))
        (PORT ena (1060:1060:1060) (1032:1032:1032))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|WideOr1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1170:1170:1170))
        (PORT datab (376:376:376) (412:412:412))
        (PORT datac (238:238:238) (303:303:303))
        (PORT datad (596:596:596) (629:629:629))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (329:329:329))
        (PORT datab (207:207:207) (236:236:236))
        (PORT datac (160:160:160) (182:182:182))
        (PORT datad (233:233:233) (298:298:298))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (336:336:336))
        (PORT datab (770:770:770) (803:803:803))
        (PORT datac (845:845:845) (859:859:859))
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1352:1352:1352))
        (PORT datac (855:855:855) (886:886:886))
        (PORT datad (239:239:239) (306:306:306))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent\|m0_write\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (376:376:376) (396:396:396))
        (PORT datad (252:252:252) (319:319:319))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|wait_latency_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1173:1173:1173))
        (PORT datab (206:206:206) (229:229:229))
        (PORT datac (2464:2464:2464) (2474:2474:2474))
        (PORT datad (244:244:244) (310:310:310))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (331:331:331))
        (PORT datab (374:374:374) (390:390:390))
        (PORT datad (168:168:168) (193:193:193))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1745:1745:1745))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1723:1723:1723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (425:425:425))
        (PORT datab (343:343:343) (358:358:358))
        (PORT datac (207:207:207) (267:267:267))
        (PORT datad (247:247:247) (313:313:313))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (207:207:207) (268:268:268))
        (PORT datad (209:209:209) (267:267:267))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (218:218:218))
        (PORT datab (200:200:200) (227:227:227))
        (PORT datac (297:297:297) (300:300:300))
        (PORT datad (341:341:341) (356:356:356))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1745:1745:1745))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1723:1723:1723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (169:169:169) (195:195:195))
        (PORT datad (209:209:209) (268:268:268))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (428:428:428))
        (PORT datab (410:410:410) (426:426:426))
        (PORT datac (1376:1376:1376) (1426:1426:1426))
        (PORT datad (171:171:171) (195:195:195))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (225:225:225))
        (PORT datad (248:248:248) (315:315:315))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1745:1745:1745))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1723:1723:1723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (358:358:358))
        (PORT datab (241:241:241) (305:305:305))
        (PORT datad (225:225:225) (291:291:291))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (217:217:217))
        (PORT datab (408:408:408) (424:424:424))
        (PORT datac (378:378:378) (399:399:399))
        (PORT datad (495:495:495) (481:481:481))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1745:1745:1745))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1723:1723:1723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (225:225:225))
        (PORT datab (246:246:246) (310:310:310))
        (PORT datad (220:220:220) (286:286:286))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1745:1745:1745))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1723:1723:1723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (357:357:357))
        (PORT datab (197:197:197) (223:223:223))
        (PORT datac (1372:1372:1372) (1422:1422:1422))
        (PORT datad (208:208:208) (267:267:267))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (572:572:572) (581:581:581))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1802:1802:1802))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1764:1764:1764))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (238:238:238) (303:303:303))
        (PORT datad (242:242:242) (308:308:308))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (374:374:374))
        (PORT datab (563:563:563) (554:554:554))
        (PORT datac (782:782:782) (847:847:847))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (530:530:530))
        (PORT datab (207:207:207) (237:237:237))
        (PORT datad (171:171:171) (194:194:194))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1790:1790:1790))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1842:1842:1842) (1757:1757:1757))
        (PORT ena (877:877:877) (862:862:862))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (232:232:232))
        (PORT datab (589:589:589) (627:627:627))
        (PORT datac (182:182:182) (213:213:213))
        (PORT datad (206:206:206) (264:264:264))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (286:286:286))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1790:1790:1790))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1842:1842:1842) (1757:1757:1757))
        (PORT ena (877:877:877) (862:862:862))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (300:300:300))
        (PORT datab (208:208:208) (238:238:238))
        (PORT datad (171:171:171) (194:194:194))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1790:1790:1790))
        (PORT asdata (470:470:470) (486:486:486))
        (PORT clrn (1842:1842:1842) (1757:1757:1757))
        (PORT ena (1060:1060:1060) (1032:1032:1032))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2137:2137:2137) (2172:2172:2172))
        (PORT datab (361:361:361) (380:380:380))
        (PORT datac (974:974:974) (1025:1025:1025))
        (PORT datad (577:577:577) (591:591:591))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2137:2137:2137) (2173:2173:2173))
        (PORT datab (639:639:639) (657:657:657))
        (PORT datac (360:360:360) (397:397:397))
        (PORT datad (330:330:330) (346:346:346))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (619:619:619))
        (PORT datab (349:349:349) (349:349:349))
        (PORT datac (788:788:788) (780:780:780))
        (PORT datad (312:312:312) (312:312:312))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (745:745:745) (736:736:736))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1811:1811:1811) (1727:1727:1727))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (685:685:685))
        (PORT datab (605:605:605) (622:622:622))
        (PORT datac (650:650:650) (691:691:691))
        (PORT datad (2104:2104:2104) (2130:2130:2130))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (587:587:587))
        (PORT datab (1027:1027:1027) (1025:1025:1025))
        (PORT datac (743:743:743) (755:755:755))
        (PORT datad (751:751:751) (747:747:747))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (785:785:785))
        (PORT datab (850:850:850) (863:863:863))
        (PORT datac (1065:1065:1065) (1075:1075:1075))
        (PORT datad (222:222:222) (281:281:281))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (247:247:247))
        (PORT datab (1146:1146:1146) (1156:1156:1156))
        (PORT datad (893:893:893) (941:941:941))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|wait_latency_counter\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (430:430:430))
        (PORT datab (195:195:195) (221:221:221))
        (PORT datac (196:196:196) (227:227:227))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1753:1753:1753))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1800:1800:1800) (1716:1716:1716))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (301:301:301))
        (PORT datad (165:165:165) (187:187:187))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1753:1753:1753))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1800:1800:1800) (1716:1716:1716))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1488:1488:1488) (1543:1543:1543))
        (PORT datac (742:742:742) (753:753:753))
        (PORT datad (788:788:788) (799:799:799))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (428:428:428))
        (PORT datab (188:188:188) (210:210:210))
        (PORT datac (200:200:200) (232:232:232))
        (PORT datad (205:205:205) (264:264:264))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (205:205:205) (264:264:264))
        (PORT datad (162:162:162) (183:183:183))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (246:246:246))
        (PORT datab (928:928:928) (976:976:976))
        (PORT datac (199:199:199) (231:231:231))
        (PORT datad (163:163:163) (186:186:186))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (240:240:240) (306:306:306))
        (PORT datad (297:297:297) (297:297:297))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1753:1753:1753))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1800:1800:1800) (1716:1716:1716))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (312:312:312))
        (PORT datab (254:254:254) (322:322:322))
        (PORT datac (239:239:239) (304:304:304))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (379:379:379))
        (PORT datab (575:575:575) (564:564:564))
        (PORT datac (326:326:326) (333:333:333))
        (PORT datad (338:338:338) (341:341:341))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1753:1753:1753))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1800:1800:1800) (1716:1716:1716))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (314:314:314))
        (PORT datab (256:256:256) (324:324:324))
        (PORT datad (297:297:297) (297:297:297))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1753:1753:1753))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1800:1800:1800) (1716:1716:1716))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent\|cp_ready)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (428:428:428))
        (PORT datab (926:926:926) (973:973:973))
        (PORT datac (204:204:204) (263:263:263))
        (PORT datad (162:162:162) (183:183:183))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (742:742:742) (753:753:753))
        (PORT datad (221:221:221) (280:280:280))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (639:639:639))
        (PORT datab (227:227:227) (259:259:259))
        (PORT datac (178:178:178) (201:201:201))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1753:1753:1753))
        (PORT asdata (1033:1033:1033) (1012:1012:1012))
        (PORT clrn (1800:1800:1800) (1716:1716:1716))
        (PORT ena (758:758:758) (764:764:764))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (1159:1159:1159))
        (PORT datab (607:607:607) (625:625:625))
        (PORT datac (647:647:647) (687:687:687))
        (PORT datad (2101:2101:2101) (2126:2126:2126))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (943:943:943) (903:903:903))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (1047:1047:1047))
        (PORT datab (1167:1167:1167) (1197:1197:1197))
        (PORT datac (198:198:198) (236:236:236))
        (PORT datad (2033:2033:2033) (2056:2056:2056))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|src_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1603:1603:1603) (1597:1597:1597))
        (PORT datab (803:803:803) (797:797:797))
        (PORT datac (530:530:530) (525:525:525))
        (PORT datad (572:572:572) (583:583:583))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src13_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1595:1595:1595) (1619:1619:1619))
        (PORT datab (929:929:929) (968:968:968))
        (PORT datac (1415:1415:1415) (1370:1370:1370))
        (PORT datad (583:583:583) (585:585:585))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src13_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (604:604:604))
        (PORT datab (904:904:904) (910:910:910))
        (PORT datac (542:542:542) (549:549:549))
        (PORT datad (537:537:537) (530:530:530))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1774:1774:1774))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1824:1824:1824) (1737:1737:1737))
        (PORT ena (713:713:713) (707:707:707))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (815:815:815))
        (PORT datab (246:246:246) (305:305:305))
        (PORT datad (1016:1016:1016) (998:998:998))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1779:1779:1779))
        (PORT asdata (855:855:855) (854:854:854))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (PORT ena (1126:1126:1126) (1114:1114:1114))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1415:1415:1415) (1446:1446:1446))
        (PORT datad (590:590:590) (625:625:625))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (183:183:183) (209:209:209))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1774:1774:1774))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1824:1824:1824) (1737:1737:1737))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1038:1038:1038))
        (PORT datab (1412:1412:1412) (1441:1441:1441))
        (PORT datac (858:858:858) (899:899:899))
        (PORT datad (786:786:786) (777:777:777))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (219:219:219))
        (PORT datab (227:227:227) (285:285:285))
        (PORT datac (599:599:599) (598:598:598))
        (PORT datad (176:176:176) (195:195:195))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1039:1039:1039))
        (PORT datac (185:185:185) (211:211:211))
        (PORT datad (785:785:785) (777:777:777))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1774:1774:1774))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1824:1824:1824) (1737:1737:1737))
        (PORT ena (713:713:713) (707:707:707))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (686:686:686))
        (PORT datab (798:798:798) (781:781:781))
        (PORT datac (563:563:563) (597:597:597))
        (PORT datad (1003:1003:1003) (979:979:979))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1779:1779:1779))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (PORT ena (1126:1126:1126) (1114:1114:1114))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_015\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1449:1449:1449) (1489:1489:1489))
        (PORT datab (1160:1160:1160) (1200:1200:1200))
        (PORT datac (1383:1383:1383) (1415:1415:1415))
        (PORT datad (381:381:381) (414:414:414))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1613:1613:1613) (1640:1640:1640))
        (PORT datac (912:912:912) (969:969:969))
        (PORT datad (381:381:381) (414:414:414))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1398:1398:1398) (1441:1441:1441))
        (PORT datab (351:351:351) (354:354:354))
        (PORT datac (1070:1070:1070) (1074:1074:1074))
        (PORT datad (231:231:231) (287:287:287))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|wait_latency_counter\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (366:366:366))
        (PORT datab (195:195:195) (221:221:221))
        (PORT datac (756:756:756) (737:737:737))
        (PORT datad (584:584:584) (594:594:594))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (163:163:163) (183:183:183))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1782:1782:1782))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1835:1835:1835) (1749:1749:1749))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (554:554:554))
        (PORT datab (617:617:617) (627:627:627))
        (PORT datac (245:245:245) (318:318:318))
        (PORT datad (205:205:205) (262:262:262))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (301:301:301))
        (PORT datad (163:163:163) (184:184:184))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1782:1782:1782))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1835:1835:1835) (1749:1749:1749))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (192:192:192) (218:218:218))
        (PORT datad (202:202:202) (258:258:258))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (623:623:623))
        (PORT datab (194:194:194) (220:220:220))
        (PORT datac (1617:1617:1617) (1663:1663:1663))
        (PORT datad (584:584:584) (594:594:594))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (261:261:261) (334:334:334))
        (PORT datad (165:165:165) (187:187:187))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1782:1782:1782))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1835:1835:1835) (1749:1749:1749))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (312:312:312))
        (PORT datac (254:254:254) (329:329:329))
        (PORT datad (222:222:222) (289:289:289))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (624:624:624))
        (PORT datab (618:618:618) (628:628:628))
        (PORT datac (162:162:162) (184:184:184))
        (PORT datad (195:195:195) (215:215:215))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1782:1782:1782))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1835:1835:1835) (1749:1749:1749))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (311:311:311))
        (PORT datab (193:193:193) (217:217:217))
        (PORT datad (228:228:228) (293:293:293))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1782:1782:1782))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1835:1835:1835) (1749:1749:1749))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (364:364:364))
        (PORT datab (195:195:195) (221:221:221))
        (PORT datac (1615:1615:1615) (1661:1661:1661))
        (PORT datad (201:201:201) (257:257:257))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1176:1176:1176))
        (PORT datab (639:639:639) (658:658:658))
        (PORT datac (651:651:651) (692:692:692))
        (PORT datad (2105:2105:2105) (2131:2131:2131))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (305:305:305))
        (PORT datad (164:164:164) (185:185:185))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1726:1726:1726))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1784:1784:1784) (1701:1701:1701))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (294:294:294))
        (PORT datad (166:166:166) (187:187:187))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (1050:1050:1050))
        (PORT datab (1162:1162:1162) (1192:1192:1192))
        (PORT datac (190:190:190) (227:227:227))
        (PORT datad (2040:2040:2040) (2063:2063:2063))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|src_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (823:823:823))
        (PORT datab (804:804:804) (798:798:798))
        (PORT datac (1032:1032:1032) (1025:1025:1025))
        (PORT datad (1563:1563:1563) (1557:1557:1557))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src11_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (676:676:676))
        (PORT datab (1191:1191:1191) (1206:1206:1206))
        (PORT datac (1410:1410:1410) (1457:1457:1457))
        (PORT datad (847:847:847) (861:861:861))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (161:161:161) (181:181:181))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1780:1780:1780))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (PORT ena (741:741:741) (756:756:756))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (241:241:241))
        (PORT datab (235:235:235) (295:295:295))
        (PORT datac (201:201:201) (258:258:258))
        (PORT datad (170:170:170) (196:196:196))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1780:1780:1780))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (PORT ena (1094:1094:1094) (1060:1060:1060))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1347:1347:1347) (1372:1372:1372))
        (PORT datad (359:359:359) (394:394:394))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (181:181:181) (203:203:203))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1726:1726:1726))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1784:1784:1784) (1701:1701:1701))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (425:425:425))
        (PORT datab (1186:1186:1186) (1200:1200:1200))
        (PORT datac (1411:1411:1411) (1458:1458:1458))
        (PORT datad (844:844:844) (857:857:857))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (679:679:679))
        (PORT datab (187:187:187) (208:208:208))
        (PORT datac (216:216:216) (274:274:274))
        (PORT datad (179:179:179) (205:205:205))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (530:530:530))
        (PORT datab (207:207:207) (230:230:230))
        (PORT datac (202:202:202) (260:260:260))
        (PORT datad (532:532:532) (536:536:536))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (571:571:571))
        (PORT datab (205:205:205) (232:232:232))
        (PORT datad (181:181:181) (207:207:207))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1780:1780:1780))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (PORT ena (741:741:741) (756:756:756))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (241:241:241))
        (PORT datab (199:199:199) (227:227:227))
        (PORT datad (205:205:205) (263:263:263))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1780:1780:1780))
        (PORT asdata (820:820:820) (800:800:800))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (PORT ena (1094:1094:1094) (1060:1060:1060))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_013\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1390:1390:1390) (1413:1413:1413))
        (PORT datab (1139:1139:1139) (1148:1148:1148))
        (PORT datac (1510:1510:1510) (1542:1542:1542))
        (PORT datad (361:361:361) (396:396:396))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (558:558:558))
        (PORT datab (681:681:681) (734:734:734))
        (PORT datac (167:167:167) (191:191:191))
        (PORT datad (533:533:533) (537:537:537))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (276:276:276) (348:348:348))
        (PORT datad (163:163:163) (184:184:184))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1726:1726:1726))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1784:1784:1784) (1701:1701:1701))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (324:324:324))
        (PORT datac (215:215:215) (280:280:280))
        (PORT datad (243:243:243) (312:312:312))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (558:558:558))
        (PORT datab (190:190:190) (213:213:213))
        (PORT datac (317:317:317) (317:317:317))
        (PORT datad (534:534:534) (538:538:538))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1726:1726:1726))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1784:1784:1784) (1701:1701:1701))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (316:316:316))
        (PORT datab (263:263:263) (328:328:328))
        (PORT datad (165:165:165) (187:187:187))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1726:1726:1726))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1784:1784:1784) (1701:1701:1701))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (559:559:559))
        (PORT datab (618:618:618) (645:645:645))
        (PORT datac (802:802:802) (796:796:796))
        (PORT datad (646:646:646) (697:697:697))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|wait_latency_counter\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (225:225:225))
        (PORT datab (274:274:274) (345:345:345))
        (PORT datac (289:289:289) (290:290:290))
        (PORT datad (532:532:532) (536:536:536))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (162:162:162) (183:183:183))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1726:1726:1726))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1784:1784:1784) (1701:1701:1701))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1195:1195:1195) (1250:1250:1250))
        (PORT datac (1164:1164:1164) (1202:1202:1202))
        (PORT datad (585:585:585) (610:610:610))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (299:299:299))
        (PORT datab (270:270:270) (341:341:341))
        (PORT datac (310:310:310) (317:317:317))
        (PORT datad (532:532:532) (535:535:535))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (224:224:224))
        (PORT datab (274:274:274) (344:344:344))
        (PORT datac (1065:1065:1065) (1094:1094:1094))
        (PORT datad (202:202:202) (260:260:260))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2135:2135:2135) (2171:2171:2171))
        (PORT datab (363:363:363) (381:381:381))
        (PORT datac (1080:1080:1080) (1071:1071:1071))
        (PORT datad (1536:1536:1536) (1543:1543:1543))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (643:643:643))
        (PORT datab (189:189:189) (212:212:212))
        (PORT datac (769:769:769) (762:762:762))
        (PORT datad (158:158:158) (176:176:176))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (330:330:330))
        (PORT datab (187:187:187) (208:208:208))
        (PORT datac (795:795:795) (799:799:799))
        (PORT datad (156:156:156) (175:175:175))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (693:693:693))
        (PORT datab (635:635:635) (653:653:653))
        (PORT datac (640:640:640) (679:679:679))
        (PORT datad (2095:2095:2095) (2120:2120:2120))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1603:1603:1603) (1629:1629:1629))
        (PORT datab (926:926:926) (965:965:965))
        (PORT datac (819:819:819) (816:816:816))
        (PORT datad (591:591:591) (594:594:594))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src17_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (629:629:629))
        (PORT datab (211:211:211) (237:237:237))
        (PORT datad (1119:1119:1119) (1121:1121:1121))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1774:1774:1774))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1823:1823:1823) (1736:1736:1736))
        (PORT ena (917:917:917) (904:904:904))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (365:365:365) (408:408:408))
        (PORT datad (824:824:824) (839:839:839))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (182:182:182) (203:203:203))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1774:1774:1774))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1823:1823:1823) (1737:1737:1737))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1156:1156:1156))
        (PORT datab (1146:1146:1146) (1167:1167:1167))
        (PORT datac (574:574:574) (609:609:609))
        (PORT datad (220:220:220) (278:278:278))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|wait_latency_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (383:383:383))
        (PORT datab (862:862:862) (905:905:905))
        (PORT datad (175:175:175) (196:196:196))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (440:440:440))
        (PORT datab (858:858:858) (873:873:873))
        (PORT datac (590:590:590) (602:602:602))
        (PORT datad (573:573:573) (586:586:586))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (866:866:866))
        (PORT datab (195:195:195) (222:222:222))
        (PORT datac (512:512:512) (500:500:500))
        (PORT datad (566:566:566) (561:561:561))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (241:241:241) (316:316:316))
        (PORT datad (163:163:163) (184:184:184))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1768:1768:1768))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1818:1818:1818) (1731:1731:1731))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (257:257:257) (326:326:326))
        (PORT datac (242:242:242) (316:316:316))
        (PORT datad (211:211:211) (271:271:271))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (536:536:536))
        (PORT datab (190:190:190) (212:212:212))
        (PORT datac (180:180:180) (204:204:204))
        (PORT datad (568:568:568) (563:563:563))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1768:1768:1768))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1818:1818:1818) (1731:1731:1731))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (312:312:312))
        (PORT datab (255:255:255) (324:324:324))
        (PORT datad (163:163:163) (184:184:184))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1768:1768:1768))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1818:1818:1818) (1731:1731:1731))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (1076:1076:1076))
        (PORT datac (945:945:945) (1012:1012:1012))
        (PORT datad (220:220:220) (276:276:276))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (346:346:346))
        (PORT datab (236:236:236) (297:297:297))
        (PORT datac (545:545:545) (552:552:552))
        (PORT datad (564:564:564) (558:558:558))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (296:296:296))
        (PORT datad (166:166:166) (187:187:187))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|wait_latency_counter\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (579:579:579))
        (PORT datab (194:194:194) (220:220:220))
        (PORT datac (243:243:243) (317:317:317))
        (PORT datad (567:567:567) (562:562:562))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (163:163:163) (183:183:183))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1768:1768:1768))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1818:1818:1818) (1731:1731:1731))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (299:299:299))
        (PORT datad (163:163:163) (183:183:183))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1768:1768:1768))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1818:1818:1818) (1731:1731:1731))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (862:862:862))
        (PORT datab (233:233:233) (293:293:293))
        (PORT datac (238:238:238) (312:312:312))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (218:218:218))
        (PORT datab (228:228:228) (286:286:286))
        (PORT datac (510:510:510) (493:493:493))
        (PORT datad (176:176:176) (197:197:197))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (634:634:634))
        (PORT datac (596:596:596) (610:610:610))
        (PORT datad (182:182:182) (204:204:204))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1774:1774:1774))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1823:1823:1823) (1737:1737:1737))
        (PORT ena (713:713:713) (709:709:709))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (593:593:593))
        (PORT datab (589:589:589) (607:607:607))
        (PORT datac (561:561:561) (569:569:569))
        (PORT datad (373:373:373) (405:405:405))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (519:519:519) (505:505:505))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1774:1774:1774))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1823:1823:1823) (1737:1737:1737))
        (PORT ena (713:713:713) (709:709:709))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (640:640:640))
        (PORT datab (246:246:246) (305:305:305))
        (PORT datad (575:575:575) (589:589:589))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_019\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1774:1774:1774))
        (PORT asdata (606:606:606) (605:605:605))
        (PORT clrn (1823:1823:1823) (1736:1736:1736))
        (PORT ena (917:917:917) (904:904:904))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (727:727:727))
        (PORT datab (636:636:636) (654:654:654))
        (PORT datac (643:643:643) (682:682:682))
        (PORT datad (2097:2097:2097) (2122:2122:2122))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1783:1783:1783))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1836:1836:1836) (1750:1750:1750))
        (PORT ena (740:740:740) (744:744:744))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (663:663:663))
        (PORT datab (889:889:889) (897:897:897))
        (PORT datac (2551:2551:2551) (2567:2567:2567))
        (PORT datad (795:795:795) (789:789:789))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (310:310:310))
        (PORT datab (865:865:865) (880:880:880))
        (PORT datad (842:842:842) (858:858:858))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|saved_grant\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (532:532:532) (535:535:535))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (188:188:188) (214:214:214))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1783:1783:1783))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1836:1836:1836) (1750:1750:1750))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1078:1078:1078))
        (PORT datad (641:641:641) (686:686:686))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (430:430:430))
        (PORT datab (225:225:225) (256:256:256))
        (PORT datac (159:159:159) (181:181:181))
        (PORT datad (180:180:180) (202:202:202))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1776:1776:1776))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1828:1828:1828) (1743:1743:1743))
        (PORT ena (1180:1180:1180) (1177:1177:1177))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (724:724:724))
        (PORT datab (864:864:864) (878:878:878))
        (PORT datac (825:825:825) (853:853:853))
        (PORT datad (841:841:841) (857:857:857))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (1076:1076:1076))
        (PORT datab (1136:1136:1136) (1168:1168:1168))
        (PORT datac (945:945:945) (1011:1011:1011))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (442:442:442))
        (PORT datab (908:908:908) (946:946:946))
        (PORT datad (552:552:552) (585:585:585))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (363:363:363))
        (PORT datab (228:228:228) (259:259:259))
        (PORT datac (589:589:589) (596:596:596))
        (PORT datad (183:183:183) (206:206:206))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1783:1783:1783))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1836:1836:1836) (1750:1750:1750))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (442:442:442))
        (PORT datab (746:746:746) (715:715:715))
        (PORT datad (553:553:553) (585:585:585))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1784:1784:1784))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1837:1837:1837) (1750:1750:1750))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (410:410:410))
        (PORT datab (226:226:226) (256:256:256))
        (PORT datac (863:863:863) (880:880:880))
        (PORT datad (384:384:384) (428:428:428))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (223:223:223))
        (PORT datab (232:232:232) (292:292:292))
        (PORT datac (1613:1613:1613) (1659:1659:1659))
        (PORT datad (384:384:384) (428:428:428))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (929:929:929))
        (PORT datab (1108:1108:1108) (1098:1098:1098))
        (PORT datac (645:645:645) (685:685:685))
        (PORT datad (2099:2099:2099) (2125:2125:2125))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (317:317:317))
        (PORT datab (608:608:608) (608:608:608))
        (PORT datac (813:813:813) (797:797:797))
        (PORT datad (285:285:285) (278:278:278))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal19\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (256:256:256))
        (PORT datab (1354:1354:1354) (1358:1358:1358))
        (PORT datad (967:967:967) (1005:1005:1005))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (1356:1356:1356) (1360:1360:1360))
        (PORT datac (323:323:323) (327:327:327))
        (PORT datad (970:970:970) (1008:1008:1008))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_agent_rsp_fifo\|write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (601:601:601))
        (PORT datab (207:207:207) (232:232:232))
        (PORT datac (619:619:619) (662:662:662))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1798:1798:1798))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1848:1848:1848) (1759:1759:1759))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (583:583:583))
        (PORT datab (641:641:641) (687:687:687))
        (PORT datad (216:216:216) (271:271:271))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1801:1801:1801))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1764:1764:1764))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (299:299:299))
        (PORT datab (613:613:613) (625:625:625))
        (PORT datac (608:608:608) (655:655:655))
        (PORT datad (575:575:575) (580:580:580))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (527:527:527))
        (PORT datab (643:643:643) (690:690:690))
        (PORT datad (206:206:206) (262:262:262))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1801:1801:1801))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1764:1764:1764))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_translator\|read_latency_shift_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1353:1353:1353))
        (PORT datab (819:819:819) (839:839:839))
        (PORT datac (166:166:166) (191:191:191))
        (PORT datad (615:615:615) (656:656:656))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (624:624:624))
        (PORT datab (658:658:658) (692:692:692))
        (PORT datad (174:174:174) (194:194:194))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal22\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (591:591:591))
        (PORT datab (601:601:601) (607:607:607))
        (PORT datac (586:586:586) (587:587:587))
        (PORT datad (1329:1329:1329) (1327:1327:1327))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|src_channel\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (758:758:758))
        (PORT datab (246:246:246) (312:312:312))
        (PORT datac (758:758:758) (725:725:725))
        (PORT datad (1309:1309:1309) (1334:1334:1334))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal2\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1243:1243:1243) (1291:1291:1291))
        (PORT datac (1076:1076:1076) (1071:1071:1071))
        (PORT datad (1609:1609:1609) (1626:1626:1626))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|src_channel\[6\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (375:375:375))
        (PORT datab (193:193:193) (218:218:218))
        (PORT datac (179:179:179) (201:201:201))
        (PORT datad (174:174:174) (195:195:195))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|src_channel\[6\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (627:627:627))
        (PORT datab (815:815:815) (810:810:810))
        (PORT datac (1076:1076:1076) (1086:1086:1086))
        (PORT datad (524:524:524) (523:523:523))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (900:900:900))
        (PORT datab (924:924:924) (972:972:972))
        (PORT datac (1475:1475:1475) (1522:1522:1522))
        (PORT datad (175:175:175) (200:200:200))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (777:777:777))
        (PORT datab (185:185:185) (208:208:208))
        (PORT datac (1355:1355:1355) (1401:1401:1401))
        (PORT datad (156:156:156) (175:175:175))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (898:898:898))
        (PORT datab (1123:1123:1123) (1134:1134:1134))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (1539:1539:1539) (1559:1559:1559))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (636:636:636))
        (PORT datab (207:207:207) (229:229:229))
        (PORT datac (1027:1027:1027) (1016:1016:1016))
        (PORT datad (871:871:871) (921:921:921))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (434:434:434))
        (PORT datac (193:193:193) (222:222:222))
        (PORT datad (157:157:157) (175:175:175))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (260:260:260))
        (PORT datab (195:195:195) (219:219:219))
        (PORT datad (202:202:202) (261:261:261))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1801:1801:1801) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (261:261:261))
        (PORT datab (247:247:247) (313:313:313))
        (PORT datad (166:166:166) (188:188:188))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1801:1801:1801) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (765:765:765))
        (PORT datac (1101:1101:1101) (1144:1144:1144))
        (PORT datad (778:778:778) (804:804:804))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (432:432:432))
        (PORT datab (233:233:233) (294:294:294))
        (PORT datac (193:193:193) (222:222:222))
        (PORT datad (528:528:528) (519:519:519))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent\|cp_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (255:255:255))
        (PORT datab (1098:1098:1098) (1130:1130:1130))
        (PORT datac (222:222:222) (288:288:288))
        (PORT datad (361:361:361) (397:397:397))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (331:331:331) (335:335:335))
        (PORT datad (336:336:336) (341:341:341))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (258:258:258))
        (PORT datab (504:504:504) (486:486:486))
        (PORT datac (220:220:220) (285:285:285))
        (PORT datad (870:870:870) (920:920:920))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (356:356:356) (360:360:360))
        (PORT datac (254:254:254) (326:326:326))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1801:1801:1801) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (310:310:310))
        (PORT datab (250:250:250) (317:317:317))
        (PORT datac (254:254:254) (326:326:326))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem_used\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (373:373:373))
        (PORT datab (350:350:350) (364:364:364))
        (PORT datac (330:330:330) (334:334:334))
        (PORT datad (339:339:339) (345:345:345))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1801:1801:1801) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem_used\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (313:313:313))
        (PORT datab (356:356:356) (359:359:359))
        (PORT datad (223:223:223) (289:289:289))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1801:1801:1801) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (256:256:256))
        (PORT datac (220:220:220) (286:286:286))
        (PORT datad (872:872:872) (922:922:922))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (787:787:787) (785:785:785))
        (PORT datac (251:251:251) (320:320:320))
        (PORT datad (315:315:315) (317:317:317))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (1783:1783:1783) (1775:1775:1775))
        (PORT datac (218:218:218) (284:284:284))
        (PORT datad (235:235:235) (296:296:296))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (375:375:375))
        (PORT datab (427:427:427) (479:479:479))
        (PORT datac (546:546:546) (553:553:553))
        (PORT datad (435:435:435) (489:489:489))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (776:776:776))
        (PORT datab (588:588:588) (591:591:591))
        (PORT datac (193:193:193) (221:221:221))
        (PORT datad (1541:1541:1541) (1561:1561:1561))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (308:308:308))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1702:1702:1702))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1760:1760:1760) (1676:1676:1676))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (424:424:424))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (311:311:311))
        (PORT datac (318:318:318) (323:323:323))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1703:1703:1703))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1761:1761:1761) (1677:1677:1677))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (369:369:369) (402:402:402))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1702:1702:1702))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1760:1760:1760) (1676:1676:1676))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (295:295:295))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datad (158:158:158) (177:177:177))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1702:1702:1702))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1760:1760:1760) (1676:1676:1676))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (420:420:420))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (314:314:314))
        (PORT datac (318:318:318) (323:323:323))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1703:1703:1703))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1761:1761:1761) (1677:1677:1677))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (425:425:425))
        (PORT datab (232:232:232) (293:293:293))
        (PORT datac (341:341:341) (374:374:374))
        (PORT datad (341:341:341) (377:377:377))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (371:371:371) (401:401:401))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (234:234:234) (277:277:277))
        (PORT datad (292:292:292) (291:291:291))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1703:1703:1703))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1761:1761:1761) (1677:1677:1677))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (393:393:393) (423:423:423))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (226:226:226) (270:270:270))
        (PORT datad (311:311:311) (310:310:310))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1703:1703:1703))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1761:1761:1761) (1677:1677:1677))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (432:432:432))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (312:312:312))
        (PORT datac (296:296:296) (298:298:298))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1703:1703:1703))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1761:1761:1761) (1677:1677:1677))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (247:247:247) (306:306:306))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[8\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (163:163:163) (185:185:185))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1702:1702:1702))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1760:1760:1760) (1676:1676:1676))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (310:310:310))
        (PORT datab (245:245:245) (303:303:303))
        (PORT datac (379:379:379) (415:415:415))
        (PORT datad (216:216:216) (271:271:271))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (430:430:430))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datad (487:487:487) (469:469:469))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1703:1703:1703))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1761:1761:1761) (1677:1677:1677))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (368:368:368) (400:400:400))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (509:509:509))
        (PORT datac (225:225:225) (268:268:268))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1703:1703:1703))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1761:1761:1761) (1677:1677:1677))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (391:391:391) (421:421:421))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (222:222:222) (264:264:264))
        (PORT datad (292:292:292) (290:290:290))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1703:1703:1703))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1761:1761:1761) (1677:1677:1677))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT datad (339:339:339) (371:371:371))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (312:312:312))
        (PORT datac (319:319:319) (322:322:322))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1703:1703:1703))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1761:1761:1761) (1677:1677:1677))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (309:309:309))
        (PORT datab (245:245:245) (304:304:304))
        (PORT datac (217:217:217) (276:276:276))
        (PORT datad (214:214:214) (270:270:270))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (363:363:363))
        (PORT datab (188:188:188) (210:210:210))
        (PORT datac (293:293:293) (290:290:290))
        (PORT datad (355:355:355) (387:387:387))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|i_count\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (579:579:579) (592:592:592))
        (PORT datad (349:349:349) (390:390:390))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|i_count\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (343:343:343))
        (PORT datab (246:246:246) (311:311:311))
        (PORT datac (244:244:244) (313:313:313))
        (PORT datad (267:267:267) (340:340:340))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|i_count\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (352:352:352))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datad (161:161:161) (181:181:181))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1745:1745:1745) (1700:1700:1700))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1759:1759:1759) (1676:1676:1676))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (438:438:438))
        (PORT datab (248:248:248) (314:314:314))
        (PORT datac (231:231:231) (301:301:301))
        (PORT datad (263:263:263) (336:336:336))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (428:428:428))
        (PORT datab (297:297:297) (374:374:374))
        (PORT datac (578:578:578) (592:592:592))
        (PORT datad (204:204:204) (262:262:262))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (357:357:357))
        (PORT datad (398:398:398) (443:443:443))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_refs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1700:1700:1700))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1879:1879:1879) (1834:1834:1834))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (490:490:490))
        (PORT datab (244:244:244) (307:307:307))
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_refs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1700:1700:1700))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1879:1879:1879) (1834:1834:1834))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (302:302:302))
        (PORT datab (235:235:235) (296:296:296))
        (PORT datac (214:214:214) (277:277:277))
        (PORT datad (399:399:399) (445:445:445))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (218:218:218))
        (PORT datab (433:433:433) (472:472:472))
        (PORT datad (399:399:399) (444:444:444))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_refs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1700:1700:1700))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1879:1879:1879) (1834:1834:1834))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector18\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (302:302:302))
        (PORT datab (235:235:235) (295:295:295))
        (PORT datac (214:214:214) (276:276:276))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector18\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (217:217:217))
        (PORT datab (347:347:347) (349:349:349))
        (PORT datac (244:244:244) (314:314:314))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_next\.111)
    (DELAY
      (ABSOLUTE
        (PORT clk (1745:1745:1745) (1700:1700:1700))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1759:1759:1759) (1676:1676:1676))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (302:302:302))
        (PORT datab (251:251:251) (317:317:317))
        (PORT datac (234:234:234) (306:306:306))
        (PORT datad (265:265:265) (337:337:337))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_state\.111)
    (DELAY
      (ABSOLUTE
        (PORT clk (1745:1745:1745) (1700:1700:1700))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1759:1759:1759) (1676:1676:1676))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector10\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (276:276:276) (345:345:345))
        (PORT datac (161:161:161) (184:184:184))
        (PORT datad (222:222:222) (278:278:278))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_state\.011)
    (DELAY
      (ABSOLUTE
        (PORT clk (1745:1745:1745) (1700:1700:1700))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1759:1759:1759) (1676:1676:1676))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|i_next\.000\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (466:466:466))
        (PORT datab (435:435:435) (473:473:473))
        (PORT datad (389:389:389) (435:435:435))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_next\.000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1700:1700:1700))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1760:1760:1760) (1677:1677:1677))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (798:798:798))
        (PORT datab (230:230:230) (290:290:290))
        (PORT datad (550:550:550) (544:544:544))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_state\.000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1700:1700:1700))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1760:1760:1760) (1677:1677:1677))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector8\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (770:770:770) (762:762:762))
        (PORT datad (256:256:256) (318:318:318))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_state\.001)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1700:1700:1700))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1760:1760:1760) (1677:1677:1677))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (429:429:429))
        (PORT datab (246:246:246) (306:306:306))
        (PORT datac (579:579:579) (592:592:592))
        (PORT datad (265:265:265) (338:338:338))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (437:437:437))
        (PORT datab (348:348:348) (350:350:350))
        (PORT datac (244:244:244) (312:312:312))
        (PORT datad (158:158:158) (177:177:177))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_next\.010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1745:1745:1745) (1700:1700:1700))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1759:1759:1759) (1676:1676:1676))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (445:445:445))
        (PORT datab (253:253:253) (320:320:320))
        (PORT datac (238:238:238) (310:310:310))
        (PORT datad (266:266:266) (340:340:340))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_state\.010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1745:1745:1745) (1700:1700:1700))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1759:1759:1759) (1676:1676:1676))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|i_count\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (243:243:243) (308:308:308))
        (PORT datac (245:245:245) (315:315:315))
        (PORT datad (265:265:265) (337:337:337))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|i_count\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (352:352:352))
        (PORT datab (191:191:191) (213:213:213))
        (PORT datad (306:306:306) (302:302:302))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1745:1745:1745) (1700:1700:1700))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1759:1759:1759) (1676:1676:1676))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector13\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (306:306:306))
        (PORT datac (232:232:232) (304:304:304))
        (PORT datad (263:263:263) (336:336:336))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (217:217:217))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (222:222:222) (279:279:279))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1745:1745:1745) (1700:1700:1700))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1759:1759:1759) (1676:1676:1676))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|i_count\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (249:249:249) (315:315:315))
        (PORT datac (233:233:233) (304:304:304))
        (PORT datad (263:263:263) (336:336:336))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (355:355:355))
        (PORT datad (390:390:390) (436:436:436))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (229:229:229))
        (PORT datab (391:391:391) (433:433:433))
        (PORT datad (379:379:379) (425:425:425))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_next\.101)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1700:1700:1700))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1760:1760:1760) (1677:1677:1677))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|i_state\.101\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (349:349:349))
        (PORT datad (198:198:198) (252:252:252))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_state\.101)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1700:1700:1700))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1760:1760:1760) (1677:1677:1677))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|init_done\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (520:520:520) (546:546:546))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|init_done)
    (DELAY
      (ABSOLUTE
        (PORT clk (1742:1742:1742) (1697:1697:1697))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1756:1756:1756) (1673:1673:1673))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (275:275:275) (355:355:355))
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector32\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (859:859:859))
        (PORT datab (594:594:594) (603:603:603))
        (PORT datac (172:172:172) (198:198:198))
        (PORT datad (741:741:741) (737:737:737))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_state\.100000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1702:1702:1702))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1761:1761:1761) (1678:1678:1678))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector32\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (331:331:331))
        (PORT datad (395:395:395) (442:442:442))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|m_next\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1324:1324:1324))
        (PORT datab (294:294:294) (374:374:374))
        (PORT datac (276:276:276) (356:356:356))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector29\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (228:228:228))
        (PORT datab (616:616:616) (627:627:627))
        (PORT datad (627:627:627) (668:668:668))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_state\.000100000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1702:1702:1702))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1761:1761:1761) (1678:1678:1678))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector30\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (253:253:253) (314:314:314))
        (PORT datad (624:624:624) (666:666:666))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector30\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (332:332:332))
        (PORT datab (436:436:436) (484:484:484))
        (PORT datac (493:493:493) (481:481:481))
        (PORT datad (1234:1234:1234) (1243:1243:1243))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_state\.001000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1702:1702:1702))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1761:1761:1761) (1678:1678:1678))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector25\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (637:637:637) (686:686:686))
        (PORT datad (1237:1237:1237) (1253:1253:1253))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector25\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (431:431:431))
        (PORT datab (593:593:593) (594:594:594))
        (PORT datac (277:277:277) (357:357:357))
        (PORT datad (669:669:669) (722:722:722))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_state\.000000010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1724:1724:1724))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1779:1779:1779) (1699:1699:1699))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|WideOr8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (480:480:480))
        (PORT datac (678:678:678) (729:729:729))
        (PORT datad (363:363:363) (408:408:408))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector34\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1327:1327:1327))
        (PORT datab (307:307:307) (389:389:389))
        (PORT datac (549:549:549) (555:555:555))
        (PORT datad (265:265:265) (340:340:340))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector26\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (571:571:571))
        (PORT datab (379:379:379) (415:415:415))
        (PORT datac (233:233:233) (297:297:297))
        (PORT datad (245:245:245) (306:306:306))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector26\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (692:692:692))
        (PORT datab (215:215:215) (240:240:240))
        (PORT datad (157:157:157) (175:175:175))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_state\.000000100)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1701:1701:1701))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1761:1761:1761) (1678:1678:1678))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|m_addr\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (251:251:251) (312:312:312))
        (PORT datad (593:593:593) (614:614:614))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|m_next\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1303:1303:1303) (1312:1312:1312))
        (PORT datab (284:284:284) (362:362:362))
        (PORT datac (276:276:276) (358:358:358))
        (PORT datad (665:665:665) (717:717:717))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector36\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (857:857:857))
        (PORT datab (250:250:250) (312:312:312))
        (PORT datac (179:179:179) (207:207:207))
        (PORT datad (564:564:564) (574:574:574))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector38\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (876:876:876))
        (PORT datab (1076:1076:1076) (1074:1074:1074))
        (PORT datac (698:698:698) (771:771:771))
        (PORT datad (644:644:644) (698:698:698))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector36\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (721:721:721))
        (PORT datab (735:735:735) (804:804:804))
        (PORT datac (219:219:219) (277:277:277))
        (PORT datad (1237:1237:1237) (1253:1253:1253))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector36\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (895:895:895))
        (PORT datab (206:206:206) (229:229:229))
        (PORT datad (158:158:158) (176:176:176))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_next\.010000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1752:1752:1752) (1708:1708:1708))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1767:1767:1767) (1683:1683:1683))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector31\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (691:691:691))
        (PORT datab (629:629:629) (662:662:662))
        (PORT datad (245:245:245) (305:305:305))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_state\.010000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1701:1701:1701))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1761:1761:1761) (1678:1678:1678))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector23\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1277:1277:1277) (1294:1294:1294))
        (PORT datab (394:394:394) (442:442:442))
        (PORT datad (416:416:416) (477:477:477))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|ack_refresh_request)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1701:1701:1701))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1761:1761:1761) (1678:1678:1678))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|refresh_request\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1292:1292:1292))
        (PORT datab (229:229:229) (287:287:287))
        (PORT datad (781:781:781) (775:775:775))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|refresh_request)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1701:1701:1701))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1761:1761:1761) (1678:1678:1678))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector35\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (744:744:744))
        (PORT datab (651:651:651) (692:692:692))
        (PORT datac (300:300:300) (308:308:308))
        (PORT datad (589:589:589) (634:634:634))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector35\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (214:214:214) (277:277:277))
        (PORT datad (187:187:187) (212:212:212))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector34\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (711:711:711))
        (PORT datab (407:407:407) (443:443:443))
        (PORT datac (654:654:654) (708:708:708))
        (PORT datad (786:786:786) (813:813:813))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector34\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (253:253:253))
        (PORT datab (539:539:539) (530:530:530))
        (PORT datac (649:649:649) (703:703:703))
        (PORT datad (287:287:287) (283:283:283))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_next\.000010000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1724:1724:1724))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1780:1780:1780) (1699:1699:1699))
        (PORT sclr (855:855:855) (866:866:866))
        (PORT ena (716:716:716) (717:717:717))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector27\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (878:878:878))
        (PORT datab (1078:1078:1078) (1076:1076:1076))
        (PORT datac (700:700:700) (773:773:773))
        (PORT datad (643:643:643) (697:697:697))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector27\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (584:584:584))
        (PORT datab (673:673:673) (729:729:729))
        (PORT datac (701:701:701) (774:774:774))
        (PORT datad (822:822:822) (837:837:837))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector28\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (651:651:651))
        (PORT datab (196:196:196) (221:221:221))
        (PORT datac (1220:1220:1220) (1198:1198:1198))
        (PORT datad (166:166:166) (188:188:188))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector27\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (875:875:875))
        (PORT datab (580:580:580) (588:588:588))
        (PORT datac (698:698:698) (771:771:771))
        (PORT datad (648:648:648) (703:703:703))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector27\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (880:880:880))
        (PORT datab (736:736:736) (804:804:804))
        (PORT datac (636:636:636) (685:685:685))
        (PORT datad (1236:1236:1236) (1252:1252:1252))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector41\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1325:1325:1325))
        (PORT datab (294:294:294) (374:374:374))
        (PORT datac (275:275:275) (355:355:355))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector27\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (722:722:722))
        (PORT datab (734:734:734) (803:803:803))
        (PORT datac (781:781:781) (764:764:764))
        (PORT datad (523:523:523) (516:516:516))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector27\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (585:585:585))
        (PORT datab (187:187:187) (211:211:211))
        (PORT datac (162:162:162) (185:185:185))
        (PORT datad (157:157:157) (175:175:175))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_state\.000010000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1752:1752:1752) (1708:1708:1708))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1767:1767:1767) (1683:1683:1683))
        (PORT ena (713:713:713) (708:708:708))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|WideOr9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (472:472:472))
        (PORT datac (571:571:571) (598:598:598))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector41\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1316:1316:1316))
        (PORT datab (579:579:579) (586:586:586))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (598:598:598) (630:630:630))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector41\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (214:214:214))
        (PORT datab (591:591:591) (592:592:592))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (667:667:667) (720:720:720))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|f_pop)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1724:1724:1724))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1779:1779:1779) (1699:1699:1699))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|f_select)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1305:1305:1305) (1315:1315:1315))
        (PORT datab (306:306:306) (387:387:387))
        (PORT datac (237:237:237) (303:303:303))
        (PORT datad (255:255:255) (329:329:329))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entries\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (855:855:855))
        (PORT datad (182:182:182) (204:204:204))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entries\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1724:1724:1724))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1779:1779:1779) (1699:1699:1699))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (865:865:865))
        (PORT datab (675:675:675) (718:718:718))
        (PORT datac (1324:1324:1324) (1353:1353:1353))
        (PORT datad (1329:1329:1329) (1326:1326:1326))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1054:1054:1054))
        (PORT datac (1240:1240:1240) (1231:1231:1231))
        (PORT datad (1227:1227:1227) (1195:1195:1195))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (312:312:312))
        (PORT datac (233:233:233) (298:298:298))
        (PORT datad (213:213:213) (246:246:246))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[6\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1053:1053:1053))
        (PORT datab (1269:1269:1269) (1260:1260:1260))
        (PORT datac (169:169:169) (193:193:193))
        (PORT datad (1227:1227:1227) (1194:1194:1194))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1749:1749:1749))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1805:1805:1805) (1722:1722:1722))
        (PORT ena (740:740:740) (746:746:746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (288:288:288))
        (PORT datab (259:259:259) (323:323:323))
        (PORT datac (229:229:229) (291:291:291))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1749:1749:1749))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1805:1805:1805) (1722:1722:1722))
        (PORT ena (740:740:740) (746:746:746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (285:285:285))
        (PORT datac (237:237:237) (301:301:301))
        (PORT datad (224:224:224) (282:282:282))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1749:1749:1749))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1805:1805:1805) (1722:1722:1722))
        (PORT ena (740:740:740) (746:746:746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (285:285:285))
        (PORT datab (254:254:254) (317:317:317))
        (PORT datac (374:374:374) (420:420:420))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1749:1749:1749))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1805:1805:1805) (1722:1722:1722))
        (PORT ena (740:740:740) (746:746:746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (285:285:285))
        (PORT datab (255:255:255) (317:317:317))
        (PORT datad (230:230:230) (291:291:291))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1749:1749:1749))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1805:1805:1805) (1722:1722:1722))
        (PORT ena (740:740:740) (746:746:746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (286:286:286))
        (PORT datac (375:375:375) (421:421:421))
        (PORT datad (259:259:259) (329:329:329))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1749:1749:1749))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1805:1805:1805) (1722:1722:1722))
        (PORT ena (740:740:740) (746:746:746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (285:285:285))
        (PORT datab (280:280:280) (352:352:352))
        (PORT datad (229:229:229) (289:289:289))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1749:1749:1749))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1805:1805:1805) (1722:1722:1722))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|read\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (252:252:252) (323:323:323))
        (PORT datad (257:257:257) (327:327:327))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (285:285:285))
        (PORT datab (196:196:196) (220:220:220))
        (PORT datad (229:229:229) (289:289:289))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem_used\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1749:1749:1749))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1805:1805:1805) (1722:1722:1722))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1162:1162:1162))
        (PORT datab (1128:1128:1128) (1171:1171:1171))
        (PORT datac (883:883:883) (927:927:927))
        (PORT datad (1050:1050:1050) (1080:1080:1080))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (867:867:867))
        (PORT datab (799:799:799) (793:793:793))
        (PORT datac (855:855:855) (869:869:869))
        (PORT datad (175:175:175) (199:199:199))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1124:1124:1124))
        (PORT datab (1106:1106:1106) (1097:1097:1097))
        (PORT datac (641:641:641) (680:680:680))
        (PORT datad (2095:2095:2095) (2121:2121:2121))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (1078:1078:1078))
        (PORT datab (663:663:663) (708:708:708))
        (PORT datac (943:943:943) (1010:1010:1010))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (625:625:625))
        (PORT datab (832:832:832) (821:821:821))
        (PORT datac (2800:2800:2800) (2821:2821:2821))
        (PORT datad (607:607:607) (622:622:622))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (580:580:580) (620:620:620))
        (PORT datad (573:573:573) (609:609:609))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (185:185:185) (211:211:211))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1784:1784:1784))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1835:1835:1835) (1750:1750:1750))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (217:217:217))
        (PORT datab (207:207:207) (230:230:230))
        (PORT datac (586:586:586) (587:587:587))
        (PORT datad (198:198:198) (252:252:252))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (586:586:586))
        (PORT datab (568:568:568) (573:573:573))
        (PORT datac (184:184:184) (210:210:210))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1784:1784:1784))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1835:1835:1835) (1750:1750:1750))
        (PORT ena (713:713:713) (707:707:707))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1784:1784:1784))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1835:1835:1835) (1750:1750:1750))
        (PORT ena (713:713:713) (707:707:707))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (564:564:564))
        (PORT datab (409:409:409) (444:444:444))
        (PORT datac (595:595:595) (634:634:634))
        (PORT datad (734:734:734) (724:724:724))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1784:1784:1784))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1835:1835:1835) (1750:1750:1750))
        (PORT ena (921:921:921) (909:909:909))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1283:1283:1283))
        (PORT datab (820:820:820) (865:865:865))
        (PORT datac (581:581:581) (621:621:621))
        (PORT datad (574:574:574) (609:609:609))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (924:924:924))
        (PORT datab (1386:1386:1386) (1432:1432:1432))
        (PORT datad (545:545:545) (537:537:537))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (565:565:565))
        (PORT datac (241:241:241) (316:316:316))
        (PORT datad (608:608:608) (623:623:623))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (301:301:301))
        (PORT datab (207:207:207) (236:236:236))
        (PORT datad (165:165:165) (186:186:186))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1774:1774:1774))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1823:1823:1823) (1737:1737:1737))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (223:223:223))
        (PORT datab (208:208:208) (238:238:238))
        (PORT datad (209:209:209) (270:270:270))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1774:1774:1774))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1823:1823:1823) (1737:1737:1737))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (664:664:664))
        (PORT datab (539:539:539) (529:529:529))
        (PORT datac (241:241:241) (316:316:316))
        (PORT datad (204:204:204) (260:260:260))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent\|cp_ready)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (869:869:869))
        (PORT datab (207:207:207) (237:237:237))
        (PORT datac (241:241:241) (315:315:315))
        (PORT datad (207:207:207) (267:267:267))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (521:521:521))
        (PORT datab (550:550:550) (547:547:547))
        (PORT datac (278:278:278) (278:278:278))
        (PORT datad (563:563:563) (571:571:571))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (338:338:338))
        (PORT datab (187:187:187) (208:208:208))
        (PORT datac (563:563:563) (571:571:571))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|av_waitrequest\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1388:1388:1388))
        (PORT datab (186:186:186) (208:208:208))
        (PORT datad (527:527:527) (529:529:529))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|read_accepted\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (872:872:872))
        (PORT datab (857:857:857) (868:868:868))
        (PORT datad (661:661:661) (716:716:716))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|read_accepted)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1798:1798:1798))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1848:1848:1848) (1759:1759:1759))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_translator\|read_latency_shift_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (245:245:245) (310:310:310))
        (PORT datac (1590:1590:1590) (1624:1624:1624))
        (PORT datad (659:659:659) (714:714:714))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (611:611:611))
        (PORT datab (253:253:253) (315:315:315))
        (PORT datac (536:536:536) (545:545:545))
        (PORT datad (562:562:562) (570:570:570))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1792:1792:1792))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1846:1846:1846) (1757:1757:1757))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (227:227:227))
        (PORT datab (254:254:254) (315:315:315))
        (PORT datad (222:222:222) (281:281:281))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1792:1792:1792))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1846:1846:1846) (1757:1757:1757))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (228:228:228))
        (PORT datab (254:254:254) (316:316:316))
        (PORT datad (197:197:197) (252:252:252))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1792:1792:1792))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1846:1846:1846) (1757:1757:1757))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1566:1566:1566) (1579:1579:1579))
        (PORT datab (2345:2345:2345) (2404:2404:2404))
        (PORT datac (357:357:357) (393:393:393))
        (PORT datad (2056:2056:2056) (2090:2090:2090))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (876:876:876) (912:912:912))
        (PORT datac (1359:1359:1359) (1405:1405:1405))
        (PORT datad (823:823:823) (852:852:852))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|always0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (631:631:631))
        (PORT datab (653:653:653) (687:687:687))
        (PORT datac (537:537:537) (535:535:535))
        (PORT datad (156:156:156) (175:175:175))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|leds\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT asdata (528:528:528) (581:581:581))
        (PORT clrn (1802:1802:1802) (1719:1719:1719))
        (PORT ena (1531:1531:1531) (1507:1507:1507))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|readdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1657:1657:1657) (1702:1702:1702))
        (PORT datac (1330:1330:1330) (1360:1360:1360))
        (PORT datad (216:216:216) (270:270:270))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1802:1802:1802) (1719:1719:1719))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (569:569:569) (713:713:713))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1692:1692:1692))
        (PORT d (537:537:537) (533:533:533))
        (PORT clrn (1963:1963:1963) (1948:1948:1948))
        (IOPATH (posedge clk) q (525:525:525) (475:475:475))
        (IOPATH (negedge clrn) q (629:629:629) (579:579:579))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (84:84:84))
      (HOLD d (posedge clk) (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[7\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (290:290:290))
        (PORT datab (2124:2124:2124) (2220:2220:2220))
        (PORT datac (515:515:515) (508:508:508))
        (PORT datad (1587:1587:1587) (1608:1608:1608))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[7\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (216:216:216))
        (PORT datab (1120:1120:1120) (1119:1119:1119))
        (PORT datac (1447:1447:1447) (1469:1469:1469))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data_nxt\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1019:1019:1019))
        (PORT datab (247:247:247) (306:306:306))
        (PORT datac (393:393:393) (413:413:413))
        (PORT datad (1093:1093:1093) (1115:1115:1115))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data\[6\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (345:345:345))
        (PORT datac (835:835:835) (863:863:863))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1849:1849:1849) (1761:1761:1761))
        (PORT ena (760:760:760) (774:774:774))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_ld_signed\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (940:940:940))
        (PORT datab (719:719:719) (769:769:769))
        (PORT datac (1096:1096:1096) (1133:1133:1133))
        (PORT datad (1106:1106:1106) (1148:1148:1148))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_ld_signed\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (883:883:883) (924:924:924))
        (PORT datad (165:165:165) (186:186:186))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_ld_signed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1799:1799:1799))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1848:1848:1848) (1761:1761:1761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_fill_bit\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (949:949:949))
        (PORT datab (364:364:364) (397:397:397))
        (PORT datac (852:852:852) (888:888:888))
        (PORT datad (869:869:869) (876:876:876))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[8\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (1042:1042:1042))
        (PORT datab (1484:1484:1484) (1572:1572:1572))
        (PORT datad (1593:1593:1593) (1589:1589:1589))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[8\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (214:214:214))
        (PORT datab (902:902:902) (937:937:937))
        (PORT datac (367:367:367) (381:381:381))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[8\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1059:1059:1059))
        (PORT datab (188:188:188) (211:211:211))
        (PORT datac (792:792:792) (789:789:789))
        (PORT datad (1269:1269:1269) (1297:1297:1297))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (902:902:902))
        (PORT datab (1116:1116:1116) (1112:1112:1112))
        (PORT datad (778:778:778) (778:778:778))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (920:920:920) (952:952:952))
        (PORT clrn (1849:1849:1849) (1761:1761:1761))
        (PORT sload (937:937:937) (996:996:996))
        (PORT ena (890:890:890) (867:867:867))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[8\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1549:1549:1549) (1617:1617:1617))
        (PORT datab (245:245:245) (305:305:305))
        (PORT datac (607:607:607) (626:626:626))
        (PORT datad (1380:1380:1380) (1411:1411:1411))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[31\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (646:646:646))
        (PORT datab (1602:1602:1602) (1618:1618:1618))
        (PORT datad (500:500:500) (494:494:494))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1082:1082:1082) (1058:1058:1058))
        (PORT clrn (1811:1811:1811) (1727:1727:1727))
        (PORT sload (1114:1114:1114) (1155:1155:1155))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (631:631:631) (676:676:676))
        (PORT datad (385:385:385) (433:433:433))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2243:2243:2243) (2226:2226:2226))
        (PORT clk (2127:2127:2127) (2091:2091:2091))
        (PORT ena (6434:6434:6434) (6407:6407:6407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3189:3189:3189) (3264:3264:3264))
        (PORT d[1] (2789:2789:2789) (2785:2785:2785))
        (PORT d[2] (1884:1884:1884) (1977:1977:1977))
        (PORT d[3] (2578:2578:2578) (2588:2588:2588))
        (PORT d[4] (4484:4484:4484) (4660:4660:4660))
        (PORT d[5] (2225:2225:2225) (2196:2196:2196))
        (PORT d[6] (5691:5691:5691) (5870:5870:5870))
        (PORT d[7] (4594:4594:4594) (4619:4619:4619))
        (PORT d[8] (3256:3256:3256) (3321:3321:3321))
        (PORT d[9] (2506:2506:2506) (2628:2628:2628))
        (PORT d[10] (4341:4341:4341) (4424:4424:4424))
        (PORT d[11] (3085:3085:3085) (3148:3148:3148))
        (PORT d[12] (3238:3238:3238) (3373:3373:3373))
        (PORT clk (2124:2124:2124) (2089:2089:2089))
        (PORT ena (6432:6432:6432) (6404:6404:6404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4521:4521:4521) (4544:4544:4544))
        (PORT clk (2124:2124:2124) (2089:2089:2089))
        (PORT ena (6432:6432:6432) (6404:6404:6404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5422:5422:5422) (5510:5510:5510))
        (PORT clk (2124:2124:2124) (2089:2089:2089))
        (PORT ena (6432:6432:6432) (6404:6404:6404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2800:2800:2800) (2900:2900:2900))
        (PORT clk (2127:2127:2127) (2091:2091:2091))
        (PORT ena (6434:6434:6434) (6407:6407:6407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2091:2091:2091))
        (PORT d[0] (6434:6434:6434) (6407:6407:6407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2503:2503:2503) (2485:2485:2485))
        (PORT clk (2117:2117:2117) (2074:2074:2074))
        (PORT ena (6158:6158:6158) (6135:6135:6135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2887:2887:2887) (2953:2953:2953))
        (PORT d[1] (2468:2468:2468) (2450:2450:2450))
        (PORT d[2] (1885:1885:1885) (1975:1975:1975))
        (PORT d[3] (5348:5348:5348) (5491:5491:5491))
        (PORT d[4] (4208:4208:4208) (4376:4376:4376))
        (PORT d[5] (7896:7896:7896) (7865:7865:7865))
        (PORT d[6] (5407:5407:5407) (5579:5579:5579))
        (PORT d[7] (4050:4050:4050) (4064:4064:4064))
        (PORT d[8] (2877:2877:2877) (2929:2929:2929))
        (PORT d[9] (2191:2191:2191) (2301:2301:2301))
        (PORT d[10] (4087:4087:4087) (4158:4158:4158))
        (PORT d[11] (2803:2803:2803) (2861:2861:2861))
        (PORT d[12] (5462:5462:5462) (5641:5641:5641))
        (PORT clk (2114:2114:2114) (2072:2072:2072))
        (PORT ena (6156:6156:6156) (6132:6132:6132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3501:3501:3501) (3503:3503:3503))
        (PORT clk (2114:2114:2114) (2072:2072:2072))
        (PORT ena (6156:6156:6156) (6132:6132:6132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5145:5145:5145) (5230:5230:5230))
        (PORT clk (2114:2114:2114) (2072:2072:2072))
        (PORT ena (6156:6156:6156) (6132:6132:6132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2470:2470:2470) (2554:2554:2554))
        (PORT clk (2117:2117:2117) (2074:2074:2074))
        (PORT ena (6158:6158:6158) (6135:6135:6135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2074:2074:2074))
        (PORT d[0] (6158:6158:6158) (6135:6135:6135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1286:1286:1286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1590:1590:1590) (1586:1586:1586))
        (PORT clk (2143:2143:2143) (2108:2108:2108))
        (PORT ena (3157:3157:3157) (3156:3156:3156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3075:3075:3075) (3138:3138:3138))
        (PORT d[1] (1136:1136:1136) (1148:1148:1148))
        (PORT d[2] (2413:2413:2413) (2510:2510:2510))
        (PORT d[3] (1817:1817:1817) (1824:1824:1824))
        (PORT d[4] (1401:1401:1401) (1412:1412:1412))
        (PORT d[5] (4151:4151:4151) (4267:4267:4267))
        (PORT d[6] (1672:1672:1672) (1681:1681:1681))
        (PORT d[7] (4103:4103:4103) (4172:4172:4172))
        (PORT d[8] (1569:1569:1569) (1563:1563:1563))
        (PORT d[9] (1458:1458:1458) (1499:1499:1499))
        (PORT d[10] (1105:1105:1105) (1122:1122:1122))
        (PORT d[11] (2628:2628:2628) (2642:2642:2642))
        (PORT d[12] (3692:3692:3692) (3808:3808:3808))
        (PORT clk (2140:2140:2140) (2106:2106:2106))
        (PORT ena (3155:3155:3155) (3153:3153:3153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (1714:1714:1714))
        (PORT clk (2140:2140:2140) (2106:2106:2106))
        (PORT ena (3155:3155:3155) (3153:3153:3153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2709:2709:2709) (2705:2705:2705))
        (PORT clk (2140:2140:2140) (2106:2106:2106))
        (PORT ena (3155:3155:3155) (3153:3153:3153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1668:1668:1668) (1701:1701:1701))
        (PORT clk (2143:2143:2143) (2108:2108:2108))
        (PORT ena (3157:3157:3157) (3156:3156:3156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2108:2108:2108))
        (PORT d[0] (3157:3157:3157) (3156:3156:3156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1031:1031:1031))
        (PORT datab (1894:1894:1894) (1940:1940:1940))
        (PORT datac (1790:1790:1790) (1827:1827:1827))
        (PORT datad (961:961:961) (944:944:944))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2242:2242:2242))
        (PORT clk (2118:2118:2118) (2075:2075:2075))
        (PORT ena (6433:6433:6433) (6406:6406:6406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3185:3185:3185) (3260:3260:3260))
        (PORT d[1] (2798:2798:2798) (2794:2794:2794))
        (PORT d[2] (1891:1891:1891) (1969:1969:1969))
        (PORT d[3] (2549:2549:2549) (2568:2568:2568))
        (PORT d[4] (4158:4158:4158) (4323:4323:4323))
        (PORT d[5] (2546:2546:2546) (2529:2529:2529))
        (PORT d[6] (5992:5992:5992) (6175:6175:6175))
        (PORT d[7] (4328:4328:4328) (4350:4350:4350))
        (PORT d[8] (2980:2980:2980) (3045:3045:3045))
        (PORT d[9] (2218:2218:2218) (2333:2333:2333))
        (PORT d[10] (4361:4361:4361) (4447:4447:4447))
        (PORT d[11] (3104:3104:3104) (3174:3174:3174))
        (PORT d[12] (5461:5461:5461) (5631:5631:5631))
        (PORT clk (2115:2115:2115) (2073:2073:2073))
        (PORT ena (6431:6431:6431) (6403:6403:6403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3584:3584:3584) (3527:3527:3527))
        (PORT clk (2115:2115:2115) (2073:2073:2073))
        (PORT ena (6431:6431:6431) (6403:6403:6403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5418:5418:5418) (5506:5506:5506))
        (PORT clk (2115:2115:2115) (2073:2073:2073))
        (PORT ena (6431:6431:6431) (6403:6403:6403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2765:2765:2765) (2860:2860:2860))
        (PORT clk (2118:2118:2118) (2075:2075:2075))
        (PORT ena (6433:6433:6433) (6406:6406:6406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2075:2075:2075))
        (PORT d[0] (6433:6433:6433) (6406:6406:6406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1286:1286:1286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1287:1287:1287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1047:1047:1047))
        (PORT datab (1819:1819:1819) (1856:1856:1856))
        (PORT datac (159:159:159) (181:181:181))
        (PORT datad (1020:1020:1020) (1008:1008:1008))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2254:2254:2254) (2256:2256:2256))
        (PORT clk (2130:2130:2130) (2096:2096:2096))
        (PORT ena (7711:7711:7711) (7625:7625:7625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4857:4857:4857) (4983:4983:4983))
        (PORT d[1] (5154:5154:5154) (5179:5179:5179))
        (PORT d[2] (2923:2923:2923) (2878:2878:2878))
        (PORT d[3] (2317:2317:2317) (2353:2353:2353))
        (PORT d[4] (2332:2332:2332) (2397:2397:2397))
        (PORT d[5] (2858:2858:2858) (2807:2807:2807))
        (PORT d[6] (5239:5239:5239) (5419:5419:5419))
        (PORT d[7] (6351:6351:6351) (6439:6439:6439))
        (PORT d[8] (3305:3305:3305) (3386:3386:3386))
        (PORT d[9] (3215:3215:3215) (3344:3344:3344))
        (PORT d[10] (5910:5910:5910) (5916:5916:5916))
        (PORT d[11] (3164:3164:3164) (3239:3239:3239))
        (PORT d[12] (4964:4964:4964) (5144:5144:5144))
        (PORT clk (2127:2127:2127) (2094:2094:2094))
        (PORT ena (7709:7709:7709) (7622:7622:7622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3452:3452:3452) (3426:3426:3426))
        (PORT clk (2127:2127:2127) (2094:2094:2094))
        (PORT ena (7709:7709:7709) (7622:7622:7622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2495:2495:2495) (2475:2475:2475))
        (PORT clk (2127:2127:2127) (2094:2094:2094))
        (PORT ena (7709:7709:7709) (7622:7622:7622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2672:2672:2672) (2762:2762:2762))
        (PORT clk (2130:2130:2130) (2096:2096:2096))
        (PORT ena (7711:7711:7711) (7625:7625:7625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2096:2096:2096))
        (PORT d[0] (7711:7711:7711) (7625:7625:7625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2097:2097:2097))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2097:2097:2097))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2097:2097:2097))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2097:2097:2097))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1756:1756:1756) (1738:1738:1738))
        (PORT datab (1815:1815:1815) (1851:1851:1851))
        (PORT datac (1038:1038:1038) (1037:1037:1037))
        (PORT datad (1864:1864:1864) (1911:1911:1911))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2751:2751:2751) (2744:2744:2744))
        (PORT clk (2118:2118:2118) (2075:2075:2075))
        (PORT ena (6423:6423:6423) (6396:6396:6396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2888:2888:2888) (2954:2954:2954))
        (PORT d[1] (2749:2749:2749) (2729:2729:2729))
        (PORT d[2] (1885:1885:1885) (1963:1963:1963))
        (PORT d[3] (5369:5369:5369) (5513:5513:5513))
        (PORT d[4] (4174:4174:4174) (4339:4339:4339))
        (PORT d[5] (2529:2529:2529) (2511:2511:2511))
        (PORT d[6] (5657:5657:5657) (5830:5830:5830))
        (PORT d[7] (4343:4343:4343) (4366:4366:4366))
        (PORT d[8] (2982:2982:2982) (3049:3049:3049))
        (PORT d[9] (2185:2185:2185) (2299:2299:2299))
        (PORT d[10] (4315:4315:4315) (4396:4396:4396))
        (PORT d[11] (3095:3095:3095) (3164:3164:3164))
        (PORT d[12] (5490:5490:5490) (5670:5670:5670))
        (PORT clk (2115:2115:2115) (2073:2073:2073))
        (PORT ena (6421:6421:6421) (6393:6393:6393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3123:3123:3123) (3106:3106:3106))
        (PORT clk (2115:2115:2115) (2073:2073:2073))
        (PORT ena (6421:6421:6421) (6393:6393:6393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5174:5174:5174) (5253:5253:5253))
        (PORT clk (2115:2115:2115) (2073:2073:2073))
        (PORT ena (6421:6421:6421) (6393:6393:6393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2530:2530:2530) (2628:2628:2628))
        (PORT clk (2118:2118:2118) (2075:2075:2075))
        (PORT ena (6423:6423:6423) (6396:6396:6396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2075:2075:2075))
        (PORT d[0] (6423:6423:6423) (6396:6396:6396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1286:1286:1286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1287:1287:1287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT datab (1901:1901:1901) (1948:1948:1948))
        (PORT datac (1783:1783:1783) (1820:1820:1820))
        (PORT datad (1015:1015:1015) (1010:1010:1010))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1771:1771:1771) (1853:1853:1853))
        (PORT datab (189:189:189) (211:211:211))
        (PORT datac (160:160:160) (181:181:181))
        (PORT datad (156:156:156) (175:175:175))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[31\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (445:445:445))
        (PORT datab (1469:1469:1469) (1477:1477:1477))
        (PORT datac (753:753:753) (783:783:783))
        (PORT datad (1645:1645:1645) (1669:1669:1669))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[31\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1459:1459:1459) (1430:1430:1430))
        (PORT datac (1094:1094:1094) (1112:1112:1112))
        (PORT datad (159:159:159) (178:178:178))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[31\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (588:588:588))
        (PORT datab (1078:1078:1078) (1078:1078:1078))
        (PORT datad (159:159:159) (178:178:178))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1758:1758:1758))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT ena (1317:1317:1317) (1332:1332:1332))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[9\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1660:1660:1660) (1717:1717:1717))
        (PORT datab (671:671:671) (688:688:688))
        (PORT datad (512:512:512) (503:503:503))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1794:1794:1794))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (875:875:875) (880:880:880))
        (PORT clrn (1845:1845:1845) (1756:1756:1756))
        (PORT sload (1117:1117:1117) (1161:1161:1161))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[9\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (343:343:343))
        (PORT datab (895:895:895) (940:940:940))
        (PORT datad (164:164:164) (186:186:186))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1794:1794:1794))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1099:1099:1099) (1114:1114:1114))
        (PORT clrn (1844:1844:1844) (1755:1755:1755))
        (PORT sclr (1336:1336:1336) (1394:1394:1394))
        (PORT sload (1380:1380:1380) (1440:1440:1440))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (1348:1348:1348) (1379:1379:1379))
        (PORT datad (1124:1124:1124) (1148:1148:1148))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (270:270:270))
        (PORT datab (1354:1354:1354) (1357:1357:1357))
        (PORT datac (1094:1094:1094) (1115:1115:1115))
        (PORT datad (966:966:966) (1004:1004:1004))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (615:615:615))
        (PORT datab (2584:2584:2584) (2608:2608:2608))
        (PORT datac (608:608:608) (637:637:637))
        (PORT datad (586:586:586) (603:603:603))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (212:212:212) (237:237:237))
        (PORT datac (787:787:787) (789:789:789))
        (PORT datad (723:723:723) (707:707:707))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1780:1780:1780))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (PORT ena (713:713:713) (709:709:709))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1031:1031:1031))
        (PORT datab (368:368:368) (406:406:406))
        (PORT datac (532:532:532) (545:545:545))
        (PORT datad (756:756:756) (739:739:739))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (278:278:278))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1780:1780:1780))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (PORT ena (713:713:713) (709:709:709))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (310:310:310))
        (PORT datab (811:811:811) (813:813:813))
        (PORT datad (720:720:720) (704:704:704))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1779:1779:1779))
        (PORT asdata (797:797:797) (763:763:763))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (PORT ena (884:884:884) (860:860:860))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1448:1448:1448) (1488:1488:1488))
        (PORT datab (430:430:430) (472:472:472))
        (PORT datac (1383:1383:1383) (1415:1415:1415))
        (PORT datad (567:567:567) (594:594:594))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (622:622:622))
        (PORT datab (623:623:623) (629:629:629))
        (PORT datac (1141:1141:1141) (1189:1189:1189))
        (PORT datad (164:164:164) (187:187:187))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (241:241:241) (316:316:316))
        (PORT datad (164:164:164) (185:185:185))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1775:1775:1775))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1824:1824:1824) (1738:1738:1738))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (317:317:317))
        (PORT datac (240:240:240) (315:315:315))
        (PORT datad (219:219:219) (283:283:283))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (221:221:221))
        (PORT datab (621:621:621) (626:626:626))
        (PORT datac (179:179:179) (200:200:200))
        (PORT datad (568:568:568) (578:578:578))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1775:1775:1775))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1824:1824:1824) (1738:1738:1738))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (317:317:317))
        (PORT datab (193:193:193) (217:217:217))
        (PORT datad (220:220:220) (285:285:285))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1775:1775:1775))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1824:1824:1824) (1738:1738:1738))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1775:1775:1775))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1824:1824:1824) (1738:1738:1738))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (352:352:352))
        (PORT datab (873:873:873) (909:909:909))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (313:313:313))
        (PORT datad (223:223:223) (288:288:288))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1775:1775:1775))
        (PORT asdata (470:470:470) (487:487:487))
        (PORT clrn (1824:1824:1824) (1738:1738:1738))
        (PORT ena (741:741:741) (747:747:747))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1775:1775:1775))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1824:1824:1824) (1738:1738:1738))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (349:349:349))
        (PORT datad (571:571:571) (581:581:581))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1775:1775:1775))
        (PORT asdata (471:471:471) (489:489:489))
        (PORT clrn (1824:1824:1824) (1738:1738:1738))
        (PORT ena (741:741:741) (747:747:747))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (284:284:284))
        (PORT datad (221:221:221) (286:286:286))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1777:1777:1777))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1829:1829:1829) (1744:1744:1744))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (355:355:355))
        (PORT datab (348:348:348) (352:352:352))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (258:258:258) (326:326:326))
        (PORT datac (218:218:218) (281:281:281))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1777:1777:1777))
        (PORT asdata (471:471:471) (489:489:489))
        (PORT clrn (1829:1829:1829) (1744:1744:1744))
        (PORT ena (741:741:741) (747:747:747))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1777:1777:1777))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1829:1829:1829) (1744:1744:1744))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (467:467:467))
        (PORT datad (349:349:349) (385:385:385))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1777:1777:1777))
        (PORT asdata (472:472:472) (489:489:489))
        (PORT clrn (1829:1829:1829) (1744:1744:1744))
        (PORT ena (741:741:741) (747:747:747))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (255:255:255) (322:322:322))
        (PORT datad (196:196:196) (249:249:249))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1780:1780:1780))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1833:1833:1833) (1747:1747:1747))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (276:276:276) (347:347:347))
        (PORT datad (588:588:588) (593:593:593))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (948:948:948))
        (PORT datad (847:847:847) (877:877:877))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1789:1789:1789))
        (PORT asdata (1097:1097:1097) (1086:1086:1086))
        (PORT clrn (1842:1842:1842) (1757:1757:1757))
        (PORT ena (717:717:717) (717:717:717))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1780:1780:1780))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1833:1833:1833) (1747:1747:1747))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (688:688:688))
        (PORT datab (275:275:275) (347:347:347))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1789:1789:1789))
        (PORT asdata (1133:1133:1133) (1129:1129:1129))
        (PORT clrn (1842:1842:1842) (1757:1757:1757))
        (PORT ena (717:717:717) (717:717:717))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (945:945:945))
        (PORT datad (195:195:195) (250:250:250))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|WideOr1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (821:821:821))
        (PORT datab (850:850:850) (850:850:850))
        (PORT datac (760:760:760) (754:754:754))
        (PORT datad (165:165:165) (186:186:186))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1745:1745:1745))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1723:1723:1723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (372:372:372) (401:401:401))
        (PORT datad (611:611:611) (649:649:649))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (244:244:244) (309:309:309))
        (PORT datad (222:222:222) (289:289:289))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1745:1745:1745))
        (PORT asdata (631:631:631) (632:632:632))
        (PORT clrn (1803:1803:1803) (1723:1723:1723))
        (PORT ena (741:741:741) (745:745:745))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1745:1745:1745))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1723:1723:1723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (410:410:410) (426:426:426))
        (PORT datad (249:249:249) (316:316:316))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1745:1745:1745))
        (PORT asdata (471:471:471) (488:488:488))
        (PORT clrn (1803:1803:1803) (1723:1723:1723))
        (PORT ena (741:741:741) (745:745:745))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (286:286:286))
        (PORT datad (223:223:223) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1726:1726:1726))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1784:1784:1784) (1701:1701:1701))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (362:362:362))
        (PORT datad (778:778:778) (805:805:805))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (216:216:216) (279:279:279))
        (PORT datad (224:224:224) (289:289:289))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1726:1726:1726))
        (PORT asdata (472:472:472) (489:489:489))
        (PORT clrn (1784:1784:1784) (1701:1701:1701))
        (PORT ena (741:741:741) (747:747:747))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1726:1726:1726))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1784:1784:1784) (1701:1701:1701))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (PORT datad (772:772:772) (768:768:768))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1726:1726:1726))
        (PORT asdata (469:469:469) (486:486:486))
        (PORT clrn (1784:1784:1784) (1701:1701:1701))
        (PORT ena (741:741:741) (747:747:747))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (283:283:283))
        (PORT datad (219:219:219) (283:283:283))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1787:1787:1787))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1839:1839:1839) (1753:1753:1753))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (358:358:358))
        (PORT datad (838:838:838) (861:861:861))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (214:214:214) (277:277:277))
        (PORT datad (223:223:223) (288:288:288))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1787:1787:1787))
        (PORT asdata (470:470:470) (487:487:487))
        (PORT clrn (1839:1839:1839) (1753:1753:1753))
        (PORT ena (741:741:741) (747:747:747))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1787:1787:1787))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1839:1839:1839) (1753:1753:1753))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (349:349:349))
        (PORT datab (545:545:545) (538:538:538))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1787:1787:1787))
        (PORT asdata (470:470:470) (487:487:487))
        (PORT clrn (1839:1839:1839) (1753:1753:1753))
        (PORT ena (741:741:741) (747:747:747))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (286:286:286))
        (PORT datad (219:219:219) (283:283:283))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1780:1780:1780))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (234:234:234))
        (PORT datad (579:579:579) (604:604:604))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (326:326:326))
        (PORT datac (217:217:217) (282:282:282))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1780:1780:1780))
        (PORT asdata (473:473:473) (490:490:490))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (PORT ena (1051:1051:1051) (1017:1017:1017))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1780:1780:1780))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (643:643:643))
        (PORT datad (361:361:361) (395:395:395))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1780:1780:1780))
        (PORT asdata (471:471:471) (487:487:487))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (PORT ena (1051:1051:1051) (1017:1017:1017))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (594:594:594) (617:617:617))
        (PORT datad (1193:1193:1193) (1246:1246:1246))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|WideOr1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (796:796:796))
        (PORT datab (362:362:362) (377:377:377))
        (PORT datac (761:761:761) (802:802:802))
        (PORT datad (162:162:162) (185:185:185))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1782:1782:1782))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1835:1835:1835) (1749:1749:1749))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (368:368:368))
        (PORT datad (554:554:554) (583:583:583))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (218:218:218) (281:281:281))
        (PORT datad (221:221:221) (287:287:287))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1782:1782:1782))
        (PORT asdata (470:470:470) (487:487:487))
        (PORT clrn (1835:1835:1835) (1749:1749:1749))
        (PORT ena (741:741:741) (747:747:747))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1782:1782:1782))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1835:1835:1835) (1749:1749:1749))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (625:625:625))
        (PORT datad (345:345:345) (380:380:380))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1782:1782:1782))
        (PORT asdata (470:470:470) (487:487:487))
        (PORT clrn (1835:1835:1835) (1749:1749:1749))
        (PORT ena (741:741:741) (747:747:747))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (285:285:285))
        (PORT datad (223:223:223) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1779:1779:1779))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (359:359:359))
        (PORT datad (613:613:613) (652:652:652))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (254:254:254) (316:316:316))
        (PORT datad (223:223:223) (288:288:288))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1779:1779:1779))
        (PORT asdata (471:471:471) (488:488:488))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (PORT ena (742:742:742) (758:758:758))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1779:1779:1779))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (355:355:355))
        (PORT datad (345:345:345) (352:352:352))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1779:1779:1779))
        (PORT asdata (472:472:472) (489:489:489))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (PORT ena (742:742:742) (758:758:758))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (283:283:283))
        (PORT datad (221:221:221) (285:285:285))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1771:1771:1771))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1820:1820:1820) (1734:1734:1734))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (358:358:358))
        (PORT datad (633:633:633) (671:671:671))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (213:213:213) (276:276:276))
        (PORT datad (224:224:224) (289:289:289))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1771:1771:1771))
        (PORT asdata (472:472:472) (489:489:489))
        (PORT clrn (1820:1820:1820) (1734:1734:1734))
        (PORT ena (741:741:741) (747:747:747))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1771:1771:1771))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1820:1820:1820) (1734:1734:1734))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (349:349:349))
        (PORT datad (561:561:561) (562:562:562))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1771:1771:1771))
        (PORT asdata (469:469:469) (486:486:486))
        (PORT clrn (1820:1820:1820) (1734:1734:1734))
        (PORT ena (741:741:741) (747:747:747))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (283:283:283))
        (PORT datad (219:219:219) (283:283:283))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|WideOr1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (548:548:548))
        (PORT datab (865:865:865) (873:873:873))
        (PORT datac (508:508:508) (494:494:494))
        (PORT datad (831:831:831) (842:842:842))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (860:860:860))
        (PORT datab (1397:1397:1397) (1434:1434:1434))
        (PORT datac (979:979:979) (956:956:956))
        (PORT datad (1187:1187:1187) (1204:1204:1204))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|WideOr1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1380:1380:1380) (1382:1382:1382))
        (PORT datab (860:860:860) (865:865:865))
        (PORT datac (1076:1076:1076) (1085:1085:1085))
        (PORT datad (156:156:156) (175:175:175))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1734:1734:1734))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1789:1789:1789) (1710:1710:1710))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (622:622:622))
        (PORT datad (371:371:371) (405:405:405))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (325:325:325))
        (PORT datac (213:213:213) (276:276:276))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1734:1734:1734))
        (PORT asdata (470:470:470) (487:487:487))
        (PORT clrn (1789:1789:1789) (1710:1710:1710))
        (PORT ena (850:850:850) (825:825:825))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1733:1733:1733))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1789:1789:1789) (1710:1710:1710))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (370:370:370))
        (PORT datad (248:248:248) (316:316:316))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1734:1734:1734))
        (PORT asdata (632:632:632) (633:633:633))
        (PORT clrn (1789:1789:1789) (1710:1710:1710))
        (PORT ena (850:850:850) (825:825:825))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (285:285:285))
        (PORT datad (355:355:355) (390:390:390))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1768:1768:1768))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1818:1818:1818) (1731:1731:1731))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (349:349:349))
        (PORT datad (310:310:310) (315:315:315))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (259:259:259) (328:328:328))
        (PORT datad (210:210:210) (270:270:270))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1768:1768:1768))
        (PORT asdata (470:470:470) (487:487:487))
        (PORT clrn (1818:1818:1818) (1731:1731:1731))
        (PORT ena (741:741:741) (747:747:747))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1768:1768:1768))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1818:1818:1818) (1731:1731:1731))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (353:353:353))
        (PORT datad (585:585:585) (629:629:629))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1768:1768:1768))
        (PORT asdata (471:471:471) (488:488:488))
        (PORT clrn (1818:1818:1818) (1731:1731:1731))
        (PORT ena (741:741:741) (747:747:747))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (253:253:253) (321:321:321))
        (PORT datad (196:196:196) (250:250:250))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1740:1740:1740))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1797:1797:1797) (1717:1717:1717))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (351:351:351))
        (PORT datab (393:393:393) (435:435:435))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (921:921:921))
        (PORT datad (882:882:882) (925:925:925))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1778:1778:1778))
        (PORT asdata (1242:1242:1242) (1256:1256:1256))
        (PORT clrn (1827:1827:1827) (1741:1741:1741))
        (PORT ena (1064:1064:1064) (1026:1026:1026))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1740:1740:1740))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1797:1797:1797) (1717:1717:1717))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (373:373:373) (393:393:393))
        (PORT datad (243:243:243) (313:313:313))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1778:1778:1778))
        (PORT asdata (1268:1268:1268) (1299:1299:1299))
        (PORT clrn (1827:1827:1827) (1741:1741:1741))
        (PORT ena (1064:1064:1064) (1026:1026:1026))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (916:916:916))
        (PORT datac (213:213:213) (277:277:277))
        (PORT datad (207:207:207) (266:266:266))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1774:1774:1774))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1823:1823:1823) (1737:1737:1737))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (347:347:347))
        (PORT datad (852:852:852) (885:885:885))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (872:872:872))
        (PORT datab (240:240:240) (305:305:305))
        (PORT datac (181:181:181) (212:212:212))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (667:667:667))
        (PORT datab (613:613:613) (624:624:624))
        (PORT datac (238:238:238) (314:314:314))
        (PORT datad (162:162:162) (183:183:183))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1774:1774:1774))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1823:1823:1823) (1737:1737:1737))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (243:243:243) (306:306:306))
        (PORT datac (241:241:241) (316:316:316))
        (PORT datad (222:222:222) (286:286:286))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (667:667:667))
        (PORT datab (190:190:190) (212:212:212))
        (PORT datac (575:575:575) (577:577:577))
        (PORT datad (176:176:176) (196:196:196))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1774:1774:1774))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1823:1823:1823) (1737:1737:1737))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (243:243:243) (306:306:306))
        (PORT datad (220:220:220) (284:284:284))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1774:1774:1774))
        (PORT asdata (471:471:471) (488:488:488))
        (PORT clrn (1823:1823:1823) (1737:1737:1737))
        (PORT ena (742:742:742) (758:758:758))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (284:284:284))
        (PORT datad (219:219:219) (282:282:282))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|WideOr1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (617:617:617))
        (PORT datab (774:774:774) (767:767:767))
        (PORT datac (160:160:160) (182:182:182))
        (PORT datad (771:771:771) (773:773:773))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (792:792:792))
        (PORT datab (583:583:583) (589:589:589))
        (PORT datac (1216:1216:1216) (1238:1238:1238))
        (PORT datad (242:242:242) (309:309:309))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1798:1798:1798))
        (PORT asdata (1123:1123:1123) (1136:1136:1136))
        (PORT clrn (1847:1847:1847) (1759:1759:1759))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1798:1798:1798))
        (PORT asdata (509:509:509) (562:562:562))
        (PORT clrn (1847:1847:1847) (1759:1759:1759))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_new_inst\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (221:221:221) (279:279:279))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_new_inst)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1798:1798:1798))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1847:1847:1847) (1759:1759:1759))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1788:1788:1788))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (947:947:947) (986:986:986))
        (PORT clrn (1842:1842:1842) (1753:1753:1753))
        (PORT sload (1592:1592:1592) (1664:1664:1664))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (322:322:322))
        (PORT datab (257:257:257) (319:319:319))
        (PORT datad (1146:1146:1146) (1180:1180:1180))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1788:1788:1788))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1118:1118:1118) (1129:1129:1129))
        (PORT clrn (1842:1842:1842) (1753:1753:1753))
        (PORT sload (1592:1592:1592) (1664:1664:1664))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[10\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (422:422:422))
        (PORT datab (1181:1181:1181) (1217:1217:1217))
        (PORT datad (221:221:221) (279:279:279))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1788:1788:1788))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (835:835:835) (846:846:846))
        (PORT clrn (1842:1842:1842) (1753:1753:1753))
        (PORT sload (1592:1592:1592) (1664:1664:1664))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[11\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (321:321:321))
        (PORT datab (396:396:396) (429:429:429))
        (PORT datad (1144:1144:1144) (1179:1179:1179))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1788:1788:1788))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1084:1084:1084) (1096:1096:1096))
        (PORT clrn (1842:1842:1842) (1753:1753:1753))
        (PORT sload (1592:1592:1592) (1664:1664:1664))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[12\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1478:1478:1478) (1473:1473:1473))
        (PORT datab (253:253:253) (314:314:314))
        (PORT datad (222:222:222) (279:279:279))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1788:1788:1788))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1094:1094:1094) (1106:1106:1106))
        (PORT clrn (1842:1842:1842) (1753:1753:1753))
        (PORT sload (1592:1592:1592) (1664:1664:1664))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[13\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (330:330:330))
        (PORT datab (255:255:255) (315:315:315))
        (PORT datad (1148:1148:1148) (1183:1183:1183))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1788:1788:1788))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1315:1315:1315) (1316:1316:1316))
        (PORT clrn (1842:1842:1842) (1753:1753:1753))
        (PORT sload (1592:1592:1592) (1664:1664:1664))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[14\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (418:418:418))
        (PORT datab (1187:1187:1187) (1224:1224:1224))
        (PORT datad (222:222:222) (278:278:278))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1788:1788:1788))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1344:1344:1344) (1376:1376:1376))
        (PORT clrn (1842:1842:1842) (1753:1753:1753))
        (PORT sload (1592:1592:1592) (1664:1664:1664))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[15\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (844:844:844))
        (PORT datab (254:254:254) (316:316:316))
        (PORT datad (1153:1153:1153) (1189:1189:1189))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1788:1788:1788))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1381:1381:1381) (1403:1403:1403))
        (PORT clrn (1842:1842:1842) (1753:1753:1753))
        (PORT sload (1592:1592:1592) (1664:1664:1664))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[16\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1173:1173:1173) (1214:1214:1214))
        (PORT datab (254:254:254) (318:318:318))
        (PORT datad (770:770:770) (796:796:796))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1791:1791:1791))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1328:1328:1328) (1325:1325:1325))
        (PORT clrn (1842:1842:1842) (1753:1753:1753))
        (PORT sload (1391:1391:1391) (1465:1465:1465))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[17\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1179:1179:1179) (1220:1220:1220))
        (PORT datab (249:249:249) (308:308:308))
        (PORT datad (343:343:343) (385:385:385))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1791:1791:1791))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1634:1634:1634) (1672:1672:1672))
        (PORT clrn (1842:1842:1842) (1753:1753:1753))
        (PORT sload (1391:1391:1391) (1465:1465:1465))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[18\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1213:1213:1213))
        (PORT datab (579:579:579) (599:599:599))
        (PORT datad (224:224:224) (284:284:284))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1791:1791:1791))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1522:1522:1522) (1531:1531:1531))
        (PORT clrn (1842:1842:1842) (1753:1753:1753))
        (PORT sload (1391:1391:1391) (1465:1465:1465))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[19\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1175:1175:1175) (1216:1216:1216))
        (PORT datab (373:373:373) (417:417:417))
        (PORT datad (221:221:221) (279:279:279))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1791:1791:1791))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1113:1113:1113) (1138:1138:1138))
        (PORT clrn (1842:1842:1842) (1753:1753:1753))
        (PORT sload (1391:1391:1391) (1465:1465:1465))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[20\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1176:1176:1176) (1217:1217:1217))
        (PORT datab (580:580:580) (600:600:600))
        (PORT datad (222:222:222) (279:279:279))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1791:1791:1791))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1093:1093:1093) (1099:1099:1099))
        (PORT clrn (1842:1842:1842) (1753:1753:1753))
        (PORT sload (1391:1391:1391) (1465:1465:1465))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[21\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1173:1173:1173) (1214:1214:1214))
        (PORT datab (379:379:379) (415:415:415))
        (PORT datad (222:222:222) (280:280:280))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1791:1791:1791))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1021:1021:1021) (1017:1017:1017))
        (PORT clrn (1842:1842:1842) (1753:1753:1753))
        (PORT sload (1391:1391:1391) (1465:1465:1465))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[22\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1218:1218:1218))
        (PORT datab (253:253:253) (315:315:315))
        (PORT datad (222:222:222) (280:280:280))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1791:1791:1791))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (870:870:870) (885:885:885))
        (PORT clrn (1842:1842:1842) (1753:1753:1753))
        (PORT sload (1391:1391:1391) (1465:1465:1465))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[23\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (1219:1219:1219))
        (PORT datab (377:377:377) (413:413:413))
        (PORT datad (715:715:715) (722:722:722))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1791:1791:1791))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1047:1047:1047) (1048:1048:1048))
        (PORT clrn (1842:1842:1842) (1753:1753:1753))
        (PORT sload (1391:1391:1391) (1465:1465:1465))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[24\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1211:1211:1211))
        (PORT datab (256:256:256) (319:319:319))
        (PORT datad (221:221:221) (279:279:279))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1791:1791:1791))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1299:1299:1299) (1291:1291:1291))
        (PORT clrn (1842:1842:1842) (1753:1753:1753))
        (PORT sload (1391:1391:1391) (1465:1465:1465))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[25\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1212:1212:1212))
        (PORT datab (253:253:253) (315:315:315))
        (PORT datad (711:711:711) (717:717:717))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1791:1791:1791))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1449:1449:1449) (1491:1491:1491))
        (PORT clrn (1842:1842:1842) (1753:1753:1753))
        (PORT sload (1391:1391:1391) (1465:1465:1465))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[26\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1211:1211:1211))
        (PORT datab (255:255:255) (317:317:317))
        (PORT datad (221:221:221) (279:279:279))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1791:1791:1791))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1102:1102:1102) (1120:1120:1120))
        (PORT clrn (1842:1842:1842) (1753:1753:1753))
        (PORT sload (1391:1391:1391) (1465:1465:1465))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[27\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1175:1175:1175) (1216:1216:1216))
        (PORT datab (255:255:255) (318:318:318))
        (PORT datad (221:221:221) (280:280:280))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1791:1791:1791))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1517:1517:1517) (1517:1517:1517))
        (PORT clrn (1842:1842:1842) (1753:1753:1753))
        (PORT sload (1391:1391:1391) (1465:1465:1465))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[28\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (1220:1220:1220))
        (PORT datab (254:254:254) (316:316:316))
        (PORT datad (781:781:781) (797:797:797))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1791:1791:1791))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1068:1068:1068) (1073:1073:1073))
        (PORT clrn (1842:1842:1842) (1753:1753:1753))
        (PORT sload (1391:1391:1391) (1465:1465:1465))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[29\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1210:1210:1210))
        (PORT datab (253:253:253) (314:314:314))
        (PORT datad (225:225:225) (284:284:284))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1791:1791:1791))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1107:1107:1107) (1131:1131:1131))
        (PORT clrn (1842:1842:1842) (1753:1753:1753))
        (PORT sload (1391:1391:1391) (1465:1465:1465))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[30\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1172:1172:1172) (1213:1213:1213))
        (PORT datab (248:248:248) (307:307:307))
        (PORT datad (780:780:780) (795:795:795))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1791:1791:1791))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1594:1594:1594) (1628:1628:1628))
        (PORT clrn (1842:1842:1842) (1753:1753:1753))
        (PORT sload (1391:1391:1391) (1465:1465:1465))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[31\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1176:1176:1176) (1218:1218:1218))
        (PORT datab (765:765:765) (757:757:757))
        (PORT datad (223:223:223) (281:281:281))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1791:1791:1791))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1293:1293:1293) (1296:1296:1296))
        (PORT clrn (1842:1842:1842) (1753:1753:1753))
        (PORT sload (1391:1391:1391) (1465:1465:1465))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_rot_right_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1440:1440:1440) (1491:1491:1491))
        (PORT datab (665:665:665) (712:712:712))
        (PORT datac (625:625:625) (658:658:658))
        (PORT datad (725:725:725) (709:709:709))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_rot_right)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1799:1799:1799))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1848:1848:1848) (1761:1761:1761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_fill_bit\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (887:887:887))
        (PORT datab (227:227:227) (284:284:284))
        (PORT datac (1002:1002:1002) (1019:1019:1019))
        (PORT datad (198:198:198) (253:253:253))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[0\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1474:1474:1474) (1469:1469:1469))
        (PORT datab (256:256:256) (318:318:318))
        (PORT datad (1002:1002:1002) (982:982:982))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1788:1788:1788))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1305:1305:1305) (1313:1313:1313))
        (PORT clrn (1842:1842:1842) (1753:1753:1753))
        (PORT sload (1592:1592:1592) (1664:1664:1664))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[1\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (323:323:323))
        (PORT datab (1184:1184:1184) (1221:1221:1221))
        (PORT datad (216:216:216) (272:272:272))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1788:1788:1788))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1438:1438:1438) (1480:1480:1480))
        (PORT clrn (1842:1842:1842) (1753:1753:1753))
        (PORT sload (1592:1592:1592) (1664:1664:1664))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1475:1475:1475) (1469:1469:1469))
        (PORT datab (255:255:255) (317:317:317))
        (PORT datad (220:220:220) (280:280:280))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1788:1788:1788))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1284:1284:1284) (1282:1282:1282))
        (PORT clrn (1842:1842:1842) (1753:1753:1753))
        (PORT sload (1592:1592:1592) (1664:1664:1664))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (322:322:322))
        (PORT datab (1192:1192:1192) (1229:1229:1229))
        (PORT datad (224:224:224) (282:282:282))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1788:1788:1788))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (856:856:856) (874:874:874))
        (PORT clrn (1842:1842:1842) (1753:1753:1753))
        (PORT sload (1592:1592:1592) (1664:1664:1664))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (423:423:423))
        (PORT datab (1185:1185:1185) (1221:1221:1221))
        (PORT datad (223:223:223) (282:282:282))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1788:1788:1788))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1565:1565:1565) (1562:1562:1562))
        (PORT clrn (1842:1842:1842) (1753:1753:1753))
        (PORT sload (1592:1592:1592) (1664:1664:1664))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (324:324:324))
        (PORT datab (1189:1189:1189) (1226:1226:1226))
        (PORT datad (223:223:223) (280:280:280))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1788:1788:1788))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (862:862:862) (875:875:875))
        (PORT clrn (1842:1842:1842) (1753:1753:1753))
        (PORT sload (1592:1592:1592) (1664:1664:1664))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[6\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (423:423:423))
        (PORT datab (1184:1184:1184) (1220:1220:1220))
        (PORT datad (222:222:222) (279:279:279))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1788:1788:1788))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1287:1287:1287) (1279:1279:1279))
        (PORT clrn (1842:1842:1842) (1753:1753:1753))
        (PORT sload (1592:1592:1592) (1664:1664:1664))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result_nxt\[7\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (323:323:323))
        (PORT datab (253:253:253) (317:317:317))
        (PORT datad (1151:1151:1151) (1186:1186:1186))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_result\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1788:1788:1788))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1275:1275:1275) (1258:1258:1258))
        (PORT clrn (1842:1842:1842) (1753:1753:1753))
        (PORT sload (1592:1592:1592) (1664:1664:1664))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1796:1796:1796))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (911:911:911) (944:944:944))
        (PORT clrn (1846:1846:1846) (1757:1757:1757))
        (PORT sclr (1670:1670:1670) (1696:1696:1696))
        (PORT sload (1165:1165:1165) (1258:1258:1258))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[7\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (879:879:879))
        (PORT datab (251:251:251) (313:313:313))
        (PORT datac (869:869:869) (912:912:912))
        (PORT datad (1052:1052:1052) (1054:1054:1054))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[30\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1367:1367:1367) (1369:1369:1369))
        (PORT datab (769:769:769) (755:755:755))
        (PORT datad (773:773:773) (760:760:760))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1045:1045:1045) (1027:1027:1027))
        (PORT clrn (1811:1811:1811) (1727:1727:1727))
        (PORT sload (1110:1110:1110) (1148:1148:1148))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~30)
    (DELAY
      (ABSOLUTE
        (PORT datac (376:376:376) (421:421:421))
        (PORT datad (211:211:211) (270:270:270))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2654:2654:2654) (2743:2743:2743))
        (PORT clk (2103:2103:2103) (2064:2064:2064))
        (PORT ena (6554:6554:6554) (6494:6494:6494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3824:3824:3824) (3956:3956:3956))
        (PORT d[1] (4497:4497:4497) (4567:4567:4567))
        (PORT d[2] (4538:4538:4538) (4521:4521:4521))
        (PORT d[3] (3340:3340:3340) (3452:3452:3452))
        (PORT d[4] (2706:2706:2706) (2816:2816:2816))
        (PORT d[5] (5172:5172:5172) (5130:5130:5130))
        (PORT d[6] (5753:5753:5753) (5869:5869:5869))
        (PORT d[7] (4685:4685:4685) (4744:4744:4744))
        (PORT d[8] (3566:3566:3566) (3642:3642:3642))
        (PORT d[9] (2051:2051:2051) (2125:2125:2125))
        (PORT d[10] (4271:4271:4271) (4257:4257:4257))
        (PORT d[11] (3722:3722:3722) (3829:3829:3829))
        (PORT d[12] (4103:4103:4103) (4261:4261:4261))
        (PORT clk (2100:2100:2100) (2062:2062:2062))
        (PORT ena (6552:6552:6552) (6491:6491:6491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3570:3570:3570) (3513:3513:3513))
        (PORT clk (2100:2100:2100) (2062:2062:2062))
        (PORT ena (6552:6552:6552) (6491:6491:6491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3738:3738:3738) (3798:3798:3798))
        (PORT clk (2100:2100:2100) (2062:2062:2062))
        (PORT ena (6552:6552:6552) (6491:6491:6491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2547:2547:2547) (2621:2621:2621))
        (PORT clk (2103:2103:2103) (2064:2064:2064))
        (PORT ena (6554:6554:6554) (6494:6494:6494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2064:2064:2064))
        (PORT d[0] (6554:6554:6554) (6494:6494:6494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2065:2065:2065))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2065:2065:2065))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2065:2065:2065))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2065:2065:2065))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1275:1275:1275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1276:1276:1276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT datab (1894:1894:1894) (1940:1940:1940))
        (PORT datac (1791:1791:1791) (1827:1827:1827))
        (PORT datad (2451:2451:2451) (2436:2436:2436))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2235:2235:2235))
        (PORT clk (2125:2125:2125) (2084:2084:2084))
        (PORT ena (6085:6085:6085) (6025:6025:6025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3549:3549:3549) (3671:3671:3671))
        (PORT d[1] (4107:4107:4107) (4142:4142:4142))
        (PORT d[2] (3849:3849:3849) (3802:3802:3802))
        (PORT d[3] (2713:2713:2713) (2767:2767:2767))
        (PORT d[4] (2899:2899:2899) (2997:2997:2997))
        (PORT d[5] (3717:3717:3717) (3683:3683:3683))
        (PORT d[6] (5725:5725:5725) (5891:5891:5891))
        (PORT d[7] (5208:5208:5208) (5279:5279:5279))
        (PORT d[8] (4503:4503:4503) (4572:4572:4572))
        (PORT d[9] (2588:2588:2588) (2675:2675:2675))
        (PORT d[10] (6033:6033:6033) (6014:6014:6014))
        (PORT d[11] (3877:3877:3877) (3981:3981:3981))
        (PORT d[12] (4117:4117:4117) (4283:4283:4283))
        (PORT clk (2122:2122:2122) (2082:2082:2082))
        (PORT ena (6083:6083:6083) (6022:6022:6022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3713:3713:3713) (3718:3718:3718))
        (PORT clk (2122:2122:2122) (2082:2082:2082))
        (PORT ena (6083:6083:6083) (6022:6022:6022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3079:3079:3079) (3069:3069:3069))
        (PORT clk (2122:2122:2122) (2082:2082:2082))
        (PORT ena (6083:6083:6083) (6022:6022:6022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2318:2318:2318) (2387:2387:2387))
        (PORT clk (2125:2125:2125) (2084:2084:2084))
        (PORT ena (6085:6085:6085) (6025:6025:6025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2084:2084:2084))
        (PORT d[0] (6085:6085:6085) (6025:6025:6025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1296:1296:1296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1680:1680:1680) (1711:1711:1711))
        (PORT datab (1895:1895:1895) (1942:1942:1942))
        (PORT datac (1789:1789:1789) (1826:1826:1826))
        (PORT datad (1030:1030:1030) (1025:1025:1025))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2166:2166:2166) (2254:2254:2254))
        (PORT clk (2121:2121:2121) (2078:2078:2078))
        (PORT ena (7155:7155:7155) (7080:7080:7080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4083:4083:4083) (4203:4203:4203))
        (PORT d[1] (5042:5042:5042) (5120:5120:5120))
        (PORT d[2] (2179:2179:2179) (2293:2293:2293))
        (PORT d[3] (4211:4211:4211) (4337:4337:4337))
        (PORT d[4] (2617:2617:2617) (2702:2702:2702))
        (PORT d[5] (6016:6016:6016) (5988:5988:5988))
        (PORT d[6] (4963:4963:4963) (5141:5141:5141))
        (PORT d[7] (5820:5820:5820) (5902:5902:5902))
        (PORT d[8] (3009:3009:3009) (3069:3069:3069))
        (PORT d[9] (2913:2913:2913) (3018:3018:3018))
        (PORT d[10] (5123:5123:5123) (5124:5124:5124))
        (PORT d[11] (2232:2232:2232) (2279:2279:2279))
        (PORT d[12] (5158:5158:5158) (5331:5331:5331))
        (PORT clk (2118:2118:2118) (2076:2076:2076))
        (PORT ena (7153:7153:7153) (7077:7077:7077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3294:3294:3294) (3310:3310:3310))
        (PORT clk (2118:2118:2118) (2076:2076:2076))
        (PORT ena (7153:7153:7153) (7077:7077:7077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4834:4834:4834) (4910:4910:4910))
        (PORT clk (2118:2118:2118) (2076:2076:2076))
        (PORT ena (7153:7153:7153) (7077:7077:7077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1989:1989:1989) (2055:2055:2055))
        (PORT clk (2121:2121:2121) (2078:2078:2078))
        (PORT ena (7155:7155:7155) (7080:7080:7080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2078:2078:2078))
        (PORT d[0] (7155:7155:7155) (7080:7080:7080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2179:2179:2179) (2253:2253:2253))
        (PORT clk (2115:2115:2115) (2075:2075:2075))
        (PORT ena (6298:6298:6298) (6238:6238:6238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3569:3569:3569) (3698:3698:3698))
        (PORT d[1] (4517:4517:4517) (4588:4588:4588))
        (PORT d[2] (4810:4810:4810) (4795:4795:4795))
        (PORT d[3] (3333:3333:3333) (3431:3431:3431))
        (PORT d[4] (2681:2681:2681) (2790:2790:2790))
        (PORT d[5] (5404:5404:5404) (5353:5353:5353))
        (PORT d[6] (5028:5028:5028) (5147:5147:5147))
        (PORT d[7] (4678:4678:4678) (4736:4736:4736))
        (PORT d[8] (3569:3569:3569) (3646:3646:3646))
        (PORT d[9] (2338:2338:2338) (2415:2415:2415))
        (PORT d[10] (4505:4505:4505) (4493:4493:4493))
        (PORT d[11] (3668:3668:3668) (3771:3771:3771))
        (PORT d[12] (4074:4074:4074) (4229:4229:4229))
        (PORT clk (2112:2112:2112) (2073:2073:2073))
        (PORT ena (6296:6296:6296) (6235:6235:6235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4508:4508:4508) (4538:4538:4538))
        (PORT clk (2112:2112:2112) (2073:2073:2073))
        (PORT ena (6296:6296:6296) (6235:6235:6235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3742:3742:3742) (3786:3786:3786))
        (PORT clk (2112:2112:2112) (2073:2073:2073))
        (PORT ena (6296:6296:6296) (6235:6235:6235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2851:2851:2851) (2921:2921:2921))
        (PORT clk (2115:2115:2115) (2075:2075:2075))
        (PORT ena (6298:6298:6298) (6238:6238:6238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2075:2075:2075))
        (PORT d[0] (6298:6298:6298) (6238:6238:6238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1286:1286:1286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1287:1287:1287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2169:2169:2169) (2250:2250:2250))
        (PORT clk (2094:2094:2094) (2053:2053:2053))
        (PORT ena (5759:5759:5759) (5713:5713:5713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3249:3249:3249) (3344:3344:3344))
        (PORT d[1] (4157:4157:4157) (4193:4193:4193))
        (PORT d[2] (4417:4417:4417) (4387:4387:4387))
        (PORT d[3] (2682:2682:2682) (2727:2727:2727))
        (PORT d[4] (2606:2606:2606) (2692:2692:2692))
        (PORT d[5] (4259:4259:4259) (4233:4233:4233))
        (PORT d[6] (5138:5138:5138) (5291:5291:5291))
        (PORT d[7] (4446:4446:4446) (4503:4503:4503))
        (PORT d[8] (4023:4023:4023) (4092:4092:4092))
        (PORT d[9] (2137:2137:2137) (2230:2230:2230))
        (PORT d[10] (4747:4747:4747) (4732:4732:4732))
        (PORT d[11] (3066:3066:3066) (3140:3140:3140))
        (PORT d[12] (3586:3586:3586) (3742:3742:3742))
        (PORT clk (2091:2091:2091) (2051:2051:2051))
        (PORT ena (5757:5757:5757) (5710:5710:5710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3517:3517:3517) (3432:3432:3432))
        (PORT clk (2091:2091:2091) (2051:2051:2051))
        (PORT ena (5757:5757:5757) (5710:5710:5710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3600:3600:3600) (3629:3629:3629))
        (PORT clk (2091:2091:2091) (2051:2051:2051))
        (PORT ena (5757:5757:5757) (5710:5710:5710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2589:2589:2589) (2673:2673:2673))
        (PORT clk (2094:2094:2094) (2053:2053:2053))
        (PORT ena (5759:5759:5759) (5713:5713:5713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2053:2053:2053))
        (PORT d[0] (5759:5759:5759) (5713:5713:5713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2054:2054:2054))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2054:2054:2054))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2054:2054:2054))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2054:2054:2054))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1265:1265:1265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2219:2219:2219) (2304:2304:2304))
        (PORT clk (2099:2099:2099) (2058:2058:2058))
        (PORT ena (5356:5356:5356) (5359:5359:5359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3558:3558:3558) (3626:3626:3626))
        (PORT d[1] (4808:4808:4808) (4891:4891:4891))
        (PORT d[2] (2250:2250:2250) (2368:2368:2368))
        (PORT d[3] (3937:3937:3937) (4054:4054:4054))
        (PORT d[4] (3340:3340:3340) (3500:3500:3500))
        (PORT d[5] (6703:6703:6703) (6640:6640:6640))
        (PORT d[6] (4859:4859:4859) (5015:5015:5015))
        (PORT d[7] (4068:4068:4068) (4095:4095:4095))
        (PORT d[8] (3578:3578:3578) (3655:3655:3655))
        (PORT d[9] (1865:1865:1865) (1955:1955:1955))
        (PORT d[10] (3817:3817:3817) (3818:3818:3818))
        (PORT d[11] (3262:3262:3262) (3383:3383:3383))
        (PORT d[12] (4080:4080:4080) (4232:4232:4232))
        (PORT clk (2096:2096:2096) (2056:2056:2056))
        (PORT ena (5354:5354:5354) (5356:5356:5356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3603:3603:3603) (3592:3592:3592))
        (PORT clk (2096:2096:2096) (2056:2056:2056))
        (PORT ena (5354:5354:5354) (5356:5356:5356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4032:4032:4032) (4099:4099:4099))
        (PORT clk (2096:2096:2096) (2056:2056:2056))
        (PORT ena (5354:5354:5354) (5356:5356:5356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3045:3045:3045) (3103:3103:3103))
        (PORT clk (2099:2099:2099) (2058:2058:2058))
        (PORT ena (5356:5356:5356) (5359:5359:5359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2058:2058:2058))
        (PORT d[0] (5356:5356:5356) (5359:5359:5359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1269:1269:1269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1270:1270:1270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1270:1270:1270))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1270:1270:1270))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2265:2265:2265) (2310:2310:2310))
        (PORT datab (1820:1820:1820) (1858:1858:1858))
        (PORT datac (1507:1507:1507) (1499:1499:1499))
        (PORT datad (1858:1858:1858) (1905:1905:1905))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1539:1539:1539) (1517:1517:1517))
        (PORT datab (1897:1897:1897) (1943:1943:1943))
        (PORT datac (2461:2461:2461) (2512:2512:2512))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1774:1774:1774) (1857:1857:1857))
        (PORT datab (187:187:187) (210:210:210))
        (PORT datac (160:160:160) (182:182:182))
        (PORT datad (157:157:157) (175:175:175))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[30\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (423:423:423))
        (PORT datab (827:827:827) (817:817:817))
        (PORT datac (1621:1621:1621) (1637:1637:1637))
        (PORT datad (841:841:841) (858:858:858))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[30\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1186:1186:1186) (1164:1164:1164))
        (PORT datac (571:571:571) (591:591:591))
        (PORT datad (744:744:744) (735:735:735))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[30\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (840:840:840) (842:842:842))
        (PORT datac (648:648:648) (683:683:683))
        (PORT datad (312:312:312) (312:312:312))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1766:1766:1766))
        (PORT ena (1902:1902:1902) (1897:1897:1897))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1220:1220:1220))
        (PORT datab (672:672:672) (689:689:689))
        (PORT datad (499:499:499) (490:490:490))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1794:1794:1794))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (876:876:876) (882:882:882))
        (PORT clrn (1845:1845:1845) (1756:1756:1756))
        (PORT sload (1117:1117:1117) (1161:1161:1161))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[6\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (547:547:547))
        (PORT datab (658:658:658) (680:680:680))
        (PORT datac (565:565:565) (576:576:576))
        (PORT datad (1283:1283:1283) (1275:1275:1275))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1794:1794:1794))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1845:1845:1845) (1756:1756:1756))
        (PORT ena (1428:1428:1428) (1457:1457:1457))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1602:1602:1602) (1628:1628:1628))
        (PORT datad (891:891:891) (929:929:929))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (628:628:628))
        (PORT datab (877:877:877) (897:897:897))
        (PORT datac (1090:1090:1090) (1123:1123:1123))
        (PORT datad (176:176:176) (204:204:204))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src5_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1238:1238:1238))
        (PORT datab (1006:1006:1006) (1060:1060:1060))
        (PORT datac (185:185:185) (209:209:209))
        (PORT datad (914:914:914) (950:950:950))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (308:308:308) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2131:2131:2131) (2167:2167:2167))
        (PORT datab (636:636:636) (654:654:654))
        (PORT datac (627:627:627) (655:655:655))
        (PORT datad (335:335:335) (351:351:351))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (373:373:373))
        (PORT datac (747:747:747) (729:729:729))
        (PORT datad (979:979:979) (965:965:965))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1776:1776:1776))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1828:1828:1828) (1742:1742:1742))
        (PORT ena (716:716:716) (718:718:718))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (762:762:762))
        (PORT datab (362:362:362) (398:398:398))
        (PORT datad (979:979:979) (965:965:965))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1776:1776:1776))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1828:1828:1828) (1742:1742:1742))
        (PORT ena (716:716:716) (718:718:718))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1095:1095:1095))
        (PORT datab (750:750:750) (725:725:725))
        (PORT datac (349:349:349) (387:387:387))
        (PORT datad (833:833:833) (847:847:847))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1776:1776:1776))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1828:1828:1828) (1743:1743:1743))
        (PORT ena (731:731:731) (729:729:729))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (320:320:320))
        (PORT datab (750:750:750) (725:725:725))
        (PORT datac (235:235:235) (301:301:301))
        (PORT datad (833:833:833) (847:847:847))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (385:385:385))
        (PORT datab (2134:2134:2134) (2174:2174:2174))
        (PORT datac (315:315:315) (319:319:319))
        (PORT datad (165:165:165) (186:186:186))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (194:194:194) (220:220:220))
        (PORT datac (252:252:252) (326:326:326))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1777:1777:1777))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1829:1829:1829) (1744:1744:1744))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_007\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (254:254:254) (321:321:321))
        (PORT datad (195:195:195) (249:249:249))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_009\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (945:945:945))
        (PORT datab (526:526:526) (544:544:544))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_008\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (288:288:288))
        (PORT datad (223:223:223) (287:287:287))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (857:857:857))
        (PORT datab (722:722:722) (700:700:700))
        (PORT datac (1282:1282:1282) (1266:1266:1266))
        (PORT datad (827:827:827) (826:826:826))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (926:926:926))
        (PORT datab (1277:1277:1277) (1303:1303:1303))
        (PORT datac (614:614:614) (661:661:661))
        (PORT datad (1771:1771:1771) (1784:1784:1784))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (831:831:831))
        (PORT datab (783:783:783) (773:773:773))
        (PORT datac (540:540:540) (544:544:544))
        (PORT datad (155:155:155) (174:174:174))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1753:1753:1753))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1800:1800:1800) (1716:1716:1716))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (336:336:336))
        (PORT datad (337:337:337) (340:340:340))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (214:214:214) (277:277:277))
        (PORT datad (221:221:221) (286:286:286))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1753:1753:1753))
        (PORT asdata (471:471:471) (490:490:490))
        (PORT clrn (1800:1800:1800) (1716:1716:1716))
        (PORT ena (741:741:741) (748:748:748))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_022\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (288:288:288))
        (PORT datad (223:223:223) (288:288:288))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_018\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (918:918:918))
        (PORT datac (211:211:211) (274:274:274))
        (PORT datad (208:208:208) (266:266:266))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_020\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (290:290:290))
        (PORT datad (355:355:355) (389:389:389))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_019\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (284:284:284))
        (PORT datad (224:224:224) (291:291:291))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (225:225:225))
        (PORT datab (587:587:587) (592:592:592))
        (PORT datac (783:783:783) (766:766:766))
        (PORT datad (769:769:769) (765:765:765))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1784:1784:1784))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1837:1837:1837) (1750:1750:1750))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (894:894:894) (930:930:930))
        (PORT datad (875:875:875) (913:913:913))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (442:442:442))
        (PORT datad (553:553:553) (585:585:585))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1784:1784:1784))
        (PORT asdata (473:473:473) (491:491:491))
        (PORT clrn (1837:1837:1837) (1750:1750:1750))
        (PORT ena (714:714:714) (710:710:710))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_016\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (283:283:283))
        (PORT datad (221:221:221) (283:283:283))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1783:1783:1783))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1836:1836:1836) (1750:1750:1750))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (621:621:621) (625:625:625))
        (PORT datad (389:389:389) (434:434:434))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1784:1784:1784))
        (PORT asdata (591:591:591) (586:586:586))
        (PORT clrn (1837:1837:1837) (1750:1750:1750))
        (PORT ena (714:714:714) (710:710:710))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (620:620:620))
        (PORT datab (558:558:558) (574:574:574))
        (PORT datac (818:818:818) (820:820:820))
        (PORT datad (209:209:209) (268:268:268))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_015\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (247:247:247) (314:314:314))
        (PORT datad (197:197:197) (251:251:251))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_010\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (247:247:247) (314:314:314))
        (PORT datad (197:197:197) (251:251:251))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_012\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (283:283:283))
        (PORT datad (220:220:220) (285:285:285))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_011\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (285:285:285))
        (PORT datad (222:222:222) (287:287:287))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_013\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (360:360:360) (391:391:391))
        (PORT datad (564:564:564) (584:584:584))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (829:829:829))
        (PORT datab (382:382:382) (395:395:395))
        (PORT datac (745:745:745) (727:727:727))
        (PORT datad (165:165:165) (189:189:189))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_014\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (283:283:283))
        (PORT datad (220:220:220) (285:285:285))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (216:216:216))
        (PORT datab (552:552:552) (543:543:543))
        (PORT datac (773:773:773) (777:777:777))
        (PORT datad (561:561:561) (561:561:561))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (906:906:906))
        (PORT datab (1101:1101:1101) (1096:1096:1096))
        (PORT datac (160:160:160) (182:182:182))
        (PORT datad (798:798:798) (793:793:793))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_read_nxt)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (893:893:893))
        (PORT datab (1718:1718:1718) (1769:1769:1769))
        (PORT datad (804:804:804) (828:828:828))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_read)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1761:1761:1761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|uav_read\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (761:761:761))
        (PORT datad (219:219:219) (283:283:283))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1463:1463:1463) (1513:1513:1513))
        (PORT datab (871:871:871) (882:882:882))
        (PORT datac (578:578:578) (585:585:585))
        (PORT datad (1490:1490:1490) (1537:1537:1537))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (354:354:354))
        (PORT datad (171:171:171) (196:196:196))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1802:1802:1802))
        (PORT asdata (471:471:471) (488:488:488))
        (PORT clrn (1850:1850:1850) (1764:1764:1764))
        (PORT ena (741:741:741) (745:745:745))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_006\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (472:472:472))
        (PORT datad (195:195:195) (249:249:249))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2047:2047:2047) (2116:2116:2116))
        (PORT clk (2110:2110:2110) (2071:2071:2071))
        (PORT ena (5782:5782:5782) (5730:5730:5730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3276:3276:3276) (3391:3391:3391))
        (PORT d[1] (4431:4431:4431) (4471:4471:4471))
        (PORT d[2] (4141:4141:4141) (4109:4109:4109))
        (PORT d[3] (2667:2667:2667) (2714:2714:2714))
        (PORT d[4] (2628:2628:2628) (2724:2724:2724))
        (PORT d[5] (4227:4227:4227) (4196:4196:4196))
        (PORT d[6] (5453:5453:5453) (5613:5613:5613))
        (PORT d[7] (4702:4702:4702) (4764:4764:4764))
        (PORT d[8] (4249:4249:4249) (4317:4317:4317))
        (PORT d[9] (2331:2331:2331) (2421:2421:2421))
        (PORT d[10] (5261:5261:5261) (5242:5242:5242))
        (PORT d[11] (3614:3614:3614) (3711:3711:3711))
        (PORT d[12] (3850:3850:3850) (4013:4013:4013))
        (PORT clk (2107:2107:2107) (2069:2069:2069))
        (PORT ena (5780:5780:5780) (5727:5727:5727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2816:2816:2816) (2765:2765:2765))
        (PORT clk (2107:2107:2107) (2069:2069:2069))
        (PORT ena (5780:5780:5780) (5727:5727:5727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2845:2845:2845) (2845:2845:2845))
        (PORT clk (2107:2107:2107) (2069:2069:2069))
        (PORT ena (5780:5780:5780) (5727:5727:5727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3074:3074:3074) (3090:3090:3090))
        (PORT clk (2110:2110:2110) (2071:2071:2071))
        (PORT ena (5782:5782:5782) (5730:5730:5730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2071:2071:2071))
        (PORT d[0] (5782:5782:5782) (5730:5730:5730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1282:1282:1282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1283:1283:1283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (2663:2663:2663) (2726:2726:2726))
        (PORT datac (2992:2992:2992) (3042:3042:3042))
        (PORT datad (1722:1722:1722) (1705:1705:1705))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1807:1807:1807) (1890:1890:1890))
        (PORT clk (2119:2119:2119) (2079:2079:2079))
        (PORT ena (5791:5791:5791) (5738:5738:5738))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3559:3559:3559) (3682:3682:3682))
        (PORT d[1] (4702:4702:4702) (4745:4745:4745))
        (PORT d[2] (4202:4202:4202) (4172:4172:4172))
        (PORT d[3] (2670:2670:2670) (2715:2715:2715))
        (PORT d[4] (2636:2636:2636) (2734:2734:2734))
        (PORT d[5] (4007:4007:4007) (3978:3978:3978))
        (PORT d[6] (5419:5419:5419) (5571:5571:5571))
        (PORT d[7] (4970:4970:4970) (5036:5036:5036))
        (PORT d[8] (4531:4531:4531) (4602:4602:4602))
        (PORT d[9] (2615:2615:2615) (2712:2712:2712))
        (PORT d[10] (6007:6007:6007) (5983:5983:5983))
        (PORT d[11] (3875:3875:3875) (3975:3975:3975))
        (PORT d[12] (4147:4147:4147) (4316:4316:4316))
        (PORT clk (2116:2116:2116) (2077:2077:2077))
        (PORT ena (5789:5789:5789) (5735:5735:5735))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3763:3763:3763) (3765:3765:3765))
        (PORT clk (2116:2116:2116) (2077:2077:2077))
        (PORT ena (5789:5789:5789) (5735:5735:5735))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3060:3060:3060) (3065:3065:3065))
        (PORT clk (2116:2116:2116) (2077:2077:2077))
        (PORT ena (5789:5789:5789) (5735:5735:5735))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3108:3108:3108) (3125:3125:3125))
        (PORT clk (2119:2119:2119) (2079:2079:2079))
        (PORT ena (5791:5791:5791) (5738:5738:5738))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2079:2079:2079))
        (PORT d[0] (5791:5791:5791) (5738:5738:5738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2080:2080:2080))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2080:2080:2080))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2080:2080:2080))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2080:2080:2080))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1291:1291:1291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1799:1799:1799) (1784:1784:1784))
        (PORT datab (2666:2666:2666) (2729:2729:2729))
        (PORT datac (2988:2988:2988) (3038:3038:3038))
        (PORT datad (979:979:979) (965:965:965))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2015:2015:2015) (2055:2055:2055))
        (PORT clk (2117:2117:2117) (2076:2076:2076))
        (PORT ena (6863:6863:6863) (6793:6793:6793))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3531:3531:3531) (3645:3645:3645))
        (PORT d[1] (5086:5086:5086) (5169:5169:5169))
        (PORT d[2] (4251:4251:4251) (4223:4223:4223))
        (PORT d[3] (3915:3915:3915) (4020:4020:4020))
        (PORT d[4] (2367:2367:2367) (2456:2456:2456))
        (PORT d[5] (5707:5707:5707) (5672:5672:5672))
        (PORT d[6] (5218:5218:5218) (5395:5395:5395))
        (PORT d[7] (5774:5774:5774) (5850:5850:5850))
        (PORT d[8] (3012:3012:3012) (3073:3073:3073))
        (PORT d[9] (2627:2627:2627) (2727:2727:2727))
        (PORT d[10] (5078:5078:5078) (5076:5076:5076))
        (PORT d[11] (4551:4551:4551) (4672:4672:4672))
        (PORT d[12] (4897:4897:4897) (5068:5068:5068))
        (PORT clk (2114:2114:2114) (2074:2074:2074))
        (PORT ena (6861:6861:6861) (6790:6790:6790))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3262:3262:3262) (3290:3290:3290))
        (PORT clk (2114:2114:2114) (2074:2074:2074))
        (PORT ena (6861:6861:6861) (6790:6790:6790))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4552:4552:4552) (4624:4624:4624))
        (PORT clk (2114:2114:2114) (2074:2074:2074))
        (PORT ena (6861:6861:6861) (6790:6790:6790))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3191:3191:3191) (3236:3236:3236))
        (PORT clk (2117:2117:2117) (2076:2076:2076))
        (PORT ena (6863:6863:6863) (6793:6793:6793))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2076:2076:2076))
        (PORT d[0] (6863:6863:6863) (6793:6793:6793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1287:1287:1287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1288:1288:1288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1498:1498:1498) (1544:1544:1544))
        (PORT clk (2123:2123:2123) (2081:2081:2081))
        (PORT ena (7428:7428:7428) (7349:7349:7349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4612:4612:4612) (4740:4740:4740))
        (PORT d[1] (5646:5646:5646) (5742:5742:5742))
        (PORT d[2] (3642:3642:3642) (3597:3597:3597))
        (PORT d[3] (2376:2376:2376) (2402:2402:2402))
        (PORT d[4] (2061:2061:2061) (2126:2126:2126))
        (PORT d[5] (3139:3139:3139) (3093:3093:3093))
        (PORT d[6] (4973:4973:4973) (5149:5149:5149))
        (PORT d[7] (6071:6071:6071) (6154:6154:6154))
        (PORT d[8] (3230:3230:3230) (3303:3303:3303))
        (PORT d[9] (2945:2945:2945) (3073:3073:3073))
        (PORT d[10] (5358:5358:5358) (5359:5359:5359))
        (PORT d[11] (5090:5090:5090) (5216:5216:5216))
        (PORT d[12] (5471:5471:5471) (5654:5654:5654))
        (PORT clk (2120:2120:2120) (2079:2079:2079))
        (PORT ena (7426:7426:7426) (7346:7346:7346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5805:5805:5805) (5811:5811:5811))
        (PORT clk (2120:2120:2120) (2079:2079:2079))
        (PORT ena (7426:7426:7426) (7346:7346:7346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5095:5095:5095) (5171:5171:5171))
        (PORT clk (2120:2120:2120) (2079:2079:2079))
        (PORT ena (7426:7426:7426) (7346:7346:7346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3725:3725:3725) (3773:3773:3773))
        (PORT clk (2123:2123:2123) (2081:2081:2081))
        (PORT ena (7428:7428:7428) (7349:7349:7349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2081:2081:2081))
        (PORT d[0] (7428:7428:7428) (7349:7349:7349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1292:1292:1292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1293:1293:1293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1457:1457:1457) (1493:1493:1493))
        (PORT clk (2128:2128:2128) (2095:2095:2095))
        (PORT ena (7711:7711:7711) (7624:7624:7624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4411:4411:4411) (4566:4566:4566))
        (PORT d[1] (4122:4122:4122) (4158:4158:4158))
        (PORT d[2] (2606:2606:2606) (2552:2552:2552))
        (PORT d[3] (2317:2317:2317) (2340:2340:2340))
        (PORT d[4] (2089:2089:2089) (2154:2154:2154))
        (PORT d[5] (2703:2703:2703) (2672:2672:2672))
        (PORT d[6] (5257:5257:5257) (5441:5441:5441))
        (PORT d[7] (6632:6632:6632) (6727:6727:6727))
        (PORT d[8] (3310:3310:3310) (3395:3395:3395))
        (PORT d[9] (2967:2967:2967) (3092:3092:3092))
        (PORT d[10] (5919:5919:5919) (5926:5926:5926))
        (PORT d[11] (3141:3141:3141) (3214:3214:3214))
        (PORT d[12] (4952:4952:4952) (5131:5131:5131))
        (PORT clk (2125:2125:2125) (2093:2093:2093))
        (PORT ena (7709:7709:7709) (7621:7621:7621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2929:2929:2929) (2837:2837:2837))
        (PORT clk (2125:2125:2125) (2093:2093:2093))
        (PORT ena (7709:7709:7709) (7621:7621:7621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2386:2386:2386) (2364:2364:2364))
        (PORT clk (2125:2125:2125) (2093:2093:2093))
        (PORT ena (7709:7709:7709) (7621:7621:7621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3585:3585:3585) (3529:3529:3529))
        (PORT clk (2128:2128:2128) (2095:2095:2095))
        (PORT ena (7711:7711:7711) (7624:7624:7624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2095:2095:2095))
        (PORT d[0] (7711:7711:7711) (7624:7624:7624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2096:2096:2096))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2096:2096:2096))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2096:2096:2096))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2096:2096:2096))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1306:1306:1306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1772:1772:1772) (1832:1832:1832))
        (PORT clk (2140:2140:2140) (2105:2105:2105))
        (PORT ena (6712:6712:6712) (6644:6644:6644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3570:3570:3570) (3704:3704:3704))
        (PORT d[1] (4440:4440:4440) (4476:4476:4476))
        (PORT d[2] (2815:2815:2815) (2971:2971:2971))
        (PORT d[3] (2345:2345:2345) (2369:2369:2369))
        (PORT d[4] (3450:3450:3450) (3568:3568:3568))
        (PORT d[5] (3141:3141:3141) (3093:3093:3093))
        (PORT d[6] (5206:5206:5206) (5394:5394:5394))
        (PORT d[7] (5781:5781:5781) (5866:5866:5866))
        (PORT d[8] (3685:3685:3685) (3741:3741:3741))
        (PORT d[9] (3467:3467:3467) (3585:3585:3585))
        (PORT d[10] (6839:6839:6839) (6826:6826:6826))
        (PORT d[11] (4687:4687:4687) (4803:4803:4803))
        (PORT d[12] (4962:4962:4962) (5141:5141:5141))
        (PORT clk (2137:2137:2137) (2103:2103:2103))
        (PORT ena (6710:6710:6710) (6641:6641:6641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3600:3600:3600) (3592:3592:3592))
        (PORT clk (2137:2137:2137) (2103:2103:2103))
        (PORT ena (6710:6710:6710) (6641:6641:6641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2493:2493:2493))
        (PORT clk (2137:2137:2137) (2103:2103:2103))
        (PORT ena (6710:6710:6710) (6641:6641:6641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3230:3230:3230) (3281:3281:3281))
        (PORT clk (2140:2140:2140) (2105:2105:2105))
        (PORT ena (6712:6712:6712) (6644:6644:6644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2105:2105:2105))
        (PORT d[0] (6712:6712:6712) (6644:6644:6644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2106:2106:2106))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2106:2106:2106))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2106:2106:2106))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2106:2106:2106))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1317:1317:1317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1132:1132:1132))
        (PORT datab (1279:1279:1279) (1275:1275:1275))
        (PORT datac (2986:2986:2986) (3035:3035:3035))
        (PORT datad (2633:2633:2633) (2695:2695:2695))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1150:1150:1150) (1160:1160:1160))
        (PORT datab (586:586:586) (588:588:588))
        (PORT datac (2991:2991:2991) (3042:3042:3042))
        (PORT datad (158:158:158) (177:177:177))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (214:214:214))
        (PORT datab (187:187:187) (209:209:209))
        (PORT datac (1747:1747:1747) (1829:1829:1829))
        (PORT datad (156:156:156) (175:175:175))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|woverflow\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (890:890:890) (893:893:893))
        (PORT datad (559:559:559) (583:583:583))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|woverflow)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1765:1765:1765))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1803:1803:1803))
        (PORT asdata (2128:2128:2128) (2137:2137:2137))
        (PORT clrn (1851:1851:1851) (1765:1765:1765))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (579:579:579) (723:723:723))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1690:1690:1690))
        (PORT d (537:537:537) (533:533:533))
        (PORT clrn (1961:1961:1961) (1947:1947:1947))
        (IOPATH (posedge clk) q (525:525:525) (475:475:475))
        (IOPATH (negedge clrn) q (629:629:629) (579:579:579))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (84:84:84))
      (HOLD d (posedge clk) (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1275:1275:1275))
        (PORT datab (1364:1364:1364) (1381:1381:1381))
        (PORT datac (1247:1247:1247) (1226:1226:1226))
        (PORT datad (601:601:601) (608:608:608))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT asdata (1100:1100:1100) (1116:1116:1116))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[14\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1672:1672:1672) (1739:1739:1739))
        (PORT datab (1153:1153:1153) (1173:1173:1173))
        (PORT datad (806:806:806) (816:816:816))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[14\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (842:842:842))
        (PORT datad (527:527:527) (512:512:512))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1161:1161:1161))
        (PORT datab (2047:2047:2047) (1975:1975:1975))
        (PORT datac (1233:1233:1233) (1207:1207:1207))
        (PORT datad (536:536:536) (535:535:535))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[6\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (842:842:842))
        (PORT datab (1103:1103:1103) (1096:1096:1096))
        (PORT datad (240:240:240) (304:304:304))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte1_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (953:953:953) (991:991:991))
        (PORT clrn (1850:1850:1850) (1761:1761:1761))
        (PORT sload (742:742:742) (801:801:801))
        (PORT ena (732:732:732) (727:727:727))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_readdata\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (913:913:913))
        (PORT datad (824:824:824) (833:833:833))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (837:837:837))
        (PORT datab (687:687:687) (741:741:741))
        (PORT datac (866:866:866) (909:909:909))
        (PORT datad (1235:1235:1235) (1208:1208:1208))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT asdata (912:912:912) (952:952:952))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (299:299:299))
        (PORT datab (1383:1383:1383) (1385:1385:1385))
        (PORT datad (850:850:850) (857:857:857))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1228:1228:1228) (1272:1272:1272))
        (PORT datad (214:214:214) (269:269:269))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[32\])
    (DELAY
      (ABSOLUTE
        (PORT datab (804:804:804) (829:829:829))
        (PORT datac (636:636:636) (692:692:692))
        (PORT datad (1451:1451:1451) (1481:1481:1481))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3055:3055:3055) (3129:3129:3129))
        (PORT clk (2132:2132:2132) (2089:2089:2089))
        (PORT ena (6654:6654:6654) (6584:6584:6584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3579:3579:3579) (3712:3712:3712))
        (PORT d[1] (4140:4140:4140) (4162:4162:4162))
        (PORT d[2] (2517:2517:2517) (2660:2660:2660))
        (PORT d[3] (2355:2355:2355) (2380:2380:2380))
        (PORT d[4] (3444:3444:3444) (3555:3555:3555))
        (PORT d[5] (3431:3431:3431) (3391:3391:3391))
        (PORT d[6] (4936:4936:4936) (5111:5111:5111))
        (PORT d[7] (5744:5744:5744) (5825:5825:5825))
        (PORT d[8] (3458:3458:3458) (3517:3517:3517))
        (PORT d[9] (3461:3461:3461) (3578:3578:3578))
        (PORT d[10] (6629:6629:6629) (6623:6623:6623))
        (PORT d[11] (4676:4676:4676) (4792:4792:4792))
        (PORT d[12] (4661:4661:4661) (4838:4838:4838))
        (PORT clk (2129:2129:2129) (2087:2087:2087))
        (PORT ena (6652:6652:6652) (6581:6581:6581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3636:3636:3636) (3621:3621:3621))
        (PORT clk (2129:2129:2129) (2087:2087:2087))
        (PORT ena (6652:6652:6652) (6581:6581:6581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2974:2974:2974) (2973:2973:2973))
        (PORT clk (2129:2129:2129) (2087:2087:2087))
        (PORT ena (6652:6652:6652) (6581:6581:6581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3833:3833:3833) (3775:3775:3775))
        (PORT clk (2132:2132:2132) (2089:2089:2089))
        (PORT ena (6654:6654:6654) (6584:6584:6584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2089:2089:2089))
        (PORT d[0] (6654:6654:6654) (6584:6584:6584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1300:1300:1300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2507:2507:2507) (2549:2549:2549))
        (PORT clk (2131:2131:2131) (2097:2097:2097))
        (PORT ena (7685:7685:7685) (7601:7601:7601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4624:4624:4624) (4753:4753:4753))
        (PORT d[1] (5611:5611:5611) (5698:5698:5698))
        (PORT d[2] (2931:2931:2931) (2875:2875:2875))
        (PORT d[3] (3177:3177:3177) (3219:3219:3219))
        (PORT d[4] (2319:2319:2319) (2370:2370:2370))
        (PORT d[5] (2877:2877:2877) (2828:2828:2828))
        (PORT d[6] (5527:5527:5527) (5718:5718:5718))
        (PORT d[7] (6344:6344:6344) (6431:6431:6431))
        (PORT d[8] (3300:3300:3300) (3382:3382:3382))
        (PORT d[9] (2975:2975:2975) (3103:3103:3103))
        (PORT d[10] (5689:5689:5689) (5704:5704:5704))
        (PORT d[11] (2851:2851:2851) (2915:2915:2915))
        (PORT d[12] (4971:4971:4971) (5151:5151:5151))
        (PORT clk (2128:2128:2128) (2095:2095:2095))
        (PORT ena (7683:7683:7683) (7598:7598:7598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3210:3210:3210) (3196:3196:3196))
        (PORT clk (2128:2128:2128) (2095:2095:2095))
        (PORT ena (7683:7683:7683) (7598:7598:7598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2470:2470:2470) (2453:2453:2453))
        (PORT clk (2128:2128:2128) (2095:2095:2095))
        (PORT ena (7683:7683:7683) (7598:7598:7598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4827:4827:4827) (4744:4744:4744))
        (PORT clk (2131:2131:2131) (2097:2097:2097))
        (PORT ena (7685:7685:7685) (7601:7601:7601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2097:2097:2097))
        (PORT d[0] (7685:7685:7685) (7601:7601:7601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2098:2098:2098))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2098:2098:2098))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2098:2098:2098))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2098:2098:2098))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1309:1309:1309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2239:2239:2239) (2286:2286:2286))
        (PORT clk (2123:2123:2123) (2081:2081:2081))
        (PORT ena (7429:7429:7429) (7350:7350:7350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4340:4340:4340) (4463:4463:4463))
        (PORT d[1] (3817:3817:3817) (3815:3815:3815))
        (PORT d[2] (3447:3447:3447) (3408:3408:3408))
        (PORT d[3] (4471:4471:4471) (4596:4596:4596))
        (PORT d[4] (2393:2393:2393) (2485:2485:2485))
        (PORT d[5] (3174:3174:3174) (3130:3130:3130))
        (PORT d[6] (5231:5231:5231) (5413:5413:5413))
        (PORT d[7] (6077:6077:6077) (6162:6162:6162))
        (PORT d[8] (3224:3224:3224) (3297:3297:3297))
        (PORT d[9] (3203:3203:3203) (3330:3330:3330))
        (PORT d[10] (5389:5389:5389) (5396:5396:5396))
        (PORT d[11] (2550:2550:2550) (2602:2602:2602))
        (PORT d[12] (5465:5465:5465) (5647:5647:5647))
        (PORT clk (2120:2120:2120) (2079:2079:2079))
        (PORT ena (7427:7427:7427) (7347:7347:7347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3266:3266:3266) (3209:3209:3209))
        (PORT clk (2120:2120:2120) (2079:2079:2079))
        (PORT ena (7427:7427:7427) (7347:7347:7347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5094:5094:5094) (5170:5170:5170))
        (PORT clk (2120:2120:2120) (2079:2079:2079))
        (PORT ena (7427:7427:7427) (7347:7347:7347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4323:4323:4323) (4247:4247:4247))
        (PORT clk (2123:2123:2123) (2081:2081:2081))
        (PORT ena (7429:7429:7429) (7350:7350:7350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2081:2081:2081))
        (PORT d[0] (7429:7429:7429) (7350:7350:7350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1292:1292:1292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1293:1293:1293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2695:2695:2695) (2706:2706:2706))
        (PORT datab (2097:2097:2097) (2158:2158:2158))
        (PORT datac (844:844:844) (847:847:847))
        (PORT datad (552:552:552) (556:556:556))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2008:2008:2008) (2048:2048:2048))
        (PORT clk (2118:2118:2118) (2075:2075:2075))
        (PORT ena (6432:6432:6432) (6405:6405:6405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3199:3199:3199) (3275:3275:3275))
        (PORT d[1] (2782:2782:2782) (2777:2777:2777))
        (PORT d[2] (1902:1902:1902) (1995:1995:1995))
        (PORT d[3] (5345:5345:5345) (5480:5480:5480))
        (PORT d[4] (4174:4174:4174) (4340:4340:4340))
        (PORT d[5] (2553:2553:2553) (2537:2537:2537))
        (PORT d[6] (5680:5680:5680) (5857:5857:5857))
        (PORT d[7] (4351:4351:4351) (4375:4375:4375))
        (PORT d[8] (2998:2998:2998) (3066:3066:3066))
        (PORT d[9] (2192:2192:2192) (2306:2306:2306))
        (PORT d[10] (4063:4063:4063) (4136:4136:4136))
        (PORT d[11] (3107:3107:3107) (3178:3178:3178))
        (PORT d[12] (5470:5470:5470) (5648:5648:5648))
        (PORT clk (2115:2115:2115) (2073:2073:2073))
        (PORT ena (6430:6430:6430) (6402:6402:6402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4528:4528:4528) (4536:4536:4536))
        (PORT clk (2115:2115:2115) (2073:2073:2073))
        (PORT ena (6430:6430:6430) (6402:6402:6402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5414:5414:5414) (5501:5501:5501))
        (PORT clk (2115:2115:2115) (2073:2073:2073))
        (PORT ena (6430:6430:6430) (6402:6402:6402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3186:3186:3186) (3136:3136:3136))
        (PORT clk (2118:2118:2118) (2075:2075:2075))
        (PORT ena (6432:6432:6432) (6405:6405:6405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2075:2075:2075))
        (PORT d[0] (6432:6432:6432) (6405:6405:6405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1286:1286:1286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1287:1287:1287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1816:1816:1816) (1821:1821:1821))
        (PORT datab (1812:1812:1812) (1849:1849:1849))
        (PORT datac (1146:1146:1146) (1100:1100:1100))
        (PORT datad (748:748:748) (735:735:735))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2554:2554:2554) (2622:2622:2622))
        (PORT clk (2130:2130:2130) (2085:2085:2085))
        (PORT ena (6110:6110:6110) (6059:6059:6059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4042:4042:4042) (4162:4162:4162))
        (PORT d[1] (4958:4958:4958) (5003:5003:5003))
        (PORT d[2] (4673:4673:4673) (4641:4641:4641))
        (PORT d[3] (2923:2923:2923) (2972:2972:2972))
        (PORT d[4] (2895:2895:2895) (2993:2993:2993))
        (PORT d[5] (3723:3723:3723) (3689:3689:3689))
        (PORT d[6] (5959:5959:5959) (6126:6126:6126))
        (PORT d[7] (5494:5494:5494) (5566:5566:5566))
        (PORT d[8] (4785:4785:4785) (4857:4857:4857))
        (PORT d[9] (2897:2897:2897) (3001:3001:3001))
        (PORT d[10] (6313:6313:6313) (6298:6298:6298))
        (PORT d[11] (4145:4145:4145) (4255:4255:4255))
        (PORT d[12] (4424:4424:4424) (4597:4597:4597))
        (PORT clk (2127:2127:2127) (2083:2083:2083))
        (PORT ena (6108:6108:6108) (6056:6056:6056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3513:3513:3513) (3515:3515:3515))
        (PORT clk (2127:2127:2127) (2083:2083:2083))
        (PORT ena (6108:6108:6108) (6056:6056:6056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3000:3000:3000) (3000:3000:3000))
        (PORT clk (2127:2127:2127) (2083:2083:2083))
        (PORT ena (6108:6108:6108) (6056:6056:6056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3304:3304:3304) (3230:3230:3230))
        (PORT clk (2130:2130:2130) (2085:2085:2085))
        (PORT ena (6110:6110:6110) (6059:6059:6059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2085:2085:2085))
        (PORT d[0] (6110:6110:6110) (6059:6059:6059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2086:2086:2086))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2086:2086:2086))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2086:2086:2086))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2086:2086:2086))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1296:1296:1296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1297:1297:1297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (680:680:680))
        (PORT datac (599:599:599) (639:639:639))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1229:1229:1229) (1273:1273:1273))
        (PORT datad (1236:1236:1236) (1235:1235:1235))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (217:217:217) (275:275:275))
        (PORT datad (1338:1338:1338) (1377:1377:1377))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1524:1524:1524) (1517:1517:1517))
        (PORT d[1] (1164:1164:1164) (1186:1186:1186))
        (PORT d[2] (2643:2643:2643) (2715:2715:2715))
        (PORT d[3] (1142:1142:1142) (1143:1143:1143))
        (PORT clk (2144:2144:2144) (2108:2108:2108))
        (PORT ena (2891:2891:2891) (2910:2910:2910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3092:3092:3092) (3160:3160:3160))
        (PORT d[1] (1404:1404:1404) (1420:1420:1420))
        (PORT d[2] (2136:2136:2136) (2225:2225:2225))
        (PORT d[3] (1837:1837:1837) (1850:1850:1850))
        (PORT d[4] (1925:1925:1925) (1955:1955:1955))
        (PORT d[5] (4191:4191:4191) (4313:4313:4313))
        (PORT d[6] (4735:4735:4735) (4796:4796:4796))
        (PORT d[7] (3809:3809:3809) (3875:3875:3875))
        (PORT d[8] (1622:1622:1622) (1621:1621:1621))
        (PORT d[9] (1413:1413:1413) (1446:1446:1446))
        (PORT d[10] (1112:1112:1112) (1129:1129:1129))
        (PORT clk (2141:2141:2141) (2106:2106:2106))
        (PORT ena (2889:2889:2889) (2907:2907:2907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1595:1595:1595) (1529:1529:1529))
        (PORT clk (2141:2141:2141) (2106:2106:2106))
        (PORT ena (2889:2889:2889) (2907:2907:2907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2701:2701:2701) (2696:2696:2696))
        (PORT clk (2141:2141:2141) (2106:2106:2106))
        (PORT ena (2889:2889:2889) (2907:2907:2907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1335:1335:1335) (1334:1334:1334))
        (PORT clk (2144:2144:2144) (2108:2108:2108))
        (PORT ena (2891:2891:2891) (2910:2910:2910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2108:2108:2108))
        (PORT d[0] (2891:2891:2891) (2910:2910:2910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2012:2012:2012) (2008:2008:2008))
        (PORT datab (1901:1901:1901) (1948:1948:1948))
        (PORT datac (1783:1783:1783) (1819:1819:1819))
        (PORT datad (971:971:971) (956:956:956))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2803:2803:2803) (2877:2877:2877))
        (PORT clk (2132:2132:2132) (2089:2089:2089))
        (PORT ena (6380:6380:6380) (6325:6325:6325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4107:4107:4107) (4234:4234:4234))
        (PORT d[1] (4139:4139:4139) (4161:4161:4161))
        (PORT d[2] (2495:2495:2495) (2637:2637:2637))
        (PORT d[3] (2674:2674:2674) (2722:2722:2722))
        (PORT d[4] (3437:3437:3437) (3548:3548:3548))
        (PORT d[5] (3437:3437:3437) (3398:3398:3398))
        (PORT d[6] (6449:6449:6449) (6599:6599:6599))
        (PORT d[7] (5498:5498:5498) (5573:5573:5573))
        (PORT d[8] (3426:3426:3426) (3481:3481:3481))
        (PORT d[9] (3182:3182:3182) (3293:3293:3293))
        (PORT d[10] (6597:6597:6597) (6586:6586:6586))
        (PORT d[11] (4411:4411:4411) (4524:4524:4524))
        (PORT d[12] (4682:4682:4682) (4857:4857:4857))
        (PORT clk (2129:2129:2129) (2087:2087:2087))
        (PORT ena (6378:6378:6378) (6322:6322:6322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2777:2777:2777) (2740:2740:2740))
        (PORT clk (2129:2129:2129) (2087:2087:2087))
        (PORT ena (6378:6378:6378) (6322:6322:6322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2752:2752:2752) (2751:2751:2751))
        (PORT clk (2129:2129:2129) (2087:2087:2087))
        (PORT ena (6378:6378:6378) (6322:6322:6322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3564:3564:3564) (3499:3499:3499))
        (PORT clk (2132:2132:2132) (2089:2089:2089))
        (PORT ena (6380:6380:6380) (6325:6325:6325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2089:2089:2089))
        (PORT d[0] (6380:6380:6380) (6325:6325:6325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1300:1300:1300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT datab (1900:1900:1900) (1947:1947:1947))
        (PORT datac (1784:1784:1784) (1821:1821:1821))
        (PORT datad (1525:1525:1525) (1523:1523:1523))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1777:1777:1777) (1860:1860:1860))
        (PORT datab (191:191:191) (214:214:214))
        (PORT datac (163:163:163) (185:185:185))
        (PORT datad (159:159:159) (178:178:178))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (551:551:551) (693:693:693))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1700:1700:1700))
        (PORT d (524:524:524) (521:521:521))
        (PORT clrn (1912:1912:1912) (1886:1886:1886))
        (IOPATH (posedge clk) q (516:516:516) (470:470:470))
        (IOPATH (negedge clrn) q (620:620:620) (574:574:574))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (84:84:84))
      (HOLD d (posedge clk) (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|leds\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1754:1754:1754))
        (PORT asdata (1593:1593:1593) (1606:1606:1606))
        (PORT clrn (1810:1810:1810) (1726:1726:1726))
        (PORT ena (1732:1732:1732) (1687:1687:1687))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|readdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1404:1404:1404))
        (PORT datac (1621:1621:1621) (1668:1668:1668))
        (PORT datad (1229:1229:1229) (1236:1236:1236))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1802:1802:1802) (1719:1719:1719))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[6\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1627:1627:1627) (1648:1648:1648))
        (PORT datab (1669:1669:1669) (1683:1683:1683))
        (PORT datac (514:514:514) (507:507:507))
        (PORT datad (197:197:197) (252:252:252))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[6\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (524:524:524))
        (PORT datab (1672:1672:1672) (1634:1634:1634))
        (PORT datac (1280:1280:1280) (1264:1264:1264))
        (PORT datad (563:563:563) (568:568:568))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data_nxt\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (639:639:639))
        (PORT datab (1040:1040:1040) (1024:1024:1024))
        (PORT datac (393:393:393) (414:414:414))
        (PORT datad (1094:1094:1094) (1117:1117:1117))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1849:1849:1849) (1761:1761:1761))
        (PORT ena (760:760:760) (774:774:774))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1549:1549:1549) (1617:1617:1617))
        (PORT datab (633:633:633) (653:653:653))
        (PORT datac (1295:1295:1295) (1321:1321:1321))
        (PORT datad (198:198:198) (254:254:254))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[6\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (913:913:913))
        (PORT datab (1146:1146:1146) (1179:1179:1179))
        (PORT datac (869:869:869) (889:889:889))
        (PORT datad (1160:1160:1160) (1209:1209:1209))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1785:1785:1785))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1838:1838:1838) (1753:1753:1753))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[6\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (412:412:412))
        (PORT datab (892:892:892) (931:931:931))
        (PORT datac (1305:1305:1305) (1335:1335:1335))
        (PORT datad (600:600:600) (642:642:642))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[6\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1179:1179:1179) (1141:1141:1141))
        (PORT datab (734:734:734) (793:793:793))
        (PORT datad (941:941:941) (911:911:911))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1796:1796:1796))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (927:927:927) (962:962:962))
        (PORT clrn (1846:1846:1846) (1757:1757:1757))
        (PORT sclr (1670:1670:1670) (1696:1696:1696))
        (PORT sload (1165:1165:1165) (1258:1258:1258))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[42\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1402:1402:1402))
        (PORT datab (702:702:702) (758:758:758))
        (PORT datac (1469:1469:1469) (1509:1509:1509))
        (PORT datad (2059:2059:2059) (2074:2074:2074))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (311:311:311))
        (PORT datac (596:596:596) (634:634:634))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (2876:2876:2876))
        (PORT d[1] (1874:1874:1874) (1872:1872:1872))
        (PORT d[2] (1824:1824:1824) (1819:1819:1819))
        (PORT d[3] (1939:1939:1939) (1954:1954:1954))
        (PORT clk (2123:2123:2123) (2082:2082:2082))
        (PORT ena (5084:5084:5084) (5037:5037:5037))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2510:2510:2510) (2546:2546:2546))
        (PORT d[1] (5930:5930:5930) (6054:6054:6054))
        (PORT d[2] (3270:3270:3270) (3393:3393:3393))
        (PORT d[3] (4790:4790:4790) (4951:4951:4951))
        (PORT d[4] (4450:4450:4450) (4614:4614:4614))
        (PORT d[5] (3650:3650:3650) (3768:3768:3768))
        (PORT d[6] (3861:3861:3861) (3908:3908:3908))
        (PORT d[7] (3263:3263:3263) (3321:3321:3321))
        (PORT d[8] (4359:4359:4359) (4424:4424:4424))
        (PORT d[9] (3243:3243:3243) (3345:3345:3345))
        (PORT d[10] (2797:2797:2797) (2858:2858:2858))
        (PORT clk (2120:2120:2120) (2080:2080:2080))
        (PORT ena (5082:5082:5082) (5034:5034:5034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2407:2407:2407) (2349:2349:2349))
        (PORT clk (2120:2120:2120) (2080:2080:2080))
        (PORT ena (5082:5082:5082) (5034:5034:5034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4099:4099:4099) (4129:4129:4129))
        (PORT clk (2120:2120:2120) (2080:2080:2080))
        (PORT ena (5082:5082:5082) (5034:5034:5034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2307:2307:2307) (2387:2387:2387))
        (PORT clk (2123:2123:2123) (2082:2082:2082))
        (PORT ena (5084:5084:5084) (5037:5037:5037))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2082:2082:2082))
        (PORT d[0] (5084:5084:5084) (5037:5037:5037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1293:1293:1293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1294:1294:1294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3082:3082:3082) (3004:3004:3004))
        (PORT clk (2101:2101:2101) (2059:2059:2059))
        (PORT ena (4037:4037:4037) (3934:3934:3934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3770:3770:3770) (3877:3877:3877))
        (PORT d[1] (5469:5469:5469) (5598:5598:5598))
        (PORT d[2] (3376:3376:3376) (3534:3534:3534))
        (PORT d[3] (4374:4374:4374) (4535:4535:4535))
        (PORT d[4] (2458:2458:2458) (2589:2589:2589))
        (PORT d[5] (2401:2401:2401) (2437:2437:2437))
        (PORT d[6] (3825:3825:3825) (3892:3892:3892))
        (PORT d[7] (5518:5518:5518) (5596:5596:5596))
        (PORT d[8] (3937:3937:3937) (4046:4046:4046))
        (PORT d[9] (2430:2430:2430) (2529:2529:2529))
        (PORT d[10] (5021:5021:5021) (5149:5149:5149))
        (PORT d[11] (4664:4664:4664) (4677:4677:4677))
        (PORT d[12] (3926:3926:3926) (4109:4109:4109))
        (PORT clk (2098:2098:2098) (2057:2057:2057))
        (PORT ena (4035:4035:4035) (3931:3931:3931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4246:4246:4246) (4095:4095:4095))
        (PORT clk (2098:2098:2098) (2057:2057:2057))
        (PORT ena (4035:4035:4035) (3931:3931:3931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3532:3532:3532) (3525:3525:3525))
        (PORT clk (2098:2098:2098) (2057:2057:2057))
        (PORT ena (4035:4035:4035) (3931:3931:3931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2731:2731:2731) (2844:2844:2844))
        (PORT clk (2101:2101:2101) (2059:2059:2059))
        (PORT ena (4037:4037:4037) (3934:3934:3934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2059:2059:2059))
        (PORT d[0] (4037:4037:4037) (3934:3934:3934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1270:1270:1270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1271:1271:1271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1271:1271:1271))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1271:1271:1271))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2457:2457:2457) (2519:2519:2519))
        (PORT datab (1318:1318:1318) (1313:1313:1313))
        (PORT datac (2938:2938:2938) (2996:2996:2996))
        (PORT datad (2445:2445:2445) (2428:2428:2428))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3327:3327:3327) (3227:3227:3227))
        (PORT clk (2135:2135:2135) (2093:2093:2093))
        (PORT ena (3640:3640:3640) (3580:3580:3580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3889:3889:3889) (4020:4020:4020))
        (PORT d[1] (6271:6271:6271) (6413:6413:6413))
        (PORT d[2] (2798:2798:2798) (2941:2941:2941))
        (PORT d[3] (5170:5170:5170) (5344:5344:5344))
        (PORT d[4] (2706:2706:2706) (2813:2813:2813))
        (PORT d[5] (2407:2407:2407) (2440:2440:2440))
        (PORT d[6] (4587:4587:4587) (4662:4662:4662))
        (PORT d[7] (5794:5794:5794) (5866:5866:5866))
        (PORT d[8] (4669:4669:4669) (4781:4781:4781))
        (PORT d[9] (3417:3417:3417) (3523:3523:3523))
        (PORT d[10] (4965:4965:4965) (5074:5074:5074))
        (PORT d[11] (5482:5482:5482) (5506:5506:5506))
        (PORT d[12] (4445:4445:4445) (4632:4632:4632))
        (PORT clk (2132:2132:2132) (2091:2091:2091))
        (PORT ena (3638:3638:3638) (3577:3577:3577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4512:4512:4512) (4605:4605:4605))
        (PORT clk (2132:2132:2132) (2091:2091:2091))
        (PORT ena (3638:3638:3638) (3577:3577:3577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4509:4509:4509) (4514:4514:4514))
        (PORT clk (2132:2132:2132) (2091:2091:2091))
        (PORT ena (3638:3638:3638) (3577:3577:3577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2530:2530:2530) (2659:2659:2659))
        (PORT clk (2135:2135:2135) (2093:2093:2093))
        (PORT ena (3640:3640:3640) (3580:3580:3580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2093:2093:2093))
        (PORT d[0] (3640:3640:3640) (3580:3580:3580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2094:2094:2094))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2094:2094:2094))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2094:2094:2094))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2094:2094:2094))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1305:1305:1305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2680:2680:2680) (2736:2736:2736))
        (PORT datab (3178:3178:3178) (3219:3219:3219))
        (PORT datad (1997:1997:1997) (1934:1934:1934))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (2966:2966:2966))
        (PORT clk (2134:2134:2134) (2091:2091:2091))
        (PORT ena (3857:3857:3857) (3789:3789:3789))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4610:4610:4610) (4739:4739:4739))
        (PORT d[1] (6462:6462:6462) (6595:6595:6595))
        (PORT d[2] (2832:2832:2832) (2983:2983:2983))
        (PORT d[3] (4906:4906:4906) (5081:5081:5081))
        (PORT d[4] (2429:2429:2429) (2534:2534:2534))
        (PORT d[5] (2386:2386:2386) (2416:2416:2416))
        (PORT d[6] (4597:4597:4597) (4673:4673:4673))
        (PORT d[7] (5553:5553:5553) (5629:5629:5629))
        (PORT d[8] (4445:4445:4445) (4562:4562:4562))
        (PORT d[9] (3147:3147:3147) (3253:3253:3253))
        (PORT d[10] (4927:4927:4927) (5035:5035:5035))
        (PORT d[11] (5499:5499:5499) (5523:5523:5523))
        (PORT d[12] (4199:4199:4199) (4389:4389:4389))
        (PORT clk (2131:2131:2131) (2089:2089:2089))
        (PORT ena (3855:3855:3855) (3786:3786:3786))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4116:4116:4116) (4093:4093:4093))
        (PORT clk (2131:2131:2131) (2089:2089:2089))
        (PORT ena (3855:3855:3855) (3786:3786:3786))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4297:4297:4297) (4299:4299:4299))
        (PORT clk (2131:2131:2131) (2089:2089:2089))
        (PORT ena (3855:3855:3855) (3786:3786:3786))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2523:2523:2523) (2651:2651:2651))
        (PORT clk (2134:2134:2134) (2091:2091:2091))
        (PORT ena (3857:3857:3857) (3789:3789:3789))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2091:2091:2091))
        (PORT d[0] (3857:3857:3857) (3789:3789:3789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2816:2816:2816) (2734:2734:2734))
        (PORT clk (2134:2134:2134) (2092:2092:2092))
        (PORT ena (3900:3900:3900) (3836:3836:3836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3874:3874:3874) (4019:4019:4019))
        (PORT d[1] (6230:6230:6230) (6368:6368:6368))
        (PORT d[2] (2586:2586:2586) (2736:2736:2736))
        (PORT d[3] (5184:5184:5184) (5355:5355:5355))
        (PORT d[4] (2675:2675:2675) (2780:2780:2780))
        (PORT d[5] (2377:2377:2377) (2407:2407:2407))
        (PORT d[6] (4607:4607:4607) (4684:4684:4684))
        (PORT d[7] (5532:5532:5532) (5604:5604:5604))
        (PORT d[8] (4660:4660:4660) (4771:4771:4771))
        (PORT d[9] (3148:3148:3148) (3254:3254:3254))
        (PORT d[10] (4951:4951:4951) (5059:5059:5059))
        (PORT d[11] (5506:5506:5506) (5531:5531:5531))
        (PORT d[12] (4436:4436:4436) (4624:4624:4624))
        (PORT clk (2131:2131:2131) (2090:2090:2090))
        (PORT ena (3898:3898:3898) (3833:3833:3833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4827:4827:4827) (4834:4834:4834))
        (PORT clk (2131:2131:2131) (2090:2090:2090))
        (PORT ena (3898:3898:3898) (3833:3833:3833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4505:4505:4505) (4510:4510:4510))
        (PORT clk (2131:2131:2131) (2090:2090:2090))
        (PORT ena (3898:3898:3898) (3833:3833:3833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2504:2504:2504) (2630:2630:2630))
        (PORT clk (2134:2134:2134) (2092:2092:2092))
        (PORT ena (3900:3900:3900) (3836:3836:3836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2092:2092:2092))
        (PORT d[0] (3900:3900:3900) (3836:3836:3836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3482:3482:3482) (3438:3438:3438))
        (PORT clk (2091:2091:2091) (2052:2052:2052))
        (PORT ena (4204:4204:4204) (4140:4140:4140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3495:3495:3495) (3620:3620:3620))
        (PORT d[1] (5201:5201:5201) (5323:5323:5323))
        (PORT d[2] (3263:3263:3263) (3464:3464:3464))
        (PORT d[3] (4063:4063:4063) (4227:4227:4227))
        (PORT d[4] (2848:2848:2848) (2999:2999:2999))
        (PORT d[5] (3583:3583:3583) (3664:3664:3664))
        (PORT d[6] (3362:3362:3362) (3429:3429:3429))
        (PORT d[7] (5043:5043:5043) (5129:5129:5129))
        (PORT d[8] (3857:3857:3857) (3943:3943:3943))
        (PORT d[9] (1875:1875:1875) (1965:1965:1965))
        (PORT d[10] (5348:5348:5348) (5499:5499:5499))
        (PORT d[11] (4717:4717:4717) (4745:4745:4745))
        (PORT d[12] (4679:4679:4679) (4881:4881:4881))
        (PORT clk (2088:2088:2088) (2050:2050:2050))
        (PORT ena (4202:4202:4202) (4137:4137:4137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3285:3285:3285) (3288:3288:3288))
        (PORT clk (2088:2088:2088) (2050:2050:2050))
        (PORT ena (4202:4202:4202) (4137:4137:4137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3059:3059:3059) (3044:3044:3044))
        (PORT clk (2088:2088:2088) (2050:2050:2050))
        (PORT ena (4202:4202:4202) (4137:4137:4137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3018:3018:3018) (3149:3149:3149))
        (PORT clk (2091:2091:2091) (2052:2052:2052))
        (PORT ena (4204:4204:4204) (4140:4140:4140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2052:2052:2052))
        (PORT d[0] (4204:4204:4204) (4140:4140:4140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2053:2053:2053))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2053:2053:2053))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2053:2053:2053))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2053:2053:2053))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1263:1263:1263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2433:2433:2433) (2374:2374:2374))
        (PORT clk (2114:2114:2114) (2072:2072:2072))
        (PORT ena (5009:5009:5009) (4926:4926:4926))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4455:4455:4455) (4612:4612:4612))
        (PORT d[1] (6220:6220:6220) (6346:6346:6346))
        (PORT d[2] (2198:2198:2198) (2309:2309:2309))
        (PORT d[3] (4977:4977:4977) (5157:5157:5157))
        (PORT d[4] (3638:3638:3638) (3791:3791:3791))
        (PORT d[5] (4883:4883:4883) (4992:4992:4992))
        (PORT d[6] (4161:4161:4161) (4246:4246:4246))
        (PORT d[7] (5917:5917:5917) (6018:6018:6018))
        (PORT d[8] (3594:3594:3594) (3672:3672:3672))
        (PORT d[9] (3045:3045:3045) (3161:3161:3161))
        (PORT d[10] (6217:6217:6217) (6388:6388:6388))
        (PORT d[11] (4712:4712:4712) (4737:4737:4737))
        (PORT d[12] (5475:5475:5475) (5683:5683:5683))
        (PORT clk (2111:2111:2111) (2070:2070:2070))
        (PORT ena (5007:5007:5007) (4923:4923:4923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3487:3487:3487) (3464:3464:3464))
        (PORT clk (2111:2111:2111) (2070:2070:2070))
        (PORT ena (5007:5007:5007) (4923:4923:4923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3859:3859:3859) (3873:3873:3873))
        (PORT clk (2111:2111:2111) (2070:2070:2070))
        (PORT ena (5007:5007:5007) (4923:4923:4923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2951:2951:2951) (3063:3063:3063))
        (PORT clk (2114:2114:2114) (2072:2072:2072))
        (PORT ena (5009:5009:5009) (4926:4926:4926))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2072:2072:2072))
        (PORT d[0] (5009:5009:5009) (4926:4926:4926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1283:1283:1283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2686:2686:2686) (2743:2743:2743))
        (PORT datab (3179:3179:3179) (3220:3220:3220))
        (PORT datac (2122:2122:2122) (2141:2141:2141))
        (PORT datad (1182:1182:1182) (1149:1149:1149))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2682:2682:2682) (2739:2739:2739))
        (PORT datab (1486:1486:1486) (1477:1477:1477))
        (PORT datac (1995:1995:1995) (1914:1914:1914))
        (PORT datad (157:157:157) (175:175:175))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (573:573:573))
        (PORT datab (190:190:190) (213:213:213))
        (PORT datac (3132:3132:3132) (3160:3160:3160))
        (PORT datad (159:159:159) (178:178:178))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[29\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1024:1024:1024))
        (PORT datab (980:980:980) (1008:1008:1008))
        (PORT datac (1533:1533:1533) (1593:1593:1593))
        (PORT datad (196:196:196) (251:251:251))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[29\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (1264:1264:1264) (1252:1252:1252))
        (PORT datac (1356:1356:1356) (1373:1373:1373))
        (PORT datad (156:156:156) (176:176:176))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[29\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (364:364:364))
        (PORT datac (817:817:817) (823:823:823))
        (PORT datad (158:158:158) (177:177:177))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1765:1765:1765))
        (PORT ena (1607:1607:1607) (1594:1594:1594))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[7\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (628:628:628))
        (PORT datab (670:670:670) (688:688:688))
        (PORT datad (1101:1101:1101) (1125:1125:1125))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1794:1794:1794))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1264:1264:1264) (1241:1241:1241))
        (PORT clrn (1845:1845:1845) (1756:1756:1756))
        (PORT sload (1117:1117:1117) (1161:1161:1161))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[5\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (508:508:508))
        (PORT datab (658:658:658) (680:680:680))
        (PORT datac (955:955:955) (937:937:937))
        (PORT datad (1280:1280:1280) (1271:1271:1271))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1794:1794:1794))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1845:1845:1845) (1756:1756:1756))
        (PORT ena (1428:1428:1428) (1457:1457:1457))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (1029:1029:1029))
        (PORT datab (1799:1799:1799) (1818:1818:1818))
        (PORT datac (1608:1608:1608) (1639:1639:1639))
        (PORT datad (1572:1572:1572) (1589:1589:1589))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal20\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1601:1601:1601) (1627:1627:1627))
        (PORT datad (891:891:891) (930:930:930))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal20\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (628:628:628))
        (PORT datab (877:877:877) (897:897:897))
        (PORT datac (603:603:603) (617:617:617))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|always1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (857:857:857))
        (PORT datab (271:271:271) (342:342:342))
        (PORT datac (576:576:576) (588:588:588))
        (PORT datad (244:244:244) (313:313:313))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (626:626:626))
        (PORT datab (878:878:878) (898:898:898))
        (PORT datac (1051:1051:1051) (1056:1056:1056))
        (PORT datad (178:178:178) (205:205:205))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|src_channel\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (830:830:830))
        (PORT datab (1118:1118:1118) (1151:1151:1151))
        (PORT datac (178:178:178) (200:200:200))
        (PORT datad (175:175:175) (195:195:195))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (1024:1024:1024))
        (PORT datab (1795:1795:1795) (1815:1815:1815))
        (PORT datac (1608:1608:1608) (1639:1639:1639))
        (PORT datad (1568:1568:1568) (1585:1585:1585))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1327:1327:1327))
        (PORT datab (887:887:887) (920:920:920))
        (PORT datad (844:844:844) (860:860:860))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|src_channel\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (648:648:648))
        (PORT datab (1107:1107:1107) (1135:1135:1135))
        (PORT datac (184:184:184) (209:209:209))
        (PORT datad (294:294:294) (296:296:296))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|src_channel\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (243:243:243))
        (PORT datab (591:591:591) (589:589:589))
        (PORT datac (178:178:178) (201:201:201))
        (PORT datad (156:156:156) (176:176:176))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|src_channel\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (214:214:214))
        (PORT datab (187:187:187) (209:209:209))
        (PORT datad (175:175:175) (194:194:194))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src3_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (802:802:802) (791:791:791))
        (PORT datac (556:556:556) (564:564:564))
        (PORT datad (189:189:189) (215:215:215))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (418:418:418))
        (PORT datab (570:570:570) (566:566:566))
        (PORT datac (960:960:960) (944:944:944))
        (PORT datad (1297:1297:1297) (1316:1316:1316))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1112:1112:1112))
        (PORT datab (1841:1841:1841) (1914:1914:1914))
        (PORT datac (1101:1101:1101) (1130:1130:1130))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1197:1197:1197) (1163:1163:1163))
        (PORT datab (206:206:206) (229:229:229))
        (PORT datac (733:733:733) (728:728:728))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entries\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (856:856:856))
        (PORT datab (309:309:309) (392:392:392))
        (PORT datad (180:180:180) (202:202:202))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entries\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1724:1724:1724))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1779:1779:1779) (1699:1699:1699))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (1132:1132:1132) (1175:1175:1175))
        (PORT datac (882:882:882) (926:926:926))
        (PORT datad (1052:1052:1052) (1083:1083:1083))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (588:588:588) (591:591:591))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1811:1811:1811) (1727:1727:1727))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (216:216:216))
        (PORT datab (813:813:813) (800:800:800))
        (PORT datac (581:581:581) (613:613:613))
        (PORT datad (175:175:175) (195:195:195))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1747:1747:1747))
        (PORT asdata (1322:1322:1322) (1305:1305:1305))
        (PORT clrn (1807:1807:1807) (1725:1725:1725))
        (PORT ena (737:737:737) (737:737:737))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent\|m0_write\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1164:1164:1164))
        (PORT datab (1085:1085:1085) (1118:1118:1118))
        (PORT datac (1170:1170:1170) (1133:1133:1133))
        (PORT datad (1025:1025:1025) (1012:1012:1012))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|wr_address\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (607:607:607))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|wr_address)
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1733:1733:1733))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1789:1789:1789) (1710:1710:1710))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[58\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (608:608:608))
        (PORT datad (202:202:202) (259:259:259))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT asdata (648:648:648) (662:662:662))
        (PORT ena (1156:1156:1156) (1150:1150:1150))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[58\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (565:565:565) (576:576:576))
        (PORT datad (202:202:202) (259:259:259))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1157:1157:1157) (1165:1165:1165))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[58\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1087:1087:1087) (1112:1112:1112))
        (PORT datad (194:194:194) (249:249:249))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|active_rnw\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (988:988:988) (966:966:966))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|active_rnw\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (719:719:719))
        (PORT datad (643:643:643) (696:696:696))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|active_rnw\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (878:878:878))
        (PORT datab (188:188:188) (210:210:210))
        (PORT datac (1051:1051:1051) (1049:1049:1049))
        (PORT datad (1236:1236:1236) (1251:1251:1251))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|active_rnw\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (718:718:718))
        (PORT datab (670:670:670) (726:726:726))
        (PORT datac (783:783:783) (766:766:766))
        (PORT datad (523:523:523) (516:516:516))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|active_rnw\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (217:217:217))
        (PORT datab (189:189:189) (212:212:212))
        (PORT datac (698:698:698) (771:771:771))
        (PORT datad (1262:1262:1262) (1281:1281:1281))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_rnw)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1724:1724:1724))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1144:1144:1144) (1140:1140:1140))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector34\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (214:214:214) (275:275:275))
        (PORT datad (190:190:190) (215:215:215))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_next\.000001000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1724:1724:1724))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1780:1780:1780) (1699:1699:1699))
        (PORT sclr (855:855:855) (866:866:866))
        (PORT ena (716:716:716) (717:717:717))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector27\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (800:800:800))
        (PORT datab (195:195:195) (220:220:220))
        (PORT datac (1219:1219:1219) (1197:1197:1197))
        (PORT datad (165:165:165) (187:187:187))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_state\.000001000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1752:1752:1752) (1708:1708:1708))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1767:1767:1767) (1683:1683:1683))
        (PORT ena (713:713:713) (708:708:708))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector39\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (476:476:476))
        (PORT datab (532:532:532) (513:513:513))
        (PORT datac (574:574:574) (601:601:601))
        (PORT datad (728:728:728) (716:716:716))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector39\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (317:317:317))
        (PORT datab (653:653:653) (693:693:693))
        (PORT datac (228:228:228) (292:292:292))
        (PORT datad (799:799:799) (828:828:828))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector39\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (237:237:237))
        (PORT datab (708:708:708) (758:758:758))
        (PORT datac (635:635:635) (672:672:672))
        (PORT datad (156:156:156) (175:175:175))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector39\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (313:313:313))
        (PORT datab (1288:1288:1288) (1298:1298:1298))
        (PORT datac (634:634:634) (671:671:671))
        (PORT datad (612:612:612) (653:653:653))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector39\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (687:687:687))
        (PORT datab (656:656:656) (696:696:696))
        (PORT datac (231:231:231) (295:295:295))
        (PORT datad (158:158:158) (176:176:176))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector39\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (756:756:756))
        (PORT datab (190:190:190) (213:213:213))
        (PORT datac (162:162:162) (184:184:184))
        (PORT datad (402:402:402) (438:438:438))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1752:1752:1752) (1707:1707:1707))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1766:1766:1766) (1682:1682:1682))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector38\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (311:311:311))
        (PORT datab (656:656:656) (696:696:696))
        (PORT datac (232:232:232) (296:296:296))
        (PORT datad (797:797:797) (826:826:826))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector38\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (478:478:478))
        (PORT datab (188:188:188) (210:210:210))
        (PORT datac (602:602:602) (648:648:648))
        (PORT datad (729:729:729) (717:717:717))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector38\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (693:693:693))
        (PORT datab (698:698:698) (746:746:746))
        (PORT datac (634:634:634) (671:671:671))
        (PORT datad (1253:1253:1253) (1263:1263:1263))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector38\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (218:218:218))
        (PORT datab (335:335:335) (339:339:339))
        (PORT datad (160:160:160) (180:180:180))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1752:1752:1752) (1707:1707:1707))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1766:1766:1766) (1682:1682:1682))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector24\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (702:702:702))
        (PORT datad (596:596:596) (617:617:617))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector33\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (330:330:330))
        (PORT datab (253:253:253) (315:315:315))
        (PORT datac (174:174:174) (202:202:202))
        (PORT datad (396:396:396) (443:443:443))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector33\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (864:864:864))
        (PORT datab (188:188:188) (210:210:210))
        (PORT datac (352:352:352) (384:384:384))
        (PORT datad (232:232:232) (292:292:292))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector33\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (331:331:331))
        (PORT datab (188:188:188) (212:212:212))
        (PORT datad (1231:1231:1231) (1240:1240:1240))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector33\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (864:864:864))
        (PORT datab (188:188:188) (210:210:210))
        (PORT datac (578:578:578) (577:577:577))
        (PORT datad (568:568:568) (578:578:578))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_next\.000000001)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1702:1702:1702))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1761:1761:1761) (1678:1678:1678))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector24\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (855:855:855))
        (PORT datab (299:299:299) (378:378:378))
        (PORT datac (276:276:276) (359:359:359))
        (PORT datad (672:672:672) (725:725:725))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector24\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (341:341:341))
        (PORT datab (248:248:248) (307:307:307))
        (PORT datad (548:548:548) (553:553:553))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_state\.000000001)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1702:1702:1702))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1761:1761:1761) (1678:1678:1678))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (460:460:460))
        (PORT datab (431:431:431) (470:470:470))
        (PORT datad (391:391:391) (437:437:437))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_cmd\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1700:1700:1700))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1760:1760:1760) (1677:1677:1677))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (516:516:516))
        (PORT datab (213:213:213) (238:238:238))
        (PORT datac (1247:1247:1247) (1264:1264:1264))
        (PORT datad (352:352:352) (385:385:385))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_cmd\[2\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1701:1701:1701))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1761:1761:1761) (1678:1678:1678))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (458:458:458))
        (PORT datab (430:430:430) (468:468:468))
        (PORT datac (222:222:222) (281:281:281))
        (PORT datad (394:394:394) (439:439:439))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector3\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (193:193:193) (216:216:216))
        (PORT datad (389:389:389) (435:435:435))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_cmd\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1700:1700:1700))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1760:1760:1760) (1677:1677:1677))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector22\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (515:515:515))
        (PORT datab (884:884:884) (903:903:903))
        (PORT datac (1250:1250:1250) (1267:1267:1267))
        (PORT datad (384:384:384) (436:436:436))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|always5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1328:1328:1328))
        (PORT datab (306:306:306) (388:388:388))
        (PORT datac (243:243:243) (309:309:309))
        (PORT datad (266:266:266) (341:341:341))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector22\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (518:518:518))
        (PORT datab (191:191:191) (214:214:214))
        (PORT datac (776:776:776) (804:804:804))
        (PORT datad (592:592:592) (600:600:600))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_cmd\[0\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1701:1701:1701))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1761:1761:1761) (1678:1678:1678))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (227:227:227))
        (PORT datab (363:363:363) (401:401:401))
        (PORT datad (375:375:375) (421:421:421))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_cmd\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1700:1700:1700))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1760:1760:1760) (1677:1677:1677))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector21\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (515:515:515))
        (PORT datab (394:394:394) (442:442:442))
        (PORT datac (1249:1249:1249) (1266:1266:1266))
        (PORT datad (333:333:333) (365:365:365))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector21\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (516:516:516))
        (PORT datab (584:584:584) (588:588:588))
        (PORT datac (160:160:160) (182:182:182))
        (PORT datad (595:595:595) (603:603:603))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_cmd\[1\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1701:1701:1701))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1761:1761:1761) (1678:1678:1678))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (292:292:292))
        (PORT datab (231:231:231) (290:290:290))
        (PORT datac (201:201:201) (258:258:258))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|rd_valid\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1701:1701:1701))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1761:1761:1761) (1678:1678:1678))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|rd_valid\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (809:809:809) (844:844:844))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|rd_valid\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1797:1797:1797) (1717:1717:1717))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|rd_valid\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (197:197:197) (252:252:252))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|rd_valid\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1797:1797:1797) (1717:1717:1717))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1749:1749:1749))
        (PORT asdata (904:904:904) (938:938:938))
        (PORT clrn (1805:1805:1805) (1722:1722:1722))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[7\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1750:1750:1750))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1807:1807:1807) (1723:1723:1723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (649:649:649))
        (PORT datad (1456:1456:1456) (1445:1445:1445))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[6\]\[65\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (156:156:156) (175:175:175))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|always6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (365:365:365))
        (PORT datad (229:229:229) (289:289:289))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[6\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1750:1750:1750))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1807:1807:1807) (1723:1723:1723))
        (PORT ena (1086:1086:1086) (1053:1053:1053))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (419:419:419))
        (PORT datac (1284:1284:1284) (1291:1291:1291))
        (PORT datad (378:378:378) (416:416:416))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|always5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (329:329:329))
        (PORT datac (254:254:254) (326:326:326))
        (PORT datad (260:260:260) (330:330:330))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[5\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1749:1749:1749))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1806:1806:1806) (1722:1722:1722))
        (PORT ena (901:901:901) (888:888:888))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (1048:1048:1048))
        (PORT datac (380:380:380) (423:423:423))
        (PORT datad (530:530:530) (553:553:553))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|always4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (637:637:637) (678:678:678))
        (PORT datac (609:609:609) (652:652:652))
        (PORT datad (619:619:619) (656:656:656))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[4\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1796:1796:1796) (1714:1714:1714))
        (PORT ena (741:741:741) (756:756:756))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1044:1044:1044))
        (PORT datab (230:230:230) (289:289:289))
        (PORT datad (622:622:622) (660:660:660))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|always3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (690:690:690))
        (PORT datab (857:857:857) (870:870:870))
        (PORT datad (607:607:607) (645:645:645))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[3\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1796:1796:1796) (1714:1714:1714))
        (PORT ena (717:717:717) (716:716:716))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (636:636:636))
        (PORT datab (1277:1277:1277) (1269:1269:1269))
        (PORT datad (792:792:792) (805:805:805))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (363:363:363))
        (PORT datab (278:278:278) (350:350:350))
        (PORT datac (369:369:369) (414:414:414))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[2\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1746:1746:1746))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1794:1794:1794) (1710:1710:1710))
        (PORT ena (1121:1121:1121) (1107:1107:1107))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (374:374:374) (415:415:415))
        (PORT datac (1251:1251:1251) (1243:1243:1243))
        (PORT datad (198:198:198) (253:253:253))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (371:371:371))
        (PORT datac (254:254:254) (326:326:326))
        (PORT datad (226:226:226) (286:286:286))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1746:1746:1746))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1794:1794:1794) (1710:1710:1710))
        (PORT ena (1076:1076:1076) (1054:1054:1054))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1313:1313:1313) (1318:1318:1318))
        (PORT datac (363:363:363) (401:401:401))
        (PORT datad (559:559:559) (596:596:596))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (254:254:254) (326:326:326))
        (PORT datad (260:260:260) (330:330:330))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1749:1749:1749))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1806:1806:1806) (1722:1722:1722))
        (PORT ena (868:868:868) (845:845:845))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_005\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (893:893:893))
        (PORT datab (903:903:903) (942:942:942))
        (PORT datac (807:807:807) (840:840:840))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (549:549:549) (693:693:693))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1677:1677:1677) (1676:1676:1676))
        (PORT d (537:537:537) (533:533:533))
        (PORT clrn (1948:1948:1948) (1933:1933:1933))
        (IOPATH (posedge clk) q (525:525:525) (475:475:475))
        (IOPATH (negedge clrn) q (629:629:629) (579:579:579))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (84:84:84))
      (HOLD d (posedge clk) (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|data_out\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (223:223:223) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|leds\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1802:1802:1802) (1719:1719:1719))
        (PORT ena (1906:1906:1906) (1842:1842:1842))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|readdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1742:1742:1742) (1816:1816:1816))
        (PORT datab (1297:1297:1297) (1314:1314:1314))
        (PORT datad (215:215:215) (271:271:271))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1802:1802:1802) (1719:1719:1719))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (546:546:546))
        (PORT datab (1784:1784:1784) (1787:1787:1787))
        (PORT datac (1484:1484:1484) (1570:1570:1570))
        (PORT datad (196:196:196) (251:251:251))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2234:2234:2234) (2200:2200:2200))
        (PORT clk (2072:2072:2072) (2032:2032:2032))
        (PORT ena (7772:7772:7772) (7723:7723:7723))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4726:4726:4726) (4905:4905:4905))
        (PORT d[1] (5048:5048:5048) (5125:5125:5125))
        (PORT d[2] (1969:1969:1969) (2056:2056:2056))
        (PORT d[3] (3046:3046:3046) (3122:3122:3122))
        (PORT d[4] (1635:1635:1635) (1716:1716:1716))
        (PORT d[5] (3132:3132:3132) (3119:3119:3119))
        (PORT d[6] (5676:5676:5676) (5910:5910:5910))
        (PORT d[7] (2462:2462:2462) (2437:2437:2437))
        (PORT d[8] (2997:2997:2997) (3047:3047:3047))
        (PORT d[9] (2554:2554:2554) (2695:2695:2695))
        (PORT d[10] (4666:4666:4666) (4744:4744:4744))
        (PORT d[11] (3699:3699:3699) (3797:3797:3797))
        (PORT d[12] (3511:3511:3511) (3658:3658:3658))
        (PORT clk (2069:2069:2069) (2030:2030:2030))
        (PORT ena (7770:7770:7770) (7720:7720:7720))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5319:5319:5319) (5358:5358:5358))
        (PORT clk (2069:2069:2069) (2030:2030:2030))
        (PORT ena (7770:7770:7770) (7720:7720:7720))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3020:3020:3020) (3022:3022:3022))
        (PORT clk (2069:2069:2069) (2030:2030:2030))
        (PORT ena (7770:7770:7770) (7720:7720:7720))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2377:2377:2377) (2334:2334:2334))
        (PORT clk (2072:2072:2072) (2032:2032:2032))
        (PORT ena (7772:7772:7772) (7723:7723:7723))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2032:2032:2032))
        (PORT d[0] (7772:7772:7772) (7723:7723:7723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2033:2033:2033))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2033:2033:2033))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2033:2033:2033))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2033:2033:2033))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1243:1243:1243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1244:1244:1244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1244:1244:1244))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1244:1244:1244))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1188:1188:1188) (1208:1208:1208))
        (PORT clk (2124:2124:2124) (2084:2084:2084))
        (PORT ena (2268:2268:2268) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3437:3437:3437) (3521:3521:3521))
        (PORT d[1] (1364:1364:1364) (1379:1379:1379))
        (PORT d[2] (1879:1879:1879) (1888:1888:1888))
        (PORT d[3] (3620:3620:3620) (3707:3707:3707))
        (PORT d[4] (2104:2104:2104) (2167:2167:2167))
        (PORT d[5] (1297:1297:1297) (1294:1294:1294))
        (PORT d[6] (2795:2795:2795) (2838:2838:2838))
        (PORT d[7] (2099:2099:2099) (2120:2120:2120))
        (PORT d[8] (2860:2860:2860) (2889:2889:2889))
        (PORT d[9] (3290:3290:3290) (3438:3438:3438))
        (PORT d[10] (1441:1441:1441) (1473:1473:1473))
        (PORT d[11] (1398:1398:1398) (1403:1403:1403))
        (PORT d[12] (3334:3334:3334) (3424:3424:3424))
        (PORT clk (2121:2121:2121) (2082:2082:2082))
        (PORT ena (2266:2266:2266) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1330:1330:1330) (1240:1240:1240))
        (PORT clk (2121:2121:2121) (2082:2082:2082))
        (PORT ena (2266:2266:2266) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3136:3136:3136) (3163:3163:3163))
        (PORT clk (2121:2121:2121) (2082:2082:2082))
        (PORT ena (2266:2266:2266) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1270:1270:1270) (1259:1259:1259))
        (PORT clk (2124:2124:2124) (2084:2084:2084))
        (PORT ena (2268:2268:2268) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2084:2084:2084))
        (PORT d[0] (2268:2268:2268) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1296:1296:1296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2212:2212:2212) (2169:2169:2169))
        (PORT clk (2077:2077:2077) (2038:2038:2038))
        (PORT ena (7516:7516:7516) (7468:7468:7468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4773:4773:4773) (4953:4953:4953))
        (PORT d[1] (5032:5032:5032) (5109:5109:5109))
        (PORT d[2] (2469:2469:2469) (2558:2558:2558))
        (PORT d[3] (3055:3055:3055) (3121:3121:3121))
        (PORT d[4] (1642:1642:1642) (1722:1722:1722))
        (PORT d[5] (3074:3074:3074) (3058:3058:3058))
        (PORT d[6] (6127:6127:6127) (6357:6357:6357))
        (PORT d[7] (2489:2489:2489) (2466:2466:2466))
        (PORT d[8] (3256:3256:3256) (3309:3309:3309))
        (PORT d[9] (2779:2779:2779) (2918:2918:2918))
        (PORT d[10] (4658:4658:4658) (4740:4740:4740))
        (PORT d[11] (3513:3513:3513) (3634:3634:3634))
        (PORT d[12] (3742:3742:3742) (3892:3892:3892))
        (PORT clk (2074:2074:2074) (2036:2036:2036))
        (PORT ena (7514:7514:7514) (7465:7465:7465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4024:4024:4024) (4040:4040:4040))
        (PORT clk (2074:2074:2074) (2036:2036:2036))
        (PORT ena (7514:7514:7514) (7465:7465:7465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3031:3031:3031) (3034:3034:3034))
        (PORT clk (2074:2074:2074) (2036:2036:2036))
        (PORT ena (7514:7514:7514) (7465:7465:7465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2372:2372:2372) (2329:2329:2329))
        (PORT clk (2077:2077:2077) (2038:2038:2038))
        (PORT ena (7516:7516:7516) (7468:7468:7468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2038:2038:2038))
        (PORT d[0] (7516:7516:7516) (7468:7468:7468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2039:2039:2039))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2039:2039:2039))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2039:2039:2039))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2039:2039:2039))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1250:1250:1250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2592:2592:2592) (2600:2600:2600))
        (PORT clk (2115:2115:2115) (2080:2080:2080))
        (PORT ena (7546:7546:7546) (7463:7463:7463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3895:3895:3895) (4048:4048:4048))
        (PORT d[1] (4122:4122:4122) (4166:4166:4166))
        (PORT d[2] (2959:2959:2959) (3071:3071:3071))
        (PORT d[3] (2892:2892:2892) (2932:2932:2932))
        (PORT d[4] (3030:3030:3030) (3107:3107:3107))
        (PORT d[5] (3731:3731:3731) (3683:3683:3683))
        (PORT d[6] (5727:5727:5727) (5916:5916:5916))
        (PORT d[7] (6571:6571:6571) (6668:6668:6668))
        (PORT d[8] (3563:3563:3563) (3645:3645:3645))
        (PORT d[9] (3456:3456:3456) (3601:3601:3601))
        (PORT d[10] (5092:5092:5092) (5240:5240:5240))
        (PORT d[11] (3157:3157:3157) (3246:3246:3246))
        (PORT d[12] (3781:3781:3781) (3929:3929:3929))
        (PORT clk (2112:2112:2112) (2078:2078:2078))
        (PORT ena (7544:7544:7544) (7460:7460:7460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3277:3277:3277) (3212:3212:3212))
        (PORT clk (2112:2112:2112) (2078:2078:2078))
        (PORT ena (7544:7544:7544) (7460:7460:7460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2755:2755:2755) (2754:2754:2754))
        (PORT clk (2112:2112:2112) (2078:2078:2078))
        (PORT ena (7544:7544:7544) (7460:7460:7460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4668:4668:4668) (4622:4622:4622))
        (PORT clk (2115:2115:2115) (2080:2080:2080))
        (PORT ena (7546:7546:7546) (7463:7463:7463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2080:2080:2080))
        (PORT d[0] (7546:7546:7546) (7463:7463:7463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1291:1291:1291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1292:1292:1292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1459:1459:1459) (1436:1436:1436))
        (PORT datab (1803:1803:1803) (1793:1793:1793))
        (PORT datac (1101:1101:1101) (1140:1140:1140))
        (PORT datad (1533:1533:1533) (1559:1559:1559))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1292:1292:1292) (1292:1292:1292))
        (PORT datab (989:989:989) (966:966:966))
        (PORT datac (161:161:161) (183:183:183))
        (PORT datad (1535:1535:1535) (1560:1560:1560))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2271:2271:2271) (2243:2243:2243))
        (PORT clk (2111:2111:2111) (2071:2071:2071))
        (PORT ena (7251:7251:7251) (7209:7209:7209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5541:5541:5541) (5717:5717:5717))
        (PORT d[1] (5295:5295:5295) (5371:5371:5371))
        (PORT d[2] (1849:1849:1849) (1921:1921:1921))
        (PORT d[3] (2839:2839:2839) (2869:2869:2869))
        (PORT d[4] (1894:1894:1894) (1977:1977:1977))
        (PORT d[5] (2556:2556:2556) (2532:2532:2532))
        (PORT d[6] (6416:6416:6416) (6650:6650:6650))
        (PORT d[7] (2999:2999:2999) (2983:2983:2983))
        (PORT d[8] (3524:3524:3524) (3583:3583:3583))
        (PORT d[9] (2503:2503:2503) (2639:2639:2639))
        (PORT d[10] (5160:5160:5160) (5252:5252:5252))
        (PORT d[11] (3205:3205:3205) (3303:3303:3303))
        (PORT d[12] (4076:4076:4076) (4235:4235:4235))
        (PORT clk (2108:2108:2108) (2069:2069:2069))
        (PORT ena (7249:7249:7249) (7206:7206:7206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3983:3983:3983) (3964:3964:3964))
        (PORT clk (2108:2108:2108) (2069:2069:2069))
        (PORT ena (7249:7249:7249) (7206:7206:7206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3049:3049:3049) (3059:3059:3059))
        (PORT clk (2108:2108:2108) (2069:2069:2069))
        (PORT ena (7249:7249:7249) (7206:7206:7206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1900:1900:1900) (1860:1860:1860))
        (PORT clk (2111:2111:2111) (2071:2071:2071))
        (PORT ena (7251:7251:7251) (7209:7209:7209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2071:2071:2071))
        (PORT d[0] (7251:7251:7251) (7209:7209:7209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1282:1282:1282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1283:1283:1283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1199:1199:1199))
        (PORT datab (1133:1133:1133) (1174:1174:1174))
        (PORT datad (1534:1534:1534) (1559:1559:1559))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1420:1420:1420) (1440:1440:1440))
        (PORT clk (2131:2131:2131) (2094:2094:2094))
        (PORT ena (2252:2252:2252) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3720:3720:3720) (3813:3813:3813))
        (PORT d[1] (1122:1122:1122) (1135:1135:1135))
        (PORT d[2] (832:832:832) (835:835:835))
        (PORT d[3] (2056:2056:2056) (2047:2047:2047))
        (PORT d[4] (2339:2339:2339) (2407:2407:2407))
        (PORT d[5] (764:764:764) (754:754:754))
        (PORT d[6] (2839:2839:2839) (2888:2888:2888))
        (PORT d[7] (2338:2338:2338) (2360:2360:2360))
        (PORT d[8] (2881:2881:2881) (2913:2913:2913))
        (PORT d[9] (3585:3585:3585) (3738:3738:3738))
        (PORT d[10] (1110:1110:1110) (1129:1129:1129))
        (PORT d[11] (878:878:878) (885:885:885))
        (PORT d[12] (3626:3626:3626) (3717:3717:3717))
        (PORT clk (2128:2128:2128) (2092:2092:2092))
        (PORT ena (2250:2250:2250) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1565:1565:1565) (1501:1501:1501))
        (PORT clk (2128:2128:2128) (2092:2092:2092))
        (PORT ena (2250:2250:2250) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3156:3156:3156) (3184:3184:3184))
        (PORT clk (2128:2128:2128) (2092:2092:2092))
        (PORT ena (2250:2250:2250) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1053:1053:1053) (1048:1048:1048))
        (PORT clk (2131:2131:2131) (2094:2094:2094))
        (PORT ena (2252:2252:2252) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2094:2094:2094))
        (PORT d[0] (2252:2252:2252) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2095:2095:2095))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2095:2095:2095))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2095:2095:2095))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2095:2095:2095))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1305:1305:1305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1306:1306:1306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1244:1244:1244))
        (PORT datab (734:734:734) (709:709:709))
        (PORT datac (1104:1104:1104) (1143:1143:1143))
        (PORT datad (1535:1535:1535) (1560:1560:1560))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (215:215:215))
        (PORT datab (188:188:188) (211:211:211))
        (PORT datac (1303:1303:1303) (1344:1344:1344))
        (PORT datad (157:157:157) (175:175:175))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_readdata\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (623:623:623) (632:632:632))
        (PORT datad (559:559:559) (583:583:583))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (843:843:843))
        (PORT datab (686:686:686) (740:740:740))
        (PORT datac (865:865:865) (908:908:908))
        (PORT datad (508:508:508) (501:501:501))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT asdata (942:942:942) (985:985:985))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[5\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (297:297:297))
        (PORT datab (866:866:866) (876:876:876))
        (PORT datad (863:863:863) (878:878:878))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (216:216:216))
        (PORT datab (1556:1556:1556) (1551:1551:1551))
        (PORT datac (1448:1448:1448) (1402:1402:1402))
        (PORT datad (928:928:928) (891:891:891))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data_nxt\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (757:757:757))
        (PORT datab (962:962:962) (932:932:932))
        (PORT datac (592:592:592) (629:629:629))
        (PORT datad (806:806:806) (802:802:802))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1801:1801:1801))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1849:1849:1849) (1764:1764:1764))
        (PORT ena (1142:1142:1142) (1129:1129:1129))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1709:1709:1709) (1744:1744:1744))
        (PORT datab (1033:1033:1033) (1042:1042:1042))
        (PORT datac (1017:1017:1017) (1012:1012:1012))
        (PORT datad (970:970:970) (984:984:984))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[10\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1119:1119:1119) (1155:1155:1155))
        (PORT datab (1362:1362:1362) (1405:1405:1405))
        (PORT datac (1296:1296:1296) (1296:1296:1296))
        (PORT datad (794:794:794) (794:794:794))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1794:1794:1794))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1844:1844:1844) (1755:1755:1755))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~35)
    (DELAY
      (ABSOLUTE
        (PORT datac (1540:1540:1540) (1552:1552:1552))
        (PORT datad (203:203:203) (259:259:259))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[10\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1575:1575:1575) (1607:1607:1607))
        (PORT datab (330:330:330) (331:331:331))
        (PORT datad (164:164:164) (186:186:186))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1794:1794:1794))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (929:929:929) (956:956:956))
        (PORT clrn (1844:1844:1844) (1755:1755:1755))
        (PORT sclr (1336:1336:1336) (1394:1394:1394))
        (PORT sload (1380:1380:1380) (1440:1440:1440))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[46\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1331:1331:1331))
        (PORT datab (908:908:908) (962:962:962))
        (PORT datac (838:838:838) (859:859:859))
        (PORT datad (1262:1262:1262) (1275:1275:1275))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1266:1266:1266))
        (PORT datab (1370:1370:1370) (1387:1387:1387))
        (PORT datac (351:351:351) (364:364:364))
        (PORT datad (1167:1167:1167) (1230:1230:1230))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT asdata (1365:1365:1365) (1379:1379:1379))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[28\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1479:1479:1479) (1528:1528:1528))
        (PORT datab (823:823:823) (812:812:812))
        (PORT datac (200:200:200) (256:256:256))
        (PORT datad (843:843:843) (861:861:861))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[28\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (623:623:623))
        (PORT datab (531:531:531) (522:522:522))
        (PORT datac (1781:1781:1781) (1725:1725:1725))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[28\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (839:839:839) (841:841:841))
        (PORT datac (649:649:649) (683:683:683))
        (PORT datad (313:313:313) (313:313:313))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1766:1766:1766))
        (PORT ena (1902:1902:1902) (1897:1897:1897))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (606:606:606))
        (PORT datab (672:672:672) (690:690:690))
        (PORT datad (881:881:881) (919:919:919))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1794:1794:1794))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1625:1625:1625) (1609:1609:1609))
        (PORT clrn (1845:1845:1845) (1756:1756:1756))
        (PORT sload (1117:1117:1117) (1161:1161:1161))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (633:633:633))
        (PORT datab (596:596:596) (632:632:632))
        (PORT datac (214:214:214) (278:278:278))
        (PORT datad (579:579:579) (612:612:612))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (594:594:594))
        (PORT datab (724:724:724) (783:783:783))
        (PORT datad (304:304:304) (306:306:306))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1796:1796:1796))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1560:1560:1560) (1548:1548:1548))
        (PORT clrn (1846:1846:1846) (1757:1757:1757))
        (PORT sclr (1670:1670:1670) (1696:1696:1696))
        (PORT sload (1165:1165:1165) (1258:1258:1258))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_readdata\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (622:622:622))
        (PORT datad (612:612:612) (625:625:625))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (843:843:843))
        (PORT datab (686:686:686) (740:740:740))
        (PORT datac (865:865:865) (909:909:909))
        (PORT datad (1150:1150:1150) (1182:1182:1182))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT asdata (897:897:897) (932:932:932))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (298:298:298))
        (PORT datab (864:864:864) (874:874:874))
        (PORT datad (859:859:859) (874:874:874))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2515:2515:2515) (2508:2508:2508))
        (PORT clk (2061:2061:2061) (2025:2025:2025))
        (PORT ena (4349:4349:4349) (4249:4249:4249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3189:3189:3189) (3284:3284:3284))
        (PORT d[1] (4929:4929:4929) (5045:5045:5045))
        (PORT d[2] (2534:2534:2534) (2682:2682:2682))
        (PORT d[3] (3949:3949:3949) (4082:4082:4082))
        (PORT d[4] (4018:4018:4018) (4211:4211:4211))
        (PORT d[5] (3330:3330:3330) (3440:3440:3440))
        (PORT d[6] (3501:3501:3501) (3536:3536:3536))
        (PORT d[7] (4208:4208:4208) (4267:4267:4267))
        (PORT d[8] (4217:4217:4217) (4350:4350:4350))
        (PORT d[9] (2071:2071:2071) (2153:2153:2153))
        (PORT d[10] (3165:3165:3165) (3175:3175:3175))
        (PORT d[11] (3281:3281:3281) (3255:3255:3255))
        (PORT d[12] (4028:4028:4028) (4168:4168:4168))
        (PORT clk (2058:2058:2058) (2023:2023:2023))
        (PORT ena (4347:4347:4347) (4246:4246:4246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3438:3438:3438) (3362:3362:3362))
        (PORT clk (2058:2058:2058) (2023:2023:2023))
        (PORT ena (4347:4347:4347) (4246:4246:4246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2922:2922:2922) (2900:2900:2900))
        (PORT clk (2058:2058:2058) (2023:2023:2023))
        (PORT ena (4347:4347:4347) (4246:4246:4246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5522:5522:5522) (5533:5533:5533))
        (PORT clk (2061:2061:2061) (2025:2025:2025))
        (PORT ena (4349:4349:4349) (4249:4249:4249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2025:2025:2025))
        (PORT d[0] (4349:4349:4349) (4249:4249:4249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1236:1236:1236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1237:1237:1237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2462:2462:2462) (2525:2525:2525))
        (PORT datab (2975:2975:2975) (3029:3029:3029))
        (PORT datac (1082:1082:1082) (1087:1087:1087))
        (PORT datad (1495:1495:1495) (1474:1474:1474))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (357:357:357) (365:365:365))
        (PORT clk (2091:2091:2091) (2059:2059:2059))
        (PORT ena (3237:3237:3237) (3193:3193:3193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (613:613:613) (608:608:608))
        (PORT d[1] (2543:2543:2543) (2529:2529:2529))
        (PORT d[2] (1361:1361:1361) (1373:1373:1373))
        (PORT d[3] (1330:1330:1330) (1316:1316:1316))
        (PORT d[4] (1967:1967:1967) (1989:1989:1989))
        (PORT d[5] (1119:1119:1119) (1137:1137:1137))
        (PORT d[6] (2439:2439:2439) (2449:2449:2449))
        (PORT d[7] (1585:1585:1585) (1591:1591:1591))
        (PORT d[8] (1520:1520:1520) (1494:1494:1494))
        (PORT d[9] (3419:3419:3419) (3592:3592:3592))
        (PORT d[10] (2675:2675:2675) (2679:2679:2679))
        (PORT d[11] (3186:3186:3186) (3185:3185:3185))
        (PORT d[12] (1593:1593:1593) (1591:1591:1591))
        (PORT clk (2088:2088:2088) (2057:2057:2057))
        (PORT ena (3235:3235:3235) (3190:3190:3190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1706:1706:1706) (1616:1616:1616))
        (PORT clk (2088:2088:2088) (2057:2057:2057))
        (PORT ena (3235:3235:3235) (3190:3190:3190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1482:1482:1482) (1401:1401:1401))
        (PORT clk (2088:2088:2088) (2057:2057:2057))
        (PORT ena (3235:3235:3235) (3190:3190:3190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (839:839:839) (836:836:836))
        (PORT clk (2091:2091:2091) (2059:2059:2059))
        (PORT ena (3237:3237:3237) (3193:3193:3193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2059:2059:2059))
        (PORT d[0] (3237:3237:3237) (3193:3193:3193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2092:2092:2092) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1270:1270:1270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1271:1271:1271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1271:1271:1271))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1271:1271:1271))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2462:2462:2462) (2524:2524:2524))
        (PORT datab (1354:1354:1354) (1365:1365:1365))
        (PORT datac (2940:2940:2940) (2998:2998:2998))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3167:3167:3167) (3142:3142:3142))
        (PORT clk (2079:2079:2079) (2037:2037:2037))
        (PORT ena (4057:4057:4057) (3946:3946:3946))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3229:3229:3229) (3334:3334:3334))
        (PORT d[1] (5635:5635:5635) (5731:5731:5731))
        (PORT d[2] (3050:3050:3050) (3195:3195:3195))
        (PORT d[3] (3751:3751:3751) (3888:3888:3888))
        (PORT d[4] (3699:3699:3699) (3872:3872:3872))
        (PORT d[5] (3692:3692:3692) (3813:3813:3813))
        (PORT d[6] (4060:4060:4060) (4133:4133:4133))
        (PORT d[7] (4176:4176:4176) (4230:4230:4230))
        (PORT d[8] (3920:3920:3920) (4045:4045:4045))
        (PORT d[9] (2659:2659:2659) (2745:2745:2745))
        (PORT d[10] (3737:3737:3737) (3772:3772:3772))
        (PORT d[11] (3840:3840:3840) (3982:3982:3982))
        (PORT d[12] (3813:3813:3813) (3961:3961:3961))
        (PORT clk (2076:2076:2076) (2035:2035:2035))
        (PORT ena (4055:4055:4055) (3943:3943:3943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3522:3522:3522) (3492:3492:3492))
        (PORT clk (2076:2076:2076) (2035:2035:2035))
        (PORT ena (4055:4055:4055) (3943:3943:3943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2974:2974:2974) (2948:2948:2948))
        (PORT clk (2076:2076:2076) (2035:2035:2035))
        (PORT ena (4055:4055:4055) (3943:3943:3943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5055:5055:5055) (5066:5066:5066))
        (PORT clk (2079:2079:2079) (2037:2037:2037))
        (PORT ena (4057:4057:4057) (3946:3946:3946))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2037:2037:2037))
        (PORT d[0] (4057:4057:4057) (3946:3946:3946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2038:2038:2038))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2038:2038:2038))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2038:2038:2038))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2038:2038:2038))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1248:1248:1248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3202:3202:3202) (3271:3271:3271))
        (PORT clk (2119:2119:2119) (2075:2075:2075))
        (PORT ena (5315:5315:5315) (5352:5352:5352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3042:3042:3042) (3104:3104:3104))
        (PORT d[1] (5068:5068:5068) (5149:5149:5149))
        (PORT d[2] (2251:2251:2251) (2366:2366:2366))
        (PORT d[3] (3652:3652:3652) (3763:3763:3763))
        (PORT d[4] (3075:3075:3075) (3220:3220:3220))
        (PORT d[5] (5958:5958:5958) (5899:5899:5899))
        (PORT d[6] (4572:4572:4572) (4719:4719:4719))
        (PORT d[7] (4041:4041:4041) (4056:4056:4056))
        (PORT d[8] (3302:3302:3302) (3372:3372:3372))
        (PORT d[9] (2128:2128:2128) (2219:2219:2219))
        (PORT d[10] (3576:3576:3576) (3576:3576:3576))
        (PORT d[11] (3190:3190:3190) (3294:3294:3294))
        (PORT d[12] (3800:3800:3800) (3947:3947:3947))
        (PORT clk (2116:2116:2116) (2073:2073:2073))
        (PORT ena (5313:5313:5313) (5349:5349:5349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3917:3917:3917) (3905:3905:3905))
        (PORT clk (2116:2116:2116) (2073:2073:2073))
        (PORT ena (5313:5313:5313) (5349:5349:5349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3782:3782:3782) (3832:3832:3832))
        (PORT clk (2116:2116:2116) (2073:2073:2073))
        (PORT ena (5313:5313:5313) (5349:5349:5349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3921:3921:3921) (3884:3884:3884))
        (PORT clk (2119:2119:2119) (2075:2075:2075))
        (PORT ena (5315:5315:5315) (5352:5352:5352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2075:2075:2075))
        (PORT d[0] (5315:5315:5315) (5352:5352:5352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1286:1286:1286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1287:1287:1287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2770:2770:2770) (2767:2767:2767))
        (PORT clk (2083:2083:2083) (2041:2041:2041))
        (PORT ena (4006:4006:4006) (3918:3918:3918))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3477:3477:3477) (3579:3579:3579))
        (PORT d[1] (5394:5394:5394) (5484:5484:5484))
        (PORT d[2] (2794:2794:2794) (2932:2932:2932))
        (PORT d[3] (4042:4042:4042) (4184:4184:4184))
        (PORT d[4] (3959:3959:3959) (4135:4135:4135))
        (PORT d[5] (3704:3704:3704) (3824:3824:3824))
        (PORT d[6] (3779:3779:3779) (3846:3846:3846))
        (PORT d[7] (4434:4434:4434) (4486:4486:4486))
        (PORT d[8] (3698:3698:3698) (3817:3817:3817))
        (PORT d[9] (2396:2396:2396) (2483:2483:2483))
        (PORT d[10] (3790:3790:3790) (3828:3828:3828))
        (PORT d[11] (4084:4084:4084) (4231:4231:4231))
        (PORT d[12] (3849:3849:3849) (3998:3998:3998))
        (PORT clk (2080:2080:2080) (2039:2039:2039))
        (PORT ena (4004:4004:4004) (3915:3915:3915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2887:2887:2887) (2832:2832:2832))
        (PORT clk (2080:2080:2080) (2039:2039:2039))
        (PORT ena (4004:4004:4004) (3915:3915:3915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2929:2929:2929) (2889:2889:2889))
        (PORT clk (2080:2080:2080) (2039:2039:2039))
        (PORT ena (4004:4004:4004) (3915:3915:3915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5274:5274:5274) (5279:5279:5279))
        (PORT clk (2083:2083:2083) (2041:2041:2041))
        (PORT ena (4006:4006:4006) (3918:3918:3918))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2041:2041:2041))
        (PORT d[0] (4006:4006:4006) (3918:3918:3918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2042:2042:2042))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2042:2042:2042))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2042:2042:2042))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2042:2042:2042))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1252:1252:1252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1253:1253:1253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2456:2456:2456) (2518:2518:2518))
        (PORT datab (2885:2885:2885) (2840:2840:2840))
        (PORT datac (2938:2938:2938) (2995:2995:2995))
        (PORT datad (1945:1945:1945) (1978:1978:1978))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3078:3078:3078) (3086:3086:3086))
        (PORT clk (2131:2131:2131) (2086:2086:2086))
        (PORT ena (3986:3986:3986) (3888:3888:3888))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2859:2859:2859) (2933:2933:2933))
        (PORT d[1] (5338:5338:5338) (5428:5428:5428))
        (PORT d[2] (2191:2191:2191) (2284:2284:2284))
        (PORT d[3] (4252:4252:4252) (4403:4403:4403))
        (PORT d[4] (3619:3619:3619) (3754:3754:3754))
        (PORT d[5] (3711:3711:3711) (3830:3830:3830))
        (PORT d[6] (3944:3944:3944) (4046:4046:4046))
        (PORT d[7] (4166:4166:4166) (4218:4218:4218))
        (PORT d[8] (3205:3205:3205) (3252:3252:3252))
        (PORT d[9] (2044:2044:2044) (2122:2122:2122))
        (PORT d[10] (2802:2802:2802) (2856:2856:2856))
        (PORT d[11] (3757:3757:3757) (3877:3877:3877))
        (PORT d[12] (3535:3535:3535) (3686:3686:3686))
        (PORT clk (2128:2128:2128) (2084:2084:2084))
        (PORT ena (3984:3984:3984) (3885:3885:3885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3376:3376:3376) (3339:3339:3339))
        (PORT clk (2128:2128:2128) (2084:2084:2084))
        (PORT ena (3984:3984:3984) (3885:3885:3885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3027:3027:3027) (3037:3037:3037))
        (PORT clk (2128:2128:2128) (2084:2084:2084))
        (PORT ena (3984:3984:3984) (3885:3885:3885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4673:4673:4673) (4650:4650:4650))
        (PORT clk (2131:2131:2131) (2086:2086:2086))
        (PORT ena (3986:3986:3986) (3888:3888:3888))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2086:2086:2086))
        (PORT d[0] (3986:3986:3986) (3888:3888:3888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1297:1297:1297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2457:2457:2457) (2518:2518:2518))
        (PORT datab (1576:1576:1576) (1585:1585:1585))
        (PORT datac (160:160:160) (181:181:181))
        (PORT datad (2183:2183:2183) (2220:2220:2220))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (220:220:220))
        (PORT datab (190:190:190) (213:213:213))
        (PORT datac (2910:2910:2910) (2946:2946:2946))
        (PORT datad (157:157:157) (175:175:175))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|leds\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1754:1754:1754))
        (PORT asdata (910:910:910) (945:945:945))
        (PORT clrn (1810:1810:1810) (1726:1726:1726))
        (PORT ena (1732:1732:1732) (1687:1687:1687))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|readdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1404:1404:1404))
        (PORT datab (1652:1652:1652) (1697:1697:1697))
        (PORT datad (974:974:974) (987:987:987))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1802:1802:1802) (1719:1719:1719))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (561:561:561) (703:703:703))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1672:1672:1672) (1685:1685:1685))
        (PORT d (524:524:524) (521:521:521))
        (PORT clrn (1894:1894:1894) (1866:1866:1866))
        (IOPATH (posedge clk) q (516:516:516) (470:470:470))
        (IOPATH (negedge clrn) q (620:620:620) (574:574:574))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (84:84:84))
      (HOLD d (posedge clk) (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[4\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1641:1641:1641) (1650:1650:1650))
        (PORT datab (1362:1362:1362) (1373:1373:1373))
        (PORT datac (572:572:572) (602:602:602))
        (PORT datad (1795:1795:1795) (1861:1861:1861))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (495:495:495))
        (PORT datab (870:870:870) (873:873:873))
        (PORT datac (1033:1033:1033) (1034:1034:1034))
        (PORT datad (160:160:160) (179:179:179))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data_nxt\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1132:1132:1132) (1154:1154:1154))
        (PORT datab (1030:1030:1030) (1014:1014:1014))
        (PORT datac (391:391:391) (411:411:411))
        (PORT datad (359:359:359) (398:398:398))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1849:1849:1849) (1761:1761:1761))
        (PORT ena (760:760:760) (774:774:774))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1549:1549:1549) (1616:1616:1616))
        (PORT datab (1260:1260:1260) (1274:1274:1274))
        (PORT datac (604:604:604) (623:623:623))
        (PORT datad (197:197:197) (252:252:252))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1141:1141:1141))
        (PORT datab (1259:1259:1259) (1235:1235:1235))
        (PORT datac (529:529:529) (530:530:530))
        (PORT datad (814:814:814) (844:844:844))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1762:1762:1762))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (637:637:637))
        (PORT datab (615:615:615) (648:648:648))
        (PORT datac (788:788:788) (795:795:795))
        (PORT datad (790:790:790) (804:804:804))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (730:730:730))
        (PORT datab (729:729:729) (712:712:712))
        (PORT datad (994:994:994) (1010:1010:1010))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1792:1792:1792))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1371:1371:1371) (1398:1398:1398))
        (PORT clrn (1842:1842:1842) (1754:1754:1754))
        (PORT sclr (1503:1503:1503) (1549:1549:1549))
        (PORT sload (1386:1386:1386) (1463:1463:1463))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_data\[38\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (916:916:916))
        (PORT datab (1785:1785:1785) (1777:1777:1777))
        (PORT datac (1602:1602:1602) (1645:1645:1645))
        (PORT datad (1594:1594:1594) (1615:1615:1615))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|woverflow\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1370:1370:1370))
        (PORT datab (578:578:578) (581:581:581))
        (PORT datac (1725:1725:1725) (1737:1737:1737))
        (PORT datad (578:578:578) (583:583:583))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|fifo_wr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (865:865:865) (867:867:867))
        (PORT datad (563:563:563) (587:587:587))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|fifo_wr)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1765:1765:1765))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (427:427:427))
        (PORT datab (887:887:887) (911:911:911))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT ena (713:713:713) (710:710:710))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (319:319:319))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|the_compression_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT ena (713:713:713) (710:710:710))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (335:335:335))
        (PORT datab (255:255:255) (318:318:318))
        (PORT datac (236:236:236) (299:299:299))
        (PORT datad (223:223:223) (281:281:281))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (481:481:481))
        (PORT datab (261:261:261) (326:326:326))
        (PORT datac (319:319:319) (324:324:324))
        (PORT datad (376:376:376) (417:417:417))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|fifo_AE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|ien_AE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1765:1765:1765))
        (PORT ena (1371:1371:1371) (1369:1369:1369))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_readdata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT datac (538:538:538) (559:559:559))
        (PORT datad (537:537:537) (560:560:560))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1765:1765:1765))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1164:1164:1164))
        (PORT datab (396:396:396) (445:445:445))
        (PORT datac (1092:1092:1092) (1126:1126:1126))
        (PORT datad (585:585:585) (603:603:603))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[9\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1419:1419:1419) (1467:1467:1467))
        (PORT datab (1666:1666:1666) (1764:1764:1764))
        (PORT datac (200:200:200) (257:257:257))
        (PORT datad (1440:1440:1440) (1446:1446:1446))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[9\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (219:219:219))
        (PORT datab (1121:1121:1121) (1136:1136:1136))
        (PORT datac (1513:1513:1513) (1516:1516:1516))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[9\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (589:589:589))
        (PORT datab (1079:1079:1079) (1079:1079:1079))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1758:1758:1758))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT ena (1317:1317:1317) (1332:1332:1332))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (879:879:879))
        (PORT datab (1161:1161:1161) (1196:1196:1196))
        (PORT datad (797:797:797) (805:805:805))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1788:1788:1788))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1398:1398:1398) (1398:1398:1398))
        (PORT clrn (1843:1843:1843) (1754:1754:1754))
        (PORT sload (1150:1150:1150) (1197:1197:1197))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1129:1129:1129))
        (PORT datab (603:603:603) (620:620:620))
        (PORT datac (1086:1086:1086) (1120:1120:1120))
        (PORT datad (1022:1022:1022) (1031:1031:1031))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (238:238:238))
        (PORT datab (321:321:321) (326:326:326))
        (PORT datad (1039:1039:1039) (1078:1078:1078))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1787:1787:1787))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (673:673:673) (707:707:707))
        (PORT clrn (1841:1841:1841) (1752:1752:1752))
        (PORT sclr (1504:1504:1504) (1547:1547:1547))
        (PORT sload (1391:1391:1391) (1478:1478:1478))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[41\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1648:1648:1648) (1658:1658:1658))
        (PORT datab (889:889:889) (929:929:929))
        (PORT datac (852:852:852) (892:892:892))
        (PORT datad (1538:1538:1538) (1549:1549:1549))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1753:1753:1753))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (420:420:420))
        (PORT datab (234:234:234) (293:293:293))
        (PORT datac (205:205:205) (265:265:265))
        (PORT datad (204:204:204) (263:263:263))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (589:589:589))
        (PORT datab (664:664:664) (712:712:712))
        (PORT datad (537:537:537) (540:540:540))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (847:847:847))
        (PORT datab (685:685:685) (739:739:739))
        (PORT datac (573:573:573) (578:578:578))
        (PORT datad (625:625:625) (669:669:669))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT asdata (1651:1651:1651) (1680:1680:1680))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[21\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (881:881:881))
        (PORT datab (226:226:226) (284:284:284))
        (PORT datac (1265:1265:1265) (1259:1259:1259))
        (PORT datad (1464:1464:1464) (1517:1517:1517))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[21\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (844:844:844))
        (PORT datab (186:186:186) (209:209:209))
        (PORT datad (1056:1056:1056) (1079:1079:1079))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[21\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (596:596:596))
        (PORT datab (1517:1517:1517) (1502:1502:1502))
        (PORT datac (616:616:616) (630:630:630))
        (PORT datad (803:803:803) (817:817:817))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1766:1766:1766))
        (PORT ena (1902:1902:1902) (1897:1897:1897))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[16\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (860:860:860))
        (PORT datab (980:980:980) (1046:1046:1046))
        (PORT datad (560:560:560) (565:565:565))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[6\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (293:293:293))
        (PORT datab (1506:1506:1506) (1537:1537:1537))
        (PORT datac (778:778:778) (769:769:769))
        (PORT datad (1068:1068:1068) (1070:1070:1070))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (681:681:681))
        (PORT datab (270:270:270) (331:331:331))
        (PORT datac (207:207:207) (267:267:267))
        (PORT datad (232:232:232) (287:287:287))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[6\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1850:1850:1850) (1794:1794:1794))
        (PORT datab (186:186:186) (208:208:208))
        (PORT datac (779:779:779) (784:784:784))
        (PORT datad (159:159:159) (178:178:178))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[6\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (915:915:915))
        (PORT datac (219:219:219) (260:260:260))
        (PORT datad (739:739:739) (728:728:728))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1802:1802:1802))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1765:1765:1765))
        (PORT ena (1421:1421:1421) (1429:1429:1429))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1797:1797:1797))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (2134:2134:2134) (2176:2176:2176))
        (PORT clrn (1847:1847:1847) (1758:1758:1758))
        (PORT sclr (975:975:975) (1006:1006:1006))
        (PORT sload (1809:1809:1809) (1859:1859:1859))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1330:1330:1330))
        (PORT datad (796:796:796) (820:820:820))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[14\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (771:771:771))
        (PORT datab (682:682:682) (711:711:711))
        (PORT datac (496:496:496) (483:483:483))
        (PORT datad (795:795:795) (796:796:796))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1788:1788:1788))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1843:1843:1843) (1754:1754:1754))
        (PORT ena (1666:1666:1666) (1694:1694:1694))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_plus_one\[15\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (429:429:429))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[15\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (758:758:758))
        (PORT datab (682:682:682) (710:710:710))
        (PORT datac (694:694:694) (671:671:671))
        (PORT datad (798:798:798) (799:799:799))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1788:1788:1788))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1843:1843:1843) (1754:1754:1754))
        (PORT ena (1666:1666:1666) (1694:1694:1694))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[18\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (813:813:813))
        (PORT datab (801:801:801) (795:795:795))
        (PORT datac (720:720:720) (711:711:711))
        (PORT datad (319:319:319) (323:323:323))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1792:1792:1792))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1842:1842:1842) (1754:1754:1754))
        (PORT ena (1636:1636:1636) (1652:1652:1652))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (242:242:242) (301:301:301))
        (PORT datad (212:212:212) (268:268:268))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (874:874:874))
        (PORT datab (617:617:617) (658:658:658))
        (PORT datac (1031:1031:1031) (1054:1054:1054))
        (PORT datad (612:612:612) (653:653:653))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (443:443:443))
        (PORT datab (362:362:362) (402:402:402))
        (PORT datac (619:619:619) (667:667:667))
        (PORT datad (348:348:348) (388:388:388))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (243:243:243) (303:303:303))
        (PORT datac (216:216:216) (274:274:274))
        (PORT datad (213:213:213) (267:267:267))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (777:777:777))
        (PORT datab (193:193:193) (217:217:217))
        (PORT datac (158:158:158) (180:180:180))
        (PORT datad (285:285:285) (278:278:278))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src2_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (582:582:582))
        (PORT datab (656:656:656) (702:702:702))
        (PORT datac (1527:1527:1527) (1538:1538:1538))
        (PORT datad (870:870:870) (875:875:875))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1758:1758:1758) (1725:1725:1725))
        (PORT datab (246:246:246) (304:304:304))
        (PORT datad (176:176:176) (196:196:196))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1744:1744:1744))
        (PORT asdata (1232:1232:1232) (1241:1241:1241))
        (PORT clrn (1802:1802:1802) (1719:1719:1719))
        (PORT ena (725:725:725) (726:726:726))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (872:872:872))
        (PORT datac (591:591:591) (627:627:627))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|debugaccess)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1758:1758:1758))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|take_action_oci_intr_mask_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (631:631:631) (674:674:674))
        (PORT datac (272:272:272) (345:345:345))
        (PORT datad (743:743:743) (726:726:726))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|oci_ienable\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1747:1747:1747))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1807:1807:1807) (1725:1725:1725))
        (PORT ena (1307:1307:1307) (1280:1280:1280))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1274:1274:1274))
        (PORT datab (1368:1368:1368) (1384:1384:1384))
        (PORT datac (1249:1249:1249) (1228:1228:1228))
        (PORT datad (591:591:591) (601:601:601))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT asdata (1107:1107:1107) (1129:1129:1129))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[11\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (905:905:905))
        (PORT datab (1042:1042:1042) (1084:1084:1084))
        (PORT datac (1333:1333:1333) (1343:1343:1343))
        (PORT datad (196:196:196) (251:251:251))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[11\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (813:813:813))
        (PORT datab (548:548:548) (542:542:542))
        (PORT datac (812:812:812) (829:829:829))
        (PORT datad (2022:2022:2022) (1950:1950:1950))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1852:1852:1852) (1766:1766:1766))
        (PORT ena (1718:1718:1718) (1749:1749:1749))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1901:1901:1901) (1946:1946:1946))
        (PORT datab (898:898:898) (945:945:945))
        (PORT datac (1121:1121:1121) (1171:1171:1171))
        (PORT datad (1120:1120:1120) (1151:1151:1151))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1903:1903:1903) (1947:1947:1947))
        (PORT datab (896:896:896) (943:943:943))
        (PORT datac (1119:1119:1119) (1169:1169:1169))
        (PORT datad (1122:1122:1122) (1153:1153:1153))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_retaddr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (589:589:589))
        (PORT datab (565:565:565) (566:566:566))
        (PORT datac (1398:1398:1398) (1450:1450:1450))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_retaddr\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (387:387:387))
        (PORT datac (1399:1399:1399) (1451:1451:1451))
        (PORT datad (302:302:302) (306:306:306))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_retaddr\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (1036:1036:1036))
        (PORT datab (190:190:190) (213:213:213))
        (PORT datac (613:613:613) (631:631:631))
        (PORT datad (286:286:286) (287:287:287))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_force_src2_zero\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (345:345:345))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (464:464:464) (441:441:441))
        (PORT datad (521:521:521) (508:508:508))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (1055:1055:1055))
        (PORT datab (1202:1202:1202) (1267:1267:1267))
        (PORT datac (1635:1635:1635) (1690:1690:1690))
        (PORT datad (1171:1171:1171) (1225:1225:1225))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (235:235:235))
        (PORT datab (581:581:581) (592:592:592))
        (PORT datac (633:633:633) (664:664:664))
        (PORT datad (335:335:335) (337:337:337))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (942:942:942))
        (PORT datab (715:715:715) (765:765:765))
        (PORT datac (874:874:874) (915:915:915))
        (PORT datad (1106:1106:1106) (1146:1146:1146))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_op_opx_rsv17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (665:665:665))
        (PORT datab (228:228:228) (258:258:258))
        (PORT datac (843:843:843) (885:885:885))
        (PORT datad (1412:1412:1412) (1462:1462:1462))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (314:314:314))
        (PORT datab (564:564:564) (560:560:560))
        (PORT datac (562:562:562) (561:561:561))
        (PORT datad (559:559:559) (572:572:572))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (356:356:356))
        (PORT datac (179:179:179) (201:201:201))
        (PORT datad (559:559:559) (572:572:572))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (355:355:355))
        (PORT datab (187:187:187) (209:209:209))
        (PORT datac (531:531:531) (532:532:532))
        (PORT datad (556:556:556) (562:562:562))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (1023:1023:1023))
        (PORT datab (646:646:646) (665:665:665))
        (PORT datac (1398:1398:1398) (1449:1449:1449))
        (PORT datad (304:304:304) (305:305:305))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (234:234:234))
        (PORT datab (205:205:205) (229:229:229))
        (PORT datac (632:632:632) (664:664:664))
        (PORT datad (335:335:335) (337:337:337))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (329:329:329))
        (PORT datab (346:346:346) (345:345:345))
        (PORT datac (461:461:461) (439:439:439))
        (PORT datad (158:158:158) (176:176:176))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (250:250:250))
        (PORT datac (285:285:285) (290:290:290))
        (PORT datad (558:558:558) (564:564:564))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_op_opx_rsv00\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (665:665:665))
        (PORT datab (227:227:227) (258:258:258))
        (PORT datac (842:842:842) (885:885:885))
        (PORT datad (1411:1411:1411) (1462:1462:1462))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (1055:1055:1055))
        (PORT datab (1201:1201:1201) (1267:1267:1267))
        (PORT datac (1635:1635:1635) (1690:1690:1690))
        (PORT datad (1171:1171:1171) (1226:1226:1226))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (600:600:600))
        (PORT datab (344:344:344) (346:346:346))
        (PORT datac (313:313:313) (313:313:313))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (209:209:209) (232:232:232))
        (PORT datac (558:558:558) (563:563:563))
        (PORT datad (559:559:559) (572:572:572))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (572:572:572))
        (PORT datac (560:560:560) (569:569:569))
        (PORT datad (313:313:313) (314:314:314))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (215:215:215))
        (PORT datab (187:187:187) (209:209:209))
        (PORT datac (161:161:161) (184:184:184))
        (PORT datad (156:156:156) (176:176:176))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (669:669:669))
        (PORT datac (907:907:907) (958:958:958))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_force_src2_zero\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (350:350:350))
        (PORT datab (586:586:586) (592:592:592))
        (PORT datac (729:729:729) (726:726:726))
        (PORT datad (578:578:578) (586:586:586))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_force_src2_zero\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (1026:1026:1026))
        (PORT datab (1193:1193:1193) (1241:1241:1241))
        (PORT datac (340:340:340) (351:351:351))
        (PORT datad (302:302:302) (307:307:307))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_force_src2_zero\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1433:1433:1433) (1489:1489:1489))
        (PORT datab (187:187:187) (210:210:210))
        (PORT datac (616:616:616) (635:635:635))
        (PORT datad (549:549:549) (550:550:550))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_force_src2_zero\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (324:324:324))
        (PORT datab (188:188:188) (210:210:210))
        (PORT datac (289:289:289) (291:291:291))
        (PORT datad (566:566:566) (574:574:574))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_force_src2_zero\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1334:1334:1334))
        (PORT datab (783:783:783) (777:777:777))
        (PORT datac (539:539:539) (541:541:541))
        (PORT datad (523:523:523) (523:523:523))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_force_src2_zero)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1799:1799:1799))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1848:1848:1848) (1761:1761:1761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (247:247:247) (311:311:311))
        (PORT datac (600:600:600) (645:645:645))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (824:824:824))
        (PORT datab (768:768:768) (747:747:747))
        (PORT datac (585:585:585) (594:594:594))
        (PORT datad (886:886:886) (925:925:925))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1797:1797:1797))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1847:1847:1847) (1758:1758:1758))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1760:1760:1760) (1772:1772:1772))
        (PORT datac (210:210:210) (273:273:273))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[2\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (790:790:790))
        (PORT datab (658:658:658) (680:680:680))
        (PORT datac (1316:1316:1316) (1305:1305:1305))
        (PORT datad (1281:1281:1281) (1272:1272:1272))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1794:1794:1794))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1845:1845:1845) (1756:1756:1756))
        (PORT ena (1428:1428:1428) (1457:1457:1457))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (954:954:954))
        (PORT datac (1218:1218:1218) (1291:1291:1291))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1443:1443:1443) (1485:1485:1485))
        (PORT datac (1532:1532:1532) (1542:1542:1542))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src19_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (806:806:806))
        (PORT datab (1188:1188:1188) (1203:1203:1203))
        (PORT datac (594:594:594) (602:602:602))
        (PORT datad (156:156:156) (176:176:176))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (585:585:585))
        (PORT datab (567:567:567) (572:572:572))
        (PORT datad (214:214:214) (270:270:270))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1784:1784:1784))
        (PORT asdata (814:814:814) (795:795:795))
        (PORT clrn (1835:1835:1835) (1750:1750:1750))
        (PORT ena (921:921:921) (909:909:909))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_021\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (648:648:648))
        (PORT datab (568:568:568) (572:572:572))
        (PORT datac (557:557:557) (553:553:553))
        (PORT datad (955:955:955) (963:963:963))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (665:665:665))
        (PORT datab (614:614:614) (626:626:626))
        (PORT datad (163:163:163) (184:184:184))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (356:356:356))
        (PORT datab (244:244:244) (307:307:307))
        (PORT datad (221:221:221) (285:285:285))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1774:1774:1774))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1823:1823:1823) (1737:1737:1737))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1774:1774:1774))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1823:1823:1823) (1737:1737:1737))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (PORT datad (584:584:584) (593:593:593))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1774:1774:1774))
        (PORT asdata (472:472:472) (489:489:489))
        (PORT clrn (1823:1823:1823) (1737:1737:1737))
        (PORT ena (742:742:742) (758:758:758))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_021\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (283:283:283))
        (PORT datad (220:220:220) (283:283:283))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line1_1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (957:957:957))
        (PORT datad (1899:1899:1899) (1924:1924:1924))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1045:1045:1045) (1062:1062:1062))
        (PORT datad (1299:1299:1299) (1317:1317:1317))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line6_2\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1052:1052:1052))
        (PORT datab (1115:1115:1115) (1149:1149:1149))
        (PORT datac (1113:1113:1113) (1159:1159:1159))
        (PORT datad (1510:1510:1510) (1507:1507:1507))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line6_2\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1779:1779:1779))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1828:1828:1828) (1741:1741:1741))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1778:1778:1778))
        (PORT asdata (865:865:865) (878:878:878))
        (PORT clrn (1827:1827:1827) (1741:1741:1741))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line6_1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (864:864:864))
        (PORT datab (792:792:792) (814:814:814))
        (PORT datac (610:610:610) (626:626:626))
        (PORT datad (590:590:590) (628:628:628))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line6_1\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1783:1783:1783))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1835:1835:1835) (1750:1750:1750))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_1_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1778:1778:1778))
        (PORT asdata (903:903:903) (936:936:936))
        (PORT clrn (1827:1827:1827) (1741:1741:1741))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (801:801:801))
        (PORT datab (1100:1100:1100) (1094:1094:1094))
        (PORT datad (195:195:195) (249:249:249))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line4_1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (792:792:792))
        (PORT datab (623:623:623) (653:653:653))
        (PORT datac (863:863:863) (902:902:902))
        (PORT datad (845:845:845) (861:861:861))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line4_1\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1784:1784:1784))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1837:1837:1837) (1750:1750:1750))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1784:1784:1784))
        (PORT asdata (510:510:510) (562:562:562))
        (PORT clrn (1837:1837:1837) (1750:1750:1750))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (622:622:622))
        (PORT datab (238:238:238) (299:299:299))
        (PORT datac (530:530:530) (552:552:552))
        (PORT datad (195:195:195) (249:249:249))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line4_2\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (839:839:839))
        (PORT datab (1165:1165:1165) (1207:1207:1207))
        (PORT datac (857:857:857) (892:892:892))
        (PORT datad (1031:1031:1031) (1032:1032:1032))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line4_2\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1778:1778:1778))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1827:1827:1827) (1741:1741:1741))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_2_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1778:1778:1778))
        (PORT asdata (510:510:510) (563:563:563))
        (PORT clrn (1827:1827:1827) (1741:1741:1741))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line3_1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (790:790:790))
        (PORT datab (1369:1369:1369) (1394:1394:1394))
        (PORT datac (605:605:605) (632:632:632))
        (PORT datad (843:843:843) (859:859:859))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line3_1\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1784:1784:1784))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1837:1837:1837) (1750:1750:1750))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_1_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1784:1784:1784))
        (PORT asdata (869:869:869) (895:895:895))
        (PORT clrn (1837:1837:1837) (1750:1750:1750))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line3_2\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (882:882:882))
        (PORT datab (636:636:636) (651:651:651))
        (PORT datac (822:822:822) (834:834:834))
        (PORT datad (623:623:623) (662:662:662))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line3_2\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1783:1783:1783))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1835:1835:1835) (1750:1750:1750))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line3_2_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1784:1784:1784))
        (PORT asdata (1121:1121:1121) (1151:1151:1151))
        (PORT clrn (1837:1837:1837) (1750:1750:1750))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (853:853:853))
        (PORT datab (549:549:549) (539:539:539))
        (PORT datad (194:194:194) (248:248:248))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (859:859:859))
        (PORT datab (226:226:226) (284:284:284))
        (PORT datac (817:817:817) (809:809:809))
        (PORT datad (164:164:164) (185:185:185))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line7_1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (788:788:788))
        (PORT datab (858:858:858) (862:862:862))
        (PORT datac (1531:1531:1531) (1539:1539:1539))
        (PORT datad (374:374:374) (420:420:420))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line7_1\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1784:1784:1784))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1835:1835:1835) (1750:1750:1750))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_1_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1780:1780:1780))
        (PORT asdata (1132:1132:1132) (1155:1155:1155))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line7_2\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (645:645:645))
        (PORT datab (698:698:698) (742:742:742))
        (PORT datac (1371:1371:1371) (1374:1374:1374))
        (PORT datad (255:255:255) (324:324:324))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line7_2\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1787:1787:1787))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1839:1839:1839) (1752:1752:1752))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line7_2_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1780:1780:1780))
        (PORT asdata (1102:1102:1102) (1109:1109:1109))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (759:759:759))
        (PORT datab (226:226:226) (282:282:282))
        (PORT datad (348:348:348) (361:361:361))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line2_1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1389:1389:1389) (1413:1413:1413))
        (PORT datab (1575:1575:1575) (1572:1572:1572))
        (PORT datac (789:789:789) (784:784:784))
        (PORT datad (362:362:362) (397:397:397))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line2_1\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1780:1780:1780))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_1_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1780:1780:1780))
        (PORT asdata (648:648:648) (679:679:679))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line2_2\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1060:1060:1060))
        (PORT datab (904:904:904) (928:928:928))
        (PORT datac (792:792:792) (787:787:787))
        (PORT datad (1542:1542:1542) (1538:1538:1538))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line2_2\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1780:1780:1780))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line2_2_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1780:1780:1780))
        (PORT asdata (646:646:646) (673:673:673))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1029:1029:1029))
        (PORT datab (197:197:197) (223:223:223))
        (PORT datad (573:573:573) (606:606:606))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line8_1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (602:602:602))
        (PORT datab (671:671:671) (708:708:708))
        (PORT datac (620:620:620) (665:665:665))
        (PORT datad (181:181:181) (204:204:204))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line8_1\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1789:1789:1789))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1842:1842:1842) (1757:1757:1757))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_1_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1789:1789:1789))
        (PORT asdata (510:510:510) (563:563:563))
        (PORT clrn (1842:1842:1842) (1757:1757:1757))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line8_2\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (667:667:667))
        (PORT datab (636:636:636) (651:651:651))
        (PORT datac (822:822:822) (834:834:834))
        (PORT datad (345:345:345) (386:386:386))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line8_2\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1783:1783:1783))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1835:1835:1835) (1750:1750:1750))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line8_2_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1789:1789:1789))
        (PORT asdata (902:902:902) (928:928:928))
        (PORT clrn (1842:1842:1842) (1757:1757:1757))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (584:584:584))
        (PORT datab (587:587:587) (597:597:597))
        (PORT datad (685:685:685) (662:662:662))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line1_2\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (900:900:900))
        (PORT datab (435:435:435) (478:478:478))
        (PORT datac (572:572:572) (583:583:583))
        (PORT datad (568:568:568) (596:596:596))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line1_2\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1780:1780:1780))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1832:1832:1832) (1746:1746:1746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_2_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1789:1789:1789))
        (PORT asdata (1140:1140:1140) (1165:1165:1165))
        (PORT clrn (1842:1842:1842) (1757:1757:1757))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line1_1\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (979:979:979))
        (PORT datab (214:214:214) (240:240:240))
        (PORT datac (887:887:887) (918:918:918))
        (PORT datad (557:557:557) (559:559:559))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line1_1\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1789:1789:1789))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1842:1842:1842) (1757:1757:1757))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line1_1_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1789:1789:1789))
        (PORT asdata (510:510:510) (562:562:562))
        (PORT clrn (1842:1842:1842) (1757:1757:1757))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (857:857:857))
        (PORT datab (356:356:356) (392:392:392))
        (PORT datad (827:827:827) (826:826:826))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (821:821:821))
        (PORT datab (850:850:850) (852:852:852))
        (PORT datac (161:161:161) (184:184:184))
        (PORT datad (156:156:156) (176:176:176))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line5_1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1302:1302:1302))
        (PORT datab (1052:1052:1052) (1048:1048:1048))
        (PORT datac (364:364:364) (408:408:408))
        (PORT datad (823:823:823) (837:837:837))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line5_1\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1774:1774:1774))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1823:1823:1823) (1737:1737:1737))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_1_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1778:1778:1778))
        (PORT asdata (879:879:879) (891:891:891))
        (PORT clrn (1827:1827:1827) (1741:1741:1741))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|line5_2\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (864:864:864))
        (PORT datab (422:422:422) (468:468:468))
        (PORT datac (1032:1032:1032) (1026:1026:1026))
        (PORT datad (1513:1513:1513) (1510:1510:1510))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|line5_2\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1779:1779:1779))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1828:1828:1828) (1741:1741:1741))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line5_2_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1778:1778:1778))
        (PORT asdata (885:885:885) (911:911:911))
        (PORT clrn (1827:1827:1827) (1741:1741:1741))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (804:804:804))
        (PORT datab (590:590:590) (595:595:595))
        (PORT datad (198:198:198) (253:253:253))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (835:835:835))
        (PORT datab (186:186:186) (210:210:210))
        (PORT datac (534:534:534) (538:538:538))
        (PORT datad (156:156:156) (176:176:176))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (579:579:579) (723:723:723))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1677:1677:1677) (1676:1676:1676))
        (PORT d (537:537:537) (533:533:533))
        (PORT clrn (1948:1948:1948) (1933:1933:1933))
        (IOPATH (posedge clk) q (525:525:525) (475:475:475))
        (IOPATH (negedge clrn) q (629:629:629) (579:579:579))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (84:84:84))
      (HOLD d (posedge clk) (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|data_out\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1053:1053:1053) (1084:1084:1084))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|leds\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1802:1802:1802) (1719:1719:1719))
        (PORT ena (1906:1906:1906) (1842:1842:1842))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|readdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1745:1745:1745) (1819:1819:1819))
        (PORT datab (1291:1291:1291) (1308:1308:1308))
        (PORT datad (215:215:215) (270:270:270))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1802:1802:1802) (1719:1719:1719))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1473:1473:1473) (1560:1560:1560))
        (PORT datab (226:226:226) (283:283:283))
        (PORT datac (1756:1756:1756) (1761:1761:1761))
        (PORT datad (515:515:515) (509:509:509))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_readdata\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (369:369:369) (414:414:414))
        (PORT datad (588:588:588) (598:598:598))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|oci_single_step_mode\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (202:202:202) (229:229:229))
        (PORT datad (613:613:613) (651:651:651))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|oci_single_step_mode)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1747:1747:1747))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1807:1807:1807) (1725:1725:1725))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (333:333:333))
        (PORT datab (523:523:523) (512:512:512))
        (PORT datac (219:219:219) (277:277:277))
        (PORT datad (183:183:183) (212:212:212))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (158:158:158) (176:176:176))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1747:1747:1747))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1113:1113:1113) (1107:1107:1107))
        (PORT sload (1521:1521:1521) (1548:1548:1548))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT asdata (899:899:899) (932:932:932))
        (PORT clrn (1802:1802:1802) (1719:1719:1719))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (913:913:913))
        (PORT datab (631:631:631) (669:669:669))
        (PORT datad (1314:1314:1314) (1316:1316:1316))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[3\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (219:219:219))
        (PORT datab (1750:1750:1750) (1730:1730:1730))
        (PORT datac (1524:1524:1524) (1522:1522:1522))
        (PORT datad (290:290:290) (287:287:287))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data_nxt\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1112:1112:1112) (1125:1125:1125))
        (PORT datab (724:724:724) (696:696:696))
        (PORT datac (358:358:358) (402:402:402))
        (PORT datad (806:806:806) (802:802:802))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1801:1801:1801))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1849:1849:1849) (1764:1764:1764))
        (PORT ena (1142:1142:1142) (1129:1129:1129))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1578:1578:1578) (1649:1649:1649))
        (PORT datab (1105:1105:1105) (1142:1142:1142))
        (PORT datac (197:197:197) (227:227:227))
        (PORT datad (195:195:195) (249:249:249))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[27\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (636:636:636))
        (PORT datab (1529:1529:1529) (1517:1517:1517))
        (PORT datad (817:817:817) (818:818:818))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (865:865:865) (858:858:858))
        (PORT clrn (1811:1811:1811) (1727:1727:1727))
        (PORT sload (1114:1114:1114) (1155:1155:1155))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (936:936:936) (986:986:986))
        (PORT datac (777:777:777) (801:801:801))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2830:2830:2830) (2895:2895:2895))
        (PORT clk (2125:2125:2125) (2092:2092:2092))
        (PORT ena (8046:8046:8046) (7955:7955:7955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4679:4679:4679) (4828:4828:4828))
        (PORT d[1] (4882:4882:4882) (4908:4908:4908))
        (PORT d[2] (3339:3339:3339) (3284:3284:3284))
        (PORT d[3] (2598:2598:2598) (2637:2637:2637))
        (PORT d[4] (2096:2096:2096) (2163:2163:2163))
        (PORT d[5] (3726:3726:3726) (3701:3701:3701))
        (PORT d[6] (5533:5533:5533) (5720:5720:5720))
        (PORT d[7] (6640:6640:6640) (6736:6736:6736))
        (PORT d[8] (3292:3292:3292) (3374:3374:3374))
        (PORT d[9] (2955:2955:2955) (3081:3081:3081))
        (PORT d[10] (5601:5601:5601) (5740:5740:5740))
        (PORT d[11] (3398:3398:3398) (3476:3476:3476))
        (PORT d[12] (4721:4721:4721) (4900:4900:4900))
        (PORT clk (2122:2122:2122) (2090:2090:2090))
        (PORT ena (8044:8044:8044) (7952:7952:7952))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6351:6351:6351) (6365:6365:6365))
        (PORT clk (2122:2122:2122) (2090:2090:2090))
        (PORT ena (8044:8044:8044) (7952:7952:7952))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2480:2480:2480) (2450:2450:2450))
        (PORT clk (2122:2122:2122) (2090:2090:2090))
        (PORT ena (8044:8044:8044) (7952:7952:7952))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2662:2662:2662) (2745:2745:2745))
        (PORT clk (2125:2125:2125) (2092:2092:2092))
        (PORT ena (8046:8046:8046) (7955:7955:7955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2092:2092:2092))
        (PORT d[0] (8046:8046:8046) (7955:7955:7955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2342:2342:2342) (2414:2414:2414))
        (PORT clk (2136:2136:2136) (2101:2101:2101))
        (PORT ena (6992:6992:6992) (6916:6916:6916))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3885:3885:3885) (4023:4023:4023))
        (PORT d[1] (4660:4660:4660) (4708:4708:4708))
        (PORT d[2] (3076:3076:3076) (3230:3230:3230))
        (PORT d[3] (2610:2610:2610) (2648:2648:2648))
        (PORT d[4] (3702:3702:3702) (3816:3816:3816))
        (PORT d[5] (3366:3366:3366) (3305:3305:3305))
        (PORT d[6] (5535:5535:5535) (5738:5738:5738))
        (PORT d[7] (6287:6287:6287) (6376:6376:6376))
        (PORT d[8] (3948:3948:3948) (4007:4007:4007))
        (PORT d[9] (3725:3725:3725) (3843:3843:3843))
        (PORT d[10] (5601:5601:5601) (5748:5748:5748))
        (PORT d[11] (2901:2901:2901) (2993:2993:2993))
        (PORT d[12] (3584:3584:3584) (3741:3741:3741))
        (PORT clk (2133:2133:2133) (2099:2099:2099))
        (PORT ena (6990:6990:6990) (6913:6913:6913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3624:3624:3624) (3629:3629:3629))
        (PORT clk (2133:2133:2133) (2099:2099:2099))
        (PORT ena (6990:6990:6990) (6913:6913:6913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3022:3022:3022) (3020:3020:3020))
        (PORT clk (2133:2133:2133) (2099:2099:2099))
        (PORT ena (6990:6990:6990) (6913:6913:6913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3435:3435:3435) (3524:3524:3524))
        (PORT clk (2136:2136:2136) (2101:2101:2101))
        (PORT ena (6992:6992:6992) (6916:6916:6916))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2101:2101:2101))
        (PORT d[0] (6992:6992:6992) (6916:6916:6916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2321:2321:2321) (2390:2390:2390))
        (PORT clk (2133:2133:2133) (2099:2099:2099))
        (PORT ena (7235:7235:7235) (7153:7153:7153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3850:3850:3850) (3986:3986:3986))
        (PORT d[1] (4702:4702:4702) (4740:4740:4740))
        (PORT d[2] (3077:3077:3077) (3231:3231:3231))
        (PORT d[3] (2616:2616:2616) (2654:2654:2654))
        (PORT d[4] (3957:3957:3957) (4075:4075:4075))
        (PORT d[5] (3144:3144:3144) (3084:3084:3084))
        (PORT d[6] (5490:5490:5490) (5690:5690:5690))
        (PORT d[7] (6277:6277:6277) (6366:6366:6366))
        (PORT d[8] (3959:3959:3959) (4018:4018:4018))
        (PORT d[9] (3726:3726:3726) (3844:3844:3844))
        (PORT d[10] (5349:5349:5349) (5497:5497:5497))
        (PORT d[11] (3141:3141:3141) (3228:3228:3228))
        (PORT d[12] (3599:3599:3599) (3757:3757:3757))
        (PORT clk (2130:2130:2130) (2097:2097:2097))
        (PORT ena (7233:7233:7233) (7150:7150:7150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3718:3718:3718) (3714:3714:3714))
        (PORT clk (2130:2130:2130) (2097:2097:2097))
        (PORT ena (7233:7233:7233) (7150:7150:7150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2765:2765:2765) (2765:2765:2765))
        (PORT clk (2130:2130:2130) (2097:2097:2097))
        (PORT ena (7233:7233:7233) (7150:7150:7150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3412:3412:3412) (3492:3492:3492))
        (PORT clk (2133:2133:2133) (2099:2099:2099))
        (PORT ena (7235:7235:7235) (7153:7153:7153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2099:2099:2099))
        (PORT d[0] (7235:7235:7235) (7153:7153:7153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1310:1310:1310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1311:1311:1311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2335:2335:2335) (2402:2402:2402))
        (PORT clk (2106:2106:2106) (2068:2068:2068))
        (PORT ena (6872:6872:6872) (6803:6803:6803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3530:3530:3530) (3641:3641:3641))
        (PORT d[1] (4790:4790:4790) (4867:4867:4867))
        (PORT d[2] (3978:3978:3978) (3945:3945:3945))
        (PORT d[3] (3624:3624:3624) (3733:3733:3733))
        (PORT d[4] (2409:2409:2409) (2501:2501:2501))
        (PORT d[5] (5731:5731:5731) (5700:5700:5700))
        (PORT d[6] (4927:4927:4927) (5097:5097:5097))
        (PORT d[7] (5212:5212:5212) (5278:5278:5278))
        (PORT d[8] (3548:3548:3548) (3627:3627:3627))
        (PORT d[9] (2358:2358:2358) (2456:2456:2456))
        (PORT d[10] (4857:4857:4857) (4849:4849:4849))
        (PORT d[11] (4263:4263:4263) (4379:4379:4379))
        (PORT d[12] (4637:4637:4637) (4804:4804:4804))
        (PORT clk (2103:2103:2103) (2066:2066:2066))
        (PORT ena (6870:6870:6870) (6800:6800:6800))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3320:3320:3320) (3250:3250:3250))
        (PORT clk (2103:2103:2103) (2066:2066:2066))
        (PORT ena (6870:6870:6870) (6800:6800:6800))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4564:4564:4564) (4635:4635:4635))
        (PORT clk (2103:2103:2103) (2066:2066:2066))
        (PORT ena (6870:6870:6870) (6800:6800:6800))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3339:3339:3339) (3423:3423:3423))
        (PORT clk (2106:2106:2106) (2068:2068:2068))
        (PORT ena (6872:6872:6872) (6803:6803:6803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2068:2068:2068))
        (PORT d[0] (6872:6872:6872) (6803:6803:6803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1279:1279:1279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1486:1486:1486) (1451:1451:1451))
        (PORT datab (2549:2549:2549) (2628:2628:2628))
        (PORT datac (3070:3070:3070) (3133:3133:3133))
        (PORT datad (1763:1763:1763) (1764:1764:1764))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (1024:1024:1024))
        (PORT datab (2551:2551:2551) (2630:2630:2630))
        (PORT datac (1088:1088:1088) (1112:1112:1112))
        (PORT datad (156:156:156) (175:175:175))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2331:2331:2331) (2401:2401:2401))
        (PORT clk (2128:2128:2128) (2091:2091:2091))
        (PORT ena (7279:7279:7279) (7198:7198:7198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3903:3903:3903) (4060:4060:4060))
        (PORT d[1] (4624:4624:4624) (4665:4665:4665))
        (PORT d[2] (2542:2542:2542) (2683:2683:2683))
        (PORT d[3] (2901:2901:2901) (2939:2939:2939))
        (PORT d[4] (3314:3314:3314) (3397:3397:3397))
        (PORT d[5] (3147:3147:3147) (3088:3088:3088))
        (PORT d[6] (5734:5734:5734) (5931:5931:5931))
        (PORT d[7] (6443:6443:6443) (6514:6514:6514))
        (PORT d[8] (3965:3965:3965) (4024:4024:4024))
        (PORT d[9] (3717:3717:3717) (3866:3866:3866))
        (PORT d[10] (5364:5364:5364) (5512:5512:5512))
        (PORT d[11] (3160:3160:3160) (3250:3250:3250))
        (PORT d[12] (3579:3579:3579) (3747:3747:3747))
        (PORT clk (2125:2125:2125) (2089:2089:2089))
        (PORT ena (7277:7277:7277) (7195:7195:7195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3751:3751:3751) (3772:3772:3772))
        (PORT clk (2125:2125:2125) (2089:2089:2089))
        (PORT ena (7277:7277:7277) (7195:7195:7195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2765:2765:2765) (2765:2765:2765))
        (PORT clk (2125:2125:2125) (2089:2089:2089))
        (PORT ena (7277:7277:7277) (7195:7195:7195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3711:3711:3711) (3803:3803:3803))
        (PORT clk (2128:2128:2128) (2091:2091:2091))
        (PORT ena (7279:7279:7279) (7198:7198:7198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2091:2091:2091))
        (PORT d[0] (7279:7279:7279) (7198:7198:7198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1480:1480:1480) (1455:1455:1455))
        (PORT datab (2550:2550:2550) (2629:2629:2629))
        (PORT datac (3071:3071:3071) (3134:3134:3134))
        (PORT datad (816:816:816) (824:824:824))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1848:1848:1848) (1862:1862:1862))
        (PORT clk (2118:2118:2118) (2079:2079:2079))
        (PORT ena (5078:5078:5078) (5031:5031:5031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3109:3109:3109) (3182:3182:3182))
        (PORT d[1] (6146:6146:6146) (6266:6266:6266))
        (PORT d[2] (3264:3264:3264) (3386:3386:3386))
        (PORT d[3] (4303:4303:4303) (4467:4467:4467))
        (PORT d[4] (4147:4147:4147) (4312:4312:4312))
        (PORT d[5] (3438:3438:3438) (3555:3555:3555))
        (PORT d[6] (3881:3881:3881) (3930:3930:3930))
        (PORT d[7] (2980:2980:2980) (3034:3034:3034))
        (PORT d[8] (4061:4061:4061) (4121:4121:4121))
        (PORT d[9] (3230:3230:3230) (3330:3330:3330))
        (PORT d[10] (2706:2706:2706) (2735:2735:2735))
        (PORT d[11] (4283:4283:4283) (4422:4422:4422))
        (PORT d[12] (3531:3531:3531) (3682:3682:3682))
        (PORT clk (2115:2115:2115) (2077:2077:2077))
        (PORT ena (5076:5076:5076) (5028:5028:5028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3384:3384:3384) (3361:3361:3361))
        (PORT clk (2115:2115:2115) (2077:2077:2077))
        (PORT ena (5076:5076:5076) (5028:5028:5028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3843:3843:3843) (3872:3872:3872))
        (PORT clk (2115:2115:2115) (2077:2077:2077))
        (PORT ena (5076:5076:5076) (5028:5028:5028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2334:2334:2334) (2416:2416:2416))
        (PORT clk (2118:2118:2118) (2079:2079:2079))
        (PORT ena (5078:5078:5078) (5031:5031:5031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2079:2079:2079))
        (PORT d[0] (5078:5078:5078) (5031:5031:5031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2080:2080:2080))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2080:2080:2080))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2080:2080:2080))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2080:2080:2080))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1291:1291:1291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2472:2472:2472) (2461:2461:2461))
        (PORT datab (2560:2560:2560) (2640:2640:2640))
        (PORT datac (3084:3084:3084) (3149:3149:3149))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (216:216:216))
        (PORT datab (2066:2066:2066) (2150:2150:2150))
        (PORT datac (161:161:161) (183:183:183))
        (PORT datad (156:156:156) (176:176:176))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[27\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (902:902:902))
        (PORT datab (1500:1500:1500) (1585:1585:1585))
        (PORT datac (1009:1009:1009) (1050:1050:1050))
        (PORT datad (197:197:197) (251:251:251))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[27\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1677:1677:1677) (1633:1633:1633))
        (PORT datab (528:528:528) (518:518:518))
        (PORT datac (571:571:571) (591:591:591))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[27\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (711:711:711))
        (PORT datab (849:849:849) (852:852:852))
        (PORT datac (297:297:297) (301:301:301))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1766:1766:1766))
        (PORT ena (1902:1902:1902) (1897:1897:1897))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[14\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (690:690:690))
        (PORT datab (351:351:351) (360:360:360))
        (PORT datad (898:898:898) (945:945:945))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1795:1795:1795))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (876:876:876) (873:873:873))
        (PORT clrn (1845:1845:1845) (1756:1756:1756))
        (PORT sload (1360:1360:1360) (1398:1398:1398))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[14\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (566:566:566))
        (PORT datab (1326:1326:1326) (1364:1364:1364))
        (PORT datad (165:165:165) (186:186:186))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1785:1785:1785))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (917:917:917) (952:952:952))
        (PORT clrn (1838:1838:1838) (1753:1753:1753))
        (PORT sclr (1323:1323:1323) (1376:1376:1376))
        (PORT sload (1615:1615:1615) (1688:1688:1688))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (242:242:242) (301:301:301))
        (PORT datac (215:215:215) (273:273:273))
        (PORT datad (212:212:212) (267:267:267))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1064:1064:1064))
        (PORT datac (1036:1036:1036) (1054:1054:1054))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (306:306:306))
        (PORT datab (253:253:253) (315:315:315))
        (PORT datac (218:218:218) (276:276:276))
        (PORT datad (226:226:226) (285:285:285))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (314:314:314))
        (PORT datab (192:192:192) (217:217:217))
        (PORT datac (159:159:159) (181:181:181))
        (PORT datad (560:560:560) (564:564:564))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (596:596:596))
        (PORT datab (1576:1576:1576) (1596:1596:1596))
        (PORT datac (591:591:591) (592:592:592))
        (PORT datad (570:570:570) (577:577:577))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1368:1368:1368) (1366:1366:1366))
        (PORT datab (1532:1532:1532) (1558:1558:1558))
        (PORT datac (1055:1055:1055) (1055:1055:1055))
        (PORT datad (156:156:156) (176:176:176))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1741:1741:1741))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1800:1800:1800) (1720:1720:1720))
        (PORT ena (740:740:740) (744:744:744))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|grant\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (982:982:982))
        (PORT datab (1029:1029:1029) (1010:1010:1010))
        (PORT datad (205:205:205) (261:261:261))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT asdata (779:779:779) (752:752:752))
        (PORT clrn (1801:1801:1801) (1720:1720:1720))
        (PORT ena (765:765:765) (774:774:774))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (635:635:635))
        (PORT datab (833:833:833) (854:854:854))
        (PORT datac (848:848:848) (860:860:860))
        (PORT datad (542:542:542) (564:564:564))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1801:1801:1801) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (366:366:366))
        (PORT datab (283:283:283) (355:355:355))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (218:218:218) (281:281:281))
        (PORT datad (224:224:224) (290:290:290))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT asdata (471:471:471) (489:489:489))
        (PORT clrn (1801:1801:1801) (1720:1720:1720))
        (PORT ena (741:741:741) (747:747:747))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_001\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (288:288:288))
        (PORT datad (222:222:222) (287:287:287))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1239:1239:1239) (1259:1259:1259))
        (PORT datac (2361:2361:2361) (2346:2346:2346))
        (PORT datad (1307:1307:1307) (1345:1345:1345))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|monitor_go\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1388:1388:1388) (1421:1421:1421))
        (PORT datab (647:647:647) (688:688:688))
        (PORT datad (488:488:488) (468:468:468))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|monitor_go)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1747:1747:1747))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (330:330:330))
        (PORT datab (358:358:358) (393:393:393))
        (PORT datac (499:499:499) (490:490:490))
        (PORT datad (187:187:187) (216:216:216))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (358:358:358))
        (IOPATH dataa combout (318:318:318) (323:323:323))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1747:1747:1747))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1102:1102:1102) (1096:1096:1096))
        (PORT sload (1385:1385:1385) (1397:1397:1397))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT asdata (928:928:928) (967:967:967))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_readdata\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (813:813:813) (828:828:828))
        (PORT datad (840:840:840) (870:870:870))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[2\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (892:892:892))
        (PORT datab (1382:1382:1382) (1384:1384:1384))
        (PORT datad (203:203:203) (260:260:260))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (257:257:257) (321:321:321))
        (PORT datad (608:608:608) (642:642:642))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2815:2815:2815) (2879:2879:2879))
        (PORT clk (2110:2110:2110) (2069:2069:2069))
        (PORT ena (5302:5302:5302) (5323:5323:5323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2853:2853:2853) (2915:2915:2915))
        (PORT d[1] (4832:4832:4832) (4907:4907:4907))
        (PORT d[2] (2237:2237:2237) (2352:2352:2352))
        (PORT d[3] (3907:3907:3907) (4022:4022:4022))
        (PORT d[4] (3079:3079:3079) (3223:3223:3223))
        (PORT d[5] (5905:5905:5905) (5838:5838:5838))
        (PORT d[6] (4557:4557:4557) (4703:4703:4703))
        (PORT d[7] (4072:4072:4072) (4100:4100:4100))
        (PORT d[8] (3569:3569:3569) (3646:3646:3646))
        (PORT d[9] (2147:2147:2147) (2240:2240:2240))
        (PORT d[10] (3563:3563:3563) (3564:3564:3564))
        (PORT d[11] (3265:3265:3265) (3386:3386:3386))
        (PORT d[12] (4015:4015:4015) (4158:4158:4158))
        (PORT clk (2107:2107:2107) (2067:2067:2067))
        (PORT ena (5300:5300:5300) (5320:5320:5320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3453:3453:3453) (3433:3433:3433))
        (PORT clk (2107:2107:2107) (2067:2067:2067))
        (PORT ena (5300:5300:5300) (5320:5320:5320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4036:4036:4036) (4086:4086:4086))
        (PORT clk (2107:2107:2107) (2067:2067:2067))
        (PORT ena (5300:5300:5300) (5320:5320:5320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3885:3885:3885) (3849:3849:3849))
        (PORT clk (2110:2110:2110) (2069:2069:2069))
        (PORT ena (5302:5302:5302) (5323:5323:5323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2069:2069:2069))
        (PORT d[0] (5302:5302:5302) (5323:5323:5323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1281:1281:1281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1705:1705:1705) (1737:1737:1737))
        (PORT datab (2465:2465:2465) (2524:2524:2524))
        (PORT datac (2478:2478:2478) (2570:2570:2570))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2528:2528:2528))
        (PORT clk (2100:2100:2100) (2057:2057:2057))
        (PORT ena (4777:4777:4777) (4736:4736:4736))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2837:2837:2837) (2911:2911:2911))
        (PORT d[1] (5877:5877:5877) (5988:5988:5988))
        (PORT d[2] (2989:2989:2989) (3108:3108:3108))
        (PORT d[3] (4029:4029:4029) (4186:4186:4186))
        (PORT d[4] (3883:3883:3883) (4045:4045:4045))
        (PORT d[5] (3734:3734:3734) (3868:3868:3868))
        (PORT d[6] (3564:3564:3564) (3605:3605:3605))
        (PORT d[7] (2684:2684:2684) (2723:2723:2723))
        (PORT d[8] (3774:3774:3774) (3830:3830:3830))
        (PORT d[9] (2659:2659:2659) (2746:2746:2746))
        (PORT d[10] (2425:2425:2425) (2451:2451:2451))
        (PORT d[11] (4014:4014:4014) (4149:4149:4149))
        (PORT d[12] (3504:3504:3504) (3651:3651:3651))
        (PORT clk (2097:2097:2097) (2055:2055:2055))
        (PORT ena (4775:4775:4775) (4733:4733:4733))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3110:3110:3110) (3057:3057:3057))
        (PORT clk (2097:2097:2097) (2055:2055:2055))
        (PORT ena (4775:4775:4775) (4733:4733:4733))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3577:3577:3577) (3601:3601:3601))
        (PORT clk (2097:2097:2097) (2055:2055:2055))
        (PORT ena (4775:4775:4775) (4733:4733:4733))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4959:4959:4959) (4949:4949:4949))
        (PORT clk (2100:2100:2100) (2057:2057:2057))
        (PORT ena (4777:4777:4777) (4736:4736:4736))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2057:2057:2057))
        (PORT d[0] (4777:4777:4777) (4736:4736:4736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1268:1268:1268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1269:1269:1269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (609:609:609) (643:643:643))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (2043:2043:2043) (2058:2058:2058))
        (PORT datad (1339:1339:1339) (1377:1377:1377))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (466:466:466))
        (PORT datad (1046:1046:1046) (1072:1072:1072))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3864:3864:3864) (3884:3884:3884))
        (PORT d[1] (2569:2569:2569) (2581:2581:2581))
        (PORT d[2] (2484:2484:2484) (2527:2527:2527))
        (PORT d[3] (2386:2386:2386) (2399:2399:2399))
        (PORT clk (2104:2104:2104) (2065:2065:2065))
        (PORT ena (4791:4791:4791) (4749:4749:4749))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2838:2838:2838) (2911:2911:2911))
        (PORT d[1] (5661:5661:5661) (5776:5776:5776))
        (PORT d[2] (2995:2995:2995) (3113:3113:3113))
        (PORT d[3] (4537:4537:4537) (4697:4697:4697))
        (PORT d[4] (4152:4152:4152) (4311:4311:4311))
        (PORT d[5] (3714:3714:3714) (3847:3847:3847))
        (PORT d[6] (3593:3593:3593) (3636:3636:3636))
        (PORT d[7] (3246:3246:3246) (3300:3300:3300))
        (PORT d[8] (3775:3775:3775) (3830:3830:3830))
        (PORT d[9] (2660:2660:2660) (2747:2747:2747))
        (PORT d[10] (2505:2505:2505) (2558:2558:2558))
        (PORT clk (2101:2101:2101) (2063:2063:2063))
        (PORT ena (4789:4789:4789) (4746:4746:4746))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (2601:2601:2601))
        (PORT clk (2101:2101:2101) (2063:2063:2063))
        (PORT ena (4789:4789:4789) (4746:4746:4746))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3834:3834:3834) (3858:3858:3858))
        (PORT clk (2101:2101:2101) (2063:2063:2063))
        (PORT ena (4789:4789:4789) (4746:4746:4746))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5229:5229:5229) (5221:5221:5221))
        (PORT clk (2104:2104:2104) (2065:2065:2065))
        (PORT ena (4791:4791:4791) (4749:4749:4749))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2065:2065:2065))
        (PORT d[0] (4791:4791:4791) (4749:4749:4749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1276:1276:1276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1277:1277:1277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (594:594:594))
        (PORT datab (2459:2459:2459) (2517:2517:2517))
        (PORT datac (2470:2470:2470) (2561:2561:2561))
        (PORT datad (813:813:813) (819:819:819))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2783:2783:2783) (2841:2841:2841))
        (PORT clk (2128:2128:2128) (2086:2086:2086))
        (PORT ena (4538:4538:4538) (4508:4508:4508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (2938:2938:2938))
        (PORT d[1] (5095:5095:5095) (5198:5198:5198))
        (PORT d[2] (2426:2426:2426) (2529:2529:2529))
        (PORT d[3] (4293:4293:4293) (4447:4447:4447))
        (PORT d[4] (3362:3362:3362) (3503:3503:3503))
        (PORT d[5] (3432:3432:3432) (3549:3549:3549))
        (PORT d[6] (4257:4257:4257) (4365:4365:4365))
        (PORT d[7] (3197:3197:3197) (3230:3230:3230))
        (PORT d[8] (3225:3225:3225) (3275:3275:3275))
        (PORT d[9] (2342:2342:2342) (2422:2422:2422))
        (PORT d[10] (2767:2767:2767) (2813:2813:2813))
        (PORT d[11] (3741:3741:3741) (3870:3870:3870))
        (PORT d[12] (3833:3833:3833) (3990:3990:3990))
        (PORT clk (2125:2125:2125) (2084:2084:2084))
        (PORT ena (4536:4536:4536) (4505:4505:4505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4136:4136:4136) (4151:4151:4151))
        (PORT clk (2125:2125:2125) (2084:2084:2084))
        (PORT ena (4536:4536:4536) (4505:4505:4505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3303:3303:3303) (3320:3320:3320))
        (PORT clk (2125:2125:2125) (2084:2084:2084))
        (PORT ena (4536:4536:4536) (4505:4505:4505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4975:4975:4975) (4959:4959:4959))
        (PORT clk (2128:2128:2128) (2086:2086:2086))
        (PORT ena (4538:4538:4538) (4508:4508:4508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2086:2086:2086))
        (PORT d[0] (4538:4538:4538) (4508:4508:4508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1297:1297:1297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2801:2801:2801) (2863:2863:2863))
        (PORT clk (2105:2105:2105) (2064:2064:2064))
        (PORT ena (5044:5044:5044) (5065:5065:5065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3572:3572:3572) (3643:3643:3643))
        (PORT d[1] (4813:4813:4813) (4878:4878:4878))
        (PORT d[2] (2200:2200:2200) (2310:2310:2310))
        (PORT d[3] (3916:3916:3916) (4031:4031:4031))
        (PORT d[4] (3060:3060:3060) (3209:3209:3209))
        (PORT d[5] (6465:6465:6465) (6404:6404:6404))
        (PORT d[6] (4638:4638:4638) (4795:4795:4795))
        (PORT d[7] (4061:4061:4061) (4087:4087:4087))
        (PORT d[8] (3601:3601:3601) (3681:3681:3681))
        (PORT d[9] (2136:2136:2136) (2229:2229:2229))
        (PORT d[10] (3349:3349:3349) (3353:3353:3353))
        (PORT d[11] (3279:3279:3279) (3402:3402:3402))
        (PORT d[12] (4079:4079:4079) (4231:4231:4231))
        (PORT clk (2102:2102:2102) (2062:2062:2062))
        (PORT ena (5042:5042:5042) (5062:5062:5062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4715:4715:4715) (4718:4718:4718))
        (PORT clk (2102:2102:2102) (2062:2062:2062))
        (PORT ena (5042:5042:5042) (5062:5062:5062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4032:4032:4032) (4098:4098:4098))
        (PORT clk (2102:2102:2102) (2062:2062:2062))
        (PORT ena (5042:5042:5042) (5062:5062:5062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3920:3920:3920) (3889:3889:3889))
        (PORT clk (2105:2105:2105) (2064:2064:2064))
        (PORT ena (5044:5044:5044) (5065:5065:5065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2064:2064:2064))
        (PORT d[0] (5044:5044:5044) (5065:5065:5065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2065:2065:2065))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2065:2065:2065))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2065:2065:2065))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2065:2065:2065))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1275:1275:1275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1276:1276:1276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2773:2773:2773) (2831:2831:2831))
        (PORT clk (2123:2123:2123) (2077:2077:2077))
        (PORT ena (4757:4757:4757) (4726:4726:4726))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (2893:2893:2893))
        (PORT d[1] (5620:5620:5620) (5724:5724:5724))
        (PORT d[2] (2194:2194:2194) (2291:2291:2291))
        (PORT d[3] (4510:4510:4510) (4658:4658:4658))
        (PORT d[4] (3869:3869:3869) (4018:4018:4018))
        (PORT d[5] (3737:3737:3737) (3857:3857:3857))
        (PORT d[6] (4280:4280:4280) (4390:4390:4390))
        (PORT d[7] (4147:4147:4147) (4205:4205:4205))
        (PORT d[8] (3225:3225:3225) (3274:3274:3274))
        (PORT d[9] (2357:2357:2357) (2438:2438:2438))
        (PORT d[10] (2797:2797:2797) (2851:2851:2851))
        (PORT d[11] (3561:3561:3561) (3700:3700:3700))
        (PORT d[12] (3826:3826:3826) (3982:3982:3982))
        (PORT clk (2120:2120:2120) (2075:2075:2075))
        (PORT ena (4755:4755:4755) (4723:4723:4723))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3930:3930:3930) (3979:3979:3979))
        (PORT clk (2120:2120:2120) (2075:2075:2075))
        (PORT ena (4755:4755:4755) (4723:4723:4723))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3079:3079:3079) (3083:3083:3083))
        (PORT clk (2120:2120:2120) (2075:2075:2075))
        (PORT ena (4755:4755:4755) (4723:4723:4723))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4917:4917:4917) (4901:4901:4901))
        (PORT clk (2123:2123:2123) (2077:2077:2077))
        (PORT ena (4757:4757:4757) (4726:4726:4726))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2077:2077:2077))
        (PORT d[0] (4757:4757:4757) (4726:4726:4726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1288:1288:1288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2393:2393:2393) (2412:2412:2412))
        (PORT clk (2074:2074:2074) (2033:2033:2033))
        (PORT ena (4067:4067:4067) (3971:3971:3971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3229:3229:3229) (3335:3335:3335))
        (PORT d[1] (4901:4901:4901) (5006:5006:5006))
        (PORT d[2] (2840:2840:2840) (2982:2982:2982))
        (PORT d[3] (3750:3750:3750) (3887:3887:3887))
        (PORT d[4] (3688:3688:3688) (3871:3871:3871))
        (PORT d[5] (3431:3431:3431) (3553:3553:3553))
        (PORT d[6] (4041:4041:4041) (4111:4111:4111))
        (PORT d[7] (4201:4201:4201) (4254:4254:4254))
        (PORT d[8] (3958:3958:3958) (4089:4089:4089))
        (PORT d[9] (2378:2378:2378) (2463:2463:2463))
        (PORT d[10] (3473:3473:3473) (3501:3501:3501))
        (PORT d[11] (3565:3565:3565) (3707:3707:3707))
        (PORT d[12] (3541:3541:3541) (3687:3687:3687))
        (PORT clk (2071:2071:2071) (2031:2031:2031))
        (PORT ena (4065:4065:4065) (3968:3968:3968))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2901:2901:2901) (2846:2846:2846))
        (PORT clk (2071:2071:2071) (2031:2031:2031))
        (PORT ena (4065:4065:4065) (3968:3968:3968))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2936:2936:2936) (2913:2913:2913))
        (PORT clk (2071:2071:2071) (2031:2031:2031))
        (PORT ena (4065:4065:4065) (3968:3968:3968))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5483:5483:5483) (5477:5477:5477))
        (PORT clk (2074:2074:2074) (2033:2033:2033))
        (PORT ena (4067:4067:4067) (3971:3971:3971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2033:2033:2033))
        (PORT d[0] (4067:4067:4067) (3971:3971:3971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2034:2034:2034))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2034:2034:2034))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2034:2034:2034))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2034:2034:2034))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1244:1244:1244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1245:1245:1245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2512:2512:2512) (2600:2600:2600))
        (PORT datab (2460:2460:2460) (2519:2519:2519))
        (PORT datac (1055:1055:1055) (1060:1060:1060))
        (PORT datad (1596:1596:1596) (1614:1614:1614))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1104:1104:1104))
        (PORT datab (2464:2464:2464) (2523:2523:2523))
        (PORT datac (1886:1886:1886) (1918:1918:1918))
        (PORT datad (158:158:158) (177:177:177))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2246:2246:2246) (2309:2309:2309))
        (PORT datab (186:186:186) (208:208:208))
        (PORT datac (162:162:162) (184:184:184))
        (PORT datad (156:156:156) (175:175:175))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (589:589:589) (733:733:733))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1679:1679:1679) (1678:1678:1678))
        (PORT d (537:537:537) (533:533:533))
        (PORT clrn (1949:1949:1949) (1934:1934:1934))
        (IOPATH (posedge clk) q (525:525:525) (475:475:475))
        (IOPATH (negedge clrn) q (629:629:629) (579:579:579))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (84:84:84))
      (HOLD d (posedge clk) (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|leds\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1754:1754:1754))
        (PORT asdata (544:544:544) (603:603:603))
        (PORT clrn (1810:1810:1810) (1726:1726:1726))
        (PORT ena (1732:1732:1732) (1687:1687:1687))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|readdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1372:1372:1372) (1401:1401:1401))
        (PORT datab (1654:1654:1654) (1699:1699:1699))
        (PORT datad (1185:1185:1185) (1245:1245:1245))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1802:1802:1802) (1719:1719:1719))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[2\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1629:1629:1629) (1651:1651:1651))
        (PORT datab (544:544:544) (537:537:537))
        (PORT datac (1697:1697:1697) (1787:1787:1787))
        (PORT datad (198:198:198) (253:253:253))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (568:568:568))
        (PORT datab (2272:2272:2272) (2265:2265:2265))
        (PORT datac (1448:1448:1448) (1470:1470:1470))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data_nxt\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (758:758:758))
        (PORT datab (615:615:615) (655:655:655))
        (PORT datac (746:746:746) (731:731:731))
        (PORT datad (806:806:806) (802:802:802))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1801:1801:1801))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1849:1849:1849) (1764:1764:1764))
        (PORT ena (1142:1142:1142) (1129:1129:1129))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1580:1580:1580) (1650:1650:1650))
        (PORT datab (358:358:358) (393:393:393))
        (PORT datac (200:200:200) (231:231:231))
        (PORT datad (1346:1346:1346) (1379:1379:1379))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[13\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1091:1091:1091) (1099:1099:1099))
        (PORT datab (890:890:890) (891:891:891))
        (PORT datac (730:730:730) (714:714:714))
        (PORT datad (603:603:603) (649:649:649))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1811:1811:1811) (1727:1727:1727))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (573:573:573) (596:596:596))
        (PORT datad (610:610:610) (656:656:656))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1696:1696:1696) (1718:1718:1718))
        (PORT clk (2118:2118:2118) (2080:2080:2080))
        (PORT ena (6980:6980:6980) (6945:6945:6945))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5615:5615:5615) (5816:5816:5816))
        (PORT d[1] (2215:2215:2215) (2184:2184:2184))
        (PORT d[2] (1585:1585:1585) (1655:1655:1655))
        (PORT d[3] (2559:2559:2559) (2587:2587:2587))
        (PORT d[4] (2175:2175:2175) (2266:2266:2266))
        (PORT d[5] (2267:2267:2267) (2235:2235:2235))
        (PORT d[6] (6682:6682:6682) (6915:6915:6915))
        (PORT d[7] (3043:3043:3043) (3030:3030:3030))
        (PORT d[8] (3524:3524:3524) (3591:3591:3591))
        (PORT d[9] (2490:2490:2490) (2623:2623:2623))
        (PORT d[10] (5437:5437:5437) (5536:5536:5536))
        (PORT d[11] (3631:3631:3631) (3698:3698:3698))
        (PORT d[12] (3734:3734:3734) (3873:3873:3873))
        (PORT clk (2115:2115:2115) (2078:2078:2078))
        (PORT ena (6978:6978:6978) (6942:6942:6942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3186:3186:3186) (3175:3175:3175))
        (PORT clk (2115:2115:2115) (2078:2078:2078))
        (PORT ena (6978:6978:6978) (6942:6942:6942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3348:3348:3348) (3369:3369:3369))
        (PORT clk (2115:2115:2115) (2078:2078:2078))
        (PORT ena (6978:6978:6978) (6942:6942:6942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2402:2402:2402) (2366:2366:2366))
        (PORT clk (2118:2118:2118) (2080:2080:2080))
        (PORT ena (6980:6980:6980) (6945:6945:6945))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2080:2080:2080))
        (PORT d[0] (6980:6980:6980) (6945:6945:6945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1291:1291:1291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1292:1292:1292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1113:1113:1113))
        (PORT datab (2258:2258:2258) (2269:2269:2269))
        (PORT datac (2102:2102:2102) (2172:2172:2172))
        (PORT datad (870:870:870) (889:889:889))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1661:1661:1661) (1682:1682:1682))
        (PORT clk (2125:2125:2125) (2090:2090:2090))
        (PORT ena (6715:6715:6715) (6680:6680:6680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3456:3456:3456) (3537:3537:3537))
        (PORT d[1] (3076:3076:3076) (3074:3074:3074))
        (PORT d[2] (1528:1528:1528) (1592:1592:1592))
        (PORT d[3] (2292:2292:2292) (2318:2318:2318))
        (PORT d[4] (4425:4425:4425) (4593:4593:4593))
        (PORT d[5] (2203:2203:2203) (2172:2172:2172))
        (PORT d[6] (6267:6267:6267) (6455:6455:6455))
        (PORT d[7] (4594:4594:4594) (4621:4621:4621))
        (PORT d[8] (3266:3266:3266) (3335:3335:3335))
        (PORT d[9] (2204:2204:2204) (2319:2319:2319))
        (PORT d[10] (4626:4626:4626) (4712:4712:4712))
        (PORT d[11] (3381:3381:3381) (3454:3454:3454))
        (PORT d[12] (3454:3454:3454) (3590:3590:3590))
        (PORT clk (2122:2122:2122) (2088:2088:2088))
        (PORT ena (6713:6713:6713) (6677:6677:6677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3398:3398:3398) (3381:3381:3381))
        (PORT clk (2122:2122:2122) (2088:2088:2088))
        (PORT ena (6713:6713:6713) (6677:6677:6677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3632:3632:3632) (3656:3656:3656))
        (PORT clk (2122:2122:2122) (2088:2088:2088))
        (PORT ena (6713:6713:6713) (6677:6677:6677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3134:3134:3134) (3171:3171:3171))
        (PORT clk (2125:2125:2125) (2090:2090:2090))
        (PORT ena (6715:6715:6715) (6680:6680:6680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2090:2090:2090))
        (PORT d[0] (6715:6715:6715) (6680:6680:6680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1462:1462:1462))
        (PORT datac (1782:1782:1782) (1756:1756:1756))
        (PORT datad (1760:1760:1760) (1824:1824:1824))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2593:2593:2593) (2662:2662:2662))
        (PORT clk (2116:2116:2116) (2073:2073:2073))
        (PORT ena (6151:6151:6151) (6133:6133:6133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3025:3025:3025) (3064:3064:3064))
        (PORT d[1] (3488:3488:3488) (3465:3465:3465))
        (PORT d[2] (1915:1915:1915) (2009:2009:2009))
        (PORT d[3] (5361:5361:5361) (5506:5506:5506))
        (PORT d[4] (3886:3886:3886) (4047:4047:4047))
        (PORT d[5] (7896:7896:7896) (7864:7864:7864))
        (PORT d[6] (5406:5406:5406) (5578:5578:5578))
        (PORT d[7] (4074:4074:4074) (4089:4089:4089))
        (PORT d[8] (2950:2950:2950) (3007:3007:3007))
        (PORT d[9] (2180:2180:2180) (2289:2289:2289))
        (PORT d[10] (4078:4078:4078) (4145:4145:4145))
        (PORT d[11] (2826:2826:2826) (2889:2889:2889))
        (PORT d[12] (5184:5184:5184) (5356:5356:5356))
        (PORT clk (2113:2113:2113) (2071:2071:2071))
        (PORT ena (6149:6149:6149) (6130:6130:6130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3446:3446:3446) (3451:3451:3451))
        (PORT clk (2113:2113:2113) (2071:2071:2071))
        (PORT ena (6149:6149:6149) (6130:6130:6130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5144:5144:5144) (5229:5229:5229))
        (PORT clk (2113:2113:2113) (2071:2071:2071))
        (PORT ena (6149:6149:6149) (6130:6130:6130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3128:3128:3128) (3160:3160:3160))
        (PORT clk (2116:2116:2116) (2073:2073:2073))
        (PORT ena (6151:6151:6151) (6133:6133:6133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2073:2073:2073))
        (PORT d[0] (6151:6151:6151) (6133:6133:6133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2638:2638:2638) (2709:2709:2709))
        (PORT clk (2102:2102:2102) (2058:2058:2058))
        (PORT ena (4798:4798:4798) (4756:4756:4756))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2862:2862:2862) (2938:2938:2938))
        (PORT d[1] (5663:5663:5663) (5784:5784:5784))
        (PORT d[2] (2976:2976:2976) (3095:3095:3095))
        (PORT d[3] (4277:4277:4277) (4441:4441:4441))
        (PORT d[4] (4168:4168:4168) (4327:4327:4327))
        (PORT d[5] (3408:3408:3408) (3521:3521:3521))
        (PORT d[6] (3573:3573:3573) (3615:3615:3615))
        (PORT d[7] (2945:2945:2945) (2993:2993:2993))
        (PORT d[8] (4053:4053:4053) (4113:4113:4113))
        (PORT d[9] (2937:2937:2937) (3030:3030:3030))
        (PORT d[10] (2514:2514:2514) (2568:2568:2568))
        (PORT d[11] (4290:4290:4290) (4427:4427:4427))
        (PORT d[12] (3513:3513:3513) (3663:3663:3663))
        (PORT clk (2099:2099:2099) (2056:2056:2056))
        (PORT ena (4796:4796:4796) (4753:4753:4753))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3974:3974:3974) (3946:3946:3946))
        (PORT clk (2099:2099:2099) (2056:2056:2056))
        (PORT ena (4796:4796:4796) (4753:4753:4753))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3840:3840:3840) (3864:3864:3864))
        (PORT clk (2099:2099:2099) (2056:2056:2056))
        (PORT ena (4796:4796:4796) (4753:4753:4753))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2263:2263:2263) (2259:2259:2259))
        (PORT clk (2102:2102:2102) (2058:2058:2058))
        (PORT ena (4798:4798:4798) (4756:4756:4756))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2058:2058:2058))
        (PORT d[0] (4798:4798:4798) (4756:4756:4756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1269:1269:1269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1270:1270:1270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1270:1270:1270))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1270:1270:1270))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2252:2252:2252) (2288:2288:2288))
        (PORT clk (2110:2110:2110) (2071:2071:2071))
        (PORT ena (6881:6881:6881) (6811:6811:6811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3511:3511:3511) (3615:3615:3615))
        (PORT d[1] (4781:4781:4781) (4858:4858:4858))
        (PORT d[2] (3994:3994:3994) (3968:3968:3968))
        (PORT d[3] (2856:2856:2856) (2881:2881:2881))
        (PORT d[4] (2369:2369:2369) (2454:2454:2454))
        (PORT d[5] (5738:5738:5738) (5708:5708:5708))
        (PORT d[6] (5256:5256:5256) (5435:5435:5435))
        (PORT d[7] (5487:5487:5487) (5556:5556:5556))
        (PORT d[8] (3255:3255:3255) (3325:3325:3325))
        (PORT d[9] (2610:2610:2610) (2708:2708:2708))
        (PORT d[10] (4413:4413:4413) (4510:4510:4510))
        (PORT d[11] (4519:4519:4519) (4638:4638:4638))
        (PORT d[12] (4876:4876:4876) (5045:5045:5045))
        (PORT clk (2107:2107:2107) (2069:2069:2069))
        (PORT ena (6879:6879:6879) (6808:6808:6808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4168:4168:4168) (4183:4183:4183))
        (PORT clk (2107:2107:2107) (2069:2069:2069))
        (PORT ena (6879:6879:6879) (6808:6808:6808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4568:4568:4568) (4641:4641:4641))
        (PORT clk (2107:2107:2107) (2069:2069:2069))
        (PORT ena (6879:6879:6879) (6808:6808:6808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3161:3161:3161) (3204:3204:3204))
        (PORT clk (2110:2110:2110) (2071:2071:2071))
        (PORT ena (6881:6881:6881) (6811:6811:6811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2071:2071:2071))
        (PORT d[0] (6881:6881:6881) (6811:6811:6811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1282:1282:1282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1283:1283:1283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2267:2267:2267) (2321:2321:2321))
        (PORT datab (1903:1903:1903) (1951:1951:1951))
        (PORT datac (1027:1027:1027) (1019:1019:1019))
        (PORT datad (2061:2061:2061) (2066:2066:2066))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2293:2293:2293) (2348:2348:2348))
        (PORT clk (2135:2135:2135) (2092:2092:2092))
        (PORT ena (2871:2871:2871) (2879:2879:2879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (3133:3133:3133))
        (PORT d[1] (1407:1407:1407) (1424:1424:1424))
        (PORT d[2] (2104:2104:2104) (2192:2192:2192))
        (PORT d[3] (1604:1604:1604) (1618:1618:1618))
        (PORT d[4] (1926:1926:1926) (1952:1952:1952))
        (PORT d[5] (4180:4180:4180) (4301:4301:4301))
        (PORT d[6] (1696:1696:1696) (1716:1716:1716))
        (PORT d[7] (3849:3849:3849) (3920:3920:3920))
        (PORT d[8] (1900:1900:1900) (1909:1909:1909))
        (PORT d[9] (1154:1154:1154) (1180:1180:1180))
        (PORT d[10] (3296:3296:3296) (3353:3353:3353))
        (PORT d[11] (2620:2620:2620) (2630:2630:2630))
        (PORT d[12] (3407:3407:3407) (3520:3520:3520))
        (PORT clk (2132:2132:2132) (2090:2090:2090))
        (PORT ena (2869:2869:2869) (2876:2876:2876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1779:1779:1779) (1720:1720:1720))
        (PORT clk (2132:2132:2132) (2090:2090:2090))
        (PORT ena (2869:2869:2869) (2876:2876:2876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2681:2681:2681) (2674:2674:2674))
        (PORT clk (2132:2132:2132) (2090:2090:2090))
        (PORT ena (2869:2869:2869) (2876:2876:2876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2805:2805:2805) (2811:2811:2811))
        (PORT clk (2135:2135:2135) (2092:2092:2092))
        (PORT ena (2871:2871:2871) (2879:2879:2879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2092:2092:2092))
        (PORT d[0] (2871:2871:2871) (2879:2879:2879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1783:1783:1783) (1853:1853:1853))
        (PORT datab (1630:1630:1630) (1653:1653:1653))
        (PORT datac (784:784:784) (787:787:787))
        (PORT datad (558:558:558) (562:562:562))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1227:1227:1227))
        (PORT datab (189:189:189) (211:211:211))
        (PORT datac (1111:1111:1111) (1154:1154:1154))
        (PORT datad (155:155:155) (175:175:175))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[13\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (988:988:988))
        (PORT datab (1713:1713:1713) (1777:1777:1777))
        (PORT datac (201:201:201) (259:259:259))
        (PORT datad (737:737:737) (775:775:775))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[13\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1246:1246:1246))
        (PORT datab (188:188:188) (211:211:211))
        (PORT datac (206:206:206) (267:267:267))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[13\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (631:631:631))
        (PORT datab (1194:1194:1194) (1205:1205:1205))
        (PORT datac (808:808:808) (823:823:823))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1765:1765:1765))
        (PORT ena (1327:1327:1327) (1348:1348:1348))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (966:966:966) (1045:1045:1045))
        (PORT datab (1197:1197:1197) (1262:1262:1262))
        (PORT datac (1642:1642:1642) (1698:1698:1698))
        (PORT datad (1178:1178:1178) (1235:1235:1235))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_br_cmp\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (1032:1032:1032))
        (PORT datab (825:825:825) (829:829:829))
        (PORT datac (1402:1402:1402) (1455:1455:1455))
        (PORT datad (751:751:751) (739:739:739))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_br_cmp\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (716:716:716))
        (PORT datab (801:801:801) (805:805:805))
        (PORT datac (505:505:505) (488:488:488))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_br_cmp\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (326:326:326))
        (PORT datab (186:186:186) (209:209:209))
        (PORT datac (602:602:602) (619:619:619))
        (PORT datad (771:771:771) (767:767:767))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_br_cmp)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1799:1799:1799))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1847:1847:1847) (1761:1761:1761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_op_rdctl)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (337:337:337))
        (PORT datab (617:617:617) (622:622:622))
        (PORT datac (850:850:850) (893:893:893))
        (PORT datad (1417:1417:1417) (1468:1468:1468))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_rd_ctl_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1798:1798:1798))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1847:1847:1847) (1760:1760:1760))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_alu_result\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (936:936:936))
        (PORT datad (583:583:583) (616:616:616))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (331:331:331))
        (PORT datab (251:251:251) (313:313:313))
        (PORT datac (498:498:498) (488:488:488))
        (PORT datad (186:186:186) (215:215:215))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (475:475:475))
        (IOPATH dataa combout (318:318:318) (323:323:323))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1747:1747:1747))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1086:1086:1086) (1072:1072:1072))
        (PORT sload (1385:1385:1385) (1397:1397:1397))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1803:1803:1803))
        (PORT asdata (1156:1156:1156) (1194:1194:1194))
        (PORT clrn (1851:1851:1851) (1765:1765:1765))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_readdata\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1067:1067:1067) (1072:1072:1072))
        (PORT datac (1230:1230:1230) (1289:1289:1289))
        (PORT datad (215:215:215) (270:270:270))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1765:1765:1765))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (941:941:941))
        (PORT datab (1630:1630:1630) (1642:1642:1642))
        (PORT datad (354:354:354) (392:392:392))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|leds\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1754:1754:1754))
        (PORT asdata (535:535:535) (591:591:591))
        (PORT clrn (1810:1810:1810) (1726:1726:1726))
        (PORT ena (1732:1732:1732) (1687:1687:1687))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|readdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1418:1418:1418))
        (PORT datac (1235:1235:1235) (1228:1228:1228))
        (PORT datad (1075:1075:1075) (1109:1109:1109))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1801:1801:1801))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1849:1849:1849) (1764:1764:1764))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|altpll_0\|wire_pfdena_reg_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (602:602:602))
        (PORT datab (1346:1346:1346) (1372:1372:1372))
        (PORT datac (619:619:619) (662:662:662))
        (PORT datad (1488:1488:1488) (1507:1507:1507))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|altpll_0\|wire_pfdena_reg_ena\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (454:454:454))
        (PORT datab (254:254:254) (315:315:315))
        (PORT datad (1580:1580:1580) (1611:1611:1611))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|altpll_0\|pfdena_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1842:1842:1842) (1861:1861:1861))
        (PORT datab (208:208:208) (237:237:237))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|altpll_0\|pfdena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1798:1798:1798))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1848:1848:1848) (1759:1759:1759))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|altpll_0\|readdata\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (295:295:295))
        (PORT datab (211:211:211) (241:241:241))
        (PORT datac (179:179:179) (201:201:201))
        (PORT datad (1580:1580:1580) (1611:1611:1611))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1798:1798:1798))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1848:1848:1848) (1759:1759:1759))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1809:1809:1809) (1821:1821:1821))
        (PORT datab (544:544:544) (565:565:565))
        (PORT datac (609:609:609) (655:655:655))
        (PORT datad (573:573:573) (610:610:610))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (551:551:551) (693:693:693))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1678:1678:1678) (1690:1690:1690))
        (PORT d (524:524:524) (521:521:521))
        (PORT clrn (1898:1898:1898) (1873:1873:1873))
        (IOPATH (posedge clk) q (516:516:516) (470:470:470))
        (IOPATH (negedge clrn) q (620:620:620) (574:574:574))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (84:84:84))
      (HOLD d (posedge clk) (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1269:1269:1269))
        (PORT datab (782:782:782) (773:773:773))
        (PORT datac (162:162:162) (184:184:184))
        (PORT datad (1525:1525:1525) (1586:1586:1586))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (577:577:577))
        (PORT datac (160:160:160) (181:181:181))
        (PORT datad (1730:1730:1730) (1722:1722:1722))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data_nxt\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (313:313:313))
        (PORT datab (581:581:581) (591:591:591))
        (PORT datac (390:390:390) (410:410:410))
        (PORT datad (1090:1090:1090) (1111:1111:1111))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1849:1849:1849) (1761:1761:1761))
        (PORT ena (760:760:760) (774:774:774))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1550:1550:1550) (1617:1617:1617))
        (PORT datab (638:638:638) (658:658:658))
        (PORT datac (810:810:810) (828:828:828))
        (PORT datad (197:197:197) (252:252:252))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[23\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (347:347:347) (357:357:357))
        (PORT datac (571:571:571) (570:570:570))
        (PORT datad (592:592:592) (600:600:600))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1762:1762:1762))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (700:700:700))
        (PORT datad (334:334:334) (362:362:362))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2445:2445:2445) (2450:2450:2450))
        (PORT clk (2106:2106:2106) (2072:2072:2072))
        (PORT ena (8602:8602:8602) (8508:8508:8508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4226:4226:4226) (4411:4411:4411))
        (PORT d[1] (4409:4409:4409) (4447:4447:4447))
        (PORT d[2] (3632:3632:3632) (3579:3579:3579))
        (PORT d[3] (2647:2647:2647) (2689:2689:2689))
        (PORT d[4] (2623:2623:2623) (2698:2698:2698))
        (PORT d[5] (4124:4124:4124) (4052:4052:4052))
        (PORT d[6] (5593:5593:5593) (5801:5801:5801))
        (PORT d[7] (7225:7225:7225) (7330:7330:7330))
        (PORT d[8] (3307:3307:3307) (3389:3389:3389))
        (PORT d[9] (3514:3514:3514) (3654:3654:3654))
        (PORT d[10] (5096:5096:5096) (5231:5231:5231))
        (PORT d[11] (3408:3408:3408) (3490:3490:3490))
        (PORT d[12] (4402:4402:4402) (4574:4574:4574))
        (PORT clk (2103:2103:2103) (2070:2070:2070))
        (PORT ena (8600:8600:8600) (8505:8505:8505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3510:3510:3510) (3532:3532:3532))
        (PORT clk (2103:2103:2103) (2070:2070:2070))
        (PORT ena (8600:8600:8600) (8505:8505:8505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2752:2752:2752) (2740:2740:2740))
        (PORT clk (2103:2103:2103) (2070:2070:2070))
        (PORT ena (8600:8600:8600) (8505:8505:8505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2227:2227:2227) (2297:2297:2297))
        (PORT clk (2106:2106:2106) (2072:2072:2072))
        (PORT ena (8602:8602:8602) (8508:8508:8508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2072:2072:2072))
        (PORT d[0] (8602:8602:8602) (8508:8508:8508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1283:1283:1283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2431:2431:2431) (2461:2461:2461))
        (PORT clk (2096:2096:2096) (2061:2061:2061))
        (PORT ena (7507:7507:7507) (7460:7460:7460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5040:5040:5040) (5230:5230:5230))
        (PORT d[1] (5022:5022:5022) (5094:5094:5094))
        (PORT d[2] (2264:2264:2264) (2370:2370:2370))
        (PORT d[3] (3332:3332:3332) (3415:3415:3415))
        (PORT d[4] (1939:1939:1939) (2030:2030:2030))
        (PORT d[5] (3098:3098:3098) (3084:3084:3084))
        (PORT d[6] (6135:6135:6135) (6366:6366:6366))
        (PORT d[7] (2777:2777:2777) (2762:2762:2762))
        (PORT d[8] (3256:3256:3256) (3311:3311:3311))
        (PORT d[9] (2822:2822:2822) (2962:2962:2962))
        (PORT d[10] (4923:4923:4923) (5019:5019:5019))
        (PORT d[11] (3517:3517:3517) (3642:3642:3642))
        (PORT d[12] (3787:3787:3787) (3940:3940:3940))
        (PORT clk (2093:2093:2093) (2059:2059:2059))
        (PORT ena (7505:7505:7505) (7457:7457:7457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5376:5376:5376) (5413:5413:5413))
        (PORT clk (2093:2093:2093) (2059:2059:2059))
        (PORT ena (7505:7505:7505) (7457:7457:7457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3081:3081:3081) (3080:3080:3080))
        (PORT clk (2093:2093:2093) (2059:2059:2059))
        (PORT ena (7505:7505:7505) (7457:7457:7457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (2120:2120:2120))
        (PORT clk (2096:2096:2096) (2061:2061:2061))
        (PORT ena (7507:7507:7507) (7460:7460:7460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2061:2061:2061))
        (PORT d[0] (7507:7507:7507) (7460:7460:7460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1272:1272:1272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1273:1273:1273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2452:2452:2452) (2473:2473:2473))
        (PORT clk (2102:2102:2102) (2068:2068:2068))
        (PORT ena (8568:8568:8568) (8471:8471:8471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4063:4063:4063) (4204:4204:4204))
        (PORT d[1] (4429:4429:4429) (4457:4457:4457))
        (PORT d[2] (3642:3642:3642) (3592:3592:3592))
        (PORT d[3] (2668:2668:2668) (2711:2711:2711))
        (PORT d[4] (2365:2365:2365) (2442:2442:2442))
        (PORT d[5] (4127:4127:4127) (4052:4052:4052))
        (PORT d[6] (5290:5290:5290) (5492:5492:5492))
        (PORT d[7] (7201:7201:7201) (7306:7306:7306))
        (PORT d[8] (3338:3338:3338) (3423:3423:3423))
        (PORT d[9] (3254:3254:3254) (3392:3392:3392))
        (PORT d[10] (5087:5087:5087) (5217:5217:5217))
        (PORT d[11] (3431:3431:3431) (3511:3511:3511))
        (PORT d[12] (4321:4321:4321) (4470:4470:4470))
        (PORT clk (2099:2099:2099) (2066:2066:2066))
        (PORT ena (8566:8566:8566) (8468:8468:8468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3848:3848:3848) (3811:3811:3811))
        (PORT clk (2099:2099:2099) (2066:2066:2066))
        (PORT ena (8566:8566:8566) (8468:8468:8468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3174:3174:3174) (3154:3154:3154))
        (PORT clk (2099:2099:2099) (2066:2066:2066))
        (PORT ena (8566:8566:8566) (8468:8468:8468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1982:1982:1982) (2051:2051:2051))
        (PORT clk (2102:2102:2102) (2068:2068:2068))
        (PORT ena (8568:8568:8568) (8471:8471:8471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2068:2068:2068))
        (PORT d[0] (8568:8568:8568) (8471:8471:8471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1279:1279:1279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2452:2452:2452) (2472:2472:2472))
        (PORT clk (2104:2104:2104) (2070:2070:2070))
        (PORT ena (7779:7779:7779) (7692:7692:7692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3921:3921:3921) (4067:4067:4067))
        (PORT d[1] (4180:4180:4180) (4226:4226:4226))
        (PORT d[2] (2778:2778:2778) (2912:2912:2912))
        (PORT d[3] (2653:2653:2653) (2699:2699:2699))
        (PORT d[4] (2780:2780:2780) (2845:2845:2845))
        (PORT d[5] (3693:3693:3693) (3643:3643:3643))
        (PORT d[6] (5258:5258:5258) (5451:5451:5451))
        (PORT d[7] (6838:6838:6838) (6931:6931:6931))
        (PORT d[8] (3537:3537:3537) (3623:3623:3623))
        (PORT d[9] (3487:3487:3487) (3627:3627:3627))
        (PORT d[10] (4853:4853:4853) (4995:4995:4995))
        (PORT d[11] (3116:3116:3116) (3195:3195:3195))
        (PORT d[12] (3808:3808:3808) (3977:3977:3977))
        (PORT clk (2101:2101:2101) (2068:2068:2068))
        (PORT ena (7777:7777:7777) (7689:7689:7689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3864:3864:3864) (3852:3852:3852))
        (PORT clk (2101:2101:2101) (2068:2068:2068))
        (PORT ena (7777:7777:7777) (7689:7689:7689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2806:2806:2806) (2802:2802:2802))
        (PORT clk (2101:2101:2101) (2068:2068:2068))
        (PORT ena (7777:7777:7777) (7689:7689:7689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2587:2587:2587) (2664:2664:2664))
        (PORT clk (2104:2104:2104) (2070:2070:2070))
        (PORT ena (7779:7779:7779) (7692:7692:7692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2070:2070:2070))
        (PORT d[0] (7779:7779:7779) (7692:7692:7692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2071:2071:2071))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2071:2071:2071))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2071:2071:2071))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2071:2071:2071))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1281:1281:1281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1282:1282:1282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3116:3116:3116) (3178:3178:3178))
        (PORT datab (2553:2553:2553) (2632:2632:2632))
        (PORT datac (1271:1271:1271) (1262:1262:1262))
        (PORT datad (1714:1714:1714) (1698:1698:1698))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3124:3124:3124) (3188:3188:3188))
        (PORT datab (1320:1320:1320) (1312:1312:1312))
        (PORT datac (1052:1052:1052) (1060:1060:1060))
        (PORT datad (158:158:158) (176:176:176))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2190:2190:2190) (2218:2218:2218))
        (PORT clk (2127:2127:2127) (2088:2088:2088))
        (PORT ena (7247:7247:7247) (7174:7174:7174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4145:4145:4145) (4295:4295:4295))
        (PORT d[1] (4129:4129:4129) (4174:4174:4174))
        (PORT d[2] (2535:2535:2535) (2673:2673:2673))
        (PORT d[3] (2618:2618:2618) (2662:2662:2662))
        (PORT d[4] (3293:3293:3293) (3375:3375:3375))
        (PORT d[5] (3398:3398:3398) (3342:3342:3342))
        (PORT d[6] (5774:5774:5774) (5975:5975:5975))
        (PORT d[7] (6549:6549:6549) (6642:6642:6642))
        (PORT d[8] (3546:3546:3546) (3633:3633:3633))
        (PORT d[9] (3741:3741:3741) (3893:3893:3893))
        (PORT d[10] (5331:5331:5331) (5478:5478:5478))
        (PORT d[11] (3155:3155:3155) (3243:3243:3243))
        (PORT d[12] (3764:3764:3764) (3910:3910:3910))
        (PORT clk (2124:2124:2124) (2086:2086:2086))
        (PORT ena (7245:7245:7245) (7171:7171:7171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3800:3800:3800) (3817:3817:3817))
        (PORT clk (2124:2124:2124) (2086:2086:2086))
        (PORT ena (7245:7245:7245) (7171:7171:7171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2763:2763:2763) (2763:2763:2763))
        (PORT clk (2124:2124:2124) (2086:2086:2086))
        (PORT ena (7245:7245:7245) (7171:7171:7171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2322:2322:2322) (2400:2400:2400))
        (PORT clk (2127:2127:2127) (2088:2088:2088))
        (PORT ena (7247:7247:7247) (7174:7174:7174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2088:2088:2088))
        (PORT d[0] (7247:7247:7247) (7174:7174:7174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1299:1299:1299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1300:1300:1300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1492:1492:1492) (1456:1456:1456))
        (PORT datab (2548:2548:2548) (2627:2627:2627))
        (PORT datac (3069:3069:3069) (3132:3132:3132))
        (PORT datad (535:535:535) (529:529:529))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2188:2188:2188) (2208:2208:2208))
        (PORT clk (2118:2118:2118) (2080:2080:2080))
        (PORT ena (8267:8267:8267) (8175:8175:8175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4348:4348:4348) (4481:4481:4481))
        (PORT d[1] (4106:4106:4106) (4126:4126:4126))
        (PORT d[2] (3379:3379:3379) (3328:3328:3328))
        (PORT d[3] (2837:2837:2837) (2858:2858:2858))
        (PORT d[4] (2639:2639:2639) (2716:2716:2716))
        (PORT d[5] (3732:3732:3732) (3706:3706:3706))
        (PORT d[6] (5588:5588:5588) (5796:5796:5796))
        (PORT d[7] (6929:6929:6929) (7033:7033:7033))
        (PORT d[8] (3316:3316:3316) (3406:3406:3406))
        (PORT d[9] (2953:2953:2953) (3075:3075:3075))
        (PORT d[10] (5604:5604:5604) (5741:5741:5741))
        (PORT d[11] (3458:3458:3458) (3582:3582:3582))
        (PORT d[12] (4423:4423:4423) (4597:4597:4597))
        (PORT clk (2115:2115:2115) (2078:2078:2078))
        (PORT ena (8265:8265:8265) (8172:8172:8172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2755:2755:2755) (2686:2686:2686))
        (PORT clk (2115:2115:2115) (2078:2078:2078))
        (PORT ena (8265:8265:8265) (8172:8172:8172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2777:2777:2777) (2762:2762:2762))
        (PORT clk (2115:2115:2115) (2078:2078:2078))
        (PORT ena (8265:8265:8265) (8172:8172:8172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2244:2244:2244) (2315:2315:2315))
        (PORT clk (2118:2118:2118) (2080:2080:2080))
        (PORT ena (8267:8267:8267) (8175:8175:8175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2080:2080:2080))
        (PORT d[0] (8267:8267:8267) (8175:8175:8175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1291:1291:1291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1292:1292:1292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3114:3114:3114) (3176:3176:3176))
        (PORT datab (2552:2552:2552) (2631:2631:2631))
        (PORT datad (1027:1027:1027) (1016:1016:1016))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2206:2206:2206) (2271:2271:2271))
        (PORT datab (186:186:186) (209:209:209))
        (PORT datac (162:162:162) (184:184:184))
        (PORT datad (158:158:158) (177:177:177))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[23\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (901:901:901))
        (PORT datab (1662:1662:1662) (1771:1771:1771))
        (PORT datac (1008:1008:1008) (1050:1050:1050))
        (PORT datad (197:197:197) (251:251:251))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[23\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1805:1805:1805) (1808:1808:1808))
        (PORT datac (521:521:521) (512:512:512))
        (PORT datad (801:801:801) (814:814:814))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[23\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (842:842:842) (844:844:844))
        (PORT datac (647:647:647) (681:681:681))
        (PORT datad (157:157:157) (175:175:175))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1766:1766:1766))
        (PORT ena (1902:1902:1902) (1897:1897:1897))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[22\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (384:384:384))
        (PORT datab (978:978:978) (1044:1044:1044))
        (PORT datad (751:751:751) (810:810:810))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1797:1797:1797))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1205:1205:1205) (1245:1245:1245))
        (PORT clrn (1847:1847:1847) (1758:1758:1758))
        (PORT sclr (975:975:975) (1006:1006:1006))
        (PORT sload (1809:1809:1809) (1859:1859:1859))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1564:1564:1564) (1595:1595:1595))
        (PORT datad (566:566:566) (588:588:588))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[22\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1180:1180:1180))
        (PORT datab (328:328:328) (332:332:332))
        (PORT datad (1020:1020:1020) (1014:1014:1014))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1792:1792:1792))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (846:846:846) (867:867:867))
        (PORT clrn (1842:1842:1842) (1754:1754:1754))
        (PORT sclr (1503:1503:1503) (1549:1549:1549))
        (PORT sload (1386:1386:1386) (1463:1463:1463))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (972:972:972))
        (PORT datab (799:799:799) (826:826:826))
        (PORT datac (215:215:215) (273:273:273))
        (PORT datad (1284:1284:1284) (1300:1300:1300))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (605:605:605))
        (PORT datab (252:252:252) (314:314:314))
        (PORT datac (776:776:776) (780:780:780))
        (PORT datad (163:163:163) (185:185:185))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|src5_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1149:1149:1149) (1162:1162:1162))
        (PORT datac (855:855:855) (868:868:868))
        (PORT datad (175:175:175) (199:199:199))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (158:158:158) (177:177:177))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (977:977:977))
        (PORT datab (572:572:572) (568:568:568))
        (PORT datad (180:180:180) (202:202:202))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1747:1747:1747))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1807:1807:1807) (1725:1725:1725))
        (PORT ena (740:740:740) (746:746:746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (975:975:975))
        (PORT datab (573:573:573) (569:569:569))
        (PORT datad (206:206:206) (264:264:264))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1747:1747:1747))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1807:1807:1807) (1725:1725:1725))
        (PORT ena (740:740:740) (746:746:746))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (293:293:293))
        (PORT datab (570:570:570) (566:566:566))
        (PORT datac (961:961:961) (945:945:945))
        (PORT datad (204:204:204) (263:263:263))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1747:1747:1747))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1807:1807:1807) (1725:1725:1725))
        (PORT ena (737:737:737) (737:737:737))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[7\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1750:1750:1750))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1807:1807:1807) (1723:1723:1723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (649:649:649))
        (PORT datad (1329:1329:1329) (1361:1361:1361))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[6\]\[83\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (158:158:158) (176:176:176))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[6\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1750:1750:1750))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1807:1807:1807) (1723:1723:1723))
        (PORT ena (1086:1086:1086) (1053:1053:1053))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (393:393:393))
        (PORT datab (1577:1577:1577) (1603:1603:1603))
        (PORT datad (378:378:378) (416:416:416))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[5\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1749:1749:1749))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1806:1806:1806) (1722:1722:1722))
        (PORT ena (901:901:901) (888:888:888))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1351:1351:1351) (1385:1385:1385))
        (PORT datab (594:594:594) (622:622:622))
        (PORT datac (377:377:377) (420:420:420))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[4\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1796:1796:1796) (1714:1714:1714))
        (PORT ena (741:741:741) (756:756:756))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (656:656:656) (694:694:694))
        (PORT datac (1321:1321:1321) (1352:1352:1352))
        (PORT datad (198:198:198) (252:252:252))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[3\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1739:1739:1739))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1796:1796:1796) (1714:1714:1714))
        (PORT ena (717:717:717) (716:716:716))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (644:644:644) (681:681:681))
        (PORT datac (1331:1331:1331) (1357:1357:1357))
        (PORT datad (792:792:792) (805:805:805))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[2\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1746:1746:1746))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1794:1794:1794) (1710:1710:1710))
        (PORT ena (1121:1121:1121) (1107:1107:1107))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (375:375:375) (416:416:416))
        (PORT datac (1332:1332:1332) (1358:1358:1358))
        (PORT datad (198:198:198) (252:252:252))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1746:1746:1746))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1794:1794:1794) (1710:1710:1710))
        (PORT ena (1076:1076:1076) (1054:1054:1054))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1371:1371:1371) (1405:1405:1405))
        (PORT datac (363:363:363) (401:401:401))
        (PORT datad (576:576:576) (612:612:612))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sdram_controller_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1749:1749:1749))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1806:1806:1806) (1722:1722:1722))
        (PORT ena (868:868:868) (845:845:845))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_005\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (896:896:896))
        (PORT datab (905:905:905) (944:944:944))
        (PORT datac (811:811:811) (845:845:845))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1879:1879:1879) (1961:1961:1961))
        (PORT datab (821:821:821) (875:875:875))
        (PORT datac (993:993:993) (972:972:972))
        (PORT datad (196:196:196) (250:250:250))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (908:908:908))
        (PORT datab (940:940:940) (982:982:982))
        (PORT datac (960:960:960) (993:993:993))
        (PORT datad (893:893:893) (934:934:934))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (1097:1097:1097))
        (PORT datab (378:378:378) (389:389:389))
        (PORT datac (1435:1435:1435) (1396:1396:1396))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[22\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (848:848:848) (850:850:850))
        (PORT datac (643:643:643) (676:676:676))
        (PORT datad (757:757:757) (754:754:754))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1766:1766:1766))
        (PORT ena (1902:1902:1902) (1897:1897:1897))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[26\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1176:1176:1176) (1220:1220:1220))
        (PORT datab (862:862:862) (863:863:863))
        (PORT datad (773:773:773) (760:760:760))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1078:1078:1078) (1066:1066:1066))
        (PORT clrn (1811:1811:1811) (1727:1727:1727))
        (PORT sload (1110:1110:1110) (1148:1148:1148))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1378:1378:1378) (1417:1417:1417))
        (PORT datad (757:757:757) (777:777:777))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3748:3748:3748) (3809:3809:3809))
        (PORT clk (2118:2118:2118) (2078:2078:2078))
        (PORT ena (6083:6083:6083) (6038:6038:6038))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3235:3235:3235) (3340:3340:3340))
        (PORT d[1] (4350:4350:4350) (4365:4365:4365))
        (PORT d[2] (4695:4695:4695) (4670:4670:4670))
        (PORT d[3] (2969:2969:2969) (3030:3030:3030))
        (PORT d[4] (2910:2910:2910) (3012:3012:3012))
        (PORT d[5] (4502:4502:4502) (4477:4477:4477))
        (PORT d[6] (4612:4612:4612) (4757:4757:4757))
        (PORT d[7] (4189:4189:4189) (4243:4243:4243))
        (PORT d[8] (3554:3554:3554) (3625:3625:3625))
        (PORT d[9] (2132:2132:2132) (2226:2226:2226))
        (PORT d[10] (4234:4234:4234) (4212:4212:4212))
        (PORT d[11] (2888:2888:2888) (2981:2981:2981))
        (PORT d[12] (3501:3501:3501) (3652:3652:3652))
        (PORT clk (2115:2115:2115) (2076:2076:2076))
        (PORT ena (6081:6081:6081) (6035:6035:6035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3165:3165:3165) (3141:3141:3141))
        (PORT clk (2115:2115:2115) (2076:2076:2076))
        (PORT ena (6081:6081:6081) (6035:6035:6035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3111:3111:3111) (3120:3120:3120))
        (PORT clk (2115:2115:2115) (2076:2076:2076))
        (PORT ena (6081:6081:6081) (6035:6035:6035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2385:2385:2385) (2471:2471:2471))
        (PORT clk (2118:2118:2118) (2078:2078:2078))
        (PORT ena (6083:6083:6083) (6038:6038:6038))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2078:2078:2078))
        (PORT d[0] (6083:6083:6083) (6038:6038:6038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (2462:2462:2462) (2521:2521:2521))
        (PORT datac (2474:2474:2474) (2566:2566:2566))
        (PORT datad (1853:1853:1853) (1873:1873:1873))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2300:2300:2300) (2306:2306:2306))
        (PORT clk (2095:2095:2095) (2049:2049:2049))
        (PORT ena (4518:4518:4518) (4478:4478:4478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2850:2850:2850) (2920:2920:2920))
        (PORT d[1] (5398:5398:5398) (5513:5513:5513))
        (PORT d[2] (2695:2695:2695) (2808:2808:2808))
        (PORT d[3] (3979:3979:3979) (4133:4133:4133))
        (PORT d[4] (3901:3901:3901) (4056:4056:4056))
        (PORT d[5] (3668:3668:3668) (3796:3796:3796))
        (PORT d[6] (3293:3293:3293) (3327:3327:3327))
        (PORT d[7] (2928:2928:2928) (2962:2962:2962))
        (PORT d[8] (3495:3495:3495) (3547:3547:3547))
        (PORT d[9] (2640:2640:2640) (2725:2725:2725))
        (PORT d[10] (2771:2771:2771) (2822:2822:2822))
        (PORT d[11] (4231:4231:4231) (4361:4361:4361))
        (PORT d[12] (4076:4076:4076) (4232:4232:4232))
        (PORT clk (2092:2092:2092) (2047:2047:2047))
        (PORT ena (4516:4516:4516) (4475:4475:4475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3051:3051:3051) (3000:3000:3000))
        (PORT clk (2092:2092:2092) (2047:2047:2047))
        (PORT ena (4516:4516:4516) (4475:4475:4475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3574:3574:3574) (3593:3593:3593))
        (PORT clk (2092:2092:2092) (2047:2047:2047))
        (PORT ena (4516:4516:4516) (4475:4475:4475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2817:2817:2817) (2899:2899:2899))
        (PORT clk (2095:2095:2095) (2049:2049:2049))
        (PORT ena (4518:4518:4518) (4478:4478:4478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2049:2049:2049))
        (PORT d[0] (4518:4518:4518) (4478:4478:4478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2050:2050:2050))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2050:2050:2050))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2050:2050:2050))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2050:2050:2050))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1260:1260:1260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1261:1261:1261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (864:864:864))
        (PORT datab (2463:2463:2463) (2523:2523:2523))
        (PORT datac (2476:2476:2476) (2568:2568:2568))
        (PORT datad (1104:1104:1104) (1115:1115:1115))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3499:3499:3499) (3555:3555:3555))
        (PORT clk (2088:2088:2088) (2047:2047:2047))
        (PORT ena (6592:6592:6592) (6528:6528:6528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4078:4078:4078) (4209:4209:4209))
        (PORT d[1] (4532:4532:4532) (4604:4604:4604))
        (PORT d[2] (4264:4264:4264) (4243:4243:4243))
        (PORT d[3] (3352:3352:3352) (3456:3456:3456))
        (PORT d[4] (2393:2393:2393) (2480:2480:2480))
        (PORT d[5] (5456:5456:5456) (5416:5416:5416))
        (PORT d[6] (4663:4663:4663) (4824:4824:4824))
        (PORT d[7] (4941:4941:4941) (5003:5003:5003))
        (PORT d[8] (3276:3276:3276) (3350:3350:3350))
        (PORT d[9] (2092:2092:2092) (2167:2167:2167))
        (PORT d[10] (4531:4531:4531) (4522:4522:4522))
        (PORT d[11] (3992:3992:3992) (4104:4104:4104))
        (PORT d[12] (4364:4364:4364) (4524:4524:4524))
        (PORT clk (2085:2085:2085) (2045:2045:2045))
        (PORT ena (6590:6590:6590) (6525:6525:6525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3905:3905:3905) (3915:3915:3915))
        (PORT clk (2085:2085:2085) (2045:2045:2045))
        (PORT ena (6590:6590:6590) (6525:6525:6525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3998:3998:3998) (4058:4058:4058))
        (PORT clk (2085:2085:2085) (2045:2045:2045))
        (PORT ena (6590:6590:6590) (6525:6525:6525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3091:3091:3091) (3176:3176:3176))
        (PORT clk (2088:2088:2088) (2047:2047:2047))
        (PORT ena (6592:6592:6592) (6528:6528:6528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2047:2047:2047))
        (PORT d[0] (6592:6592:6592) (6528:6528:6528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2048:2048:2048))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2048:2048:2048))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2048:2048:2048))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2048:2048:2048))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1258:1258:1258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1259:1259:1259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1259:1259:1259))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1259:1259:1259))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3262:3262:3262) (3321:3321:3321))
        (PORT clk (2078:2078:2078) (2033:2033:2033))
        (PORT ena (5343:5343:5343) (5337:5337:5337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3859:3859:3859) (3932:3932:3932))
        (PORT d[1] (5069:5069:5069) (5150:5150:5150))
        (PORT d[2] (2218:2218:2218) (2318:2318:2318))
        (PORT d[3] (4201:4201:4201) (4323:4323:4323))
        (PORT d[4] (3060:3060:3060) (3207:3207:3207))
        (PORT d[5] (6744:6744:6744) (6684:6684:6684))
        (PORT d[6] (4596:4596:4596) (4751:4751:4751))
        (PORT d[7] (4344:4344:4344) (4377:4377:4377))
        (PORT d[8] (3869:3869:3869) (3949:3949:3949))
        (PORT d[9] (2039:2039:2039) (2109:2109:2109))
        (PORT d[10] (3584:3584:3584) (3585:3585:3585))
        (PORT d[11] (3564:3564:3564) (3695:3695:3695))
        (PORT d[12] (4299:4299:4299) (4447:4447:4447))
        (PORT clk (2075:2075:2075) (2031:2031:2031))
        (PORT ena (5341:5341:5341) (5334:5334:5334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4708:4708:4708) (4695:4695:4695))
        (PORT clk (2075:2075:2075) (2031:2031:2031))
        (PORT ena (5341:5341:5341) (5334:5334:5334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4316:4316:4316) (4371:4371:4371))
        (PORT clk (2075:2075:2075) (2031:2031:2031))
        (PORT ena (5341:5341:5341) (5334:5334:5334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3523:3523:3523) (3583:3583:3583))
        (PORT clk (2078:2078:2078) (2033:2033:2033))
        (PORT ena (5343:5343:5343) (5337:5337:5337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2033:2033:2033))
        (PORT d[0] (5343:5343:5343) (5337:5337:5337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2034:2034:2034))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2034:2034:2034))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2034:2034:2034))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2034:2034:2034))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1244:1244:1244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1245:1245:1245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3496:3496:3496) (3552:3552:3552))
        (PORT clk (2084:2084:2084) (2040:2040:2040))
        (PORT ena (5332:5332:5332) (5328:5328:5328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2891:2891:2891) (2958:2958:2958))
        (PORT d[1] (4505:4505:4505) (4570:4570:4570))
        (PORT d[2] (2251:2251:2251) (2369:2369:2369))
        (PORT d[3] (4215:4215:4215) (4339:4339:4339))
        (PORT d[4] (3350:3350:3350) (3512:3512:3512))
        (PORT d[5] (6740:6740:6740) (6681:6681:6681))
        (PORT d[6] (4588:4588:4588) (4742:4742:4742))
        (PORT d[7] (4069:4069:4069) (4096:4096:4096))
        (PORT d[8] (3860:3860:3860) (3940:3940:3940))
        (PORT d[9] (1884:1884:1884) (1973:1973:1973))
        (PORT d[10] (3601:3601:3601) (3603:3603:3603))
        (PORT d[11] (3263:3263:3263) (3384:3384:3384))
        (PORT d[12] (4323:4323:4323) (4471:4471:4471))
        (PORT clk (2081:2081:2081) (2038:2038:2038))
        (PORT ena (5330:5330:5330) (5325:5325:5325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3941:3941:3941) (3929:3929:3929))
        (PORT clk (2081:2081:2081) (2038:2038:2038))
        (PORT ena (5330:5330:5330) (5325:5325:5325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4304:4304:4304) (4357:4357:4357))
        (PORT clk (2081:2081:2081) (2038:2038:2038))
        (PORT ena (5330:5330:5330) (5325:5325:5325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3269:3269:3269) (3328:3328:3328))
        (PORT clk (2084:2084:2084) (2040:2040:2040))
        (PORT ena (5332:5332:5332) (5328:5328:5328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2040:2040:2040))
        (PORT d[0] (5332:5332:5332) (5328:5328:5328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2041:2041:2041))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2041:2041:2041))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2041:2041:2041))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2041:2041:2041))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1251:1251:1251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1252:1252:1252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1252:1252:1252))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1252:1252:1252))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2414:2414:2414) (2432:2432:2432))
        (PORT clk (2122:2122:2122) (2081:2081:2081))
        (PORT ena (4234:4234:4234) (4200:4200:4200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2837:2837:2837) (2909:2909:2909))
        (PORT d[1] (5625:5625:5625) (5719:5719:5719))
        (PORT d[2] (2407:2407:2407) (2510:2510:2510))
        (PORT d[3] (4544:4544:4544) (4696:4696:4696))
        (PORT d[4] (2993:2993:2993) (3124:3124:3124))
        (PORT d[5] (3426:3426:3426) (3542:3542:3542))
        (PORT d[6] (2998:2998:2998) (3024:3024:3024))
        (PORT d[7] (2948:2948:2948) (2984:2984:2984))
        (PORT d[8] (2947:2947:2947) (2987:2987:2987))
        (PORT d[9] (2086:2086:2086) (2164:2164:2164))
        (PORT d[10] (2574:2574:2574) (2628:2628:2628))
        (PORT d[11] (3729:3729:3729) (3857:3857:3857))
        (PORT d[12] (3809:3809:3809) (3965:3965:3965))
        (PORT clk (2119:2119:2119) (2079:2079:2079))
        (PORT ena (4232:4232:4232) (4197:4197:4197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3911:3911:3911) (3959:3959:3959))
        (PORT clk (2119:2119:2119) (2079:2079:2079))
        (PORT ena (4232:4232:4232) (4197:4197:4197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3311:3311:3311) (3329:3329:3329))
        (PORT clk (2119:2119:2119) (2079:2079:2079))
        (PORT ena (4232:4232:4232) (4197:4197:4197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2611:2611:2611) (2695:2695:2695))
        (PORT clk (2122:2122:2122) (2081:2081:2081))
        (PORT ena (4234:4234:4234) (4200:4200:4200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2081:2081:2081))
        (PORT d[0] (4234:4234:4234) (4200:4200:4200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1292:1292:1292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1293:1293:1293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2513:2513:2513) (2600:2600:2600))
        (PORT datab (2461:2461:2461) (2520:2520:2520))
        (PORT datac (1445:1445:1445) (1423:1423:1423))
        (PORT datad (1106:1106:1106) (1116:1116:1116))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1395:1395:1395) (1408:1408:1408))
        (PORT datab (2463:2463:2463) (2522:2522:2522))
        (PORT datac (1474:1474:1474) (1453:1453:1453))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2246:2246:2246) (2309:2309:2309))
        (PORT datab (188:188:188) (210:210:210))
        (PORT datac (160:160:160) (181:181:181))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[26\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1869:1869:1869) (1951:1951:1951))
        (PORT datab (227:227:227) (284:284:284))
        (PORT datac (755:755:755) (785:785:785))
        (PORT datad (1437:1437:1437) (1442:1442:1442))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[26\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (879:879:879))
        (PORT datac (1309:1309:1309) (1322:1322:1322))
        (PORT datad (806:806:806) (810:810:810))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[26\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (843:843:843) (845:845:845))
        (PORT datac (646:646:646) (680:680:680))
        (PORT datad (293:293:293) (299:299:299))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1766:1766:1766))
        (PORT ena (1902:1902:1902) (1897:1897:1897))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_dst_regnum\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (673:673:673))
        (PORT datab (1131:1131:1131) (1172:1172:1172))
        (PORT datac (1580:1580:1580) (1616:1616:1616))
        (PORT datad (1048:1048:1048) (1036:1036:1036))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_dst_regnum\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1795:1795:1795))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1845:1845:1845) (1756:1756:1756))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[25\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (642:642:642))
        (PORT datab (1204:1204:1204) (1226:1226:1226))
        (PORT datad (815:815:815) (814:814:814))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1062:1062:1062) (1046:1046:1046))
        (PORT clrn (1811:1811:1811) (1727:1727:1727))
        (PORT sload (1114:1114:1114) (1155:1155:1155))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (591:591:591) (630:630:630))
        (PORT datad (214:214:214) (268:268:268))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2664:2664:2664) (2686:2686:2686))
        (PORT clk (2115:2115:2115) (2073:2073:2073))
        (PORT ena (5339:5339:5339) (5252:5252:5252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4467:4467:4467) (4631:4631:4631))
        (PORT d[1] (6241:6241:6241) (6369:6369:6369))
        (PORT d[2] (4405:4405:4405) (4633:4633:4633))
        (PORT d[3] (4978:4978:4978) (5158:5158:5158))
        (PORT d[4] (3890:3890:3890) (4050:4050:4050))
        (PORT d[5] (2730:2730:2730) (2802:2802:2802))
        (PORT d[6] (4486:4486:4486) (4593:4593:4593))
        (PORT d[7] (5901:5901:5901) (6002:6002:6002))
        (PORT d[8] (3583:3583:3583) (3660:3660:3660))
        (PORT d[9] (3022:3022:3022) (3136:3136:3136))
        (PORT d[10] (6204:6204:6204) (6374:6374:6374))
        (PORT d[11] (5031:5031:5031) (5071:5071:5071))
        (PORT d[12] (2835:2835:2835) (2927:2927:2927))
        (PORT clk (2112:2112:2112) (2071:2071:2071))
        (PORT ena (5337:5337:5337) (5249:5249:5249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3493:3493:3493) (3501:3501:3501))
        (PORT clk (2112:2112:2112) (2071:2071:2071))
        (PORT ena (5337:5337:5337) (5249:5249:5249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2710:2710:2710) (2707:2707:2707))
        (PORT clk (2112:2112:2112) (2071:2071:2071))
        (PORT ena (5337:5337:5337) (5249:5249:5249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2926:2926:2926) (3039:3039:3039))
        (PORT clk (2115:2115:2115) (2073:2073:2073))
        (PORT ena (5339:5339:5339) (5252:5252:5252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2073:2073:2073))
        (PORT d[0] (5339:5339:5339) (5252:5252:5252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1798:1798:1798) (1779:1779:1779))
        (PORT clk (2124:2124:2124) (2088:2088:2088))
        (PORT ena (2986:2986:2986) (2951:2951:2951))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5013:5013:5013) (5182:5182:5182))
        (PORT d[1] (6872:6872:6872) (7026:7026:7026))
        (PORT d[2] (4958:4958:4958) (5195:5195:5195))
        (PORT d[3] (5576:5576:5576) (5783:5783:5783))
        (PORT d[4] (3961:3961:3961) (4141:4141:4141))
        (PORT d[5] (1987:1987:1987) (1961:1961:1961))
        (PORT d[6] (4452:4452:4452) (4554:4554:4554))
        (PORT d[7] (6490:6490:6490) (6612:6612:6612))
        (PORT d[8] (4143:4143:4143) (4229:4229:4229))
        (PORT d[9] (3572:3572:3572) (3695:3695:3695))
        (PORT d[10] (6783:6783:6783) (6969:6969:6969))
        (PORT d[11] (5540:5540:5540) (5583:5583:5583))
        (PORT d[12] (3391:3391:3391) (3498:3498:3498))
        (PORT clk (2121:2121:2121) (2086:2086:2086))
        (PORT ena (2984:2984:2984) (2948:2948:2948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4802:4802:4802) (4790:4790:4790))
        (PORT clk (2121:2121:2121) (2086:2086:2086))
        (PORT ena (2984:2984:2984) (2948:2948:2948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3253:3253:3253) (3262:3262:3262))
        (PORT clk (2121:2121:2121) (2086:2086:2086))
        (PORT ena (2984:2984:2984) (2948:2948:2948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3505:3505:3505) (3630:3630:3630))
        (PORT clk (2124:2124:2124) (2088:2088:2088))
        (PORT ena (2986:2986:2986) (2951:2951:2951))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2088:2088:2088))
        (PORT d[0] (2986:2986:2986) (2951:2951:2951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1299:1299:1299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1300:1300:1300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1450:1450:1450) (1412:1412:1412))
        (PORT clk (2120:2120:2120) (2086:2086:2086))
        (PORT ena (3019:3019:3019) (2989:2989:2989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4968:4968:4968) (5127:5127:5127))
        (PORT d[1] (6799:6799:6799) (6938:6938:6938))
        (PORT d[2] (4921:4921:4921) (5151:5151:5151))
        (PORT d[3] (5879:5879:5879) (6096:6096:6096))
        (PORT d[4] (4215:4215:4215) (4396:4396:4396))
        (PORT d[5] (1997:1997:1997) (1974:1974:1974))
        (PORT d[6] (4456:4456:4456) (4558:4558:4558))
        (PORT d[7] (6703:6703:6703) (6819:6819:6819))
        (PORT d[8] (4128:4128:4128) (4214:4214:4214))
        (PORT d[9] (3533:3533:3533) (3653:3653:3653))
        (PORT d[10] (7005:7005:7005) (7188:7188:7188))
        (PORT d[11] (5579:5579:5579) (5628:5628:5628))
        (PORT d[12] (3671:3671:3671) (3777:3777:3777))
        (PORT clk (2117:2117:2117) (2084:2084:2084))
        (PORT ena (3017:3017:3017) (2986:2986:2986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2309:2309:2309) (2184:2184:2184))
        (PORT clk (2117:2117:2117) (2084:2084:2084))
        (PORT ena (3017:3017:3017) (2986:2986:2986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3496:3496:3496) (3501:3501:3501))
        (PORT clk (2117:2117:2117) (2084:2084:2084))
        (PORT ena (3017:3017:3017) (2986:2986:2986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3718:3718:3718) (3836:3836:3836))
        (PORT clk (2120:2120:2120) (2086:2086:2086))
        (PORT ena (3019:3019:3019) (2989:2989:2989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2086:2086:2086))
        (PORT d[0] (3019:3019:3019) (2989:2989:2989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1297:1297:1297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1814:1814:1814) (1795:1795:1795))
        (PORT clk (2124:2124:2124) (2089:2089:2089))
        (PORT ena (2998:2998:2998) (2963:2963:2963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4725:4725:4725) (4885:4885:4885))
        (PORT d[1] (6633:6633:6633) (6794:6794:6794))
        (PORT d[2] (4647:4647:4647) (4873:4873:4873))
        (PORT d[3] (5595:5595:5595) (5803:5803:5803))
        (PORT d[4] (3985:3985:3985) (4168:4168:4168))
        (PORT d[5] (2021:2021:2021) (1998:1998:1998))
        (PORT d[6] (4481:4481:4481) (4591:4591:4591))
        (PORT d[7] (6444:6444:6444) (6560:6560:6560))
        (PORT d[8] (3869:3869:3869) (3955:3955:3955))
        (PORT d[9] (3249:3249:3249) (3366:3366:3366))
        (PORT d[10] (6773:6773:6773) (6958:6958:6958))
        (PORT d[11] (5559:5559:5559) (5605:5605:5605))
        (PORT d[12] (3415:3415:3415) (3525:3525:3525))
        (PORT clk (2121:2121:2121) (2087:2087:2087))
        (PORT ena (2996:2996:2996) (2960:2960:2960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4024:4024:4024) (4009:4009:4009))
        (PORT clk (2121:2121:2121) (2087:2087:2087))
        (PORT ena (2996:2996:2996) (2960:2960:2960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3257:3257:3257) (3250:3250:3250))
        (PORT clk (2121:2121:2121) (2087:2087:2087))
        (PORT ena (2996:2996:2996) (2960:2960:2960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3474:3474:3474) (3596:3596:3596))
        (PORT clk (2124:2124:2124) (2089:2089:2089))
        (PORT ena (2998:2998:2998) (2963:2963:2963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2089:2089:2089))
        (PORT d[0] (2998:2998:2998) (2963:2963:2963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1300:1300:1300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1194:1194:1194) (1253:1253:1253))
        (PORT datab (1400:1400:1400) (1449:1449:1449))
        (PORT datac (1640:1640:1640) (1655:1655:1655))
        (PORT datad (1638:1638:1638) (1604:1604:1604))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1630:1630:1630) (1583:1583:1583))
        (PORT datab (1399:1399:1399) (1448:1448:1448))
        (PORT datac (1600:1600:1600) (1556:1556:1556))
        (PORT datad (155:155:155) (174:174:174))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2238:2238:2238) (2234:2234:2234))
        (PORT clk (2116:2116:2116) (2074:2074:2074))
        (PORT ena (5307:5307:5307) (5217:5217:5217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4439:4439:4439) (4590:4590:4590))
        (PORT d[1] (6361:6361:6361) (6515:6515:6515))
        (PORT d[2] (4363:4363:4363) (4582:4582:4582))
        (PORT d[3] (5255:5255:5255) (5448:5448:5448))
        (PORT d[4] (3936:3936:3936) (4098:4098:4098))
        (PORT d[5] (4916:4916:4916) (5021:5021:5021))
        (PORT d[6] (4493:4493:4493) (4611:4611:4611))
        (PORT d[7] (6176:6176:6176) (6285:6285:6285))
        (PORT d[8] (3592:3592:3592) (3670:3670:3670))
        (PORT d[9] (2978:2978:2978) (3088:3088:3088))
        (PORT d[10] (4433:4433:4433) (4525:4525:4525))
        (PORT d[11] (5016:5016:5016) (5053:5053:5053))
        (PORT d[12] (3126:3126:3126) (3225:3225:3225))
        (PORT clk (2113:2113:2113) (2072:2072:2072))
        (PORT ena (5305:5305:5305) (5214:5214:5214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4897:4897:4897) (4818:4818:4818))
        (PORT clk (2113:2113:2113) (2072:2072:2072))
        (PORT ena (5305:5305:5305) (5214:5214:5214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2981:2981:2981) (2969:2969:2969))
        (PORT clk (2113:2113:2113) (2072:2072:2072))
        (PORT ena (5305:5305:5305) (5214:5214:5214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3193:3193:3193) (3310:3310:3310))
        (PORT clk (2116:2116:2116) (2074:2074:2074))
        (PORT ena (5307:5307:5307) (5217:5217:5217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2074:2074:2074))
        (PORT d[0] (5307:5307:5307) (5217:5217:5217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1286:1286:1286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1198:1198:1198) (1258:1258:1258))
        (PORT datab (1389:1389:1389) (1436:1436:1436))
        (PORT datac (1644:1644:1644) (1598:1598:1598))
        (PORT datad (1588:1588:1588) (1592:1592:1592))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2199:2199:2199) (2191:2191:2191))
        (PORT clk (2125:2125:2125) (2090:2090:2090))
        (PORT ena (3003:3003:3003) (2968:2968:2968))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4724:4724:4724) (4884:4884:4884))
        (PORT d[1] (6547:6547:6547) (6687:6687:6687))
        (PORT d[2] (4663:4663:4663) (4896:4896:4896))
        (PORT d[3] (5566:5566:5566) (5772:5772:5772))
        (PORT d[4] (4208:4208:4208) (4376:4376:4376))
        (PORT d[5] (4899:4899:4899) (5004:5004:5004))
        (PORT d[6] (4481:4481:4481) (4590:4590:4590))
        (PORT d[7] (6436:6436:6436) (6551:6551:6551))
        (PORT d[8] (3870:3870:3870) (3951:3951:3951))
        (PORT d[9] (3264:3264:3264) (3380:3380:3380))
        (PORT d[10] (6517:6517:6517) (6697:6697:6697))
        (PORT d[11] (5319:5319:5319) (5370:5370:5370))
        (PORT d[12] (3383:3383:3383) (3489:3489:3489))
        (PORT clk (2122:2122:2122) (2088:2088:2088))
        (PORT ena (3001:3001:3001) (2965:2965:2965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5016:5016:5016) (5096:5096:5096))
        (PORT clk (2122:2122:2122) (2088:2088:2088))
        (PORT ena (3001:3001:3001) (2965:2965:2965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3233:3233:3233) (3241:3241:3241))
        (PORT clk (2122:2122:2122) (2088:2088:2088))
        (PORT ena (3001:3001:3001) (2965:2965:2965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3461:3461:3461) (3582:3582:3582))
        (PORT clk (2125:2125:2125) (2090:2090:2090))
        (PORT ena (3003:3003:3003) (2968:2968:2968))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2090:2090:2090))
        (PORT d[0] (3003:3003:3003) (2968:2968:2968))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1198:1198:1198) (1258:1258:1258))
        (PORT datac (1567:1567:1567) (1579:1579:1579))
        (PORT datad (1358:1358:1358) (1402:1402:1402))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1148:1148:1148) (1194:1194:1194))
        (PORT datab (189:189:189) (213:213:213))
        (PORT datac (159:159:159) (181:181:181))
        (PORT datad (156:156:156) (175:175:175))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[25\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (904:904:904))
        (PORT datab (1469:1469:1469) (1495:1495:1495))
        (PORT datac (1011:1011:1011) (1052:1052:1052))
        (PORT datad (330:330:330) (364:364:364))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[25\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (207:207:207) (231:231:231))
        (PORT datac (1023:1023:1023) (1024:1024:1024))
        (PORT datad (529:529:529) (533:533:533))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[25\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1112:1112:1112))
        (PORT datac (1006:1006:1006) (980:980:980))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1759:1759:1759))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1805:1805:1805) (1721:1721:1721))
        (PORT ena (1815:1815:1815) (1826:1826:1826))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_dst_regnum\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (671:671:671))
        (PORT datab (1371:1371:1371) (1400:1400:1400))
        (PORT datac (855:855:855) (901:901:901))
        (PORT datad (1049:1049:1049) (1037:1037:1037))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_dst_regnum\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1795:1795:1795))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1845:1845:1845) (1756:1756:1756))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[24\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (638:638:638))
        (PORT datab (827:827:827) (831:831:831))
        (PORT datad (807:807:807) (798:798:798))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1056:1056:1056) (1043:1043:1043))
        (PORT clrn (1811:1811:1811) (1727:1727:1727))
        (PORT sload (1114:1114:1114) (1155:1155:1155))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (244:244:244) (302:302:302))
        (PORT datac (593:593:593) (632:632:632))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1912:1912:1912) (1871:1871:1871))
        (PORT clk (2125:2125:2125) (2090:2090:2090))
        (PORT ena (3005:3005:3005) (2970:2970:2970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4752:4752:4752) (4921:4921:4921))
        (PORT d[1] (6538:6538:6538) (6676:6676:6676))
        (PORT d[2] (4683:4683:4683) (4922:4922:4922))
        (PORT d[3] (5267:5267:5267) (5462:5462:5462))
        (PORT d[4] (3977:3977:3977) (4160:4160:4160))
        (PORT d[5] (4900:4900:4900) (5005:5005:5005))
        (PORT d[6] (4498:4498:4498) (4610:4610:4610))
        (PORT d[7] (6172:6172:6172) (6275:6275:6275))
        (PORT d[8] (3894:3894:3894) (3976:3976:3976))
        (PORT d[9] (3286:3286:3286) (3401:3401:3401))
        (PORT d[10] (6495:6495:6495) (6674:6674:6674))
        (PORT d[11] (5339:5339:5339) (5391:5391:5391))
        (PORT d[12] (3371:3371:3371) (3476:3476:3476))
        (PORT clk (2122:2122:2122) (2088:2088:2088))
        (PORT ena (3003:3003:3003) (2967:2967:2967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4893:4893:4893) (4813:4813:4813))
        (PORT clk (2122:2122:2122) (2088:2088:2088))
        (PORT ena (3003:3003:3003) (2967:2967:2967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3025:3025:3025) (3026:3026:3026))
        (PORT clk (2122:2122:2122) (2088:2088:2088))
        (PORT ena (3003:3003:3003) (2967:2967:2967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3203:3203:3203) (3321:3321:3321))
        (PORT clk (2125:2125:2125) (2090:2090:2090))
        (PORT ena (3005:3005:3005) (2970:2970:2970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2090:2090:2090))
        (PORT d[0] (3005:3005:3005) (2970:2970:2970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1197:1197:1197) (1256:1256:1256))
        (PORT datab (1571:1571:1571) (1585:1585:1585))
        (PORT datac (1410:1410:1410) (1367:1367:1367))
        (PORT datad (1362:1362:1362) (1405:1405:1405))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1260:1260:1260) (1253:1253:1253))
        (PORT clk (2095:2095:2095) (2062:2062:2062))
        (PORT ena (3227:3227:3227) (3190:3190:3190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2030:2030:2030) (2011:2011:2011))
        (PORT d[1] (5969:5969:5969) (6098:6098:6098))
        (PORT d[2] (4232:4232:4232) (4404:4404:4404))
        (PORT d[3] (4821:4821:4821) (4979:4979:4979))
        (PORT d[4] (4248:4248:4248) (4446:4446:4446))
        (PORT d[5] (1367:1367:1367) (1388:1388:1388))
        (PORT d[6] (2175:2175:2175) (2182:2182:2182))
        (PORT d[7] (2979:2979:2979) (3014:3014:3014))
        (PORT d[8] (2354:2354:2354) (2359:2359:2359))
        (PORT d[9] (3225:3225:3225) (3328:3328:3328))
        (PORT d[10] (4578:4578:4578) (4618:4618:4618))
        (PORT d[11] (2901:2901:2901) (2897:2897:2897))
        (PORT d[12] (4643:4643:4643) (4816:4816:4816))
        (PORT clk (2092:2092:2092) (2060:2060:2060))
        (PORT ena (3225:3225:3225) (3187:3187:3187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1707:1707:1707) (1620:1620:1620))
        (PORT clk (2092:2092:2092) (2060:2060:2060))
        (PORT ena (3225:3225:3225) (3187:3187:3187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3202:3202:3202) (3166:3166:3166))
        (PORT clk (2092:2092:2092) (2060:2060:2060))
        (PORT ena (3225:3225:3225) (3187:3187:3187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2032:2032:2032) (2093:2093:2093))
        (PORT clk (2095:2095:2095) (2062:2062:2062))
        (PORT ena (3227:3227:3227) (3190:3190:3190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2062:2062:2062))
        (PORT d[0] (3227:3227:3227) (3190:3190:3190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1273:1273:1273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1274:1274:1274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1195:1195:1195) (1254:1254:1254))
        (PORT datac (550:550:550) (543:543:543))
        (PORT datad (1366:1366:1366) (1411:1411:1411))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2731:2731:2731) (2730:2730:2730))
        (PORT clk (2118:2118:2118) (2084:2084:2084))
        (PORT ena (2986:2986:2986) (2967:2967:2967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4989:4989:4989) (5150:5150:5150))
        (PORT d[1] (6888:6888:6888) (7046:7046:7046))
        (PORT d[2] (4911:4911:4911) (5136:5136:5136))
        (PORT d[3] (5860:5860:5860) (6075:6075:6075))
        (PORT d[4] (4476:4476:4476) (4653:4653:4653))
        (PORT d[5] (2032:2032:2032) (2012:2012:2012))
        (PORT d[6] (4455:4455:4455) (4557:4557:4557))
        (PORT d[7] (6709:6709:6709) (6825:6825:6825))
        (PORT d[8] (4118:4118:4118) (4201:4201:4201))
        (PORT d[9] (3509:3509:3509) (3627:3627:3627))
        (PORT d[10] (7037:7037:7037) (7221:7221:7221))
        (PORT d[11] (5810:5810:5810) (5853:5853:5853))
        (PORT d[12] (3646:3646:3646) (3750:3750:3750))
        (PORT clk (2115:2115:2115) (2082:2082:2082))
        (PORT ena (2984:2984:2984) (2964:2964:2964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2546:2546:2546) (2419:2419:2419))
        (PORT clk (2115:2115:2115) (2082:2082:2082))
        (PORT ena (2984:2984:2984) (2964:2964:2964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3518:3518:3518) (3509:3509:3509))
        (PORT clk (2115:2115:2115) (2082:2082:2082))
        (PORT ena (2984:2984:2984) (2964:2964:2964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3776:3776:3776) (3905:3905:3905))
        (PORT clk (2118:2118:2118) (2084:2084:2084))
        (PORT ena (2986:2986:2986) (2967:2967:2967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2084:2084:2084))
        (PORT d[0] (2986:2986:2986) (2967:2967:2967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1296:1296:1296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1095:1095:1095) (1096:1096:1096))
        (PORT clk (2141:2141:2141) (2106:2106:2106))
        (PORT ena (3174:3174:3174) (3172:3172:3172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3355:3355:3355) (3422:3422:3422))
        (PORT d[1] (1382:1382:1382) (1389:1389:1389))
        (PORT d[2] (1771:1771:1771) (1743:1743:1743))
        (PORT d[3] (1832:1832:1832) (1840:1840:1840))
        (PORT d[4] (1137:1137:1137) (1158:1158:1158))
        (PORT d[5] (1341:1341:1341) (1341:1341:1341))
        (PORT d[6] (2257:2257:2257) (2291:2291:2291))
        (PORT d[7] (4115:4115:4115) (4185:4185:4185))
        (PORT d[8] (1338:1338:1338) (1336:1336:1336))
        (PORT d[9] (1110:1110:1110) (1126:1126:1126))
        (PORT d[10] (859:859:859) (874:874:874))
        (PORT d[11] (2885:2885:2885) (2898:2898:2898))
        (PORT d[12] (3729:3729:3729) (3848:3848:3848))
        (PORT clk (2138:2138:2138) (2104:2104:2104))
        (PORT ena (3172:3172:3172) (3169:3169:3169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1250:1250:1250) (1184:1184:1184))
        (PORT clk (2138:2138:2138) (2104:2104:2104))
        (PORT ena (3172:3172:3172) (3169:3169:3169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (2968:2968:2968))
        (PORT clk (2138:2138:2138) (2104:2104:2104))
        (PORT ena (3172:3172:3172) (3169:3169:3169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1280:1280:1280) (1263:1263:1263))
        (PORT clk (2141:2141:2141) (2106:2106:2106))
        (PORT ena (3174:3174:3174) (3172:3172:3172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2106:2106:2106))
        (PORT d[0] (3174:3174:3174) (3172:3172:3172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2107:2107:2107))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2107:2107:2107))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2107:2107:2107))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2107:2107:2107))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1317:1317:1317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1497:1497:1497) (1484:1484:1484))
        (PORT clk (2083:2083:2083) (2048:2048:2048))
        (PORT ena (2913:2913:2913) (2901:2901:2901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (864:864:864) (870:870:870))
        (PORT d[1] (2590:2590:2590) (2568:2568:2568))
        (PORT d[2] (1173:1173:1173) (1193:1193:1193))
        (PORT d[3] (986:986:986) (970:970:970))
        (PORT d[4] (4505:4505:4505) (4700:4700:4700))
        (PORT d[5] (868:868:868) (887:887:887))
        (PORT d[6] (2438:2438:2438) (2448:2448:2448))
        (PORT d[7] (3222:3222:3222) (3255:3255:3255))
        (PORT d[8] (1315:1315:1315) (1292:1292:1292))
        (PORT d[9] (3129:3129:3129) (3304:3304:3304))
        (PORT d[10] (2905:2905:2905) (2909:2909:2909))
        (PORT d[11] (3204:3204:3204) (3207:3207:3207))
        (PORT d[12] (1637:1637:1637) (1640:1640:1640))
        (PORT clk (2080:2080:2080) (2046:2046:2046))
        (PORT ena (2911:2911:2911) (2898:2898:2898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2261:2261:2261) (2141:2141:2141))
        (PORT clk (2080:2080:2080) (2046:2046:2046))
        (PORT ena (2911:2911:2911) (2898:2898:2898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1231:1231:1231) (1151:1151:1151))
        (PORT clk (2080:2080:2080) (2046:2046:2046))
        (PORT ena (2911:2911:2911) (2898:2898:2898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2050:2050:2050) (2118:2118:2118))
        (PORT clk (2083:2083:2083) (2048:2048:2048))
        (PORT ena (2913:2913:2913) (2901:2901:2901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2048:2048:2048))
        (PORT d[0] (2913:2913:2913) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2049:2049:2049))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2049:2049:2049))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2049:2049:2049))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2049:2049:2049))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1259:1259:1259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1260:1260:1260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2458:2458:2458) (2440:2440:2440))
        (PORT clk (2110:2110:2110) (2068:2068:2068))
        (PORT ena (5059:5059:5059) (4977:4977:4977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4179:4179:4179) (4332:4332:4332))
        (PORT d[1] (6046:6046:6046) (6185:6185:6185))
        (PORT d[2] (4083:4083:4083) (4297:4297:4297))
        (PORT d[3] (4691:4691:4691) (4865:4865:4865))
        (PORT d[4] (3622:3622:3622) (3781:3781:3781))
        (PORT d[5] (4383:4383:4383) (4481:4481:4481))
        (PORT d[6] (4143:4143:4143) (4226:4226:4226))
        (PORT d[7] (5628:5628:5628) (5724:5724:5724))
        (PORT d[8] (3299:3299:3299) (3368:3368:3368))
        (PORT d[9] (2754:2754:2754) (2866:2866:2866))
        (PORT d[10] (5932:5932:5932) (6097:6097:6097))
        (PORT d[11] (4413:4413:4413) (4430:4430:4430))
        (PORT d[12] (5494:5494:5494) (5707:5707:5707))
        (PORT clk (2107:2107:2107) (2066:2066:2066))
        (PORT ena (5057:5057:5057) (4974:4974:4974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3295:3295:3295) (3302:3302:3302))
        (PORT clk (2107:2107:2107) (2066:2066:2066))
        (PORT ena (5057:5057:5057) (4974:4974:4974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3840:3840:3840) (3864:3864:3864))
        (PORT clk (2107:2107:2107) (2066:2066:2066))
        (PORT ena (5057:5057:5057) (4974:4974:4974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2417:2417:2417) (2533:2533:2533))
        (PORT clk (2110:2110:2110) (2068:2068:2068))
        (PORT ena (5059:5059:5059) (4977:4977:4977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2068:2068:2068))
        (PORT d[0] (5059:5059:5059) (4977:4977:4977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1279:1279:1279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1197:1197:1197) (1256:1256:1256))
        (PORT datab (1392:1392:1392) (1440:1440:1440))
        (PORT datac (1039:1039:1039) (1049:1049:1049))
        (PORT datad (1891:1891:1891) (1856:1856:1856))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1195:1195:1195) (1254:1254:1254))
        (PORT datab (1851:1851:1851) (1931:1931:1931))
        (PORT datac (1045:1045:1045) (1046:1046:1046))
        (PORT datad (158:158:158) (177:177:177))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1191:1191:1191))
        (PORT datab (189:189:189) (211:211:211))
        (PORT datac (160:160:160) (181:181:181))
        (PORT datad (156:156:156) (175:175:175))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[24\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1736:1736:1736) (1821:1821:1821))
        (PORT datab (227:227:227) (285:285:285))
        (PORT datac (1008:1008:1008) (1049:1049:1049))
        (PORT datad (842:842:842) (857:857:857))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[24\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1054:1054:1054))
        (PORT datac (180:180:180) (203:203:203))
        (PORT datad (525:525:525) (524:524:524))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[24\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1112:1112:1112))
        (PORT datab (1033:1033:1033) (1007:1007:1007))
        (PORT datac (160:160:160) (182:182:182))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1759:1759:1759))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1805:1805:1805) (1721:1721:1721))
        (PORT ena (1815:1815:1815) (1826:1826:1826))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_dst_regnum\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1351:1351:1351) (1389:1389:1389))
        (PORT datab (2030:2030:2030) (2045:2045:2045))
        (PORT datac (619:619:619) (638:638:638))
        (PORT datad (1049:1049:1049) (1037:1037:1037))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_dst_regnum\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1795:1795:1795))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1845:1845:1845) (1756:1756:1756))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_data\[17\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (821:821:821))
        (PORT datac (543:543:543) (548:548:548))
        (PORT datad (774:774:774) (760:760:760))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_writedata\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1811:1811:1811) (1727:1727:1727))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_payload\~29)
    (DELAY
      (ABSOLUTE
        (PORT datac (904:904:904) (957:957:957))
        (PORT datad (807:807:807) (829:829:829))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1921:1921:1921) (2004:2004:2004))
        (PORT clk (2084:2084:2084) (2045:2045:2045))
        (PORT ena (4005:4005:4005) (4029:4029:4029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (1787:1787:1787))
        (PORT d[1] (5717:5717:5717) (5839:5839:5839))
        (PORT d[2] (2223:2223:2223) (2349:2349:2349))
        (PORT d[3] (4580:4580:4580) (4737:4737:4737))
        (PORT d[4] (3948:3948:3948) (4127:4127:4127))
        (PORT d[5] (3651:3651:3651) (3769:3769:3769))
        (PORT d[6] (2142:2142:2142) (2143:2143:2143))
        (PORT d[7] (2433:2433:2433) (2460:2460:2460))
        (PORT d[8] (5016:5016:5016) (5162:5162:5162))
        (PORT d[9] (2953:2953:2953) (3053:3053:3053))
        (PORT d[10] (4242:4242:4242) (4271:4271:4271))
        (PORT d[11] (2583:2583:2583) (2567:2567:2567))
        (PORT d[12] (4317:4317:4317) (4481:4481:4481))
        (PORT clk (2081:2081:2081) (2043:2043:2043))
        (PORT ena (4003:4003:4003) (4026:4026:4026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4979:4979:4979) (4898:4898:4898))
        (PORT clk (2081:2081:2081) (2043:2043:2043))
        (PORT ena (4003:4003:4003) (4026:4026:4026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2670:2670:2670) (2625:2625:2625))
        (PORT clk (2081:2081:2081) (2043:2043:2043))
        (PORT ena (4003:4003:4003) (4026:4026:4026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3038:3038:3038) (3108:3108:3108))
        (PORT clk (2084:2084:2084) (2045:2045:2045))
        (PORT ena (4005:4005:4005) (4029:4029:4029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2045:2045:2045))
        (PORT d[0] (4005:4005:4005) (4029:4029:4029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2046:2046:2046))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2046:2046:2046))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2046:2046:2046))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2046:2046:2046))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1256:1256:1256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1257:1257:1257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1257:1257:1257))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1257:1257:1257))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2681:2681:2681) (2737:2737:2737))
        (PORT datab (3178:3178:3178) (3218:3218:3218))
        (PORT datac (587:587:587) (601:601:601))
        (PORT datad (318:318:318) (325:325:325))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2155:2155:2155) (2236:2236:2236))
        (PORT clk (2121:2121:2121) (2079:2079:2079))
        (PORT ena (7154:7154:7154) (7080:7080:7080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3820:3820:3820) (3948:3948:3948))
        (PORT d[1] (5320:5320:5320) (5394:5394:5394))
        (PORT d[2] (2155:2155:2155) (2260:2260:2260))
        (PORT d[3] (4190:4190:4190) (4309:4309:4309))
        (PORT d[4] (2370:2370:2370) (2458:2458:2458))
        (PORT d[5] (5973:5973:5973) (5938:5938:5938))
        (PORT d[6] (5207:5207:5207) (5387:5387:5387))
        (PORT d[7] (5797:5797:5797) (5875:5875:5875))
        (PORT d[8] (2994:2994:2994) (3053:3053:3053))
        (PORT d[9] (2936:2936:2936) (3059:3059:3059))
        (PORT d[10] (5391:5391:5391) (5398:5398:5398))
        (PORT d[11] (4793:4793:4793) (4914:4914:4914))
        (PORT d[12] (5172:5172:5172) (5345:5345:5345))
        (PORT clk (2118:2118:2118) (2077:2077:2077))
        (PORT ena (7152:7152:7152) (7077:7077:7077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2943:2943:2943) (2877:2877:2877))
        (PORT clk (2118:2118:2118) (2077:2077:2077))
        (PORT ena (7152:7152:7152) (7077:7077:7077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4836:4836:4836) (4912:4912:4912))
        (PORT clk (2118:2118:2118) (2077:2077:2077))
        (PORT ena (7152:7152:7152) (7077:7077:7077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1909:1909:1909) (1938:1938:1938))
        (PORT clk (2121:2121:2121) (2079:2079:2079))
        (PORT ena (7154:7154:7154) (7080:7080:7080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2079:2079:2079))
        (PORT d[0] (7154:7154:7154) (7080:7080:7080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2080:2080:2080))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2080:2080:2080))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2080:2080:2080))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2080:2080:2080))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1291:1291:1291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2688:2688:2688) (2746:2746:2746))
        (PORT datac (3145:3145:3145) (3191:3191:3191))
        (PORT datad (2253:2253:2253) (2163:2163:2163))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1913:1913:1913) (1993:1993:1993))
        (PORT clk (2122:2122:2122) (2082:2082:2082))
        (PORT ena (6077:6077:6077) (6018:6018:6018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3752:3752:3752) (3858:3858:3858))
        (PORT d[1] (4702:4702:4702) (4746:4746:4746))
        (PORT d[2] (4412:4412:4412) (4378:4378:4378))
        (PORT d[3] (2706:2706:2706) (2759:2759:2759))
        (PORT d[4] (2893:2893:2893) (2991:2991:2991))
        (PORT d[5] (4000:4000:4000) (3971:3971:3971))
        (PORT d[6] (5693:5693:5693) (5857:5857:5857))
        (PORT d[7] (4971:4971:4971) (5037:5037:5037))
        (PORT d[8] (4531:4531:4531) (4603:4603:4603))
        (PORT d[9] (2615:2615:2615) (2713:2713:2713))
        (PORT d[10] (5776:5776:5776) (5750:5750:5750))
        (PORT d[11] (3876:3876:3876) (3975:3975:3975))
        (PORT d[12] (4144:4144:4144) (4313:4313:4313))
        (PORT clk (2119:2119:2119) (2080:2080:2080))
        (PORT ena (6075:6075:6075) (6015:6015:6015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3257:3257:3257) (3186:3186:3186))
        (PORT clk (2119:2119:2119) (2080:2080:2080))
        (PORT ena (6075:6075:6075) (6015:6015:6015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3125:3125:3125) (3109:3109:3109))
        (PORT clk (2119:2119:2119) (2080:2080:2080))
        (PORT ena (6075:6075:6075) (6015:6015:6015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1988:1988:1988) (2042:2042:2042))
        (PORT clk (2122:2122:2122) (2082:2082:2082))
        (PORT ena (6077:6077:6077) (6018:6018:6018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2082:2082:2082))
        (PORT d[0] (6077:6077:6077) (6018:6018:6018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1293:1293:1293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1294:1294:1294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1107:1107:1107) (1088:1088:1088))
        (PORT clk (2086:2086:2086) (2051:2051:2051))
        (PORT ena (3223:3223:3223) (3190:3190:3190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1125:1125:1125) (1130:1130:1130))
        (PORT d[1] (784:784:784) (782:782:782))
        (PORT d[2] (864:864:864) (876:876:876))
        (PORT d[3] (853:853:853) (850:850:850))
        (PORT d[4] (1974:1974:1974) (2004:2004:2004))
        (PORT d[5] (1136:1136:1136) (1155:1155:1155))
        (PORT d[6] (2707:2707:2707) (2723:2723:2723))
        (PORT d[7] (3239:3239:3239) (3273:3273:3273))
        (PORT d[8] (1563:1563:1563) (1539:1539:1539))
        (PORT d[9] (3413:3413:3413) (3585:3585:3585))
        (PORT d[10] (2692:2692:2692) (2698:2698:2698))
        (PORT d[11] (3419:3419:3419) (3419:3419:3419))
        (PORT d[12] (1084:1084:1084) (1080:1080:1080))
        (PORT clk (2083:2083:2083) (2049:2049:2049))
        (PORT ena (3221:3221:3221) (3187:3187:3187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3231:3231:3231) (3225:3225:3225))
        (PORT clk (2083:2083:2083) (2049:2049:2049))
        (PORT ena (3221:3221:3221) (3187:3187:3187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1501:1501:1501) (1422:1422:1422))
        (PORT clk (2083:2083:2083) (2049:2049:2049))
        (PORT ena (3221:3221:3221) (3187:3187:3187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1308:1308:1308) (1300:1300:1300))
        (PORT clk (2086:2086:2086) (2051:2051:2051))
        (PORT ena (3223:3223:3223) (3190:3190:3190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2051:2051:2051))
        (PORT d[0] (3223:3223:3223) (3190:3190:3190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2052:2052:2052))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2052:2052:2052))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2052:2052:2052))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2052:2052:2052))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1262:1262:1262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1263:1263:1263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1263:1263:1263))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1263:1263:1263))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2678:2678:2678) (2733:2733:2733))
        (PORT datab (2907:2907:2907) (2806:2806:2806))
        (PORT datac (3143:3143:3143) (3188:3188:3188))
        (PORT datad (1373:1373:1373) (1403:1403:1403))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1942:1942:1942) (2026:2026:2026))
        (PORT clk (2086:2086:2086) (2046:2046:2046))
        (PORT ena (4018:4018:4018) (4042:4042:4042))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1798:1798:1798) (1782:1782:1782))
        (PORT d[1] (5711:5711:5711) (5838:5838:5838))
        (PORT d[2] (3709:3709:3709) (3891:3891:3891))
        (PORT d[3] (4552:4552:4552) (4704:4704:4704))
        (PORT d[4] (3703:3703:3703) (3877:3877:3877))
        (PORT d[5] (2723:2723:2723) (2781:2781:2781))
        (PORT d[6] (4598:4598:4598) (4663:4663:4663))
        (PORT d[7] (2710:2710:2710) (2740:2740:2740))
        (PORT d[8] (5267:5267:5267) (5415:5415:5415))
        (PORT d[9] (2932:2932:2932) (3032:3032:3032))
        (PORT d[10] (4276:4276:4276) (4307:4307:4307))
        (PORT d[11] (4636:4636:4636) (4623:4623:4623))
        (PORT d[12] (4323:4323:4323) (4488:4488:4488))
        (PORT clk (2083:2083:2083) (2044:2044:2044))
        (PORT ena (4016:4016:4016) (4039:4039:4039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3144:3144:3144) (3074:3074:3074))
        (PORT clk (2083:2083:2083) (2044:2044:2044))
        (PORT ena (4016:4016:4016) (4039:4039:4039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2345:2345:2345) (2285:2285:2285))
        (PORT clk (2083:2083:2083) (2044:2044:2044))
        (PORT ena (4016:4016:4016) (4039:4039:4039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3044:3044:3044) (3115:3115:3115))
        (PORT clk (2086:2086:2086) (2046:2046:2046))
        (PORT ena (4018:4018:4018) (4042:4042:4042))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2046:2046:2046))
        (PORT d[0] (4018:4018:4018) (4042:4042:4042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2047:2047:2047))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2047:2047:2047))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2047:2047:2047))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2047:2047:2047))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1257:1257:1257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1258:1258:1258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (845:845:845) (829:829:829))
        (PORT clk (2082:2082:2082) (2046:2046:2046))
        (PORT ena (3510:3510:3510) (3469:3469:3469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (910:910:910) (913:913:913))
        (PORT d[1] (826:826:826) (824:824:824))
        (PORT d[2] (1113:1113:1113) (1127:1127:1127))
        (PORT d[3] (1347:1347:1347) (1336:1336:1336))
        (PORT d[4] (1714:1714:1714) (1737:1737:1737))
        (PORT d[5] (1142:1142:1142) (1156:1156:1156))
        (PORT d[6] (619:619:619) (626:626:626))
        (PORT d[7] (1331:1331:1331) (1337:1337:1337))
        (PORT d[8] (843:843:843) (854:854:854))
        (PORT d[9] (3113:3113:3113) (3278:3278:3278))
        (PORT d[10] (2133:2133:2133) (2136:2136:2136))
        (PORT d[11] (3451:3451:3451) (3452:3452:3452))
        (PORT d[12] (3530:3530:3530) (3591:3591:3591))
        (PORT clk (2079:2079:2079) (2044:2044:2044))
        (PORT ena (3508:3508:3508) (3466:3466:3466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1744:1744:1744) (1666:1666:1666))
        (PORT clk (2079:2079:2079) (2044:2044:2044))
        (PORT ena (3508:3508:3508) (3466:3466:3466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1758:1758:1758) (1682:1682:1682))
        (PORT clk (2079:2079:2079) (2044:2044:2044))
        (PORT ena (3508:3508:3508) (3466:3466:3466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (835:835:835) (836:836:836))
        (PORT clk (2082:2082:2082) (2046:2046:2046))
        (PORT ena (3510:3510:3510) (3469:3469:3469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2046:2046:2046))
        (PORT d[0] (3510:3510:3510) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2047:2047:2047))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2047:2047:2047))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2047:2047:2047))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2047:2047:2047))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1257:1257:1257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1258:1258:1258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2687:2687:2687) (2745:2745:2745))
        (PORT datab (188:188:188) (212:212:212))
        (PORT datac (573:573:573) (588:588:588))
        (PORT datad (1315:1315:1315) (1323:1323:1323))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (215:215:215))
        (PORT datab (188:188:188) (210:210:210))
        (PORT datac (3132:3132:3132) (3160:3160:3160))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[18\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (291:291:291))
        (PORT datab (1653:1653:1653) (1747:1747:1747))
        (PORT datac (1267:1267:1267) (1261:1261:1261))
        (PORT datad (791:791:791) (840:840:840))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[18\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1270:1270:1270) (1312:1312:1312))
        (PORT datac (1116:1116:1116) (1135:1135:1135))
        (PORT datad (768:768:768) (773:773:773))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[18\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1405:1405:1405))
        (PORT datab (1234:1234:1234) (1223:1223:1223))
        (PORT datac (817:817:817) (823:823:823))
        (PORT datad (158:158:158) (176:176:176))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[18\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (746:746:746))
        (PORT datab (351:351:351) (352:352:352))
        (PORT datac (220:220:220) (261:261:261))
        (PORT datad (184:184:184) (213:213:213))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1802:1802:1802))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1765:1765:1765))
        (PORT ena (1421:1421:1421) (1429:1429:1429))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_dst_regnum\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (693:693:693))
        (PORT datab (1370:1370:1370) (1410:1410:1410))
        (PORT datad (550:550:550) (554:554:554))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_dst_regnum\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (420:420:420))
        (PORT datab (586:586:586) (590:590:590))
        (PORT datac (185:185:185) (210:210:210))
        (PORT datad (739:739:739) (724:724:724))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_dst_regnum\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1799:1799:1799))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1847:1847:1847) (1761:1761:1761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (822:822:822))
        (PORT datab (1176:1176:1176) (1222:1222:1222))
        (PORT datac (1060:1060:1060) (1067:1067:1067))
        (PORT datad (988:988:988) (974:974:974))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1801:1801:1801))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1764:1764:1764))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1153:1153:1153))
        (PORT datac (1249:1249:1249) (1265:1265:1265))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[3\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (768:768:768))
        (PORT datab (658:658:658) (680:680:680))
        (PORT datac (1055:1055:1055) (1053:1053:1053))
        (PORT datad (1284:1284:1284) (1275:1275:1275))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1794:1794:1794))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1845:1845:1845) (1756:1756:1756))
        (PORT ena (1428:1428:1428) (1457:1457:1457))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (997:997:997) (1051:1051:1051))
        (PORT datad (876:876:876) (916:916:916))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src20_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (579:579:579))
        (PORT datab (1371:1371:1371) (1399:1399:1399))
        (PORT datac (1436:1436:1436) (1441:1441:1441))
        (PORT datad (602:602:602) (619:619:619))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (967:967:967) (944:944:944))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (604:604:604) (610:610:610))
        (PORT datac (1240:1240:1240) (1225:1225:1225))
        (PORT datad (767:767:767) (762:762:762))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1762:1762:1762))
        (PORT ena (740:740:740) (745:745:745))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1270:1270:1270) (1258:1258:1258))
        (PORT datab (605:605:605) (611:611:611))
        (PORT datad (215:215:215) (270:270:270))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1762:1762:1762))
        (PORT ena (740:740:740) (745:745:745))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (842:842:842))
        (PORT datab (781:781:781) (780:780:780))
        (PORT datac (845:845:845) (873:873:873))
        (PORT datad (998:998:998) (993:993:993))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_022\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1753:1753:1753))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1800:1800:1800) (1716:1716:1716))
        (PORT ena (758:758:758) (764:764:764))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1753:1753:1753))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1800:1800:1800) (1716:1716:1716))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (442:442:442))
        (PORT datab (267:267:267) (333:333:333))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line6_2_s1_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1753:1753:1753))
        (PORT asdata (471:471:471) (488:488:488))
        (PORT clrn (1800:1800:1800) (1716:1716:1716))
        (PORT ena (741:741:741) (748:748:748))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (289:289:289))
        (PORT datad (222:222:222) (288:288:288))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|i_read_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (799:799:799))
        (PORT datab (587:587:587) (593:593:593))
        (PORT datac (1217:1217:1217) (1239:1239:1239))
        (PORT datad (250:250:250) (318:318:318))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (1547:1547:1547) (1575:1575:1575))
        (PORT datad (164:164:164) (186:186:186))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (605:605:605))
        (PORT datab (282:282:282) (353:353:353))
        (PORT datac (737:737:737) (761:761:761))
        (PORT datad (313:313:313) (315:315:315))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (805:805:805))
        (PORT datab (879:879:879) (905:905:905))
        (PORT datac (581:581:581) (594:594:594))
        (PORT datad (569:569:569) (606:606:606))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (847:847:847))
        (PORT datab (628:628:628) (657:657:657))
        (PORT datac (262:262:262) (339:339:339))
        (PORT datad (435:435:435) (489:489:489))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1100:1100:1100))
        (PORT datab (1130:1130:1130) (1173:1173:1173))
        (PORT datac (882:882:882) (927:927:927))
        (PORT datad (1102:1102:1102) (1125:1125:1125))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (700:700:700))
        (PORT datab (884:884:884) (884:884:884))
        (PORT datac (840:840:840) (880:880:880))
        (PORT datad (767:767:767) (755:755:755))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (218:218:218))
        (PORT datab (795:795:795) (834:834:834))
        (PORT datac (556:556:556) (564:564:564))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (666:666:666))
        (PORT datab (1799:1799:1799) (1819:1819:1819))
        (PORT datac (936:936:936) (994:994:994))
        (PORT datad (562:562:562) (564:564:564))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (512:512:512))
        (PORT datab (595:595:595) (602:602:602))
        (PORT datac (163:163:163) (185:185:185))
        (PORT datad (567:567:567) (575:575:575))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (1023:1023:1023))
        (PORT datab (1795:1795:1795) (1814:1814:1814))
        (PORT datac (1086:1086:1086) (1105:1105:1105))
        (PORT datad (561:561:561) (562:562:562))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (213:213:213) (240:240:240))
        (PORT datac (594:594:594) (595:595:595))
        (PORT datad (606:606:606) (650:650:650))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (214:214:214))
        (PORT datab (608:608:608) (607:607:607))
        (PORT datac (815:815:815) (799:799:799))
        (PORT datad (158:158:158) (177:177:177))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (677:677:677))
        (PORT datab (883:883:883) (896:896:896))
        (PORT datac (1410:1410:1410) (1457:1457:1457))
        (PORT datad (359:359:359) (388:388:388))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (627:627:627))
        (PORT datab (206:206:206) (229:229:229))
        (PORT datac (863:863:863) (897:897:897))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1031:1031:1031))
        (PORT datab (804:804:804) (794:794:794))
        (PORT datac (289:289:289) (289:289:289))
        (PORT datad (803:803:803) (783:783:783))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (582:582:582))
        (PORT datab (1146:1146:1146) (1192:1192:1192))
        (PORT datac (1342:1342:1342) (1369:1369:1369))
        (PORT datad (598:598:598) (614:614:614))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (216:216:216))
        (PORT datab (820:820:820) (821:821:821))
        (PORT datac (537:537:537) (533:533:533))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (955:955:955))
        (PORT datab (1006:1006:1006) (1060:1060:1060))
        (PORT datac (1217:1217:1217) (1290:1290:1290))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (870:870:870))
        (PORT datab (846:846:846) (851:851:851))
        (PORT datac (547:547:547) (540:540:540))
        (PORT datad (599:599:599) (630:630:630))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (558:558:558))
        (PORT datab (561:561:561) (552:552:552))
        (PORT datac (237:237:237) (302:302:302))
        (PORT datad (297:297:297) (293:293:293))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (214:214:214))
        (PORT datab (186:186:186) (208:208:208))
        (PORT datac (161:161:161) (183:183:183))
        (PORT datad (549:549:549) (553:553:553))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (800:800:800))
        (PORT datab (588:588:588) (594:594:594))
        (PORT datac (1217:1217:1217) (1240:1240:1240))
        (PORT datad (247:247:247) (316:316:316))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (986:986:986))
        (PORT datab (878:878:878) (891:891:891))
        (PORT datac (1412:1412:1412) (1460:1460:1460))
        (PORT datad (628:628:628) (645:645:645))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (622:622:622))
        (PORT datab (1576:1576:1576) (1589:1589:1589))
        (PORT datac (1078:1078:1078) (1086:1086:1086))
        (PORT datad (792:792:792) (797:797:797))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (593:593:593))
        (PORT datab (827:827:827) (818:818:818))
        (PORT datac (589:589:589) (586:586:586))
        (PORT datad (157:157:157) (175:175:175))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1346:1346:1346) (1370:1370:1370))
        (PORT datab (250:250:250) (311:311:311))
        (PORT datac (584:584:584) (601:601:601))
        (PORT datad (602:602:602) (618:618:618))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (927:927:927))
        (PORT datab (1253:1253:1253) (1326:1326:1326))
        (PORT datac (185:185:185) (211:211:211))
        (PORT datad (912:912:912) (947:947:947))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (575:575:575))
        (PORT datab (569:569:569) (574:574:574))
        (PORT datac (775:775:775) (766:766:766))
        (PORT datad (157:157:157) (175:175:175))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (957:957:957))
        (PORT datab (1000:1000:1000) (1054:1054:1054))
        (PORT datac (1224:1224:1224) (1297:1297:1297))
        (PORT datad (912:912:912) (946:946:946))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal18\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (957:957:957))
        (PORT datab (997:997:997) (1051:1051:1051))
        (PORT datac (1226:1226:1226) (1300:1300:1300))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (818:818:818))
        (PORT datab (668:668:668) (709:709:709))
        (PORT datac (161:161:161) (184:184:184))
        (PORT datad (913:913:913) (948:948:948))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (346:346:346))
        (PORT datab (874:874:874) (897:897:897))
        (PORT datac (160:160:160) (181:181:181))
        (PORT datad (158:158:158) (176:176:176))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1346:1346:1346) (1369:1369:1369))
        (PORT datab (611:611:611) (628:628:628))
        (PORT datac (854:854:854) (892:892:892))
        (PORT datad (597:597:597) (613:613:613))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (856:856:856))
        (PORT datab (600:600:600) (613:613:613))
        (PORT datac (1362:1362:1362) (1397:1397:1397))
        (PORT datad (592:592:592) (602:602:602))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (320:320:320))
        (PORT datab (783:783:783) (783:783:783))
        (PORT datac (160:160:160) (181:181:181))
        (PORT datad (524:524:524) (514:514:514))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (584:584:584))
        (PORT datab (587:587:587) (587:587:587))
        (PORT datac (530:530:530) (526:526:526))
        (PORT datad (156:156:156) (175:175:175))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (215:215:215))
        (PORT datab (782:782:782) (764:764:764))
        (PORT datac (162:162:162) (185:185:185))
        (PORT datad (841:841:841) (847:847:847))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1792:1792:1792))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1846:1846:1846) (1757:1757:1757))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_instruction_master_translator\|uav_read)
    (DELAY
      (ABSOLUTE
        (PORT datab (273:273:273) (345:345:345))
        (PORT datad (247:247:247) (315:315:315))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1091:1091:1091))
        (PORT datab (428:428:428) (481:481:481))
        (PORT datac (801:801:801) (804:804:804))
        (PORT datad (598:598:598) (623:623:623))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent\|rf_source_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (607:607:607))
        (PORT datac (173:173:173) (199:199:199))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|read\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (375:375:375))
        (PORT datab (421:421:421) (469:469:469))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|read)
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|avalon_ociram_readdata_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (302:302:302))
        (PORT datab (1118:1118:1118) (1155:1155:1155))
        (PORT datac (268:268:268) (341:341:341))
        (PORT datad (827:827:827) (857:857:857))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|avalon_ociram_readdata_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (483:483:483))
        (PORT datab (190:190:190) (214:214:214))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|avalon_ociram_readdata_ready)
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|waitrequest\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1112:1112:1112))
        (PORT datab (284:284:284) (349:349:349))
        (PORT datac (270:270:270) (342:342:342))
        (PORT datad (1082:1082:1082) (1119:1119:1119))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|waitrequest\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (303:303:303))
        (PORT datab (301:301:301) (374:374:374))
        (PORT datac (201:201:201) (258:258:258))
        (PORT datad (158:158:158) (177:177:177))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_ocimem\|waitrequest)
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (640:640:640))
        (PORT datab (401:401:401) (420:420:420))
        (PORT datac (271:271:271) (350:350:350))
        (PORT datad (1771:1771:1771) (1789:1789:1789))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1802:1802:1802))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1764:1764:1764))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (312:312:312))
        (PORT datac (268:268:268) (345:345:345))
        (PORT datad (219:219:219) (286:286:286))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (217:217:217))
        (PORT datab (473:473:473) (528:528:528))
        (PORT datac (270:270:270) (347:347:347))
        (PORT datad (365:365:365) (384:384:384))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1802:1802:1802))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1764:1764:1764))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (314:314:314))
        (PORT datad (224:224:224) (291:291:291))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (313:313:313))
        (PORT datac (268:268:268) (346:346:346))
        (PORT datad (219:219:219) (285:285:285))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (349:349:349))
        (PORT datab (395:395:395) (414:414:414))
        (PORT datac (163:163:163) (185:185:185))
        (PORT datad (437:437:437) (491:491:491))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1802:1802:1802))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1764:1764:1764))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1802:1802:1802))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1764:1764:1764))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (381:381:381))
        (PORT datad (602:602:602) (628:628:628))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1802:1802:1802))
        (PORT asdata (631:631:631) (638:638:638))
        (PORT clrn (1850:1850:1850) (1764:1764:1764))
        (PORT ena (760:760:760) (766:766:766))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_002\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (284:284:284))
        (PORT datad (225:225:225) (290:290:290))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[12\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1672:1672:1672) (1741:1741:1741))
        (PORT datab (874:874:874) (894:894:894))
        (PORT datac (794:794:794) (783:783:783))
        (PORT datad (197:197:197) (251:251:251))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (401:401:401))
        (PORT datab (925:925:925) (969:969:969))
        (PORT datac (903:903:903) (946:946:946))
        (PORT datad (834:834:834) (865:865:865))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[12\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1097:1097:1097))
        (PORT datab (932:932:932) (940:940:940))
        (PORT datac (296:296:296) (297:297:297))
        (PORT datad (1889:1889:1889) (1947:1947:1947))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[12\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (615:615:615) (615:615:615))
        (PORT datac (590:590:590) (603:603:603))
        (PORT datad (542:542:542) (541:541:541))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1852:1852:1852) (1766:1766:1766))
        (PORT ena (1642:1642:1642) (1635:1635:1635))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal62\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (1052:1052:1052))
        (PORT datab (1200:1200:1200) (1266:1266:1266))
        (PORT datac (1636:1636:1636) (1692:1692:1692))
        (PORT datad (1173:1173:1173) (1228:1228:1228))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_alu_subtract\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (634:634:634) (650:650:650))
        (PORT datac (167:167:167) (191:191:191))
        (PORT datad (772:772:772) (768:768:768))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_alu_subtract\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (587:587:587))
        (PORT datab (346:346:346) (348:348:348))
        (PORT datac (314:314:314) (314:314:314))
        (PORT datad (894:894:894) (944:944:944))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_alu_subtract\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (627:627:627))
        (PORT datab (922:922:922) (975:975:975))
        (PORT datac (1119:1119:1119) (1163:1163:1163))
        (PORT datad (473:473:473) (449:449:449))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_alu_sub\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (324:324:324))
        (PORT datab (582:582:582) (586:586:586))
        (PORT datac (1083:1083:1083) (1118:1118:1118))
        (PORT datad (772:772:772) (774:774:774))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_alu_sub)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1799:1799:1799))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1847:1847:1847) (1761:1761:1761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Add1\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1328:1328:1328))
        (PORT datac (789:789:789) (817:817:817))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[16\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (731:731:731))
        (PORT datab (682:682:682) (710:710:710))
        (PORT datac (966:966:966) (940:940:940))
        (PORT datad (488:488:488) (472:472:472))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1788:1788:1788))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1843:1843:1843) (1754:1754:1754))
        (PORT ena (1666:1666:1666) (1694:1694:1694))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (445:445:445))
        (PORT datab (651:651:651) (697:697:697))
        (PORT datac (750:750:750) (742:742:742))
        (PORT datad (163:163:163) (184:184:184))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src4_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (800:800:800) (788:788:788))
        (PORT datac (555:555:555) (563:563:563))
        (PORT datad (186:186:186) (211:211:211))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1277:1277:1277) (1270:1270:1270))
        (PORT datab (846:846:846) (858:858:858))
        (PORT datad (205:205:205) (263:263:263))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT asdata (607:607:607) (603:603:603))
        (PORT clrn (1811:1811:1811) (1727:1727:1727))
        (PORT ena (1541:1541:1541) (1494:1494:1494))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|wren\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1139:1139:1139) (1148:1148:1148))
        (PORT datab (979:979:979) (962:962:962))
        (PORT datac (248:248:248) (316:316:316))
        (PORT datad (1492:1492:1492) (1539:1539:1539))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode1907w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (286:286:286))
        (PORT datab (232:232:232) (278:278:278))
        (PORT datac (598:598:598) (620:620:620))
        (PORT datad (197:197:197) (233:233:233))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1368:1368:1368) (1358:1358:1358))
        (PORT clk (2079:2079:2079) (2043:2043:2043))
        (PORT ena (3502:3502:3502) (3466:3466:3466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1665:1665:1665) (1670:1670:1670))
        (PORT d[1] (1094:1094:1094) (1093:1093:1093))
        (PORT d[2] (852:852:852) (865:865:865))
        (PORT d[3] (814:814:814) (813:813:813))
        (PORT d[4] (1157:1157:1157) (1183:1183:1183))
        (PORT d[5] (862:862:862) (873:873:873))
        (PORT d[6] (2992:2992:2992) (3010:3010:3010))
        (PORT d[7] (1079:1079:1079) (1086:1086:1086))
        (PORT d[8] (879:879:879) (894:894:894))
        (PORT d[9] (3150:3150:3150) (3318:3318:3318))
        (PORT d[10] (5045:5045:5045) (5159:5159:5159))
        (PORT d[11] (908:908:908) (918:918:918))
        (PORT d[12] (3549:3549:3549) (3612:3612:3612))
        (PORT clk (2076:2076:2076) (2041:2041:2041))
        (PORT ena (3500:3500:3500) (3463:3463:3463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3853:3853:3853) (3879:3879:3879))
        (PORT clk (2076:2076:2076) (2041:2041:2041))
        (PORT ena (3500:3500:3500) (3463:3463:3463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1759:1759:1759) (1683:1683:1683))
        (PORT clk (2076:2076:2076) (2041:2041:2041))
        (PORT ena (3500:3500:3500) (3463:3463:3463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1077:1077:1077) (1065:1065:1065))
        (PORT clk (2079:2079:2079) (2043:2043:2043))
        (PORT ena (3502:3502:3502) (3466:3466:3466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2043:2043:2043))
        (PORT d[0] (3502:3502:3502) (3466:3466:3466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2044:2044:2044))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2044:2044:2044))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2044:2044:2044))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2044:2044:2044))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1255:1255:1255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1255:1255:1255))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1255:1255:1255))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1796:1796:1796) (1868:1868:1868))
        (PORT datac (1382:1382:1382) (1426:1426:1426))
        (PORT datad (1523:1523:1523) (1523:1523:1523))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1375:1375:1375) (1387:1387:1387))
        (PORT clk (2095:2095:2095) (2062:2062:2062))
        (PORT ena (3187:3187:3187) (3172:3172:3172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (840:840:840) (844:844:844))
        (PORT d[1] (2050:2050:2050) (2039:2039:2039))
        (PORT d[2] (3993:3993:3993) (4179:4179:4179))
        (PORT d[3] (5057:5057:5057) (5207:5207:5207))
        (PORT d[4] (4497:4497:4497) (4687:4687:4687))
        (PORT d[5] (1126:1126:1126) (1147:1147:1147))
        (PORT d[6] (2175:2175:2175) (2183:2183:2183))
        (PORT d[7] (2968:2968:2968) (3001:3001:3001))
        (PORT d[8] (2328:2328:2328) (2330:2330:2330))
        (PORT d[9] (3178:3178:3178) (3358:3358:3358))
        (PORT d[10] (4557:4557:4557) (4597:4597:4597))
        (PORT d[11] (3162:3162:3162) (3162:3162:3162))
        (PORT d[12] (1282:1282:1282) (1280:1280:1280))
        (PORT clk (2092:2092:2092) (2060:2060:2060))
        (PORT ena (3185:3185:3185) (3169:3169:3169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4950:4950:4950) (4860:4860:4860))
        (PORT clk (2092:2092:2092) (2060:2060:2060))
        (PORT ena (3185:3185:3185) (3169:3169:3169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3213:3213:3213) (3178:3178:3178))
        (PORT clk (2092:2092:2092) (2060:2060:2060))
        (PORT ena (3185:3185:3185) (3169:3169:3169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3559:3559:3559) (3554:3554:3554))
        (PORT clk (2095:2095:2095) (2062:2062:2062))
        (PORT ena (3187:3187:3187) (3172:3172:3172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2062:2062:2062))
        (PORT d[0] (3187:3187:3187) (3172:3172:3172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1273:1273:1273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1274:1274:1274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1461:1461:1461))
        (PORT datab (1005:1005:1005) (987:987:987))
        (PORT datac (964:964:964) (952:952:952))
        (PORT datad (1764:1764:1764) (1829:1829:1829))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1647:1647:1647) (1649:1649:1649))
        (PORT clk (2083:2083:2083) (2049:2049:2049))
        (PORT ena (3259:3259:3259) (3215:3215:3215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (909:909:909) (912:912:912))
        (PORT d[1] (838:838:838) (837:837:837))
        (PORT d[2] (902:902:902) (918:918:918))
        (PORT d[3] (1314:1314:1314) (1305:1305:1305))
        (PORT d[4] (567:567:567) (560:560:560))
        (PORT d[5] (1161:1161:1161) (1184:1184:1184))
        (PORT d[6] (2708:2708:2708) (2724:2724:2724))
        (PORT d[7] (1321:1321:1321) (1326:1326:1326))
        (PORT d[8] (1560:1560:1560) (1537:1537:1537))
        (PORT d[9] (3138:3138:3138) (3305:3305:3305))
        (PORT d[10] (2655:2655:2655) (2658:2658:2658))
        (PORT d[11] (3426:3426:3426) (3426:3426:3426))
        (PORT d[12] (3555:3555:3555) (3619:3619:3619))
        (PORT clk (2080:2080:2080) (2047:2047:2047))
        (PORT ena (3257:3257:3257) (3212:3212:3212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3207:3207:3207) (3217:3217:3217))
        (PORT clk (2080:2080:2080) (2047:2047:2047))
        (PORT ena (3257:3257:3257) (3212:3212:3212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1502:1502:1502) (1423:1423:1423))
        (PORT clk (2080:2080:2080) (2047:2047:2047))
        (PORT ena (3257:3257:3257) (3212:3212:3212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1094:1094:1094) (1082:1082:1082))
        (PORT clk (2083:2083:2083) (2049:2049:2049))
        (PORT ena (3259:3259:3259) (3215:3215:3215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2049:2049:2049))
        (PORT d[0] (3259:3259:3259) (3215:3215:3215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2050:2050:2050))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2050:2050:2050))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2050:2050:2050))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2050:2050:2050))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1260:1260:1260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1261:1261:1261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1151:1151:1151) (1156:1156:1156))
        (PORT clk (2087:2087:2087) (2047:2047:2047))
        (PORT ena (2991:2991:2991) (3007:3007:3007))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2047:2047:2047) (2030:2030:2030))
        (PORT d[1] (5981:5981:5981) (6113:6113:6113))
        (PORT d[2] (3981:3981:3981) (4164:4164:4164))
        (PORT d[3] (5089:5089:5089) (5240:5240:5240))
        (PORT d[4] (4231:4231:4231) (4426:4426:4426))
        (PORT d[5] (3913:3913:3913) (4032:4032:4032))
        (PORT d[6] (2163:2163:2163) (2170:2170:2170))
        (PORT d[7] (2702:2702:2702) (2729:2729:2729))
        (PORT d[8] (5286:5286:5286) (5434:5434:5434))
        (PORT d[9] (3242:3242:3242) (3346:3346:3346))
        (PORT d[10] (4571:4571:4571) (4611:4611:4611))
        (PORT d[11] (2890:2890:2890) (2884:2884:2884))
        (PORT d[12] (4615:4615:4615) (4786:4786:4786))
        (PORT clk (2084:2084:2084) (2045:2045:2045))
        (PORT ena (2989:2989:2989) (3004:3004:3004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2188:2188:2188))
        (PORT clk (2084:2084:2084) (2045:2045:2045))
        (PORT ena (2989:2989:2989) (3004:3004:3004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2944:2944:2944) (2903:2903:2903))
        (PORT clk (2084:2084:2084) (2045:2045:2045))
        (PORT ena (2989:2989:2989) (3004:3004:3004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3289:3289:3289) (3283:3283:3283))
        (PORT clk (2087:2087:2087) (2047:2047:2047))
        (PORT ena (2991:2991:2991) (3007:3007:3007))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2047:2047:2047))
        (PORT d[0] (2991:2991:2991) (3007:3007:3007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2048:2048:2048))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2048:2048:2048))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2048:2048:2048))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2048:2048:2048))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1258:1258:1258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1259:1259:1259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1259:1259:1259))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1259:1259:1259))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1461:1461:1461))
        (PORT datab (1990:1990:1990) (2015:2015:2015))
        (PORT datac (756:756:756) (742:742:742))
        (PORT datad (1761:1761:1761) (1825:1825:1825))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1122:1122:1122) (1129:1129:1129))
        (PORT clk (2070:2070:2070) (2037:2037:2037))
        (PORT ena (3515:3515:3515) (3471:3471:3471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1192:1192:1192) (1209:1209:1209))
        (PORT d[1] (1082:1082:1082) (1078:1078:1078))
        (PORT d[2] (883:883:883) (888:888:888))
        (PORT d[3] (789:789:789) (786:786:786))
        (PORT d[4] (1165:1165:1165) (1200:1200:1200))
        (PORT d[5] (868:868:868) (880:880:880))
        (PORT d[6] (2973:2973:2973) (2989:2989:2989))
        (PORT d[7] (1081:1081:1081) (1081:1081:1081))
        (PORT d[8] (885:885:885) (901:901:901))
        (PORT d[9] (2855:2855:2855) (3017:3017:3017))
        (PORT d[10] (4972:4972:4972) (5080:5080:5080))
        (PORT d[11] (902:902:902) (911:911:911))
        (PORT d[12] (3276:3276:3276) (3337:3337:3337))
        (PORT clk (2067:2067:2067) (2035:2035:2035))
        (PORT ena (3513:3513:3513) (3468:3468:3468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1760:1760:1760) (1684:1684:1684))
        (PORT clk (2067:2067:2067) (2035:2035:2035))
        (PORT ena (3513:3513:3513) (3468:3468:3468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2009:2009:2009) (1931:1931:1931))
        (PORT clk (2067:2067:2067) (2035:2035:2035))
        (PORT ena (3513:3513:3513) (3468:3468:3468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1375:1375:1375) (1366:1366:1366))
        (PORT clk (2070:2070:2070) (2037:2037:2037))
        (PORT ena (3515:3515:3515) (3471:3471:3471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2037:2037:2037))
        (PORT d[0] (3515:3515:3515) (3471:3471:3471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2038:2038:2038))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2038:2038:2038))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2038:2038:2038))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2038:2038:2038))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1248:1248:1248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1733:1733:1733) (1708:1708:1708))
        (PORT clk (2116:2116:2116) (2074:2074:2074))
        (PORT ena (5309:5309:5309) (5230:5230:5230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4690:4690:4690) (4846:4846:4846))
        (PORT d[1] (6600:6600:6600) (6750:6750:6750))
        (PORT d[2] (4700:4700:4700) (4939:4939:4939))
        (PORT d[3] (5283:5283:5283) (5478:5478:5478))
        (PORT d[4] (3684:3684:3684) (3861:3861:3861))
        (PORT d[5] (4890:4890:4890) (4994:4994:4994))
        (PORT d[6] (4456:4456:4456) (4563:4563:4563))
        (PORT d[7] (6197:6197:6197) (6308:6308:6308))
        (PORT d[8] (3880:3880:3880) (3962:3962:3962))
        (PORT d[9] (3305:3305:3305) (3427:3427:3427))
        (PORT d[10] (6504:6504:6504) (6683:6683:6683))
        (PORT d[11] (5273:5273:5273) (5313:5313:5313))
        (PORT d[12] (3102:3102:3102) (3200:3200:3200))
        (PORT clk (2113:2113:2113) (2072:2072:2072))
        (PORT ena (5307:5307:5307) (5227:5227:5227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3963:3963:3963) (3968:3968:3968))
        (PORT clk (2113:2113:2113) (2072:2072:2072))
        (PORT ena (5307:5307:5307) (5227:5227:5227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2977:2977:2977) (2982:2982:2982))
        (PORT clk (2113:2113:2113) (2072:2072:2072))
        (PORT ena (5307:5307:5307) (5227:5227:5227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1916:1916:1916) (1948:1948:1948))
        (PORT clk (2116:2116:2116) (2074:2074:2074))
        (PORT ena (5309:5309:5309) (5230:5230:5230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2074:2074:2074))
        (PORT d[0] (5309:5309:5309) (5230:5230:5230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1286:1286:1286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (215:215:215))
        (PORT datab (1797:1797:1797) (1799:1799:1799))
        (PORT datac (1382:1382:1382) (1426:1426:1426))
        (PORT datad (1386:1386:1386) (1339:1339:1339))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (218:218:218))
        (PORT datab (189:189:189) (213:213:213))
        (PORT datac (1111:1111:1111) (1154:1154:1154))
        (PORT datad (158:158:158) (176:176:176))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[15\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1221:1221:1221) (1237:1237:1237))
        (PORT datab (1497:1497:1497) (1569:1569:1569))
        (PORT datac (1426:1426:1426) (1426:1426:1426))
        (PORT datad (334:334:334) (364:364:364))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[15\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (821:821:821))
        (PORT datac (356:356:356) (395:395:395))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[15\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (813:813:813))
        (PORT datab (595:595:595) (603:603:603))
        (PORT datac (812:812:812) (829:829:829))
        (PORT datad (156:156:156) (176:176:176))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1852:1852:1852) (1766:1766:1766))
        (PORT ena (1718:1718:1718) (1749:1749:1749))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_op_cmpge\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (669:669:669))
        (PORT datab (227:227:227) (257:257:257))
        (PORT datac (839:839:839) (881:881:881))
        (PORT datad (1409:1409:1409) (1459:1459:1459))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_alu_force_xor\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (808:808:808))
        (PORT datab (538:538:538) (523:523:523))
        (PORT datac (602:602:602) (619:619:619))
        (PORT datad (763:763:763) (754:754:754))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_alu_force_xor\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (424:424:424))
        (PORT datab (523:523:523) (507:507:507))
        (PORT datac (1060:1060:1060) (1087:1087:1087))
        (PORT datad (839:839:839) (876:876:876))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_alu_force_xor\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1150:1150:1150))
        (PORT datab (1356:1356:1356) (1390:1390:1390))
        (PORT datac (603:603:603) (621:621:621))
        (PORT datad (804:804:804) (804:804:804))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_alu_force_xor\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (215:215:215))
        (PORT datab (189:189:189) (211:211:211))
        (PORT datac (162:162:162) (185:185:185))
        (PORT datad (771:771:771) (772:772:772))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_logic_op\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (808:808:808))
        (PORT datab (1091:1091:1091) (1122:1122:1122))
        (PORT datac (997:997:997) (998:998:998))
        (PORT datad (1068:1068:1068) (1098:1098:1098))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_logic_op\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1794:1794:1794))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1844:1844:1844) (1755:1755:1755))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (638:638:638))
        (PORT datab (835:835:835) (855:855:855))
        (PORT datac (213:213:213) (277:277:277))
        (PORT datad (580:580:580) (613:613:613))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1132:1132:1132) (1180:1180:1180))
        (PORT datab (960:960:960) (932:932:932))
        (PORT datad (1015:1015:1015) (1013:1013:1013))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1792:1792:1792))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1136:1136:1136) (1144:1144:1144))
        (PORT clrn (1842:1842:1842) (1754:1754:1754))
        (PORT sclr (1503:1503:1503) (1549:1549:1549))
        (PORT sload (1386:1386:1386) (1463:1463:1463))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1569:1569:1569) (1583:1583:1583))
        (PORT datab (1534:1534:1534) (1559:1559:1559))
        (PORT datac (193:193:193) (221:221:221))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (157:157:157) (175:175:175))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (254:254:254) (316:316:316))
        (PORT datad (558:558:558) (579:579:579))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (553:553:553) (559:559:559))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1798:1798:1798))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1848:1848:1848) (1760:1760:1760))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (797:797:797))
        (PORT datab (356:356:356) (373:373:373))
        (PORT datac (160:160:160) (181:181:181))
        (PORT datad (338:338:338) (372:372:372))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (370:370:370))
        (PORT datac (582:582:582) (595:595:595))
        (PORT datad (554:554:554) (560:560:560))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1798:1798:1798))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1848:1848:1848) (1760:1760:1760))
        (PORT ena (741:741:741) (755:755:755))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1798:1798:1798))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1848:1848:1848) (1760:1760:1760))
        (PORT ena (741:741:741) (755:755:755))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (369:369:369))
        (PORT datab (236:236:236) (296:296:296))
        (PORT datac (580:580:580) (593:593:593))
        (PORT datad (329:329:329) (366:366:366))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1798:1798:1798))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1848:1848:1848) (1760:1760:1760))
        (PORT ena (1109:1109:1109) (1094:1094:1094))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (915:915:915))
        (PORT datab (1785:1785:1785) (1776:1776:1776))
        (PORT datac (1297:1297:1297) (1290:1290:1290))
        (PORT datad (824:824:824) (836:836:836))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (602:602:602) (607:607:607))
        (PORT datad (630:630:630) (668:668:668))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1757:1757:1757))
        (PORT asdata (470:470:470) (488:488:488))
        (PORT clrn (1803:1803:1803) (1720:1720:1720))
        (PORT ena (876:876:876) (863:863:863))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (923:923:923) (966:966:966))
        (PORT datac (906:906:906) (950:950:950))
        (PORT datad (838:838:838) (869:869:869))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[14\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (898:898:898))
        (PORT datab (1036:1036:1036) (1078:1078:1078))
        (PORT datac (1643:1643:1643) (1706:1706:1706))
        (PORT datad (194:194:194) (249:249:249))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1246:1246:1246))
        (PORT datac (200:200:200) (257:257:257))
        (PORT datad (759:759:759) (748:748:748))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (588:588:588))
        (PORT datab (348:348:348) (351:351:351))
        (PORT datac (1356:1356:1356) (1374:1374:1374))
        (PORT datad (2024:2024:2024) (1957:1957:1957))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[14\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (254:254:254))
        (PORT datab (671:671:671) (708:708:708))
        (PORT datac (223:223:223) (265:265:265))
        (PORT datad (312:312:312) (314:314:314))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1802:1802:1802))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1765:1765:1765))
        (PORT ena (1421:1421:1421) (1429:1429:1429))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (1034:1034:1034))
        (PORT datac (1403:1403:1403) (1455:1455:1455))
        (PORT datad (544:544:544) (547:547:547))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (1059:1059:1059))
        (PORT datab (961:961:961) (1017:1017:1017))
        (PORT datac (1172:1172:1172) (1237:1237:1237))
        (PORT datad (1168:1168:1168) (1222:1222:1222))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (220:220:220))
        (PORT datab (965:965:965) (1021:1021:1021))
        (PORT datac (1642:1642:1642) (1698:1698:1698))
        (PORT datad (552:552:552) (561:561:561))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (509:509:509))
        (PORT datab (319:319:319) (325:325:325))
        (PORT datac (630:630:630) (663:663:663))
        (PORT datad (1399:1399:1399) (1458:1458:1458))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_implicit_dst_eretaddr\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (216:216:216))
        (PORT datab (759:759:759) (756:756:756))
        (PORT datac (557:557:557) (566:566:566))
        (PORT datad (549:549:549) (555:555:555))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_dst_regnum\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (425:425:425))
        (PORT datab (588:588:588) (591:591:591))
        (PORT datac (1061:1061:1061) (1088:1088:1088))
        (PORT datad (838:838:838) (874:874:874))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_dst_regnum\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1074:1074:1074))
        (PORT datab (893:893:893) (941:941:941))
        (PORT datac (619:619:619) (638:638:638))
        (PORT datad (1093:1093:1093) (1124:1124:1124))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_dst_regnum\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1795:1795:1795))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1845:1845:1845) (1756:1756:1756))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[17\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (777:777:777))
        (PORT datab (1115:1115:1115) (1153:1153:1153))
        (PORT datad (823:823:823) (838:838:838))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1788:1788:1788))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1005:1005:1005) (977:977:977))
        (PORT clrn (1843:1843:1843) (1754:1754:1754))
        (PORT sload (1150:1150:1150) (1197:1197:1197))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[17\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (949:949:949))
        (PORT datab (195:195:195) (219:219:219))
        (PORT datad (1337:1337:1337) (1369:1369:1369))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1786:1786:1786))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1273:1273:1273) (1272:1272:1272))
        (PORT clrn (1839:1839:1839) (1753:1753:1753))
        (PORT sclr (1328:1328:1328) (1386:1386:1386))
        (PORT sload (1419:1419:1419) (1494:1494:1494))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[53\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1393:1393:1393) (1424:1424:1424))
        (PORT datab (908:908:908) (960:960:960))
        (PORT datac (1222:1222:1222) (1276:1276:1276))
        (PORT datad (569:569:569) (603:603:603))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode1897w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (294:294:294))
        (PORT datab (243:243:243) (289:289:289))
        (PORT datac (604:604:604) (627:627:627))
        (PORT datad (202:202:202) (239:239:239))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1121:1121:1121) (1121:1121:1121))
        (PORT clk (2135:2135:2135) (2097:2097:2097))
        (PORT ena (2268:2268:2268) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3407:3407:3407) (3482:3482:3482))
        (PORT d[1] (1088:1088:1088) (1098:1098:1098))
        (PORT d[2] (2127:2127:2127) (2136:2136:2136))
        (PORT d[3] (1807:1807:1807) (1811:1811:1811))
        (PORT d[4] (2160:2160:2160) (2247:2247:2247))
        (PORT d[5] (1325:1325:1325) (1317:1317:1317))
        (PORT d[6] (2508:2508:2508) (2548:2548:2548))
        (PORT d[7] (2364:2364:2364) (2389:2389:2389))
        (PORT d[8] (3126:3126:3126) (3152:3152:3152))
        (PORT d[9] (3586:3586:3586) (3739:3739:3739))
        (PORT d[10] (1155:1155:1155) (1176:1176:1176))
        (PORT d[11] (1109:1109:1109) (1110:1110:1110))
        (PORT d[12] (3602:3602:3602) (3693:3693:3693))
        (PORT clk (2132:2132:2132) (2095:2095:2095))
        (PORT ena (2266:2266:2266) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1554:1554:1554) (1489:1489:1489))
        (PORT clk (2132:2132:2132) (2095:2095:2095))
        (PORT ena (2266:2266:2266) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3411:3411:3411) (3436:3436:3436))
        (PORT clk (2132:2132:2132) (2095:2095:2095))
        (PORT ena (2266:2266:2266) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1018:1018:1018) (1009:1009:1009))
        (PORT clk (2135:2135:2135) (2097:2097:2097))
        (PORT ena (2268:2268:2268) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2097:2097:2097))
        (PORT d[0] (2268:2268:2268) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2098:2098:2098))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2098:2098:2098))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2098:2098:2098))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2098:2098:2098))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1309:1309:1309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1461:1461:1461))
        (PORT datab (1131:1131:1131) (1149:1149:1149))
        (PORT datac (1019:1019:1019) (1012:1012:1012))
        (PORT datad (1765:1765:1765) (1829:1829:1829))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1106:1106:1106) (1104:1104:1104))
        (PORT clk (2143:2143:2143) (2107:2107:2107))
        (PORT ena (3128:3128:3128) (3122:3122:3122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3354:3354:3354) (3421:3421:3421))
        (PORT d[1] (1116:1116:1116) (1125:1125:1125))
        (PORT d[2] (2419:2419:2419) (2516:2516:2516))
        (PORT d[3] (1289:1289:1289) (1284:1284:1284))
        (PORT d[4] (1363:1363:1363) (1381:1381:1381))
        (PORT d[5] (1593:1593:1593) (1584:1584:1584))
        (PORT d[6] (1977:1977:1977) (2005:2005:2005))
        (PORT d[7] (4135:4135:4135) (4206:4206:4206))
        (PORT d[8] (1555:1555:1555) (1549:1549:1549))
        (PORT d[9] (1480:1480:1480) (1523:1523:1523))
        (PORT d[10] (1138:1138:1138) (1157:1157:1157))
        (PORT d[11] (2880:2880:2880) (2892:2892:2892))
        (PORT d[12] (3678:3678:3678) (3792:3792:3792))
        (PORT clk (2140:2140:2140) (2105:2105:2105))
        (PORT ena (3126:3126:3126) (3119:3119:3119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1551:1551:1551) (1496:1496:1496))
        (PORT clk (2140:2140:2140) (2105:2105:2105))
        (PORT ena (3126:3126:3126) (3119:3119:3119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2967:2967:2967) (2962:2962:2962))
        (PORT clk (2140:2140:2140) (2105:2105:2105))
        (PORT ena (3126:3126:3126) (3119:3119:3119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1300:1300:1300) (1293:1293:1293))
        (PORT clk (2143:2143:2143) (2107:2107:2107))
        (PORT ena (3128:3128:3128) (3122:3122:3122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2107:2107:2107))
        (PORT d[0] (3128:3128:3128) (3122:3122:3122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2108:2108:2108))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2108:2108:2108))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2108:2108:2108))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2108:2108:2108))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1461:1461:1461))
        (PORT datac (1004:1004:1004) (995:995:995))
        (PORT datad (1760:1760:1760) (1824:1824:1824))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2485:2485:2485) (2526:2526:2526))
        (PORT clk (2124:2124:2124) (2081:2081:2081))
        (PORT ena (6281:6281:6281) (6227:6227:6227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3535:3535:3535) (3655:3655:3655))
        (PORT d[1] (4788:4788:4788) (4862:4862:4862))
        (PORT d[2] (4795:4795:4795) (4779:4779:4779))
        (PORT d[3] (3318:3318:3318) (3415:3415:3415))
        (PORT d[4] (2722:2722:2722) (2833:2833:2833))
        (PORT d[5] (5439:5439:5439) (5392:5392:5392))
        (PORT d[6] (5011:5011:5011) (5131:5131:5131))
        (PORT d[7] (4447:4447:4447) (4502:4502:4502))
        (PORT d[8] (3583:3583:3583) (3662:3662:3662))
        (PORT d[9] (2319:2319:2319) (2397:2397:2397))
        (PORT d[10] (4289:4289:4289) (4276:4276:4276))
        (PORT d[11] (3414:3414:3414) (3516:3516:3516))
        (PORT d[12] (3827:3827:3827) (3978:3978:3978))
        (PORT clk (2121:2121:2121) (2079:2079:2079))
        (PORT ena (6279:6279:6279) (6224:6224:6224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3811:3811:3811) (3827:3827:3827))
        (PORT clk (2121:2121:2121) (2079:2079:2079))
        (PORT ena (6279:6279:6279) (6224:6224:6224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3447:3447:3447) (3500:3500:3500))
        (PORT clk (2121:2121:2121) (2079:2079:2079))
        (PORT ena (6279:6279:6279) (6224:6224:6224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4079:4079:4079) (4025:4025:4025))
        (PORT clk (2124:2124:2124) (2081:2081:2081))
        (PORT ena (6281:6281:6281) (6227:6227:6227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2081:2081:2081))
        (PORT d[0] (6281:6281:6281) (6227:6227:6227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1292:1292:1292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1293:1293:1293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2509:2509:2509) (2546:2546:2546))
        (PORT clk (2120:2120:2120) (2085:2085:2085))
        (PORT ena (6980:6980:6980) (6944:6944:6944))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5641:5641:5641) (5846:5846:5846))
        (PORT d[1] (1702:1702:1702) (1666:1666:1666))
        (PORT d[2] (1563:1563:1563) (1632:1632:1632))
        (PORT d[3] (2537:2537:2537) (2564:2564:2564))
        (PORT d[4] (2268:2268:2268) (2325:2325:2325))
        (PORT d[5] (2259:2259:2259) (2227:2227:2227))
        (PORT d[6] (6220:6220:6220) (6403:6403:6403))
        (PORT d[7] (4855:4855:4855) (4882:4882:4882))
        (PORT d[8] (3796:3796:3796) (3853:3853:3853))
        (PORT d[9] (2510:2510:2510) (2645:2645:2645))
        (PORT d[10] (4378:4378:4378) (4475:4475:4475))
        (PORT d[11] (3260:3260:3260) (3379:3379:3379))
        (PORT d[12] (3734:3734:3734) (3872:3872:3872))
        (PORT clk (2117:2117:2117) (2083:2083:2083))
        (PORT ena (6978:6978:6978) (6941:6941:6941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3851:3851:3851) (3830:3830:3830))
        (PORT clk (2117:2117:2117) (2083:2083:2083))
        (PORT ena (6978:6978:6978) (6941:6941:6941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3415:3415:3415) (3415:3415:3415))
        (PORT clk (2117:2117:2117) (2083:2083:2083))
        (PORT ena (6978:6978:6978) (6941:6941:6941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1700:1700:1700) (1652:1652:1652))
        (PORT clk (2120:2120:2120) (2085:2085:2085))
        (PORT ena (6980:6980:6980) (6944:6944:6944))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2085:2085:2085))
        (PORT d[0] (6980:6980:6980) (6944:6944:6944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2086:2086:2086))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2086:2086:2086))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2086:2086:2086))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2086:2086:2086))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1296:1296:1296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1297:1297:1297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2722:2722:2722) (2758:2758:2758))
        (PORT clk (2109:2109:2109) (2071:2071:2071))
        (PORT ena (6061:6061:6061) (6002:6002:6002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3550:3550:3550) (3677:3677:3677))
        (PORT d[1] (4727:4727:4727) (4792:4792:4792))
        (PORT d[2] (4520:4520:4520) (4499:4499:4499))
        (PORT d[3] (3322:3322:3322) (3420:3420:3420))
        (PORT d[4] (2696:2696:2696) (2806:2806:2806))
        (PORT d[5] (4951:4951:4951) (4909:4909:4909))
        (PORT d[6] (5517:5517:5517) (5635:5635:5635))
        (PORT d[7] (4439:4439:4439) (4490:4490:4490))
        (PORT d[8] (3314:3314:3314) (3392:3392:3392))
        (PORT d[9] (2301:2301:2301) (2378:2378:2378))
        (PORT d[10] (3798:3798:3798) (3783:3783:3783))
        (PORT d[11] (3700:3700:3700) (3806:3806:3806))
        (PORT d[12] (4127:4127:4127) (4286:4286:4286))
        (PORT clk (2106:2106:2106) (2069:2069:2069))
        (PORT ena (6059:6059:6059) (5999:5999:5999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3578:3578:3578) (3528:3528:3528))
        (PORT clk (2106:2106:2106) (2069:2069:2069))
        (PORT ena (6059:6059:6059) (5999:5999:5999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3737:3737:3737) (3797:3797:3797))
        (PORT clk (2106:2106:2106) (2069:2069:2069))
        (PORT ena (6059:6059:6059) (5999:5999:5999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4607:4607:4607) (4548:4548:4548))
        (PORT clk (2109:2109:2109) (2071:2071:2071))
        (PORT ena (6061:6061:6061) (6002:6002:6002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2071:2071:2071))
        (PORT d[0] (6061:6061:6061) (6002:6002:6002))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1282:1282:1282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1283:1283:1283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1461:1461:1461))
        (PORT datab (2022:2022:2022) (2058:2058:2058))
        (PORT datac (3011:3011:3011) (3077:3077:3077))
        (PORT datad (1762:1762:1762) (1826:1826:1826))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2439:2439:2439))
        (PORT clk (2103:2103:2103) (2064:2064:2064))
        (PORT ena (6589:6589:6589) (6524:6524:6524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3265:3265:3265) (3377:3377:3377))
        (PORT d[1] (4809:4809:4809) (4889:4889:4889))
        (PORT d[2] (3977:3977:3977) (3947:3947:3947))
        (PORT d[3] (3643:3643:3643) (3744:3744:3744))
        (PORT d[4] (2383:2383:2383) (2470:2470:2470))
        (PORT d[5] (5451:5451:5451) (5416:5416:5416))
        (PORT d[6] (4951:4951:4951) (5123:5123:5123))
        (PORT d[7] (5236:5236:5236) (5302:5302:5302))
        (PORT d[8] (3008:3008:3008) (3072:3072:3072))
        (PORT d[9] (2107:2107:2107) (2183:2183:2183))
        (PORT d[10] (4549:4549:4549) (4541:4541:4541))
        (PORT d[11] (4227:4227:4227) (4339:4339:4339))
        (PORT d[12] (4661:4661:4661) (4829:4829:4829))
        (PORT clk (2100:2100:2100) (2062:2062:2062))
        (PORT ena (6587:6587:6587) (6521:6521:6521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4771:4771:4771) (4773:4773:4773))
        (PORT clk (2100:2100:2100) (2062:2062:2062))
        (PORT ena (6587:6587:6587) (6521:6521:6521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4286:4286:4286) (4354:4354:4354))
        (PORT clk (2100:2100:2100) (2062:2062:2062))
        (PORT ena (6587:6587:6587) (6521:6521:6521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3624:3624:3624) (3564:3564:3564))
        (PORT clk (2103:2103:2103) (2064:2064:2064))
        (PORT ena (6589:6589:6589) (6524:6524:6524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2064:2064:2064))
        (PORT d[0] (6589:6589:6589) (6524:6524:6524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2065:2065:2065))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2065:2065:2065))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2065:2065:2065))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2065:2065:2065))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1275:1275:1275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1276:1276:1276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3388:3388:3388) (3416:3416:3416))
        (PORT datab (188:188:188) (211:211:211))
        (PORT datac (2045:2045:2045) (2169:2169:2169))
        (PORT datad (1754:1754:1754) (1818:1818:1818))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (218:218:218))
        (PORT datab (188:188:188) (211:211:211))
        (PORT datac (1111:1111:1111) (1154:1154:1154))
        (PORT datad (157:157:157) (175:175:175))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1126:1126:1126) (1154:1154:1154))
        (PORT datab (1099:1099:1099) (1119:1119:1119))
        (PORT datac (577:577:577) (593:593:593))
        (PORT datad (597:597:597) (644:644:644))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[7\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1281:1281:1281))
        (PORT datab (2126:2126:2126) (2222:2222:2222))
        (PORT datac (561:561:561) (572:572:572))
        (PORT datad (334:334:334) (373:373:373))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[7\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (1013:1013:1013))
        (PORT datab (188:188:188) (210:210:210))
        (PORT datac (1064:1064:1064) (1064:1064:1064))
        (PORT datad (533:533:533) (533:533:533))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[7\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (914:914:914))
        (PORT datac (222:222:222) (263:263:263))
        (PORT datad (755:755:755) (740:740:740))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1802:1802:1802))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1765:1765:1765))
        (PORT ena (1421:1421:1421) (1429:1429:1429))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (682:682:682))
        (PORT datab (892:892:892) (935:935:935))
        (PORT datad (594:594:594) (600:600:600))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1795:1795:1795))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1030:1030:1030) (1003:1003:1003))
        (PORT clrn (1845:1845:1845) (1756:1756:1756))
        (PORT sload (1360:1360:1360) (1398:1398:1398))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[1\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (972:972:972))
        (PORT datab (682:682:682) (711:711:711))
        (PORT datac (1589:1589:1589) (1533:1533:1533))
        (PORT datad (721:721:721) (704:704:704))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1788:1788:1788))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1843:1843:1843) (1754:1754:1754))
        (PORT ena (1666:1666:1666) (1694:1694:1694))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (880:880:880) (906:906:906))
        (PORT datac (579:579:579) (591:591:591))
        (PORT datad (186:186:186) (212:212:212))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (633:633:633))
        (PORT datab (237:237:237) (298:298:298))
        (PORT datad (323:323:323) (331:331:331))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1798:1798:1798))
        (PORT asdata (472:472:472) (490:490:490))
        (PORT clrn (1848:1848:1848) (1760:1760:1760))
        (PORT ena (1109:1109:1109) (1094:1094:1094))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_waitrequest\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2040:2040:2040) (2052:2052:2052))
        (PORT datab (1785:1785:1785) (1776:1776:1776))
        (PORT datac (334:334:334) (342:342:342))
        (PORT datad (194:194:194) (220:220:220))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart\|av_waitrequest)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1802:1802:1802) (1719:1719:1719))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (223:223:223) (289:289:289))
        (PORT datad (234:234:234) (295:295:295))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1521:1521:1521) (1540:1540:1540))
        (PORT datab (209:209:209) (232:232:232))
        (PORT datac (976:976:976) (999:999:999))
        (PORT datad (194:194:194) (220:220:220))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1802:1802:1802) (1719:1719:1719))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (679:679:679))
        (PORT datab (270:270:270) (331:331:331))
        (PORT datac (371:371:371) (402:402:402))
        (PORT datad (203:203:203) (261:261:261))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[2\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1469:1469:1469) (1548:1548:1548))
        (PORT datab (1102:1102:1102) (1104:1104:1104))
        (PORT datac (778:778:778) (769:769:769))
        (PORT datad (196:196:196) (250:250:250))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[2\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (216:216:216))
        (PORT datab (807:807:807) (812:812:812))
        (PORT datac (1978:1978:1978) (1973:1973:1973))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (814:814:814))
        (PORT datab (848:848:848) (851:851:851))
        (PORT datac (642:642:642) (675:675:675))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1766:1766:1766))
        (PORT ena (1902:1902:1902) (1897:1897:1897))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_ld\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1167:1167:1167))
        (PORT datac (882:882:882) (923:923:923))
        (PORT datad (1107:1107:1107) (1149:1149:1149))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_ld\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (216:216:216))
        (PORT datab (195:195:195) (218:218:218))
        (PORT datac (880:880:880) (921:921:921))
        (PORT datad (682:682:682) (733:733:733))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_ld)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1799:1799:1799))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1848:1848:1848) (1761:1761:1761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE sdram_dq\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (551:551:551) (693:693:693))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|za_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1700:1700:1700))
        (PORT d (524:524:524) (521:521:521))
        (PORT clrn (1912:1912:1912) (1886:1886:1886))
        (IOPATH (posedge clk) q (516:516:516) (470:470:470))
        (IOPATH (negedge clrn) q (620:620:620) (574:574:574))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (84:84:84))
      (HOLD d (posedge clk) (45:45:45))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|oci_ienable\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (589:589:589) (626:626:626))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|oci_ienable\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1747:1747:1747))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1807:1807:1807) (1725:1725:1725))
        (PORT ena (1307:1307:1307) (1280:1280:1280))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_avalon_reg\|oci_reg_readdata\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (248:248:248))
        (PORT datab (247:247:247) (307:307:307))
        (PORT datac (493:493:493) (483:483:483))
        (PORT datad (214:214:214) (269:269:269))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (188:188:188) (211:211:211))
        (IOPATH datab combout (319:319:319) (324:324:324))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1747:1747:1747))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1334:1334:1334) (1315:1315:1315))
        (PORT sload (1521:1521:1521) (1548:1548:1548))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_debug_mem_slave_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1801:1801:1801))
        (PORT asdata (1351:1351:1351) (1354:1354:1354))
        (PORT clrn (1850:1850:1850) (1764:1764:1764))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|jtag_uart\|av_readdata\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (302:302:302))
        (PORT datac (1232:1232:1232) (1291:1291:1291))
        (PORT datad (1218:1218:1218) (1207:1207:1207))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1765:1765:1765))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (927:927:927))
        (PORT datab (1865:1865:1865) (1875:1875:1875))
        (PORT datad (827:827:827) (865:865:865))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|leds\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1754:1754:1754))
        (PORT asdata (530:530:530) (584:584:584))
        (PORT clrn (1810:1810:1810) (1726:1726:1726))
        (PORT ena (1732:1732:1732) (1687:1687:1687))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|leds\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1386:1386:1386) (1420:1420:1420))
        (PORT datab (1103:1103:1103) (1140:1140:1140))
        (PORT datad (1250:1250:1250) (1253:1253:1253))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|leds_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1801:1801:1801))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1849:1849:1849) (1764:1764:1764))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|altpll_0\|w_reset)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1235:1235:1235))
        (PORT datab (1156:1156:1156) (1194:1194:1194))
        (PORT datac (181:181:181) (211:211:211))
        (PORT datad (1580:1580:1580) (1611:1611:1611))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|altpll_0\|prev_reset)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1798:1798:1798))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1848:1848:1848) (1759:1759:1759))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_pll")
    (INSTANCE u0\|altpll_0\|sd1\|pll7)
    (DELAY
      (ABSOLUTE
        (PORT areset (3670:3670:3670) (3670:3670:3670))
        (PORT inclk[0] (2281:2281:2281) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|altpll_0\|stdsync2\|dffpipe3\|dffe4a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1415:1415:1415) (1370:1370:1370))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|altpll_0\|stdsync2\|dffpipe3\|dffe4a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1759:1759:1759))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1843:1843:1843) (1750:1750:1750))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|altpll_0\|stdsync2\|dffpipe3\|dffe5a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (197:197:197) (252:252:252))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|altpll_0\|stdsync2\|dffpipe3\|dffe5a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1759:1759:1759))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1843:1843:1843) (1750:1750:1750))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|altpll_0\|stdsync2\|dffpipe3\|dffe6a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1798:1798:1798))
        (PORT asdata (2177:2177:2177) (2216:2216:2216))
        (PORT clrn (1848:1848:1848) (1759:1759:1759))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|altpll_0\|readdata\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (247:247:247) (306:306:306))
        (PORT datad (1580:1580:1580) (1611:1611:1611))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|altpll_0\|readdata\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (760:760:760))
        (PORT datab (247:247:247) (313:313:313))
        (PORT datac (179:179:179) (209:209:209))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|altpll_0_pll_slave_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1798:1798:1798))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1848:1848:1848) (1759:1759:1759))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (394:394:394))
        (PORT datab (627:627:627) (672:672:672))
        (PORT datac (614:614:614) (661:661:661))
        (PORT datad (1771:1771:1771) (1783:1783:1783))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1339:1339:1339))
        (PORT datab (780:780:780) (770:770:770))
        (PORT datac (160:160:160) (181:181:181))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2757:2757:2757) (2743:2743:2743))
        (PORT clk (2067:2067:2067) (2030:2030:2030))
        (PORT ena (4339:4339:4339) (4224:4224:4224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3230:3230:3230) (3333:3333:3333))
        (PORT d[1] (5184:5184:5184) (5296:5296:5296))
        (PORT d[2] (3335:3335:3335) (3473:3473:3473))
        (PORT d[3] (3707:3707:3707) (3839:3839:3839))
        (PORT d[4] (4017:4017:4017) (4199:4199:4199))
        (PORT d[5] (3453:3453:3453) (3577:3577:3577))
        (PORT d[6] (3499:3499:3499) (3538:3538:3538))
        (PORT d[7] (4207:4207:4207) (4266:4266:4266))
        (PORT d[8] (4235:4235:4235) (4368:4368:4368))
        (PORT d[9] (2069:2069:2069) (2149:2149:2149))
        (PORT d[10] (3450:3450:3450) (3477:3477:3477))
        (PORT d[11] (3526:3526:3526) (3496:3496:3496))
        (PORT d[12] (3804:3804:3804) (3950:3950:3950))
        (PORT clk (2064:2064:2064) (2028:2028:2028))
        (PORT ena (4337:4337:4337) (4221:4221:4221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4361:4361:4361) (4385:4385:4385))
        (PORT clk (2064:2064:2064) (2028:2028:2028))
        (PORT ena (4337:4337:4337) (4221:4221:4221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2921:2921:2921) (2883:2883:2883))
        (PORT clk (2064:2064:2064) (2028:2028:2028))
        (PORT ena (4337:4337:4337) (4221:4221:4221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5284:5284:5284) (5294:5294:5294))
        (PORT clk (2067:2067:2067) (2030:2030:2030))
        (PORT ena (4339:4339:4339) (4224:4224:4224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2030:2030:2030))
        (PORT d[0] (4339:4339:4339) (4224:4224:4224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2031:2031:2031))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2031:2031:2031))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2031:2031:2031))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2031:2031:2031))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1241:1241:1241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1242:1242:1242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2459:2459:2459) (2517:2517:2517))
        (PORT datac (2470:2470:2470) (2560:2560:2560))
        (PORT datad (1245:1245:1245) (1226:1226:1226))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3602:3602:3602) (3624:3624:3624))
        (PORT clk (2101:2101:2101) (2057:2057:2057))
        (PORT ena (4510:4510:4510) (4471:4471:4471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2823:2823:2823) (2891:2891:2891))
        (PORT d[1] (4855:4855:4855) (4956:4956:4956))
        (PORT d[2] (2714:2714:2714) (2830:2830:2830))
        (PORT d[3] (4550:4550:4550) (4702:4702:4702))
        (PORT d[4] (4120:4120:4120) (4267:4267:4267))
        (PORT d[5] (3474:3474:3474) (3603:3603:3603))
        (PORT d[6] (4539:4539:4539) (4652:4652:4652))
        (PORT d[7] (2916:2916:2916) (2950:2950:2950))
        (PORT d[8] (3472:3472:3472) (3512:3512:3512))
        (PORT d[9] (2363:2363:2363) (2445:2445:2445))
        (PORT d[10] (2765:2765:2765) (2815:2815:2815))
        (PORT d[11] (3737:3737:3737) (3866:3866:3866))
        (PORT d[12] (4100:4100:4100) (4256:4256:4256))
        (PORT clk (2098:2098:2098) (2055:2055:2055))
        (PORT ena (4508:4508:4508) (4468:4468:4468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2791:2791:2791) (2746:2746:2746))
        (PORT clk (2098:2098:2098) (2055:2055:2055))
        (PORT ena (4508:4508:4508) (4468:4468:4468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3568:3568:3568) (3586:3586:3586))
        (PORT clk (2098:2098:2098) (2055:2055:2055))
        (PORT ena (4508:4508:4508) (4468:4468:4468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4976:4976:4976) (4965:4965:4965))
        (PORT clk (2101:2101:2101) (2057:2057:2057))
        (PORT ena (4510:4510:4510) (4471:4471:4471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2057:2057:2057))
        (PORT d[0] (4510:4510:4510) (4471:4471:4471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1268:1268:1268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1269:1269:1269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (868:868:868))
        (PORT datab (2458:2458:2458) (2517:2517:2517))
        (PORT datac (2469:2469:2469) (2560:2560:2560))
        (PORT datad (843:843:843) (849:849:849))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3621:3621:3621) (3642:3642:3642))
        (PORT clk (2115:2115:2115) (2075:2075:2075))
        (PORT ena (4496:4496:4496) (4458:4458:4458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2854:2854:2854) (2913:2913:2913))
        (PORT d[1] (5639:5639:5639) (5744:5744:5744))
        (PORT d[2] (2155:2155:2155) (2261:2261:2261))
        (PORT d[3] (3704:3704:3704) (3849:3849:3849))
        (PORT d[4] (3610:3610:3610) (3765:3765:3765))
        (PORT d[5] (3460:3460:3460) (3577:3577:3577))
        (PORT d[6] (4563:4563:4563) (4679:4679:4679))
        (PORT d[7] (2923:2923:2923) (2957:2957:2957))
        (PORT d[8] (3488:3488:3488) (3539:3539:3539))
        (PORT d[9] (2373:2373:2373) (2456:2456:2456))
        (PORT d[10] (2779:2779:2779) (2828:2828:2828))
        (PORT d[11] (3736:3736:3736) (3865:3865:3865))
        (PORT d[12] (4069:4069:4069) (4225:4225:4225))
        (PORT clk (2112:2112:2112) (2073:2073:2073))
        (PORT ena (4494:4494:4494) (4455:4455:4455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3646:3646:3646) (3692:3692:3692))
        (PORT clk (2112:2112:2112) (2073:2073:2073))
        (PORT ena (4494:4494:4494) (4455:4455:4455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3312:3312:3312) (3330:3330:3330))
        (PORT clk (2112:2112:2112) (2073:2073:2073))
        (PORT ena (4494:4494:4494) (4455:4455:4455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4704:4704:4704) (4692:4692:4692))
        (PORT clk (2115:2115:2115) (2075:2075:2075))
        (PORT ena (4496:4496:4496) (4458:4458:4458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2075:2075:2075))
        (PORT d[0] (4496:4496:4496) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1286:1286:1286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1287:1287:1287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3088:3088:3088) (3102:3102:3102))
        (PORT clk (2133:2133:2133) (2090:2090:2090))
        (PORT ena (4254:4254:4254) (4158:4158:4158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2860:2860:2860) (2934:2934:2934))
        (PORT d[1] (5381:5381:5381) (5483:5483:5483))
        (PORT d[2] (2155:2155:2155) (2257:2257:2257))
        (PORT d[3] (3984:3984:3984) (4119:4119:4119))
        (PORT d[4] (3615:3615:3615) (3766:3766:3766))
        (PORT d[5] (3736:3736:3736) (3857:3857:3857))
        (PORT d[6] (3989:3989:3989) (4092:4092:4092))
        (PORT d[7] (4193:4193:4193) (4247:4247:4247))
        (PORT d[8] (2944:2944:2944) (2988:2988:2988))
        (PORT d[9] (2069:2069:2069) (2142:2142:2142))
        (PORT d[10] (3015:3015:3015) (3060:3060:3060))
        (PORT d[11] (3766:3766:3766) (3888:3888:3888))
        (PORT d[12] (3541:3541:3541) (3692:3692:3692))
        (PORT clk (2130:2130:2130) (2088:2088:2088))
        (PORT ena (4252:4252:4252) (4155:4155:4155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3363:3363:3363) (3320:3320:3320))
        (PORT clk (2130:2130:2130) (2088:2088:2088))
        (PORT ena (4252:4252:4252) (4155:4155:4155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3014:3014:3014) (3023:3023:3023))
        (PORT clk (2130:2130:2130) (2088:2088:2088))
        (PORT ena (4252:4252:4252) (4155:4155:4155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4707:4707:4707) (4688:4688:4688))
        (PORT clk (2133:2133:2133) (2090:2090:2090))
        (PORT ena (4254:4254:4254) (4158:4158:4158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2090:2090:2090))
        (PORT d[0] (4254:4254:4254) (4158:4158:4158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3575:3575:3575) (3586:3586:3586))
        (PORT clk (2136:2136:2136) (2092:2092:2092))
        (PORT ena (4554:4554:4554) (4523:4523:4523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3110:3110:3110) (3179:3179:3179))
        (PORT d[1] (5351:5351:5351) (5451:5451:5451))
        (PORT d[2] (2426:2426:2426) (2528:2528:2528))
        (PORT d[3] (4285:4285:4285) (4439:4439:4439))
        (PORT d[4] (3858:3858:3858) (4006:4006:4006))
        (PORT d[5] (3725:3725:3725) (3845:3845:3845))
        (PORT d[6] (4252:4252:4252) (4360:4360:4360))
        (PORT d[7] (4175:4175:4175) (4228:4228:4228))
        (PORT d[8] (3217:3217:3217) (3266:3266:3266))
        (PORT d[9] (2087:2087:2087) (2165:2165:2165))
        (PORT d[10] (2801:2801:2801) (2855:2855:2855))
        (PORT d[11] (3750:3750:3750) (3872:3872:3872))
        (PORT d[12] (3789:3789:3789) (3942:3942:3942))
        (PORT clk (2133:2133:2133) (2090:2090:2090))
        (PORT ena (4552:4552:4552) (4520:4520:4520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3866:3866:3866) (3878:3878:3878))
        (PORT clk (2133:2133:2133) (2090:2090:2090))
        (PORT ena (4552:4552:4552) (4520:4520:4520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3034:3034:3034) (3044:3044:3044))
        (PORT clk (2133:2133:2133) (2090:2090:2090))
        (PORT ena (4552:4552:4552) (4520:4520:4520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4664:4664:4664) (4640:4640:4640))
        (PORT clk (2136:2136:2136) (2092:2092:2092))
        (PORT ena (4554:4554:4554) (4523:4523:4523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2092:2092:2092))
        (PORT d[0] (4554:4554:4554) (4523:4523:4523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3221:3221:3221) (3216:3216:3216))
        (PORT clk (2084:2084:2084) (2044:2044:2044))
        (PORT ena (4066:4066:4066) (3968:3968:3968))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3210:3210:3210) (3315:3315:3315))
        (PORT d[1] (5169:5169:5169) (5275:5275:5275))
        (PORT d[2] (2540:2540:2540) (2671:2671:2671))
        (PORT d[3] (4027:4027:4027) (4167:4167:4167))
        (PORT d[4] (3942:3942:3942) (4118:4118:4118))
        (PORT d[5] (3698:3698:3698) (3820:3820:3820))
        (PORT d[6] (3778:3778:3778) (3845:3845:3845))
        (PORT d[7] (4239:4239:4239) (4295:4295:4295))
        (PORT d[8] (3420:3420:3420) (3450:3450:3450))
        (PORT d[9] (2422:2422:2422) (2509:2509:2509))
        (PORT d[10] (3790:3790:3790) (3829:3829:3829))
        (PORT d[11] (3836:3836:3836) (3978:3978:3978))
        (PORT d[12] (3829:3829:3829) (3979:3979:3979))
        (PORT clk (2081:2081:2081) (2042:2042:2042))
        (PORT ena (4064:4064:4064) (3965:3965:3965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2602:2602:2602) (2550:2550:2550))
        (PORT clk (2081:2081:2081) (2042:2042:2042))
        (PORT ena (4064:4064:4064) (3965:3965:3965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2676:2676:2676) (2657:2657:2657))
        (PORT clk (2081:2081:2081) (2042:2042:2042))
        (PORT ena (4064:4064:4064) (3965:3965:3965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5278:5278:5278) (5286:5286:5286))
        (PORT clk (2084:2084:2084) (2044:2044:2044))
        (PORT ena (4066:4066:4066) (3968:3968:3968))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2044:2044:2044))
        (PORT d[0] (4066:4066:4066) (3968:3968:3968))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2045:2045:2045))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2045:2045:2045))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2045:2045:2045))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2045:2045:2045))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1255:1255:1255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1256:1256:1256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1256:1256:1256))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1256:1256:1256))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2511:2511:2511) (2599:2599:2599))
        (PORT datab (2459:2459:2459) (2518:2518:2518))
        (PORT datac (1069:1069:1069) (1079:1079:1079))
        (PORT datad (1679:1679:1679) (1664:1664:1664))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1089:1089:1089))
        (PORT datab (1392:1392:1392) (1406:1406:1406))
        (PORT datac (2475:2475:2475) (2567:2567:2567))
        (PORT datad (158:158:158) (177:177:177))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2249:2249:2249) (2312:2312:2312))
        (PORT datab (187:187:187) (210:210:210))
        (PORT datac (160:160:160) (183:183:183))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (579:579:579))
        (PORT datab (535:535:535) (522:522:522))
        (PORT datac (1627:1627:1627) (1664:1664:1664))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data_nxt\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (839:839:839))
        (PORT datab (348:348:348) (350:350:350))
        (PORT datac (637:637:637) (679:679:679))
        (PORT datad (725:725:725) (718:718:718))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_byte0_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1801:1801:1801))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1849:1849:1849) (1764:1764:1764))
        (PORT ena (1142:1142:1142) (1129:1129:1129))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (940:940:940))
        (PORT datad (568:568:568) (599:599:599))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_op_wrctl)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1435:1435:1435) (1486:1486:1486))
        (PORT datab (614:614:614) (620:620:620))
        (PORT datac (628:628:628) (662:662:662))
        (PORT datad (631:631:631) (676:676:676))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_wrctl_inst)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1799:1799:1799))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1848:1848:1848) (1761:1761:1761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_wrctl_status\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (664:664:664))
        (PORT datab (665:665:665) (710:710:710))
        (PORT datac (1038:1038:1038) (1066:1066:1066))
        (PORT datad (197:197:197) (251:251:251))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_bstatus_reg_inst_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (723:723:723))
        (PORT datab (244:244:244) (307:307:307))
        (PORT datac (637:637:637) (679:679:679))
        (PORT datad (326:326:326) (338:338:338))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_bstatus_reg_inst_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (720:720:720))
        (PORT datab (1277:1277:1277) (1282:1282:1282))
        (PORT datac (640:640:640) (682:682:682))
        (PORT datad (329:329:329) (341:341:341))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_op_eret)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1437:1437:1437) (1488:1488:1488))
        (PORT datab (663:663:663) (710:710:710))
        (PORT datac (626:626:626) (660:660:660))
        (PORT datad (824:824:824) (823:823:823))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_wrctl_status\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (721:721:721))
        (PORT datac (637:637:637) (679:679:679))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_status_reg_pie_inst_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (381:381:381))
        (PORT datab (187:187:187) (210:210:210))
        (PORT datac (1247:1247:1247) (1251:1251:1251))
        (PORT datad (247:247:247) (308:308:308))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_status_reg_pie_inst_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (323:323:323))
        (PORT datab (881:881:881) (879:879:879))
        (PORT datac (526:526:526) (521:521:521))
        (PORT datad (210:210:210) (271:271:271))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_estatus_reg_inst_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (383:383:383))
        (PORT datab (623:623:623) (663:663:663))
        (PORT datac (639:639:639) (681:681:681))
        (PORT datad (221:221:221) (278:278:278))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_estatus_reg_inst_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (721:721:721))
        (PORT datab (1276:1276:1276) (1280:1280:1280))
        (PORT datac (639:639:639) (681:681:681))
        (PORT datad (327:327:327) (340:340:340))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_estatus_reg_inst_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (216:216:216))
        (PORT datab (188:188:188) (210:210:210))
        (PORT datac (1091:1091:1091) (1126:1126:1126))
        (PORT datad (246:246:246) (308:308:308))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_estatus_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1848:1848:1848) (1762:1762:1762))
        (PORT ena (1459:1459:1459) (1486:1486:1486))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_status_reg_pie_inst_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (349:349:349))
        (PORT datab (207:207:207) (230:230:230))
        (PORT datac (160:160:160) (181:181:181))
        (PORT datad (222:222:222) (280:280:280))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_status_reg_pie)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1848:1848:1848) (1762:1762:1762))
        (PORT ena (1459:1459:1459) (1486:1486:1486))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_bstatus_reg_inst_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (698:698:698))
        (PORT datab (190:190:190) (214:214:214))
        (PORT datac (162:162:162) (183:183:183))
        (PORT datad (243:243:243) (304:304:304))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_bstatus_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1848:1848:1848) (1762:1762:1762))
        (PORT ena (1459:1459:1459) (1486:1486:1486))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_ienable_reg_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (719:719:719))
        (PORT datab (940:940:940) (989:989:989))
        (PORT datac (641:641:641) (684:684:684))
        (PORT datad (331:331:331) (344:344:344))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_ienable_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1277:1277:1277) (1281:1281:1281))
        (PORT datad (159:159:159) (178:178:178))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_ienable_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1848:1848:1848) (1762:1762:1762))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_control_rd_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (716:716:716))
        (PORT datab (239:239:239) (302:302:302))
        (PORT datac (641:641:641) (684:684:684))
        (PORT datad (216:216:216) (272:272:272))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_ipending_reg_nxt\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (217:217:217))
        (PORT datab (642:642:642) (677:677:677))
        (PORT datac (1093:1093:1093) (1126:1126:1126))
        (PORT datad (314:314:314) (314:314:314))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_ipending_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1765:1765:1765))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_control_rd_data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (589:589:589))
        (PORT datab (553:553:553) (577:577:577))
        (PORT datac (547:547:547) (569:569:569))
        (PORT datad (215:215:215) (270:270:270))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_control_rd_data\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (221:221:221))
        (PORT datab (571:571:571) (574:574:574))
        (PORT datac (541:541:541) (561:561:561))
        (PORT datad (624:624:624) (654:654:654))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_control_rd_data\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (635:635:635))
        (PORT datab (568:568:568) (570:570:570))
        (PORT datac (639:639:639) (674:674:674))
        (PORT datad (160:160:160) (180:180:180))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_control_rd_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1765:1765:1765))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (939:939:939))
        (PORT datab (1071:1071:1071) (1079:1079:1079))
        (PORT datac (801:801:801) (826:826:826))
        (PORT datad (587:587:587) (620:620:620))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wr_data\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1579:1579:1579) (1649:1649:1649))
        (PORT datab (228:228:228) (286:286:286))
        (PORT datac (162:162:162) (185:185:185))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1600:1600:1600) (1613:1613:1613))
        (PORT datab (1128:1128:1128) (1143:1143:1143))
        (PORT datad (1275:1275:1275) (1294:1294:1294))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1799:1799:1799))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (908:908:908) (921:921:921))
        (PORT clrn (1847:1847:1847) (1761:1761:1761))
        (PORT sload (875:875:875) (919:919:919))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[0\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (263:263:263))
        (PORT datab (809:809:809) (796:796:796))
        (PORT datac (600:600:600) (617:617:617))
        (PORT datad (933:933:933) (904:904:904))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1799:1799:1799))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1847:1847:1847) (1761:1761:1761))
        (PORT ena (1462:1462:1462) (1501:1501:1501))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[38\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2021:2021:2021) (2024:2024:2024))
        (PORT datab (617:617:617) (647:647:647))
        (PORT datac (1927:1927:1927) (1988:1988:1988))
        (PORT datad (548:548:548) (570:570:570))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_translator\|av_readdata_pre\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1801:1801:1801) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (1288:1288:1288) (1277:1277:1277))
        (PORT datac (856:856:856) (880:880:880))
        (PORT datad (1307:1307:1307) (1346:1346:1346))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (909:909:909))
        (PORT datab (923:923:923) (967:967:967))
        (PORT datac (908:908:908) (952:952:952))
        (PORT datad (615:615:615) (657:657:657))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[0\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1340:1340:1340))
        (PORT datab (1676:1676:1676) (1663:1663:1663))
        (PORT datac (524:524:524) (540:540:540))
        (PORT datad (555:555:555) (566:566:566))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[0\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (878:878:878))
        (PORT datab (575:575:575) (575:575:575))
        (PORT datac (1583:1583:1583) (1613:1613:1613))
        (PORT datad (546:546:546) (547:547:547))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (850:850:850) (853:853:853))
        (PORT datac (641:641:641) (674:674:674))
        (PORT datad (550:550:550) (560:560:560))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1766:1766:1766))
        (PORT ena (1902:1902:1902) (1897:1897:1897))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_br_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (699:699:699))
        (PORT datab (1133:1133:1133) (1178:1178:1178))
        (PORT datac (652:652:652) (695:695:695))
        (PORT datad (675:675:675) (720:720:720))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_br_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (206:206:206) (230:230:230))
        (PORT datac (1360:1360:1360) (1402:1402:1402))
        (PORT datad (640:640:640) (688:688:688))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (707:707:707))
        (PORT datab (690:690:690) (734:734:734))
        (PORT datac (1362:1362:1362) (1404:1404:1404))
        (PORT datad (672:672:672) (716:716:716))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_use_imm\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (236:236:236))
        (PORT datab (194:194:194) (220:220:220))
        (PORT datac (1109:1109:1109) (1155:1155:1155))
        (PORT datad (176:176:176) (195:195:195))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_use_imm\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (244:244:244))
        (PORT datab (189:189:189) (211:211:211))
        (PORT datac (180:180:180) (202:202:202))
        (PORT datad (891:891:891) (934:934:934))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_src2_use_imm)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1801:1801:1801))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1849:1849:1849) (1763:1763:1763))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1619:1619:1619) (1657:1657:1657))
        (PORT datad (216:216:216) (272:272:272))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src2_lo\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1140:1140:1140))
        (PORT datab (1258:1258:1258) (1234:1234:1234))
        (PORT datac (557:557:557) (556:556:556))
        (PORT datad (783:783:783) (809:809:809))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1762:1762:1762))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1797:1797:1797))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1076:1076:1076) (1082:1082:1082))
        (PORT clrn (1847:1847:1847) (1758:1758:1758))
        (PORT sload (1417:1417:1417) (1492:1492:1492))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_cnt\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (246:246:246) (304:304:304))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1797:1797:1797))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1812:1812:1812) (1806:1806:1806))
        (PORT clrn (1847:1847:1847) (1758:1758:1758))
        (PORT sload (1417:1417:1417) (1492:1492:1492))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_cnt\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (295:295:295))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1797:1797:1797))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1098:1098:1098) (1100:1100:1100))
        (PORT clrn (1847:1847:1847) (1758:1758:1758))
        (PORT sload (1417:1417:1417) (1492:1492:1492))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_stall\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (413:413:413))
        (PORT datab (234:234:234) (295:295:295))
        (PORT datac (871:871:871) (908:908:908))
        (PORT datad (203:203:203) (260:260:260))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_stall\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (719:719:719))
        (PORT datad (1584:1584:1584) (1623:1623:1623))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_cnt\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (300:300:300))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1797:1797:1797))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (521:521:521) (580:580:580))
        (PORT clrn (1847:1847:1847) (1758:1758:1758))
        (PORT sload (1417:1417:1417) (1492:1492:1492))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_cnt\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datad (202:202:202) (259:259:259))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_shift_rot_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1797:1797:1797))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (524:524:524) (583:583:583))
        (PORT clrn (1847:1847:1847) (1758:1758:1758))
        (PORT sload (1417:1417:1417) (1492:1492:1492))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_stall\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (215:215:215))
        (PORT datab (186:186:186) (208:208:208))
        (PORT datac (209:209:209) (269:269:269))
        (PORT datad (204:204:204) (262:262:262))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|av_ld_waiting_for_data)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1761:1761:1761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|av_ld_waiting_for_data_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (867:867:867))
        (PORT datab (1717:1717:1717) (1767:1767:1767))
        (PORT datad (166:166:166) (189:189:189))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_stall\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (891:891:891))
        (PORT datab (1088:1088:1088) (1114:1114:1114))
        (PORT datac (718:718:718) (687:687:687))
        (PORT datad (157:157:157) (177:177:177))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_stall\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (592:592:592))
        (PORT datab (935:935:935) (984:984:984))
        (PORT datac (823:823:823) (849:849:849))
        (PORT datad (572:572:572) (597:597:597))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_stall\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (569:569:569))
        (PORT datab (187:187:187) (208:208:208))
        (PORT datac (218:218:218) (276:276:276))
        (PORT datad (335:335:335) (337:337:337))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (194:194:194) (218:218:218))
        (PORT datad (270:270:270) (346:346:346))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1798:1798:1798))
        (PORT asdata (789:789:789) (773:773:773))
        (PORT clrn (1848:1848:1848) (1760:1760:1760))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (787:787:787))
        (PORT datab (186:186:186) (209:209:209))
        (PORT datac (160:160:160) (182:182:182))
        (PORT datad (157:157:157) (175:175:175))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_wr_dst_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (375:375:375))
        (PORT datab (194:194:194) (220:220:220))
        (PORT datac (1361:1361:1361) (1404:1404:1404))
        (PORT datad (638:638:638) (685:685:685))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_wr_dst_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (385:385:385))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (1104:1104:1104) (1144:1144:1144))
        (PORT datad (832:832:832) (868:868:868))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_wr_dst_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (214:214:214))
        (PORT datab (618:618:618) (629:629:629))
        (PORT datac (551:551:551) (551:551:551))
        (PORT datad (158:158:158) (176:176:176))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_wr_dst_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1795:1795:1795))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1845:1845:1845) (1756:1756:1756))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_rf_wren)
    (DELAY
      (ABSOLUTE
        (PORT datab (888:888:888) (934:934:934))
        (PORT datac (1540:1540:1540) (1568:1568:1568))
        (PORT datad (327:327:327) (361:361:361))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[15\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1128:1128:1128))
        (PORT datab (1373:1373:1373) (1414:1414:1414))
        (PORT datad (823:823:823) (839:839:839))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1788:1788:1788))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (789:789:789) (765:765:765))
        (PORT clrn (1843:1843:1843) (1754:1754:1754))
        (PORT sload (1150:1150:1150) (1197:1197:1197))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_logic_result\[15\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (666:666:666))
        (PORT datab (1339:1339:1339) (1368:1368:1368))
        (PORT datac (787:787:787) (799:799:799))
        (PORT datad (852:852:852) (891:891:891))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[15\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (229:229:229))
        (PORT datab (789:789:789) (775:775:775))
        (PORT datad (1297:1297:1297) (1332:1332:1332))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1785:1785:1785))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (923:923:923) (965:965:965))
        (PORT clrn (1838:1838:1838) (1753:1753:1753))
        (PORT sclr (1323:1323:1323) (1376:1376:1376))
        (PORT sload (1615:1615:1615) (1688:1688:1688))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[51\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1298:1298:1298) (1306:1306:1306))
        (PORT datab (908:908:908) (960:960:960))
        (PORT datac (1221:1221:1221) (1274:1274:1274))
        (PORT datad (630:630:630) (668:668:668))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|address_reg_a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (234:234:234))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1792:1792:1792))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2164:2164:2164) (2114:2114:2114))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2279:2279:2279))
        (PORT clk (2074:2074:2074) (2036:2036:2036))
        (PORT ena (4906:4906:4906) (4799:4799:4799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2331:2331:2331) (2308:2308:2308))
        (PORT d[1] (5412:5412:5412) (5524:5524:5524))
        (PORT d[2] (3128:3128:3128) (3294:3294:3294))
        (PORT d[3] (4472:4472:4472) (4607:4607:4607))
        (PORT d[4] (4584:4584:4584) (4790:4790:4790))
        (PORT d[5] (3312:3312:3312) (3422:3422:3422))
        (PORT d[6] (4348:4348:4348) (4416:4416:4416))
        (PORT d[7] (5036:5036:5036) (5104:5104:5104))
        (PORT d[8] (4758:4758:4758) (4902:4902:4902))
        (PORT d[9] (2658:2658:2658) (2752:2752:2752))
        (PORT d[10] (3745:3745:3745) (3770:3770:3770))
        (PORT d[11] (4142:4142:4142) (4131:4131:4131))
        (PORT d[12] (3804:3804:3804) (3969:3969:3969))
        (PORT clk (2071:2071:2071) (2034:2034:2034))
        (PORT ena (4904:4904:4904) (4796:4796:4796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4823:4823:4823) (4931:4931:4931))
        (PORT clk (2071:2071:2071) (2034:2034:2034))
        (PORT ena (4904:4904:4904) (4796:4796:4796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3454:3454:3454) (3436:3436:3436))
        (PORT clk (2071:2071:2071) (2034:2034:2034))
        (PORT ena (4904:4904:4904) (4796:4796:4796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6270:6270:6270) (6285:6285:6285))
        (PORT clk (2074:2074:2074) (2036:2036:2036))
        (PORT ena (4906:4906:4906) (4799:4799:4799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2036:2036:2036))
        (PORT d[0] (4906:4906:4906) (4799:4799:4799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2037:2037:2037))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2037:2037:2037))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2037:2037:2037))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2037:2037:2037))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1247:1247:1247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1248:1248:1248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1248:1248:1248))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1248:1248:1248))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2458:2458:2458) (2525:2525:2525))
        (PORT datac (2123:2123:2123) (2163:2163:2163))
        (PORT datad (320:320:320) (327:327:327))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3393:3393:3393) (3363:3363:3363))
        (PORT clk (2097:2097:2097) (2057:2057:2057))
        (PORT ena (5615:5615:5615) (5604:5604:5604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2571:2571:2571) (2624:2624:2624))
        (PORT d[1] (3007:3007:3007) (2993:2993:2993))
        (PORT d[2] (1893:1893:1893) (1984:1984:1984))
        (PORT d[3] (4493:4493:4493) (4616:4616:4616))
        (PORT d[4] (3324:3324:3324) (3472:3472:3472))
        (PORT d[5] (7299:7299:7299) (7256:7256:7256))
        (PORT d[6] (4861:4861:4861) (5019:5019:5019))
        (PORT d[7] (3511:3511:3511) (3517:3517:3517))
        (PORT d[8] (2892:2892:2892) (2941:2941:2941))
        (PORT d[9] (2078:2078:2078) (2156:2156:2156))
        (PORT d[10] (4163:4163:4163) (4172:4172:4172))
        (PORT d[11] (3835:3835:3835) (3970:3970:3970))
        (PORT d[12] (4645:4645:4645) (4808:4808:4808))
        (PORT clk (2094:2094:2094) (2055:2055:2055))
        (PORT ena (5613:5613:5613) (5601:5601:5601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3678:3678:3678) (3672:3672:3672))
        (PORT clk (2094:2094:2094) (2055:2055:2055))
        (PORT ena (5613:5613:5613) (5601:5601:5601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4592:4592:4592) (4668:4668:4668))
        (PORT clk (2094:2094:2094) (2055:2055:2055))
        (PORT ena (5613:5613:5613) (5601:5601:5601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4451:4451:4451) (4421:4421:4421))
        (PORT clk (2097:2097:2097) (2057:2057:2057))
        (PORT ena (5615:5615:5615) (5604:5604:5604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2057:2057:2057))
        (PORT d[0] (5615:5615:5615) (5604:5604:5604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1268:1268:1268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1269:1269:1269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2458:2458:2458) (2525:2525:2525))
        (PORT datab (1505:1505:1505) (1553:1553:1553))
        (PORT datac (2122:2122:2122) (2161:2161:2161))
        (PORT datad (1207:1207:1207) (1186:1186:1186))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3243:3243:3243) (3237:3237:3237))
        (PORT clk (2085:2085:2085) (2041:2041:2041))
        (PORT ena (5608:5608:5608) (5602:5602:5602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2576:2576:2576) (2629:2629:2629))
        (PORT d[1] (5587:5587:5587) (5655:5655:5655))
        (PORT d[2] (2178:2178:2178) (2266:2266:2266))
        (PORT d[3] (4472:4472:4472) (4593:4593:4593))
        (PORT d[4] (3336:3336:3336) (3485:3485:3485))
        (PORT d[5] (7038:7038:7038) (6987:6987:6987))
        (PORT d[6] (4861:4861:4861) (5016:5016:5016))
        (PORT d[7] (3535:3535:3535) (3541:3541:3541))
        (PORT d[8] (2951:2951:2951) (3002:3002:3002))
        (PORT d[9] (2102:2102:2102) (2180:2180:2180))
        (PORT d[10] (4153:4153:4153) (4162:4162:4162))
        (PORT d[11] (3834:3834:3834) (3969:3969:3969))
        (PORT d[12] (4647:4647:4647) (4812:4812:4812))
        (PORT clk (2082:2082:2082) (2039:2039:2039))
        (PORT ena (5606:5606:5606) (5599:5599:5599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3652:3652:3652) (3627:3627:3627))
        (PORT clk (2082:2082:2082) (2039:2039:2039))
        (PORT ena (5606:5606:5606) (5599:5599:5599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4597:4597:4597) (4657:4657:4657))
        (PORT clk (2082:2082:2082) (2039:2039:2039))
        (PORT ena (5606:5606:5606) (5599:5599:5599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4474:4474:4474) (4452:4452:4452))
        (PORT clk (2085:2085:2085) (2041:2041:2041))
        (PORT ena (5608:5608:5608) (5602:5602:5602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2041:2041:2041))
        (PORT d[0] (5608:5608:5608) (5602:5602:5602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2042:2042:2042))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2042:2042:2042))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2042:2042:2042))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2042:2042:2042))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1252:1252:1252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1253:1253:1253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2106:2106:2106) (2127:2127:2127))
        (PORT clk (2098:2098:2098) (2057:2057:2057))
        (PORT ena (4519:4519:4519) (4479:4479:4479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2826:2826:2826) (2888:2888:2888))
        (PORT d[1] (5634:5634:5634) (5747:5747:5747))
        (PORT d[2] (2975:2975:2975) (3091:3091:3091))
        (PORT d[3] (3988:3988:3988) (4143:4143:4143))
        (PORT d[4] (3871:3871:3871) (4031:4031:4031))
        (PORT d[5] (3705:3705:3705) (3838:3838:3838))
        (PORT d[6] (3273:3273:3273) (3306:3306:3306))
        (PORT d[7] (3089:3089:3089) (3098:3098:3098))
        (PORT d[8] (3195:3195:3195) (3231:3231:3231))
        (PORT d[9] (2652:2652:2652) (2738:2738:2738))
        (PORT d[10] (2299:2299:2299) (2348:2348:2348))
        (PORT d[11] (4007:4007:4007) (4142:4142:4142))
        (PORT d[12] (2417:2417:2417) (2456:2456:2456))
        (PORT clk (2095:2095:2095) (2055:2055:2055))
        (PORT ena (4517:4517:4517) (4476:4476:4476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4438:4438:4438) (4450:4450:4450))
        (PORT clk (2095:2095:2095) (2055:2055:2055))
        (PORT ena (4517:4517:4517) (4476:4476:4476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3575:3575:3575) (3593:3593:3593))
        (PORT clk (2095:2095:2095) (2055:2055:2055))
        (PORT ena (4517:4517:4517) (4476:4476:4476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5189:5189:5189) (5175:5175:5175))
        (PORT clk (2098:2098:2098) (2057:2057:2057))
        (PORT ena (4519:4519:4519) (4479:4479:4479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2057:2057:2057))
        (PORT d[0] (4519:4519:4519) (4479:4479:4479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1268:1268:1268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1269:1269:1269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2124:2124:2124) (2175:2175:2175))
        (PORT datab (2201:2201:2201) (2260:2260:2260))
        (PORT datac (1211:1211:1211) (1179:1179:1179))
        (PORT datad (828:828:828) (837:837:837))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2770:2770:2770) (2760:2760:2760))
        (PORT clk (2081:2081:2081) (2039:2039:2039))
        (PORT ena (5343:5343:5343) (5338:5338:5338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3860:3860:3860) (3933:3933:3933))
        (PORT d[1] (5349:5349:5349) (5431:5431:5431))
        (PORT d[2] (2503:2503:2503) (2620:2620:2620))
        (PORT d[3] (4222:4222:4222) (4346:4346:4346))
        (PORT d[4] (3061:3061:3061) (3208:3208:3208))
        (PORT d[5] (6745:6745:6745) (6685:6685:6685))
        (PORT d[6] (4597:4597:4597) (4752:4752:4752))
        (PORT d[7] (3273:3273:3273) (3269:3269:3269))
        (PORT d[8] (3876:3876:3876) (3956:3956:3956))
        (PORT d[9] (1915:1915:1915) (2010:2010:2010))
        (PORT d[10] (3585:3585:3585) (3586:3586:3586))
        (PORT d[11] (3535:3535:3535) (3653:3653:3653))
        (PORT d[12] (4349:4349:4349) (4503:4503:4503))
        (PORT clk (2078:2078:2078) (2037:2037:2037))
        (PORT ena (5341:5341:5341) (5335:5335:5335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4452:4452:4452) (4460:4460:4460))
        (PORT clk (2078:2078:2078) (2037:2037:2037))
        (PORT ena (5341:5341:5341) (5335:5335:5335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4311:4311:4311) (4383:4383:4383))
        (PORT clk (2078:2078:2078) (2037:2037:2037))
        (PORT ena (5341:5341:5341) (5335:5335:5335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4196:4196:4196) (4169:4169:4169))
        (PORT clk (2081:2081:2081) (2039:2039:2039))
        (PORT ena (5343:5343:5343) (5338:5338:5338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2039:2039:2039))
        (PORT d[0] (5343:5343:5343) (5338:5338:5338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2040:2040:2040))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2040:2040:2040))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2040:2040:2040))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2040:2040:2040))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1250:1250:1250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1251:1251:1251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1251:1251:1251))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1251:1251:1251))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2033:2033:2033) (2032:2032:2032))
        (PORT clk (2057:2057:2057) (2019:2019:2019))
        (PORT ena (4632:4632:4632) (4527:4527:4527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3239:3239:3239) (3343:3343:3343))
        (PORT d[1] (5135:5135:5135) (5244:5244:5244))
        (PORT d[2] (2832:2832:2832) (2989:2989:2989))
        (PORT d[3] (4213:4213:4213) (4348:4348:4348))
        (PORT d[4] (4312:4312:4312) (4514:4514:4514))
        (PORT d[5] (3617:3617:3617) (3725:3725:3725))
        (PORT d[6] (4006:4006:4006) (4059:4059:4059))
        (PORT d[7] (4466:4466:4466) (4523:4523:4523))
        (PORT d[8] (4706:4706:4706) (4839:4839:4839))
        (PORT d[9] (2373:2373:2373) (2463:2463:2463))
        (PORT d[10] (3457:3457:3457) (3475:3475:3475))
        (PORT d[11] (3578:3578:3578) (3555:3555:3555))
        (PORT d[12] (3524:3524:3524) (3674:3674:3674))
        (PORT clk (2054:2054:2054) (2017:2017:2017))
        (PORT ena (4630:4630:4630) (4524:4524:4524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3617:3617:3617) (3660:3660:3660))
        (PORT clk (2054:2054:2054) (2017:2017:2017))
        (PORT ena (4630:4630:4630) (4524:4524:4524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3242:3242:3242) (3221:3221:3221))
        (PORT clk (2054:2054:2054) (2017:2017:2017))
        (PORT ena (4630:4630:4630) (4524:4524:4524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5774:5774:5774) (5788:5788:5788))
        (PORT clk (2057:2057:2057) (2019:2019:2019))
        (PORT ena (4632:4632:4632) (4527:4527:4527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2019:2019:2019))
        (PORT d[0] (4632:4632:4632) (4527:4527:4527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1230:1230:1230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1231:1231:1231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1231:1231:1231))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1231:1231:1231))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (984:984:984))
        (PORT datab (1861:1861:1861) (1874:1874:1874))
        (PORT datac (2420:2420:2420) (2489:2489:2489))
        (PORT datad (757:757:757) (748:748:748))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (214:214:214))
        (PORT datab (187:187:187) (209:209:209))
        (PORT datac (2686:2686:2686) (2721:2721:2721))
        (PORT datad (160:160:160) (180:180:180))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1021:1021:1021))
        (PORT datab (984:984:984) (1013:1013:1013))
        (PORT datac (199:199:199) (257:257:257))
        (PORT datad (1729:1729:1729) (1785:1785:1785))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (190:190:190) (213:213:213))
        (PORT datac (1115:1115:1115) (1134:1134:1134))
        (PORT datad (357:357:357) (396:396:396))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1741:1741:1741) (1732:1732:1732))
        (PORT datab (224:224:224) (248:248:248))
        (PORT datac (1356:1356:1356) (1373:1373:1373))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1765:1765:1765))
        (PORT ena (1607:1607:1607) (1594:1594:1594))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (755:755:755))
        (PORT datab (1357:1357:1357) (1375:1375:1375))
        (PORT datac (650:650:650) (693:693:693))
        (PORT datad (827:827:827) (863:863:863))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (661:661:661))
        (PORT datab (1390:1390:1390) (1443:1443:1443))
        (PORT datac (903:903:903) (952:952:952))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (640:640:640))
        (PORT datac (805:805:805) (832:832:832))
        (PORT datad (587:587:587) (621:621:621))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_logic)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (625:625:625))
        (PORT datab (906:906:906) (964:964:964))
        (PORT datac (166:166:166) (190:190:190))
        (PORT datad (556:556:556) (552:552:552))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_logic)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1848:1848:1848) (1762:1762:1762))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[16\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1375:1375:1375) (1412:1412:1412))
        (PORT datab (799:799:799) (792:792:792))
        (PORT datad (169:169:169) (192:192:192))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|W_alu_result\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1786:1786:1786))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1130:1130:1130) (1141:1141:1141))
        (PORT clrn (1839:1839:1839) (1753:1753:1753))
        (PORT sclr (1328:1328:1328) (1386:1386:1386))
        (PORT sload (1419:1419:1419) (1494:1494:1494))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[52\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1107:1107:1107))
        (PORT datab (909:909:909) (961:961:961))
        (PORT datac (1224:1224:1224) (1278:1278:1278))
        (PORT datad (605:605:605) (641:641:641))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|address_reg_a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (250:250:250))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1792:1792:1792))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2164:2164:2164) (2114:2114:2114))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2075:2075:2075) (2067:2067:2067))
        (PORT clk (2135:2135:2135) (2092:2092:2092))
        (PORT ena (3145:3145:3145) (3134:3134:3134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2816:2816:2816) (2876:2876:2876))
        (PORT d[1] (6453:6453:6453) (6583:6583:6583))
        (PORT d[2] (1879:1879:1879) (1967:1967:1967))
        (PORT d[3] (1875:1875:1875) (1898:1898:1898))
        (PORT d[4] (1911:1911:1911) (1937:1937:1937))
        (PORT d[5] (3891:3891:3891) (4001:4001:4001))
        (PORT d[6] (4440:4440:4440) (4494:4494:4494))
        (PORT d[7] (3523:3523:3523) (3578:3578:3578))
        (PORT d[8] (1908:1908:1908) (1919:1919:1919))
        (PORT d[9] (3761:3761:3761) (3869:3869:3869))
        (PORT d[10] (1447:1447:1447) (1471:1471:1471))
        (PORT d[11] (2357:2357:2357) (2366:2366:2366))
        (PORT d[12] (3168:3168:3168) (3274:3274:3274))
        (PORT clk (2132:2132:2132) (2090:2090:2090))
        (PORT ena (3143:3143:3143) (3131:3131:3131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1801:1801:1801) (1743:1743:1743))
        (PORT clk (2132:2132:2132) (2090:2090:2090))
        (PORT ena (3143:3143:3143) (3131:3131:3131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2671:2671:2671) (2660:2660:2660))
        (PORT clk (2132:2132:2132) (2090:2090:2090))
        (PORT ena (3143:3143:3143) (3131:3131:3131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1589:1589:1589) (1586:1586:1586))
        (PORT clk (2135:2135:2135) (2092:2092:2092))
        (PORT ena (3145:3145:3145) (3134:3134:3134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2092:2092:2092))
        (PORT d[0] (3145:3145:3145) (3134:3134:3134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (1688:1688:1688) (1753:1753:1753))
        (PORT datac (1959:1959:1959) (2042:2042:2042))
        (PORT datad (978:978:978) (953:953:953))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3054:3054:3054) (3111:3111:3111))
        (PORT clk (2112:2112:2112) (2070:2070:2070))
        (PORT ena (5887:5887:5887) (5870:5870:5870))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2565:2565:2565) (2619:2619:2619))
        (PORT d[1] (2736:2736:2736) (2720:2720:2720))
        (PORT d[2] (1942:1942:1942) (2038:2038:2038))
        (PORT d[3] (5054:5054:5054) (5189:5189:5189))
        (PORT d[4] (3936:3936:3936) (4102:4102:4102))
        (PORT d[5] (7621:7621:7621) (7586:7586:7586))
        (PORT d[6] (5123:5123:5123) (5286:5286:5286))
        (PORT d[7] (3777:3777:3777) (3787:3787:3787))
        (PORT d[8] (2965:2965:2965) (3018:3018:3018))
        (PORT d[9] (2187:2187:2187) (2299:2299:2299))
        (PORT d[10] (4336:4336:4336) (4416:4416:4416))
        (PORT d[11] (2507:2507:2507) (2554:2554:2554))
        (PORT d[12] (4904:4904:4904) (5068:5068:5068))
        (PORT clk (2109:2109:2109) (2068:2068:2068))
        (PORT ena (5885:5885:5885) (5867:5867:5867))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3472:3472:3472) (3462:3462:3462))
        (PORT clk (2109:2109:2109) (2068:2068:2068))
        (PORT ena (5885:5885:5885) (5867:5867:5867))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4918:4918:4918) (4997:4997:4997))
        (PORT clk (2109:2109:2109) (2068:2068:2068))
        (PORT ena (5885:5885:5885) (5867:5867:5867))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4724:4724:4724) (4701:4701:4701))
        (PORT clk (2112:2112:2112) (2070:2070:2070))
        (PORT ena (5887:5887:5887) (5870:5870:5870))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2070:2070:2070))
        (PORT d[0] (5887:5887:5887) (5870:5870:5870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2071:2071:2071))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2071:2071:2071))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2071:2071:2071))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2071:2071:2071))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1281:1281:1281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1282:1282:1282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1212:1212:1212))
        (PORT datab (1687:1687:1687) (1752:1752:1752))
        (PORT datac (1969:1969:1969) (2055:2055:2055))
        (PORT datad (1008:1008:1008) (1000:1000:1000))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2716:2716:2716) (2761:2761:2761))
        (PORT clk (2083:2083:2083) (2041:2041:2041))
        (PORT ena (5599:5599:5599) (5594:5594:5594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3093:3093:3093) (3153:3153:3153))
        (PORT d[1] (5350:5350:5350) (5432:5432:5432))
        (PORT d[2] (2504:2504:2504) (2621:2621:2621))
        (PORT d[3] (4200:4200:4200) (4318:4318:4318))
        (PORT d[4] (3643:3643:3643) (3806:3806:3806))
        (PORT d[5] (7008:7008:7008) (6955:6955:6955))
        (PORT d[6] (4854:4854:4854) (5009:5009:5009))
        (PORT d[7] (4351:4351:4351) (4384:4384:4384))
        (PORT d[8] (3856:3856:3856) (3935:3935:3935))
        (PORT d[9] (2045:2045:2045) (2124:2124:2124))
        (PORT d[10] (3885:3885:3885) (3893:3893:3893))
        (PORT d[11] (3546:3546:3546) (3674:3674:3674))
        (PORT d[12] (4346:4346:4346) (4501:4501:4501))
        (PORT clk (2080:2080:2080) (2039:2039:2039))
        (PORT ena (5597:5597:5597) (5591:5591:5591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3669:3669:3669) (3646:3646:3646))
        (PORT clk (2080:2080:2080) (2039:2039:2039))
        (PORT ena (5597:5597:5597) (5591:5591:5591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4312:4312:4312) (4383:4383:4383))
        (PORT clk (2080:2080:2080) (2039:2039:2039))
        (PORT ena (5597:5597:5597) (5591:5591:5591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4432:4432:4432) (4406:4406:4406))
        (PORT clk (2083:2083:2083) (2041:2041:2041))
        (PORT ena (5599:5599:5599) (5594:5594:5594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2041:2041:2041))
        (PORT d[0] (5599:5599:5599) (5594:5594:5594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2042:2042:2042))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2042:2042:2042))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2042:2042:2042))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2042:2042:2042))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1252:1252:1252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1253:1253:1253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2755:2755:2755) (2803:2803:2803))
        (PORT clk (2088:2088:2088) (2048:2048:2048))
        (PORT ena (5607:5607:5607) (5601:5601:5601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3114:3114:3114) (3176:3176:3176))
        (PORT d[1] (5345:5345:5345) (5427:5427:5427))
        (PORT d[2] (1911:1911:1911) (2002:2002:2002))
        (PORT d[3] (4485:4485:4485) (4607:4607:4607))
        (PORT d[4] (3336:3336:3336) (3485:3485:3485))
        (PORT d[5] (7037:7037:7037) (6986:6986:6986))
        (PORT d[6] (4860:4860:4860) (5015:5015:5015))
        (PORT d[7] (3528:3528:3528) (3533:3533:3533))
        (PORT d[8] (2986:2986:2986) (3040:3040:3040))
        (PORT d[9] (2070:2070:2070) (2148:2148:2148))
        (PORT d[10] (3866:3866:3866) (3872:3872:3872))
        (PORT d[11] (3852:3852:3852) (3987:3987:3987))
        (PORT d[12] (4639:4639:4639) (4803:4803:4803))
        (PORT clk (2085:2085:2085) (2046:2046:2046))
        (PORT ena (5605:5605:5605) (5598:5598:5598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3882:3882:3882) (3862:3862:3862))
        (PORT clk (2085:2085:2085) (2046:2046:2046))
        (PORT ena (5605:5605:5605) (5598:5598:5598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4584:4584:4584) (4642:4642:4642))
        (PORT clk (2085:2085:2085) (2046:2046:2046))
        (PORT ena (5605:5605:5605) (5598:5598:5598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4180:4180:4180) (4152:4152:4152))
        (PORT clk (2088:2088:2088) (2048:2048:2048))
        (PORT ena (5607:5607:5607) (5601:5601:5601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2048:2048:2048))
        (PORT d[0] (5607:5607:5607) (5601:5601:5601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2049:2049:2049))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2049:2049:2049))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2049:2049:2049))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2049:2049:2049))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1259:1259:1259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1260:1260:1260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (836:836:836))
        (PORT datab (2733:2733:2733) (2738:2738:2738))
        (PORT datac (2715:2715:2715) (2733:2733:2733))
        (PORT datad (574:574:574) (583:583:583))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3284:3284:3284) (3336:3336:3336))
        (PORT clk (2116:2116:2116) (2072:2072:2072))
        (PORT ena (6150:6150:6150) (6132:6132:6132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2593:2593:2593) (2647:2647:2647))
        (PORT d[1] (3487:3487:3487) (3464:3464:3464))
        (PORT d[2] (1879:1879:1879) (1969:1969:1969))
        (PORT d[3] (5084:5084:5084) (5221:5221:5221))
        (PORT d[4] (3902:3902:3902) (4065:4065:4065))
        (PORT d[5] (7583:7583:7583) (7540:7540:7540))
        (PORT d[6] (5398:5398:5398) (5569:5569:5569))
        (PORT d[7] (4067:4067:4067) (4082:4082:4082))
        (PORT d[8] (2987:2987:2987) (3047:3047:3047))
        (PORT d[9] (2171:2171:2171) (2282:2282:2282))
        (PORT d[10] (4319:4319:4319) (4398:4398:4398))
        (PORT d[11] (2792:2792:2792) (2849:2849:2849))
        (PORT d[12] (5208:5208:5208) (5382:5382:5382))
        (PORT clk (2113:2113:2113) (2070:2070:2070))
        (PORT ena (6148:6148:6148) (6129:6129:6129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3283:3283:3283) (3290:3290:3290))
        (PORT clk (2113:2113:2113) (2070:2070:2070))
        (PORT ena (6148:6148:6148) (6129:6129:6129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5140:5140:5140) (5224:5224:5224))
        (PORT clk (2113:2113:2113) (2070:2070:2070))
        (PORT ena (6148:6148:6148) (6129:6129:6129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2882:2882:2882) (2827:2827:2827))
        (PORT clk (2116:2116:2116) (2072:2072:2072))
        (PORT ena (6150:6150:6150) (6132:6132:6132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2072:2072:2072))
        (PORT d[0] (6150:6150:6150) (6132:6132:6132))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1283:1283:1283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2364:2364:2364) (2372:2372:2372))
        (PORT clk (2114:2114:2114) (2074:2074:2074))
        (PORT ena (4799:4799:4799) (4757:4757:4757))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (2942:2942:2942))
        (PORT d[1] (5903:5903:5903) (6024:6024:6024))
        (PORT d[2] (3252:3252:3252) (3373:3373:3373))
        (PORT d[3] (4319:4319:4319) (4486:4486:4486))
        (PORT d[4] (4183:4183:4183) (4355:4355:4355))
        (PORT d[5] (3403:3403:3403) (3516:3516:3516))
        (PORT d[6] (3541:3541:3541) (3572:3572:3572))
        (PORT d[7] (3000:3000:3000) (3055:3055:3055))
        (PORT d[8] (4060:4060:4060) (4120:4120:4120))
        (PORT d[9] (2943:2943:2943) (3036:3036:3036))
        (PORT d[10] (2515:2515:2515) (2569:2569:2569))
        (PORT d[11] (4264:4264:4264) (4396:4396:4396))
        (PORT d[12] (3525:3525:3525) (3676:3676:3676))
        (PORT clk (2111:2111:2111) (2072:2072:2072))
        (PORT ena (4797:4797:4797) (4754:4754:4754))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2350:2350:2350) (2308:2308:2308))
        (PORT clk (2111:2111:2111) (2072:2072:2072))
        (PORT ena (4797:4797:4797) (4754:4754:4754))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3840:3840:3840) (3865:3865:3865))
        (PORT clk (2111:2111:2111) (2072:2072:2072))
        (PORT ena (4797:4797:4797) (4754:4754:4754))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5210:5210:5210) (5199:5199:5199))
        (PORT clk (2114:2114:2114) (2074:2074:2074))
        (PORT ena (4799:4799:4799) (4757:4757:4757))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD ena (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2074:2074:2074))
        (PORT d[0] (4799:4799:4799) (4757:4757:4757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1286:1286:1286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1376:1376:1376) (1335:1335:1335))
        (PORT datab (1450:1450:1450) (1414:1414:1414))
        (PORT datac (1967:1967:1967) (2052:2052:2052))
        (PORT datad (1011:1011:1011) (999:999:999))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (215:215:215))
        (PORT datab (188:188:188) (211:211:211))
        (PORT datac (1944:1944:1944) (2005:2005:2005))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[3\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1466:1466:1466) (1553:1553:1553))
        (PORT datab (228:228:228) (286:286:286))
        (PORT datac (523:523:523) (510:510:510))
        (PORT datad (560:560:560) (574:574:574))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (841:841:841) (843:843:843))
        (PORT datac (603:603:603) (644:644:644))
        (PORT datad (160:160:160) (180:180:180))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1334:1334:1334) (1340:1340:1340))
        (PORT datab (833:833:833) (848:848:848))
        (PORT datac (615:615:615) (630:630:630))
        (PORT datad (966:966:966) (945:945:945))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1766:1766:1766))
        (PORT ena (1902:1902:1902) (1897:1897:1897))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_st\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (944:944:944))
        (PORT datab (718:718:718) (769:769:769))
        (PORT datac (1098:1098:1098) (1136:1136:1136))
        (PORT datad (1108:1108:1108) (1148:1148:1148))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_st)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1799:1799:1799))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1848:1848:1848) (1761:1761:1761))
        (PORT sclr (1369:1369:1369) (1370:1370:1370))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_st_stall)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (884:884:884))
        (PORT datab (609:609:609) (635:635:635))
        (PORT datad (336:336:336) (338:338:338))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|d_write)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1798:1798:1798))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1847:1847:1847) (1759:1759:1759))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|end_begintransfer\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1238:1238:1238))
        (PORT datab (350:350:350) (361:361:361))
        (PORT datad (825:825:825) (834:834:834))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|end_begintransfer)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1798:1798:1798))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1848:1848:1848) (1759:1759:1759))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|av_waitrequest\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (293:293:293))
        (PORT datab (252:252:252) (313:313:313))
        (PORT datad (818:818:818) (826:826:826))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|av_waitrequest\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (454:454:454))
        (PORT datab (186:186:186) (208:208:208))
        (PORT datac (825:825:825) (835:835:835))
        (PORT datad (665:665:665) (720:720:720))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|write_accepted\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (234:234:234))
        (PORT datab (852:852:852) (862:862:862))
        (PORT datad (374:374:374) (418:418:418))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_translator\|write_accepted)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1798:1798:1798))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1848:1848:1848) (1759:1759:1759))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cpu_data_master_agent\|cp_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (1044:1044:1044))
        (PORT datab (957:957:957) (986:986:986))
        (PORT datac (831:831:831) (876:876:876))
        (PORT datad (978:978:978) (1039:1039:1039))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|src6_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1149:1149:1149) (1163:1163:1163))
        (PORT datac (852:852:852) (865:865:865))
        (PORT datad (175:175:175) (200:200:200))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1270:1270:1270) (1262:1262:1262))
        (PORT datab (839:839:839) (850:850:850))
        (PORT datac (356:356:356) (397:397:397))
        (PORT datad (387:387:387) (435:435:435))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (806:806:806))
        (PORT datab (1802:1802:1802) (1823:1823:1823))
        (PORT datad (169:169:169) (194:194:194))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (479:479:479))
        (PORT datab (187:187:187) (209:209:209))
        (PORT datad (202:202:202) (260:260:260))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1802:1802:1802))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1764:1764:1764))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (356:356:356))
        (PORT datab (1807:1807:1807) (1829:1829:1829))
        (PORT datac (951:951:951) (934:934:934))
        (PORT datad (173:173:173) (197:197:197))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1802:1802:1802))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1850:1850:1850) (1764:1764:1764))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_006\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (474:474:474))
        (PORT datad (195:195:195) (249:249:249))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[5\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1533:1533:1533) (1629:1629:1629))
        (PORT datab (872:872:872) (892:892:892))
        (PORT datac (798:798:798) (787:787:787))
        (PORT datad (198:198:198) (253:253:253))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (852:852:852))
        (PORT datab (187:187:187) (210:210:210))
        (PORT datad (205:205:205) (262:262:262))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[5\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1386:1386:1386) (1400:1400:1400))
        (PORT datab (547:547:547) (544:544:544))
        (PORT datac (1498:1498:1498) (1465:1465:1465))
        (PORT datad (546:546:546) (548:548:548))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1766:1766:1766))
        (PORT ena (1902:1902:1902) (1897:1897:1897))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_jmp_direct\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1056:1056:1056) (1082:1082:1082))
        (PORT datad (841:841:841) (879:879:879))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_jmp_direct\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (341:341:341))
        (PORT datab (815:815:815) (832:832:832))
        (PORT datac (885:885:885) (926:926:926))
        (PORT datad (1108:1108:1108) (1150:1150:1150))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_jmp_direct)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1799:1799:1799))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1848:1848:1848) (1761:1761:1761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|R_src1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (1188:1188:1188) (1225:1225:1225))
        (PORT datad (272:272:272) (346:346:346))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[12\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2235:2235:2235) (2243:2243:2243))
        (PORT datab (672:672:672) (690:690:690))
        (PORT datad (501:501:501) (492:492:492))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1794:1794:1794))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1376:1376:1376) (1377:1377:1377))
        (PORT clrn (1845:1845:1845) (1756:1756:1756))
        (PORT sload (1117:1117:1117) (1161:1161:1161))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[10\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1270:1270:1270) (1252:1252:1252))
        (PORT datab (658:658:658) (680:680:680))
        (PORT datac (1065:1065:1065) (1072:1072:1072))
        (PORT datad (1281:1281:1281) (1272:1272:1272))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1794:1794:1794))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1845:1845:1845) (1756:1756:1756))
        (PORT ena (1428:1428:1428) (1457:1457:1457))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1557:1557:1557) (1570:1570:1570))
        (PORT datac (624:624:624) (672:672:672))
        (PORT datad (589:589:589) (623:623:623))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (338:338:338))
        (PORT datac (808:808:808) (826:826:826))
        (PORT datad (242:242:242) (309:309:309))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src1_valid\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1601:1601:1601) (1626:1626:1626))
        (PORT datab (927:927:927) (966:966:966))
        (PORT datac (602:602:602) (615:615:615))
        (PORT datad (1101:1101:1101) (1103:1103:1103))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src1_valid\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (633:633:633))
        (PORT datab (581:581:581) (586:586:586))
        (PORT datac (819:819:819) (816:816:816))
        (PORT datad (157:157:157) (175:175:175))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (989:989:989))
        (PORT datab (575:575:575) (599:599:599))
        (PORT datac (783:783:783) (766:766:766))
        (PORT datad (579:579:579) (608:608:608))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (545:545:545) (567:567:567))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (292:292:292))
        (PORT datab (221:221:221) (251:251:251))
        (PORT datac (177:177:177) (200:200:200))
        (PORT datad (159:159:159) (178:178:178))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (497:497:497))
        (PORT datab (985:985:985) (966:966:966))
        (PORT datac (999:999:999) (982:982:982))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1741:1741:1741))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1800:1800:1800) (1720:1720:1720))
        (PORT ena (740:740:740) (744:744:744))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|grant\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (301:301:301))
        (PORT datab (985:985:985) (965:965:965))
        (PORT datac (1002:1002:1002) (985:985:985))
        (PORT datad (198:198:198) (253:253:253))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1741:1741:1741))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1800:1800:1800) (1720:1720:1720))
        (PORT ena (1037:1037:1037) (999:999:999))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1801:1801:1801) (1720:1720:1720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (611:611:611))
        (PORT datab (280:280:280) (352:352:352))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|sysid_qsys_control_slave_agent_rsp_fifo\|mem\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT asdata (471:471:471) (488:488:488))
        (PORT clrn (1801:1801:1801) (1720:1720:1720))
        (PORT ena (741:741:741) (747:747:747))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (289:289:289))
        (PORT datad (222:222:222) (287:287:287))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[19\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (912:912:912))
        (PORT datab (1286:1286:1286) (1276:1276:1276))
        (PORT datac (226:226:226) (268:268:268))
        (PORT datad (1307:1307:1307) (1345:1345:1345))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[16\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1221:1221:1221) (1236:1236:1236))
        (PORT datab (1586:1586:1586) (1686:1686:1686))
        (PORT datac (1428:1428:1428) (1428:1428:1428))
        (PORT datad (360:360:360) (407:407:407))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[16\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (817:817:817))
        (PORT datab (840:840:840) (861:861:861))
        (PORT datac (161:161:161) (183:183:183))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[16\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (813:813:813))
        (PORT datab (1453:1453:1453) (1417:1417:1417))
        (PORT datac (812:812:812) (828:828:828))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1803:1803:1803))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1852:1852:1852) (1766:1766:1766))
        (PORT ena (1718:1718:1718) (1749:1749:1749))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_break\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1902:1902:1902) (1946:1946:1946))
        (PORT datab (901:901:901) (949:949:949))
        (PORT datac (1123:1123:1123) (1174:1174:1174))
        (PORT datad (560:560:560) (573:573:573))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_break)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1849:1849:1849) (1762:1762:1762))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|hbreak_enabled\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (698:698:698))
        (PORT datab (882:882:882) (880:880:880))
        (PORT datac (528:528:528) (523:523:523))
        (PORT datad (216:216:216) (271:271:271))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|hbreak_enabled)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1800:1800:1800))
        (PORT asdata (470:470:470) (488:488:488))
        (PORT clrn (1848:1848:1848) (1762:1762:1762))
        (PORT ena (1459:1459:1459) (1486:1486:1486))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|hbreak_pending_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (746:746:746))
        (PORT datad (186:186:186) (215:215:215))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|hbreak_pending)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1802:1802:1802))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1765:1765:1765))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|break_on_reset\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (972:972:972))
        (PORT datab (684:684:684) (727:727:727))
        (PORT datad (605:605:605) (648:648:648))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|break_on_reset)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|jtag_break\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (303:303:303))
        (PORT datad (197:197:197) (252:252:252))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|jtag_break\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (407:407:407))
        (PORT datab (642:642:642) (683:683:683))
        (PORT datad (215:215:215) (271:271:271))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|the_compression_cpu_cpu_nios2_oci\|the_compression_cpu_cpu_nios2_oci_debug\|jtag_break)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1752:1752:1752))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1056:1056:1056) (1037:1037:1037))
        (PORT sload (1310:1310:1310) (1333:1333:1333))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|wait_for_one_post_bret_inst\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (746:746:746))
        (PORT datab (896:896:896) (920:920:920))
        (PORT datad (1051:1051:1051) (1060:1060:1060))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|wait_for_one_post_bret_inst)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1802:1802:1802))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1765:1765:1765))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|hbreak_req\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (289:289:289))
        (PORT datab (1107:1107:1107) (1150:1150:1150))
        (PORT datac (1029:1029:1029) (1053:1053:1053))
        (PORT datad (196:196:196) (250:250:250))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[24\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (250:250:250))
        (PORT datab (597:597:597) (621:621:621))
        (PORT datac (632:632:632) (668:668:668))
        (PORT datad (658:658:658) (701:701:701))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (915:915:915))
        (PORT datab (887:887:887) (925:925:925))
        (PORT datac (806:806:806) (829:829:829))
        (PORT datad (350:350:350) (395:395:395))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[10\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (290:290:290))
        (PORT datab (1720:1720:1720) (1768:1768:1768))
        (PORT datac (991:991:991) (971:971:971))
        (PORT datad (790:790:790) (841:841:841))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[10\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (216:216:216))
        (PORT datab (190:190:190) (213:213:213))
        (PORT datac (1066:1066:1066) (1077:1077:1077))
        (PORT datad (1012:1012:1012) (1019:1019:1019))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[10\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (912:912:912))
        (PORT datac (226:226:226) (267:267:267))
        (PORT datad (749:749:749) (739:739:739))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1802:1802:1802))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1851:1851:1851) (1765:1765:1765))
        (PORT ena (1421:1421:1421) (1429:1429:1429))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[6\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (1030:1030:1030))
        (PORT datab (670:670:670) (688:688:688))
        (PORT datad (592:592:592) (600:600:600))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|E_src1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1794:1794:1794))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (2166:2166:2166) (2127:2127:2127))
        (PORT clrn (1845:1845:1845) (1756:1756:1756))
        (PORT sload (1117:1117:1117) (1161:1161:1161))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (776:776:776))
        (PORT datab (658:658:658) (680:680:680))
        (PORT datac (1859:1859:1859) (1824:1824:1824))
        (PORT datad (1280:1280:1280) (1271:1271:1271))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1794:1794:1794))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1845:1845:1845) (1756:1756:1756))
        (PORT ena (1428:1428:1428) (1457:1457:1457))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal7\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1445:1445:1445) (1488:1488:1488))
        (PORT datad (1303:1303:1303) (1327:1327:1327))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src15_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1717:1717:1717) (1671:1671:1671))
        (PORT datab (879:879:879) (891:891:891))
        (PORT datac (592:592:592) (600:600:600))
        (PORT datad (1154:1154:1154) (1166:1166:1166))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (865:865:865) (880:880:880))
        (PORT datac (185:185:185) (211:211:211))
        (PORT datad (842:842:842) (858:858:858))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1783:1783:1783))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1836:1836:1836) (1750:1750:1750))
        (PORT ena (740:740:740) (744:744:744))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (656:656:656))
        (PORT datab (620:620:620) (663:663:663))
        (PORT datac (568:568:568) (574:574:574))
        (PORT datad (811:811:811) (817:817:817))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1776:1776:1776))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1828:1828:1828) (1743:1743:1743))
        (PORT ena (1180:1180:1180) (1177:1177:1177))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_017\|src_data\[65\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (308:308:308))
        (PORT datab (1370:1370:1370) (1395:1395:1395))
        (PORT datac (1144:1144:1144) (1176:1176:1176))
        (PORT datad (220:220:220) (277:277:277))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|wait_latency_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (236:236:236))
        (PORT datab (2136:2136:2136) (2177:2177:2177))
        (PORT datac (897:897:897) (923:923:923))
        (PORT datad (220:220:220) (277:277:277))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|wait_latency_counter\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (227:227:227))
        (PORT datab (549:549:549) (551:551:551))
        (PORT datac (311:311:311) (308:308:308))
        (PORT datad (385:385:385) (429:429:429))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (162:162:162) (185:185:185))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1783:1783:1783))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1836:1836:1836) (1750:1750:1750))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (247:247:247) (306:306:306))
        (PORT datad (163:163:163) (185:185:185))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1783:1783:1783))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1836:1836:1836) (1750:1750:1750))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (294:294:294))
        (PORT datac (168:168:168) (193:193:193))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (225:225:225))
        (PORT datab (621:621:621) (625:625:625))
        (PORT datac (1612:1612:1612) (1658:1658:1658))
        (PORT datad (198:198:198) (226:226:226))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (322:322:322))
        (PORT datad (875:875:875) (913:913:913))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|line4_1_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1784:1784:1784))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1837:1837:1837) (1750:1750:1750))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (624:624:624))
        (PORT datac (529:529:529) (551:551:551))
        (PORT datad (208:208:208) (267:267:267))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (548:548:548))
        (PORT datab (867:867:867) (875:875:875))
        (PORT datad (194:194:194) (248:248:248))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (918:918:918))
        (PORT datab (239:239:239) (302:302:302))
        (PORT datad (208:208:208) (266:266:266))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (529:529:529))
        (PORT datab (1660:1660:1660) (1609:1609:1609))
        (PORT datad (786:786:786) (785:785:785))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (822:822:822))
        (PORT datab (850:850:850) (851:851:851))
        (PORT datad (758:758:758) (758:758:758))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1081:1081:1081))
        (PORT datab (225:225:225) (283:283:283))
        (PORT datad (164:164:164) (187:187:187))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (678:678:678))
        (PORT datab (792:792:792) (831:831:831))
        (PORT datad (331:331:331) (343:343:343))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (821:821:821))
        (PORT datab (601:601:601) (609:609:609))
        (PORT datad (163:163:163) (183:183:183))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (215:215:215))
        (PORT datab (790:790:790) (788:788:788))
        (PORT datac (811:811:811) (824:824:824))
        (PORT datad (157:157:157) (175:175:175))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (288:288:288))
        (PORT datab (1090:1090:1090) (1114:1114:1114))
        (PORT datad (772:772:772) (773:773:773))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (618:618:618))
        (PORT datab (774:774:774) (768:768:768))
        (PORT datad (868:868:868) (910:910:910))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[22\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (833:833:833))
        (PORT datab (188:188:188) (210:210:210))
        (PORT datac (567:567:567) (564:564:564))
        (PORT datad (534:534:534) (536:536:536))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[20\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (817:817:817) (823:823:823))
        (PORT datad (320:320:320) (326:326:326))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1836:1836:1836) (1903:1903:1903))
        (PORT datab (822:822:822) (811:811:811))
        (PORT datac (202:202:202) (260:260:260))
        (PORT datad (844:844:844) (862:862:862))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (850:850:850))
        (PORT datab (187:187:187) (211:211:211))
        (PORT datac (209:209:209) (270:270:270))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_iw\[4\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (852:852:852))
        (PORT datab (852:852:852) (860:860:860))
        (PORT datac (1035:1035:1035) (1037:1037:1037))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|D_iw\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1758:1758:1758))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1804:1804:1804) (1721:1721:1721))
        (PORT ena (1796:1796:1796) (1803:1803:1803))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_exception\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (353:353:353))
        (PORT datab (228:228:228) (258:258:258))
        (PORT datac (1094:1094:1094) (1132:1132:1132))
        (PORT datad (837:837:837) (875:875:875))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_exception\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (355:355:355))
        (PORT datab (186:186:186) (208:208:208))
        (PORT datac (754:754:754) (730:730:730))
        (PORT datad (184:184:184) (208:208:208))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_exception\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1139:1139:1139) (1174:1174:1174))
        (PORT datab (187:187:187) (210:210:210))
        (PORT datac (185:185:185) (209:209:209))
        (PORT datad (196:196:196) (223:223:223))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_exception\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (1054:1054:1054))
        (PORT datab (963:963:963) (1020:1020:1020))
        (PORT datac (1171:1171:1171) (1235:1235:1235))
        (PORT datad (1173:1173:1173) (1228:1228:1228))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_exception\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1142:1142:1142) (1183:1183:1183))
        (PORT datac (1634:1634:1634) (1689:1689:1689))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_exception\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (919:919:919) (972:972:972))
        (PORT datac (179:179:179) (202:202:202))
        (PORT datad (1399:1399:1399) (1457:1457:1457))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_exception\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (563:563:563))
        (PORT datab (188:188:188) (210:210:210))
        (PORT datac (633:633:633) (666:666:666))
        (PORT datad (491:491:491) (473:473:473))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|D_ctrl_exception\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (599:599:599))
        (PORT datab (591:591:591) (598:598:598))
        (PORT datac (733:733:733) (730:730:730))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|R_ctrl_exception)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1848:1848:1848) (1762:1762:1762))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_sel_nxt\.10\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (904:904:904) (936:936:936))
        (PORT datac (617:617:617) (660:660:660))
        (PORT datad (181:181:181) (211:211:211))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[17\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (696:696:696))
        (PORT datab (909:909:909) (941:941:941))
        (PORT datac (574:574:574) (576:576:576))
        (PORT datad (186:186:186) (216:216:216))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|cpu\|cpu\|F_pc_no_crst_nxt\[17\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (266:266:266))
        (PORT datab (1049:1049:1049) (1022:1022:1022))
        (PORT datac (620:620:620) (663:663:663))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|cpu\|cpu\|F_pc\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1799:1799:1799))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1847:1847:1847) (1761:1761:1761))
        (PORT ena (1462:1462:1462) (1501:1501:1501))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[55\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (844:844:844))
        (PORT datab (258:258:258) (320:320:320))
        (PORT datac (1104:1104:1104) (1152:1152:1152))
        (PORT datad (1488:1488:1488) (1489:1489:1489))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[53\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1192:1192:1192) (1166:1166:1166))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1733:1733:1733))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (735:735:735) (736:736:736))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1786:1786:1786))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1850:1850:1850) (1838:1838:1838))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[53\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (361:361:361) (399:399:399))
        (PORT datac (1455:1455:1455) (1453:1453:1453))
        (PORT datad (1328:1328:1328) (1350:1350:1350))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1733:1733:1733))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1576:1576:1576) (1549:1549:1549))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[54\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1200:1200:1200) (1248:1248:1248))
        (PORT datab (1758:1758:1758) (1746:1746:1746))
        (PORT datac (1119:1119:1119) (1153:1153:1153))
        (PORT datad (1511:1511:1511) (1516:1516:1516))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1734:1734:1734))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1619:1619:1619) (1607:1607:1607))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (158:158:158) (176:176:176))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1734:1734:1734))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1866:1866:1866) (1853:1853:1853))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[52\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (669:669:669))
        (PORT datab (621:621:621) (662:662:662))
        (PORT datad (808:808:808) (826:826:826))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1706:1706:1706))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1046:1046:1046) (1018:1018:1018))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|pending\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1049:1049:1049))
        (PORT datab (373:373:373) (411:411:411))
        (PORT datac (967:967:967) (952:952:952))
        (PORT datad (156:156:156) (175:175:175))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[58\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1200:1200:1200) (1248:1248:1248))
        (PORT datab (1838:1838:1838) (1876:1876:1876))
        (PORT datac (1118:1118:1118) (1152:1152:1152))
        (PORT datad (1342:1342:1342) (1384:1384:1384))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1734:1734:1734))
        (PORT asdata (472:472:472) (488:488:488))
        (PORT ena (1866:1866:1866) (1853:1853:1853))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1734:1734:1734))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1619:1619:1619) (1607:1607:1607))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[56\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (670:670:670))
        (PORT datac (593:593:593) (633:633:633))
        (PORT datad (808:808:808) (827:827:827))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1706:1706:1706))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1046:1046:1046) (1018:1018:1018))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|active_cs_n\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1307:1307:1307))
        (PORT datab (594:594:594) (599:599:599))
        (PORT datac (568:568:568) (577:577:577))
        (PORT datad (215:215:215) (271:271:271))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|active_cs_n\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1307:1307:1307))
        (PORT datab (594:594:594) (599:599:599))
        (PORT datac (160:160:160) (182:182:182))
        (PORT datad (396:396:396) (444:444:444))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_cs_n)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1702:1702:1702))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[56\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1625:1625:1625) (1657:1657:1657))
        (PORT datab (1724:1724:1724) (1719:1719:1719))
        (PORT datac (1117:1117:1117) (1151:1151:1151))
        (PORT datad (1157:1157:1157) (1207:1207:1207))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (158:158:158) (177:177:177))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1734:1734:1734))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1866:1866:1866) (1853:1853:1853))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1734:1734:1734))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1619:1619:1619) (1607:1607:1607))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[54\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (630:630:630) (661:661:661))
        (PORT datac (574:574:574) (611:611:611))
        (PORT datad (807:807:807) (825:825:825))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[57\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1751:1751:1751) (1747:1747:1747))
        (PORT datab (1649:1649:1649) (1688:1688:1688))
        (PORT datac (1116:1116:1116) (1150:1150:1150))
        (PORT datad (1157:1157:1157) (1207:1207:1207))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1734:1734:1734))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1619:1619:1619) (1607:1607:1607))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1734:1734:1734))
        (PORT asdata (472:472:472) (489:489:489))
        (PORT ena (1866:1866:1866) (1853:1853:1853))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[55\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (861:861:861))
        (PORT datab (631:631:631) (669:669:669))
        (PORT datad (586:586:586) (624:624:624))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1706:1706:1706))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1046:1046:1046) (1018:1018:1018))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1706:1706:1706))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1046:1046:1046) (1018:1018:1018))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|pending\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (327:327:327))
        (PORT datab (186:186:186) (209:209:209))
        (PORT datac (359:359:359) (401:401:401))
        (PORT datad (332:332:332) (364:364:364))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|pending\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (220:220:220))
        (PORT datab (787:787:787) (797:797:797))
        (PORT datac (804:804:804) (834:834:834))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[49\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1368:1368:1368) (1394:1394:1394))
        (PORT datab (676:676:676) (720:720:720))
        (PORT datac (1271:1271:1271) (1274:1274:1274))
        (PORT datad (993:993:993) (1001:1001:1001))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1725:1725:1725))
        (PORT asdata (862:862:862) (859:859:859))
        (PORT ena (1165:1165:1165) (1161:1161:1161))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1322:1322:1322) (1291:1291:1291))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[47\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (401:401:401))
        (PORT datab (1086:1086:1086) (1122:1122:1122))
        (PORT datac (797:797:797) (810:810:810))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1725:1725:1725))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1416:1416:1416) (1411:1411:1411))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[48\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1195:1195:1195))
        (PORT datab (1353:1353:1353) (1363:1363:1363))
        (PORT datac (1026:1026:1026) (1035:1035:1035))
        (PORT datad (1215:1215:1215) (1263:1263:1263))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1023:1023:1023) (1020:1020:1020))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1725:1725:1725))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1165:1165:1165) (1161:1161:1161))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1800:1800:1800) (1784:1784:1784))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[46\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (289:289:289))
        (PORT datab (1086:1086:1086) (1121:1121:1121))
        (PORT datad (1348:1348:1348) (1417:1417:1417))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1725:1725:1725))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1416:1416:1416) (1411:1411:1411))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|pending\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (307:307:307))
        (PORT datab (187:187:187) (209:209:209))
        (PORT datac (293:293:293) (293:293:293))
        (PORT datad (505:505:505) (524:524:524))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[51\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1191:1191:1191))
        (PORT datab (1066:1066:1066) (1075:1075:1075))
        (PORT datac (1263:1263:1263) (1273:1273:1273))
        (PORT datad (632:632:632) (670:670:670))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1792:1792:1792))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1801:1801:1801) (1783:1783:1783))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1036:1036:1036) (1029:1029:1029))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1733:1733:1733))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (735:735:735) (736:736:736))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[49\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1124:1124:1124))
        (PORT datab (388:388:388) (424:424:424))
        (PORT datad (1329:1329:1329) (1351:1351:1351))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1733:1733:1733))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1576:1576:1576) (1549:1549:1549))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[50\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1389:1389:1389))
        (PORT datab (1326:1326:1326) (1332:1332:1332))
        (PORT datac (648:648:648) (692:692:692))
        (PORT datad (982:982:982) (987:987:987))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (158:158:158) (176:176:176))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1375:1375:1375) (1358:1358:1358))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1322:1322:1322) (1291:1291:1291))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[48\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (932:932:932))
        (PORT datab (605:605:605) (638:638:638))
        (PORT datad (1334:1334:1334) (1357:1357:1357))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1733:1733:1733))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1576:1576:1576) (1549:1549:1549))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|pending\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (327:327:327))
        (PORT datab (234:234:234) (294:294:294))
        (PORT datac (203:203:203) (263:263:263))
        (PORT datad (285:285:285) (281:281:281))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[59\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1343:1343:1343) (1354:1354:1354))
        (PORT datab (660:660:660) (710:710:710))
        (PORT datac (1960:1960:1960) (1957:1957:1957))
        (PORT datad (1082:1082:1082) (1098:1098:1098))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1302:1302:1302) (1271:1271:1271))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1733:1733:1733))
        (PORT asdata (854:854:854) (849:849:849))
        (PORT ena (735:735:735) (736:736:736))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[57\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (834:834:834))
        (PORT datab (836:836:836) (865:865:865))
        (PORT datad (555:555:555) (590:590:590))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[47\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1361:1361:1361) (1393:1393:1393))
        (PORT datab (1348:1348:1348) (1359:1359:1359))
        (PORT datac (1110:1110:1110) (1158:1158:1158))
        (PORT datad (1610:1610:1610) (1628:1628:1628))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1800:1800:1800))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1800:1800:1800) (1784:1784:1784))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1733:1733:1733))
        (PORT asdata (1557:1557:1557) (1592:1592:1592))
        (PORT ena (735:735:735) (736:736:736))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[45\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1394:1394:1394) (1443:1443:1443))
        (PORT datab (844:844:844) (872:872:872))
        (PORT datad (550:550:550) (576:576:576))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1724:1724:1724))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1144:1144:1144) (1140:1140:1140))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|active_addr\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (582:582:582) (591:591:591))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1724:1724:1724))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1144:1144:1144) (1140:1140:1140))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|pending\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (622:622:622))
        (PORT datab (243:243:243) (301:301:301))
        (PORT datac (1136:1136:1136) (1174:1174:1174))
        (PORT datad (202:202:202) (259:259:259))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[46\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1328:1328:1328))
        (PORT datab (1298:1298:1298) (1311:1311:1311))
        (PORT datac (1053:1053:1053) (1056:1056:1056))
        (PORT datad (1833:1833:1833) (1869:1869:1869))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1151:1151:1151) (1149:1149:1149))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1733:1733:1733))
        (PORT asdata (846:846:846) (840:840:840))
        (PORT ena (735:735:735) (736:736:736))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[44\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1104:1104:1104))
        (PORT datab (603:603:603) (643:643:643))
        (PORT datad (195:195:195) (248:248:248))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|active_addr\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (782:782:782) (777:777:777))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1724:1724:1724))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1144:1144:1144) (1140:1140:1140))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|pending\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (811:811:811))
        (PORT datab (239:239:239) (300:300:300))
        (PORT datac (987:987:987) (964:964:964))
        (PORT datad (202:202:202) (259:259:259))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|pending\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (855:855:855))
        (PORT datab (1020:1020:1020) (1007:1007:1007))
        (PORT datac (162:162:162) (184:184:184))
        (PORT datad (156:156:156) (175:175:175))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[53\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1398:1398:1398) (1431:1431:1431))
        (PORT datab (1063:1063:1063) (1072:1072:1072))
        (PORT datac (766:766:766) (783:783:783))
        (PORT datad (1102:1102:1102) (1153:1153:1153))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1792:1792:1792))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1801:1801:1801) (1783:1783:1783))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1725:1725:1725))
        (PORT asdata (1245:1245:1245) (1214:1214:1214))
        (PORT ena (1165:1165:1165) (1161:1161:1161))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[51\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (863:863:863))
        (PORT datab (1493:1493:1493) (1507:1507:1507))
        (PORT datac (1036:1036:1036) (1042:1042:1042))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1706:1706:1706))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1046:1046:1046) (1018:1018:1018))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[52\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1191:1191:1191))
        (PORT datab (1066:1066:1066) (1076:1076:1076))
        (PORT datac (806:806:806) (829:829:829))
        (PORT datad (605:605:605) (641:641:641))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1792:1792:1792))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1801:1801:1801) (1783:1783:1783))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1733:1733:1733))
        (PORT asdata (1455:1455:1455) (1422:1422:1422))
        (PORT ena (735:735:735) (736:736:736))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[50\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (1086:1086:1086) (1121:1121:1121))
        (PORT datac (998:998:998) (1011:1011:1011))
        (PORT datad (574:574:574) (609:609:609))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1725:1725:1725))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1416:1416:1416) (1411:1411:1411))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|pending\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (406:406:406))
        (PORT datab (1046:1046:1046) (1031:1031:1031))
        (PORT datac (1048:1048:1048) (1059:1059:1059))
        (PORT datad (157:157:157) (175:175:175))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|pending\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (215:215:215))
        (PORT datab (188:188:188) (212:212:212))
        (PORT datac (485:485:485) (465:465:465))
        (PORT datad (284:284:284) (283:283:283))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_address\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1319:1319:1319))
        (PORT datab (230:230:230) (262:262:262))
        (PORT datad (346:346:346) (374:374:374))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_address)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1724:1724:1724))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1779:1779:1779) (1699:1699:1699))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1868:1868:1868) (1905:1905:1905))
        (PORT datad (849:849:849) (871:871:871))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1720:1720:1720))
        (PORT asdata (1302:1302:1302) (1276:1276:1276))
        (PORT ena (1848:1848:1848) (1830:1830:1830))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1151:1151:1151) (1149:1149:1149))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[0\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (904:904:904) (934:934:934))
        (PORT datac (771:771:771) (792:792:792))
        (PORT datad (1029:1029:1029) (1039:1039:1039))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[0\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1733:1733:1733))
        (PORT asdata (490:490:490) (509:509:509))
        (PORT clrn (1790:1790:1790) (1710:1710:1710))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1733:1733:1733))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1504:1504:1504) (1483:1483:1483))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector146\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1073:1073:1073))
        (PORT datab (892:892:892) (931:931:931))
        (PORT datad (197:197:197) (252:252:252))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|m_data\[11\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (337:337:337))
        (PORT datab (228:228:228) (260:260:260))
        (PORT datac (1266:1266:1266) (1280:1280:1280))
        (PORT datad (1187:1187:1187) (1192:1192:1192))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector146\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (517:517:517))
        (PORT datab (190:190:190) (213:213:213))
        (PORT datac (991:991:991) (993:993:993))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1742:1742:1742))
        (PORT d (1581:1581:1581) (1599:1599:1599))
        (PORT clrn (1954:1954:1954) (1942:1942:1942))
        (IOPATH (posedge clk) q (701:701:701) (687:687:687))
        (IOPATH (negedge clrn) q (824:824:824) (810:810:810))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe)
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1782:1782:1782))
        (PORT d (2161:2161:2161) (2145:2145:2145))
        (PORT aload (1962:1962:1962) (1954:1954:1954))
        (PORT sload (3641:3641:3641) (3744:3744:3744))
        (IOPATH (posedge clk) q (663:663:663) (703:703:703))
        (IOPATH (posedge aload) q (572:572:572) (612:612:612))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (100:100:100))
      (SETUP sload (posedge clk) (100:100:100))
      (SETUP asdata (posedge clk) (100:100:100))
      (HOLD d (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD asdata (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1142:1142:1142) (1183:1183:1183))
        (PORT datad (1101:1101:1101) (1135:1135:1135))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1734:1734:1734))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1619:1619:1619) (1607:1607:1607))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1734:1734:1734))
        (PORT asdata (470:470:470) (487:487:487))
        (PORT ena (1866:1866:1866) (1853:1853:1853))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[1\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (412:412:412))
        (PORT datac (878:878:878) (908:908:908))
        (PORT datad (337:337:337) (368:368:368))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[1\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1733:1733:1733))
        (PORT asdata (488:488:488) (506:506:506))
        (PORT clrn (1790:1790:1790) (1710:1710:1710))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1733:1733:1733))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1504:1504:1504) (1483:1483:1483))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector145\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1068:1068:1068))
        (PORT datab (895:895:895) (934:934:934))
        (PORT datad (326:326:326) (363:363:363))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector145\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (217:217:217))
        (PORT datac (991:991:991) (993:993:993))
        (PORT datad (156:156:156) (176:176:176))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1732:1732:1732))
        (PORT d (1597:1597:1597) (1617:1617:1617))
        (PORT clrn (1940:1940:1940) (1929:1929:1929))
        (IOPATH (posedge clk) q (701:701:701) (687:687:687))
        (IOPATH (negedge clrn) q (824:824:824) (810:810:810))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1761:1761:1761) (1772:1772:1772))
        (PORT d (2305:2305:2305) (2331:2331:2331))
        (PORT aload (1948:1948:1948) (1941:1941:1941))
        (PORT sload (3944:3944:3944) (4030:4030:4030))
        (IOPATH (posedge clk) q (663:663:663) (703:703:703))
        (IOPATH (posedge aload) q (572:572:572) (612:612:612))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (100:100:100))
      (SETUP sload (posedge clk) (100:100:100))
      (SETUP asdata (posedge clk) (100:100:100))
      (HOLD d (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD asdata (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[2\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1733:1733:1733))
        (PORT asdata (622:622:622) (614:614:614))
        (PORT clrn (1790:1790:1790) (1710:1710:1710))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1142:1142:1142) (1183:1183:1183))
        (PORT datad (1528:1528:1528) (1538:1538:1538))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1734:1734:1734))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1619:1619:1619) (1607:1607:1607))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1734:1734:1734))
        (PORT asdata (472:472:472) (490:490:490))
        (PORT ena (1866:1866:1866) (1853:1853:1853))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[2\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (346:346:346) (379:379:379))
        (PORT datac (877:877:877) (907:907:907))
        (PORT datad (336:336:336) (370:370:370))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1733:1733:1733))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1504:1504:1504) (1483:1483:1483))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector144\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1070:1070:1070))
        (PORT datab (894:894:894) (932:932:932))
        (PORT datad (196:196:196) (250:250:250))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector144\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (216:216:216))
        (PORT datac (988:988:988) (990:990:990))
        (PORT datad (479:479:479) (461:461:461))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1718:1718:1718))
        (PORT d (2233:2233:2233) (2277:2277:2277))
        (PORT clrn (1937:1937:1937) (1910:1910:1910))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1767:1767:1767) (1779:1779:1779))
        (PORT d (2408:2408:2408) (2365:2365:2365))
        (PORT aload (1976:1976:1976) (1947:1947:1947))
        (PORT sload (3844:3844:3844) (3869:3869:3869))
        (IOPATH (posedge clk) q (634:634:634) (651:651:651))
        (IOPATH (posedge aload) q (543:543:543) (560:560:560))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (100:100:100))
      (SETUP sload (posedge clk) (100:100:100))
      (SETUP asdata (posedge clk) (100:100:100))
      (HOLD d (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD asdata (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (1078:1078:1078) (1104:1104:1104))
        (PORT datad (1608:1608:1608) (1631:1631:1631))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1738:1738:1738))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1569:1569:1569) (1536:1536:1536))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1738:1738:1738))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1580:1580:1580) (1553:1553:1553))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[3\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (905:905:905) (935:935:935))
        (PORT datac (575:575:575) (607:607:607))
        (PORT datad (603:603:603) (641:641:641))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1733:1733:1733))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1504:1504:1504) (1483:1483:1483))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[3\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1733:1733:1733))
        (PORT asdata (841:841:841) (823:823:823))
        (PORT clrn (1790:1790:1790) (1710:1710:1710))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector143\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1074:1074:1074))
        (PORT datab (228:228:228) (285:285:285))
        (PORT datad (857:857:857) (894:894:894))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector143\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (217:217:217))
        (PORT datac (989:989:989) (991:991:991))
        (PORT datad (290:290:290) (287:287:287))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1716:1716:1716))
        (PORT d (2246:2246:2246) (2294:2294:2294))
        (PORT clrn (1936:1936:1936) (1909:1909:1909))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1777:1777:1777))
        (PORT d (2393:2393:2393) (2345:2345:2345))
        (PORT aload (1975:1975:1975) (1946:1946:1946))
        (PORT sload (3845:3845:3845) (3867:3867:3867))
        (IOPATH (posedge clk) q (634:634:634) (651:651:651))
        (IOPATH (posedge aload) q (543:543:543) (560:560:560))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (100:100:100))
      (SETUP sload (posedge clk) (100:100:100))
      (SETUP asdata (posedge clk) (100:100:100))
      (HOLD d (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD asdata (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[4\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1732:1732:1732))
        (PORT asdata (491:491:491) (509:509:509))
        (PORT clrn (1789:1789:1789) (1709:1709:1709))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (1057:1057:1057) (1073:1073:1073))
        (PORT datad (1597:1597:1597) (1619:1619:1619))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1738:1738:1738))
        (PORT asdata (469:469:469) (486:486:486))
        (PORT ena (1569:1569:1569) (1536:1536:1536))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1738:1738:1738))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1580:1580:1580) (1553:1553:1553))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[4\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (1006:1006:1006) (1017:1017:1017))
        (PORT datac (764:764:764) (772:772:772))
        (PORT datad (759:759:759) (778:778:778))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1732:1732:1732))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1804:1804:1804) (1772:1772:1772))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector142\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1358:1358:1358))
        (PORT datab (1141:1141:1141) (1160:1160:1160))
        (PORT datad (1088:1088:1088) (1061:1061:1061))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector142\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1101:1101:1101))
        (PORT datab (189:189:189) (213:213:213))
        (PORT datad (156:156:156) (176:176:176))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1727:1727:1727))
        (PORT d (1934:1934:1934) (1910:1910:1910))
        (PORT clrn (1936:1936:1936) (1922:1922:1922))
        (IOPATH (posedge clk) q (701:701:701) (687:687:687))
        (IOPATH (negedge clrn) q (824:824:824) (810:810:810))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1767:1767:1767))
        (PORT d (2284:2284:2284) (2310:2310:2310))
        (PORT aload (1944:1944:1944) (1934:1934:1934))
        (PORT sload (3941:3941:3941) (4039:4039:4039))
        (IOPATH (posedge clk) q (663:663:663) (703:703:703))
        (IOPATH (posedge aload) q (572:572:572) (612:612:612))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (100:100:100))
      (SETUP sload (posedge clk) (100:100:100))
      (SETUP asdata (posedge clk) (100:100:100))
      (HOLD d (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD asdata (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1630:1630:1630) (1656:1656:1656))
        (PORT datad (1207:1207:1207) (1207:1207:1207))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1738:1738:1738))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1580:1580:1580) (1553:1553:1553))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1738:1738:1738))
        (PORT asdata (473:473:473) (491:491:491))
        (PORT ena (1569:1569:1569) (1536:1536:1536))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[5\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (1047:1047:1047) (1073:1073:1073))
        (PORT datac (735:735:735) (748:748:748))
        (PORT datad (561:561:561) (583:583:583))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1733:1733:1733))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2041:2041:2041) (2007:2007:2007))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[5\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1733:1733:1733))
        (PORT asdata (488:488:488) (505:505:505))
        (PORT clrn (1790:1790:1790) (1710:1710:1710))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector141\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (426:426:426))
        (PORT datab (1335:1335:1335) (1368:1368:1368))
        (PORT datad (1076:1076:1076) (1087:1087:1087))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector141\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1086:1086:1086))
        (PORT datab (186:186:186) (209:209:209))
        (PORT datad (156:156:156) (175:175:175))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1716:1716:1716))
        (PORT d (1345:1345:1345) (1400:1400:1400))
        (PORT clrn (1936:1936:1936) (1909:1909:1909))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_5)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1777:1777:1777))
        (PORT d (2393:2393:2393) (2345:2345:2345))
        (PORT aload (1975:1975:1975) (1946:1946:1946))
        (PORT sload (3845:3845:3845) (3867:3867:3867))
        (IOPATH (posedge clk) q (634:634:634) (651:651:651))
        (IOPATH (posedge aload) q (543:543:543) (560:560:560))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (100:100:100))
      (SETUP sload (posedge clk) (100:100:100))
      (SETUP asdata (posedge clk) (100:100:100))
      (HOLD d (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD asdata (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (1306:1306:1306) (1320:1320:1320))
        (PORT datad (1600:1600:1600) (1622:1622:1622))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1738:1738:1738))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1580:1580:1580) (1553:1553:1553))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1738:1738:1738))
        (PORT asdata (472:472:472) (489:489:489))
        (PORT ena (1569:1569:1569) (1536:1536:1536))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[6\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (850:850:850))
        (PORT datac (1018:1018:1018) (1049:1049:1049))
        (PORT datad (756:756:756) (778:778:778))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1733:1733:1733))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2041:2041:2041) (2007:2007:2007))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[6\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1733:1733:1733))
        (PORT asdata (621:621:621) (613:613:613))
        (PORT clrn (1790:1790:1790) (1710:1710:1710))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector140\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (290:290:290))
        (PORT datab (1336:1336:1336) (1369:1369:1369))
        (PORT datad (1074:1074:1074) (1086:1086:1086))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector140\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1089:1089:1089))
        (PORT datab (315:315:315) (319:319:319))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1742:1742:1742))
        (PORT d (2091:2091:2091) (2044:2044:2044))
        (PORT clrn (1954:1954:1954) (1942:1942:1942))
        (IOPATH (posedge clk) q (701:701:701) (687:687:687))
        (IOPATH (negedge clrn) q (824:824:824) (810:810:810))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_6)
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1782:1782:1782))
        (PORT d (2161:2161:2161) (2145:2145:2145))
        (PORT aload (1962:1962:1962) (1954:1954:1954))
        (PORT sload (3641:3641:3641) (3744:3744:3744))
        (IOPATH (posedge clk) q (663:663:663) (703:703:703))
        (IOPATH (posedge aload) q (572:572:572) (612:612:612))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (100:100:100))
      (SETUP sload (posedge clk) (100:100:100))
      (SETUP asdata (posedge clk) (100:100:100))
      (HOLD d (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD asdata (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1637:1637:1637) (1664:1664:1664))
        (PORT datad (1058:1058:1058) (1073:1073:1073))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1738:1738:1738))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1580:1580:1580) (1553:1553:1553))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (159:159:159) (178:178:178))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1738:1738:1738))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1569:1569:1569) (1536:1536:1536))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[7\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (1051:1051:1051) (1077:1077:1077))
        (PORT datac (761:761:761) (786:786:786))
        (PORT datad (772:772:772) (783:783:783))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1733:1733:1733))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2041:2041:2041) (2007:2007:2007))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[7\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1733:1733:1733))
        (PORT asdata (793:793:793) (777:777:777))
        (PORT clrn (1790:1790:1790) (1710:1710:1710))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector139\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (289:289:289))
        (PORT datab (1336:1336:1336) (1369:1369:1369))
        (PORT datad (1074:1074:1074) (1085:1085:1085))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector139\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1090:1090:1090))
        (PORT datab (187:187:187) (209:209:209))
        (PORT datad (284:284:284) (282:282:282))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1732:1732:1732))
        (PORT d (2692:2692:2692) (2732:2732:2732))
        (PORT clrn (1951:1951:1951) (1924:1924:1924))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_7)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1793:1793:1793))
        (PORT d (2201:2201:2201) (2154:2154:2154))
        (PORT aload (1990:1990:1990) (1961:1961:1961))
        (PORT sload (3068:3068:3068) (3050:3050:3050))
        (IOPATH (posedge clk) q (634:634:634) (651:651:651))
        (IOPATH (posedge aload) q (543:543:543) (560:560:560))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (100:100:100))
      (SETUP sload (posedge clk) (100:100:100))
      (SETUP asdata (posedge clk) (100:100:100))
      (HOLD d (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD asdata (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (855:855:855))
        (PORT datac (634:634:634) (685:685:685))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1302:1302:1302) (1271:1271:1271))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1735:1735:1735))
        (PORT asdata (1027:1027:1027) (1005:1005:1005))
        (PORT ena (1810:1810:1810) (1774:1774:1774))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[8\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (1203:1203:1203) (1240:1240:1240))
        (PORT datac (789:789:789) (813:813:813))
        (PORT datad (323:323:323) (354:354:354))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1735:1735:1735))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2055:2055:2055) (2023:2023:2023))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[8\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1736:1736:1736))
        (PORT asdata (488:488:488) (506:506:506))
        (PORT clrn (1794:1794:1794) (1714:1714:1714))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector138\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (591:591:591))
        (PORT datab (1592:1592:1592) (1595:1595:1595))
        (PORT datad (1541:1541:1541) (1579:1579:1579))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector138\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (187:187:187) (210:210:210))
        (PORT datac (829:829:829) (850:850:850))
        (PORT datad (295:295:295) (297:297:297))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1720:1720:1720))
        (PORT d (1650:1650:1650) (1702:1702:1702))
        (PORT clrn (1940:1940:1940) (1912:1912:1912))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_8)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1781:1781:1781))
        (PORT d (2171:2171:2171) (2119:2119:2119))
        (PORT aload (1979:1979:1979) (1949:1949:1949))
        (PORT sload (3620:3620:3620) (3636:3636:3636))
        (IOPATH (posedge clk) q (634:634:634) (651:651:651))
        (IOPATH (posedge aload) q (543:543:543) (560:560:560))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (100:100:100))
      (SETUP sload (posedge clk) (100:100:100))
      (SETUP asdata (posedge clk) (100:100:100))
      (HOLD d (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD asdata (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (1251:1251:1251) (1259:1259:1259))
        (PORT datad (1408:1408:1408) (1459:1459:1459))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1738:1738:1738))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1394:1394:1394) (1382:1382:1382))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1735:1735:1735))
        (PORT asdata (791:791:791) (775:775:775))
        (PORT ena (1810:1810:1810) (1774:1774:1774))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[9\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (1201:1201:1201) (1238:1238:1238))
        (PORT datac (509:509:509) (523:523:523))
        (PORT datad (196:196:196) (249:249:249))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[9\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1732:1732:1732))
        (PORT asdata (489:489:489) (507:507:507))
        (PORT clrn (1789:1789:1789) (1709:1709:1709))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1735:1735:1735))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2055:2055:2055) (2023:2023:2023))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector137\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1359:1359:1359))
        (PORT datab (1138:1138:1138) (1157:1157:1157))
        (PORT datad (549:549:549) (570:570:570))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector137\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1098:1098:1098))
        (PORT datab (527:527:527) (515:515:515))
        (PORT datad (158:158:158) (176:176:176))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1720:1720:1720))
        (PORT d (2310:2310:2310) (2365:2365:2365))
        (PORT clrn (1940:1940:1940) (1912:1912:1912))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_9)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1781:1781:1781))
        (PORT d (2171:2171:2171) (2119:2119:2119))
        (PORT aload (1979:1979:1979) (1949:1949:1949))
        (PORT sload (3620:3620:3620) (3636:3636:3636))
        (IOPATH (posedge clk) q (634:634:634) (651:651:651))
        (IOPATH (posedge aload) q (543:543:543) (560:560:560))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (100:100:100))
      (SETUP sload (posedge clk) (100:100:100))
      (SETUP asdata (posedge clk) (100:100:100))
      (HOLD d (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD asdata (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (1062:1062:1062) (1089:1089:1089))
        (PORT datad (1416:1416:1416) (1467:1467:1467))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1738:1738:1738))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1394:1394:1394) (1382:1382:1382))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1735:1735:1735))
        (PORT asdata (783:783:783) (767:767:767))
        (PORT ena (1810:1810:1810) (1774:1774:1774))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (608:608:608))
        (PORT datab (1199:1199:1199) (1237:1237:1237))
        (PORT datad (198:198:198) (254:254:254))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1735:1735:1735))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2055:2055:2055) (2023:2023:2023))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[10\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1736:1736:1736))
        (PORT asdata (488:488:488) (506:506:506))
        (PORT clrn (1794:1794:1794) (1714:1714:1714))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector136\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (571:571:571))
        (PORT datab (1586:1586:1586) (1589:1589:1589))
        (PORT datad (1540:1540:1540) (1578:1578:1578))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector136\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (215:215:215))
        (PORT datac (824:824:824) (844:844:844))
        (PORT datad (311:311:311) (311:311:311))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1740:1740:1740))
        (PORT d (2019:2019:2019) (1952:1952:1952))
        (PORT clrn (1952:1952:1952) (1939:1939:1939))
        (IOPATH (posedge clk) q (701:701:701) (687:687:687))
        (IOPATH (negedge clrn) q (824:824:824) (810:810:810))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_10)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1780:1780:1780))
        (PORT d (2171:2171:2171) (2155:2155:2155))
        (PORT aload (1960:1960:1960) (1951:1951:1951))
        (PORT sload (3642:3642:3642) (3745:3745:3745))
        (IOPATH (posedge clk) q (663:663:663) (703:703:703))
        (IOPATH (posedge aload) q (572:572:572) (612:612:612))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (100:100:100))
      (SETUP sload (posedge clk) (100:100:100))
      (SETUP asdata (posedge clk) (100:100:100))
      (HOLD d (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD asdata (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[11\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1732:1732:1732))
        (PORT asdata (603:603:603) (602:602:602))
        (PORT clrn (1789:1789:1789) (1709:1709:1709))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1638:1638:1638) (1665:1665:1665))
        (PORT datad (1237:1237:1237) (1241:1241:1241))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1738:1738:1738))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1569:1569:1569) (1536:1536:1536))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1738:1738:1738))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1580:1580:1580) (1553:1553:1553))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[11\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (1003:1003:1003) (1014:1014:1014))
        (PORT datac (810:810:810) (830:830:830))
        (PORT datad (770:770:770) (782:782:782))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1732:1732:1732))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1804:1804:1804) (1772:1772:1772))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector135\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1359:1359:1359))
        (PORT datab (1138:1138:1138) (1157:1157:1157))
        (PORT datad (522:522:522) (537:537:537))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector135\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1098:1098:1098))
        (PORT datab (188:188:188) (210:210:210))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1753:1753:1753))
        (PORT d (2045:2045:2045) (1997:1997:1997))
        (PORT clrn (1962:1962:1962) (1946:1946:1946))
        (IOPATH (posedge clk) q (701:701:701) (687:687:687))
        (IOPATH (negedge clrn) q (824:824:824) (810:810:810))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_11)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1793:1793:1793))
        (PORT d (1902:1902:1902) (1888:1888:1888))
        (PORT aload (1970:1970:1970) (1958:1958:1958))
        (PORT sload (3246:3246:3246) (3325:3325:3325))
        (IOPATH (posedge clk) q (663:663:663) (703:703:703))
        (IOPATH (posedge aload) q (572:572:572) (612:612:612))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (100:100:100))
      (SETUP sload (posedge clk) (100:100:100))
      (SETUP asdata (posedge clk) (100:100:100))
      (HOLD d (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD asdata (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (1612:1612:1612) (1646:1646:1646))
        (PORT datad (1601:1601:1601) (1623:1623:1623))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1738:1738:1738))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1580:1580:1580) (1553:1553:1553))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (158:158:158) (176:176:176))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1738:1738:1738))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1569:1569:1569) (1536:1536:1536))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[12\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (896:896:896) (925:925:925))
        (PORT datac (611:611:611) (645:645:645))
        (PORT datad (590:590:590) (627:627:627))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1719:1719:1719))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2001:2001:2001) (1955:1955:1955))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[12\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1719:1719:1719))
        (PORT asdata (489:489:489) (507:507:507))
        (PORT clrn (1777:1777:1777) (1695:1695:1695))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector134\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (894:894:894))
        (PORT datab (530:530:530) (544:544:544))
        (PORT datad (1055:1055:1055) (1082:1082:1082))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector134\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (830:830:830) (834:834:834))
        (PORT datac (162:162:162) (184:184:184))
        (PORT datad (158:158:158) (176:176:176))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1720:1720:1720))
        (PORT d (1677:1677:1677) (1748:1748:1748))
        (PORT clrn (1940:1940:1940) (1912:1912:1912))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_12)
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1781:1781:1781))
        (PORT d (2287:2287:2287) (2217:2217:2217))
        (PORT aload (1979:1979:1979) (1949:1949:1949))
        (PORT sload (4042:4042:4042) (4076:4076:4076))
        (IOPATH (posedge clk) q (634:634:634) (651:651:651))
        (IOPATH (posedge aload) q (543:543:543) (560:560:560))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (100:100:100))
      (SETUP sload (posedge clk) (100:100:100))
      (SETUP asdata (posedge clk) (100:100:100))
      (HOLD d (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD asdata (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[13\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1719:1719:1719))
        (PORT asdata (489:489:489) (507:507:507))
        (PORT clrn (1777:1777:1777) (1695:1695:1695))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1325:1325:1325))
        (PORT datad (1118:1118:1118) (1156:1156:1156))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1734:1734:1734))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1619:1619:1619) (1607:1607:1607))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (156:156:156) (175:175:175))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1734:1734:1734))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1866:1866:1866) (1853:1853:1853))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[13\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (979:979:979))
        (PORT datab (893:893:893) (921:921:921))
        (PORT datad (515:515:515) (534:534:534))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1719:1719:1719))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2001:2001:2001) (1955:1955:1955))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector133\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1119:1119:1119))
        (PORT datab (1303:1303:1303) (1309:1309:1309))
        (PORT datad (197:197:197) (252:252:252))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector133\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (216:216:216))
        (PORT datab (830:830:830) (834:834:834))
        (PORT datad (285:285:285) (285:285:285))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1759:1759:1759) (1713:1713:1713))
        (PORT d (2902:2902:2902) (2956:2956:2956))
        (PORT clrn (1952:1952:1952) (1932:1932:1932))
        (IOPATH (posedge clk) q (701:701:701) (687:687:687))
        (IOPATH (negedge clrn) q (824:824:824) (810:810:810))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_13)
    (DELAY
      (ABSOLUTE
        (PORT clk (1744:1744:1744) (1753:1753:1753))
        (PORT d (1883:1883:1883) (1883:1883:1883))
        (PORT aload (1960:1960:1960) (1944:1944:1944))
        (PORT sload (3008:3008:3008) (3085:3085:3085))
        (IOPATH (posedge clk) q (663:663:663) (703:703:703))
        (IOPATH (posedge aload) q (572:572:572) (612:612:612))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (100:100:100))
      (SETUP sload (posedge clk) (100:100:100))
      (SETUP asdata (posedge clk) (100:100:100))
      (HOLD d (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD asdata (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1106:1106:1106) (1117:1117:1117))
        (PORT datac (1365:1365:1365) (1398:1398:1398))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1736:1736:1736))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1602:1602:1602) (1585:1585:1585))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (283:283:283) (285:285:285))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1735:1735:1735))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1810:1810:1810) (1774:1774:1774))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[14\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (608:608:608))
        (PORT datab (1200:1200:1200) (1237:1237:1237))
        (PORT datad (196:196:196) (250:250:250))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1735:1735:1735))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2055:2055:2055) (2023:2023:2023))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[14\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1719:1719:1719))
        (PORT asdata (1038:1038:1038) (1028:1028:1028))
        (PORT clrn (1777:1777:1777) (1695:1695:1695))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector132\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (686:686:686))
        (PORT datab (1304:1304:1304) (1310:1310:1310))
        (PORT datad (1054:1054:1054) (1080:1080:1080))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector132\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1047:1047:1047))
        (PORT datac (160:160:160) (181:181:181))
        (PORT datad (537:537:537) (536:536:536))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1730:1730:1730))
        (PORT d (2477:2477:2477) (2523:2523:2523))
        (PORT clrn (1949:1949:1949) (1923:1923:1923))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_14)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1791:1791:1791))
        (PORT d (2197:2197:2197) (2151:2151:2151))
        (PORT aload (1988:1988:1988) (1960:1960:1960))
        (PORT sload (3435:3435:3435) (3447:3447:3447))
        (IOPATH (posedge clk) q (634:634:634) (651:651:651))
        (IOPATH (posedge aload) q (543:543:543) (560:560:560))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (100:100:100))
      (SETUP sload (posedge clk) (100:100:100))
      (SETUP asdata (posedge clk) (100:100:100))
      (HOLD d (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD asdata (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[15\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1736:1736:1736))
        (PORT asdata (644:644:644) (641:641:641))
        (PORT clrn (1794:1794:1794) (1714:1714:1714))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (1976:1976:1976) (2031:2031:2031))
        (PORT datad (506:506:506) (522:522:522))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1735:1735:1735))
        (PORT asdata (1302:1302:1302) (1282:1282:1282))
        (PORT ena (1810:1810:1810) (1774:1774:1774))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1754:1754:1754))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1432:1432:1432) (1425:1425:1425))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[15\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (292:292:292))
        (PORT datab (1199:1199:1199) (1237:1237:1237))
        (PORT datad (1028:1028:1028) (1049:1049:1049))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1735:1735:1735))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2055:2055:2055) (2023:2023:2023))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector131\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1584:1584:1584) (1622:1622:1622))
        (PORT datab (1593:1593:1593) (1596:1596:1596))
        (PORT datad (331:331:331) (365:365:365))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector131\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (1048:1048:1048))
        (PORT datac (477:477:477) (463:463:463))
        (PORT datad (156:156:156) (175:175:175))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1722:1722:1722))
        (PORT d (1781:1781:1781) (1804:1804:1804))
        (PORT clrn (1943:1943:1943) (1915:1915:1915))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_15)
    (DELAY
      (ABSOLUTE
        (PORT clk (1771:1771:1771) (1783:1783:1783))
        (PORT d (2160:2160:2160) (2113:2113:2113))
        (PORT aload (1982:1982:1982) (1952:1952:1952))
        (PORT sload (3485:3485:3485) (3483:3483:3483))
        (IOPATH (posedge clk) q (634:634:634) (651:651:651))
        (IOPATH (posedge aload) q (543:543:543) (560:560:560))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (100:100:100))
      (SETUP sload (posedge clk) (100:100:100))
      (SETUP asdata (posedge clk) (100:100:100))
      (HOLD d (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD asdata (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (1296:1296:1296) (1300:1300:1300))
        (PORT datad (1415:1415:1415) (1466:1466:1466))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1738:1738:1738))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1394:1394:1394) (1382:1382:1382))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1720:1720:1720))
        (PORT asdata (1033:1033:1033) (1019:1019:1019))
        (PORT ena (1848:1848:1848) (1830:1830:1830))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[16\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (738:738:738) (737:737:737))
        (PORT datac (979:979:979) (990:990:990))
        (PORT datad (782:782:782) (802:802:802))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1732:1732:1732))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1804:1804:1804) (1772:1772:1772))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[16\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1732:1732:1732))
        (PORT asdata (790:790:790) (769:769:769))
        (PORT clrn (1789:1789:1789) (1709:1709:1709))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector130\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (292:292:292))
        (PORT datab (1139:1139:1139) (1158:1158:1158))
        (PORT datad (1294:1294:1294) (1321:1321:1321))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector130\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1102:1102:1102))
        (PORT datac (161:161:161) (182:182:182))
        (PORT datad (478:478:478) (457:457:457))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1732:1732:1732))
        (PORT d (1794:1794:1794) (1839:1839:1839))
        (PORT clrn (1951:1951:1951) (1924:1924:1924))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_16)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1793:1793:1793))
        (PORT d (2201:2201:2201) (2154:2154:2154))
        (PORT aload (1990:1990:1990) (1961:1961:1961))
        (PORT sload (3068:3068:3068) (3050:3050:3050))
        (IOPATH (posedge clk) q (634:634:634) (651:651:651))
        (IOPATH (posedge aload) q (543:543:543) (560:560:560))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (100:100:100))
      (SETUP sload (posedge clk) (100:100:100))
      (SETUP asdata (posedge clk) (100:100:100))
      (HOLD d (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD asdata (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[17\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1736:1736:1736))
        (PORT asdata (488:488:488) (506:506:506))
        (PORT clrn (1794:1794:1794) (1714:1714:1714))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (1709:1709:1709) (1764:1764:1764))
        (PORT datad (808:808:808) (830:830:830))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1157:1157:1157) (1146:1146:1146))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1008:1008:1008) (983:983:983))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1720:1720:1720))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1848:1848:1848) (1830:1830:1830))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[17\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (889:889:889) (920:920:920))
        (PORT datac (837:837:837) (856:856:856))
        (PORT datad (197:197:197) (252:252:252))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1720:1720:1720))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1383:1383:1383) (1371:1371:1371))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector129\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1582:1582:1582) (1619:1619:1619))
        (PORT datab (1585:1585:1585) (1588:1588:1588))
        (PORT datad (806:806:806) (821:821:821))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector129\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (215:215:215))
        (PORT datab (852:852:852) (871:871:871))
        (PORT datac (736:736:736) (719:719:719))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1732:1732:1732))
        (PORT d (2449:2449:2449) (2378:2378:2378))
        (PORT clrn (1940:1940:1940) (1929:1929:1929))
        (IOPATH (posedge clk) q (701:701:701) (687:687:687))
        (IOPATH (negedge clrn) q (824:824:824) (810:810:810))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_17)
    (DELAY
      (ABSOLUTE
        (PORT clk (1761:1761:1761) (1772:1772:1772))
        (PORT d (2305:2305:2305) (2331:2331:2331))
        (PORT aload (1948:1948:1948) (1941:1941:1941))
        (PORT sload (3944:3944:3944) (4030:4030:4030))
        (IOPATH (posedge clk) q (663:663:663) (703:703:703))
        (IOPATH (posedge aload) q (572:572:572) (612:612:612))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (100:100:100))
      (SETUP sload (posedge clk) (100:100:100))
      (SETUP asdata (posedge clk) (100:100:100))
      (HOLD d (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD asdata (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (1058:1058:1058) (1088:1088:1088))
        (PORT datad (1677:1677:1677) (1730:1730:1730))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1157:1157:1157) (1146:1146:1146))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (811:811:811) (811:811:811))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1720:1720:1720))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1848:1848:1848) (1830:1830:1830))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[18\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (1078:1078:1078) (1101:1101:1101))
        (PORT datac (838:838:838) (857:857:857))
        (PORT datad (195:195:195) (250:250:250))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1720:1720:1720))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1383:1383:1383) (1371:1371:1371))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[18\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1719:1719:1719))
        (PORT asdata (1508:1508:1508) (1495:1495:1495))
        (PORT clrn (1777:1777:1777) (1695:1695:1695))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector128\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (570:570:570))
        (PORT datab (1309:1309:1309) (1316:1316:1316))
        (PORT datad (1058:1058:1058) (1084:1084:1084))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector128\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (354:354:354))
        (PORT datab (579:579:579) (582:582:582))
        (PORT datad (284:284:284) (282:282:282))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1718:1718:1718))
        (PORT d (2173:2173:2173) (2209:2209:2209))
        (PORT clrn (1937:1937:1937) (1910:1910:1910))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_18)
    (DELAY
      (ABSOLUTE
        (PORT clk (1767:1767:1767) (1779:1779:1779))
        (PORT d (2408:2408:2408) (2365:2365:2365))
        (PORT aload (1976:1976:1976) (1947:1947:1947))
        (PORT sload (3844:3844:3844) (3869:3869:3869))
        (IOPATH (posedge clk) q (634:634:634) (651:651:651))
        (IOPATH (posedge aload) q (543:543:543) (560:560:560))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (100:100:100))
      (SETUP sload (posedge clk) (100:100:100))
      (SETUP asdata (posedge clk) (100:100:100))
      (HOLD d (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD asdata (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (1636:1636:1636) (1662:1662:1662))
        (PORT datad (1092:1092:1092) (1110:1110:1110))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1738:1738:1738))
        (PORT asdata (471:471:471) (487:487:487))
        (PORT ena (1569:1569:1569) (1536:1536:1536))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1738:1738:1738))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1580:1580:1580) (1553:1553:1553))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[19\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1157:1157:1157))
        (PORT datad (330:330:330) (358:358:358))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[19\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1719:1719:1719))
        (PORT asdata (605:605:605) (605:605:605))
        (PORT clrn (1777:1777:1777) (1695:1695:1695))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1719:1719:1719))
        (PORT asdata (892:892:892) (899:899:899))
        (PORT ena (2001:2001:2001) (1955:1955:1955))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector127\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1118:1118:1118))
        (PORT datab (1301:1301:1301) (1307:1307:1307))
        (PORT datad (198:198:198) (253:253:253))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector127\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (831:831:831) (834:834:834))
        (PORT datac (580:580:580) (592:592:592))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1722:1722:1722))
        (PORT d (2408:2408:2408) (2434:2434:2434))
        (PORT clrn (1943:1943:1943) (1915:1915:1915))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_19)
    (DELAY
      (ABSOLUTE
        (PORT clk (1771:1771:1771) (1783:1783:1783))
        (PORT d (2160:2160:2160) (2113:2113:2113))
        (PORT aload (1982:1982:1982) (1952:1952:1952))
        (PORT sload (3485:3485:3485) (3483:3483:3483))
        (IOPATH (posedge clk) q (634:634:634) (651:651:651))
        (IOPATH (posedge aload) q (543:543:543) (560:560:560))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (100:100:100))
      (SETUP sload (posedge clk) (100:100:100))
      (SETUP asdata (posedge clk) (100:100:100))
      (HOLD d (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD asdata (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (1107:1107:1107) (1133:1133:1133))
        (PORT datad (1406:1406:1406) (1456:1456:1456))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1738:1738:1738))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1394:1394:1394) (1382:1382:1382))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1720:1720:1720))
        (PORT asdata (1068:1068:1068) (1041:1041:1041))
        (PORT ena (1848:1848:1848) (1830:1830:1830))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[20\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (765:765:765) (782:782:782))
        (PORT datac (842:842:842) (862:862:862))
        (PORT datad (195:195:195) (250:250:250))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[20\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1719:1719:1719))
        (PORT asdata (624:624:624) (616:616:616))
        (PORT clrn (1777:1777:1777) (1695:1695:1695))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1720:1720:1720))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1383:1383:1383) (1371:1371:1371))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector126\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1118:1118:1118))
        (PORT datab (1301:1301:1301) (1307:1307:1307))
        (PORT datad (316:316:316) (349:349:349))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector126\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (999:999:999))
        (PORT datab (830:830:830) (834:834:834))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1720:1720:1720))
        (PORT d (2022:2022:2022) (2052:2052:2052))
        (PORT clrn (1940:1940:1940) (1912:1912:1912))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_20)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1781:1781:1781))
        (PORT d (2171:2171:2171) (2119:2119:2119))
        (PORT aload (1979:1979:1979) (1949:1949:1949))
        (PORT sload (3620:3620:3620) (3636:3636:3636))
        (IOPATH (posedge clk) q (634:634:634) (651:651:651))
        (IOPATH (posedge aload) q (543:543:543) (560:560:560))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (100:100:100))
      (SETUP sload (posedge clk) (100:100:100))
      (SETUP asdata (posedge clk) (100:100:100))
      (HOLD d (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD asdata (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~21)
    (DELAY
      (ABSOLUTE
        (PORT datac (1299:1299:1299) (1320:1320:1320))
        (PORT datad (1117:1117:1117) (1156:1156:1156))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1734:1734:1734))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1619:1619:1619) (1607:1607:1607))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1734:1734:1734))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1866:1866:1866) (1853:1853:1853))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[21\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (565:565:565) (586:586:586))
        (PORT datac (879:879:879) (908:908:908))
        (PORT datad (337:337:337) (368:368:368))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[21\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1732:1732:1732))
        (PORT asdata (489:489:489) (507:507:507))
        (PORT clrn (1789:1789:1789) (1709:1709:1709))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1733:1733:1733))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1504:1504:1504) (1483:1483:1483))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector125\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1359:1359:1359))
        (PORT datab (1139:1139:1139) (1157:1157:1157))
        (PORT datad (798:798:798) (820:820:820))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector125\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1091:1091:1091) (1102:1102:1102))
        (PORT datac (736:736:736) (728:728:728))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1696:1696:1696))
        (PORT d (1934:1934:1934) (1975:1975:1975))
        (PORT clrn (1924:1924:1924) (1905:1905:1905))
        (IOPATH (posedge clk) q (701:701:701) (687:687:687))
        (IOPATH (negedge clrn) q (824:824:824) (810:810:810))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_21)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1736:1736:1736))
        (PORT d (1857:1857:1857) (1861:1861:1861))
        (PORT aload (1932:1932:1932) (1917:1917:1917))
        (PORT sload (4213:4213:4213) (4309:4309:4309))
        (IOPATH (posedge clk) q (663:663:663) (703:703:703))
        (IOPATH (posedge aload) q (572:572:572) (612:612:612))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (100:100:100))
      (SETUP sload (posedge clk) (100:100:100))
      (SETUP asdata (posedge clk) (100:100:100))
      (HOLD d (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD asdata (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (831:831:831) (851:851:851))
        (PORT datad (1680:1680:1680) (1733:1733:1733))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1157:1157:1157) (1146:1146:1146))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1003:1003:1003) (981:981:981))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1735:1735:1735))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1810:1810:1810) (1774:1774:1774))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[22\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (877:877:877) (903:903:903))
        (PORT datac (1034:1034:1034) (1049:1049:1049))
        (PORT datad (330:330:330) (364:364:364))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1719:1719:1719))
        (PORT asdata (1018:1018:1018) (992:992:992))
        (PORT ena (2001:2001:2001) (1955:1955:1955))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[22\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1761:1761:1761) (1714:1714:1714))
        (PORT asdata (604:604:604) (605:605:605))
        (PORT clrn (1773:1773:1773) (1691:1691:1691))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector124\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1098:1098:1098) (1109:1109:1109))
        (PORT datab (548:548:548) (567:567:567))
        (PORT datad (1179:1179:1179) (1182:1182:1182))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector124\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (737:737:737))
        (PORT datab (795:795:795) (793:793:793))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1759:1759:1759) (1713:1713:1713))
        (PORT d (2894:2894:2894) (2937:2937:2937))
        (PORT clrn (1952:1952:1952) (1932:1932:1932))
        (IOPATH (posedge clk) q (701:701:701) (687:687:687))
        (IOPATH (negedge clrn) q (824:824:824) (810:810:810))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_22)
    (DELAY
      (ABSOLUTE
        (PORT clk (1744:1744:1744) (1753:1753:1753))
        (PORT d (1883:1883:1883) (1883:1883:1883))
        (PORT aload (1960:1960:1960) (1944:1944:1944))
        (PORT sload (3008:3008:3008) (3085:3085:3085))
        (IOPATH (posedge clk) q (663:663:663) (703:703:703))
        (IOPATH (posedge aload) q (572:572:572) (612:612:612))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (100:100:100))
      (SETUP sload (posedge clk) (100:100:100))
      (SETUP asdata (posedge clk) (100:100:100))
      (HOLD d (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD asdata (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (1320:1320:1320) (1331:1331:1331))
        (PORT datad (1414:1414:1414) (1465:1465:1465))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1738:1738:1738))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1394:1394:1394) (1382:1382:1382))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (467:467:467) (450:450:450))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1737:1737:1737))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1818:1818:1818) (1795:1795:1795))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[23\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (390:390:390))
        (PORT datac (842:842:842) (875:875:875))
        (PORT datad (195:195:195) (249:249:249))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[23\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1719:1719:1719))
        (PORT asdata (490:490:490) (508:508:508))
        (PORT clrn (1777:1777:1777) (1695:1695:1695))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1737:1737:1737))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2286:2286:2286) (2247:2247:2247))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector123\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1122:1122:1122))
        (PORT datab (1307:1307:1307) (1313:1313:1313))
        (PORT datad (1025:1025:1025) (1033:1033:1033))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector123\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (920:920:920))
        (PORT datab (832:832:832) (836:836:836))
        (PORT datad (158:158:158) (177:177:177))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1716:1716:1716))
        (PORT d (2382:2382:2382) (2402:2402:2402))
        (PORT clrn (1936:1936:1936) (1909:1909:1909))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_23)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1777:1777:1777))
        (PORT d (2393:2393:2393) (2345:2345:2345))
        (PORT aload (1975:1975:1975) (1946:1946:1946))
        (PORT sload (3845:3845:3845) (3867:3867:3867))
        (IOPATH (posedge clk) q (634:634:634) (651:651:651))
        (IOPATH (posedge aload) q (543:543:543) (560:560:560))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (100:100:100))
      (SETUP sload (posedge clk) (100:100:100))
      (SETUP asdata (posedge clk) (100:100:100))
      (HOLD d (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD asdata (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~24)
    (DELAY
      (ABSOLUTE
        (PORT datac (1140:1140:1140) (1183:1183:1183))
        (PORT datad (1413:1413:1413) (1464:1464:1464))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1738:1738:1738))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1394:1394:1394) (1382:1382:1382))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (471:471:471) (459:459:459))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1737:1737:1737))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1818:1818:1818) (1795:1795:1795))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[24\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (413:413:413))
        (PORT datac (842:842:842) (875:875:875))
        (PORT datad (196:196:196) (252:252:252))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[24\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1736:1736:1736))
        (PORT asdata (624:624:624) (616:616:616))
        (PORT clrn (1794:1794:1794) (1714:1714:1714))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1737:1737:1737))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2286:2286:2286) (2247:2247:2247))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector122\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1581:1581:1581) (1619:1619:1619))
        (PORT datab (1583:1583:1583) (1586:1586:1586))
        (PORT datad (509:509:509) (527:527:527))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector122\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (315:315:315))
        (PORT datac (828:828:828) (848:848:848))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1720:1720:1720))
        (PORT d (2474:2474:2474) (2510:2510:2510))
        (PORT clrn (1940:1940:1940) (1912:1912:1912))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_24)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1781:1781:1781))
        (PORT d (2171:2171:2171) (2119:2119:2119))
        (PORT aload (1979:1979:1979) (1949:1949:1949))
        (PORT sload (3620:3620:3620) (3636:3636:3636))
        (IOPATH (posedge clk) q (634:634:634) (651:651:651))
        (IOPATH (posedge aload) q (543:543:543) (560:560:560))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (100:100:100))
      (SETUP sload (posedge clk) (100:100:100))
      (SETUP asdata (posedge clk) (100:100:100))
      (HOLD d (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD asdata (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (584:584:584))
        (PORT datad (1940:1940:1940) (1994:1994:1994))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1754:1754:1754))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1432:1432:1432) (1425:1425:1425))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1097:1097:1097) (1096:1096:1096))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1737:1737:1737))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1818:1818:1818) (1795:1795:1795))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[25\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (1056:1056:1056) (1076:1076:1076))
        (PORT datac (1015:1015:1015) (1045:1045:1045))
        (PORT datad (541:541:541) (561:561:561))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1733:1733:1733))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2041:2041:2041) (2007:2007:2007))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[25\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1733:1733:1733))
        (PORT asdata (490:490:490) (508:508:508))
        (PORT clrn (1790:1790:1790) (1710:1710:1710))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector121\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (398:398:398))
        (PORT datab (1336:1336:1336) (1369:1369:1369))
        (PORT datad (1074:1074:1074) (1085:1085:1085))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector121\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1086:1086:1086))
        (PORT datab (188:188:188) (209:209:209))
        (PORT datac (161:161:161) (183:183:183))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1745:1745:1745))
        (PORT d (2282:2282:2282) (2216:2216:2216))
        (PORT clrn (1958:1958:1958) (1944:1944:1944))
        (IOPATH (posedge clk) q (701:701:701) (687:687:687))
        (IOPATH (negedge clrn) q (824:824:824) (810:810:810))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_25)
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1785:1785:1785))
        (PORT d (1932:1932:1932) (1917:1917:1917))
        (PORT aload (1966:1966:1966) (1956:1956:1956))
        (PORT sload (3655:3655:3655) (3747:3747:3747))
        (IOPATH (posedge clk) q (663:663:663) (703:703:703))
        (IOPATH (posedge aload) q (572:572:572) (612:612:612))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (100:100:100))
      (SETUP sload (posedge clk) (100:100:100))
      (SETUP asdata (posedge clk) (100:100:100))
      (HOLD d (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD asdata (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (1440:1440:1440) (1495:1495:1495))
        (PORT datad (1046:1046:1046) (1062:1062:1062))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1738:1738:1738))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1394:1394:1394) (1382:1382:1382))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (508:508:508) (492:492:492))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1737:1737:1737))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1818:1818:1818) (1795:1795:1795))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[26\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (374:374:374) (405:405:405))
        (PORT datac (842:842:842) (874:874:874))
        (PORT datad (196:196:196) (250:250:250))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[26\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1736:1736:1736))
        (PORT asdata (491:491:491) (509:509:509))
        (PORT clrn (1794:1794:1794) (1714:1714:1714))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1737:1737:1737))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2286:2286:2286) (2247:2247:2247))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector120\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1581:1581:1581) (1619:1619:1619))
        (PORT datab (1584:1584:1584) (1586:1586:1586))
        (PORT datad (338:338:338) (373:373:373))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector120\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1012:1012:1012))
        (PORT datac (831:831:831) (851:851:851))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1718:1718:1718))
        (PORT d (2278:2278:2278) (2327:2327:2327))
        (PORT clrn (1937:1937:1937) (1910:1910:1910))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_26)
    (DELAY
      (ABSOLUTE
        (PORT clk (1767:1767:1767) (1779:1779:1779))
        (PORT d (2408:2408:2408) (2365:2365:2365))
        (PORT aload (1976:1976:1976) (1947:1947:1947))
        (PORT sload (3844:3844:3844) (3869:3869:3869))
        (IOPATH (posedge clk) q (634:634:634) (651:651:651))
        (IOPATH (posedge aload) q (543:543:543) (560:560:560))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (100:100:100))
      (SETUP sload (posedge clk) (100:100:100))
      (SETUP asdata (posedge clk) (100:100:100))
      (HOLD d (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD asdata (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~27)
    (DELAY
      (ABSOLUTE
        (PORT datac (778:778:778) (802:802:802))
        (PORT datad (1676:1676:1676) (1729:1729:1729))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1737:1737:1737))
        (PORT asdata (1067:1067:1067) (1055:1055:1055))
        (PORT ena (1818:1818:1818) (1795:1795:1795))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1157:1157:1157) (1146:1146:1146))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[27\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (293:293:293))
        (PORT datab (1077:1077:1077) (1107:1107:1107))
        (PORT datac (842:842:842) (875:875:875))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[27\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1736:1736:1736))
        (PORT asdata (622:622:622) (614:614:614))
        (PORT clrn (1794:1794:1794) (1714:1714:1714))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1737:1737:1737))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2286:2286:2286) (2247:2247:2247))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector119\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1582:1582:1582) (1620:1620:1620))
        (PORT datab (1587:1587:1587) (1590:1590:1590))
        (PORT datad (317:317:317) (349:349:349))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector119\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (504:504:504) (490:490:490))
        (PORT datac (829:829:829) (849:849:849))
        (PORT datad (158:158:158) (176:176:176))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1718:1718:1718))
        (PORT d (1650:1650:1650) (1707:1707:1707))
        (PORT clrn (1937:1937:1937) (1910:1910:1910))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_27)
    (DELAY
      (ABSOLUTE
        (PORT clk (1767:1767:1767) (1779:1779:1779))
        (PORT d (2408:2408:2408) (2365:2365:2365))
        (PORT aload (1976:1976:1976) (1947:1947:1947))
        (PORT sload (3844:3844:3844) (3869:3869:3869))
        (IOPATH (posedge clk) q (634:634:634) (651:651:651))
        (IOPATH (posedge aload) q (543:543:543) (560:560:560))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (100:100:100))
      (SETUP sload (posedge clk) (100:100:100))
      (SETUP asdata (posedge clk) (100:100:100))
      (HOLD d (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD asdata (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (1428:1428:1428) (1465:1465:1465))
        (PORT datad (572:572:572) (601:601:601))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1615:1615:1615) (1591:1591:1591))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT asdata (870:870:870) (862:862:862))
        (PORT ena (1156:1156:1156) (1150:1150:1150))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[28\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1219:1219:1219))
        (PORT datac (1014:1014:1014) (1044:1044:1044))
        (PORT datad (773:773:773) (785:785:785))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[28\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1732:1732:1732))
        (PORT asdata (488:488:488) (505:505:505))
        (PORT clrn (1789:1789:1789) (1709:1709:1709))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1733:1733:1733))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2041:2041:2041) (2007:2007:2007))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector118\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1359:1359:1359))
        (PORT datab (1141:1141:1141) (1160:1160:1160))
        (PORT datad (336:336:336) (369:369:369))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector118\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1097:1097:1097))
        (PORT datac (460:460:460) (444:444:444))
        (PORT datad (156:156:156) (175:175:175))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1736:1736:1736))
        (PORT d (1917:1917:1917) (1888:1888:1888))
        (PORT clrn (1947:1947:1947) (1936:1936:1936))
        (IOPATH (posedge clk) q (701:701:701) (687:687:687))
        (IOPATH (negedge clrn) q (824:824:824) (810:810:810))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_28)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1776:1776:1776))
        (PORT d (2155:2155:2155) (2142:2142:2142))
        (PORT aload (1955:1955:1955) (1948:1948:1948))
        (PORT sload (3915:3915:3915) (4015:4015:4015))
        (IOPATH (posedge clk) q (663:663:663) (703:703:703))
        (IOPATH (posedge aload) q (572:572:572) (612:612:612))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (100:100:100))
      (SETUP sload (posedge clk) (100:100:100))
      (SETUP asdata (posedge clk) (100:100:100))
      (HOLD d (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD asdata (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1110:1110:1110))
        (PORT datad (1679:1679:1679) (1732:1732:1732))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1157:1157:1157) (1146:1146:1146))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1720:1720:1720))
        (PORT asdata (1311:1311:1311) (1289:1289:1289))
        (PORT ena (1848:1848:1848) (1830:1830:1830))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[29\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1085:1085:1085))
        (PORT datac (842:842:842) (861:861:861))
        (PORT datad (1264:1264:1264) (1273:1273:1273))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1720:1720:1720))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1383:1383:1383) (1371:1371:1371))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[29\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1719:1719:1719))
        (PORT asdata (489:489:489) (506:506:506))
        (PORT clrn (1777:1777:1777) (1695:1695:1695))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector117\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (569:569:569))
        (PORT datab (1302:1302:1302) (1308:1308:1308))
        (PORT datad (1053:1053:1053) (1079:1079:1079))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector117\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (338:338:338))
        (PORT datab (832:832:832) (835:835:835))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1727:1727:1727))
        (PORT d (2306:2306:2306) (2245:2245:2245))
        (PORT clrn (1936:1936:1936) (1922:1922:1922))
        (IOPATH (posedge clk) q (701:701:701) (687:687:687))
        (IOPATH (negedge clrn) q (824:824:824) (810:810:810))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_29)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1767:1767:1767))
        (PORT d (2284:2284:2284) (2310:2310:2310))
        (PORT aload (1944:1944:1944) (1934:1934:1934))
        (PORT sload (3941:3941:3941) (4039:4039:4039))
        (IOPATH (posedge clk) q (663:663:663) (703:703:703))
        (IOPATH (posedge aload) q (572:572:572) (612:612:612))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (100:100:100))
      (SETUP sload (posedge clk) (100:100:100))
      (SETUP asdata (posedge clk) (100:100:100))
      (HOLD d (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD asdata (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (1427:1427:1427) (1464:1464:1464))
        (PORT datad (209:209:209) (267:267:267))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1755:1755:1755))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1615:1615:1615) (1591:1591:1591))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1737:1737:1737))
        (PORT asdata (1347:1347:1347) (1325:1325:1325))
        (PORT ena (1818:1818:1818) (1795:1795:1795))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[30\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1240:1240:1240) (1239:1239:1239))
        (PORT datac (1014:1014:1014) (1045:1045:1045))
        (PORT datad (506:506:506) (524:524:524))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1733:1733:1733))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2041:2041:2041) (2007:2007:2007))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[30\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1733:1733:1733))
        (PORT asdata (626:626:626) (621:621:621))
        (PORT clrn (1790:1790:1790) (1710:1710:1710))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector116\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (290:290:290))
        (PORT datab (1336:1336:1336) (1369:1369:1369))
        (PORT datad (1074:1074:1074) (1086:1086:1086))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector116\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1086:1086:1086))
        (PORT datab (188:188:188) (210:210:210))
        (PORT datac (287:287:287) (285:285:285))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1753:1753:1753))
        (PORT d (1607:1607:1607) (1621:1621:1621))
        (PORT clrn (1962:1962:1962) (1946:1946:1946))
        (IOPATH (posedge clk) q (701:701:701) (687:687:687))
        (IOPATH (negedge clrn) q (824:824:824) (810:810:810))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_30)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1793:1793:1793))
        (PORT d (1902:1902:1902) (1888:1888:1888))
        (PORT aload (1970:1970:1970) (1958:1958:1958))
        (PORT sload (3246:3246:3246) (3325:3325:3325))
        (IOPATH (posedge clk) q (663:663:663) (703:703:703))
        (IOPATH (posedge aload) q (572:572:572) (612:612:612))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (100:100:100))
      (SETUP sload (posedge clk) (100:100:100))
      (SETUP asdata (posedge clk) (100:100:100))
      (HOLD d (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD asdata (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_payload\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (1977:1977:1977) (2033:2033:2033))
        (PORT datad (625:625:625) (669:669:669))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1754:1754:1754))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1432:1432:1432) (1425:1425:1425))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1009:1009:1009) (990:990:990))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1735:1735:1735))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1810:1810:1810) (1774:1774:1774))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[31\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (1203:1203:1203) (1240:1240:1240))
        (PORT datac (1018:1018:1018) (1033:1033:1033))
        (PORT datad (197:197:197) (251:251:251))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[31\]\~_Duplicate_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1733:1733:1733))
        (PORT asdata (628:628:628) (621:621:621))
        (PORT clrn (1790:1790:1790) (1710:1710:1710))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_data\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1735:1735:1735))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2055:2055:2055) (2023:2023:2023))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector115\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1068:1068:1068))
        (PORT datab (896:896:896) (934:934:934))
        (PORT datad (578:578:578) (611:611:611))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector115\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (572:572:572) (572:572:572))
        (PORT datac (987:987:987) (988:988:988))
        (PORT datad (160:160:160) (180:180:180))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_data\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1736:1736:1736))
        (PORT d (1312:1312:1312) (1335:1335:1335))
        (PORT clrn (1947:1947:1947) (1936:1936:1936))
        (IOPATH (posedge clk) q (701:701:701) (687:687:687))
        (IOPATH (negedge clrn) q (824:824:824) (810:810:810))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|oe\~_Duplicate_31)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1776:1776:1776))
        (PORT d (2155:2155:2155) (2142:2142:2142))
        (PORT aload (1955:1955:1955) (1948:1948:1948))
        (PORT sload (3915:3915:3915) (4015:4015:4015))
        (IOPATH (posedge clk) q (663:663:663) (703:703:703))
        (IOPATH (posedge aload) q (572:572:572) (612:612:612))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (100:100:100))
      (SETUP sload (posedge clk) (100:100:100))
      (SETUP asdata (posedge clk) (100:100:100))
      (HOLD d (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD asdata (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[38\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1321:1321:1321) (1330:1330:1330))
        (PORT datab (2017:2017:2017) (2090:2090:2090))
        (PORT datac (1051:1051:1051) (1053:1053:1053))
        (PORT datad (1835:1835:1835) (1871:1871:1871))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1151:1151:1151) (1149:1149:1149))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1733:1733:1733))
        (PORT asdata (881:881:881) (883:883:883))
        (PORT ena (735:735:735) (736:736:736))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[36\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (936:936:936))
        (PORT datab (838:838:838) (868:868:868))
        (PORT datad (576:576:576) (613:613:613))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|m_addr\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (339:339:339))
        (PORT datab (262:262:262) (320:320:320))
        (PORT datac (549:549:549) (555:555:555))
        (PORT datad (175:175:175) (195:195:195))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1706:1706:1706))
        (PORT asdata (943:943:943) (983:983:983))
        (PORT clrn (1765:1765:1765) (1681:1681:1681))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1729:1729:1729))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1393:1393:1393) (1381:1381:1381))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector112\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1303:1303:1303) (1321:1321:1321))
        (PORT datab (1331:1331:1331) (1335:1335:1335))
        (PORT datac (852:852:852) (874:874:874))
        (PORT datad (197:197:197) (251:251:251))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector112\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (326:326:326))
        (PORT datab (1323:1323:1323) (1325:1325:1325))
        (PORT datac (161:161:161) (183:183:183))
        (PORT datad (615:615:615) (653:653:653))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|m_addr\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (238:238:238))
        (PORT datab (398:398:398) (440:440:440))
        (PORT datac (563:563:563) (568:568:568))
        (PORT datad (226:226:226) (287:287:287))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1723:1723:1723))
        (PORT d (1828:1828:1828) (1891:1891:1891))
        (PORT clrn (1944:1944:1944) (1915:1915:1915))
        (PORT sload (2043:2043:2043) (2031:2031:2031))
        (PORT ena (2767:2767:2767) (2813:2813:2813))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (SETUP sload (posedge clk) (77:77:77))
      (SETUP asdata (posedge clk) (77:77:77))
      (SETUP ena (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
      (HOLD sload (posedge clk) (89:89:89))
      (HOLD asdata (posedge clk) (89:89:89))
      (HOLD ena (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[39\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1165:1165:1165))
        (PORT datab (1451:1451:1451) (1474:1474:1474))
        (PORT datac (1269:1269:1269) (1287:1287:1287))
        (PORT datad (1102:1102:1102) (1124:1124:1124))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1157:1157:1157) (1165:1165:1165))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1729:1729:1729))
        (PORT asdata (867:867:867) (870:870:870))
        (PORT ena (1331:1331:1331) (1309:1309:1309))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[37\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (648:648:648))
        (PORT datab (842:842:842) (872:872:872))
        (PORT datad (198:198:198) (253:253:253))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1729:1729:1729))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1393:1393:1393) (1381:1381:1381))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector111\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1303:1303:1303) (1322:1322:1322))
        (PORT datab (1332:1332:1332) (1335:1335:1335))
        (PORT datac (852:852:852) (874:874:874))
        (PORT datad (194:194:194) (249:249:249))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector111\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1071:1071:1071))
        (PORT datab (188:188:188) (211:211:211))
        (PORT datac (452:452:452) (432:432:432))
        (PORT datad (1288:1288:1288) (1290:1290:1290))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1752:1752:1752))
        (PORT d (2482:2482:2482) (2525:2525:2525))
        (PORT clrn (1974:1974:1974) (1945:1945:1945))
        (PORT sload (2624:2624:2624) (2640:2640:2640))
        (PORT ena (2716:2716:2716) (2766:2766:2766))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (SETUP sload (posedge clk) (77:77:77))
      (SETUP asdata (posedge clk) (77:77:77))
      (SETUP ena (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
      (HOLD sload (posedge clk) (89:89:89))
      (HOLD asdata (posedge clk) (89:89:89))
      (HOLD ena (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[40\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1403:1403:1403) (1421:1421:1421))
        (PORT datab (664:664:664) (713:713:713))
        (PORT datac (1280:1280:1280) (1293:1293:1293))
        (PORT datad (1079:1079:1079) (1095:1095:1095))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1302:1302:1302) (1271:1271:1271))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (769:769:769) (757:757:757))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1733:1733:1733))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (735:735:735) (736:736:736))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[38\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (841:841:841) (871:871:871))
        (PORT datac (609:609:609) (640:640:640))
        (PORT datad (334:334:334) (370:370:370))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1729:1729:1729))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1393:1393:1393) (1381:1381:1381))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector110\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1298:1298:1298) (1316:1316:1316))
        (PORT datab (1325:1325:1325) (1328:1328:1328))
        (PORT datac (853:853:853) (875:875:875))
        (PORT datad (196:196:196) (251:251:251))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector110\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (838:838:838))
        (PORT datab (1329:1329:1329) (1332:1332:1332))
        (PORT datac (297:297:297) (298:298:298))
        (PORT datad (157:157:157) (175:175:175))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1723:1723:1723))
        (PORT d (1818:1818:1818) (1882:1882:1882))
        (PORT clrn (1944:1944:1944) (1915:1915:1915))
        (PORT sload (2043:2043:2043) (2031:2031:2031))
        (PORT ena (2767:2767:2767) (2813:2813:2813))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (SETUP sload (posedge clk) (77:77:77))
      (SETUP asdata (posedge clk) (77:77:77))
      (SETUP ena (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
      (HOLD sload (posedge clk) (89:89:89))
      (HOLD asdata (posedge clk) (89:89:89))
      (HOLD ena (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[41\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1387:1387:1387))
        (PORT datab (678:678:678) (721:721:721))
        (PORT datac (1268:1268:1268) (1282:1282:1282))
        (PORT datad (1003:1003:1003) (1010:1010:1010))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1322:1322:1322) (1291:1291:1291))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (158:158:158) (176:176:176))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1375:1375:1375) (1358:1358:1358))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[39\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (1362:1362:1362) (1389:1389:1389))
        (PORT datac (856:856:856) (893:893:893))
        (PORT datad (613:613:613) (652:652:652))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1733:1733:1733))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1576:1576:1576) (1549:1549:1549))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector109\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1035:1035:1035))
        (PORT datab (1000:1000:1000) (992:992:992))
        (PORT datac (1257:1257:1257) (1272:1272:1272))
        (PORT datad (523:523:523) (532:532:532))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector109\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (213:213:213))
        (PORT datab (1000:1000:1000) (993:993:993))
        (PORT datac (207:207:207) (267:267:267))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1723:1723:1723))
        (PORT d (1895:1895:1895) (1949:1949:1949))
        (PORT clrn (1944:1944:1944) (1915:1915:1915))
        (PORT sload (2043:2043:2043) (2031:2031:2031))
        (PORT ena (2767:2767:2767) (2813:2813:2813))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (SETUP sload (posedge clk) (77:77:77))
      (SETUP asdata (posedge clk) (77:77:77))
      (SETUP ena (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
      (HOLD sload (posedge clk) (89:89:89))
      (HOLD asdata (posedge clk) (89:89:89))
      (HOLD ena (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[42\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1403:1403:1403))
        (PORT datab (677:677:677) (721:721:721))
        (PORT datac (1326:1326:1326) (1356:1356:1356))
        (PORT datad (2062:2062:2062) (2078:2078:2078))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT asdata (470:470:470) (486:486:486))
        (PORT ena (1375:1375:1375) (1358:1358:1358))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1322:1322:1322) (1291:1291:1291))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[40\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (679:679:679))
        (PORT datab (611:611:611) (645:645:645))
        (PORT datad (1332:1332:1332) (1355:1355:1355))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1733:1733:1733))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1576:1576:1576) (1549:1549:1549))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector108\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1035:1035:1035))
        (PORT datab (227:227:227) (284:284:284))
        (PORT datac (1295:1295:1295) (1307:1307:1307))
        (PORT datad (495:495:495) (477:477:477))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector108\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1036:1036:1036))
        (PORT datab (236:236:236) (297:297:297))
        (PORT datac (497:497:497) (486:486:486))
        (PORT datad (1919:1919:1919) (1900:1900:1900))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1753:1753:1753))
        (PORT d (2272:2272:2272) (2316:2316:2316))
        (PORT clrn (1975:1975:1975) (1946:1946:1946))
        (PORT sload (2615:2615:2615) (2630:2630:2630))
        (PORT ena (2731:2731:2731) (2781:2781:2781))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (SETUP sload (posedge clk) (77:77:77))
      (SETUP asdata (posedge clk) (77:77:77))
      (SETUP ena (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
      (HOLD sload (posedge clk) (89:89:89))
      (HOLD asdata (posedge clk) (89:89:89))
      (HOLD ena (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[43\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (692:692:692))
        (PORT datab (1317:1317:1317) (1339:1339:1339))
        (PORT datac (1325:1325:1325) (1355:1355:1355))
        (PORT datad (1501:1501:1501) (1502:1502:1502))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1733:1733:1733))
        (PORT asdata (1272:1272:1272) (1243:1243:1243))
        (PORT ena (735:735:735) (736:736:736))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1744:1744:1744))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1322:1322:1322) (1291:1291:1291))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[41\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (635:635:635))
        (PORT datab (1087:1087:1087) (1123:1123:1123))
        (PORT datac (570:570:570) (601:601:601))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1725:1725:1725))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1416:1416:1416) (1411:1411:1411))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector107\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1082:1082:1082))
        (PORT datab (228:228:228) (285:285:285))
        (PORT datac (870:870:870) (891:891:891))
        (PORT datad (294:294:294) (292:292:292))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector107\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1561:1561:1561) (1569:1569:1569))
        (PORT datab (246:246:246) (304:304:304))
        (PORT datac (870:870:870) (892:892:892))
        (PORT datad (156:156:156) (175:175:175))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1723:1723:1723))
        (PORT d (1347:1347:1347) (1408:1408:1408))
        (PORT clrn (1944:1944:1944) (1915:1915:1915))
        (PORT sload (2395:2395:2395) (2351:2351:2351))
        (PORT ena (2774:2774:2774) (2833:2833:2833))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (SETUP sload (posedge clk) (77:77:77))
      (SETUP asdata (posedge clk) (77:77:77))
      (SETUP ena (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
      (HOLD sload (posedge clk) (89:89:89))
      (HOLD asdata (posedge clk) (89:89:89))
      (HOLD ena (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[44\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1356:1356:1356))
        (PORT datab (1115:1115:1115) (1132:1132:1132))
        (PORT datac (631:631:631) (681:681:681))
        (PORT datad (1340:1340:1340) (1363:1363:1363))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1302:1302:1302) (1271:1271:1271))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (548:548:548) (548:548:548))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1733:1733:1733))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (735:735:735) (736:736:736))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[42\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (858:858:858))
        (PORT datab (840:840:840) (870:870:870))
        (PORT datac (601:601:601) (640:640:640))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1729:1729:1729))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1393:1393:1393) (1381:1381:1381))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector106\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1299:1299:1299) (1318:1318:1318))
        (PORT datab (1327:1327:1327) (1330:1330:1330))
        (PORT datac (853:853:853) (875:875:875))
        (PORT datad (493:493:493) (505:505:505))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector106\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1090:1090:1090))
        (PORT datab (1330:1330:1330) (1333:1333:1333))
        (PORT datac (160:160:160) (181:181:181))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1723:1723:1723))
        (PORT d (2042:2042:2042) (2089:2089:2089))
        (PORT clrn (1944:1944:1944) (1915:1915:1915))
        (PORT sload (2395:2395:2395) (2351:2351:2351))
        (PORT ena (2774:2774:2774) (2833:2833:2833))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (SETUP sload (posedge clk) (77:77:77))
      (SETUP asdata (posedge clk) (77:77:77))
      (SETUP ena (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
      (HOLD sload (posedge clk) (89:89:89))
      (HOLD asdata (posedge clk) (89:89:89))
      (HOLD ena (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[45\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1348:1348:1348) (1374:1374:1374))
        (PORT datab (1113:1113:1113) (1129:1129:1129))
        (PORT datac (636:636:636) (686:686:686))
        (PORT datad (1034:1034:1034) (1055:1055:1055))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1733:1733:1733))
        (PORT asdata (866:866:866) (858:858:858))
        (PORT ena (735:735:735) (736:736:736))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1302:1302:1302) (1271:1271:1271))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[43\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (837:837:837) (866:866:866))
        (PORT datac (583:583:583) (618:618:618))
        (PORT datad (786:786:786) (803:803:803))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1729:1729:1729))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1393:1393:1393) (1381:1381:1381))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector105\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1312:1312:1312))
        (PORT datab (885:885:885) (906:906:906))
        (PORT datac (199:199:199) (256:256:256))
        (PORT datad (1285:1285:1285) (1287:1287:1287))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector105\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1044:1044:1044))
        (PORT datab (1320:1320:1320) (1322:1322:1322))
        (PORT datac (1051:1051:1051) (1065:1065:1065))
        (PORT datad (155:155:155) (174:174:174))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1723:1723:1723))
        (PORT d (1177:1177:1177) (1258:1258:1258))
        (PORT clrn (1944:1944:1944) (1915:1915:1915))
        (PORT sload (2043:2043:2043) (2031:2031:2031))
        (PORT ena (2767:2767:2767) (2813:2813:2813))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (SETUP sload (posedge clk) (77:77:77))
      (SETUP asdata (posedge clk) (77:77:77))
      (SETUP ena (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
      (HOLD sload (posedge clk) (89:89:89))
      (HOLD asdata (posedge clk) (89:89:89))
      (HOLD ena (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector104\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (700:700:700) (744:744:744))
        (PORT datac (1015:1015:1015) (1018:1018:1018))
        (PORT datad (226:226:226) (286:286:286))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector104\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (471:471:471))
        (PORT datab (705:705:705) (754:754:754))
        (PORT datac (569:569:569) (595:595:595))
        (PORT datad (499:499:499) (480:480:480))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1720:1720:1720))
        (PORT d (1784:1784:1784) (1837:1837:1837))
        (PORT clrn (1940:1940:1940) (1912:1912:1912))
        (PORT ena (2791:2791:2791) (2851:2851:2851))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (SETUP ena (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
      (HOLD ena (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector103\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (404:404:404))
        (PORT datab (698:698:698) (741:741:741))
        (PORT datad (225:225:225) (285:285:285))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector103\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (471:471:471))
        (PORT datab (704:704:704) (754:754:754))
        (PORT datac (570:570:570) (596:596:596))
        (PORT datad (312:312:312) (312:312:312))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1720:1720:1720))
        (PORT d (1524:1524:1524) (1551:1551:1551))
        (PORT clrn (1940:1940:1940) (1912:1912:1912))
        (PORT ena (2791:2791:2791) (2851:2851:2851))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (SETUP ena (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
      (HOLD ena (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector102\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (701:701:701) (744:744:744))
        (PORT datac (359:359:359) (401:401:401))
        (PORT datad (227:227:227) (286:286:286))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector102\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (471:471:471))
        (PORT datab (703:703:703) (752:752:752))
        (PORT datac (570:570:570) (596:596:596))
        (PORT datad (515:515:515) (501:501:501))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1752:1752:1752))
        (PORT d (2678:2678:2678) (2710:2710:2710))
        (PORT clrn (1974:1974:1974) (1945:1945:1945))
        (PORT ena (2716:2716:2716) (2766:2766:2766))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (SETUP ena (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
      (HOLD ena (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector101\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (787:787:787) (797:797:797))
        (PORT datad (664:664:664) (708:708:708))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector101\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (470:470:470))
        (PORT datab (706:706:706) (755:755:755))
        (PORT datac (296:296:296) (298:298:298))
        (PORT datad (536:536:536) (559:559:559))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1720:1720:1720))
        (PORT d (1277:1277:1277) (1315:1315:1315))
        (PORT clrn (1940:1940:1940) (1912:1912:1912))
        (PORT ena (2791:2791:2791) (2851:2851:2851))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (SETUP ena (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
      (HOLD ena (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector114\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (810:810:810))
        (PORT datab (379:379:379) (383:383:383))
        (PORT datac (597:597:597) (625:625:625))
        (PORT datad (201:201:201) (259:259:259))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|WideOr16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (474:474:474))
        (PORT datab (651:651:651) (695:695:695))
        (PORT datac (573:573:573) (599:599:599))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_bank\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1752:1752:1752))
        (PORT d (2646:2646:2646) (2670:2670:2670))
        (PORT clrn (1974:1974:1974) (1945:1945:1945))
        (PORT ena (2385:2385:2385) (2393:2393:2393))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (SETUP ena (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
      (HOLD ena (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector113\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (622:622:622))
        (PORT datab (378:378:378) (382:382:382))
        (PORT datac (597:597:597) (624:624:624))
        (PORT datad (204:204:204) (261:261:261))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_bank\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1752:1752:1752))
        (PORT d (1955:1955:1955) (2046:2046:2046))
        (PORT clrn (1974:1974:1974) (1945:1945:1945))
        (PORT ena (2385:2385:2385) (2393:2393:2393))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (SETUP ena (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
      (HOLD ena (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (434:434:434) (473:473:473))
        (PORT datad (380:380:380) (426:426:426))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|i_cmd\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1700:1700:1700))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1760:1760:1760) (1677:1677:1677))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (329:329:329))
        (PORT datab (388:388:388) (423:423:423))
        (PORT datac (1246:1246:1246) (1263:1263:1263))
        (PORT datad (414:414:414) (474:474:474))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector19\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (482:482:482))
        (PORT datab (628:628:628) (661:661:661))
        (PORT datac (231:231:231) (296:296:296))
        (PORT datad (244:244:244) (305:305:305))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector19\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (518:518:518))
        (PORT datab (391:391:391) (438:438:438))
        (PORT datac (378:378:378) (415:415:415))
        (PORT datad (392:392:392) (444:444:444))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector19\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (215:215:215))
        (PORT datab (189:189:189) (211:211:211))
        (PORT datac (164:164:164) (186:186:186))
        (PORT datad (526:526:526) (550:550:550))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_cmd\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1721:1721:1721))
        (PORT d (1730:1730:1730) (1805:1805:1805))
        (PORT aload (1958:1958:1958) (1937:1937:1937))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (posedge aload) q (595:595:595) (584:584:584))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_cmd\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1721:1721:1721))
        (PORT d (1586:1586:1586) (1643:1643:1643))
        (PORT aload (1958:1958:1958) (1937:1937:1937))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (posedge aload) q (595:595:595) (584:584:584))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_cmd\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1716:1716:1716))
        (PORT d (2129:2129:2129) (2239:2239:2239))
        (PORT aload (1953:1953:1953) (1933:1933:1933))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (posedge aload) q (595:595:595) (584:584:584))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_cmd\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1723:1723:1723))
        (PORT d (1829:1829:1829) (1893:1893:1893))
        (PORT aload (1961:1961:1961) (1939:1939:1939))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (posedge aload) q (595:595:595) (584:584:584))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|comb\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (816:816:816) (838:838:838))
        (PORT datac (339:339:339) (359:359:359))
        (PORT datad (1103:1103:1103) (1126:1126:1126))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1156:1156:1156) (1150:1150:1150))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1157:1157:1157) (1165:1165:1165))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[32\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (680:680:680))
        (PORT datab (629:629:629) (676:676:676))
        (PORT datad (1329:1329:1329) (1351:1351:1351))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_dqm\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1733:1733:1733))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1576:1576:1576) (1549:1549:1549))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector150\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (323:323:323))
        (PORT datab (1944:1944:1944) (1927:1927:1927))
        (PORT datac (1294:1294:1294) (1305:1305:1305))
        (PORT datad (196:196:196) (250:250:250))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_dqm\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1753:1753:1753))
        (PORT d (2450:2450:2450) (2481:2481:2481))
        (PORT clrn (1975:1975:1975) (1946:1946:1946))
        (PORT ena (2371:2371:2371) (2381:2381:2381))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (SETUP ena (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
      (HOLD ena (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|comb\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (390:390:390))
        (PORT datac (804:804:804) (828:828:828))
        (PORT datad (1101:1101:1101) (1123:1123:1123))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1157:1157:1157) (1165:1165:1165))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT asdata (472:472:472) (489:489:489))
        (PORT ena (1156:1156:1156) (1150:1150:1150))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[33\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (985:985:985))
        (PORT datab (831:831:831) (857:857:857))
        (PORT datad (1338:1338:1338) (1361:1361:1361))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_dqm\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1733:1733:1733))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1576:1576:1576) (1549:1549:1549))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector149\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (428:428:428))
        (PORT datab (1948:1948:1948) (1931:1931:1931))
        (PORT datac (1299:1299:1299) (1312:1312:1312))
        (PORT datad (156:156:156) (176:176:176))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_dqm\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1753:1753:1753))
        (PORT d (2438:2438:2438) (2520:2520:2520))
        (PORT clrn (1975:1975:1975) (1946:1946:1946))
        (PORT ena (2371:2371:2371) (2381:2381:2381))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (SETUP ena (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
      (HOLD ena (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|comb\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (830:830:830))
        (PORT datac (335:335:335) (354:354:354))
        (PORT datad (1100:1100:1100) (1122:1122:1122))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1157:1157:1157) (1165:1165:1165))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (160:160:160) (180:180:180))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1156:1156:1156) (1150:1150:1150))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[34\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (808:808:808))
        (PORT datab (1086:1086:1086) (1122:1122:1122))
        (PORT datad (570:570:570) (604:604:604))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_dqm\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1725:1725:1725))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1416:1416:1416) (1411:1411:1411))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector148\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1559:1559:1559) (1568:1568:1568))
        (PORT datab (355:355:355) (394:394:394))
        (PORT datac (1047:1047:1047) (1047:1047:1047))
        (PORT datad (156:156:156) (176:176:176))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_dqm\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1749:1749:1749))
        (PORT d (2727:2727:2727) (2744:2744:2744))
        (PORT clrn (1971:1971:1971) (1942:1942:1942))
        (PORT ena (2388:2388:2388) (2396:2396:2396))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (SETUP ena (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
      (HOLD ena (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|comb\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (781:781:781) (807:807:807))
        (PORT datac (337:337:337) (356:356:356))
        (PORT datad (1101:1101:1101) (1124:1124:1124))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_1\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1733:1733:1733))
        (PORT asdata (857:857:857) (856:856:856))
        (PORT ena (735:735:735) (736:736:736))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|entry_0\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1742:1742:1742))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1157:1157:1157) (1165:1165:1165))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|the_compression_sdram_controller_input_efifo_module\|rd_data\[35\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (389:389:389) (422:422:422))
        (PORT datac (774:774:774) (795:795:795))
        (PORT datad (1333:1333:1333) (1356:1356:1356))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|active_dqm\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1733:1733:1733))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1576:1576:1576) (1549:1549:1549))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE u0\|sdram_controller\|Selector147\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1348:1348:1348))
        (PORT datab (1948:1948:1948) (1932:1932:1932))
        (PORT datac (327:327:327) (360:360:360))
        (PORT datad (157:157:157) (176:176:176))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|sdram_controller\|m_dqm\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1753:1753:1753))
        (PORT d (2260:2260:2260) (2295:2295:2295))
        (PORT clrn (1975:1975:1975) (1946:1946:1946))
        (PORT ena (2371:2371:2371) (2381:2381:2381))
        (IOPATH (posedge clk) q (688:688:688) (677:677:677))
        (IOPATH (negedge clrn) q (811:811:811) (800:800:800))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (SETUP ena (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (89:89:89))
      (HOLD ena (posedge clk) (89:89:89))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (239:239:239) (298:298:298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (890:890:890) (938:938:938))
      )
    )
  )
)
