// Copyright lowRISC contributors (OpenTitan project).
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
// clang-format off
${gencmd}
<%
irq_peripheral_names = sorted({p.name for p in helper.irq_peripherals})
has_csrng = "csrng" in irq_peripheral_names
csrng_index = irq_peripheral_names.index("csrng") if has_csrng else None

# For some rv_timer DIFs, tha hart argument follows the instance handle.
def args(p):
    extra_arg = ", kHart" if p.name == "rv_timer" else ""
    return f"&{p.inst_name}{extra_arg}"
%>\
#include <limits.h>

// This test should avoid otp_ctrl interrupts in rom_ext, since the rom
// extension configures CSR accesses to OTP and AST to become illegal.
//
// This test is getting too big so we need to split it up. To do so,
// each peripheral is given an ID (according to their alphabetical order)
// and we define TEST_MIN_IRQ_PERIPHERAL and TEST_MAX_IRQ_PERIPHERAL to
// choose which ones are being tested.

#ifndef TEST_MIN_IRQ_PERIPHERAL
#define TEST_MIN_IRQ_PERIPHERAL 0
#endif

#ifndef TEST_MAX_IRQ_PERIPHERAL
#define TEST_MAX_IRQ_PERIPHERAL ${len(irq_peripheral_names)}
#endif

#include "sw/device/lib/arch/boot_stage.h"
#include "sw/device/lib/base/csr.h"
#include "sw/device/lib/base/mmio.h"
% for n in sorted(irq_peripheral_names + ["rv_plic"]):
#include "sw/device/lib/dif/dif_${n}.h"
% endfor
#include "sw/device/lib/runtime/ibex.h"
#include "sw/device/lib/runtime/irq.h"
#include "sw/device/lib/runtime/log.h"
#include "sw/device/lib/testing/test_framework/check.h"
#include "sw/device/lib/testing/rv_plic_testutils.h"
#include "sw/device/lib/testing/test_framework/ottf_main.h"
#include "sw/device/lib/testing/test_framework/status.h"
#include "hw/top_${top["name"]}/sw/autogen/top_${top["name"]}.h"

% for p in helper.irq_peripherals:
<%
  i = irq_peripheral_names.index(p.name)
%>\
% if i == csrng_index:
// TODO(lowrisc/opentitan#20747) Adjust csrng special handling once this is
// fixed.
static dif_${p.name}_t ${p.inst_name};
% else:
#if TEST_MIN_IRQ_PERIPHERAL <= ${i} && ${i} < TEST_MAX_IRQ_PERIPHERAL
static dif_${p.name}_t ${p.inst_name};
#endif
% endif

% endfor
static dif_rv_plic_t plic;
static const top_${top["name"]}_plic_target_t kHart = kTop${top["name"].capitalize()}PlicTargetIbex0;

/**
 * Flag indicating which peripheral is under test.
 *
 * Declared volatile because it is referenced in the main program flow as well
 * as the ISR.
 */
static volatile top_${top["name"]}_plic_peripheral_t peripheral_expected;

/**
 * Flags indicating the IRQ expected to have triggered and serviced within the
 * peripheral.
 *
 * Declared volatile because it is referenced in the main program flow as well
 * as the ISR.
 */

% for i, n in enumerate(irq_peripheral_names):
#if TEST_MIN_IRQ_PERIPHERAL <= ${i} && ${i} < TEST_MAX_IRQ_PERIPHERAL
static volatile dif_${n}_irq_t ${n}_irq_expected;
static volatile dif_${n}_irq_t ${n}_irq_serviced;
#endif

% endfor

% if has_csrng:
#if TEST_MIN_IRQ_PERIPHERAL <= ${csrng_index} < TEST_MAX_IRQ_PERIPHERAL
static volatile bool allow_csrng_irq = true;
#else
static volatile bool allow_csrng_irq = false;
#endif
% endif

/**
 * Provides external IRQ handling for this test.
 *
 * This function overrides the default OTTF external ISR.
 *
 * For each IRQ, it performs the following:
 * 1. Claims the IRQ fired (finds PLIC IRQ index).
 * 2. Checks that the index belongs to the expected peripheral.
 * 3. Checks that the correct and the only IRQ from the expected peripheral
 *    triggered.
 * 4. Clears the IRQ at the peripheral.
 * 5. Completes the IRQ service at PLIC.
 */
void ottf_external_isr(uint32_t *exc_info) {
  dif_rv_plic_irq_id_t plic_irq_id;
  CHECK_DIF_OK(dif_rv_plic_irq_claim(&plic, kHart, &plic_irq_id));

  top_${top["name"]}_plic_peripheral_t peripheral = (top_${top["name"]}_plic_peripheral_t)
      top_${top["name"]}_plic_interrupt_for_peripheral[plic_irq_id];
% if has_csrng:
  // TODO(lowrisc/opentitan#20747) Adjust code once this issue is fixed.
  if (allow_csrng_irq && kBootStage == kBootStageOwner &&
      peripheral != peripheral_expected &&
      peripheral == kTop${top["name"].capitalize()}PlicPeripheralCsrng) {
    dif_csrng_irq_t irq = (dif_csrng_irq_t)(
        plic_irq_id -
        (dif_rv_plic_irq_id_t)kTop${top["name"].capitalize()}PlicIrqIdCsrngCsCmdReqDone);

    dif_csrng_irq_state_snapshot_t snapshot;
    CHECK_DIF_OK(dif_csrng_irq_get_state(&csrng, &snapshot));
    CHECK(snapshot == (dif_csrng_irq_state_snapshot_t)(1 << irq),
          "Only csrng IRQ %d expected to fire. Actual interrupt status = %x",
          irq, snapshot);

    // TODO: Check Interrupt type then clear INTR_TEST if needed.
    CHECK_DIF_OK(dif_csrng_irq_force(&csrng, irq, false));
    CHECK_DIF_OK(dif_csrng_irq_acknowledge(&csrng, irq));
% else:
  if (false) {
% endif
  } else {
    CHECK(peripheral == peripheral_expected,
          "Interrupt from incorrect peripheral: exp = %d, obs = %d",
          peripheral_expected, peripheral);

    switch (peripheral) {
    % for p in helper.irq_peripherals:
<%
  i = irq_peripheral_names.index(p.name)
%>\
#if TEST_MIN_IRQ_PERIPHERAL <= ${i} && ${i} < TEST_MAX_IRQ_PERIPHERAL
      case ${p.plic_name}: {
        dif_${p.name}_irq_t irq = (dif_${p.name}_irq_t)(
            plic_irq_id -
            (dif_rv_plic_irq_id_t)${p.plic_start_irq});
      % if i == csrng_index:
        // This special handling of CSRNG is because it is configured
        // to constantly generate interrupts. There may be better ways
        // to configure the entropy complex so it is less noisy.
        // TODO(lowrisc/opentitan#20747) Adjust code once this is fixed.
        if (kBootStage != kBootStageOwner) {
          CHECK(irq == ${p.name}_irq_expected,
                "Incorrect ${p.inst_name} IRQ triggered: exp = %d, obs = %d",
                ${p.name}_irq_expected, irq);
        }
      % else:
        CHECK(irq == ${p.name}_irq_expected,
              "Incorrect ${p.inst_name} IRQ triggered: exp = %d, obs = %d",
              ${p.name}_irq_expected, irq);
      % endif
        ${p.name}_irq_serviced = irq;

        dif_${p.name}_irq_state_snapshot_t snapshot;
        CHECK_DIF_OK(dif_${p.name}_irq_get_state(${args(p)}, &snapshot));
        CHECK(snapshot == (dif_${p.name}_irq_state_snapshot_t)(1 << irq),
              "Only ${p.inst_name} IRQ %d expected to fire. Actual interrupt "
              "status = %x",
              irq, snapshot);

        // TODO: Check Interrupt type then clear INTR_TEST if needed.
        CHECK_DIF_OK(dif_${p.name}_irq_force(&${p.inst_name}, irq, false));
        CHECK_DIF_OK(dif_${p.name}_irq_acknowledge(&${p.inst_name}, irq));
        break;
      }
#endif

    % endfor
      default:
        LOG_FATAL("ISR is not implemented!");
        test_status_set(kTestStatusFailed);
    }
  }
  // Complete the IRQ at PLIC.
  CHECK_DIF_OK(dif_rv_plic_irq_complete(&plic, kHart, plic_irq_id));
}

/**
 * Initializes the handles to all peripherals.
 */
static void peripherals_init(void) {
  mmio_region_t base_addr;

  % for p in helper.irq_peripherals:
<%
  i = irq_peripheral_names.index(p.name)
%>\
#if TEST_MIN_IRQ_PERIPHERAL <= ${i} && ${i} < TEST_MAX_IRQ_PERIPHERAL
  base_addr = mmio_region_from_addr(${p.base_addr_name});
  CHECK_DIF_OK(dif_${p.name}_init(base_addr, &${p.inst_name}));
#endif

  % endfor
  base_addr = mmio_region_from_addr(TOP_${top["name"].upper()}_RV_PLIC_BASE_ADDR);
  CHECK_DIF_OK(dif_rv_plic_init(base_addr, &plic));
}

/**
 * Clears pending IRQs in all peripherals.
 */
static void peripheral_irqs_clear(void) {
  % for p in helper.irq_peripherals:
<%
  indent = ""
  i = irq_peripheral_names.index(p.name)
%>\
#if TEST_MIN_IRQ_PERIPHERAL <= ${i} && ${i} < TEST_MAX_IRQ_PERIPHERAL
  % if p.inst_name == "otp_ctrl":
<%
  indent = "  "
%>\
  if (kBootStage != kBootStageOwner) {
  % endif
  ${indent}CHECK_DIF_OK(dif_${p.name}_irq_acknowledge_all(${args(p)}));
  % if p.inst_name == "otp_ctrl":
  }
  % endif
#endif
${"" if loop.last else "\n"}\
  % endfor
}

/**
 * Enables all IRQs in all peripherals.
 */
static void peripheral_irqs_enable(void) {
  % for i, n in enumerate(irq_peripheral_names):
<%
  if n == "aon_timer": continue
%>\
#if TEST_MIN_IRQ_PERIPHERAL <= ${i} && ${i} < TEST_MAX_IRQ_PERIPHERAL
  dif_${n}_irq_state_snapshot_t ${n}_irqs =
      (dif_${n}_irq_state_snapshot_t)UINT_MAX;
#endif

  % endfor
  % for p in helper.irq_peripherals:
<%
  if p.name == "aon_timer": continue
  i = irq_peripheral_names.index(p.name)
%>\
#if TEST_MIN_IRQ_PERIPHERAL <= ${i} && ${i} < TEST_MAX_IRQ_PERIPHERAL
<%
  indent = ""
%>\
  % if p.inst_name == "uart0":
<%
  indent = "  "
%>\
  // lowrisc/opentitan#8656: Skip UART0 in non-DV setups due to interference
  // from the logging facility.
  if (kDeviceType == kDeviceSimDV) {
  % endif
  % if p.inst_name == "otp_ctrl":
<%
  indent = "  "
%>\
  if (kBootStage != kBootStageOwner) {
  % endif
  ${indent}CHECK_DIF_OK(
  ${indent}    dif_${p.name}_irq_restore_all(${args(p)}, &${p.name}_irqs));
  % if p.inst_name == "uart0" or p.inst_name == "otp_ctrl":
  }
  % endif
#endif
${"" if loop.last else "\n"}\
  % endfor
}

/**
 * Triggers all IRQs in all peripherals one by one.
 *
 * Walks through all instances of all peripherals and triggers an interrupt one
 * by one, by forcing with the `intr_test` CSR. On trigger, the CPU instantly
 * jumps into the ISR. The main flow of execution thus proceeds to check that
 * the correct IRQ was serviced immediately. The ISR, in turn checks if the
 * expected IRQ from the expected peripheral triggered.
 */
static void peripheral_irqs_trigger(void) {
  % for p in helper.irq_peripherals:
<%
  i = irq_peripheral_names.index(p.name)
%>\
#if TEST_MIN_IRQ_PERIPHERAL <= ${i} && ${i} < TEST_MAX_IRQ_PERIPHERAL
<%
  indent = ""
%>\
  % if p.inst_name == "uart0" or p.name == "aon_timer":
<%
  indent = "  "
%>\
  // lowrisc/opentitan#8656: Skip UART0 in non-DV setups due to interference
  // from the logging facility.
  // aon_timer may generate a NMI instead of a PLIC IRQ depending on the ROM.
  // Since there are other tests covering this already, we just skip this for
  // non-DV setups.
  if (kDeviceType == kDeviceSimDV) {
  % endif
  % if p.inst_name == "otp_ctrl":
<%
  indent = "  "
%>\
  // Skip OTP_CTRL in boot stage owner since ROM_EXT configures all accesses
  // to OTP_CTRL and AST to be illegal.
  if (kBootStage != kBootStageOwner) {
  % endif
  ${indent}peripheral_expected = ${p.plic_name};
  ${indent}for (dif_${p.name}_irq_t irq = ${p.start_irq};
  ${indent}     irq <= ${p.end_irq}; ++irq) {
  ${indent}  ${p.name}_irq_expected = irq;
  ${indent}  LOG_INFO("Triggering ${p.inst_name} IRQ %d.", irq);
  ${indent}  CHECK_DIF_OK(dif_${p.name}_irq_force(&${p.inst_name}, irq, true));

  ${indent}  // This avoids a race where *irq_serviced is read before
  ${indent}  // entering the ISR.
  ${indent}  IBEX_SPIN_FOR(${p.name}_irq_serviced == irq, 1);
  ${indent}  LOG_INFO("IRQ %d from ${p.inst_name} is serviced.", irq);
  ${indent}}
  % if p.inst_name == "uart0" or p.name == "aon_timer" or p.name == "otp_ctrl":
  }
  % endif
#endif
${"" if loop.last else "\n"}\
  % endfor
}

/**
 * Checks that the target ID corresponds to the ID of the hart on which
 * this test is executed on. This check is meant to be used in a
 * single-hart system only.
 */
static void check_hart_id(uint32_t exp_hart_id) {
  uint32_t act_hart_id;
  CSR_READ(CSR_REG_MHARTID, &act_hart_id);
  CHECK(act_hart_id == exp_hart_id, "Processor has unexpected HART ID.");
}

OTTF_DEFINE_TEST_CONFIG();

bool test_main(void) {
  irq_global_ctrl(true);
  irq_external_ctrl(true);
  peripherals_init();
  check_hart_id((uint32_t)kHart);
  rv_plic_testutils_irq_range_enable(
      &plic, kHart, kTop${top["name"].capitalize()}PlicIrqIdNone + 1, kTop${top["name"].capitalize()}PlicIrqIdLast);
  peripheral_irqs_clear();
  peripheral_irqs_enable();
  peripheral_irqs_trigger();
  return true;
}

// clang-format on
