device {
	name = "ATmega406"
	prog_size = 0xa000
	eeprom_size = 0x0200
	ram_size = 0x0800
	ram_start = 0x0100
}

interrupts {
	RESET = 0x00            ; External Pin, Power-on Reset, Brown-out Reset and Watchdog Reset
	BPINT = 0x01            ; Battery Protection Interrupt
	INT0 = 0x02             ; External Interrupt Request 0
	INT1 = 0x03             ; External Interrupt Request 1
	INT2 = 0x04             ; External Interrupt Request 2
	INT3 = 0x05             ; External Interrupt Request 3
	PCINT0 = 0x06           ; Pin Change Interrupt 0
	PCINT1 = 0x07           ; Pin Change Interrupt 1
	WDT = 0x08              ; Watchdog Timeout Interrupt
	WAKE_UP = 0x09          ; Wakeup timer overflow
	TIM1_COMP = 0x0a        ; Timer/Counter 1 Compare Match
	TIM1_OVF = 0x0b         ; Timer/Counter 1 Overflow
	TIM0_COMPA = 0x0c       ; Timer/Counter0 Compare A Match
	TIM0_COMPB = 0x0d       ; Timer/Counter0 Compare B Match
	TIM0_OVF = 0x0e         ; Timer/Counter0 Overflow
	TWI_BUS_CD = 0x0f       ; Two-Wire Bus Connect/Disconnect
	TWI = 0x10              ; Two-Wire Serial Interface
	VADC = 0x11             ; Voltage ADC Conversion Complete
	CCADC_CONV = 0x12       ; Coulomb Counter ADC Conversion Complete
	CCADC_REG_CUR = 0x13    ; Coloumb Counter ADC Regular Current
	CCADC_ACC = 0x14        ; Coloumb Counter ADC Accumulator
	EE_READY = 0x15         ; EEPROM Ready
	SPM_READY = 0x16        ; Store Program Memory Ready
}

registers {
	PINA(0x00)              ; Port A Input Pins
	DDRA(0x01)              ; Port A Data Direction Register
	PORTA(0x02)             ; Port A Data Register
	PINB(0x03)              ; Port B Input Pins
	DDRB(0x04)              ; Port B Data Direction Register
	PORTB(0x05)             ; Port B Data Register
	PORTC(0x08)             ; Port C Data Register
	PIND(0x09)              ; Input Pins, Port D
	DDRD(0x0a)              ; Data Direction Register, Port D
	PORTD(0x0b)             ; Data Register, Port D
	TIFR0(0x15) {           ; Timer/Counter Interrupt Flag register
		TOV0 = 0                ; Overflow Flag
		OCF0A = 1               ; Output Compare Flag
		OCF0B = 2               ; Output Compare Flag
	}
	TIFR1(0x16) {           ; Timer/Counter Interrupt Flag register
		TOV1 = 0                ; Timer/Counter1 Overflow Flag
		OCF1A = 1               ; Timer/Counter1 Output Compare Flag A
	}
	PCIFR(0x1b) {           ; Pin Change Interrupt Flag Register
		PCIF0 = 0               ; Pin Change Interrupt Flags bit 0
		PCIF1 = 1               ; Pin Change Interrupt Flags bit 1
	}
	EIFR(0x1c) {            ; External Interrupt Flag Register
		INTF0 = 0               ; External Interrupt Flags bit 0
		INTF1 = 1               ; External Interrupt Flags bit 1
		INTF2 = 2               ; External Interrupt Flags bit 2
		INTF3 = 3               ; External Interrupt Flags bit 3
	}
	EIMSK(0x1d) {           ; External Interrupt Mask Register
		INT0 = 0                ; External Interrupt Request 1 Enable bit 0
		INT1 = 1                ; External Interrupt Request 1 Enable bit 1
		INT2 = 2                ; External Interrupt Request 1 Enable bit 2
		INT3 = 3                ; External Interrupt Request 1 Enable bit 3
	}
	GPIOR0(0x1e)            ; General Purpose IO Register 0
	EECR(0x1f) {            ; EEPROM Control Register
		EERE = 0                ; EEPROM Read Enable
		EEPE = 1                ; EEPROM Programming Enable
		EEMPE = 2               ; EEPROM Master Programming Enable
		EERIE = 3               ; EEPROM Ready Interrupt Enable
		EEPM0 = 4               ; EEPROM Programming Mode Bits bit 0
		EEPM1 = 5               ; EEPROM Programming Mode Bits bit 1
	}
	EEDR(0x20)              ; EEPROM Data Register
	EEAR(0x21, 0x22)        ; EEPROM Address Register  Bytes
	GTCCR(0x23) {           ; General Timer/Counter Control Register
		PSRSYNC = 0             ; Prescaler Reset
		TSM = 7                 ; Timer/Counter Synchronization Mode
	}
	TCCR0A(0x24) {          ; Timer/Counter0 Control Register
		WGM00 = 0               ; Clock Select0 bits bit 0
		WGM01 = 1               ; Clock Select0 bits bit 1
		COM0B0 = 4              ; 
		COM0B1 = 5              ; 
		COM0A0 = 6              ; Force Output Compare bit 0
		COM0A1 = 7              ; Force Output Compare bit 1
	}
	TCCR0B(0x25) {          ; Timer/Counter0 Control Register
		CS00 = 0                ; Clock Select0 bits bit 0
		CS01 = 1                ; Clock Select0 bits bit 1
		CS02 = 2                ; Clock Select0 bits bit 2
		WGM02 = 3               ; 
		FOC0B = 6               ; Waveform Generation Mode
		FOC0A = 7               ; Force Output Compare
	}
	TCNT0(0x26)             ; Timer Counter 0
	OCR0A(0x27) {           ; Output compare Register A
		OCR0A0 = 0              ; 
		OCR0A1 = 1              ; 
		OCR0A2 = 2              ; 
		OCR0A3 = 3              ; 
		OCR0A4 = 4              ; 
		OCR0A5 = 5              ; 
		OCR0A6 = 6              ; 
		OCR0A7 = 7              ; 
	}
	OCR0B(0x28) {           ; Output compare Register B
		OCR0B0 = 0              ; 
		OCR0B1 = 1              ; 
		OCR0B2 = 2              ; 
		OCR0B3 = 3              ; 
		OCR0B4 = 4              ; 
		OCR0B5 = 5              ; 
		OCR0B6 = 6              ; 
		OCR0B7 = 7              ; 
	}
	GPIOR1(0x2a)            ; General Purpose IO Register 1
	GPIOR2(0x2b)            ; General Purpose IO Register 2
	SMCR(0x33) {            ; Sleep Mode Control Register
		SE = 0                  ; Sleep Enable
		SM0 = 1                 ; Sleep Mode Select bits bit 0
		SM1 = 2                 ; Sleep Mode Select bits bit 1
		SM2 = 3                 ; Sleep Mode Select bits bit 2
	}
	MCUSR(0x34) {           ; MCU Status Register
		PORF = 0                ; Power-on reset flag
		EXTRF = 1               ; External Reset Flag
		BODRF = 2               ; Brown-out Reset Flag
		WDRF = 3                ; Watchdog Reset Flag
		JTRF = 4                ; JTAG Reset Flag
	}
	MCUCR(0x35) {           ; MCU Control Register
		IVCE = 0                ; Interrupt Vector Change Enable
		IVSEL = 1               ; Interrupt Vector Select
		PUD = 4                 ; Pull-up disable
		JTD = 7                 ; JTAG Disable
	}
	SPMCSR(0x37) {          ; Store Program Memory Control Register
		SPMEN = 0               ; Store Program Memory Enable
		PGERS = 1               ; Page Erase
		PGWRT = 2               ; Page Write
		BLBSET = 3              ; Boot Lock Bit Set
		RWWSRE = 4              ; Read While Write section read enable
		SIGRD = 5               ; Signature Row Read
		RWWSB = 6               ; Read While Write Section Busy
		SPMIE = 7               ; SPM Interrupt Enable
	}
	SP(0x3d, 0x3e)          ; Stack Pointer 
	SREG(0x3f) {            ; Status Register
		C = 0                   ; Carry Flag
		Z = 1                   ; Zero Flag
		N = 2                   ; Negative Flag
		V = 3                   ; Two's Complement Overflow Flag
		S = 4                   ; Sign Bit
		H = 5                   ; Half Carry Flag
		T = 6                   ; Bit Copy Storage
		I = 7                   ; Global Interrupt Enable
	}
	WDTCSR(0x60) {          ; Watchdog Timer Control Register
		WDP0 = 0                ; Watchdog Timer Prescaler Bits bit 0
		WDP1 = 1                ; Watchdog Timer Prescaler Bits bit 1
		WDP2 = 2                ; Watchdog Timer Prescaler Bits bit 2
		WDE = 3                 ; Watch Dog Enable
		WDCE = 4                ; Watchdog Change Enable
		WDP3 = 5                ; Watchdog Timer Prescaler Bits bit 3
		WDIE = 6                ; Watchdog Timeout Interrupt Enable
		WDIF = 7                ; Watchdog Timeout Interrupt Flag
	}
	WUTCSR(0x62) {          ; Wake-up Timer Control Register
		WUTP0 = 0               ; Wake-up Timer Prescaler Bits bit 0
		WUTP1 = 1               ; Wake-up Timer Prescaler Bits bit 1
		WUTP2 = 2               ; Wake-up Timer Prescaler Bits bit 2
		WUTE = 3                ; Wake-up Timer Enable
		WUTR = 4                ; Wake-up Timer Reset
		WUTCF = 5               ; Wake-up timer Calibration Flag
		WUTIE = 6               ; Wake-up Timer Interrupt Enable
		WUTIF = 7               ; Wake-up Timer Interrupt Flag
	}
	PRR0(0x64) {            ; Power Reduction Register 0
		PRVADC = 0              ; Power Reduction V-ADC
		PRTIM0 = 1              ; Power Reduction Timer/Counter0
		PRTIM1 = 2              ; Power Reduction Timer/Counter1
		PRTWI = 3               ; Power Reduction TWI
	}
	FOSCCAL(0x66)           ; Fast Oscillator Calibration Value
	PCICR(0x68) {           ; Pin Change Interrupt Control Register
		PCIE0 = 0               ; Pin Change Interrupt Enables bit 0
		PCIE1 = 1               ; Pin Change Interrupt Enables bit 1
	}
	EICRA(0x69) {           ; External Interrupt Control Register
		ISC00 = 0               ; External Interrupt Sense Control 0 Bits bit 0
		ISC01 = 1               ; External Interrupt Sense Control 0 Bits bit 1
		ISC10 = 2               ; External Interrupt Sense Control 1 Bits bit 0
		ISC11 = 3               ; External Interrupt Sense Control 1 Bits bit 1
		ISC20 = 4               ; External Interrupt Sense Control 2 Bits bit 0
		ISC21 = 5               ; External Interrupt Sense Control 2 Bits bit 1
		ISC30 = 6               ; External Interrupt Sense Control 3 Bits bit 0
		ISC31 = 7               ; External Interrupt Sense Control 3 Bits bit 1
	}
	PCMSK0(0x6b)            ; Pin Change Enable Mask Register 0
	PCMSK1(0x6c)            ; Pin Change Enable Mask Register 1
	TIMSK0(0x6e) {          ; Timer/Counter Interrupt Mask Register
		TOIE0 = 0               ; Overflow Interrupt Enable
		OCIE0A = 1              ; Output Compare Interrupt Enable
		OCIE0B = 2              ; Output Compare Interrupt Enable
	}
	TIMSK1(0x6f) {          ; Timer/Counter Interrupt Mask Register
		TOIE1 = 0               ; Timer/Counter1 Overflow Interrupt Enable
		OCIE1A = 1              ; Timer/Counter1 Output Compare Interrupt Enable
	}
	VADC(0x78, 0x79)        ; VADC Data Register  Bytes
	VADCSR(0x7a) {          ; The VADC Control and Status register
		VADCCIE = 0             ; VADC Conversion Complete Interrupt Enable
		VADCCIF = 1             ; VADC Conversion Complete Interrupt Flag
		VADSC = 2               ; VADC Satrt Conversion
		VADEN = 3               ; VADC Enable
	}
	VADMUX(0x7c) {          ; The VADC multiplexer Selection Register
		VADMUX0 = 0             ; Analog Channel and Gain Selection Bits bit 0
		VADMUX1 = 1             ; Analog Channel and Gain Selection Bits bit 1
		VADMUX2 = 2             ; Analog Channel and Gain Selection Bits bit 2
		VADMUX3 = 3             ; Analog Channel and Gain Selection Bits bit 3
	}
	DIDR0(0x7e)             ; Digital Input Disable Register
	TCCR1B(0x81) {          ; Timer/Counter1 Control Register B
		CS10 = 0                ; Clock Select1 bits bit 0
		CS11 = 1                ; Clock Select1 bits bit 1
		CS12 = 2                ; Clock Select1 bits bit 2
		CTC1 = 3                ; Clear Timer/Counter on Compare Match
	}
	TCNT1(0x84, 0x85)       ; Timer Counter 1  Bytes
	OCR1AL(0x88)            ; Output Compare Register 1A Low byte
	OCR1AH(0x89)            ; Output Compare Register 1A High byte
	TWBR(0xb8)              ; TWI Bit Rate register
	TWSR(0xb9) {            ; TWI Status Register
		TWPS0 = 0               ; TWI Prescaler bit 0
		TWPS1 = 1               ; TWI Prescaler bit 1
		TWS0 = 3                ; TWI Status bit 0
		TWS1 = 4                ; TWI Status bit 1
		TWS2 = 5                ; TWI Status bit 2
		TWS3 = 6                ; TWI Status bit 3
		TWS4 = 7                ; TWI Status bit 4
	}
	TWAR(0xba) {            ; TWI (Slave) Address register
		TWGCE = 0               ; TWI General Call Recognition Enable Bit
		TWA0 = 1                ; TWI (Slave) Address register Bits bit 0
		TWA1 = 2                ; TWI (Slave) Address register Bits bit 1
		TWA2 = 3                ; TWI (Slave) Address register Bits bit 2
		TWA3 = 4                ; TWI (Slave) Address register Bits bit 3
		TWA4 = 5                ; TWI (Slave) Address register Bits bit 4
		TWA5 = 6                ; TWI (Slave) Address register Bits bit 5
		TWA6 = 7                ; TWI (Slave) Address register Bits bit 6
	}
	TWDR(0xbb)              ; TWI Data register
	TWCR(0xbc) {            ; TWI Control Register
		TWIE = 0                ; TWI Interrupt Enable
		TWEN = 2                ; TWI Enable Bit
		TWWC = 3                ; TWI Write Collition Flag
		TWSTO = 4               ; TWI Stop Condition Bit
		TWSTA = 5               ; TWI Start Condition Bit
		TWEA = 6                ; TWI Enable Acknowledge Bit
		TWINT = 7               ; TWI Interrupt Flag
	}
	TWAMR(0xbd) {           ; TWI (Slave) Address Mask Register
		TWAM0 = 1               ; 
		TWAM1 = 2               ; 
		TWAM2 = 3               ; 
		TWAM3 = 4               ; 
		TWAM4 = 5               ; 
		TWAM5 = 6               ; 
		TWAM6 = 7               ; 
	}
	TWBCSR(0xbe) {          ; TWI Bus Control and Status Register
		TWBCIP = 0              ; TWI Bus Connect/Disconnect Interrupt Polarity
		TWBDT0 = 1              ; TWI Bus Disconnect Time-out Period bit 0
		TWBDT1 = 2              ; TWI Bus Disconnect Time-out Period bit 1
		TWBCIE = 6              ; TWI Bus Connect/Disconnect Interrupt Enable
		TWBCIF = 7              ; TWI Bus Connect/Disconnect Interrupt Flag
	}
	CCSR(0xc0) {            ; Clock Control and Status Register
		ACS = 0                 ; Asynchronous Clock Select
		XOE = 1                 ; 32 kHz Crystal Oscillator Enable
	}
	BGCCR(0xd0) {           ; Bandgap Calibration Register
		BGCC0 = 0               ; BG Calibration of PTAT Current Bits bit 0
		BGCC1 = 1               ; BG Calibration of PTAT Current Bits bit 1
		BGCC2 = 2               ; BG Calibration of PTAT Current Bits bit 2
		BGCC3 = 3               ; BG Calibration of PTAT Current Bits bit 3
		BGCC4 = 4               ; BG Calibration of PTAT Current Bits bit 4
		BGCC5 = 5               ; BG Calibration of PTAT Current Bits bit 5
		BGD = 7                 ; Setting the BGD bit to one will disable the bandgap voltage reference. This bit must be cleared before enabling CC-ADC or V-ADC, and must remain unset while either ADC is enabled.
	}
	BGCRR(0xd1)             ; Bandgap Calibration of Resistor Ladder
	CADAC0(0xe0)            ; ADC Accumulate Current
	CADAC1(0xe1)            ; ADC Accumulate Current
	CADAC2(0xe2)            ; ADC Accumulate Current
	CADAC3(0xe3)            ; ADC Accumulate Current
	CADCSRA(0xe4) {         ; CC-ADC Control and Status Register A
		CADSE = 0               ; When the CADSE bit is written to one, the ongoing CC-ADC conversion is aborted, and the CC-ADC enters Regular Current detection mode.
		CADSI0 = 1              ; The CADSI bits determine the current sampling interval for the Regular Current detection in Power-down mode. The actual settings remain to be determined. bit 0
		CADSI1 = 2              ; The CADSI bits determine the current sampling interval for the Regular Current detection in Power-down mode. The actual settings remain to be determined. bit 1
		CADAS0 = 3              ; CC_ADC Accumulate Current Select Bits bit 0
		CADAS1 = 4              ; CC_ADC Accumulate Current Select Bits bit 1
		CADUB = 5               ; CC_ADC Update Busy
		CADEN = 7               ; When the CADEN bit is cleared (zero), the CC-ADC is disabled. When the CADEN bit is set (one), the CC-ADC will continuously measure the voltage drop over the external sense resistor RSENSE. In Power-down, only the Regular Current detection is active. In Power-off, the CC-ADC is always disabled.
	}
	CADCSRB(0xe5) {         ; CC-ADC Control and Status Register B
		CADICIF = 0             ; CC-ADC Instantaneous Current Interrupt Flag
		CADRCIF = 1             ; CC-ADC Accumulate Current Interrupt Flag
		CADACIF = 2             ; CC-ADC Accumulate Current Interrupt Flag
		CADICIE = 4             ; CAD Instantenous Current Interrupt Enable
		CADRCIE = 5             ; Regular Current Interrupt Enable
		CADACIE = 6             ; 
	}
	CADRCC(0xe6)            ; CC-ADC Regular Charge Current
	CADRDC(0xe7)            ; CC-ADC Regular Discharge Current
	CADIC(0xe8, 0xe9)       ; CC-ADC Instantaneous Current
	FCSR(0xf0) {            ; 
		PFD = 0                 ; Precharge FET disable
		CFE = 1                 ; Charge FET Enable
		DFE = 2                 ; Discharge FET Enable
		CPS = 3                 ; Current Protection Status
		PWMOPC = 4              ; Pulse Width Modulation Modulation of OPC output
		PWMOC = 5               ; Pulse Width Modulation of OC output
	}
	CBCR(0xf1) {            ; Cell Balancing Control Register
		CBE0 = 0                ; Cell Balancing Enables bit 0
		CBE1 = 1                ; Cell Balancing Enables bit 1
		CBE2 = 2                ; Cell Balancing Enables bit 2
		CBE3 = 3                ; Cell Balancing Enables bit 3
	}
	BPIR(0xf2) {            ; Battery Protection Interrupt Register
		SCIE = 0                ; 
		DOCIE = 1               ; 
		COCIE = 2               ; 
		DUVIE = 3               ; Deep Under-voltage Early Warning Interrupt Enable
		SCIF = 4                ; 
		DOCIF = 5               ; 
		COCIF = 6               ; Charge Over-current Protection Activated Interrupt Flag
		DUVIF = 7               ; Deep Under-voltage Early Warning Interrupt Flag
	}
	BPDUV(0xf3) {           ; Battery Protection Deep Under Voltage Register
		DUDL0 = 0               ; 
		DUDL1 = 1               ; 
		DUDL2 = 2               ; 
		DUDL3 = 3               ; 
		DUVT0 = 4               ; 
		DUVT1 = 5               ; 
	}
	BPSCD(0xf4) {           ; Battery Protection Short-Circuit Detection Level Register
		SCDL0 = 0               ; 
		SCDL1 = 1               ; 
		SCDL2 = 2               ; 
		SCDL3 = 3               ; 
	}
	BPOCD(0xf5) {           ; Battery Protection OverCurrent Detection Level Register
		CCDL0 = 0               ; 
		CCDL1 = 1               ; 
		CCDL2 = 2               ; 
		CCDL3 = 3               ; 
		DCDL0 = 4               ; 
		DCDL1 = 5               ; 
		DCDL2 = 6               ; 
		DCDL3 = 7               ; 
	}
	CBPTR(0xf6) {           ; Current Battery Protection Timing Register
		OCPT0 = 0               ; 
		OCPT1 = 1               ; 
		OCPT2 = 2               ; 
		OCPT3 = 3               ; 
		SCPT0 = 4               ; 
		SCPT1 = 5               ; 
		SCPT2 = 6               ; 
		SCPT3 = 7               ; 
	}
	BPCR(0xf7) {            ; Battery Protection Control Register
		CCD = 0                 ; 
		DCD = 1                 ; 
		SCD = 2                 ; 
		DUVD = 3                ; 
	}
	BPPLR(0xf8) {           ; Battery Protection Parameter Lock Register
		BPPL = 0                ; Battery Protection Parameter Lock
		BPPLE = 1               ; Battery Protection Parameter Lock Enable
	}
}

