// Seed: 4279598377
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2
);
  assign id_3[1+:(1)] = 1;
  logic id_4;
endmodule
