

================================================================
== Vitis HLS Report for 'scaleCompute_17_42_20_48_16_1_s'
================================================================
* Date:           Mon Jul 15 19:04:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_resize_xf
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.663 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    123|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    6|     328|     82|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     14|    -|
|Register         |        -|    -|     197|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    6|     525|    219|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+-----+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-------------------------+---------------------+---------+----+-----+----+-----+
    |mul_48ns_42s_74_5_0_U75  |mul_48ns_42s_74_5_0  |        0|   6|  328|  82|    0|
    +-------------------------+---------------------+---------+----+-----+----+-----+
    |Total                    |                     |        0|   6|  328|  82|    0|
    +-------------------------+---------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln200_fu_66_p2  |         +|   0|  0|  81|          74|          55|
    |or_ln198_fu_50_p2   |        or|   0|  0|  42|          42|          22|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0| 123|         116|          77|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|   42|        126|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|   42|        126|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_ce_reg          |   1|   0|    1|          0|
    |ap_return_int_reg  |  42|   0|   42|          0|
    |currindex_int_reg  |  32|   0|   32|          0|
    |inscale_int_reg    |  48|   0|   48|          0|
    |mul_ln199_reg_91   |  74|   0|   74|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 197|   0|  197|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-----------+-----+-----+------------+---------------------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  scaleCompute_17_42_20_48_16_1_s|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  scaleCompute_17_42_20_48_16_1_s|  return value|
|ap_return  |  out|   42|  ap_ctrl_hs|  scaleCompute_17_42_20_48_16_1_s|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  scaleCompute_17_42_20_48_16_1_s|  return value|
|currindex  |   in|   32|     ap_none|                        currindex|        scalar|
|inscale    |   in|   48|     ap_none|                          inscale|        scalar|
+-----------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.66>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%inscale_read = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %inscale" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:190]   --->   Operation 7 'read' 'inscale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%currindex_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %currindex" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:190]   --->   Operation 8 'read' 'currindex_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln198 = trunc i32 %currindex_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:198]   --->   Operation 9 'trunc' 'trunc_ln198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i20.i22, i20 %trunc_ln198, i22 0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:198]   --->   Operation 10 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%or_ln198 = or i42 %shl_ln, i42 2097152" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:198]   --->   Operation 11 'or' 'or_ln198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln199 = sext i42 %or_ln198" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:199]   --->   Operation 12 'sext' 'sext_ln199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i48 %inscale_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:199]   --->   Operation 13 'zext' 'zext_ln199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [5/5] (5.66ns)   --->   "%mul_ln199 = mul i74 %zext_ln199, i74 %sext_ln199" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:199]   --->   Operation 14 'mul' 'mul_ln199' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.66>
ST_2 : Operation 15 [4/5] (5.66ns)   --->   "%mul_ln199 = mul i74 %zext_ln199, i74 %sext_ln199" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:199]   --->   Operation 15 'mul' 'mul_ln199' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.66>
ST_3 : Operation 16 [3/5] (5.66ns)   --->   "%mul_ln199 = mul i74 %zext_ln199, i74 %sext_ln199" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:199]   --->   Operation 16 'mul' 'mul_ln199' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.66>
ST_4 : Operation 17 [2/5] (5.66ns)   --->   "%mul_ln199 = mul i74 %zext_ln199, i74 %sext_ln199" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:199]   --->   Operation 17 'mul' 'mul_ln199' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.66>
ST_5 : Operation 18 [1/5] (5.66ns)   --->   "%mul_ln199 = mul i74 %zext_ln199, i74 %sext_ln199" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:199]   --->   Operation 18 'mul' 'mul_ln199' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.80>
ST_6 : Operation 19 [1/1] (3.80ns)   --->   "%add_ln200 = add i74 %mul_ln199, i74 18889456924279326113792" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:200]   --->   Operation 19 'add' 'add_ln200' <Predicate = true> <Delay = 3.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%ind_pre_write_assign = partselect i42 @_ssdm_op_PartSelect.i42.i74.i32.i32, i74 %add_ln200, i32 32, i32 73" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:198]   --->   Operation 20 'partselect' 'ind_pre_write_assign' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln203 = ret i42 %ind_pre_write_assign" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:203]   --->   Operation 21 'ret' 'ret_ln203' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ currindex]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inscale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
inscale_read         (read          ) [ 0000000]
currindex_read       (read          ) [ 0000000]
trunc_ln198          (trunc         ) [ 0000000]
shl_ln               (bitconcatenate) [ 0000000]
or_ln198             (or            ) [ 0000000]
sext_ln199           (sext          ) [ 0111110]
zext_ln199           (zext          ) [ 0111110]
mul_ln199            (mul           ) [ 0100001]
add_ln200            (add           ) [ 0000000]
ind_pre_write_assign (partselect    ) [ 0000000]
ret_ln203            (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="currindex">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currindex"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inscale">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inscale"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i48"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i42.i20.i22"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i42.i74.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="inscale_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="48" slack="0"/>
<pin id="24" dir="0" index="1" bw="48" slack="0"/>
<pin id="25" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inscale_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="currindex_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="currindex_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="grp_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="48" slack="0"/>
<pin id="36" dir="0" index="1" bw="42" slack="0"/>
<pin id="37" dir="1" index="2" bw="74" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln199/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="trunc_ln198_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln198/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="shl_ln_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="42" slack="0"/>
<pin id="44" dir="0" index="1" bw="20" slack="0"/>
<pin id="45" dir="0" index="2" bw="1" slack="0"/>
<pin id="46" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="or_ln198_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="42" slack="0"/>
<pin id="52" dir="0" index="1" bw="42" slack="0"/>
<pin id="53" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln198/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="sext_ln199_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="42" slack="0"/>
<pin id="58" dir="1" index="1" bw="74" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln199/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="zext_ln199_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="48" slack="0"/>
<pin id="63" dir="1" index="1" bw="74" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln199/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="add_ln200_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="74" slack="1"/>
<pin id="68" dir="0" index="1" bw="54" slack="0"/>
<pin id="69" dir="1" index="2" bw="74" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln200/6 "/>
</bind>
</comp>

<comp id="71" class="1004" name="ind_pre_write_assign_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="42" slack="0"/>
<pin id="73" dir="0" index="1" bw="74" slack="0"/>
<pin id="74" dir="0" index="2" bw="7" slack="0"/>
<pin id="75" dir="0" index="3" bw="8" slack="0"/>
<pin id="76" dir="1" index="4" bw="42" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ind_pre_write_assign/6 "/>
</bind>
</comp>

<comp id="81" class="1005" name="sext_ln199_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="74" slack="1"/>
<pin id="83" dir="1" index="1" bw="74" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln199 "/>
</bind>
</comp>

<comp id="86" class="1005" name="zext_ln199_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="74" slack="1"/>
<pin id="88" dir="1" index="1" bw="74" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln199 "/>
</bind>
</comp>

<comp id="91" class="1005" name="mul_ln199_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="74" slack="1"/>
<pin id="93" dir="1" index="1" bw="74" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln199 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="4" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="2" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="6" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="41"><net_src comp="28" pin="2"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="38" pin="1"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="10" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="54"><net_src comp="42" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="59"><net_src comp="50" pin="2"/><net_sink comp="56" pin=0"/></net>

<net id="60"><net_src comp="56" pin="1"/><net_sink comp="34" pin=1"/></net>

<net id="64"><net_src comp="22" pin="2"/><net_sink comp="61" pin=0"/></net>

<net id="65"><net_src comp="61" pin="1"/><net_sink comp="34" pin=0"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="78"><net_src comp="66" pin="2"/><net_sink comp="71" pin=1"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="71" pin=2"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="71" pin=3"/></net>

<net id="84"><net_src comp="56" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="85"><net_src comp="81" pin="1"/><net_sink comp="34" pin=1"/></net>

<net id="89"><net_src comp="61" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="34" pin=0"/></net>

<net id="94"><net_src comp="34" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="66" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: currindex | {}
	Port: inscale | {}
 - Input state : 
	Port: scaleCompute_17_42_20_48_16_1_s : currindex | {1 }
	Port: scaleCompute_17_42_20_48_16_1_s : inscale | {1 }
  - Chain level:
	State 1
		shl_ln : 1
		or_ln198 : 2
		sext_ln199 : 2
		mul_ln199 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
		ind_pre_write_assign : 1
		ret_ln203 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|    mul   |          grp_fu_34         |    6    |   328   |    82   |
|----------|----------------------------|---------|---------|---------|
|    add   |       add_ln200_fu_66      |    0    |    0    |    81   |
|----------|----------------------------|---------|---------|---------|
|   read   |   inscale_read_read_fu_22  |    0    |    0    |    0    |
|          |  currindex_read_read_fu_28 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln198_fu_38     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        shl_ln_fu_42        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|    or    |       or_ln198_fu_50       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |      sext_ln199_fu_56      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |      zext_ln199_fu_61      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect| ind_pre_write_assign_fu_71 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    6    |   328   |   163   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| mul_ln199_reg_91|   74   |
|sext_ln199_reg_81|   74   |
|zext_ln199_reg_86|   74   |
+-----------------+--------+
|      Total      |   222  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_34 |  p0  |   2  |  48  |   96   ||    9    |
| grp_fu_34 |  p1  |   2  |  42  |   84   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   180  ||  3.176  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   328  |   163  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   222  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    3   |   550  |   181  |
+-----------+--------+--------+--------+--------+
