[   14.099154] codec_set_device: set device: speaker...
[   24.669288] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   24.669629] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   24.669648] *** PROBE: ISP device allocated successfully: 80564000 ***
[   24.669665] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   24.669670] *** PROBE: ISP device mutex and spinlock initialized ***
[   24.669677] *** PROBE: Event callback structure initialized at 0x84639100 (offset 0xc from isp_dev) ***
[   24.669687] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   24.669694] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   24.669700] *** PROBE: Platform data: c06b8b20 ***
[   24.669706] *** PROBE: Platform data validation passed ***
[   24.669711] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   24.669716] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   24.669722] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   24.669728] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   24.669733] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   24.690334] All ISP subdev platform drivers registered successfully
[   24.693176] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   24.693190] *** Registering platform device 0 from platform data ***
[   24.697618] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   24.697634] *** tx_isp_subdev_init: pdev=c06b8808, sd=81128000, ops=c06b8e20 ***
[   24.697640] *** tx_isp_subdev_init: ourISPdev=80564000 ***
[   24.697647] *** tx_isp_subdev_init: ops=c06b8e20, ops->core=c06b8e54 ***
[   24.697653] *** tx_isp_subdev_init: ops->core->init=c066e1a8 ***
[   24.697660] *** tx_isp_subdev_init: Set sd->dev=c06b8818, sd->pdev=c06b8808 ***
[   24.697666] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   24.697672] tx_isp_module_init: Module initialized for isp-w01
[   24.697678] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   24.697684] *** isp-w01: Skipping IRQ request - device has no IRQ resource ***
[   24.697691] tx_isp_subdev_init: platform_get_resource returned c06b88f8 for device isp-w01
[   24.697699] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   24.697708] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   24.697714] *** tx_isp_subdev_init: Clock count stored: 1 ***
[   24.697721] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b8808, sd=81128000, ourISPdev=80564000 ***
[   24.697728] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=80564000 ***
[   24.697734] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   24.697739] *** DEBUG: About to check device name matches ***
[   24.697746] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   24.697752] *** LINKED CSI device: 81128000, regs: b0022000 ***
[   24.697758] *** CSI PROBE: Set dev_priv to csi_dev 81128000 AFTER subdev_init ***
[   24.697764] *** CSI PROBE: Set host_priv to csi_dev 81128000 AFTER subdev_init ***
[   24.697771] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   24.697777] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   24.697796] *** Platform device 0 (isp-w01) registered successfully ***
[   24.697802] *** Registering platform device 1 from platform data ***
[   24.702742] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   24.702756] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   24.702763] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   24.702769] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   24.702776] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   24.702781] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   24.702787] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   24.702792] *** VIC will operate in FULL mode with complete buffer operations ***
[   24.702798] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   24.702805] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   24.702811] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   24.702817] *** VIC PROBE: Stored vic_dev pointer 81128400 in subdev dev_priv ***
[   24.702823] *** VIC PROBE: Set host_priv to vic_dev 81128400 for Binary Ninja compatibility ***
[   24.702829] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   24.702836] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   24.702844] *** tx_isp_subdev_init: pdev=c06b8918, sd=81128400, ops=c06b8da0 ***
[   24.702850] *** tx_isp_subdev_init: ourISPdev=80564000 ***
[   24.702856] *** tx_isp_subdev_init: ops=c06b8da0, ops->core=c06b8dbc ***
[   24.702862] *** tx_isp_subdev_init: ops->core->init=c0683db0 ***
[   24.702869] *** tx_isp_subdev_init: Set sd->dev=c06b8928, sd->pdev=c06b8918 ***
[   24.702875] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   24.702882] tx_isp_module_init: Module initialized for isp-w02
[   24.702887] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   24.702895] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   24.702902] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   24.702912] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0676840, thread=c0669584, flags=0x80, name=isp-w02, dev_id=80564000) ***
[   24.702920] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0676840, thread=c0669584 ***
[   24.709267] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   24.709279] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   24.709286] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   24.709294] tx_isp_subdev_init: platform_get_resource returned c06b8a10 for device isp-w02
[   24.709302] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   24.709311] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   24.709317] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   24.709325] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b8918, sd=81128400, ourISPdev=80564000 ***
[   24.709332] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=80564000 ***
[   24.709338] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   24.709343] *** DEBUG: About to check device name matches ***
[   24.709348] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   24.709354] *** DEBUG: Retrieved vic_dev from subdev data: 81128400 ***
[   24.709360] *** DEBUG: About to set ourISPdev->vic_dev = 81128400 ***
[   24.709366] *** DEBUG: ourISPdev before linking: 80564000 ***
[   24.709372] *** DEBUG: ourISPdev->vic_dev set to: 81128400 ***
[   24.709377] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   24.709383] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   24.709388] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   24.709396] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   24.709401] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   24.709406] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   24.709412] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   24.709434] *** Platform device 1 (isp-w02) registered successfully ***
[   24.709440] *** Registering platform device 2 from platform data ***
[   24.709772] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   24.709788] *** tx_isp_subdev_init: pdev=c06b8730, sd=84cf1a00, ops=c06b9c84 ***
[   24.709794] *** tx_isp_subdev_init: ourISPdev=80564000 ***
[   24.709801] *** tx_isp_subdev_init: ops=c06b9c84, ops->core=c06b9ca4 ***
[   24.709807] *** tx_isp_subdev_init: ops->core->init=c0690374 ***
[   24.709814] *** tx_isp_subdev_init: Set sd->dev=c06b8740, sd->pdev=c06b8730 ***
[   24.709820] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b9c84 ***
[   24.709827] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b8e20 ***
[   24.709833] tx_isp_module_init: Module initialized for isp-w00
[   24.709838] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   24.709847] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b8730, sd=84cf1a00, ourISPdev=80564000 ***
[   24.709854] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=80564000 ***
[   24.709860] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   24.709865] *** DEBUG: About to check device name matches ***
[   24.709872] *** DEBUG: Unknown device name 'isp-w00' - no specific auto-link handling ***
[   24.709879] *** VIN PROBE: Set dev_priv to vin_dev 84cf1a00 AFTER subdev_init ***
[   24.709885] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   24.709905] *** Platform device 2 (isp-w00) registered successfully ***
[   24.709912] *** Registering platform device 3 from platform data ***
[   24.711865] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   24.711881] *** tx_isp_subdev_init: pdev=c06b85f0, sd=84cf1c00, ops=c06b8ed4 ***
[   24.711887] *** tx_isp_subdev_init: ourISPdev=80564000 ***
[   24.711894] *** tx_isp_subdev_init: ops=c06b8ed4, ops->core=c06bfd5c ***
[   24.711900] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   24.711906] *** tx_isp_subdev_init: Set sd->dev=c06b8600, sd->pdev=c06b85f0 ***
[   24.711912] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b8ed4 ***
[   24.711920] *** tx_isp_subdev_init: ops->sensor=c06bfd50, csi_subdev_ops=c06b8e20 ***
[   24.711926] tx_isp_module_init: Module initialized for isp-fs
[   24.711931] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   24.711937] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   24.711944] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   24.711950] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   24.711957] *** FS PROBE: Set dev_priv to fs_dev 84cf1c00 AFTER subdev_init ***
[   24.711964] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   24.711982] *** Platform device 3 (isp-fs) registered successfully ***
[   24.711989] *** Registering platform device 4 from platform data ***
[   24.719425] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   24.719439] *** tx_isp_create_core_device: Creating ISP core device ***
[   24.719449] *** tx_isp_create_core_device: Core device created successfully: 81128800 ***
[   24.719455] *** CORE PROBE: Set dev_priv to core_dev 81128800 ***
[   24.719461] *** CORE PROBE: Set host_priv to core_dev 81128800 - PREVENTS BadVA CRASH ***
[   24.719468] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   24.719476] *** tx_isp_subdev_init: pdev=c06b84d0, sd=81128800, ops=c06b8bd8 ***
[   24.719482] *** tx_isp_subdev_init: ourISPdev=80564000 ***
[   24.719488] *** tx_isp_subdev_init: ops=c06b8bd8, ops->core=c06b8c04 ***
[   24.719494] *** tx_isp_subdev_init: ops->core->init=c0680f70 ***
[   24.719501] *** tx_isp_subdev_init: Set sd->dev=c06b84e0, sd->pdev=c06b84d0 ***
[   24.719508] *** tx_isp_subdev_init: Core ISP subdev registered at slot 2 ***
[   24.719514] tx_isp_module_init: Module initialized for isp-m0
[   24.719519] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   24.719527] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   24.719534] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   24.719544] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0676840, thread=c0669584, flags=0x80, name=isp-m0, dev_id=80564000) ***
[   24.719552] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0676840, thread=c0669584 ***
[   24.721817] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   24.721828] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   24.721835] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   24.721844] tx_isp_subdev_init: platform_get_resource returned c06b85b8 for device isp-m0
[   24.721852] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   24.721862] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   24.721868] *** tx_isp_subdev_init: Clock count stored: 0 ***
[   24.721876] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b84d0, sd=81128800, ourISPdev=80564000 ***
[   24.721883] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=80564000 ***
[   24.721888] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   24.721894] *** DEBUG: About to check device name matches ***
[   24.721900] *** DEBUG: CORE device name matched! Setting up Core device ***
[   24.721906] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   24.721913] *** tx_isp_link_core_device: Linking core device 81128800 to ISP device 80564000 ***
[   24.721919] *** tx_isp_link_core_device: Core device linked successfully ***
[   24.721926] *** Core subdev already registered at slot 2: 81128800 ***
[   24.721932] *** LINKED CORE device: 81128800 ***
[   24.721936] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   24.721942] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   24.721948] *** tx_isp_core_device_init: Initializing core device: 81128800 ***
[   24.721960] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   24.721965] *** tx_isp_core_device_init: Core device initialized successfully ***
[   24.721970] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   24.721978] *** tx_isp_link_core_device: Linking core device 81128800 to ISP device 80564000 ***
[   24.721984] *** tx_isp_link_core_device: Core device linked successfully ***
[   24.721990] *** Core subdev already registered at slot 2: 81128800 ***
[   24.722004] *** tx_isp_core_probe: Assigned frame_channels=81128c00 to core_dev ***
[   24.722009] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   24.722014] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   24.722020] *** tx_isp_core_probe: Calling sensor_early_init ***
[   24.722026] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   24.722031] *** tx_isp_core_probe: ispcore_slake_module will be called when VIC reaches streaming state ***
[   24.722036] *** tx_isp_core_probe: Core device setup complete ***
[   24.722042] ***   - Core device: 81128800 ***
[   24.722048] ***   - Channel count: 6 ***
[   24.722053] ***   - Linked to ISP device: 80564000 ***
[   24.722058] *** tx_isp_core_probe: Initializing core tuning system ***
[   24.722064] isp_core_tuning_init: Initializing tuning data structure
[   24.722077] isp_core_tuning_init: Tuning data structure initialized at 84d56000
[   24.722083] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   24.722088] *** SAFE: mode_flag properly initialized using struct member access ***
[   24.722094] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   24.722098] *** tx_isp_core_probe: Set platform driver data ***
[   24.722104] *** tx_isp_core_probe: Set global core device reference ***
[   24.722109] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   24.722115] ***   - Core device: 81128800 ***
[   24.722120] ***   - Tuning device: 84d56000 ***
[   24.722125] *** tx_isp_core_probe: Creating frame channel devices ***
[   24.722130] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   24.722569] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   24.729390] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   24.732004] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   24.734550] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   24.734562] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   24.734567] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   24.734572] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   24.734578] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   24.734586] tisp_code_create_tuning_node: Allocated dynamic major 251
[   24.744456] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   24.744468] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   24.744473] *** tx_isp_core_probe: Core probe completed successfully ***
[   24.744493] *** Platform device 4 (isp-m0) registered successfully ***
[   24.744499] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   24.744522] *** Created /proc/jz/isp directory ***
[   24.744530] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   24.744538] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   24.744545] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   24.744552] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0685e00 ***
[   24.744560] *** PROC ENTRY FIX: Using ISP device 80564000 instead of VIC device 81128400 for isp-w02 ***
[   24.744568] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   24.744575] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   24.744584] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   24.744593] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   24.744602] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   24.744608] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   24.744613] *** Misc device registration handled via main tx-isp device ***
[   24.744618] *** Misc device registration handled via main tx-isp device ***
[   24.744624] *** Misc device registration handled via main tx-isp device ***
[   24.744629] *** Misc device registration handled via main tx-isp device ***
[   24.744634] *** Misc device registration handled via main tx-isp device ***
[   24.744640] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   24.744648] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   24.744656] *** Frame channel 1 initialized: 640x360, state=2 ***
[   24.744661] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   24.744668] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 81128400 ***
[   24.744673] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   24.744678] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   24.744685] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[   24.744692] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[   24.744698] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   24.744703] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   24.744708] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   24.744714] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   24.744719] *** PROBE: Binary Ninja reference implementation complete ***
[   24.747462] *** tx_isp_init: Platform device and driver registered successfully ***
[   26.196633] === gc2053 SENSOR MODULE INIT ===
[   26.207992] gc2053 I2C driver registered, waiting for device creation by ISP
[   30.638548] ISP opened successfully
[   30.638884] ISP IOCTL: cmd=0x805056c1 arg=0x77a73d60
[   30.638899] subdev_sensor_ops_ioctl: cmd=0x2000000
[   30.638905] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   30.638911] *** Creating I2C sensor device on adapter 0 ***
[   30.638920] *** Creating I2C device: gc2053 at 0x37 ***
[   30.638925] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   30.638933] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   30.638938] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   30.650256] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   30.650562] === GC2053 SENSOR PROBE START ===
[   30.650578] sensor_probe: client=8550be00, addr=0x37, adapter=84074c10 (i2c0)
[   30.650584] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   30.650590] Requesting reset GPIO 18
[   30.650598] GPIO reset sequence: HIGH -> LOW -> HIGH
[   30.879150] GPIO reset sequence completed successfully
[   30.879163] === GPIO INITIALIZATION COMPLETE ===
[   30.879174] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   30.879188] sensor_probe: data_interface=1, sensor_max_fps=30
[   30.879194] sensor_probe: MIPI 30fps
[   30.879201] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   30.879209] *** tx_isp_subdev_init: pdev=c06e2168, sd=85d55400, ops=c06e2248 ***
[   30.879215] *** tx_isp_subdev_init: ourISPdev=80564000 ***
[   30.879222] *** tx_isp_subdev_init: ops=c06e2248, ops->core=c06e2274 ***
[   30.879227] *** tx_isp_subdev_init: ops->core->init=c06df6bc ***
[   30.879234] *** tx_isp_subdev_init: Set sd->dev=c06e2178, sd->pdev=c06e2168 ***
[   30.879241] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e2248, ops->sensor=c06e225c ***
[   30.879247] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   30.879254] *** tx_isp_subdev_init: SENSOR subdev registered at slot 3, sd=85d55400 ***
[   30.879261] *** tx_isp_subdev_init: SENSOR ops=c06e2248, ops->sensor=c06e225c ***
[   30.879266] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   30.879273] tx_isp_module_init: Module initialized for (null)
[   30.879278] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   30.879287] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e2168, sd=85d55400, ourISPdev=80564000 ***
[   30.879293] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=80564000 ***
[   30.879299] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   30.879304] *** DEBUG: About to check device name matches ***
[   30.879311] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   30.879317] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   30.879324] *** SENSOR subdev: 85d55400, ops: c06e2248 ***
[   30.879329] *** SENSOR ops->sensor: c06e225c ***
[   30.879335] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   30.879341] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   30.879415] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   30.879423] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   30.879429] sensor_probe: I2C client association complete
[   30.879437]   sd=85d55400, client=8550be00, addr=0x37, adapter=i2c0
[   30.879443] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   30.879451] sensor_read: reg=0xf0, client=8550be00, adapter=i2c0, addr=0x37
[   30.879949] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   30.879959] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   30.879964] *** SUCCESS: I2C communication working after GPIO reset! ***
[   30.879972] sensor_read: reg=0xf1, client=8550be00, adapter=i2c0, addr=0x37
[   30.880459] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   30.880466] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   30.880471] === I2C COMMUNICATION TEST COMPLETE ===
[   30.880479] Registering gc2053 with ISP framework (sd=85d55400, sensor=85d55400)
[   30.880485] gc2053 registered with ISP framework successfully
[   30.880507] *** MIPS-SAFE: I2C device created successfully at 0x8550be00 ***
[   30.880514] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   30.880520] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   30.880527] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   30.880533] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   30.880569] ISP IOCTL: cmd=0xc050561a arg=0x7ff27d98
[   30.880575] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   30.880582] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   30.880591] ISP IOCTL: cmd=0xc050561a arg=0x7ff27d98
[   30.880596] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   30.880602] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   30.880609] ISP IOCTL: cmd=0xc0045627 arg=0x7ff27df0
[   30.880620] ISP IOCTL: cmd=0x800856d5 arg=0x7ff27de8
[   30.880625] TX_ISP_GET_BUF: IOCTL handler called
[   30.880633] TX_ISP_GET_BUF: core_dev=81128800, isp_dev=80564000
[   30.880639] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   30.880645] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
root@ing-wyze-cam3-a000 ~# dmesg 
[   31.133041] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   31.133078] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   31.133151] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   31.133189] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   31.133263] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   31.133301] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   31.133374] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   31.133412] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   31.133484] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   31.133521] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   31.133595] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   31.133633] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   31.133707] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   31.133745] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   31.133818] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   31.133855] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   31.133931] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   31.133969] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   31.134043] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   31.134081] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   31.134155] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   31.134192] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   31.134263] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   31.134300] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   31.134382] *** This should eliminate green frames by enabling proper color processing ***
[   31.134422] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   31.134495] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   31.134532] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   31.134605] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   31.134643] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   31.134716] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   31.134753] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   31.134827] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   31.134864] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   31.134936] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   31.134972] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   31.135064] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   31.135101] *** tisp_init: Standard tuning parameters loaded successfully ***
[   31.135172] *** tisp_init: Custom tuning parameters loaded successfully ***
[   31.135211] tisp_set_csc_version: Setting CSC version 0
[   31.135265] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   31.135271] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   31.135277] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   31.135284] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   31.135291] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   31.135296] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   31.135301] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   31.135308] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   31.135315] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   31.135320] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   31.135326] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   31.135333] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   31.135338] *** tisp_init: ISP processing pipeline fully enabled ***
[   31.135345] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   31.135351] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   31.135357] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   31.135364] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   31.135371] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   31.135376] tisp_init: ISP memory buffers configured
[   31.135381] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   31.135388] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   31.135399] tiziano_ae_params_refresh: Refreshing AE parameters
[   31.135410] tiziano_ae_params_refresh: AE parameters refreshed
[   31.135415] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   31.135422] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   31.135427] tiziano_ae_para_addr: Setting up AE parameter addresses
[   31.135433] tiziano_ae_para_addr: AE parameter addresses configured
[   31.135439] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   31.135446] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   31.135453] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   31.135460] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   31.135467] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   31.135473] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   31.135481] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   31.135487] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b9be814 (Binary Ninja EXACT) ***
[   31.135494] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   31.135501] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   31.135507] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   31.135514] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   31.135520] tiziano_ae_set_hardware_param: Parameters written to AE0
[   31.135527] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   31.135533] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   31.135539] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   31.135546] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   31.135553] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   31.135559] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   31.135566] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   31.135572] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   31.135579] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   31.135585] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   31.135592] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   31.135599] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   31.135604] tiziano_ae_set_hardware_param: Parameters written to AE1
[   31.135610] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   31.135618] *** system_irq_func_set: Registered handler c0687c00 at index 10 ***
[   31.143733] *** system_irq_func_set: Registered handler c0687cf4 at index 27 ***
[   31.151771] *** system_irq_func_set: Registered handler c0687c00 at index 26 ***
[   31.159827] *** system_irq_func_set: Registered handler c0687ddc at index 29 ***
[   31.167494] *** system_irq_func_set: Registered handler c0687d68 at index 28 ***
[   31.175583] *** system_irq_func_set: Registered handler c0687e50 at index 30 ***
[   31.183561] *** system_irq_func_set: Registered handler c0687ea4 at index 20 ***
[   31.191546] *** system_irq_func_set: Registered handler c0687ef8 at index 18 ***
[   31.199605] *** system_irq_func_set: Registered handler c0687f4c at index 31 ***
[   31.207379] *** system_irq_func_set: Registered handler c0687fa0 at index 11 ***
[   31.215646] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   31.215837] tiziano_deflicker_expt: Generated 119 LUT entries
[   31.215911] tisp_event_set_cb: Setting callback for event 1
[   31.215951] tisp_event_set_cb: Event 1 callback set to c0687800
[   31.216023] tisp_event_set_cb: Setting callback for event 6
[   31.216061] tisp_event_set_cb: Event 6 callback set to c0686d60
[   31.216370] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   31.216384] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   31.216513] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   31.216522] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   31.216529] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   31.216671] tiziano_awb_init: AWB hardware blocks enabled
[   31.217006] tiziano_gamma_init: Initializing Gamma processing
[   31.217018] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   31.217880] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   31.217894] tiziano_gib_init: Initializing GIB processing
[   31.218288] tiziano_lsc_init: Initializing LSC processing
[   31.218417] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   31.218425] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   31.218433] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   31.218440] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   31.218836] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   31.220374] tiziano_ccm_init: Initializing Color Correction Matrix
[   31.220763] tiziano_ccm_init: Using linear CCM parameters
[   31.220776] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   31.220915] jz_isp_ccm: EV=64, CT=9984
[   31.221026] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   31.221032] cm_control: saturation=128
[   31.221037] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   31.221044] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   31.221423] tiziano_ccm_init: CCM initialized successfully
[   31.221435] tiziano_dmsc_init: Initializing DMSC processing
[   31.221565] tiziano_sharpen_init: Initializing Sharpening
[   31.221572] tiziano_sharpen_init: Using linear sharpening parameters
[   31.221577] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   31.221585] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   31.221591] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   31.222224] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   31.222611] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   31.222621] tiziano_sharpen_init: Sharpening initialized successfully
[   31.222776] tiziano_sdns_init: Initializing SDNS processing
[   31.222786] tiziano_sdns_init: Using linear SDNS parameters
[   31.222792] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   31.222947] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   31.222953] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   31.223465] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   31.223857] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   31.223868] tiziano_sdns_init: SDNS processing initialized successfully
[   31.223876] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   31.223881] tiziano_mdns_init: Using linear MDNS parameters
[   31.223891] tiziano_mdns_init: MDNS processing initialized successfully
[   31.223897] tiziano_clm_init: Initializing CLM processing
[   31.223903] tiziano_dpc_init: Initializing DPC processing
[   31.223908] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   31.223914] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   31.223921] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   31.223926] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   31.223941] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   31.223948] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   31.223954] tiziano_hldc_init: Initializing HLDC processing
[   31.223960] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   31.223967] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   31.223973] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   31.223981] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   31.223987] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   31.223994] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   31.224001] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   31.224008] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   31.224015] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   31.224022] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   31.224029] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   31.224035] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   31.224042] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   31.224047] tiziano_adr_params_refresh: Refreshing ADR parameters
[   31.224053] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   31.224059] tiziano_adr_params_init: Initializing ADR parameter arrays
[   31.224066] tisp_adr_set_params: Writing ADR parameters to registers
[   31.224098] tisp_adr_set_params: ADR parameters written to hardware
[   31.224105] tisp_event_set_cb: Setting callback for event 18
[   31.224112] tisp_event_set_cb: Event 18 callback set to c0687ef8
[   31.224117] tisp_event_set_cb: Setting callback for event 2
[   31.224124] tisp_event_set_cb: Event 2 callback set to c06869fc
[   31.224129] tiziano_adr_init: ADR processing initialized successfully
[   31.224135] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   31.224141] tiziano_bcsh_init: Initializing BCSH processing
[   31.224146] tiziano_ydns_init: Initializing YDNS processing
[   31.224151] tiziano_rdns_init: Initializing RDNS processing
[   31.224156] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   31.224170] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x5fc8000 (Binary Ninja EXACT) ***
[   31.224177] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x5fc9000 (Binary Ninja EXACT) ***
[   31.224184] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x5fca000 (Binary Ninja EXACT) ***
[   31.224191] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x5fcb000 (Binary Ninja EXACT) ***
[   31.224198] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x5fcc000 (Binary Ninja EXACT) ***
[   31.224205] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x5fcc800 (Binary Ninja EXACT) ***
[   31.224212] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x5fcd000 (Binary Ninja EXACT) ***
[   31.224219] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x5fcd800 (Binary Ninja EXACT) ***
[   31.224225] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   31.224232] *** tisp_init: AE0 buffer allocated at 0x05fc8000 ***
[   31.224238] *** CRITICAL FIX: data_b2f3c initialized to 0x85fc8000 (prevents stack corruption) ***
[   31.224247] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x5fd0000 (Binary Ninja EXACT) ***
[   31.224253] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x5fd1000 (Binary Ninja EXACT) ***
[   31.224260] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x5fd2000 (Binary Ninja EXACT) ***
[   31.224267] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x5fd3000 (Binary Ninja EXACT) ***
[   31.224274] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x5fd4000 (Binary Ninja EXACT) ***
[   31.224281] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x5fd4800 (Binary Ninja EXACT) ***
[   31.224288] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x5fd5000 (Binary Ninja EXACT) ***
[   31.224295] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x5fd5800 (Binary Ninja EXACT) ***
[   31.224302] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   31.224308] *** tisp_init: AE1 buffer allocated at 0x05fd0000 ***
[   31.224313] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   31.224319] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   31.224326] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   31.224332] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   31.224339] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   31.224344] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   31.224351] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   31.224360] tiziano_ae_params_refresh: Refreshing AE parameters
[   31.224372] tiziano_ae_params_refresh: AE parameters refreshed
[   31.224378] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   31.224384] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   31.224389] tiziano_ae_para_addr: Setting up AE parameter addresses
[   31.224395] tiziano_ae_para_addr: AE parameter addresses configured
[   31.224402] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   31.224409] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   31.224415] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   31.224423] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   31.224429] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   31.224436] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   31.224443] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   31.224450] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b9be814 (Binary Ninja EXACT) ***
[   31.224457] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   31.224463] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   31.224470] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   31.224477] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   31.224483] tiziano_ae_set_hardware_param: Parameters written to AE0
[   31.224489] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   31.224495] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   31.224502] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   31.224509] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   31.224515] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   31.224521] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   31.224528] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   31.224535] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   31.224541] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   31.224548] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   31.224554] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   31.224561] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   31.224567] tiziano_ae_set_hardware_param: Parameters written to AE1
[   31.224573] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   31.224580] *** system_irq_func_set: Registered handler c0687c00 at index 10 ***
[   31.232959] *** system_irq_func_set: Registered handler c0687cf4 at index 27 ***
[   31.241407] *** system_irq_func_set: Registered handler c0687c00 at index 26 ***
[   31.249806] *** system_irq_func_set: Registered handler c0687ddc at index 29 ***
[   31.261802] *** system_irq_func_set: Registered handler c0687d68 at index 28 ***
[   31.274399] *** system_irq_func_set: Registered handler c0687e50 at index 30 ***
[   31.285912] *** system_irq_func_set: Registered handler c0687ea4 at index 20 ***
[   31.297206] *** system_irq_func_set: Registered handler c0687ef8 at index 18 ***
[   31.308887] *** system_irq_func_set: Registered handler c0687f4c at index 31 ***
[   31.321565] *** system_irq_func_set: Registered handler c0687fa0 at index 11 ***
[   31.334354] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   31.334591] tiziano_deflicker_expt: Generated 119 LUT entries
[   31.334599] tisp_event_set_cb: Setting callback for event 1
[   31.334607] tisp_event_set_cb: Event 1 callback set to c0687800
[   31.334612] tisp_event_set_cb: Setting callback for event 6
[   31.335017] tisp_event_set_cb: Event 6 callback set to c0686d60
[   31.335027] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   31.335153] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   31.335163] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   31.335171] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   31.335311] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   31.335665] tiziano_awb_init: AWB hardware blocks enabled
[   31.335676] tiziano_gamma_init: Initializing Gamma processing
[   31.335813] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   31.336477] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   31.336837] tiziano_gib_init: Initializing GIB processing
[   31.336849] tiziano_lsc_init: Initializing LSC processing
[   31.336975] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   31.336983] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   31.336991] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   31.336998] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   31.337363] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   31.338013] tiziano_ccm_init: Initializing Color Correction Matrix
[   31.338025] tiziano_ccm_init: Using linear CCM parameters
[   31.338031] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   31.338039] jz_isp_ccm: EV=64, CT=9984
[   31.338045] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   31.338051] cm_control: saturation=128
[   31.338056] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   31.338063] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   31.338068] tiziano_ccm_init: CCM initialized successfully
[   31.338073] tiziano_dmsc_init: Initializing DMSC processing
[   31.338078] tiziano_sharpen_init: Initializing Sharpening
[   31.338083] tiziano_sharpen_init: Using linear sharpening parameters
[   31.338089] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   31.338096] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   31.338102] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   31.338129] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   31.338137] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   31.338142] tiziano_sharpen_init: Sharpening initialized successfully
[   31.338148] tiziano_sdns_init: Initializing SDNS processing
[   31.338157] tiziano_sdns_init: Using linear SDNS parameters
[   31.338162] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   31.338169] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   31.338175] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   31.338208] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   31.338215] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   31.338220] tiziano_sdns_init: SDNS processing initialized successfully
[   31.338227] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   31.338232] tiziano_mdns_init: Using linear MDNS parameters
[   31.338242] tiziano_mdns_init: MDNS processing initialized successfully
[   31.338248] tiziano_clm_init: Initializing CLM processing
[   31.338253] tiziano_dpc_init: Initializing DPC processing
[   31.338259] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   31.338265] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   31.338271] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   31.338277] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   31.338292] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   31.338298] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   31.338304] tiziano_hldc_init: Initializing HLDC processing
[   31.338311] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   31.338317] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   31.338324] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   31.338331] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   31.338337] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   31.338345] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   31.338351] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   31.338358] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   31.338365] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   31.338372] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   31.338379] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   31.338385] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   31.338392] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   31.338398] tiziano_adr_params_refresh: Refreshing ADR parameters
[   31.338404] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   31.338409] tiziano_adr_params_init: Initializing ADR parameter arrays
[   31.338416] tisp_adr_set_params: Writing ADR parameters to registers
[   31.338448] tisp_adr_set_params: ADR parameters written to hardware
[   31.338454] tisp_event_set_cb: Setting callback for event 18
[   31.338461] tisp_event_set_cb: Event 18 callback set to c0687ef8
[   31.338467] tisp_event_set_cb: Setting callback for event 2
[   31.338473] tisp_event_set_cb: Event 2 callback set to c06869fc
[   31.338479] tiziano_adr_init: ADR processing initialized successfully
[   31.338485] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   31.338491] tiziano_bcsh_init: Initializing BCSH processing
[   31.338495] tiziano_ydns_init: Initializing YDNS processing
[   31.338501] tiziano_rdns_init: Initializing RDNS processing
[   31.338506] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   31.338511] tisp_event_init: Initializing ISP event system
[   31.338519] tisp_event_init: SAFE event system initialized with 20 nodes
[   31.338525] tisp_event_set_cb: Setting callback for event 4
[   31.338531] tisp_event_set_cb: Event 4 callback set to c0686a28
[   31.338537] tisp_event_set_cb: Setting callback for event 5
[   31.338543] tisp_event_set_cb: Event 5 callback set to c0686ef0
[   31.338548] tisp_event_set_cb: Setting callback for event 7
[   31.338555] tisp_event_set_cb: Event 7 callback set to c0686abc
[   31.338560] tisp_event_set_cb: Setting callback for event 9
[   31.338567] tisp_event_set_cb: Event 9 callback set to c0686b44
[   31.338572] tisp_event_set_cb: Setting callback for event 8
[   31.338578] tisp_event_set_cb: Event 8 callback set to c0686c08
[   31.338584] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   31.338590] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   31.338595] tisp_param_operate_init: Initializing parameter operations
[   31.338603] tisp_netlink_init: Initializing netlink communication
[   31.338609] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   31.338641] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   31.338652] tisp_netlink_init: Netlink socket created successfully
[   31.338658] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   31.338664] tisp_code_create_tuning_node: Device already created, skipping
[   31.338670] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   31.338676] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   31.338683] *** ispcore_core_ops_init: Second tisp_init completed ***
[   31.338689] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   31.338698] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   31.338705] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   31.338711] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   31.338717] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   31.338723] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   31.338727] ispcore_core_ops_init: Complete, result=0<6>[   31.338735] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[   31.338742] *** vic_core_ops_init: ENTRY - sd=81128400, enable=1 ***
[   31.338748] *** vic_core_ops_init: vic_dev=81128400, current state check ***
[   31.338755] *** vic_core_ops_init: current_state=3, enable=1 ***
[   31.338761] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[   31.338769] csi_core_ops_init: sd=81128000, csi_dev=81128000, enable=1
[   31.338775] *** VIC device final state set to 2 (fully activated) ***
[   31.338780] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[   31.338786] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[   31.338792] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[   31.338799] *** vic_core_ops_init: ENTRY - sd=81128400, enable=1 ***
[   31.338805] *** vic_core_ops_init: vic_dev=81128400, current state check ***
[   31.338811] *** vic_core_ops_init: current_state=2, enable=1 ***
[   31.338816] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   31.338822] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   31.338828] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   31.338834] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   31.338840] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   31.338847] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   31.338853] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   31.338859] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   31.338865] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   31.338871] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   31.338877] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   31.338883] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   31.338891] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   31.338896] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   31.338901] *** tx_vic_enable_irq: completed successfully ***
[   31.338907] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[   31.338913] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   31.338919] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   31.338928] *** tx_isp_video_s_stream: Initializing Core subdev ***
[   31.338935] *** ispcore_core_ops_init: ENTRY - sd=81128800, on=1 ***
[   31.338943] *** ispcore_core_ops_init: sd->dev_priv=81128800, sd->host_priv=81128800 ***
[   31.338949] *** ispcore_core_ops_init: sd->pdev=c06b84d0, sd->ops=c06b8bd8 ***
[   31.338955] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   31.338960] *** ispcore_core_ops_init: ISP device=80564000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   31.338969] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.338977] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85d55400 (name=gc2053) ***
[   31.338984] *** tx_isp_get_sensor: Found real sensor: 85d55400 ***
[   31.338990] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   31.338995] *** ispcore_core_ops_init: s0 (core_dev) = 81128800 from sd->host_priv ***
[   31.339003] ispcore_core_ops_init: core_dev=81128800, vic_dev=81128400, vic_state=3
[   31.339007] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 3 ***
[   31.339016] *** ispcore_core_ops_init: VIC in ready state (3) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   31.339024] *** VIC STATE 4: Initializing clocks for streaming ***
[   31.339031] *** Initializing CSI clocks (1 clocks) ***
[   31.339037] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 1 clocks
[   31.339043] isp_subdev_init_clks: Using platform data clock arrays: c06b88f0
[   31.339049] isp_subdev_init_clks: Using platform data clock configs
[   31.339056] Platform data clock[0]: name=csi, rate=65535
[   31.339066] Clock csi enabled successfully
[   31.359175] CPM clock gates configured
[   31.359191] isp_subdev_init_clks: Successfully initialized 1 clocks
[   31.359197] *** Initializing VIC clocks (2 clocks) ***
[   31.359203] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   31.359211] isp_subdev_init_clks: Using platform data clock arrays: c06b8a00
[   31.359219] isp_subdev_init_clks: Using platform data clock configs
[   31.359227] Platform data clock[0]: name=cgu_isp, rate=100000000
[   31.359237] Clock cgu_isp: set rate 100000000 Hz, result=0
[   31.359243] Clock cgu_isp enabled successfully
[   31.359250] Platform data clock[1]: name=isp, rate=65535
[   31.359257] Clock isp enabled successfully
[   31.389146] CPM clock gates configured
[   31.389160] isp_subdev_init_clks: Successfully initialized 2 clocks
[   31.389167] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.389177] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85d55400 (name=gc2053) ***
[   31.389184] *** tx_isp_get_sensor: Found real sensor: 85d55400 ***
[   31.389190] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   31.389196] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   31.389202] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   31.389209] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   31.389227] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   31.389233] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   31.389238] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   31.389243] tisp_event_init: Initializing ISP event system
[   31.389251] tisp_event_init: SAFE event system initialized with 20 nodes
[   31.389257] tisp_event_set_cb: Setting callback for event 4
[   31.389263] tisp_event_set_cb: Event 4 callback set to c0686a28
[   31.389269] tisp_event_set_cb: Setting callback for event 5
[   31.389275] tisp_event_set_cb: Event 5 callback set to c0686ef0
[   31.389281] tisp_event_set_cb: Setting callback for event 7
[   31.389287] tisp_event_set_cb: Event 7 callback set to c0686abc
[   31.389293] tisp_event_set_cb: Setting callback for event 9
[   31.389299] tisp_event_set_cb: Event 9 callback set to c0686b44
[   31.389305] tisp_event_set_cb: Setting callback for event 8
[   31.389311] tisp_event_set_cb: Event 8 callback set to c0686c08
[   31.389318] *** system_irq_func_set: Registered handler c067f8e8 at index 13 ***
[   31.407418] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   31.407434] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   31.407442] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   31.407448] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   31.407455] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   31.407462] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   31.407469] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   31.407476] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   31.407483] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   31.407490] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   31.407496] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   31.407503] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   31.407510] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   31.407517] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   31.407524] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   31.407530] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   31.407537] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   31.407542] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   31.407549] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   31.407556] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   31.407563] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   31.407570] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   31.407575] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
d[   31.407580] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   31.407587] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   31.407594] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   31.407601] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   31.407607] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   31.407614] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   31.407620] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   31.407628] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   31.407634] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   31.407640] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   31.407646] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   31.407654] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   31.407660] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   31.407667] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   31.407673] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   31.407680] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   31.407686] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   31.407693] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   31.407700] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   31.407706] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   31.407712] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   31.407720] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   31.407727] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   31.407734] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   31.407740] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   31.407746] *** tisp_init: ISP control register set to enable processing pipeline ***
[   31.407752] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   31.407758] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   31.407765] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   31.407770] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   31.407776] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   31.407783] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   31.407794] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=80564000 ***
[   31.415240] *** isp_irq_handle: IRQ 37 received, dev_id=80564000 ***
[   31.415246] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   31.422967] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=80564000 ***
[   31.430419] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[   31.438143] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[   31.445678] *** ISP CORE: After clearing - legacy=0x00000000 ***
[   31.451866] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[   31.459948] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c0687c00 ***
[   31.468203] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[   31.477446] ae0_interrupt_static: Processing AE0 static interrupt
[   31.477452] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[   31.477458] ae0_interrupt_static: AE0 static interrupt processed
[   31.477464] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[   31.485636] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[   31.508492] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   31.508507] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   31.508514] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   31.508520] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   31.508526] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   31.508534] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
m[   31.508540] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   31.508547] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   31.508554] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   31.508560] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   31.508566] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   31.508572] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   31.508579] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   31.508586] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   31.508592] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   31.508599] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   31.508606] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   31.508612] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   31.508621] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   31.508628] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   31.508635] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   31.508642] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   31.508648] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   31.508654] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   31.508660] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   31.508666] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   31.508671] *** This should eliminate green frames by enabling proper color processing ***
[   31.508678] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   31.508684] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   31.508691] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   31.508698] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   31.508704] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   31.508710] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   31.508717] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   31.508724] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   31.508730] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   31.508736] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   31.508741] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   31.508746] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   31.508752] *** tisp_init: Standard tuning parameters loaded successfully ***
[   31.508757] *** tisp_init: Custom tuning parameters loaded successfully ***
[   31.508764] tisp_set_csc_version: Setting CSC version 0
[   31.508770] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   31.508776] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   31.508782] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   31.508788] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   31.508796] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   31.508801] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   31.508806] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   31.508813] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   31.508819] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   31.508824] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   31.508831] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   31.508838] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   31.508843] *** tisp_init: ISP processing pipeline fully enabled ***
[   31.508849] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   31.508856] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
	[   31.508862] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   31.508868] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   31.508875] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   31.508880] tisp_init: ISP memory buffers configured
[   31.508885] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   31.508892] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   31.508902] tiziano_ae_params_refresh: Refreshing AE parameters
[   31.508912] tiziano_ae_params_refresh: AE parameters refreshed
[   31.508918] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   31.508924] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   31.508930] tiziano_ae_para_addr: Setting up AE parameter addresses
[   31.508935] tiziano_ae_para_addr: AE parameter addresses configured
[   31.508941] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   31.508948] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   31.508955] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   31.508962] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   31.508969] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   31.508976] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   31.508982] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   31.508989] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b9be814 (Binary Ninja EXACT) ***
[   31.508996] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   31.509003] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   31.509010] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   31.509016] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   31.509022] tiziano_ae_set_hardware_param: Parameters written to AE0
[   31.509028] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   31.509034] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   31.509041] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   31.509048] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   31.509054] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   31.509060] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   31.509067] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   31.509074] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   31.509080] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   31.509087] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   31.509093] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   31.509100] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   31.509106] tiziano_ae_set_hardware_param: Parameters written to AE1
[   31.514474] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   31.514491] *** system_irq_func_set: Registered handler c0687c00 at index 10 ***
[   31.524052] *** system_irq_func_set: Registered handler c0687cf4 at index 27 ***
[   31.537086] *** system_irq_func_set: Registered handler c0687c00 at index 26 ***
[   31.558650] *** system_irq_func_set: Registered handler c0687ddc at index 29 ***
[   31.577208] *** system_irq_func_set: Registered handler c0687d68 at index 28 ***
[   31.597427] *** system_irq_func_set: Registered handler c0687e50 at index 30 ***
[   31.605088] *** system_irq_func_set: Registered handler c0687ea4 at index 20 ***
[   31.619300] *** system_irq_func_set: Registered handler c0687ef8 at index 18 ***
[   31.637102] *** system_irq_func_set: Registered handler c0687f4c at index 31 ***
[   31.651803] *** system_irq_func_set: Registered handler c0687fa0 at index 11 ***
[   31.669171] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   31.669194] tiziano_deflicker_expt: Generated 119 LUT entries
[   31.669200] tisp_event_set_cb: Setting callback for event 1
[   31.669208] tisp_event_set_cb: Event 1 callback set to c0687800
[   31.669213] tisp_event_set_cb: Setting callback for event 6
[   31.669220] tisp_event_set_cb: Event 6 callback set to c0686d60
[   31.669225] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   31.669231] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   31.669238] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   31.669246] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   31.669252] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   31.669258] tiziano_awb_init: AWB hardware blocks enabled
[   31.669263] tiziano_gamma_init: Initializing Gamma processing
[   31.669268] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   31.669328] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   31.669334] tiziano_gib_init: Initializing GIB processing
[   31.669339] tiziano_lsc_init: Initializing LSC processing
[   31.669344] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   31.669350] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   31.669357] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   31.669364] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   31.669369] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   31.669426] tiziano_ccm_init: Initializing Color Correction Matrix
[   31.669431] tiziano_ccm_init: Using linear CCM parameters
[   31.669437] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   31.669443] jz_isp_ccm: EV=64, CT=9984
[   31.669450] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   31.669455] cm_control: saturation=128
[   31.669460] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   31.669467] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   31.669472] tiziano_ccm_init: CCM initialized successfully
[   31.669477] tiziano_dmsc_init: Initializing DMSC processing
[   31.669482] tiziano_sharpen_init: Initializing Sharpening
[   31.669487] tiziano_sharpen_init: Using linear sharpening parameters
[   31.669493] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   31.669500] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   31.669505] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   31.669532] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   31.669538] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   31.669544] tiziano_sharpen_init: Sharpening initialized successfully
[   31.669549] tiziano_sdns_init: Initializing SDNS processing
[   31.669616] tiziano_sdns_init: Using linear SDNS parameters
[   31.669622] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   31.669629] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   31.669635] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   31.669668] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   31.669674] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   31.669680] tiziano_sdns_init: SDNS processing initialized successfully
[   31.669686] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   31.669692] tiziano_mdns_init: Using linear MDNS parameters
[   31.669702] tiziano_mdns_init: MDNS processing initialized successfully
[   31.669707] tiziano_clm_init: Initializing CLM processing
[   31.669712] tiziano_dpc_init: Initializing DPC processing
[   31.669718] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   31.669724] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   31.669730] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   31.669736] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   31.669750] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   31.669757] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   31.669762] tiziano_hldc_init: Initializing HLDC processing
[   31.669769] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   31.669775] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   31.669782] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   31.669788] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   31.669796] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   31.669802] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   31.669809] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   31.669816] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   31.669823] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   31.669830] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   31.669836] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   31.669843] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   31.669850] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   31.669856] tiziano_adr_params_refresh: Refreshing ADR parameters
[   31.669862] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   31.669866] tiziano_adr_params_init: Initializing ADR parameter arrays
[   31.669873] tisp_adr_set_params: Writing ADR parameters to registers
[   31.669906] tisp_adr_set_params: ADR parameters written to hardware
[   31.669911] tisp_event_set_cb: Setting callback for event 18
[   31.669918] tisp_event_set_cb: Event 18 callback set to c0687ef8
[   31.669923] tisp_event_set_cb: Setting callback for event 2
[   31.669930] tisp_event_set_cb: Event 2 callback set to c06869fc
[   31.669935] tiziano_adr_init: ADR processing initialized successfully
[   31.669941] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   31.669946] tiziano_bcsh_init: Initializing BCSH processing
[   31.669951] tiziano_ydns_init: Initializing YDNS processing
[   31.669956] tiziano_rdns_init: Initializing RDNS processing
[   31.669962] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   31.669974] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x5fd8000 (Binary Ninja EXACT) ***
[   31.669982] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x5fd9000 (Binary Ninja EXACT) ***
[   31.669989] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x5fda000 (Binary Ninja EXACT) ***
[   31.669996] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x5fdb000 (Binary Ninja EXACT) ***
[   31.670003] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x5fdc000 (Binary Ninja EXACT) ***
[   31.670010] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x5fdc800 (Binary Ninja EXACT) ***
[   31.670016] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x5fdd000 (Binary Ninja EXACT) ***
[   31.670023] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x5fdd800 (Binary Ninja EXACT) ***
[   31.670030] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   31.670036] *** tisp_init: AE0 buffer allocated at 0x05fd8000 ***
[   31.670042] *** CRITICAL FIX: data_b2f3c initialized to 0x85fd8000 (prevents stack corruption) ***
[   31.670051] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x5fe0000 (Binary Ninja EXACT) ***
[   31.670058] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x5fe1000 (Binary Ninja EXACT) ***
[   31.670064] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x5fe2000 (Binary Ninja EXACT) ***
[   31.670072] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x5fe3000 (Binary Ninja EXACT) ***
[   31.670078] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x5fe4000 (Binary Ninja EXACT) ***
[   31.670085] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x5fe4800 (Binary Ninja EXACT) ***
[   31.670092] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x5fe5000 (Binary Ninja EXACT) ***
[   31.670099] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x5fe5800 (Binary Ninja EXACT) ***
[   31.670106] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   31.670112] *** tisp_init: AE1 buffer allocated at 0x05fe0000 ***
[   31.670117] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   31.670123] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   31.670130] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   31.670136] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   31.670142] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   31.670147] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   31.670154] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   31.670163] tiziano_ae_params_refresh: Refreshing AE parameters
[   31.670173] tiziano_ae_params_refresh: AE parameters refreshed
[   31.670179] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   31.670184] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   31.670190] tiziano_ae_para_addr: Setting up AE parameter addresses
[   31.670195] tiziano_ae_para_addr: AE parameter addresses configured
[   31.670202] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   31.670208] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   31.670215] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   31.670222] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   31.670229] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   31.670236] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   31.670242] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   31.670250] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b9be814 (Binary Ninja EXACT) ***
[   31.670256] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   31.670263] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   31.670270] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   31.670276] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   31.670282] tiziano_ae_set_hardware_param: Parameters written to AE0
[   31.670288] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   31.670295] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   31.670302] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   31.670308] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   31.670314] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   31.670321] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   31.670328] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   31.670334] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   31.670340] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   31.670347] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   31.670353] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   31.670360] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   31.670366] tiziano_ae_set_hardware_param: Parameters written to AE1
[   31.670371] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   31.670378] *** system_irq_func_set: Registered handler c0687c00 at index 10 ***
[   31.678010] *** system_irq_func_set: Registered handler c0687cf4 at index 27 ***
[   31.705936] *** system_irq_func_set: Registered handler c0687c00 at index 26 ***
[   31.716016] *** system_irq_func_set: Registered handler c0687ddc at index 29 ***
[   31.736236] *** system_irq_func_set: Registered handler c0687d68 at index 28 ***
[   31.746308] *** system_irq_func_set: Registered handler c0687e50 at index 30 ***
[   31.766728] *** system_irq_func_set: Registered handler c0687ea4 at index 20 ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   31.669238] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   31.669246] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   31.669252] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   31.669258] tiziano_awb_init: AWB hardware blocks enabled
[   31.669263] tiziano_gamma_init: Initializing Gamma processing
[   31.669268] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   31.669328] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   31.669334] tiziano_gib_init: Initializing GIB processing
[   31.669339] tiziano_lsc_init: Initializing LSC processing
[   31.669344] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   31.669350] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   31.669357] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   31.669364] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   31.669369] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   31.669426] tiziano_ccm_init: Initializing Color Correction Matrix
[   31.669431] tiziano_ccm_init: Using linear CCM parameters
[   31.669437] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   31.669443] jz_isp_ccm: EV=64, CT=9984
[   31.669450] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   31.669455] cm_control: saturation=128
[   31.669460] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   31.669467] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   31.669472] tiziano_ccm_init: CCM initialized successfully
[   31.669477] tiziano_dmsc_init: Initializing DMSC processing
[   31.669482] tiziano_sharpen_init: Initializing Sharpening
[   31.669487] tiziano_sharpen_init: Using linear sharpening parameters
[   31.669493] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   31.669500] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   31.669505] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   31.669532] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   31.669538] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   31.669544] tiziano_sharpen_init: Sharpening initialized successfully
[   31.669549] tiziano_sdns_init: Initializing SDNS processing
[   31.669616] tiziano_sdns_init: Using linear SDNS parameters
[   31.669622] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   31.669629] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   31.669635] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   31.669668] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   31.669674] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   31.669680] tiziano_sdns_init: SDNS processing initialized successfully
[   31.669686] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   31.669692] tiziano_mdns_init: Using linear MDNS parameters
[   31.669702] tiziano_mdns_init: MDNS processing initialized successfully
[   31.669707] tiziano_clm_init: Initializing CLM processing
[   31.669712] tiziano_dpc_init: Initializing DPC processing
[   31.669718] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   31.669724] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   31.669730] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   31.669736] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   31.669750] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   31.669757] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   31.669762] tiziano_hldc_init: Initializing HLDC processing
[   31.669769] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   31.669775] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   31.669782] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   31.669788] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   31.669796] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   31.669802] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   31.669809] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   31.669816] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   31.669823] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   31.669830] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   31.669836] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   31.669843] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   31.669850] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   31.669856] tiziano_adr_params_refresh: Refreshing ADR parameters
[   31.669862] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   31.669866] tiziano_adr_params_init: Initializing ADR parameter arrays
[   31.669873] tisp_adr_set_params: Writing ADR parameters to registers
[   31.669906] tisp_adr_set_params: ADR parameters written to hardware
[   31.669911] tisp_event_set_cb: Setting callback for event 18
[   31.669918] tisp_event_set_cb: Event 18 callback set to c0687ef8
[   31.669923] tisp_event_set_cb: Setting callback for event 2
[   31.669930] tisp_event_set_cb: Event 2 callback set to c06869fc
[   31.669935] tiziano_adr_init: ADR processing initialized successfully
[   31.669941] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   31.669946] tiziano_bcsh_init: Initializing BCSH processing
[   31.669951] tiziano_ydns_init: Initializing YDNS processing
[   31.669956] tiziano_rdns_init: Initializing RDNS processing
[   31.669962] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   31.669974] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x5fd8000 (Binary Ninja EXACT) ***
[   31.669982] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x5fd9000 (Binary Ninja EXACT) ***
[   31.669989] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x5fda000 (Binary Ninja EXACT) ***
[   31.669996] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x5fdb000 (Binary Ninja EXACT) ***
[   31.670003] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x5fdc000 (Binary Ninja EXACT) ***
[   31.670010] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x5fdc800 (Binary Ninja EXACT) ***
[   31.670016] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x5fdd000 (Binary Ninja EXACT) ***
[   31.670023] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x5fdd800 (Binary Ninja EXACT) ***
[   31.670030] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   31.670036] *** tisp_init: AE0 buffer allocated at 0x05fd8000 ***
[   31.670042] *** CRITICAL FIX: data_b2f3c initialized to 0x85fd8000 (prevents stack corruption) ***
[   31.670051] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x5fe0000 (Binary Ninja EXACT) ***
[   31.670058] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x5fe1000 (Binary Ninja EXACT) ***
[   31.670064] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x5fe2000 (Binary Ninja EXACT) ***
[   31.670072] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x5fe3000 (Binary Ninja EXACT) ***
[   31.670078] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x5fe4000 (Binary Ninja EXACT) ***
[   31.670085] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x5fe4800 (Binary Ninja EXACT) ***
[   31.670092] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x5fe5000 (Binary Ninja EXACT) ***
[   31.670099] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x5fe5800 (Binary Ninja EXACT) ***
[   31.670106] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   31.670112] *** tisp_init: AE1 buffer allocated at 0x05fe0000 ***
[   31.670117] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   31.670123] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   31.670130] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   31.670136] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   31.670142] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   31.670147] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   31.670154] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   31.670163] tiziano_ae_params_refresh: Refreshing AE parameters
[   31.670173] tiziano_ae_params_refresh: AE parameters refreshed
[   31.670179] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   31.670184] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   31.670190] tiziano_ae_para_addr: Setting up AE parameter addresses
[   31.670195] tiziano_ae_para_addr: AE parameter addresses configured
[   31.670202] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   31.670208] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   31.670215] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   31.670222] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   31.670229] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   31.670236] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   31.670242] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   31.670250] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b9be814 (Binary Ninja EXACT) ***
[   31.670256] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   31.670263] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   31.670270] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   31.670276] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   31.670282] tiziano_ae_set_hardware_param: Parameters written to AE0
[   31.670288] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   31.670295] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   31.670302] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   31.670308] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   31.670314] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   31.670321] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   31.670328] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   31.670334] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   31.670340] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   31.670347] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   31.670353] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   31.670360] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   31.670366] tiziano_ae_set_hardware_param: Parameters written to AE1
[   31.670371] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   31.670378] *** system_irq_func_set: Registered handler c0687c00 at index 10 ***
[   31.678010] *** system_irq_func_set: Registered handler c0687cf4 at index 27 ***
[   31.705936] *** system_irq_func_set: Registered handler c0687c00 at index 26 ***
[   31.716016] *** system_irq_func_set: Registered handler c0687ddc at index 29 ***
[   31.736236] *** system_irq_func_set: Registered handler c0687d68 at index 28 ***
[   31.746308] *** system_irq_func_set: Registered handler c0687e50 at index 30 ***
[   31.766728] *** system_irq_func_set: Registered handler c0687ea4 at index 20 ***
[   31.783313] *** system_irq_func_set: Registered handler c0687ef8 at index 18 ***
[   31.809228] *** system_irq_func_set: Registered handler c0687f4c at index 31 ***
[   31.827052] *** system_irq_func_set: Registered handler c0687fa0 at index 11 ***
[   31.834721] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   31.834738] tiziano_deflicker_expt: Generated 119 LUT entries
[   31.834744] tisp_event_set_cb: Setting callback for event 1
[   31.834751] tisp_event_set_cb: Event 1 callback set to c0687800
[   31.834757] tisp_event_set_cb: Setting callback for event 6
[   31.834763] tisp_event_set_cb: Event 6 callback set to c0686d60
[   31.834769] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   31.834774] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   31.834782] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   31.834789] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   31.834796] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   31.834801] tiziano_awb_init: AWB hardware blocks enabled
[   31.834806] tiziano_gamma_init: Initializing Gamma processing
[   31.834812] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   31.834871] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   31.834876] tiziano_gib_init: Initializing GIB processing
[   31.834882] tiziano_lsc_init: Initializing LSC processing
[   31.834887] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   31.834894] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   31.834900] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   31.834907] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   31.834912] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   31.834969] tiziano_ccm_init: Initializing Color Correction Matrix
[   31.834974] tiziano_ccm_init: Using linear CCM parameters
[   31.834980] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   31.834986] jz_isp_ccm: EV=64, CT=9984
[   31.834992] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   31.834998] cm_control: saturation=128
[   31.835003] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   31.835010] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   31.835015] tiziano_ccm_init: CCM initialized successfully
[   31.835020] tiziano_dmsc_init: Initializing DMSC processing
[   31.835025] tiziano_sharpen_init: Initializing Sharpening
[   31.835030] tiziano_sharpen_init: Using linear sharpening parameters
[   31.835036] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   31.835042] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   31.835048] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   31.835075] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   31.835081] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   31.835086] tiziano_sharpen_init: Sharpening initialized successfully
[   31.835092] tiziano_sdns_init: Initializing SDNS processing
[   31.835100] tiziano_sdns_init: Using linear SDNS parameters
[   31.835106] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   31.835112] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   31.835118] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   31.835150] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   31.835157] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   31.835162] tiziano_sdns_init: SDNS processing initialized successfully
[   31.835169] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   31.835174] tiziano_mdns_init: Using linear MDNS parameters
[   31.835184] tiziano_mdns_init: MDNS processing initialized successfully
[   31.835190] tiziano_clm_init: Initializing CLM processing
[   31.835194] tiziano_dpc_init: Initializing DPC processing
[   31.835200] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   31.835206] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   31.835212] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   31.835218] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   31.835232] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   31.835239] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   31.835245] tiziano_hldc_init: Initializing HLDC processing
[   31.835251] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   31.835258] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   31.835264] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   31.835271] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   31.835278] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   31.835284] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   31.835291] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   31.835298] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   31.835305] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   31.835312] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   31.835318] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   31.835325] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   31.835332] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   31.835338] tiziano_adr_params_refresh: Refreshing ADR parameters
[   31.835344] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   31.835348] tiziano_adr_params_init: Initializing ADR parameter arrays
[   31.835355] tisp_adr_set_params: Writing ADR parameters to registers
[   31.835388] tisp_adr_set_params: ADR parameters written to hardware
[   31.835393] tisp_event_set_cb: Setting callback for event 18
[   31.835400] tisp_event_set_cb: Event 18 callback set to c0687ef8
[   31.835405] tisp_event_set_cb: Setting callback for event 2
[   31.835412] tisp_event_set_cb: Event 2 callback set to c06869fc
[   31.835417] tiziano_adr_init: ADR processing initialized successfully
[   31.835423] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   31.835428] tiziano_bcsh_init: Initializing BCSH processing
[   31.835433] tiziano_ydns_init: Initializing YDNS processing
[   31.835438] tiziano_rdns_init: Initializing RDNS processing
[   31.835444] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   31.835448] tisp_event_init: Initializing ISP event system
[   31.835456] tisp_event_init: SAFE event system initialized with 20 nodes
[   31.835462] tisp_event_set_cb: Setting callback for event 4
[   31.835468] tisp_event_set_cb: Event 4 callback set to c0686a28
[   31.835474] tisp_event_set_cb: Setting callback for event 5
[   31.835480] tisp_event_set_cb: Event 5 callback set to c0686ef0
[   31.835485] tisp_event_set_cb: Setting callback for event 7
[   31.835492] tisp_event_set_cb: Event 7 callback set to c0686abc
[   31.835497] tisp_event_set_cb: Setting callback for event 9
[   31.835503] tisp_event_set_cb: Event 9 callback set to c0686b44
[   31.835509] tisp_event_set_cb: Setting callback for event 8
[   31.835515] tisp_event_set_cb: Event 8 callback set to c0686c08
[   31.835521] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   31.835526] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   31.835532] tisp_param_operate_init: Initializing parameter operations
[   31.835540] tisp_netlink_init: Initializing netlink communication
[   31.835545] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   31.835574] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   31.835587] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   31.835600] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   31.835606] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   31.835612] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   31.835617] tisp_code_create_tuning_node: Device already created, skipping
[   31.835623] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   31.835629] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   31.835636] *** ispcore_core_ops_init: Second tisp_init completed ***
[   31.835640] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   31.835650] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   31.835658] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   31.835663] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   31.835668] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   31.835674] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   31.835679] ispcore_core_ops_init: Complete, result=0<6>[   31.835685] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   31.835691] *** tx_isp_video_s_stream: Activating VIC subdev (state 3 -> 2) before CSI init ***
[   31.835698] *** tx_isp_video_s_stream: VIC subdev activation done, state=3 ***
[   31.835705] *** tx_isp_video_s_stream: Activating CSI subdev (state 1 -> 2) before CSI init ***
[   31.835712] *** tx_isp_video_s_stream: CSI subdev activation done, state=2 ***
[   31.835718] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   31.835726] csi_core_ops_init: sd=81128000, csi_dev=81128000, enable=1
[   31.835732] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.835741] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85d55400 (name=gc2053) ***
[   31.835748] *** tx_isp_get_sensor: Found real sensor: 85d55400 ***
[   31.835754] *** csi_core_ops_init: interface_type=1 (1=MIPI, 2=DVP) ***
[   31.835760] *** csi_core_ops_init: Set csi_dev->interface_type = 1 ***
[   31.909133] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   31.909146] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   31.909155] *** vic_core_ops_init: ENTRY - sd=81128400, enable=1 ***
[   31.909161] *** vic_core_ops_init: vic_dev=81128400, current state check ***
[   31.909168] *** vic_core_ops_init: current_state=3, enable=1 ***
[   31.909173] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   31.909178] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   31.909187] *** SENSOR_INIT: gc2053 enable=1 ***
[   31.909194] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   31.909200] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   31.909205] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   31.909210] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   31.909218] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   31.909223] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   31.909230] csi_video_s_stream: sd=81128000, enable=1
[   31.909236] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   31.909242] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   31.909248] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   31.909255] *** vic_core_s_stream: BINARY NINJA EXACT - sd=81128400, enable=1 ***
[   31.909262] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   31.909266] *** vic_core_s_stream: STREAM ON ***
[   31.909272] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   31.909278] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   31.909284] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.909292] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85d55400 (name=gc2053) ***
[   31.909299] *** tx_isp_get_sensor: Found real sensor: 85d55400 ***
[   31.909305] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   31.909310] *** STREAMING: Configuring CPM registers for VIC access ***
[   31.939146] STREAMING: CPM clocks configured for VIC access
[   31.939160] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   31.939166] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   31.939173] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   31.939179] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   31.939185] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   31.939190] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   31.939199] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   31.939206] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   31.939213] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   31.939219] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   31.939224] *** VIC unlock: Commands written, checking VIC status register ***
[   31.939231] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   31.939236] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   31.939242] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   31.939248] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   31.939254] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   31.939259] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   31.939334] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   31.939342] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   31.939349] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   31.939357] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   31.939364] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   31.939370] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   31.939378] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   31.939384] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   31.939390] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   31.939395] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   31.939401] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   31.939408] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   31.939413] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   31.939419] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   31.939426] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   31.939431] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   31.939437] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   31.939443] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   31.939449] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   31.939455] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   31.939461] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   31.939468] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   31.939474] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   31.939483] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[   31.939490] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   31.939496] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   31.939503] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   31.939509] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   31.939514] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   31.939520] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   31.939526] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   31.939532] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   31.939538] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   31.939546] ispvic_frame_channel_qbuf: arg1=81128400, arg2=  (null)
[   31.939552] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   31.939558] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   31.939564] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   31.939571] ispvic_frame_channel_s_stream: arg1=81128400, arg2=1
[   31.939577] ispvic_frame_channel_s_stream: s0 (vic_dev) = 81128400
[   31.939584] ispvic_frame_channel_s_stream[2471]: streamon
[   31.939590] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   31.939596] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   31.939602] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   31.939608] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   31.939613] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   31.939620] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   31.939626] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   31.939633] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   31.939638] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   31.939644] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   31.939650] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   31.939656] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   31.939662] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   31.939670] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   31.939677] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   31.939685] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   31.939692] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   31.939700] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   31.939706] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   31.939712] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   31.939717] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   31.939724] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   31.939731] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   31.939736] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   31.939742] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   31.939748] ispvic_frame_channel_qbuf: arg1=81128400, arg2=  (null)
[   31.939754] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   31.939766] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   31.939775] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   31.939839] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   31.939850] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   31.939857] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   31.939866] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   31.939872] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   31.939878] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   31.939884] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   31.939891] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   31.940900] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   31.940905] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   31.940910] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   31.941018] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   31.941126] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   31.941133] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   31.941139] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   31.941145] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   31.941150] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   31.941157] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   31.941164] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   31.941170] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   31.941176] *** tx_vic_enable_irq: completed successfully ***
[   32.453164] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   32.453177] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[   32.453183] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[   32.453189] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   32.453197] ispcore_slake_module: VIC device=81128400, state=4ispcore_slake_module: ISP state >= 3, calling ispcore_core_ops_init
[   32.453205] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.453215] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85d55400 (name=gc2053) ***
[   32.453221] *** tx_isp_get_sensor: Found real sensor: 85d55400 ***
[   32.453227] ispcore_slake_module: Using sensor attributes from connected sensor
[   32.453233] *** ispcore_core_ops_init_with_sensor: GOOD-THINGS approach - isp=80564000, sensor_attr=c06e30cc ****** ispcore_core_ops_init_with_sensor: Calling tisp_init with sensor parameters (good-things approach) ***
[   32.453242] *** This will configure MIPI CSI lanes and enable proper interrupt flow ****** ispcore_core_ops_init_with_sensor: Calling tisp_init(&sensor_params, "gc2053") ***
[   32.453251] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   32.453257] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   32.453263] *** tisp_init: Invalid sensor dimensions 1x0, using defaults 1920x1080 ***
[   32.453270] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 1920x1080 ***
[   32.453277] tisp_init: Initializing ISP hardware for sensor (1920x1080)
[   32.453282] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   32.453287] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   32.453293] tisp_event_init: Initializing ISP event system
[   32.453301] tisp_event_init: SAFE event system initialized with 20 nodes
[   32.453307] tisp_event_set_cb: Setting callback for event 4
[   32.453313] tisp_event_set_cb: Event 4 callback set to c0686a28
[   32.453319] tisp_event_set_cb: Setting callback for event 5
[   32.453325] tisp_event_set_cb: Event 5 callback set to c0686ef0
[   32.453331] tisp_event_set_cb: Setting callback for event 7
[   32.453337] tisp_event_set_cb: Event 7 callback set to c0686abc
[   32.453343] tisp_event_set_cb: Setting callback for event 9
[   32.453349] tisp_event_set_cb: Event 9 callback set to c0686b44
[   32.453355] tisp_event_set_cb: Setting callback for event 8
[   32.453361] tisp_event_set_cb: Event 8 callback set to c0686c08
[   32.453367] *** system_irq_func_set: Registered handler c067f8e8 at index 13 ***
[   32.469148] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   32.469164] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   32.469171] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   32.469178] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   32.469185] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   32.469191] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   32.469199] system_reg_write: BLOCKED core-control reg[0xb018]=0x40404040 during streaming (preserve interrupts)
[   32.469207] system_reg_write: BLOCKED core-control reg[0xb01c]=0x40404040 during streaming (preserve interrupts)
[   32.469214] system_reg_write: BLOCKED core-control reg[0xb020]=0x40404040 during streaming (preserve interrupts)
[   32.469221] system_reg_write: BLOCKED core-control reg[0xb024]=0x404040 during streaming (preserve interrupts)
[   32.469228] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   32.469235] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   32.469242] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   32.469249] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   32.469255] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   32.469262] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   32.469269] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   32.469274] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   32.469281] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   32.469287] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   32.469295] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   32.469301] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   32.469307] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   32.469312] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   32.469319] system_reg_write: BLOCKED reg[0x9804]=0x3f00 during streaming to protect interrupts
[   32.469326] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   32.469333] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   32.469339] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   32.469346] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   32.469353] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   32.469359] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   32.469367] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   32.469372] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   32.469379] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   32.469385] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   32.469393] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   32.469399] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   32.469405] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   32.469412] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   32.469419] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   32.469425] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   32.469431] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   32.469438] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   32.469444] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   32.469452] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 1920x1080)
[   32.469459] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   32.469465] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   32.469472] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   32.469477] *** tisp_init: ISP control register set to enable processing pipeline ***
[   32.469484] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   32.469490] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   32.469497] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   32.469502] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   32.469509] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   32.469515] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   32.469525] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=80564000 ***
[   32.476977] *** isp_irq_handle: IRQ 37 received, dev_id=80564000 ***
[   32.476982] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   32.484699] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=80564000 ***
[   32.492145] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[   32.499863] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[   32.507399] *** ISP CORE: After clearing - legacy=0x00000000 ***
[   32.513589] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[   32.521669] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c0687c00 ***
[   32.529918] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[   32.539165] ae0_interrupt_static: Processing AE0 static interrupt
[   32.539172] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[   32.539177] ae0_interrupt_static: AE0 static interrupt processed
[   32.539184] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[   32.547347] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[   32.666859] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   32.666875] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   32.666881] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
d[   32.666887] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[   32.666893] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   32.666901] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[   32.666908] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   32.666915] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   32.666921] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   32.666928] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   32.666933] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   32.666940] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   32.666947] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   32.666953] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   32.666959] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   32.666966] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   32.666973] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   32.666979] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   32.666988] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   32.666995] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   32.667002] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   32.667009] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   32.667015] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   32.667022] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   32.667027] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   32.667033] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   32.667039] *** This should eliminate green frames by enabling proper color processing ***
[   32.667045] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   32.667051] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   32.667058] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   32.667065] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   32.667071] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   32.667078] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   32.667085] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   32.667091] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   32.667097] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   32.667103] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   32.667109] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   32.667114] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   32.667119] *** tisp_init: Standard tuning parameters loaded successfully ***
[   32.667125] *** tisp_init: Custom tuning parameters loaded successfully ***
[   32.667131] tisp_set_csc_version: Setting CSC version 0
[   32.667137] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   32.667144] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   32.667149] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   32.667156] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   32.667163] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   32.667168] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   32.667173] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   32.667180] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   32.667186] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   32.667191] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   32.667198] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   32.667205] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   32.667210] *** tisp_init: ISP processing pipeline fully enabled ***
[   32.667216] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   32.667223] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   32.667229] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   32.667235] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   32.667242] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   32.667247] tisp_init: ISP memory buffers configured
[   32.667252] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   32.667259] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   32.667268] tiziano_ae_params_refresh: Refreshing AE parameters
[   32.667279] tiziano_ae_params_refresh: AE parameters refreshed
[   32.667284] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   32.667290] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   32.667295] tiziano_ae_para_addr: Setting up AE parameter addresses
[   32.667301] tiziano_ae_para_addr: AE parameter addresses configured
[   32.667307] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   32.667314] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   32.667321] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   32.667327] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   32.667335] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   32.667341] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   32.667348] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   32.667355] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b9be814 (Binary Ninja EXACT) ***
[   32.667361] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   32.667369] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   32.667375] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   32.667382] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   32.667387] tiziano_ae_set_hardware_param: Parameters written to AE0
[   32.667394] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   32.667400] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   32.667407] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   32.667413] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   32.667420] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   32.667426] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   32.667433] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   32.667439] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   32.667446] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   32.667452] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   32.667459] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   32.667465] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   32.667471] tiziano_ae_set_hardware_param: Parameters written to AE1
[   32.667477] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   32.667485] *** system_irq_func_set: Registered handler c0687c00 at index 10 ***
[   32.676951] *** system_irq_func_set: Registered handler c0687cf4 at index 27 ***
[   32.697167] *** system_irq_func_set: Registered handler c0687c00 at index 26 ***
[   32.707254] *** system_irq_func_set: Registered handler c0687ddc at index 29 ***
[   32.727462] *** system_irq_func_set: Registered handler c0687d68 at index 28 ***
[   32.739531] *** system_irq_func_set: Registered handler c0687e50 at index 30 ***
[   32.755806] *** system_irq_func_set: Registered handler c0687ea4 at index 20 ***
[   32.771685] *** system_irq_func_set: Registered handler c0687ef8 at index 18 ***
[   32.789154] *** system_irq_func_set: Registered handler c0687f4c at index 31 ***
[   32.806962] *** system_irq_func_set: Registered handler c0687fa0 at index 11 ***
[   32.817044] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   32.817064] tiziano_deflicker_expt: Generated 119 LUT entries
[   32.817070] tisp_event_set_cb: Setting callback for event 1
[   32.817077] tisp_event_set_cb: Event 1 callback set to c0687800
[   32.817082] tisp_event_set_cb: Setting callback for event 6
[   32.817089] tisp_event_set_cb: Event 6 callback set to c0686d60
[   32.817094] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   32.817100] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   32.817107] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   32.817115] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   32.817122] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   32.817126] tiziano_awb_init: AWB hardware blocks enabled
[   32.817132] tiziano_gamma_init: Initializing Gamma processing
[   32.817138] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   32.817197] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   32.817202] tiziano_gib_init: Initializing GIB processing
[   32.817208] tiziano_lsc_init: Initializing LSC processing
[   32.817212] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   32.817219] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   32.817226] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   32.817232] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   32.817238] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   32.817295] tiziano_ccm_init: Initializing Color Correction Matrix
[   32.817300] tiziano_ccm_init: Using linear CCM parameters
[   32.817306] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   32.817312] jz_isp_ccm: EV=64, CT=9984
[   32.817319] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   32.817324] cm_control: saturation=128
[   32.817330] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   32.817336] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   32.817342] tiziano_ccm_init: CCM initialized successfully
[   32.817346] tiziano_dmsc_init: Initializing DMSC processing
[   32.817352] tiziano_sharpen_init: Initializing Sharpening
[   32.817357] tiziano_sharpen_init: Using linear sharpening parameters
[   32.817362] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   32.817370] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   32.817375] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   32.817402] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   32.817408] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   32.817414] tiziano_sharpen_init: Sharpening initialized successfully
[   32.817419] tiziano_sdns_init: Initializing SDNS processing
[   32.817427] tiziano_sdns_init: Using linear SDNS parameters
[   32.817432] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   32.817440] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   32.817446] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   32.817478] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   32.817485] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   32.817490] tiziano_sdns_init: SDNS processing initialized successfully
[   32.817497] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   32.817502] tiziano_mdns_init: Using linear MDNS parameters
[   32.817512] tiziano_mdns_init: MDNS processing initialized successfully
[   32.817517] tiziano_clm_init: Initializing CLM processing
[   32.817522] tiziano_dpc_init: Initializing DPC processing
[   32.817528] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   32.817534] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   32.817541] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   32.817546] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   32.817561] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   32.817568] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   32.817573] tiziano_hldc_init: Initializing HLDC processing
[   32.817580] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   32.817586] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   32.817592] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   32.817599] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   32.817606] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   32.817613] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   32.817620] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   32.817626] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   32.817633] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   32.817640] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   32.817647] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   32.817654] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   32.817660] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   32.817666] tiziano_adr_params_refresh: Refreshing ADR parameters
[   32.817672] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   32.817677] tiziano_adr_params_init: Initializing ADR parameter arrays
[   32.817684] tisp_adr_set_params: Writing ADR parameters to registers
[   32.817716] tisp_adr_set_params: ADR parameters written to hardware
[   32.817722] tisp_event_set_cb: Setting callback for event 18
[   32.817728] tisp_event_set_cb: Event 18 callback set to c0687ef8
[   32.817734] tisp_event_set_cb: Setting callback for event 2
[   32.817740] tisp_event_set_cb: Event 2 callback set to c06869fc
[   32.817746] tiziano_adr_init: ADR processing initialized successfully
[   32.817752] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   32.817757] tiziano_bcsh_init: Initializing BCSH processing
[   32.817762] tiziano_ydns_init: Initializing YDNS processing
[   32.817768] tiziano_rdns_init: Initializing RDNS processing
[   32.817773] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   32.817786] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x5ff8000 (Binary Ninja EXACT) ***
[   32.817793] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x5ff9000 (Binary Ninja EXACT) ***
[   32.817800] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x5ffa000 (Binary Ninja EXACT) ***
[   32.817807] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x5ffb000 (Binary Ninja EXACT) ***
[   32.817814] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x5ffc000 (Binary Ninja EXACT) ***
[   32.817821] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x5ffc800 (Binary Ninja EXACT) ***
[   32.817828] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x5ffd000 (Binary Ninja EXACT) ***
[   32.817834] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x5ffd800 (Binary Ninja EXACT) ***
[   32.817841] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   32.817847] *** tisp_init: AE0 buffer allocated at 0x05ff8000 ***
[   32.817854] *** CRITICAL FIX: data_b2f3c initialized to 0x85ff8000 (prevents stack corruption) ***
[   32.817862] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1140000 (Binary Ninja EXACT) ***
[   32.817869] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1141000 (Binary Ninja EXACT) ***
[   32.817876] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x1142000 (Binary Ninja EXACT) ***
[   32.817883] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x1143000 (Binary Ninja EXACT) ***
[   32.817890] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x1144000 (Binary Ninja EXACT) ***
[   32.817897] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x1144800 (Binary Ninja EXACT) ***
[   32.817904] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x1145000 (Binary Ninja EXACT) ***
[   32.817910] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x1145800 (Binary Ninja EXACT) ***
[   32.817917] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   32.817924] *** tisp_init: AE1 buffer allocated at 0x01140000 ***
[   32.817929] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   32.817935] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   32.817941] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[   32.817947] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   32.817952] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   32.817960] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   32.817968] tiziano_ae_params_refresh: Refreshing AE parameters
[   32.817978] tiziano_ae_params_refresh: AE parameters refreshed
[   32.817984] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   32.817990] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   32.817996] tiziano_ae_para_addr: Setting up AE parameter addresses
[   32.818001] tiziano_ae_para_addr: AE parameter addresses configured
[   32.818007] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   32.818014] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   32.818021] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   32.818028] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   32.818034] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   32.818041] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   32.818048] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   32.818055] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b9be814 (Binary Ninja EXACT) ***
[   32.818062] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   32.818068] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   32.818075] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   32.818082] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   32.818088] tiziano_ae_set_hardware_param: Parameters written to AE0
[   32.818094] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   32.818100] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   32.818107] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   32.818114] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   32.818120] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   32.818126] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   32.818133] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   32.818140] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   32.818146] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   32.818153] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   32.818159] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   32.818166] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   32.818172] tiziano_ae_set_hardware_param: Parameters written to AE1
[   32.818177] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   32.818184] *** system_irq_func_set: Registered handler c0687c00 at index 10 ***
[   32.837260] *** system_irq_func_set: Registered handler c0687cf4 at index 27 ***
[   32.855244] *** system_irq_func_set: Registered handler c0687c00 at index 26 ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   32.453242] *** This will configure MIPI CSI lanes and enable proper interrupt flow ****** ispcore_core_ops_init_with_sensor: Calling tisp_init(&sensor_params, "gc2053") ***
[   32.453251] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   32.453257] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   32.453263] *** tisp_init: Invalid sensor dimensions 1x0, using defaults 1920x1080 ***
[   32.453270] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 1920x1080 ***
[   32.453277] tisp_init: Initializing ISP hardware for sensor (1920x1080)
[   32.453282] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   32.453287] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   32.453293] tisp_event_init: Initializing ISP event system
[   32.453301] tisp_event_init: SAFE event system initialized with 20 nodes
[   32.453307] tisp_event_set_cb: Setting callback for event 4
[   32.453313] tisp_event_set_cb: Event 4 callback set to c0686a28
[   32.453319] tisp_event_set_cb: Setting callback for event 5
[   32.453325] tisp_event_set_cb: Event 5 callback set to c0686ef0
[   32.453331] tisp_event_set_cb: Setting callback for event 7
[   32.453337] tisp_event_set_cb: Event 7 callback set to c0686abc
[   32.453343] tisp_event_set_cb: Setting callback for event 9
[   32.453349] tisp_event_set_cb: Event 9 callback set to c0686b44
[   32.453355] tisp_event_set_cb: Setting callback for event 8
[   32.453361] tisp_event_set_cb: Event 8 callback set to c0686c08
[   32.453367] *** system_irq_func_set: Registered handler c067f8e8 at index 13 ***
[   32.469148] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   32.469164] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   32.469171] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   32.469178] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   32.469185] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   32.469191] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   32.469199] system_reg_write: BLOCKED core-control reg[0xb018]=0x40404040 during streaming (preserve interrupts)
[   32.469207] system_reg_write: BLOCKED core-control reg[0xb01c]=0x40404040 during streaming (preserve interrupts)
[   32.469214] system_reg_write: BLOCKED core-control reg[0xb020]=0x40404040 during streaming (preserve interrupts)
[   32.469221] system_reg_write: BLOCKED core-control reg[0xb024]=0x404040 during streaming (preserve interrupts)
[   32.469228] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   32.469235] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   32.469242] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   32.469249] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   32.469255] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   32.469262] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   32.469269] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   32.469274] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   32.469281] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   32.469287] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   32.469295] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   32.469301] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   32.469307] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   32.469312] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   32.469319] system_reg_write: BLOCKED reg[0x9804]=0x3f00 during streaming to protect interrupts
[   32.469326] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   32.469333] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   32.469339] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   32.469346] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   32.469353] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   32.469359] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   32.469367] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   32.469372] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   32.469379] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   32.469385] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   32.469393] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   32.469399] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   32.469405] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   32.469412] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   32.469419] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   32.469425] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   32.469431] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   32.469438] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   32.469444] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   32.469452] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 1920x1080)
[   32.469459] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   32.469465] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   32.469472] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   32.469477] *** tisp_init: ISP control register set to enable processing pipeline ***
[   32.469484] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   32.469490] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   32.469497] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   32.469502] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   32.469509] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   32.469515] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   32.469525] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=80564000 ***
[   32.476977] *** isp_irq_handle: IRQ 37 received, dev_id=80564000 ***
[   32.476982] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   32.484699] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=80564000 ***
[   32.492145] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[   32.499863] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[   32.507399] *** ISP CORE: After clearing - legacy=0x00000000 ***
[   32.513589] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[   32.521669] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c0687c00 ***
[   32.529918] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[   32.539165] ae0_interrupt_static: Processing AE0 static interrupt
[   32.539172] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[   32.539177] ae0_interrupt_static: AE0 static interrupt processed
[   32.539184] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[   32.547347] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[   32.666859] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   32.666875] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   32.666881] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
[   32.666887] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[   32.666893] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   32.666901] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[   32.666908] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   32.666915] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   32.666921] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   32.666928] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   32.666933] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   32.666940] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   32.666947] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   32.666953] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   32.666959] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   32.666966] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   32.666973] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   32.666979] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   32.666988] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   32.666995] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   32.667002] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   32.667009] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   32.667015] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   32.667022] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   32.667027] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   32.667033] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   32.667039] *** This should eliminate green frames by enabling proper color processing ***
[   32.667045] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   32.667051] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   32.667058] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   32.667065] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   32.667071] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   32.667078] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   32.667085] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   32.667091] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   32.667097] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   32.667103] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   32.667109] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   32.667114] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   32.667119] *** tisp_init: Standard tuning parameters loaded successfully ***
[   32.667125] *** tisp_init: Custom tuning parameters loaded successfully ***
[   32.667131] tisp_set_csc_version: Setting CSC version 0
[   32.667137] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   32.667144] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   32.667149] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   32.667156] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   32.667163] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   32.667168] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   32.667173] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   32.667180] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   32.667186] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   32.667191] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   32.667198] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   32.667205] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   32.667210] *** tisp_init: ISP processing pipeline fully enabled ***
[   32.667216] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   32.667223] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   32.667229] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   32.667235] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   32.667242] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   32.667247] tisp_init: ISP memory buffers configured
[   32.667252] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   32.667259] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   32.667268] tiziano_ae_params_refresh: Refreshing AE parameters
[   32.667279] tiziano_ae_params_refresh: AE parameters refreshed
[   32.667284] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   32.667290] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   32.667295] tiziano_ae_para_addr: Setting up AE parameter addresses
[   32.667301] tiziano_ae_para_addr: AE parameter addresses configured
[   32.667307] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   32.667314] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   32.667321] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   32.667327] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   32.667335] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   32.667341] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   32.667348] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   32.667355] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b9be814 (Binary Ninja EXACT) ***
[   32.667361] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   32.667369] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   32.667375] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   32.667382] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   32.667387] tiziano_ae_set_hardware_param: Parameters written to AE0
[   32.667394] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   32.667400] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   32.667407] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   32.667413] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   32.667420] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   32.667426] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   32.667433] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   32.667439] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   32.667446] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   32.667452] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   32.667459] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   32.667465] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   32.667471] tiziano_ae_set_hardware_param: Parameters written to AE1
[   32.667477] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   32.667485] *** system_irq_func_set: Registered handler c0687c00 at index 10 ***
[   32.676951] *** system_irq_func_set: Registered handler c0687cf4 at index 27 ***
[   32.697167] *** system_irq_func_set: Registered handler c0687c00 at index 26 ***
[   32.707254] *** system_irq_func_set: Registered handler c0687ddc at index 29 ***
[   32.727462] *** system_irq_func_set: Registered handler c0687d68 at index 28 ***
[   32.739531] *** system_irq_func_set: Registered handler c0687e50 at index 30 ***
[   32.755806] *** system_irq_func_set: Registered handler c0687ea4 at index 20 ***
[   32.771685] *** system_irq_func_set: Registered handler c0687ef8 at index 18 ***
[   32.789154] *** system_irq_func_set: Registered handler c0687f4c at index 31 ***
[   32.806962] *** system_irq_func_set: Registered handler c0687fa0 at index 11 ***
[   32.817044] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   32.817064] tiziano_deflicker_expt: Generated 119 LUT entries
[   32.817070] tisp_event_set_cb: Setting callback for event 1
[   32.817077] tisp_event_set_cb: Event 1 callback set to c0687800
[   32.817082] tisp_event_set_cb: Setting callback for event 6
[   32.817089] tisp_event_set_cb: Event 6 callback set to c0686d60
[   32.817094] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   32.817100] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   32.817107] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   32.817115] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   32.817122] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   32.817126] tiziano_awb_init: AWB hardware blocks enabled
[   32.817132] tiziano_gamma_init: Initializing Gamma processing
[   32.817138] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   32.817197] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   32.817202] tiziano_gib_init: Initializing GIB processing
[   32.817208] tiziano_lsc_init: Initializing LSC processing
[   32.817212] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   32.817219] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   32.817226] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   32.817232] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   32.817238] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   32.817295] tiziano_ccm_init: Initializing Color Correction Matrix
[   32.817300] tiziano_ccm_init: Using linear CCM parameters
[   32.817306] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   32.817312] jz_isp_ccm: EV=64, CT=9984
[   32.817319] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   32.817324] cm_control: saturation=128
[   32.817330] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   32.817336] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   32.817342] tiziano_ccm_init: CCM initialized successfully
[   32.817346] tiziano_dmsc_init: Initializing DMSC processing
[   32.817352] tiziano_sharpen_init: Initializing Sharpening
[   32.817357] tiziano_sharpen_init: Using linear sharpening parameters
[   32.817362] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   32.817370] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   32.817375] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   32.817402] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   32.817408] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   32.817414] tiziano_sharpen_init: Sharpening initialized successfully
[   32.817419] tiziano_sdns_init: Initializing SDNS processing
[   32.817427] tiziano_sdns_init: Using linear SDNS parameters
[   32.817432] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   32.817440] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   32.817446] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   32.817478] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   32.817485] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   32.817490] tiziano_sdns_init: SDNS processing initialized successfully
[   32.817497] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   32.817502] tiziano_mdns_init: Using linear MDNS parameters
[   32.817512] tiziano_mdns_init: MDNS processing initialized successfully
[   32.817517] tiziano_clm_init: Initializing CLM processing
[   32.817522] tiziano_dpc_init: Initializing DPC processing
[   32.817528] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   32.817534] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   32.817541] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   32.817546] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   32.817561] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   32.817568] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   32.817573] tiziano_hldc_init: Initializing HLDC processing
[   32.817580] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   32.817586] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   32.817592] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   32.817599] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   32.817606] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   32.817613] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   32.817620] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   32.817626] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   32.817633] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   32.817640] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   32.817647] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   32.817654] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   32.817660] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   32.817666] tiziano_adr_params_refresh: Refreshing ADR parameters
[   32.817672] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   32.817677] tiziano_adr_params_init: Initializing ADR parameter arrays
[   32.817684] tisp_adr_set_params: Writing ADR parameters to registers
[   32.817716] tisp_adr_set_params: ADR parameters written to hardware
[   32.817722] tisp_event_set_cb: Setting callback for event 18
[   32.817728] tisp_event_set_cb: Event 18 callback set to c0687ef8
[   32.817734] tisp_event_set_cb: Setting callback for event 2
[   32.817740] tisp_event_set_cb: Event 2 callback set to c06869fc
[   32.817746] tiziano_adr_init: ADR processing initialized successfully
[   32.817752] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   32.817757] tiziano_bcsh_init: Initializing BCSH processing
[   32.817762] tiziano_ydns_init: Initializing YDNS processing
[   32.817768] tiziano_rdns_init: Initializing RDNS processing
[   32.817773] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   32.817786] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x5ff8000 (Binary Ninja EXACT) ***
[   32.817793] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x5ff9000 (Binary Ninja EXACT) ***
[   32.817800] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x5ffa000 (Binary Ninja EXACT) ***
[   32.817807] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x5ffb000 (Binary Ninja EXACT) ***
[   32.817814] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x5ffc000 (Binary Ninja EXACT) ***
[   32.817821] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x5ffc800 (Binary Ninja EXACT) ***
[   32.817828] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x5ffd000 (Binary Ninja EXACT) ***
[   32.817834] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x5ffd800 (Binary Ninja EXACT) ***
[   32.817841] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   32.817847] *** tisp_init: AE0 buffer allocated at 0x05ff8000 ***
[   32.817854] *** CRITICAL FIX: data_b2f3c initialized to 0x85ff8000 (prevents stack corruption) ***
[   32.817862] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1140000 (Binary Ninja EXACT) ***
[   32.817869] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1141000 (Binary Ninja EXACT) ***
[   32.817876] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x1142000 (Binary Ninja EXACT) ***
[   32.817883] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x1143000 (Binary Ninja EXACT) ***
[   32.817890] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x1144000 (Binary Ninja EXACT) ***
[   32.817897] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x1144800 (Binary Ninja EXACT) ***
[   32.817904] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x1145000 (Binary Ninja EXACT) ***
[   32.817910] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x1145800 (Binary Ninja EXACT) ***
[   32.817917] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   32.817924] *** tisp_init: AE1 buffer allocated at 0x01140000 ***
[   32.817929] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   32.817935] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   32.817941] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[   32.817947] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   32.817952] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   32.817960] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   32.817968] tiziano_ae_params_refresh: Refreshing AE parameters
[   32.817978] tiziano_ae_params_refresh: AE parameters refreshed
[   32.817984] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   32.817990] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   32.817996] tiziano_ae_para_addr: Setting up AE parameter addresses
[   32.818001] tiziano_ae_para_addr: AE parameter addresses configured
[   32.818007] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   32.818014] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   32.818021] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   32.818028] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   32.818034] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   32.818041] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   32.818048] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   32.818055] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b9be814 (Binary Ninja EXACT) ***
[   32.818062] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   32.818068] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   32.818075] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   32.818082] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   32.818088] tiziano_ae_set_hardware_param: Parameters written to AE0
[   32.818094] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   32.818100] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   32.818107] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   32.818114] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   32.818120] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   32.818126] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   32.818133] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   32.818140] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   32.818146] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   32.818153] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   32.818159] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   32.818166] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   32.818172] tiziano_ae_set_hardware_param: Parameters written to AE1
[   32.818177] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   32.818184] *** system_irq_func_set: Registered handler c0687c00 at index 10 ***
[   32.837260] *** system_irq_func_set: Registered handler c0687cf4 at index 27 ***
[   32.855244] *** system_irq_func_set: Registered handler c0687c00 at index 26 ***
[   32.873100] *** system_irq_func_set: Registered handler c0687ddc at index 29 ***
[   32.899164] *** system_irq_func_set: Registered handler c0687d68 at index 28 ***
[   32.913984] *** system_irq_func_set: Registered handler c0687e50 at index 30 ***
[   32.929148] *** system_irq_func_set: Registered handler c0687ea4 at index 20 ***
[   32.945378] *** system_irq_func_set: Registered handler c0687ef8 at index 18 ***
[   32.959238] *** system_irq_func_set: Registered handler c0687f4c at index 31 ***
[   32.977122] *** system_irq_func_set: Registered handler c0687fa0 at index 11 ***
[   32.989933] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   32.989955] tiziano_deflicker_expt: Generated 119 LUT entries
[   32.989961] tisp_event_set_cb: Setting callback for event 1
[   32.989968] tisp_event_set_cb: Event 1 callback set to c0687800
[   32.989974] tisp_event_set_cb: Setting callback for event 6
[   32.989981] tisp_event_set_cb: Event 6 callback set to c0686d60
[   32.989986] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   32.989992] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   32.990000] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   32.990007] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   32.990014] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   32.990019] tiziano_awb_init: AWB hardware blocks enabled
[   32.990024] tiziano_gamma_init: Initializing Gamma processing
[   32.990030] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   32.990089] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   32.990095] tiziano_gib_init: Initializing GIB processing
[   32.990100] tiziano_lsc_init: Initializing LSC processing
[   32.990105] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   32.990112] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   32.990118] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   32.990125] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   32.990130] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   32.990190] tiziano_ccm_init: Initializing Color Correction Matrix
[   32.990195] tiziano_ccm_init: Using linear CCM parameters
[   32.990201] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   32.990208] jz_isp_ccm: EV=64, CT=9984
[   32.990214] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   32.990220] cm_control: saturation=128
[   32.990225] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   32.990231] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   32.990236] tiziano_ccm_init: CCM initialized successfully
[   32.990242] tiziano_dmsc_init: Initializing DMSC processing
[   32.990246] tiziano_sharpen_init: Initializing Sharpening
[   32.990252] tiziano_sharpen_init: Using linear sharpening parameters
[   32.990257] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   32.990264] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   32.990270] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   32.990297] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   32.990337] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   32.990343] tiziano_sharpen_init: Sharpening initialized successfully
[   32.990349] tiziano_sdns_init: Initializing SDNS processing
[   32.990357] tiziano_sdns_init: Using linear SDNS parameters
[   32.990363] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   32.990370] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   32.990376] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   32.990408] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   32.990415] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   32.990420] tiziano_sdns_init: SDNS processing initialized successfully
[   32.990427] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   32.990432] tiziano_mdns_init: Using linear MDNS parameters
[   32.990442] tiziano_mdns_init: MDNS processing initialized successfully
[   32.990448] tiziano_clm_init: Initializing CLM processing
[   32.990453] tiziano_dpc_init: Initializing DPC processing
[   32.990458] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   32.990464] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   32.990471] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   32.990476] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   32.990491] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   32.990498] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   32.990504] tiziano_hldc_init: Initializing HLDC processing
[   32.990510] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   32.990516] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   32.990523] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   32.990530] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   32.990536] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   32.990544] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   32.990550] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   32.990557] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   32.990564] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   32.990571] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   32.990578] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   32.990584] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   32.990591] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   32.990596] tiziano_adr_params_refresh: Refreshing ADR parameters
[   32.990602] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   32.990608] tiziano_adr_params_init: Initializing ADR parameter arrays
[   32.990614] tisp_adr_set_params: Writing ADR parameters to registers
[   32.990647] tisp_adr_set_params: ADR parameters written to hardware
[   32.990652] tisp_event_set_cb: Setting callback for event 18
[   32.990659] tisp_event_set_cb: Event 18 callback set to c0687ef8
[   32.990665] tisp_event_set_cb: Setting callback for event 2
[   32.990671] tisp_event_set_cb: Event 2 callback set to c06869fc
[   32.990676] tiziano_adr_init: ADR processing initialized successfully
[   32.990682] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   32.990688] tiziano_bcsh_init: Initializing BCSH processing
[   32.990693] tiziano_ydns_init: Initializing YDNS processing
[   32.990698] tiziano_rdns_init: Initializing RDNS processing
[   32.990703] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   32.990708] tisp_event_init: Initializing ISP event system
[   32.990715] tisp_event_init: SAFE event system initialized with 20 nodes
[   32.990721] tisp_event_set_cb: Setting callback for event 4
[   32.990727] tisp_event_set_cb: Event 4 callback set to c0686a28
[   32.990733] tisp_event_set_cb: Setting callback for event 5
[   32.990739] tisp_event_set_cb: Event 5 callback set to c0686ef0
[   32.990744] tisp_event_set_cb: Setting callback for event 7
[   32.990751] tisp_event_set_cb: Event 7 callback set to c0686abc
[   32.990756] tisp_event_set_cb: Setting callback for event 9
[   32.990763] tisp_event_set_cb: Event 9 callback set to c0686b44
[   32.990768] tisp_event_set_cb: Setting callback for event 8
[   32.990774] tisp_event_set_cb: Event 8 callback set to c0686c08
[   32.990780] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   32.990786] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   32.990792] tisp_param_operate_init: Initializing parameter operations
[   32.990799] tisp_netlink_init: Initializing netlink communication
[   32.990804] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   32.990835] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   32.990848] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   32.990859] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   32.990866] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   32.990872] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   32.990877] tisp_code_create_tuning_node: Device already created, skipping
[   32.990883] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   32.990889] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   32.990896] *** ispcore_core_ops_init_with_sensor: tisp_init SUCCESS - MIPI CSI should now be configured ***
[   32.990902] *** ispcore_core_ops_init_with_sensor: VIC already in state 4 (>= 3) ****** ispcore_core_ops_init_with_sensor: Calling tx_isp_subdev_pipo to program VIC and start MDMA/IRQs ***
[   32.990910] *** tx_isp_subdev_pipo: EXACT Binary Ninja MCP implementation ***
[   32.990918] tx_isp_subdev_pipo: entry - sd=81128400, arg=80564000
[   32.990924] tx_isp_subdev_pipo: vic_dev retrieved from host_priv: 81128400
[   32.990930] tx_isp_subdev_pipo: set processing = 1 (Binary Ninja offset 0x20c)
[   32.990935] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures (Binary Ninja MCP)
[   32.990941] tx_isp_subdev_pipo: initialized linked list heads (Binary Ninja MCP)
[   32.990946] tx_isp_subdev_pipo: initialized spinlock (Binary Ninja MCP)
[   32.990952] *** CRITICAL: Set ispvic_frame_channel_s_stream at raw_pipe[3] (offset 0xc) ***
[   32.990958] *** tx_isp_subdev_pipo: GOOD-THINGS approach - deferring buffer allocation ***
[   32.990963] *** Buffers will be allocated on-demand during QBUF operations ***
[   32.990969] tx_isp_subdev_pipo: initialized buffer index 0 (allocation deferred)
[   32.990976] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[   32.990982] tx_isp_subdev_pipo: initialized buffer index 1 (allocation deferred)
[   32.990988] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[   32.990994] tx_isp_subdev_pipo: initialized buffer index 2 (allocation deferred)
[   32.991000] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[   32.991006] tx_isp_subdev_pipo: initialized buffer index 3 (allocation deferred)
[   32.991013] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[   32.991019] tx_isp_subdev_pipo: initialized buffer index 4 (allocation deferred)
[   32.991026] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[   32.991031] *** tx_isp_subdev_pipo: Using GOOD-THINGS deferred buffer allocation strategy ***
[   32.991037] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[   32.991042] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[   32.991048] *** tx_isp_subdev_pipo: RESETTING stream_state to 0 before calling ispvic_frame_channel_s_stream ***
[   32.991054] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_qbuf to write buffer addresses ***
[   32.991060] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   32.991068] ispvic_frame_channel_qbuf: arg1=81128400, arg2=  (null)
[   32.991074] *** tx_isp_subdev_pipo: ispvic_frame_channel_qbuf SUCCESS - buffer addresses written to VIC hardware ***
[   32.991080] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_s_stream to start VIC streaming ***
[   32.991086] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   32.991093] ispvic_frame_channel_s_stream: arg1=81128400, arg2=1
[   32.991099] ispvic_frame_channel_s_stream: s0 (vic_dev) = 81128400
[   32.991106] ispvic_frame_channel_s_stream[2471]: streamon
[   32.991112] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   32.991118] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   32.991124] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   32.991130] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   32.991135] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   32.991142] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   32.991148] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   32.991155] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   32.991161] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   32.991167] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   32.991172] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   32.991178] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   32.991185] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   32.991192] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   32.991200] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   32.991208] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   32.991215] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   32.991223] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   32.991229] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   32.991234] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   32.991240] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   32.991247] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   32.991253] *** tx_isp_subdev_pipo: ispvic_frame_channel_s_stream SUCCESS - VIC streaming started! ***
[   32.991259] *** tx_isp_subdev_pipo: CALLING vic_core_s_stream to enable VIC interrupts ***
[   32.991266] *** vic_core_s_stream: BINARY NINJA EXACT - sd=81128400, enable=1 ***
[   32.991272] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   32.991277] *** vic_core_s_stream: STREAM ON ***
[   32.991283] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   32.991289] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[   32.991294] tx_isp_subdev_pipo: completed successfully, returning 0
[   32.991300] *** ispcore_core_ops_init_with_sensor: SUCCESS - Core initialized and VIC streaming/IRQs armed ***
[   32.991305] ispcore_slake_module: Initializing channelsispcore_slake_module: Channel 0 enabled
[   32.991312] ispcore_slake_module: Channel 1 enabledispcore_slake_module: Channel 2 enabled
[   32.991320] ispcore_slake_module: Channel 3 enabledispcore_slake_module: Channel 4 enabled
[   32.991328] ispcore_slake_module: Channel 5 enabledispcore_slake_module: Calling VIC control function (0x4000001, 0)
[   32.991336] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[   32.991343] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=80564000, isp_dev->subdevs=80567274 ***
[   32.991356] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   32.991362] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=4 ***
[   32.991368] tx_isp_csi_slake_subdev: CSI in streaming state, stopping stream
[   32.991374] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   32.991380] csi_video_s_stream: sd=81128000, enable=0
[   32.991387] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   32.991392] tx_isp_csi_slake_subdev: CSI in state 3, calling core_ops_init(disable)
[   32.991400] csi_core_ops_init: sd=81128000, csi_dev=81128000, enable=0
[   32.991407] tx_isp_csi_slake_subdev: CSI state 2->1, disabling clocks
[   32.991414] tx_isp_csi_slake_subdev: Disabled clock 0
[   32.991420] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   32.991425] ispcore_slake_module: CSI slake success
[   32.991429] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   32.991435] *** tx_isp_vic_slake_subdev: ENTRY - sd=81128400 ***
[   32.991442] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=81128400, current state=1 ***
[   32.991448] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   32.991454] ispcore_slake_module: VIC slake success
[   32.991459] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   32.991464] ispcore_slake_module: Managing ISP clocks
[   32.991468] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   32.991476] ispcore_slake_module: Complete, result=0<6>[   32.991482] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   32.991488] *** vic_core_s_stream: VIC initialized, final state=1 ***
[   32.991495] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   32.991502] *** tx_isp_video_s_stream: Calling subdev[3]->ops->video->s_stream(1) ***
[   32.991510] gc2053: s_stream called with enable=1
[   32.991516] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   32.991523] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   32.991529] gc2053: About to write streaming registers for interface 1
[   32.991535] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   32.991545] sensor_write: reg=0xfe val=0x00, client=8550be00, adapter=i2c0, addr=0x37
[   32.991868] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.991876] sensor_write_array: reg[1] 0xfe=0x00 OK
[   32.991885] sensor_write: reg=0x3e val=0x91, client=8550be00, adapter=i2c0, addr=0x37
[   32.996631] sensor_write: reg=0x3e val=0x91 SUCCESS
[   32.996645] sensor_write_array: reg[2] 0x3e=0x91 OK
[   32.996652] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   32.996659] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   32.996666] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   32.996672] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   32.996678] *** tx_isp_video_s_stream: subdev[3] s_stream SUCCESS ***
[   32.996685] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   32.996692] gc2053: s_stream called with enable=1
[   32.996698] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   32.996704] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   32.996710] gc2053: About to write streaming registers for interface 1
[   32.996716] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   32.996726] sensor_write: reg=0xfe val=0x00, client=8550be00, adapter=i2c0, addr=0x37
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
[   32.997045] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.997052] sensor_write_array: reg[1] 0xfe=0x00 OK
[   32.997061] sensor_write: reg=0x3e val=0x91, client=8550be00, adapter=i2c0, addr=0x37
[   32.997438] sensor_write: reg=0x3e val=0x91 SUCCESS
[   32.997446] sensor_write_array: reg[2] 0x3e=0x91 OK
[   32.997452] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   32.997459] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   32.997465] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   32.997471] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   32.997477] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   32.997484] *** tx_isp_video_s_stream: Post-sensor s_stream re-trigger of CSI core->init ***
[   33.009163] csi_core_ops_init: sd=81128000, csi_dev=81128000, enable=1
[   33.009174] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   33.049473] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   33.049518] ISP IOCTL: cmd=0x800456d0 arg=0x7ff27e00
[   33.049526] TX_ISP_VIDEO_LINK_SETUP: config=0
[   33.049532] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   33.049539] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   33.049546] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   33.049551] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   33.049558] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   33.049565] VIC activated: state 1 -> 2 (READY)
[   33.049572] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[   33.049578] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[   33.049584] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[   33.049590] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   33.049596] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   33.049602] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   33.049609] csi_video_s_stream: sd=81128000, enable=1
[   33.049616] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   33.049624] *** vic_core_s_stream: BINARY NINJA EXACT - sd=81128400, enable=1 ***
[   33.049630] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   33.049635] *** vic_core_s_stream: STREAM ON ***
[   33.049640] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   33.049646] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   33.049652] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.049662] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85d55400 (name=gc2053) ***
[   33.049668] *** tx_isp_get_sensor: Found real sensor: 85d55400 ***
[   33.049674] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   33.049680] *** STREAMING: Configuring CPM registers for VIC access ***
[   33.079201] STREAMING: CPM clocks configured for VIC access
[   33.079215] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   33.079221] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   33.079228] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   33.079234] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   33.079240] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   33.079246] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   33.079254] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   33.079261] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   33.079268] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   33.079274] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   33.079280] *** VIC unlock: Commands written, checking VIC status register ***
[   33.079287] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   33.079292] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   33.079298] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   33.079304] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   33.079310] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   33.079316] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   33.079392] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   33.079400] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   33.079407] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   33.079414] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   33.079420] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   33.079428] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   33.079434] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   33.079440] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   33.079446] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   33.079452] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   33.079458] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   33.079464] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   33.079470] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   33.079476] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   33.079482] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   33.079488] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   33.079494] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   33.079500] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   33.079506] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   33.079512] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   33.079519] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   33.079525] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   33.079534] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   33.079540] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   33.079546] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   33.079554] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   33.079560] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   33.079566] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   33.079571] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   33.079577] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   33.079584] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   33.079590] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   33.079598] ispvic_frame_channel_qbuf: arg1=81128400, arg2=  (null)
[   33.079604] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   33.079610] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   33.079616] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   33.079623] ispvic_frame_channel_s_stream: arg1=81128400, arg2=1
[   33.079629] ispvic_frame_channel_s_stream: s0 (vic_dev) = 81128400
[   33.079636] ispvic_frame_channel_s_stream[2471]: streamon
[   33.079642] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   33.079648] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   33.079654] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   33.079660] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   33.079665] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   33.079672] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   33.079678] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   33.079685] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   33.079691] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   33.079697] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   33.079702] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   33.079708] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   33.079715] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   33.079722] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   33.079730] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   33.079738] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   33.079745] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   33.079753] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   33.079759] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   33.079764] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   33.079770] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   33.079778] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   33.079784] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   33.079790] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   33.079795] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   33.079802] ispvic_frame_channel_qbuf: arg1=81128400, arg2=  (null)
[   33.079807] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   33.079820] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   33.079828] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   33.079892] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   33.079904] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   33.079911] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   33.079920] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   33.079926] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   33.079931] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   33.079938] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   33.079945] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   33.080953] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   33.080959] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   33.080964] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   33.081072] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   33.081180] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   33.081187] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   33.081193] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   33.081199] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   33.081204] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   33.081211] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   33.081218] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   33.081224] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   33.081229] *** tx_vic_enable_irq: completed successfully ***
[   33.502059] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   33.502074] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2  3 transition ***
[   33.502081] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   33.502091] gc2053: s_stream called with enable=1
[   33.502098] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   33.502105] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   33.502111] gc2053: About to write streaming registers for interface 1
[   33.502117] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   33.502127] sensor_write: reg=0xfe val=0x00, client=8550be00, adapter=i2c0, addr=0x37
[   33.502448] sensor_write: reg=0xfe val=0x00 SUCCESS
[   33.502455] sensor_write_array: reg[1] 0xfe=0x00 OK
[   33.502464] sensor_write: reg=0x3e val=0x91, client=8550be00, adapter=i2c0, addr=0x37
[   33.502785] sensor_write: reg=0x3e val=0x91 SUCCESS
[   33.502791] sensor_write_array: reg[2] 0x3e=0x91 OK
[   33.502798] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   33.502805] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   33.502811] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   33.502817] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   33.502823] gc2053: s_stream called with enable=1
[   33.502829] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   33.502835] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   33.502841] gc2053: About to write streaming registers for interface 1
[   33.502847] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   33.502856] sensor_write: reg=0xfe val=0x00, client=8550be00, adapter=i2c0, addr=0x37
[   33.503157] sensor_write: reg=0xfe val=0x00 SUCCESS
[   33.503164] sensor_write_array: reg[1] 0xfe=0x00 OK
[   33.503173] sensor_write: reg=0x3e val=0x91, client=8550be00, adapter=i2c0, addr=0x37
[   33.503485] sensor_write: reg=0x3e val=0x91 SUCCESS
[   33.503491] sensor_write_array: reg[2] 0x3e=0x91 OK
[   33.503498] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   33.503504] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   33.503510] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   33.503516] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
root@ing-wyze-cam3-a000 ~# dmesg 
[   32.817924] *** tisp_init: AE1 buffer allocated at 0x01140000 ***
[   32.817929] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   32.817935] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   32.817941] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[   32.817947] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   32.817952] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   32.817960] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   32.817968] tiziano_ae_params_refresh: Refreshing AE parameters
[   32.817978] tiziano_ae_params_refresh: AE parameters refreshed
[   32.817984] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   32.817990] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   32.817996] tiziano_ae_para_addr: Setting up AE parameter addresses
[   32.818001] tiziano_ae_para_addr: AE parameter addresses configured
[   32.818007] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   32.818014] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   32.818021] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   32.818028] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   32.818034] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   32.818041] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   32.818048] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   32.818055] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b9be814 (Binary Ninja EXACT) ***
[   32.818062] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   32.818068] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   32.818075] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   32.818082] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   32.818088] tiziano_ae_set_hardware_param: Parameters written to AE0
[   32.818094] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   32.818100] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   32.818107] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   32.818114] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   32.818120] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   32.818126] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   32.818133] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   32.818140] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   32.818146] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   32.818153] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   32.818159] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   32.818166] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   32.818172] tiziano_ae_set_hardware_param: Parameters written to AE1
[   32.818177] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   32.818184] *** system_irq_func_set: Registered handler c0687c00 at index 10 ***
[   32.837260] *** system_irq_func_set: Registered handler c0687cf4 at index 27 ***
[   32.855244] *** system_irq_func_set: Registered handler c0687c00 at index 26 ***
[   32.873100] *** system_irq_func_set: Registered handler c0687ddc at index 29 ***
[   32.899164] *** system_irq_func_set: Registered handler c0687d68 at index 28 ***
[   32.913984] *** system_irq_func_set: Registered handler c0687e50 at index 30 ***
[   32.929148] *** system_irq_func_set: Registered handler c0687ea4 at index 20 ***
[   32.945378] *** system_irq_func_set: Registered handler c0687ef8 at index 18 ***
[   32.959238] *** system_irq_func_set: Registered handler c0687f4c at index 31 ***
[   32.977122] *** system_irq_func_set: Registered handler c0687fa0 at index 11 ***
[   32.989933] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   32.989955] tiziano_deflicker_expt: Generated 119 LUT entries
[   32.989961] tisp_event_set_cb: Setting callback for event 1
[   32.989968] tisp_event_set_cb: Event 1 callback set to c0687800
[   32.989974] tisp_event_set_cb: Setting callback for event 6
[   32.989981] tisp_event_set_cb: Event 6 callback set to c0686d60
[   32.989986] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   32.989992] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   32.990000] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   32.990007] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   32.990014] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   32.990019] tiziano_awb_init: AWB hardware blocks enabled
[   32.990024] tiziano_gamma_init: Initializing Gamma processing
[   32.990030] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   32.990089] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   32.990095] tiziano_gib_init: Initializing GIB processing
[   32.990100] tiziano_lsc_init: Initializing LSC processing
[   32.990105] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   32.990112] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   32.990118] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   32.990125] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   32.990130] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   32.990190] tiziano_ccm_init: Initializing Color Correction Matrix
[   32.990195] tiziano_ccm_init: Using linear CCM parameters
[   32.990201] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   32.990208] jz_isp_ccm: EV=64, CT=9984
[   32.990214] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   32.990220] cm_control: saturation=128
[   32.990225] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   32.990231] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   32.990236] tiziano_ccm_init: CCM initialized successfully
[   32.990242] tiziano_dmsc_init: Initializing DMSC processing
[   32.990246] tiziano_sharpen_init: Initializing Sharpening
[   32.990252] tiziano_sharpen_init: Using linear sharpening parameters
[   32.990257] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   32.990264] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   32.990270] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   32.990297] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   32.990337] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   32.990343] tiziano_sharpen_init: Sharpening initialized successfully
[   32.990349] tiziano_sdns_init: Initializing SDNS processing
[   32.990357] tiziano_sdns_init: Using linear SDNS parameters
[   32.990363] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   32.990370] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   32.990376] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   32.990408] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   32.990415] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   32.990420] tiziano_sdns_init: SDNS processing initialized successfully
[   32.990427] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   32.990432] tiziano_mdns_init: Using linear MDNS parameters
[   32.990442] tiziano_mdns_init: MDNS processing initialized successfully
[   32.990448] tiziano_clm_init: Initializing CLM processing
[   32.990453] tiziano_dpc_init: Initializing DPC processing
[   32.990458] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   32.990464] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   32.990471] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   32.990476] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   32.990491] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   32.990498] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   32.990504] tiziano_hldc_init: Initializing HLDC processing
[   32.990510] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   32.990516] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   32.990523] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   32.990530] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   32.990536] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   32.990544] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   32.990550] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   32.990557] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   32.990564] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   32.990571] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   32.990578] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   32.990584] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   32.990591] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   32.990596] tiziano_adr_params_refresh: Refreshing ADR parameters
[   32.990602] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   32.990608] tiziano_adr_params_init: Initializing ADR parameter arrays
[   32.990614] tisp_adr_set_params: Writing ADR parameters to registers
[   32.990647] tisp_adr_set_params: ADR parameters written to hardware
[   32.990652] tisp_event_set_cb: Setting callback for event 18
[   32.990659] tisp_event_set_cb: Event 18 callback set to c0687ef8
[   32.990665] tisp_event_set_cb: Setting callback for event 2
[   32.990671] tisp_event_set_cb: Event 2 callback set to c06869fc
[   32.990676] tiziano_adr_init: ADR processing initialized successfully
[   32.990682] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   32.990688] tiziano_bcsh_init: Initializing BCSH processing
[   32.990693] tiziano_ydns_init: Initializing YDNS processing
[   32.990698] tiziano_rdns_init: Initializing RDNS processing
[   32.990703] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   32.990708] tisp_event_init: Initializing ISP event system
[   32.990715] tisp_event_init: SAFE event system initialized with 20 nodes
[   32.990721] tisp_event_set_cb: Setting callback for event 4
[   32.990727] tisp_event_set_cb: Event 4 callback set to c0686a28
[   32.990733] tisp_event_set_cb: Setting callback for event 5
[   32.990739] tisp_event_set_cb: Event 5 callback set to c0686ef0
[   32.990744] tisp_event_set_cb: Setting callback for event 7
[   32.990751] tisp_event_set_cb: Event 7 callback set to c0686abc
[   32.990756] tisp_event_set_cb: Setting callback for event 9
[   32.990763] tisp_event_set_cb: Event 9 callback set to c0686b44
[   32.990768] tisp_event_set_cb: Setting callback for event 8
[   32.990774] tisp_event_set_cb: Event 8 callback set to c0686c08
[   32.990780] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   32.990786] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   32.990792] tisp_param_operate_init: Initializing parameter operations
[   32.990799] tisp_netlink_init: Initializing netlink communication
[   32.990804] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   32.990835] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   32.990848] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   32.990859] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   32.990866] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   32.990872] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   32.990877] tisp_code_create_tuning_node: Device already created, skipping
[   32.990883] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   32.990889] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   32.990896] *** ispcore_core_ops_init_with_sensor: tisp_init SUCCESS - MIPI CSI should now be configured ***
[   32.990902] *** ispcore_core_ops_init_with_sensor: VIC already in state 4 (>= 3) ****** ispcore_core_ops_init_with_sensor: Calling tx_isp_subdev_pipo to program VIC and start MDMA/IRQs ***
[   32.990910] *** tx_isp_subdev_pipo: EXACT Binary Ninja MCP implementation ***
[   32.990918] tx_isp_subdev_pipo: entry - sd=81128400, arg=80564000
[   32.990924] tx_isp_subdev_pipo: vic_dev retrieved from host_priv: 81128400
[   32.990930] tx_isp_subdev_pipo: set processing = 1 (Binary Ninja offset 0x20c)
[   32.990935] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures (Binary Ninja MCP)
[   32.990941] tx_isp_subdev_pipo: initialized linked list heads (Binary Ninja MCP)
[   32.990946] tx_isp_subdev_pipo: initialized spinlock (Binary Ninja MCP)
[   32.990952] *** CRITICAL: Set ispvic_frame_channel_s_stream at raw_pipe[3] (offset 0xc) ***
[   32.990958] *** tx_isp_subdev_pipo: GOOD-THINGS approach - deferring buffer allocation ***
[   32.990963] *** Buffers will be allocated on-demand during QBUF operations ***
[   32.990969] tx_isp_subdev_pipo: initialized buffer index 0 (allocation deferred)
[   32.990976] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[   32.990982] tx_isp_subdev_pipo: initialized buffer index 1 (allocation deferred)
[   32.990988] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[   32.990994] tx_isp_subdev_pipo: initialized buffer index 2 (allocation deferred)
[   32.991000] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[   32.991006] tx_isp_subdev_pipo: initialized buffer index 3 (allocation deferred)
[   32.991013] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[   32.991019] tx_isp_subdev_pipo: initialized buffer index 4 (allocation deferred)
[   32.991026] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[   32.991031] *** tx_isp_subdev_pipo: Using GOOD-THINGS deferred buffer allocation strategy ***
[   32.991037] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[   32.991042] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[   32.991048] *** tx_isp_subdev_pipo: RESETTING stream_state to 0 before calling ispvic_frame_channel_s_stream ***
[   32.991054] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_qbuf to write buffer addresses ***
[   32.991060] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   32.991068] ispvic_frame_channel_qbuf: arg1=81128400, arg2=  (null)
[   32.991074] *** tx_isp_subdev_pipo: ispvic_frame_channel_qbuf SUCCESS - buffer addresses written to VIC hardware ***
[   32.991080] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_s_stream to start VIC streaming ***
[   32.991086] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   32.991093] ispvic_frame_channel_s_stream: arg1=81128400, arg2=1
[   32.991099] ispvic_frame_channel_s_stream: s0 (vic_dev) = 81128400
[   32.991106] ispvic_frame_channel_s_stream[2471]: streamon
[   32.991112] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   32.991118] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   32.991124] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   32.991130] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   32.991135] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   32.991142] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   32.991148] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   32.991155] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   32.991161] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   32.991167] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   32.991172] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   32.991178] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   32.991185] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   32.991192] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   32.991200] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   32.991208] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   32.991215] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   32.991223] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   32.991229] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   32.991234] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   32.991240] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   32.991247] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   32.991253] *** tx_isp_subdev_pipo: ispvic_frame_channel_s_stream SUCCESS - VIC streaming started! ***
[   32.991259] *** tx_isp_subdev_pipo: CALLING vic_core_s_stream to enable VIC interrupts ***
[   32.991266] *** vic_core_s_stream: BINARY NINJA EXACT - sd=81128400, enable=1 ***
[   32.991272] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   32.991277] *** vic_core_s_stream: STREAM ON ***
[   32.991283] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   32.991289] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[   32.991294] tx_isp_subdev_pipo: completed successfully, returning 0
[   32.991300] *** ispcore_core_ops_init_with_sensor: SUCCESS - Core initialized and VIC streaming/IRQs armed ***
[   32.991305] ispcore_slake_module: Initializing channelsispcore_slake_module: Channel 0 enabled
[   32.991312] ispcore_slake_module: Channel 1 enabledispcore_slake_module: Channel 2 enabled
[   32.991320] ispcore_slake_module: Channel 3 enabledispcore_slake_module: Channel 4 enabled
[   32.991328] ispcore_slake_module: Channel 5 enabledispcore_slake_module: Calling VIC control function (0x4000001, 0)
[   32.991336] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[   32.991343] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=80564000, isp_dev->subdevs=80567274 ***
[   32.991356] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   32.991362] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=4 ***
[   32.991368] tx_isp_csi_slake_subdev: CSI in streaming state, stopping stream
[   32.991374] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   32.991380] csi_video_s_stream: sd=81128000, enable=0
[   32.991387] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   32.991392] tx_isp_csi_slake_subdev: CSI in state 3, calling core_ops_init(disable)
[   32.991400] csi_core_ops_init: sd=81128000, csi_dev=81128000, enable=0
[   32.991407] tx_isp_csi_slake_subdev: CSI state 2->1, disabling clocks
[   32.991414] tx_isp_csi_slake_subdev: Disabled clock 0
[   32.991420] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   32.991425] ispcore_slake_module: CSI slake success
[   32.991429] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   32.991435] *** tx_isp_vic_slake_subdev: ENTRY - sd=81128400 ***
[   32.991442] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=81128400, current state=1 ***
[   32.991448] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   32.991454] ispcore_slake_module: VIC slake success
[   32.991459] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   32.991464] ispcore_slake_module: Managing ISP clocks
[   32.991468] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   32.991476] ispcore_slake_module: Complete, result=0<6>[   32.991482] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   32.991488] *** vic_core_s_stream: VIC initialized, final state=1 ***
[   32.991495] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   32.991502] *** tx_isp_video_s_stream: Calling subdev[3]->ops->video->s_stream(1) ***
[   32.991510] gc2053: s_stream called with enable=1
[   32.991516] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   32.991523] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   32.991529] gc2053: About to write streaming registers for interface 1
[   32.991535] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   32.991545] sensor_write: reg=0xfe val=0x00, client=8550be00, adapter=i2c0, addr=0x37
[   32.991868] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.991876] sensor_write_array: reg[1] 0xfe=0x00 OK
[   32.991885] sensor_write: reg=0x3e val=0x91, client=8550be00, adapter=i2c0, addr=0x37
[   32.996631] sensor_write: reg=0x3e val=0x91 SUCCESS
[   32.996645] sensor_write_array: reg[2] 0x3e=0x91 OK
[   32.996652] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   32.996659] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   32.996666] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   32.996672] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   32.996678] *** tx_isp_video_s_stream: subdev[3] s_stream SUCCESS ***
[   32.996685] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   32.996692] gc2053: s_stream called with enable=1
[   32.996698] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   32.996704] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   32.996710] gc2053: About to write streaming registers for interface 1
[   32.996716] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   32.996726] sensor_write: reg=0xfe val=0x00, client=8550be00, adapter=i2c0, addr=0x37
[   32.997045] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.997052] sensor_write_array: reg[1] 0xfe=0x00 OK
[   32.997061] sensor_write: reg=0x3e val=0x91, client=8550be00, adapter=i2c0, addr=0x37
[   32.997438] sensor_write: reg=0x3e val=0x91 SUCCESS
[   32.997446] sensor_write_array: reg[2] 0x3e=0x91 OK
[   32.997452] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   32.997459] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   32.997465] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   32.997471] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   32.997477] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   32.997484] *** tx_isp_video_s_stream: Post-sensor s_stream re-trigger of CSI core->init ***
[   33.009163] csi_core_ops_init: sd=81128000, csi_dev=81128000, enable=1
[   33.009174] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   33.049473] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   33.049518] ISP IOCTL: cmd=0x800456d0 arg=0x7ff27e00
[   33.049526] TX_ISP_VIDEO_LINK_SETUP: config=0
[   33.049532] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   33.049539] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   33.049546] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   33.049551] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   33.049558] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   33.049565] VIC activated: state 1 -> 2 (READY)
[   33.049572] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[   33.049578] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[   33.049584] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[   33.049590] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   33.049596] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   33.049602] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   33.049609] csi_video_s_stream: sd=81128000, enable=1
[   33.049616] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   33.049624] *** vic_core_s_stream: BINARY NINJA EXACT - sd=81128400, enable=1 ***
[   33.049630] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   33.049635] *** vic_core_s_stream: STREAM ON ***
[   33.049640] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   33.049646] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   33.049652] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.049662] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85d55400 (name=gc2053) ***
[   33.049668] *** tx_isp_get_sensor: Found real sensor: 85d55400 ***
[   33.049674] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   33.049680] *** STREAMING: Configuring CPM registers for VIC access ***
[   33.079201] STREAMING: CPM clocks configured for VIC access
[   33.079215] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   33.079221] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   33.079228] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   33.079234] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   33.079240] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   33.079246] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   33.079254] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   33.079261] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   33.079268] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   33.079274] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   33.079280] *** VIC unlock: Commands written, checking VIC status register ***
[   33.079287] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   33.079292] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   33.079298] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   33.079304] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   33.079310] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   33.079316] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   33.079392] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   33.079400] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   33.079407] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   33.079414] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   33.079420] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   33.079428] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   33.079434] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   33.079440] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   33.079446] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   33.079452] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   33.079458] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   33.079464] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   33.079470] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   33.079476] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   33.079482] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   33.079488] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   33.079494] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   33.079500] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   33.079506] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   33.079512] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   33.079519] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   33.079525] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   33.079534] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   33.079540] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   33.079546] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   33.079554] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   33.079560] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   33.079566] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   33.079571] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   33.079577] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   33.079584] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   33.079590] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   33.079598] ispvic_frame_channel_qbuf: arg1=81128400, arg2=  (null)
[   33.079604] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   33.079610] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   33.079616] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   33.079623] ispvic_frame_channel_s_stream: arg1=81128400, arg2=1
[   33.079629] ispvic_frame_channel_s_stream: s0 (vic_dev) = 81128400
[   33.079636] ispvic_frame_channel_s_stream[2471]: streamon
[   33.079642] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   33.079648] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   33.079654] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   33.079660] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   33.079665] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   33.079672] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   33.079678] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   33.079685] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   33.079691] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   33.079697] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   33.079702] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   33.079708] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   33.079715] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   33.079722] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   33.079730] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   33.079738] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   33.079745] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   33.079753] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   33.079759] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   33.079764] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   33.079770] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   33.079778] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   33.079784] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   33.079790] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   33.079795] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   33.079802] ispvic_frame_channel_qbuf: arg1=81128400, arg2=  (null)
[   33.079807] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   33.079820] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   33.079828] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   33.079892] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   33.079904] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   33.079911] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   33.079920] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   33.079926] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   33.079931] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   33.079938] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   33.079945] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   33.080953] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   33.080959] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   33.080964] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   33.081072] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   33.081180] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   33.081187] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   33.081193] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   33.081199] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   33.081204] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   33.081211] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   33.081218] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   33.081224] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   33.081229] *** tx_vic_enable_irq: completed successfully ***
[   33.502059] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   33.502074] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2  3 transition ***
[   33.502081] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   33.502091] gc2053: s_stream called with enable=1
[   33.502098] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   33.502105] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   33.502111] gc2053: About to write streaming registers for interface 1
[   33.502117] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   33.502127] sensor_write: reg=0xfe val=0x00, client=8550be00, adapter=i2c0, addr=0x37
[   33.502448] sensor_write: reg=0xfe val=0x00 SUCCESS
[   33.502455] sensor_write_array: reg[1] 0xfe=0x00 OK
[   33.502464] sensor_write: reg=0x3e val=0x91, client=8550be00, adapter=i2c0, addr=0x37
[   33.502785] sensor_write: reg=0x3e val=0x91 SUCCESS
[   33.502791] sensor_write_array: reg[2] 0x3e=0x91 OK
[   33.502798] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   33.502805] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   33.502811] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   33.502817] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   33.502823] gc2053: s_stream called with enable=1
[   33.502829] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   33.502835] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   33.502841] gc2053: About to write streaming registers for interface 1
[   33.502847] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   33.502856] sensor_write: reg=0xfe val=0x00, client=8550be00, adapter=i2c0, addr=0x37
[   33.503157] sensor_write: reg=0xfe val=0x00 SUCCESS
[   33.503164] sensor_write_array: reg[1] 0xfe=0x00 OK
[   33.503173] sensor_write: reg=0x3e val=0x91, client=8550be00, adapter=i2c0, addr=0x37
[   33.503485] sensor_write: reg=0x3e val=0x91 SUCCESS
[   33.503491] sensor_write_array: reg[2] 0x3e=0x91 OK
[   33.503498] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   33.503504] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   33.503510] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   33.503516] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   33.956694] ISP M0 device open called from pid 2380
[   33.956727] *** REFERENCE DRIVER IMPLEMENTATION ***
[   33.956735] ISP M0 tuning buffer allocated: 811c8000 (size=0x500c, aligned)
[   33.956741] tisp_par_ioctl global variable set: 811c8000
[   33.957296] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   33.957310] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   33.957316] isp_core_tuning_init: Initializing tuning data structure
[   33.957339] isp_core_tuning_init: Tuning data structure initialized at 811d0000
[   33.957346] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   33.957351] *** SAFE: mode_flag properly initialized using struct member access ***
[   33.957358] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 811d0000
[   33.957364] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   33.957370] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   33.957377] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.957383] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   33.957389] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   33.957395] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   33.957401] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   33.957426] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   33.957433] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   33.957439] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   33.957447] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   33.957453] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   33.957460] CRITICAL: Cannot access saturation field at 811d0024 - PREVENTING BadVA CRASH
[   33.957831] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   33.957844] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   33.957851] Set control: cmd=0x980901 value=128
[   33.958657] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   33.958669] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   33.958676] Set control: cmd=0x98091b value=128
[   33.958956] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   33.958968] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   33.958975] Set control: cmd=0x980902 value=128
[   33.958981] tisp_bcsh_saturation: saturation=128
[   33.958987] tiziano_bcsh_update: Updating BCSH parameters
[   33.958994]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   33.958999] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   33.959205] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   33.959216] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   33.959223] Set control: cmd=0x980900 value=128
[   33.959396] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   33.959407] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   33.959413] Set control: cmd=0x980901 value=128
[   33.959539] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   33.959549] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   33.959555] Set control: cmd=0x98091b value=128
[   33.959672] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   33.959682] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   33.959689] Set control: cmd=0x980902 value=128
[   33.959695] tisp_bcsh_saturation: saturation=128
[   33.959700] tiziano_bcsh_update: Updating BCSH parameters
[   33.959707]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   33.959713] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   33.959830] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   33.959839] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   33.959846] Set control: cmd=0x980900 value=128
[   33.959971] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.959981] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   33.959987] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   33.960121] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.960130] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   33.960136] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   33.960256] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   33.960266] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   33.960273] Set control: cmd=0x980914 value=0
[   33.960383] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   33.960392] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   33.960399] Set control: cmd=0x980915 value=0
[   33.960510] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.960519] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   33.960525] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   33.960658] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   33.960669] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   33.960676] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   33.960683] csi_video_s_stream: sd=81128000, enable=0
[   33.960690] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   33.960698] *** vic_core_s_stream: BINARY NINJA EXACT - sd=81128400, enable=0 ***
[   33.960705] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   33.960709] *** vic_core_s_stream: STREAM OFF ***
[   33.960718] gc2053: s_stream called with enable=0
[   33.960725] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   33.960731] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   33.960737] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   33.960747] sensor_write: reg=0xfe val=0x00, client=8550be00, adapter=i2c0, addr=0x37
[   33.961387] sensor_write: reg=0xfe val=0x00 SUCCESS
[   33.961399] sensor_write_array: reg[1] 0xfe=0x00 OK
[   33.961409] sensor_write: reg=0x3e val=0x00, client=8550be00, adapter=i2c0, addr=0x37
[   33.961724] sensor_write: reg=0x3e val=0x00 SUCCESS
[   33.961731] sensor_write_array: reg[2] 0x3e=0x00 OK
[   33.961738] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   33.961744] gc2053: Sensor hardware streaming stopped
[   33.961751] gc2053: s_stream called with enable=0
[   33.961758] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   33.961764] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   33.961769] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   33.961778] sensor_write: reg=0xfe val=0x00, client=8550be00, adapter=i2c0, addr=0x37
[   33.968965] sensor_write: reg=0xfe val=0x00 SUCCESS
[   33.968979] sensor_write_array: reg[1] 0xfe=0x00 OK
[   33.968989] sensor_write: reg=0x3e val=0x00, client=8550be00, adapter=i2c0, addr=0x37
[   33.969537] sensor_write: reg=0x3e val=0x00 SUCCESS
[   33.969549] sensor_write_array: reg[2] 0x3e=0x00 OK
[   33.969555] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   33.969563] gc2053: Sensor hardware streaming stopped
[   33.969577] ISP IOCTL: cmd=0x800456d1 arg=0x7ff27e00
[   33.969585] tx_isp_video_link_destroy: Destroying links for config 0
[   33.969593] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   33.969601] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   33.969609] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   33.969616] Set control: cmd=0x8000164 value=1
[   33.969624] ISP IOCTL: cmd=0x800456d0 arg=0x7ff27e00
[   33.969629] TX_ISP_VIDEO_LINK_SETUP: config=0
[   33.969635] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   33.969641] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   33.969648] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   33.969654] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   33.969660] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   33.969667] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   33.969674] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   33.969681] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   33.969686] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   33.969693] csi_video_s_stream: sd=81128000, enable=1
[   33.969699] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   33.969707] *** vic_core_s_stream: BINARY NINJA EXACT - sd=81128400, enable=1 ***
[   33.969713] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   33.969719] *** vic_core_s_stream: STREAM ON ***
[   33.969724] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   33.969730] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   33.969736] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.969744] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85d55400 (name=gc2053) ***
[   33.969751] *** tx_isp_get_sensor: Found real sensor: 85d55400 ***
[   33.969757] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   33.969763] *** STREAMING: Configuring CPM registers for VIC access ***
[   33.970022] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.970034] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   33.970040] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   33.970046] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   33.970051] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   33.999162] STREAMING: CPM clocks configured for VIC access
[   33.999177] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   33.999184] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   33.999191] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   33.999197] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   33.999202] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   33.999208] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   33.999217] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   33.999223] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   33.999231] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   33.999237] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   33.999242] *** VIC unlock: Commands written, checking VIC status register ***
[   33.999261] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   33.999267] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   33.999273] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   33.999279] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   33.999285] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   33.999290] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   33.999363] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   33.999371] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   33.999377] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   33.999385] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   33.999391] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   33.999398] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   33.999404] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   33.999410] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   33.999415] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   33.999421] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   33.999428] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   33.999433] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   33.999439] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   33.999446] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   33.999451] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   33.999457] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   33.999463] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   33.999469] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   33.999475] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   33.999481] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   33.999489] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   33.999494] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   33.999504] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   33.999510] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   33.999516] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   33.999523] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   33.999529] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   33.999535] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   33.999541] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   33.999547] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   33.999553] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   33.999559] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   33.999567] ispvic_frame_channel_qbuf: arg1=81128400, arg2=  (null)
[   33.999573] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   33.999579] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   33.999585] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   33.999592] ispvic_frame_channel_s_stream: arg1=81128400, arg2=1
[   33.999598] ispvic_frame_channel_s_stream: s0 (vic_dev) = 81128400
[   33.999605] ispvic_frame_channel_s_stream[2471]: streamon
[   33.999611] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   33.999617] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   33.999623] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   33.999629] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   33.999634] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   33.999641] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   33.999647] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   33.999654] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   33.999660] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   33.999666] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   33.999671] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   33.999677] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   33.999683] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   33.999691] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   33.999699] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   33.999706] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   33.999714] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   33.999721] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   33.999727] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   33.999733] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   33.999739] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   33.999746] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   33.999753] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   33.999758] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   33.999763] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   33.999770] ispvic_frame_channel_qbuf: arg1=81128400, arg2=  (null)
[   33.999775] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   33.999788] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   33.999797] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   33.999861] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   33.999872] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   33.999879] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   33.999888] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   33.999894] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   33.999899] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   33.999906] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   33.999913] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   34.000921] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   34.000927] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   34.000932] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   34.001040] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   34.001148] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   34.001155] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   34.001161] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   34.001167] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   34.001172] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   34.001178] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   34.001186] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   34.001191] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   34.001197] *** tx_vic_enable_irq: completed successfully ***
[   34.409653] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   34.409668] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2  3 transition ***
[   34.409674] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   34.409686] gc2053: s_stream called with enable=1
[   34.409692] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   34.409699] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   34.409705] gc2053: About to write streaming registers for interface 1
[   34.409711] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   34.409721] sensor_write: reg=0xfe val=0x00, client=8550be00, adapter=i2c0, addr=0x37
[   34.410048] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.410056] sensor_write_array: reg[1] 0xfe=0x00 OK
[   34.410064] sensor_write: reg=0x3e val=0x91, client=8550be00, adapter=i2c0, addr=0x37
[   34.414724] sensor_write: reg=0x3e val=0x91 SUCCESS
[   34.414737] sensor_write_array: reg[2] 0x3e=0x91 OK
[   34.414744] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   34.414752] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   34.414758] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   34.414764] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   34.414771] gc2053: s_stream called with enable=1
[   34.414778] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   34.414784] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   34.414790] gc2053: About to write streaming registers for interface 1
[   34.414796] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   34.414806] sensor_write: reg=0xfe val=0x00, client=8550be00, adapter=i2c0, addr=0x37
[   34.415124] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.415131] sensor_write_array: reg[1] 0xfe=0x00 OK
[   34.415140] sensor_write: reg=0x3e val=0x91, client=8550be00, adapter=i2c0, addr=0x37
[   34.415458] sensor_write: reg=0x3e val=0x91 SUCCESS
[   34.415464] sensor_write_array: reg[2] 0x3e=0x91 OK
[   34.415471] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   34.415477] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   34.415483] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   34.415489] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   34.415727] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   34.415738] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   34.415746] Set control: cmd=0x980918 value=2
[   34.415889] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.415900] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.415906] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.416038] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.416047] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.416052] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.416176] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.416185] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.416190] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.416301] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.416310] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.416315] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[INFO:WS.cpp]: Server started on port 8089
root@ing-wyze-cam3-a000 ~# set jpeg streamMngCtx suceess
[INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[INFO:RTSP.cpp]: stream 1 available at: rtsp://192.168.50.211/ch1
root@ing-wyze-cam3-a000 ~# dmesg 
[   33.970034] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   33.970040] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   33.970046] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   33.970051] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   33.999162] STREAMING: CPM clocks configured for VIC access
[   33.999177] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   33.999184] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   33.999191] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   33.999197] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   33.999202] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   33.999208] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   33.999217] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   33.999223] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   33.999231] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   33.999237] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   33.999242] *** VIC unlock: Commands written, checking VIC status register ***
[   33.999261] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   33.999267] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   33.999273] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   33.999279] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   33.999285] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   33.999290] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   33.999363] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   33.999371] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   33.999377] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   33.999385] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   33.999391] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   33.999398] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   33.999404] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   33.999410] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   33.999415] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   33.999421] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   33.999428] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   33.999433] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   33.999439] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   33.999446] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   33.999451] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   33.999457] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   33.999463] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   33.999469] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   33.999475] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   33.999481] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   33.999489] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   33.999494] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   33.999504] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   33.999510] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   33.999516] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   33.999523] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   33.999529] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   33.999535] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   33.999541] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   33.999547] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   33.999553] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   33.999559] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   33.999567] ispvic_frame_channel_qbuf: arg1=81128400, arg2=  (null)
[   33.999573] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   33.999579] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   33.999585] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   33.999592] ispvic_frame_channel_s_stream: arg1=81128400, arg2=1
[   33.999598] ispvic_frame_channel_s_stream: s0 (vic_dev) = 81128400
[   33.999605] ispvic_frame_channel_s_stream[2471]: streamon
[   33.999611] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   33.999617] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   33.999623] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   33.999629] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   33.999634] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   33.999641] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   33.999647] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   33.999654] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   33.999660] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   33.999666] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   33.999671] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   33.999677] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   33.999683] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   33.999691] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   33.999699] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   33.999706] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   33.999714] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   33.999721] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   33.999727] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   33.999733] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   33.999739] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   33.999746] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   33.999753] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   33.999758] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   33.999763] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   33.999770] ispvic_frame_channel_qbuf: arg1=81128400, arg2=  (null)
[   33.999775] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   33.999788] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   33.999797] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   33.999861] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   33.999872] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   33.999879] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   33.999888] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   33.999894] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   33.999899] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   33.999906] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   33.999913] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   34.000921] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   34.000927] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   34.000932] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   34.001040] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   34.001148] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   34.001155] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   34.001161] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   34.001167] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   34.001172] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   34.001178] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   34.001186] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   34.001191] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   34.001197] *** tx_vic_enable_irq: completed successfully ***
[   34.409653] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   34.409668] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2  3 transition ***
[   34.409674] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   34.409686] gc2053: s_stream called with enable=1
[   34.409692] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   34.409699] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   34.409705] gc2053: About to write streaming registers for interface 1
[   34.409711] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   34.409721] sensor_write: reg=0xfe val=0x00, client=8550be00, adapter=i2c0, addr=0x37
[   34.410048] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.410056] sensor_write_array: reg[1] 0xfe=0x00 OK
[   34.410064] sensor_write: reg=0x3e val=0x91, client=8550be00, adapter=i2c0, addr=0x37
[   34.414724] sensor_write: reg=0x3e val=0x91 SUCCESS
[   34.414737] sensor_write_array: reg[2] 0x3e=0x91 OK
[   34.414744] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   34.414752] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   34.414758] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   34.414764] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   34.414771] gc2053: s_stream called with enable=1
[   34.414778] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   34.414784] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   34.414790] gc2053: About to write streaming registers for interface 1
[   34.414796] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   34.414806] sensor_write: reg=0xfe val=0x00, client=8550be00, adapter=i2c0, addr=0x37
[   34.415124] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.415131] sensor_write_array: reg[1] 0xfe=0x00 OK
[   34.415140] sensor_write: reg=0x3e val=0x91, client=8550be00, adapter=i2c0, addr=0x37
[   34.415458] sensor_write: reg=0x3e val=0x91 SUCCESS
[   34.415464] sensor_write_array: reg[2] 0x3e=0x91 OK
[   34.415471] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   34.415477] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   34.415483] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   34.415489] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   34.415727] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   34.415738] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   34.415746] Set control: cmd=0x980918 value=2
[   34.415889] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.415900] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.415906] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.416038] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.416047] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.416052] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.416176] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.416185] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.416190] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.416301] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.416310] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.416315] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.419208] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.419219] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.419225] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.419426] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.419436] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.419442] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.419578] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.419588] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.419593] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.419723] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.419733] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.419738] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.419952] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.419962] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.419968] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.420100] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.420109] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.420114] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   34.950523] *** FRAME CHANNEL OPEN: minor=54 ***
[   34.950535] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[   34.950541] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[   34.950547] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   34.950553] *** SAFE: Frame channel device stored in file->private_data ***
[   34.950559] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   34.950567] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[   34.950585] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   34.950593] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   34.950601] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[   34.951255] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   34.951267] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   34.951273] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[   34.951281] Channel 0: Request 4 buffers, type=1 memory=2
[   34.951287] Channel 0: USERPTR mode - client will provide buffers
[   34.951293] Channel 0: USERPTR mode - 4 user buffers expected
[   34.951303] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 8222e300 ***
[   34.951310] *** Channel 0: VIC active_buffer_count set to 4 ***
[   34.951315] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   34.951322] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[   34.951347] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   34.951354] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   34.951361] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   34.951367] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   34.951374] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   34.951381] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   34.951388] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   34.951395] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   34.951401] *** Channel 0: QBUF - Queue buffer index=0 ***
[   34.951407] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   34.951415] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   34.951421] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   34.951429] *** Channel 0: QBUF EVENT - No VIC callback ***
[   34.951435] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   34.951443] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   34.951451] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[   34.951459] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8222e300, vbm_buffer_count=1 ***
[   34.951465] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   34.951472] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   34.951479] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   34.951489] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   34.951497] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   34.951503] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   34.951509] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   34.951516] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   34.951523] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   34.951530] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   34.951537] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   34.951543] *** Channel 0: QBUF - Queue buffer index=1 ***
[   34.951549] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   34.951556] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   34.951562] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   34.951568] *** Channel 0: QBUF EVENT - No VIC callback ***
[   34.951575] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   34.951583] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   34.951590] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[   34.951598] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8222e300, vbm_buffer_count=2 ***
[   34.951605] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   34.951611] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   34.951617] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   34.951625] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   34.951633] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   34.951638] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   34.951644] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   34.951651] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   34.951659] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   34.951665] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   34.951673] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   34.951679] *** Channel 0: QBUF - Queue buffer index=2 ***
[   34.951685] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   34.951691] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   34.951697] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   34.951703] *** Channel 0: QBUF EVENT - No VIC callback ***
[   34.951710] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   34.951718] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   34.951726] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[   34.951733] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8222e300, vbm_buffer_count=3 ***
[   34.951740] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   34.951747] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   34.951753] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   34.951761] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   34.951768] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   34.951773] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   34.951779] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   34.951787] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   34.951794] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   34.951801] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   34.951808] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   34.951814] *** Channel 0: QBUF - Queue buffer index=3 ***
[   34.951820] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   34.951827] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   34.951833] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   34.951839] *** Channel 0: QBUF EVENT - No VIC callback ***
[   34.951845] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   34.951853] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   34.951861] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   34.951869] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8222e300, vbm_buffer_count=4 ***
[   34.951875] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   34.951881] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   34.951888] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   34.951977] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   34.951987] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   34.951994] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[   34.952000] Channel 0: STREAMON - Enqueuing buffers in driver
[   34.952006] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[   34.956859] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.956872] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.956878] *** Channel 0: Frame completion wait ***
[   34.956884] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   34.956890] *** Channel 0: Frame wait returned 10 ***
[   34.956896] *** Channel 0: Frame was ready, consuming it ***
[   34.957005] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   34.957039] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   34.957047] *** Channel 0: DQBUF - dequeue buffer request ***
[   34.957053] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.957063] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85d55400 (name=gc2053) ***
[   34.957069] *** tx_isp_get_sensor: Found real sensor: 85d55400 ***
[   34.957076] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   34.957278] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   34.957291] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   34.957297] *** Channel 0: Frame completion wait ***
[   34.957303] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   34.970351] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.970364] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   34.970370] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   34.970376] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   34.970381] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   35.020043] *** FRAME CHANNEL OPEN: minor=53 ***
[   35.020055] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[   35.020061] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[   35.020068] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   35.020073] *** SAFE: Frame channel device stored in file->private_data ***
[   35.020079] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   35.020087] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[   35.020105] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   35.020112] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   35.020121] Channel 1: Set format 640x360 pixfmt=0x3231564e
[   35.020964] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   35.020974] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   35.020981] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[   35.020988] Channel 1: Request 2 buffers, type=1 memory=2
[   35.020994] Channel 1: USERPTR mode - client will provide buffers
[   35.021000] Channel 1: USERPTR mode - 2 user buffers expected
[   35.021010] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 8222e600 ***
[   35.021017] *** Channel 1: VIC active_buffer_count set to 2 ***
[   35.021022] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   35.021029] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[   35.021043] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   35.021050] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   35.021057] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   35.021063] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   35.021070] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   35.021077] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   35.021084] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   35.021091] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   35.021097] *** Channel 1: QBUF - Queue buffer index=0 ***
[   35.021103] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   35.021111] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   35.021118] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   35.021126] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   35.021134] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[   35.021141] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8222e600, vbm_buffer_count=1 ***
[   35.021148] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   35.021155] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   35.021161] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   35.021171] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   35.021178] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   35.021184] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   35.021190] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   35.021197] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   35.021205] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   35.021212] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   35.021219] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   35.021225] *** Channel 1: QBUF - Queue buffer index=1 ***
[   35.021231] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   35.021237] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   35.021244] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   35.021252] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   35.021260] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   35.021267] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8222e600, vbm_buffer_count=2 ***
[   35.021274] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   35.021281] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   35.021287] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   35.021379] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   35.021389] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   35.021397] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[   35.021403] Channel 1: STREAMON - Enqueuing buffers in driver
[   35.021409] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[   35.023349] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.023362] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.023369] *** Channel 1: Frame completion wait ***
[   35.023374] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   35.023381] *** Channel 1: Frame wait returned 10 ***
[   35.023387] *** Channel 1: Frame was ready, consuming it ***
[   35.023443] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   35.023451] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   35.023457] *** Channel 1: DQBUF - dequeue buffer request ***
[   35.023463] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.023473] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85d55400 (name=gc2053) ***
[   35.023480] *** tx_isp_get_sensor: Found real sensor: 85d55400 ***
[   35.023487] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   35.023502] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.023509] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.023515] *** Channel 1: Frame completion wait ***
[   35.023521] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   35.049943] *** Channel 0: Frame wait returned 0 ***
[   35.049955] *** Channel 0: Frame wait timeout/error, generating frame ***
[   35.049974] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.049982] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.049988] *** Channel 0: Frame completion wait ***
[   35.049993] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   35.049999] *** Channel 0: Frame wait returned 10 ***
[   35.050005] *** Channel 0: Frame was ready, consuming it ***
[   35.050013] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.050019] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.050025] *** Channel 0: Frame completion wait ***
[   35.050031] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   35.119157] *** Channel 1: Frame wait returned 0 ***
[   35.119169] *** Channel 1: Frame wait timeout/error, generating frame ***
[   35.119191] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.119199] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.119205] *** Channel 1: Frame completion wait ***
[   35.119211] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   35.119217] *** Channel 1: Frame wait returned 10 ***
[   35.119222] *** Channel 1: Frame was ready, consuming it ***
[   35.119230] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.119237] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.119242] *** Channel 1: Frame completion wait ***
[   35.119248] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   35.149160] *** Channel 0: DQBUF wait returned 0 ***
[   35.149171] *** Channel 0: DQBUF timeout, generating frame ***
[   35.149180] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   35.149219] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.149227] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   35.149234] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   35.149239] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   35.149245] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   35.149365] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   35.149375] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   35.149382] *** Channel 0: DQBUF - dequeue buffer request ***
[   35.149388] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.149397] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85d55400 (name=gc2053) ***
[   35.149405] *** tx_isp_get_sensor: Found real sensor: 85d55400 ***
[   35.149411] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   35.149429] *** Channel 0: Frame wait returned 0 ***
[   35.149436] *** Channel 0: Frame wait timeout/error, generating frame ***
[   35.149447] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.149455] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.149461] *** Channel 0: Frame completion wait ***
[   35.149466] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   35.149473] *** Channel 0: Frame wait returned 10 ***
[   35.149478] *** Channel 0: Frame was ready, consuming it ***
[   35.149485] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.149492] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.149498] *** Channel 0: Frame completion wait ***
[   35.149503] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   35.159233] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   35.159247] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   35.159253] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   35.159260] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   35.159267] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   35.159275] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   35.159281] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   35.159289] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   35.159295] *** Channel 0: QBUF - Queue buffer index=0 ***
[   35.159301] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   35.159309] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   35.159315] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   35.159322] *** Channel 0: QBUF EVENT - No VIC callback ***
[   35.159329] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   35.159337] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   35.159345] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   35.159353] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8222e300, vbm_buffer_count=4 ***
[   35.159360] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   35.159367] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   35.159379] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   35.159451] *** Channel 0: Frame wait returned 9 ***
[   35.159457] *** Channel 0: Frame was ready, consuming it ***
[   35.159469] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.159477] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.159483] *** Channel 0: Frame completion wait ***
[   35.159503] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   35.219146] *** Channel 1: DQBUF wait returned 0 ***
[   35.219158] *** Channel 1: DQBUF timeout, generating frame ***
[   35.219167] *** Channel 1: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   35.219289] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   35.219298] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   35.219305] *** Channel 1: DQBUF - dequeue buffer request ***
[   35.219311] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.219321] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85d55400 (name=gc2053) ***
[   35.219328] *** tx_isp_get_sensor: Found real sensor: 85d55400 ***
[   35.219335] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   35.219353] *** Channel 1: Frame wait returned 0 ***
[   35.219360] *** Channel 1: Frame wait timeout/error, generating frame ***
[   35.219371] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.219378] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.219384] *** Channel 1: Frame completion wait ***
[   35.219390] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   35.219396] *** Channel 1: Frame wait returned 10 ***
[   35.219402] *** Channel 1: Frame was ready, consuming it ***
[   35.219409] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.219416] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.219422] *** Channel 1: Frame completion wait ***
[   35.219427] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   35.221080] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   35.221094] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   35.221101] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   35.221107] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   35.221114] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   35.221121] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   35.221129] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   35.221135] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   35.221142] *** Channel 1: QBUF - Queue buffer index=0 ***
[   35.221148] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   35.221155] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   35.221163] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   35.221171] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   35.221195] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   35.221203] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8222e600, vbm_buffer_count=2 ***
[   35.221210] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   35.221217] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   35.221228] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   35.221319] *** Channel 1: Frame wait returned 10 ***
[   35.221326] *** Channel 1: Frame was ready, consuming it ***
[   35.221339] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.221346] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.221353] *** Channel 1: Frame completion wait ***
[   35.221358] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   35.259162] *** Channel 0: Frame wait returned 0 ***
[   35.259174] *** Channel 0: Frame wait timeout/error, generating frame ***
[   35.259193] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.259201] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.259207] *** Channel 0: Frame completion wait ***
[   35.259213] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   35.259219] *** Channel 0: Frame wait returned 10 ***
[   35.259225] *** Channel 0: Frame was ready, consuming it ***
[   35.259232] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.259239] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.259245] *** Channel 0: Frame completion wait ***
[   35.259250] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   35.319197] *** Channel 1: Frame wait returned 0 ***
[   35.319209] *** Channel 1: Frame wait timeout/error, generating frame ***
[   35.319227] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.319235] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.319241] *** Channel 1: Frame completion wait ***
[   35.319247] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   35.319253] *** Channel 1: Frame wait returned 10 ***
[   35.319259] *** Channel 1: Frame was ready, consuming it ***
[   35.319266] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.319273] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.319279] *** Channel 1: Frame completion wait ***
[   35.319284] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   35.349141] *** Channel 0: DQBUF wait returned 0 ***
[   35.349153] *** Channel 0: DQBUF timeout, generating frame ***
[   35.349161] *** Channel 0: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   35.349184] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.349191] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   35.349197] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   35.349203] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   35.349209] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   35.349325] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   35.349335] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   35.349342] *** Channel 0: DQBUF - dequeue buffer request ***
[   35.349348] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.349357] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85d55400 (name=gc2053) ***
[   35.349364] *** tx_isp_get_sensor: Found real sensor: 85d55400 ***
[   35.349371] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   35.359169] *** Channel 0: Frame wait returned 0 ***
[   35.359184] *** Channel 0: Frame wait timeout/error, generating frame ***
[   35.359208] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.359215] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.359222] *** Channel 0: Frame completion wait ***
[   35.359228] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   35.359234] *** Channel 0: Frame wait returned 10 ***
[   35.359239] *** Channel 0: Frame was ready, consuming it ***
[   35.359247] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.359254] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.359259] *** Channel 0: Frame completion wait ***
[   35.359277] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   35.359450] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   35.359459] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   35.359466] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   35.359472] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   35.359479] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   35.359487] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   35.359494] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   35.359501] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   35.359507] *** Channel 0: QBUF - Queue buffer index=1 ***
[   35.359513] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   35.359521] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   35.359527] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   35.359535] *** Channel 0: QBUF EVENT - No VIC callback ***
[   35.359541] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   35.359549] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   35.359557] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[   35.359565] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8222e300, vbm_buffer_count=4 ***
[   35.359572] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   35.359579] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   35.359590] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   35.359657] *** Channel 0: DQBUF wait returned 19 ***
[   35.359667] *** Channel 0: DQBUF complete - buffer[2] seq=1 flags=0x3 ***
[   35.359683] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.359691] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   35.359697] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   35.359703] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   35.359727] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   35.359847] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   35.359858] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   35.359865] *** Channel 0: DQBUF - dequeue buffer request ***
[   35.359871] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.359881] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85d55400 (name=gc2053) ***
[   35.359887] *** tx_isp_get_sensor: Found real sensor: 85d55400 ***
[   35.359894] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   35.370065] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   35.370078] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   35.370085] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   35.370091] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   35.370098] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   35.370105] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   35.370112] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   35.370119] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   35.370141] *** Channel 0: QBUF - Queue buffer index=2 ***
[   35.370147] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   35.370155] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   35.370163] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   35.370169] *** Channel 0: QBUF EVENT - No VIC callback ***
[   35.370176] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   35.370184] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   35.370192] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=4 ***
[   35.370200] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8222e300, vbm_buffer_count=4 ***
[   35.370207] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   35.370213] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   35.370225] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   35.370355] *** Channel 0: Frame wait returned 9 ***
[   35.370362] *** Channel 0: Frame was ready, consuming it ***
[   35.370376] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.370383] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.370389] *** Channel 0: Frame completion wait ***
[   35.370395] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   35.419143] *** Channel 1: DQBUF wait returned 0 ***
[   35.419155] *** Channel 1: DQBUF timeout, generating frame ***
[   35.419163] *** Channel 1: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   35.419270] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   35.419279] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   35.419285] *** Channel 1: DQBUF - dequeue buffer request ***
[   35.419291] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.419301] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85d55400 (name=gc2053) ***
[   35.419308] *** tx_isp_get_sensor: Found real sensor: 85d55400 ***
[   35.419315] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   35.419331] *** Channel 1: Frame wait returned 0 ***
[   35.419339] *** Channel 1: Frame wait timeout/error, generating frame ***
[   35.419350] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.419357] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.419363] *** Channel 1: Frame completion wait ***
[   35.419369] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   35.419375] *** Channel 1: Frame wait returned 10 ***
[   35.419380] *** Channel 1: Frame was ready, consuming it ***
[   35.419388] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.419395] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.419401] *** Channel 1: Frame completion wait ***
[   35.419406] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   35.421772] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   35.421785] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   35.421792] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   35.421798] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   35.421805] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   35.421813] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   35.421819] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   35.421827] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   35.421833] *** Channel 1: QBUF - Queue buffer index=1 ***
[   35.421839] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   35.421847] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   35.421853] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   35.421862] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   35.421869] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   35.421878] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8222e600, vbm_buffer_count=2 ***
[   35.421884] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   35.421891] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   35.421903] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   35.421986] *** Channel 1: Frame wait returned 10 ***
[   35.421993] *** Channel 1: Frame was ready, consuming it ***
[   35.422006] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.422013] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.422019] *** Channel 1: Frame completion wait ***
[   35.422025] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   35.469144] *** Channel 0: Frame wait returned 0 ***
[   35.469155] *** Channel 0: Frame wait timeout/error, generating frame ***
[   35.469175] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.469183] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.469189] *** Channel 0: Frame completion wait ***
[   35.469195] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   35.469201] *** Channel 0: Frame wait returned 10 ***
[   35.469207] *** Channel 0: Frame was ready, consuming it ***
[   35.469214] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.469221] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.469227] *** Channel 0: Frame completion wait ***
[   35.469232] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   35.519145] *** Channel 1: Frame wait returned 0 ***
[   35.519156] *** Channel 1: Frame wait timeout/error, generating frame ***
[   35.519177] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.519184] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.519190] *** Channel 1: Frame completion wait ***
[   35.519196] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   35.519202] *** Channel 1: Frame wait returned 10 ***
[   35.519208] *** Channel 1: Frame was ready, consuming it ***
[   35.519216] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.519222] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.519228] *** Channel 1: Frame completion wait ***
[   35.519234] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   35.559161] *** Channel 0: DQBUF wait returned 0 ***
[   35.559172] *** Channel 0: DQBUF timeout, generating frame ***
[   35.559181] *** Channel 0: DQBUF complete - buffer[3] seq=2 flags=0x3 ***
[   35.559205] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.559212] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   35.559218] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   35.559224] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   35.559229] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   35.559344] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   35.559354] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   35.559360] *** Channel 0: DQBUF - dequeue buffer request ***
[   35.559366] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.559376] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85d55400 (name=gc2053) ***
[   35.559383] *** tx_isp_get_sensor: Found real sensor: 85d55400 ***
[   35.559389] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   35.569336] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   35.569350] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   35.569357] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   35.569363] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   35.569370] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   35.569378] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   35.569384] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   35.569392] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   35.569398] *** Channel 0: QBUF - Queue buffer index=3 ***
[   35.569404] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   35.569412] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   35.569418] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   35.569425] *** Channel 0: QBUF EVENT - No VIC callback ***
[   35.569432] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   35.569440] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   35.569448] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   35.569456] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=8222e300, vbm_buffer_count=4 ***
[   35.569462] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   35.569469] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   35.569480] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   35.569502] *** Channel 0: Frame wait returned 1 ***
[   35.569509] *** Channel 0: Frame was ready, consuming it ***
[   35.569520] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.569527] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.569534] *** Channel 0: Frame completion wait ***
[   35.569539] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   35.619150] *** Channel 1: DQBUF wait returned 0 ***
[   35.619161] *** Channel 1: DQBUF timeout, generating frame ***
[   35.619170] *** Channel 1: DQBUF complete - buffer[0] seq=1 flags=0x3 ***
[   35.619292] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   35.619301] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   35.619307] *** Channel 1: DQBUF - dequeue buffer request ***
[   35.619313] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.619323] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85d55400 (name=gc2053) ***
[   35.619330] *** tx_isp_get_sensor: Found real sensor: 85d55400 ***
[   35.619336] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   35.619353] *** Channel 1: Frame wait returned 0 ***
[   35.619360] *** Channel 1: Frame wait timeout/error, generating frame ***
[   35.619371] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.619378] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.619384] *** Channel 1: Frame completion wait ***
[   35.619390] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   35.619396] *** Channel 1: Frame wait returned 10 ***
[   35.619402] *** Channel 1: Frame was ready, consuming it ***
[   35.619409] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.619416] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.619422] *** Channel 1: Frame completion wait ***
[   35.619427] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   35.621827] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   35.621840] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   35.621846] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   35.621853] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   35.621860] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   35.621868] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   35.621874] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   35.621882] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   35.621888] *** Channel 1: QBUF - Queue buffer index=0 ***
[   35.621894] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   35.621902] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   35.621908] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   35.621916] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   35.621924] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   35.621932] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=8222e600, vbm_buffer_count=2 ***
[   35.621939] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   35.621946] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   35.621958] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   35.622022] *** Channel 1: Frame wait returned 10 ***
[   35.622045] *** Channel 1: Frame was ready, consuming it ***
[   35.622058] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.622066] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.622072] *** Channel 1: Frame completion wait ***
[   35.622078] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   35.669145] *** Channel 0: Frame wait returned 0 ***
[   35.669157] *** Channel 0: Frame wait timeout/error, generating frame ***
[   35.669178] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.669185] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.669191] *** Channel 0: Frame completion wait ***
[   35.669197] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   35.669203] *** Channel 0: Frame wait returned 10 ***
[   35.669208] *** Channel 0: Frame was ready, consuming it ***
[   35.669216] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.669223] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.669229] *** Channel 0: Frame completion wait ***
[   35.669234] *** Channel 0: Waiting for frame (timeout=100ms) ***
root@ing-wyze-cam3-a000 ~# cat /opt/trace.txt 
ISP Register Monitor v1.3 initializing
ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0x7 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdeff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007000 -> 0x80007001 (delta: 420.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 420.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 420.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 260.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 260.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 940.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 940.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 980.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 980.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 940.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 940.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x1 -> 0x0 (delta: 1480.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 800.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 800.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 180.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 290.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 290.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x1 -> 0x0 (delta: 950.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x83 -> 0x82 (delta: 960.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x30 (delta: 1030.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 210.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x30 -> 0x1 (delta: 130.000 ms)
root@ing-wyze-cam3-a000 ~# cat /proc/jz/clock/clocks 
ID NAME       FRE        stat       count     parent
--------------------------------------------------------
 1 ext0          0.032MHz  enable   0 root
 2 ext1         24.000MHz  enable   11 root
 3 otg_phy      48.000MHz  enable   0 root
--------------------------------------------------------
 5 apll       1392.000MHz  enable   1 ext1
 6 mpll       1200.000MHz  enable   7 ext1
 7 vpll       1200.000MHz  enable   1 ext1
 8 sclka      1392.000MHz  enable   9 apll
--------------------------------------------------------
10 cclk       1392.000MHz  enable   0 sclka
11 l2clk       696.000MHz  enable   0 sclka
12 h0clk       200.000MHz  enable   4 mpll
13 h2clk       200.000MHz  enable   7 mpll
14 pclk        100.000MHz  enable   6 mpll
15 msc          24.000MHz  enable   0 ext1
--------------------------------------------------------
17 cgu_isp     100.000MHz  enable   3 mpll
18 cgu_cim      24.000MHz  enable   1 vpll
19 cgu_ssi      50.000MHz  enable   2 mpll
20 cgu_msc_mux 1392.000MHz  enable   0 sclka
21 cgu_i2s_spk    4.096MHz  enable   2 sclka
22 cgu_i2s_mic    2.048MHz  enable   1 sclka
23 cgu_msc1     24.000MHz  enable   1 sclka
24 cgu_msc0     24.000MHz  enable   0 sclka
25 cgu_lpc       4.687MHz disable   0 vpll
26 cgu_macphy    4.687MHz disable   0 mpll
27 cgu_vpu     600.000MHz  enable   2 mpll
28 cgu_ddr     600.000MHz  enable   0 mpll
29 cgu_rsa      75.000MHz disable   0 mpll
--------------------------------------------------------
31 ddr         200.000MHz  enable   0 h0clk
32 tcu         100.000MHz  enable   0 pclk
33 rtc         100.000MHz  enable   0 pclk
34 des         100.000MHz  enable   0 pclk
35 csi         100.000MHz  enable   2 pclk
36 lcd         200.000MHz disable   0 h0clk
37 isp         200.000MHz  enable   3 h0clk
38 pdma        200.000MHz  enable   1 h2clk
39 sfc         200.000MHz  enable   1 h2clk
40 uart2        24.000MHz disable   0 ext1
41 uart1        24.000MHz  enable   1 ext1
42 uart0        24.000MHz disable   0 ext1
43 sadc        100.000MHz  enable   0 pclk
44 dmic        100.000MHz disable   0 pclk
45 aic         100.000MHz  enable   1 pclk
46 hash        200.000MHz disable   0 h2clk
47 i2c1        100.000MHz disable   0 pclk
48 i2c0        100.000MHz disable   0 pclk
49 ssi0         50.000MHz  enable   0 cgu_ssi
50 ssi1         50.000MHz disable   0 cgu_ssi
51 ssi_slv     100.000MHz disable   0 pclk
52 msc1        200.000MHz  enable   0 h2clk
53 msc0        200.000MHz  enable   0 h2clk
54 otg1        200.000MHz  enable   1 h2clk
--------------------------------------------------------
56 cpu          24.000MHz  enable   0 ext1
57 apb0         24.000MHz  enable   0 ext1
58 sys_ost      24.000MHz  enable   2 ext1
59 ahb0         24.000MHz  enable   0 ext1
--------------------------------------------------------
61 riscv       200.000MHz  enable   0 h2clk
62 aes         200.000MHz disable   0 h2clk
63 rsa         100.000MHz disable   0 pclk
64 ahb1         24.000MHz  enable   2 ext1
65 gmac        200.000MHz  enable   0 h2clk
66 ipu         200.000MHz  enable   972 h0clk
67 dtrng       100.000MHz disable   0 pclk
68 avpu        200.000MHz  enable   2 h0clk
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      42182   jz-intc  jz-timerost
 14:       1132   jz-intc  ipu
 15:      90057   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          2   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:      10068   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        383   jz-intc  uart1
 68:        161   jz-intc  jz-i2c.0
 70:        177   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
