DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
]
instances [
(Instance
name "Uibufgds"
duLibraryName "unisim"
duName "IBUFGDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "FALSE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
mwi 0
uid 2774,0
)
(Instance
name "Uinv1"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 2853,0
)
(Instance
name "Upor"
duLibraryName "hsio"
duName "xilinx_por"
elements [
]
mwi 0
uid 2939,0
)
(Instance
name "Udcm_125_200"
duLibraryName "hsio"
duName "cg_dcm_125_200"
elements [
]
mwi 0
uid 2968,0
)
(Instance
name "Uinv2"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 2991,0
)
(Instance
name "Ueth"
duLibraryName "EthernetGMII"
duName "eth_hsio_marvell"
elements [
]
mwi 0
uid 3110,0
)
(Instance
name "U_1"
duLibraryName "lib"
duName "led_flasher"
elements [
(GiElement
name "FLASH_PERIOD_BITS"
type "integer"
value "27"
)
]
mwi 0
uid 3284,0
)
]
libraryRefs [
"ieee"
]
)
version "29.1"
appVersion "2008.1 (Build 17)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/hdl"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/hds/hsio_top/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/hds/hsio_top/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/hds/hsio_top"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/hds/hsio_top"
)
(vvPair
variable "date"
value "06/02/09"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "02"
)
(vvPair
variable "entity_name"
value "hsio_top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "warren"
)
(vvPair
variable "host"
value "fedxtron"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/hdldesigner/sim"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/hdldesigner/ps"
)
(vvPair
variable "mm"
value "06"
)
(vvPair
variable "module_name"
value "hsio_top"
)
(vvPair
variable "month"
value "Jun"
)
(vvPair
variable "month_long"
value "June"
)
(vvPair
variable "p"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/hds/hsio_top/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/hdldesigner/../hsio/hdldesigner/hds/hsio_top/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "ATLAS_Tracker_Upgrade"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "23:08:52"
)
(vvPair
variable "unit"
value "hsio_top"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2008.1 (Build 17)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2009"
)
(vvPair
variable "yy"
value "09"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 2423,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "50000,-40375,51500,-39625"
)
(Line
uid 12,0
sl 0
ro 270
xt "51500,-40000,52000,-40000"
pts [
"51500,-40000"
"52000,-40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14,0
va (VaSet
isHidden 1
)
xt "42300,-40500,49000,-39500"
st "clk_xtal_125_mi"
ju 2
blo "49000,-39700"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 15,0
lang 2
decl (Decl
n "clk_xtal_125_mi"
t "std_logic"
prec "-- CLOCKS"
eolc "--CRYSTAL_CLK_M"
preAdd 0
posAdd 0
o 1
suid 1,0
)
declText (MLText
uid 16,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,86375,41300,88775"
st "-- CLOCKS
clk_xtal_125_mi        : std_logic --CRYSTAL_CLK_M"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "50000,-41375,51500,-40625"
)
(Line
uid 26,0
sl 0
ro 270
xt "51500,-41000,52000,-41000"
pts [
"51500,-41000"
"52000,-41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28,0
va (VaSet
isHidden 1
)
xt "42400,-41500,49000,-40500"
st "clk_xtal_125_pi"
ju 2
blo "49000,-40700"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 29,0
lang 2
decl (Decl
n "clk_xtal_125_pi"
t "std_logic"
eolc "--CRYSTAL_CLK_P"
preAdd 0
posAdd 0
o 2
suid 2,0
)
declText (MLText
uid 30,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,88775,40700,89975"
st "clk_xtal_125_pi        : std_logic --CRYSTAL_CLK_P"
)
)
*5 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "-90000,32625,-88500,33375"
)
(Line
uid 40,0
sl 0
ro 270
xt "-88500,33000,-88000,33000"
pts [
"-88500,33000"
"-88000,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42,0
va (VaSet
isHidden 1
)
xt "-97600,32500,-91000,33500"
st "clk_mgtclk0a_mi"
ju 2
blo "-91000,33300"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 43,0
lang 2
decl (Decl
n "clk_mgtclk0a_mi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 3
suid 3,0
)
declText (MLText
uid 44,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,89975,40000,91175"
st "clk_mgtclk0a_mi        : std_logic --MGTCLK0A_M"
)
)
*7 (PortIoIn
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "-90000,31625,-88500,32375"
)
(Line
uid 54,0
sl 0
ro 270
xt "-88500,32000,-88000,32000"
pts [
"-88500,32000"
"-88000,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 56,0
va (VaSet
isHidden 1
)
xt "-97500,31500,-91000,32500"
st "clk_mgtclk0a_pi"
ju 2
blo "-91000,32300"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 57,0
lang 2
decl (Decl
n "clk_mgtclk0a_pi"
t "std_logic"
eolc "--MGTCLK0A_P"
preAdd 0
posAdd 0
o 4
suid 4,0
)
declText (MLText
uid 58,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,91175,39400,92375"
st "clk_mgtclk0a_pi        : std_logic --MGTCLK0A_P"
)
)
*9 (PortIoIn
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "-90000,30625,-88500,31375"
)
(Line
uid 68,0
sl 0
ro 270
xt "-88500,31000,-88000,31000"
pts [
"-88500,31000"
"-88000,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70,0
va (VaSet
isHidden 1
)
xt "-97700,30500,-91000,31500"
st "clk_mgtclk0b_mi"
ju 2
blo "-91000,31300"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 71,0
lang 2
decl (Decl
n "clk_mgtclk0b_mi"
t "std_logic"
eolc "--MGTCLK0B_M"
preAdd 0
posAdd 0
o 5
suid 5,0
)
declText (MLText
uid 72,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,92375,40000,93575"
st "clk_mgtclk0b_mi        : std_logic --MGTCLK0B_M"
)
)
*11 (PortIoIn
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "-90000,29625,-88500,30375"
)
(Line
uid 82,0
sl 0
ro 270
xt "-88500,30000,-88000,30000"
pts [
"-88500,30000"
"-88000,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84,0
va (VaSet
isHidden 1
)
xt "-97600,29500,-91000,30500"
st "clk_mgtclk0b_pi"
ju 2
blo "-91000,30300"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 85,0
lang 2
decl (Decl
n "clk_mgtclk0b_pi"
t "std_logic"
eolc "--MGTCLK0B_P"
preAdd 0
posAdd 0
o 6
suid 6,0
)
declText (MLText
uid 86,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,93575,39400,94775"
st "clk_mgtclk0b_pi        : std_logic --MGTCLK0B_P"
)
)
*13 (PortIoIn
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "-90000,28625,-88500,29375"
)
(Line
uid 96,0
sl 0
ro 270
xt "-88500,29000,-88000,29000"
pts [
"-88500,29000"
"-88000,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 98,0
va (VaSet
isHidden 1
)
xt "-97600,28500,-91000,29500"
st "clk_mgtclk1a_mi"
ju 2
blo "-91000,29300"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 99,0
lang 2
decl (Decl
n "clk_mgtclk1a_mi"
t "std_logic"
eolc "--MGTCLK1A_M"
preAdd 0
posAdd 0
o 7
suid 7,0
)
declText (MLText
uid 100,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,94775,40000,95975"
st "clk_mgtclk1a_mi        : std_logic --MGTCLK1A_M"
)
)
*15 (PortIoIn
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "-90000,27625,-88500,28375"
)
(Line
uid 110,0
sl 0
ro 270
xt "-88500,28000,-88000,28000"
pts [
"-88500,28000"
"-88000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 112,0
va (VaSet
isHidden 1
)
xt "-97500,27500,-91000,28500"
st "clk_mgtclk1a_pi"
ju 2
blo "-91000,28300"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 113,0
lang 2
decl (Decl
n "clk_mgtclk1a_pi"
t "std_logic"
eolc "--MGTCLK1A_P"
preAdd 0
posAdd 0
o 8
suid 8,0
)
declText (MLText
uid 114,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,95975,39400,97175"
st "clk_mgtclk1a_pi        : std_logic --MGTCLK1A_P"
)
)
*17 (PortIoIn
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "-90000,26625,-88500,27375"
)
(Line
uid 124,0
sl 0
ro 270
xt "-88500,27000,-88000,27000"
pts [
"-88500,27000"
"-88000,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 126,0
va (VaSet
isHidden 1
)
xt "-97700,26500,-91000,27500"
st "clk_mgtclk1b_mi"
ju 2
blo "-91000,27300"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 127,0
lang 2
decl (Decl
n "clk_mgtclk1b_mi"
t "std_logic"
eolc "--MGTCLK1B_M"
preAdd 0
posAdd 0
o 9
suid 9,0
)
declText (MLText
uid 128,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,97175,40000,98375"
st "clk_mgtclk1b_mi        : std_logic --MGTCLK1B_M"
)
)
*19 (PortIoIn
uid 135,0
shape (CompositeShape
uid 136,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 137,0
sl 0
ro 270
xt "-90000,25625,-88500,26375"
)
(Line
uid 138,0
sl 0
ro 270
xt "-88500,26000,-88000,26000"
pts [
"-88500,26000"
"-88000,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 139,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 140,0
va (VaSet
isHidden 1
)
xt "-97600,25500,-91000,26500"
st "clk_mgtclk1b_pi"
ju 2
blo "-91000,26300"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 141,0
lang 2
decl (Decl
n "clk_mgtclk1b_pi"
t "std_logic"
eolc "--MGTCLK1B_P"
preAdd 0
posAdd 0
o 10
suid 10,0
)
declText (MLText
uid 142,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,98375,39400,99575"
st "clk_mgtclk1b_pi        : std_logic --MGTCLK1B_P"
)
)
*21 (PortIoIn
uid 149,0
shape (CompositeShape
uid 150,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 151,0
sl 0
ro 270
xt "-90000,24625,-88500,25375"
)
(Line
uid 152,0
sl 0
ro 270
xt "-88500,25000,-88000,25000"
pts [
"-88500,25000"
"-88000,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 153,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 154,0
va (VaSet
isHidden 1
)
xt "-99000,24500,-91000,25500"
st "cjt_fpga_jtag_ena_i"
ju 2
blo "-91000,25300"
tm "WireNameMgr"
)
)
)
*22 (Net
uid 155,0
lang 2
decl (Decl
n "cjt_fpga_jtag_ena_i"
t "std_logic"
prec "-- CONF/JTAG"
eolc "--FPGA_JTAG_ENA"
preAdd 0
posAdd 0
o 11
suid 11,0
)
declText (MLText
uid 156,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,99575,41000,101975"
st "-- CONF/JTAG
cjt_fpga_jtag_ena_i    : std_logic --FPGA_JTAG_ENA"
)
)
*23 (PortIoIn
uid 163,0
shape (CompositeShape
uid 164,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 165,0
sl 0
ro 270
xt "-90000,23625,-88500,24375"
)
(Line
uid 166,0
sl 0
ro 270
xt "-88500,24000,-88000,24000"
pts [
"-88500,24000"
"-88000,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 167,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 168,0
va (VaSet
isHidden 1
)
xt "-98800,23500,-91000,24500"
st "cjt_fpga_jtag_tck_i"
ju 2
blo "-91000,24300"
tm "WireNameMgr"
)
)
)
*24 (Net
uid 169,0
lang 2
decl (Decl
n "cjt_fpga_jtag_tck_i"
t "std_logic"
eolc "--FPGA_JTAG_TCK"
preAdd 0
posAdd 0
o 12
suid 12,0
)
declText (MLText
uid 170,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,101975,40700,103175"
st "cjt_fpga_jtag_tck_i    : std_logic --FPGA_JTAG_TCK"
)
)
*25 (PortIoIn
uid 177,0
shape (CompositeShape
uid 178,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 179,0
sl 0
ro 270
xt "-90000,22625,-88500,23375"
)
(Line
uid 180,0
sl 0
ro 270
xt "-88500,23000,-88000,23000"
pts [
"-88500,23000"
"-88000,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 181,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 182,0
va (VaSet
isHidden 1
)
xt "-98700,22500,-91000,23500"
st "cjt_fpga_jtag_tdi_i"
ju 2
blo "-91000,23300"
tm "WireNameMgr"
)
)
)
*26 (Net
uid 183,0
lang 2
decl (Decl
n "cjt_fpga_jtag_tdi_i"
t "std_logic"
eolc "--FPGA_JTAG_TDI"
preAdd 0
posAdd 0
o 13
suid 13,0
)
declText (MLText
uid 184,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,103175,40400,104375"
st "cjt_fpga_jtag_tdi_i    : std_logic --FPGA_JTAG_TDI"
)
)
*27 (PortIoIn
uid 191,0
shape (CompositeShape
uid 192,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 193,0
sl 0
ro 270
xt "-90000,21625,-88500,22375"
)
(Line
uid 194,0
sl 0
ro 270
xt "-88500,22000,-88000,22000"
pts [
"-88500,22000"
"-88000,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 195,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 196,0
va (VaSet
isHidden 1
)
xt "-99000,21500,-91000,22500"
st "cjt_fpga_jtag_tdo_i"
ju 2
blo "-91000,22300"
tm "WireNameMgr"
)
)
)
*28 (Net
uid 197,0
lang 2
decl (Decl
n "cjt_fpga_jtag_tdo_i"
t "std_logic"
eolc "--FPGA_JTAG_TDO"
preAdd 0
posAdd 0
o 14
suid 14,0
)
declText (MLText
uid 198,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,104375,41100,105575"
st "cjt_fpga_jtag_tdo_i    : std_logic --FPGA_JTAG_TDO"
)
)
*29 (PortIoIn
uid 205,0
shape (CompositeShape
uid 206,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 207,0
sl 0
ro 270
xt "-90000,20625,-88500,21375"
)
(Line
uid 208,0
sl 0
ro 270
xt "-88500,21000,-88000,21000"
pts [
"-88500,21000"
"-88000,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 209,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 210,0
va (VaSet
isHidden 1
)
xt "-99000,20500,-91000,21500"
st "cjt_fpga_jtag_tms_i"
ju 2
blo "-91000,21300"
tm "WireNameMgr"
)
)
)
*30 (Net
uid 211,0
lang 2
decl (Decl
n "cjt_fpga_jtag_tms_i"
t "std_logic"
eolc "--FPGA_JTAG_TMS"
preAdd 0
posAdd 0
o 15
suid 15,0
)
declText (MLText
uid 212,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,105575,41100,106775"
st "cjt_fpga_jtag_tms_i    : std_logic --FPGA_JTAG_TMS"
)
)
*31 (PortIoIn
uid 219,0
shape (CompositeShape
uid 220,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 221,0
sl 0
ro 270
xt "-90000,19625,-88500,20375"
)
(Line
uid 222,0
sl 0
ro 270
xt "-88500,20000,-88000,20000"
pts [
"-88500,20000"
"-88000,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 223,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 224,0
va (VaSet
isHidden 1
)
xt "-100500,19500,-91000,20500"
st "cjt_reload_fpga_fw_n_i"
ju 2
blo "-91000,20300"
tm "WireNameMgr"
)
)
)
*32 (Net
uid 225,0
lang 2
decl (Decl
n "cjt_reload_fpga_fw_n_i"
t "std_logic"
eolc "--RELOAD_FPGA_FW_N"
preAdd 0
posAdd 0
o 16
suid 16,0
)
declText (MLText
uid 226,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,106775,44400,107975"
st "cjt_reload_fpga_fw_n_i : std_logic --RELOAD_FPGA_FW_N"
)
)
*33 (PortIoIn
uid 233,0
shape (CompositeShape
uid 234,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 235,0
sl 0
ro 270
xt "-90000,2625,-88500,3375"
)
(Line
uid 236,0
sl 0
ro 270
xt "-88500,3000,-88000,3000"
pts [
"-88500,3000"
"-88000,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 237,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 238,0
va (VaSet
isHidden 1
)
xt "-96300,2500,-91000,3500"
st "cjt_rev_b0_i"
ju 2
blo "-91000,3300"
tm "WireNameMgr"
)
)
)
*34 (Net
uid 239,0
lang 2
decl (Decl
n "cjt_rev_b0_i"
t "std_logic"
eolc "--REV_B0"
preAdd 0
posAdd 0
o 17
suid 17,0
)
declText (MLText
uid 240,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,107975,35700,109175"
st "cjt_rev_b0_i           : std_logic --REV_B0"
)
)
*35 (PortIoIn
uid 247,0
shape (CompositeShape
uid 248,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 249,0
sl 0
ro 270
xt "-90000,3625,-88500,4375"
)
(Line
uid 250,0
sl 0
ro 270
xt "-88500,4000,-88000,4000"
pts [
"-88500,4000"
"-88000,4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 251,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 252,0
va (VaSet
isHidden 1
)
xt "-96300,3500,-91000,4500"
st "cjt_rev_b1_i"
ju 2
blo "-91000,4300"
tm "WireNameMgr"
)
)
)
*36 (Net
uid 253,0
lang 2
decl (Decl
n "cjt_rev_b1_i"
t "std_logic"
eolc "--REV_B1"
preAdd 0
posAdd 0
o 18
suid 18,0
)
declText (MLText
uid 254,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,109175,35700,110375"
st "cjt_rev_b1_i           : std_logic --REV_B1"
)
)
*37 (PortIoIn
uid 261,0
shape (CompositeShape
uid 262,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 263,0
sl 0
ro 270
xt "-90000,4625,-88500,5375"
)
(Line
uid 264,0
sl 0
ro 270
xt "-88500,5000,-88000,5000"
pts [
"-88500,5000"
"-88000,5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 265,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 266,0
va (VaSet
isHidden 1
)
xt "-96300,4500,-91000,5500"
st "cjt_rev_clk_i"
ju 2
blo "-91000,5300"
tm "WireNameMgr"
)
)
)
*38 (Net
uid 267,0
lang 2
decl (Decl
n "cjt_rev_clk_i"
t "std_logic"
eolc "--REV_CLK"
preAdd 0
posAdd 0
o 19
suid 19,0
)
declText (MLText
uid 268,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,110375,36200,111575"
st "cjt_rev_clk_i          : std_logic --REV_CLK"
)
)
*39 (PortIoIn
uid 275,0
shape (CompositeShape
uid 276,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 277,0
sl 0
ro 270
xt "-90000,5625,-88500,6375"
)
(Line
uid 278,0
sl 0
ro 270
xt "-88500,6000,-88000,6000"
pts [
"-88500,6000"
"-88000,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 279,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 280,0
va (VaSet
isHidden 1
)
xt "-96700,5500,-91000,6500"
st "cx4_lane0_mi"
ju 2
blo "-91000,6300"
tm "WireNameMgr"
)
)
)
*40 (Net
uid 281,0
lang 2
decl (Decl
n "cx4_lane0_mi"
t "std_logic"
prec "-- CX4"
eolc "--LANE_0_RX_M"
preAdd 0
posAdd 0
o 20
suid 20,0
)
declText (MLText
uid 282,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,111575,39600,113975"
st "-- CX4
cx4_lane0_mi           : std_logic --LANE_0_RX_M"
)
)
*41 (PortIoIn
uid 289,0
shape (CompositeShape
uid 290,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 291,0
sl 0
ro 270
xt "-90000,6625,-88500,7375"
)
(Line
uid 292,0
sl 0
ro 270
xt "-88500,7000,-88000,7000"
pts [
"-88500,7000"
"-88000,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 293,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 294,0
va (VaSet
isHidden 1
)
xt "-96600,6500,-91000,7500"
st "cx4_lane0_pi"
ju 2
blo "-91000,7300"
tm "WireNameMgr"
)
)
)
*42 (Net
uid 295,0
lang 2
decl (Decl
n "cx4_lane0_pi"
t "std_logic"
eolc "--LANE_0_RX_P"
preAdd 0
posAdd 0
o 21
suid 21,0
)
declText (MLText
uid 296,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,113975,39000,115175"
st "cx4_lane0_pi           : std_logic --LANE_0_RX_P"
)
)
*43 (PortIoOut
uid 303,0
shape (CompositeShape
uid 304,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 305,0
sl 0
ro 270
xt "-62500,14625,-61000,15375"
)
(Line
uid 306,0
sl 0
ro 270
xt "-63000,15000,-62500,15000"
pts [
"-63000,15000"
"-62500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 307,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 308,0
va (VaSet
isHidden 1
)
xt "-60000,14500,-54000,15500"
st "cx4_lane0_mo"
blo "-60000,15300"
tm "WireNameMgr"
)
)
)
*44 (Net
uid 309,0
lang 2
decl (Decl
n "cx4_lane0_mo"
t "std_logic"
eolc "--LANE_0_TX_M"
preAdd 0
posAdd 0
o 22
suid 22,0
)
declText (MLText
uid 310,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,115175,39800,116375"
st "cx4_lane0_mo           : std_logic --LANE_0_TX_M"
)
)
*45 (PortIoOut
uid 317,0
shape (CompositeShape
uid 318,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 319,0
sl 0
ro 270
xt "-62500,15625,-61000,16375"
)
(Line
uid 320,0
sl 0
ro 270
xt "-63000,16000,-62500,16000"
pts [
"-63000,16000"
"-62500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 321,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 322,0
va (VaSet
isHidden 1
)
xt "-60000,15500,-54100,16500"
st "cx4_lane0_po"
blo "-60000,16300"
tm "WireNameMgr"
)
)
)
*46 (Net
uid 323,0
lang 2
decl (Decl
n "cx4_lane0_po"
t "std_logic"
eolc "--LANE_0_TX_P"
preAdd 0
posAdd 0
o 23
suid 23,0
)
declText (MLText
uid 324,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,116375,39200,117575"
st "cx4_lane0_po           : std_logic --LANE_0_TX_P"
)
)
*47 (PortIoIn
uid 331,0
shape (CompositeShape
uid 332,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 333,0
sl 0
ro 270
xt "-90000,7625,-88500,8375"
)
(Line
uid 334,0
sl 0
ro 270
xt "-88500,8000,-88000,8000"
pts [
"-88500,8000"
"-88000,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 335,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 336,0
va (VaSet
isHidden 1
)
xt "-96600,7500,-91000,8500"
st "cx4_lane1_pi"
ju 2
blo "-91000,8300"
tm "WireNameMgr"
)
)
)
*48 (Net
uid 337,0
lang 2
decl (Decl
n "cx4_lane1_pi"
t "std_logic"
eolc "--LANE_1_RX_P"
preAdd 0
posAdd 0
o 24
suid 24,0
)
declText (MLText
uid 338,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,117575,39000,118775"
st "cx4_lane1_pi           : std_logic --LANE_1_RX_P"
)
)
*49 (PortIoOut
uid 345,0
shape (CompositeShape
uid 346,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 347,0
sl 0
ro 270
xt "-62500,16625,-61000,17375"
)
(Line
uid 348,0
sl 0
ro 270
xt "-63000,17000,-62500,17000"
pts [
"-63000,17000"
"-62500,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 349,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 350,0
va (VaSet
isHidden 1
)
xt "-60000,16500,-54100,17500"
st "cx4_lane1_po"
blo "-60000,17300"
tm "WireNameMgr"
)
)
)
*50 (Net
uid 351,0
lang 2
decl (Decl
n "cx4_lane1_po"
t "std_logic"
eolc "--LANE_1_TX_P"
preAdd 0
posAdd 0
o 25
suid 25,0
)
declText (MLText
uid 352,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,118775,39200,119975"
st "cx4_lane1_po           : std_logic --LANE_1_TX_P"
)
)
*51 (PortIoOut
uid 359,0
shape (CompositeShape
uid 360,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 361,0
sl 0
ro 270
xt "-62500,17625,-61000,18375"
)
(Line
uid 362,0
sl 0
ro 270
xt "-63000,18000,-62500,18000"
pts [
"-63000,18000"
"-62500,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 363,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 364,0
va (VaSet
isHidden 1
)
xt "-60000,17500,-54000,18500"
st "cx4_lane1_mo"
blo "-60000,18300"
tm "WireNameMgr"
)
)
)
*52 (Net
uid 365,0
lang 2
decl (Decl
n "cx4_lane1_mo"
t "std_logic"
eolc "--LANE_1_TX_M"
preAdd 0
posAdd 0
o 26
suid 26,0
)
declText (MLText
uid 366,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,119975,39800,121175"
st "cx4_lane1_mo           : std_logic --LANE_1_TX_M"
)
)
*53 (PortIoIn
uid 373,0
shape (CompositeShape
uid 374,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 375,0
sl 0
ro 270
xt "-90000,8625,-88500,9375"
)
(Line
uid 376,0
sl 0
ro 270
xt "-88500,9000,-88000,9000"
pts [
"-88500,9000"
"-88000,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 377,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 378,0
va (VaSet
isHidden 1
)
xt "-96700,8500,-91000,9500"
st "cx4_lane1_mi"
ju 2
blo "-91000,9300"
tm "WireNameMgr"
)
)
)
*54 (Net
uid 379,0
lang 2
decl (Decl
n "cx4_lane1_mi"
t "std_logic"
eolc "--LANE_1_RX_M"
preAdd 0
posAdd 0
o 27
suid 27,0
)
declText (MLText
uid 380,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,121175,39600,122375"
st "cx4_lane1_mi           : std_logic --LANE_1_RX_M"
)
)
*55 (PortIoOut
uid 387,0
shape (CompositeShape
uid 388,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 389,0
sl 0
ro 270
xt "-62500,18625,-61000,19375"
)
(Line
uid 390,0
sl 0
ro 270
xt "-63000,19000,-62500,19000"
pts [
"-63000,19000"
"-62500,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 391,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 392,0
va (VaSet
isHidden 1
)
xt "-60000,18500,-54000,19500"
st "cx4_lane2_mo"
blo "-60000,19300"
tm "WireNameMgr"
)
)
)
*56 (Net
uid 393,0
lang 2
decl (Decl
n "cx4_lane2_mo"
t "std_logic"
eolc "--LANE_2_TX_M"
preAdd 0
posAdd 0
o 28
suid 28,0
)
declText (MLText
uid 394,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,122375,39800,123575"
st "cx4_lane2_mo           : std_logic --LANE_2_TX_M"
)
)
*57 (PortIoIn
uid 401,0
shape (CompositeShape
uid 402,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 403,0
sl 0
ro 270
xt "-90000,9625,-88500,10375"
)
(Line
uid 404,0
sl 0
ro 270
xt "-88500,10000,-88000,10000"
pts [
"-88500,10000"
"-88000,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 405,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 406,0
va (VaSet
isHidden 1
)
xt "-96700,9500,-91000,10500"
st "cx4_lane2_mi"
ju 2
blo "-91000,10300"
tm "WireNameMgr"
)
)
)
*58 (Net
uid 407,0
lang 2
decl (Decl
n "cx4_lane2_mi"
t "std_logic"
eolc "--LANE_2_RX_M"
preAdd 0
posAdd 0
o 29
suid 29,0
)
declText (MLText
uid 408,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,123575,39600,124775"
st "cx4_lane2_mi           : std_logic --LANE_2_RX_M"
)
)
*59 (PortIoIn
uid 415,0
shape (CompositeShape
uid 416,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 417,0
sl 0
ro 270
xt "-90000,10625,-88500,11375"
)
(Line
uid 418,0
sl 0
ro 270
xt "-88500,11000,-88000,11000"
pts [
"-88500,11000"
"-88000,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 419,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 420,0
va (VaSet
isHidden 1
)
xt "-96600,10500,-91000,11500"
st "cx4_lane2_pi"
ju 2
blo "-91000,11300"
tm "WireNameMgr"
)
)
)
*60 (Net
uid 421,0
lang 2
decl (Decl
n "cx4_lane2_pi"
t "std_logic"
eolc "--LANE_2_RX_P"
preAdd 0
posAdd 0
o 30
suid 30,0
)
declText (MLText
uid 422,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,124775,39000,125975"
st "cx4_lane2_pi           : std_logic --LANE_2_RX_P"
)
)
*61 (PortIoOut
uid 429,0
shape (CompositeShape
uid 430,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 431,0
sl 0
ro 270
xt "-62500,19625,-61000,20375"
)
(Line
uid 432,0
sl 0
ro 270
xt "-63000,20000,-62500,20000"
pts [
"-63000,20000"
"-62500,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 433,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 434,0
va (VaSet
isHidden 1
)
xt "-60000,19500,-54100,20500"
st "cx4_lane2_po"
blo "-60000,20300"
tm "WireNameMgr"
)
)
)
*62 (Net
uid 435,0
lang 2
decl (Decl
n "cx4_lane2_po"
t "std_logic"
eolc "--LANE_2_TX_P"
preAdd 0
posAdd 0
o 31
suid 31,0
)
declText (MLText
uid 436,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,125975,39200,127175"
st "cx4_lane2_po           : std_logic --LANE_2_TX_P"
)
)
*63 (PortIoOut
uid 443,0
shape (CompositeShape
uid 444,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 445,0
sl 0
ro 270
xt "-62500,20625,-61000,21375"
)
(Line
uid 446,0
sl 0
ro 270
xt "-63000,21000,-62500,21000"
pts [
"-63000,21000"
"-62500,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 447,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 448,0
va (VaSet
isHidden 1
)
xt "-60000,20500,-54100,21500"
st "cx4_lane3_po"
blo "-60000,21300"
tm "WireNameMgr"
)
)
)
*64 (Net
uid 449,0
lang 2
decl (Decl
n "cx4_lane3_po"
t "std_logic"
eolc "--LANE_3_TX_P"
preAdd 0
posAdd 0
o 32
suid 32,0
)
declText (MLText
uid 450,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,127175,39200,128375"
st "cx4_lane3_po           : std_logic --LANE_3_TX_P"
)
)
*65 (PortIoIn
uid 457,0
shape (CompositeShape
uid 458,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 459,0
sl 0
ro 270
xt "-90000,11625,-88500,12375"
)
(Line
uid 460,0
sl 0
ro 270
xt "-88500,12000,-88000,12000"
pts [
"-88500,12000"
"-88000,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 461,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 462,0
va (VaSet
isHidden 1
)
xt "-96700,11500,-91000,12500"
st "cx4_lane3_mi"
ju 2
blo "-91000,12300"
tm "WireNameMgr"
)
)
)
*66 (Net
uid 463,0
lang 2
decl (Decl
n "cx4_lane3_mi"
t "std_logic"
eolc "--LANE_3_RX_M"
preAdd 0
posAdd 0
o 33
suid 33,0
)
declText (MLText
uid 464,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,128375,39600,129575"
st "cx4_lane3_mi           : std_logic --LANE_3_RX_M"
)
)
*67 (PortIoOut
uid 471,0
shape (CompositeShape
uid 472,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 473,0
sl 0
ro 270
xt "-62500,21625,-61000,22375"
)
(Line
uid 474,0
sl 0
ro 270
xt "-63000,22000,-62500,22000"
pts [
"-63000,22000"
"-62500,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 475,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 476,0
va (VaSet
isHidden 1
)
xt "-60000,21500,-54000,22500"
st "cx4_lane3_mo"
blo "-60000,22300"
tm "WireNameMgr"
)
)
)
*68 (Net
uid 477,0
lang 2
decl (Decl
n "cx4_lane3_mo"
t "std_logic"
eolc "--LANE_3_TX_M"
preAdd 0
posAdd 0
o 34
suid 34,0
)
declText (MLText
uid 478,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,129575,39800,130775"
st "cx4_lane3_mo           : std_logic --LANE_3_TX_M"
)
)
*69 (PortIoIn
uid 485,0
shape (CompositeShape
uid 486,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 487,0
sl 0
ro 270
xt "-90000,12625,-88500,13375"
)
(Line
uid 488,0
sl 0
ro 270
xt "-88500,13000,-88000,13000"
pts [
"-88500,13000"
"-88000,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 489,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 490,0
va (VaSet
isHidden 1
)
xt "-96600,12500,-91000,13500"
st "cx4_lane3_pi"
ju 2
blo "-91000,13300"
tm "WireNameMgr"
)
)
)
*70 (Net
uid 491,0
lang 2
decl (Decl
n "cx4_lane3_pi"
t "std_logic"
eolc "--LANE_3_RX_P"
preAdd 0
posAdd 0
o 35
suid 35,0
)
declText (MLText
uid 492,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,130775,39000,131975"
st "cx4_lane3_pi           : std_logic --LANE_3_RX_P"
)
)
*71 (PortIoIn
uid 499,0
shape (CompositeShape
uid 500,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 501,0
sl 0
ro 270
xt "-90000,13625,-88500,14375"
)
(Line
uid 502,0
sl 0
ro 270
xt "-88500,14000,-88000,14000"
pts [
"-88500,14000"
"-88000,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 503,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 504,0
va (VaSet
isHidden 1
)
xt "-97200,13500,-91000,14500"
st "cx4_lane10_mi"
ju 2
blo "-91000,14300"
tm "WireNameMgr"
)
)
)
*72 (Net
uid 505,0
lang 2
decl (Decl
n "cx4_lane10_mi"
t "std_logic"
eolc "--LANE_10_RX_M"
preAdd 0
posAdd 0
o 36
suid 36,0
)
declText (MLText
uid 506,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,131975,40500,133175"
st "cx4_lane10_mi          : std_logic --LANE_10_RX_M"
)
)
*73 (PortIoOut
uid 513,0
shape (CompositeShape
uid 514,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 515,0
sl 0
ro 270
xt "-62500,22625,-61000,23375"
)
(Line
uid 516,0
sl 0
ro 270
xt "-63000,23000,-62500,23000"
pts [
"-63000,23000"
"-62500,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 517,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 518,0
va (VaSet
isHidden 1
)
xt "-60000,22500,-53600,23500"
st "cx4_lane10_po"
blo "-60000,23300"
tm "WireNameMgr"
)
)
)
*74 (Net
uid 519,0
lang 2
decl (Decl
n "cx4_lane10_po"
t "std_logic"
eolc "--LANE_10_TX_P"
preAdd 0
posAdd 0
o 37
suid 37,0
)
declText (MLText
uid 520,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,133175,40100,134375"
st "cx4_lane10_po          : std_logic --LANE_10_TX_P"
)
)
*75 (PortIoIn
uid 527,0
shape (CompositeShape
uid 528,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 529,0
sl 0
ro 270
xt "-90000,14625,-88500,15375"
)
(Line
uid 530,0
sl 0
ro 270
xt "-88500,15000,-88000,15000"
pts [
"-88500,15000"
"-88000,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 531,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 532,0
va (VaSet
isHidden 1
)
xt "-97100,14500,-91000,15500"
st "cx4_lane10_pi"
ju 2
blo "-91000,15300"
tm "WireNameMgr"
)
)
)
*76 (Net
uid 533,0
lang 2
decl (Decl
n "cx4_lane10_pi"
t "std_logic"
eolc "--LANE_10_RX_P"
preAdd 0
posAdd 0
o 38
suid 38,0
)
declText (MLText
uid 534,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,134375,39900,135575"
st "cx4_lane10_pi          : std_logic --LANE_10_RX_P"
)
)
*77 (PortIoOut
uid 541,0
shape (CompositeShape
uid 542,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 543,0
sl 0
ro 270
xt "-62500,23625,-61000,24375"
)
(Line
uid 544,0
sl 0
ro 270
xt "-63000,24000,-62500,24000"
pts [
"-63000,24000"
"-62500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 545,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 546,0
va (VaSet
isHidden 1
)
xt "-60000,23500,-53500,24500"
st "cx4_lane10_mo"
blo "-60000,24300"
tm "WireNameMgr"
)
)
)
*78 (Net
uid 547,0
lang 2
decl (Decl
n "cx4_lane10_mo"
t "std_logic"
eolc "--LANE_10_TX_M"
preAdd 0
posAdd 0
o 39
suid 39,0
)
declText (MLText
uid 548,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,135575,40700,136775"
st "cx4_lane10_mo          : std_logic --LANE_10_TX_M"
)
)
*79 (PortIoIn
uid 555,0
shape (CompositeShape
uid 556,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 557,0
sl 0
ro 270
xt "-90000,15625,-88500,16375"
)
(Line
uid 558,0
sl 0
ro 270
xt "-88500,16000,-88000,16000"
pts [
"-88500,16000"
"-88000,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 559,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 560,0
va (VaSet
isHidden 1
)
xt "-97100,15500,-91000,16500"
st "cx4_lane11_pi"
ju 2
blo "-91000,16300"
tm "WireNameMgr"
)
)
)
*80 (Net
uid 561,0
lang 2
decl (Decl
n "cx4_lane11_pi"
t "std_logic"
eolc "--LANE_11_RX_P"
preAdd 0
posAdd 0
o 40
suid 40,0
)
declText (MLText
uid 562,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,136775,39900,137975"
st "cx4_lane11_pi          : std_logic --LANE_11_RX_P"
)
)
*81 (PortIoIn
uid 569,0
shape (CompositeShape
uid 570,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 571,0
sl 0
ro 270
xt "-90000,16625,-88500,17375"
)
(Line
uid 572,0
sl 0
ro 270
xt "-88500,17000,-88000,17000"
pts [
"-88500,17000"
"-88000,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 573,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 574,0
va (VaSet
isHidden 1
)
xt "-97200,16500,-91000,17500"
st "cx4_lane11_mi"
ju 2
blo "-91000,17300"
tm "WireNameMgr"
)
)
)
*82 (Net
uid 575,0
lang 2
decl (Decl
n "cx4_lane11_mi"
t "std_logic"
eolc "--LANE_11_RX_M"
preAdd 0
posAdd 0
o 41
suid 41,0
)
declText (MLText
uid 576,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,137975,40500,139175"
st "cx4_lane11_mi          : std_logic --LANE_11_RX_M"
)
)
*83 (PortIoOut
uid 583,0
shape (CompositeShape
uid 584,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 585,0
sl 0
ro 270
xt "-62500,24625,-61000,25375"
)
(Line
uid 586,0
sl 0
ro 270
xt "-63000,25000,-62500,25000"
pts [
"-63000,25000"
"-62500,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 587,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 588,0
va (VaSet
isHidden 1
)
xt "-60000,24500,-53500,25500"
st "cx4_lane11_mo"
blo "-60000,25300"
tm "WireNameMgr"
)
)
)
*84 (Net
uid 589,0
lang 2
decl (Decl
n "cx4_lane11_mo"
t "std_logic"
eolc "--LANE_11_TX_M"
preAdd 0
posAdd 0
o 42
suid 42,0
)
declText (MLText
uid 590,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,139175,40700,140375"
st "cx4_lane11_mo          : std_logic --LANE_11_TX_M"
)
)
*85 (PortIoOut
uid 597,0
shape (CompositeShape
uid 598,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 599,0
sl 0
ro 270
xt "-62500,25625,-61000,26375"
)
(Line
uid 600,0
sl 0
ro 270
xt "-63000,26000,-62500,26000"
pts [
"-63000,26000"
"-62500,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 601,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 602,0
va (VaSet
isHidden 1
)
xt "-60000,25500,-53600,26500"
st "cx4_lane11_po"
blo "-60000,26300"
tm "WireNameMgr"
)
)
)
*86 (Net
uid 603,0
lang 2
decl (Decl
n "cx4_lane11_po"
t "std_logic"
eolc "--LANE_11_TX_P"
preAdd 0
posAdd 0
o 43
suid 43,0
)
declText (MLText
uid 604,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,140375,40100,141575"
st "cx4_lane11_po          : std_logic --LANE_11_TX_P"
)
)
*87 (PortIoOut
uid 611,0
shape (CompositeShape
uid 612,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 613,0
sl 0
ro 270
xt "-62500,26625,-61000,27375"
)
(Line
uid 614,0
sl 0
ro 270
xt "-63000,27000,-62500,27000"
pts [
"-63000,27000"
"-62500,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 615,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 616,0
va (VaSet
isHidden 1
)
xt "-60000,26500,-53600,27500"
st "cx4_lane12_po"
blo "-60000,27300"
tm "WireNameMgr"
)
)
)
*88 (Net
uid 617,0
lang 2
decl (Decl
n "cx4_lane12_po"
t "std_logic"
eolc "--LANE_12_TX_P"
preAdd 0
posAdd 0
o 44
suid 44,0
)
declText (MLText
uid 618,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,141575,40100,142775"
st "cx4_lane12_po          : std_logic --LANE_12_TX_P"
)
)
*89 (PortIoOut
uid 625,0
shape (CompositeShape
uid 626,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 627,0
sl 0
ro 270
xt "-62500,27625,-61000,28375"
)
(Line
uid 628,0
sl 0
ro 270
xt "-63000,28000,-62500,28000"
pts [
"-63000,28000"
"-62500,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 629,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 630,0
va (VaSet
isHidden 1
)
xt "-60000,27500,-53500,28500"
st "cx4_lane12_mo"
blo "-60000,28300"
tm "WireNameMgr"
)
)
)
*90 (Net
uid 631,0
lang 2
decl (Decl
n "cx4_lane12_mo"
t "std_logic"
eolc "--LANE_12_TX_M"
preAdd 0
posAdd 0
o 45
suid 45,0
)
declText (MLText
uid 632,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,142775,40700,143975"
st "cx4_lane12_mo          : std_logic --LANE_12_TX_M"
)
)
*91 (PortIoIn
uid 639,0
shape (CompositeShape
uid 640,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 641,0
sl 0
ro 270
xt "-90000,17625,-88500,18375"
)
(Line
uid 642,0
sl 0
ro 270
xt "-88500,18000,-88000,18000"
pts [
"-88500,18000"
"-88000,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 643,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 644,0
va (VaSet
isHidden 1
)
xt "-97200,17500,-91000,18500"
st "cx4_lane12_mi"
ju 2
blo "-91000,18300"
tm "WireNameMgr"
)
)
)
*92 (Net
uid 645,0
lang 2
decl (Decl
n "cx4_lane12_mi"
t "std_logic"
eolc "--LANE_12_RX_M"
preAdd 0
posAdd 0
o 46
suid 46,0
)
declText (MLText
uid 646,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,143975,40500,145175"
st "cx4_lane12_mi          : std_logic --LANE_12_RX_M"
)
)
*93 (PortIoIn
uid 653,0
shape (CompositeShape
uid 654,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 655,0
sl 0
ro 270
xt "-90000,18625,-88500,19375"
)
(Line
uid 656,0
sl 0
ro 270
xt "-88500,19000,-88000,19000"
pts [
"-88500,19000"
"-88000,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 657,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 658,0
va (VaSet
isHidden 1
)
xt "-97100,18500,-91000,19500"
st "cx4_lane12_pi"
ju 2
blo "-91000,19300"
tm "WireNameMgr"
)
)
)
*94 (Net
uid 659,0
lang 2
decl (Decl
n "cx4_lane12_pi"
t "std_logic"
eolc "--LANE_12_RX_P"
preAdd 0
posAdd 0
o 47
suid 47,0
)
declText (MLText
uid 660,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,145175,39900,146375"
st "cx4_lane12_pi          : std_logic --LANE_12_RX_P"
)
)
*95 (PortIoOut
uid 667,0
shape (CompositeShape
uid 668,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 669,0
sl 0
ro 270
xt "-62500,28625,-61000,29375"
)
(Line
uid 670,0
sl 0
ro 270
xt "-63000,29000,-62500,29000"
pts [
"-63000,29000"
"-62500,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 671,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 672,0
va (VaSet
isHidden 1
)
xt "-60000,28500,-53600,29500"
st "cx4_lane13_po"
blo "-60000,29300"
tm "WireNameMgr"
)
)
)
*96 (Net
uid 673,0
lang 2
decl (Decl
n "cx4_lane13_po"
t "std_logic"
eolc "--LANE_13_TX_P"
preAdd 0
posAdd 0
o 48
suid 48,0
)
declText (MLText
uid 674,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,146375,40100,147575"
st "cx4_lane13_po          : std_logic --LANE_13_TX_P"
)
)
*97 (PortIoOut
uid 681,0
shape (CompositeShape
uid 682,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 683,0
sl 0
ro 270
xt "-62500,29625,-61000,30375"
)
(Line
uid 684,0
sl 0
ro 270
xt "-63000,30000,-62500,30000"
pts [
"-63000,30000"
"-62500,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 685,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 686,0
va (VaSet
isHidden 1
)
xt "-60000,29500,-53500,30500"
st "cx4_lane13_mo"
blo "-60000,30300"
tm "WireNameMgr"
)
)
)
*98 (Net
uid 687,0
lang 2
decl (Decl
n "cx4_lane13_mo"
t "std_logic"
eolc "--LANE_13_TX_M"
preAdd 0
posAdd 0
o 49
suid 49,0
)
declText (MLText
uid 688,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,147575,40700,148775"
st "cx4_lane13_mo          : std_logic --LANE_13_TX_M"
)
)
*99 (PortIoIn
uid 695,0
shape (CompositeShape
uid 696,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 697,0
sl 0
ro 270
xt "-90000,66625,-88500,67375"
)
(Line
uid 698,0
sl 0
ro 270
xt "-88500,67000,-88000,67000"
pts [
"-88500,67000"
"-88000,67000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 699,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 700,0
va (VaSet
isHidden 1
)
xt "-97200,66500,-91000,67500"
st "cx4_lane13_mi"
ju 2
blo "-91000,67300"
tm "WireNameMgr"
)
)
)
*100 (Net
uid 701,0
lang 2
decl (Decl
n "cx4_lane13_mi"
t "std_logic"
eolc "--LANE_13_RX_M"
preAdd 0
posAdd 0
o 50
suid 50,0
)
declText (MLText
uid 702,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,148775,40500,149975"
st "cx4_lane13_mi          : std_logic --LANE_13_RX_M"
)
)
*101 (PortIoIn
uid 709,0
shape (CompositeShape
uid 710,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 711,0
sl 0
ro 270
xt "-90000,65625,-88500,66375"
)
(Line
uid 712,0
sl 0
ro 270
xt "-88500,66000,-88000,66000"
pts [
"-88500,66000"
"-88000,66000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 713,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 714,0
va (VaSet
isHidden 1
)
xt "-97100,65500,-91000,66500"
st "cx4_lane13_pi"
ju 2
blo "-91000,66300"
tm "WireNameMgr"
)
)
)
*102 (Net
uid 715,0
lang 2
decl (Decl
n "cx4_lane13_pi"
t "std_logic"
eolc "--LANE_13_RX_P"
preAdd 0
posAdd 0
o 51
suid 51,0
)
declText (MLText
uid 716,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,149975,39900,151175"
st "cx4_lane13_pi          : std_logic --LANE_13_RX_P"
)
)
*103 (PortIoOut
uid 723,0
shape (CompositeShape
uid 724,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 725,0
sl 0
ro 270
xt "-62500,30625,-61000,31375"
)
(Line
uid 726,0
sl 0
ro 270
xt "-63000,31000,-62500,31000"
pts [
"-63000,31000"
"-62500,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 727,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 728,0
va (VaSet
isHidden 1
)
xt "-60000,30500,-55000,31500"
st "ddr_addr_o"
blo "-60000,31300"
tm "WireNameMgr"
)
)
)
*104 (Net
uid 729,0
lang 2
decl (Decl
n "ddr_addr_o"
t "std_logic_vector"
b "(12 downto 0)"
prec "-- DDR RAM"
eolc "--DDR_ADDR12"
preAdd 0
posAdd 0
o 52
suid 52,0
)
declText (MLText
uid 730,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,151175,49500,153575"
st "-- DDR RAM
ddr_addr_o             : std_logic_vector(12 downto 0) --DDR_ADDR12"
)
)
*105 (PortIoOut
uid 737,0
shape (CompositeShape
uid 738,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 739,0
sl 0
ro 270
xt "-62500,31625,-61000,32375"
)
(Line
uid 740,0
sl 0
ro 270
xt "-63000,32000,-62500,32000"
pts [
"-63000,32000"
"-62500,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 741,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 742,0
va (VaSet
isHidden 1
)
xt "-60000,31500,-56300,32500"
st "ddr_ba_o"
blo "-60000,32300"
tm "WireNameMgr"
)
)
)
*106 (Net
uid 743,0
lang 2
decl (Decl
n "ddr_ba_o"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--DDR_BA1"
preAdd 0
posAdd 0
o 53
suid 53,0
)
declText (MLText
uid 744,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,153575,46200,154775"
st "ddr_ba_o               : std_logic_vector(1 downto 0) --DDR_BA1"
)
)
*107 (PortIoOut
uid 751,0
shape (CompositeShape
uid 752,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 753,0
sl 0
ro 270
xt "-62500,32625,-61000,33375"
)
(Line
uid 754,0
sl 0
ro 270
xt "-63000,33000,-62500,33000"
pts [
"-63000,33000"
"-62500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 755,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 756,0
va (VaSet
isHidden 1
)
xt "-60000,32500,-55000,33500"
st "ddr_cas_no"
blo "-60000,33300"
tm "WireNameMgr"
)
)
)
*108 (Net
uid 757,0
lang 2
decl (Decl
n "ddr_cas_no"
t "std_logic"
eolc "--DDR_CAS_N"
preAdd 0
posAdd 0
o 54
suid 54,0
)
declText (MLText
uid 758,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,154775,38300,155975"
st "ddr_cas_no             : std_logic --DDR_CAS_N"
)
)
*109 (PortIoOut
uid 765,0
shape (CompositeShape
uid 766,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 767,0
sl 0
ro 270
xt "-62500,33625,-61000,34375"
)
(Line
uid 768,0
sl 0
ro 270
xt "-63000,34000,-62500,34000"
pts [
"-63000,34000"
"-62500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 769,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 770,0
va (VaSet
isHidden 1
)
xt "-60000,33500,-55900,34500"
st "ddr_ck_po"
blo "-60000,34300"
tm "WireNameMgr"
)
)
)
*110 (Net
uid 771,0
lang 2
decl (Decl
n "ddr_ck_po"
t "std_logic"
eolc "--DDR_CK"
preAdd 0
posAdd 0
o 55
suid 55,0
)
declText (MLText
uid 772,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,155975,36400,157175"
st "ddr_ck_po              : std_logic --DDR_CK"
)
)
*111 (PortIoOut
uid 779,0
shape (CompositeShape
uid 780,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 781,0
sl 0
ro 270
xt "-62500,-6375,-61000,-5625"
)
(Line
uid 782,0
sl 0
ro 270
xt "-63000,-6000,-62500,-6000"
pts [
"-63000,-6000"
"-62500,-6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 783,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 784,0
va (VaSet
isHidden 1
)
xt "-60000,-6500,-55800,-5500"
st "ddr_ck_mo"
blo "-60000,-5700"
tm "WireNameMgr"
)
)
)
*112 (Net
uid 785,0
lang 2
decl (Decl
n "ddr_ck_mo"
t "std_logic"
eolc "--DDR_CK_N"
preAdd 0
posAdd 0
o 56
suid 56,0
)
declText (MLText
uid 786,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,157175,37900,158375"
st "ddr_ck_mo              : std_logic --DDR_CK_N"
)
)
*113 (PortIoOut
uid 793,0
shape (CompositeShape
uid 794,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 795,0
sl 0
ro 270
xt "-62500,-5375,-61000,-4625"
)
(Line
uid 796,0
sl 0
ro 270
xt "-63000,-5000,-62500,-5000"
pts [
"-63000,-5000"
"-62500,-5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 797,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 798,0
va (VaSet
isHidden 1
)
xt "-60000,-5500,-56000,-4500"
st "ddr_cke_o"
blo "-60000,-4700"
tm "WireNameMgr"
)
)
)
*114 (Net
uid 799,0
lang 2
decl (Decl
n "ddr_cke_o"
t "std_logic"
eolc "--DDR_CKE"
preAdd 0
posAdd 0
o 57
suid 57,0
)
declText (MLText
uid 800,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,158375,36900,159575"
st "ddr_cke_o              : std_logic --DDR_CKE"
)
)
*115 (PortIoOut
uid 807,0
shape (CompositeShape
uid 808,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 809,0
sl 0
ro 270
xt "-62500,-4375,-61000,-3625"
)
(Line
uid 810,0
sl 0
ro 270
xt "-63000,-4000,-62500,-4000"
pts [
"-63000,-4000"
"-62500,-4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 811,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 812,0
va (VaSet
isHidden 1
)
xt "-60000,-4500,-55900,-3500"
st "ddr_cs_no"
blo "-60000,-3700"
tm "WireNameMgr"
)
)
)
*116 (Net
uid 813,0
lang 2
decl (Decl
n "ddr_cs_no"
t "std_logic"
eolc "--DDR_CS_N"
preAdd 0
posAdd 0
o 58
suid 58,0
)
declText (MLText
uid 814,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,159575,37400,160775"
st "ddr_cs_no              : std_logic --DDR_CS_N"
)
)
*117 (PortIoIn
uid 821,0
shape (CompositeShape
uid 822,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 823,0
sl 0
ro 270
xt "-90000,64625,-88500,65375"
)
(Line
uid 824,0
sl 0
ro 270
xt "-88500,65000,-88000,65000"
pts [
"-88500,65000"
"-88000,65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 825,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 826,0
va (VaSet
isHidden 1
)
xt "-94500,64500,-91000,65500"
st "ddr_dq_i"
ju 2
blo "-91000,65300"
tm "WireNameMgr"
)
)
)
*118 (Net
uid 827,0
lang 2
decl (Decl
n "ddr_dq_i"
t "std_logic_vector"
b "(15 downto 0)"
eolc "--DDR_DQ15"
preAdd 0
posAdd 0
o 59
suid 59,0
)
declText (MLText
uid 828,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,160775,47500,161975"
st "ddr_dq_i               : std_logic_vector(15 downto 0) --DDR_DQ15"
)
)
*119 (PortIoOut
uid 835,0
shape (CompositeShape
uid 836,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 837,0
sl 0
ro 270
xt "-62500,-3375,-61000,-2625"
)
(Line
uid 838,0
sl 0
ro 270
xt "-63000,-3000,-62500,-3000"
pts [
"-63000,-3000"
"-62500,-3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 839,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 840,0
va (VaSet
isHidden 1
)
xt "-60000,-3500,-55900,-2500"
st "ddr_ldm_o"
blo "-60000,-2700"
tm "WireNameMgr"
)
)
)
*120 (Net
uid 841,0
lang 2
decl (Decl
n "ddr_ldm_o"
t "std_logic"
eolc "--DDR_LDM"
preAdd 0
posAdd 0
o 60
suid 60,0
)
declText (MLText
uid 842,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,161975,37400,163175"
st "ddr_ldm_o              : std_logic --DDR_LDM"
)
)
*121 (PortIoOut
uid 849,0
shape (CompositeShape
uid 850,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 851,0
sl 0
ro 270
xt "-62500,-2375,-61000,-1625"
)
(Line
uid 852,0
sl 0
ro 270
xt "-63000,-2000,-62500,-2000"
pts [
"-63000,-2000"
"-62500,-2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 853,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 854,0
va (VaSet
isHidden 1
)
xt "-60000,-2500,-55100,-1500"
st "ddr_ldqs_o"
blo "-60000,-1700"
tm "WireNameMgr"
)
)
)
*122 (Net
uid 855,0
lang 2
decl (Decl
n "ddr_ldqs_o"
t "std_logic"
eolc "--DDR_LDQS"
preAdd 0
posAdd 0
o 61
suid 61,0
)
declText (MLText
uid 856,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,163175,37700,164375"
st "ddr_ldqs_o             : std_logic --DDR_LDQS"
)
)
*123 (PortIoOut
uid 863,0
shape (CompositeShape
uid 864,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 865,0
sl 0
ro 270
xt "-62500,-1375,-61000,-625"
)
(Line
uid 866,0
sl 0
ro 270
xt "-63000,-1000,-62500,-1000"
pts [
"-63000,-1000"
"-62500,-1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 867,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 868,0
va (VaSet
isHidden 1
)
xt "-60000,-1500,-55100,-500"
st "ddr_ras_no"
blo "-60000,-700"
tm "WireNameMgr"
)
)
)
*124 (Net
uid 869,0
lang 2
decl (Decl
n "ddr_ras_no"
t "std_logic"
eolc "--DDR_RAS_N"
preAdd 0
posAdd 0
o 62
suid 62,0
)
declText (MLText
uid 870,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,164375,38200,165575"
st "ddr_ras_no             : std_logic --DDR_RAS_N"
)
)
*125 (PortIoOut
uid 877,0
shape (CompositeShape
uid 878,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 879,0
sl 0
ro 270
xt "-62500,-375,-61000,375"
)
(Line
uid 880,0
sl 0
ro 270
xt "-63000,0,-62500,0"
pts [
"-63000,0"
"-62500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 881,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 882,0
va (VaSet
isHidden 1
)
xt "-60000,-500,-55700,500"
st "ddr_udm_o"
blo "-60000,300"
tm "WireNameMgr"
)
)
)
*126 (Net
uid 883,0
lang 2
decl (Decl
n "ddr_udm_o"
t "std_logic"
eolc "--DDR_UDM"
preAdd 0
posAdd 0
o 63
suid 63,0
)
declText (MLText
uid 884,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,165575,38100,166775"
st "ddr_udm_o              : std_logic --DDR_UDM"
)
)
*127 (PortIoOut
uid 891,0
shape (CompositeShape
uid 892,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 893,0
sl 0
ro 270
xt "-62500,625,-61000,1375"
)
(Line
uid 894,0
sl 0
ro 270
xt "-63000,1000,-62500,1000"
pts [
"-63000,1000"
"-62500,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 895,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 896,0
va (VaSet
isHidden 1
)
xt "-60000,500,-54900,1500"
st "ddr_udqs_o"
blo "-60000,1300"
tm "WireNameMgr"
)
)
)
*128 (Net
uid 897,0
lang 2
decl (Decl
n "ddr_udqs_o"
t "std_logic"
eolc "--DDR_UDQS"
preAdd 0
posAdd 0
o 64
suid 64,0
)
declText (MLText
uid 898,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,166775,38400,167975"
st "ddr_udqs_o             : std_logic --DDR_UDQS"
)
)
*129 (PortIoOut
uid 905,0
shape (CompositeShape
uid 906,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 907,0
sl 0
ro 270
xt "-62500,1625,-61000,2375"
)
(Line
uid 908,0
sl 0
ro 270
xt "-63000,2000,-62500,2000"
pts [
"-63000,2000"
"-62500,2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 909,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 910,0
va (VaSet
isHidden 1
)
xt "-60000,1500,-55700,2500"
st "ddr_we_no"
blo "-60000,2300"
tm "WireNameMgr"
)
)
)
*130 (Net
uid 911,0
lang 2
decl (Decl
n "ddr_we_no"
t "std_logic"
eolc "--DDR_WE_N"
preAdd 0
posAdd 0
o 65
suid 65,0
)
declText (MLText
uid 912,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,167975,38100,169175"
st "ddr_we_no              : std_logic --DDR_WE_N"
)
)
*131 (PortIoOut
uid 919,0
shape (CompositeShape
uid 920,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 921,0
sl 0
ro 270
xt "-62500,2625,-61000,3375"
)
(Line
uid 922,0
sl 0
ro 270
xt "-63000,3000,-62500,3000"
pts [
"-63000,3000"
"-62500,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 923,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 924,0
va (VaSet
isHidden 1
)
xt "-60000,2500,-55400,3500"
st "disp_clk_o"
blo "-60000,3300"
tm "WireNameMgr"
)
)
)
*132 (Net
uid 925,0
lang 2
decl (Decl
n "disp_clk_o"
t "std_logic"
prec "-- DISPLAY"
eolc "--DISP_CLK"
preAdd 0
posAdd 0
o 66
suid 66,0
)
declText (MLText
uid 926,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,169175,36700,171575"
st "-- DISPLAY
disp_clk_o             : std_logic --DISP_CLK"
)
)
*133 (PortIoOut
uid 933,0
shape (CompositeShape
uid 934,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 935,0
sl 0
ro 270
xt "-62500,3625,-61000,4375"
)
(Line
uid 936,0
sl 0
ro 270
xt "-63000,4000,-62500,4000"
pts [
"-63000,4000"
"-62500,4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 937,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 938,0
va (VaSet
isHidden 1
)
xt "-60000,3500,-55200,4500"
st "disp_dat_o"
blo "-60000,4300"
tm "WireNameMgr"
)
)
)
*134 (Net
uid 939,0
lang 2
decl (Decl
n "disp_dat_o"
t "std_logic"
eolc "--DISP_DAT"
preAdd 0
posAdd 0
o 67
suid 67,0
)
declText (MLText
uid 940,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,171575,37000,172775"
st "disp_dat_o             : std_logic --DISP_DAT"
)
)
*135 (PortIoOut
uid 947,0
shape (CompositeShape
uid 948,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 949,0
sl 0
ro 270
xt "-62500,4625,-61000,5375"
)
(Line
uid 950,0
sl 0
ro 270
xt "-63000,5000,-62500,5000"
pts [
"-63000,5000"
"-62500,5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 951,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 952,0
va (VaSet
isHidden 1
)
xt "-60000,4500,-54800,5500"
st "disp_load_o"
blo "-60000,5300"
tm "WireNameMgr"
)
)
)
*136 (Net
uid 953,0
lang 2
decl (Decl
n "disp_load_o"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--DISP_LOAD1_N"
preAdd 0
posAdd 0
o 68
suid 68,0
)
declText (MLText
uid 954,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,172775,49300,173975"
st "disp_load_o            : std_logic_vector(1 downto 0) --DISP_LOAD1_N"
)
)
*137 (PortIoOut
uid 961,0
shape (CompositeShape
uid 962,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 963,0
sl 0
ro 270
xt "-62500,5625,-61000,6375"
)
(Line
uid 964,0
sl 0
ro 270
xt "-63000,6000,-62500,6000"
pts [
"-63000,6000"
"-62500,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 965,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 966,0
va (VaSet
isHidden 1
)
xt "-60000,5500,-54900,6500"
st "disp_rst_no"
blo "-60000,6300"
tm "WireNameMgr"
)
)
)
*138 (Net
uid 967,0
lang 2
decl (Decl
n "disp_rst_no"
t "std_logic"
eolc "--DISP_RST_N"
preAdd 0
posAdd 0
o 69
suid 69,0
)
declText (MLText
uid 968,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,173975,38000,175175"
st "disp_rst_no            : std_logic --DISP_RST_N"
)
)
*139 (Net
uid 981,0
lang 2
decl (Decl
n "eth_col_o"
t "std_logic"
prec "-- ETHERNET INTERFACE"
eolc "--ETH_COL"
preAdd 0
posAdd 0
o 70
suid 70,0
)
declText (MLText
uid 982,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,175175,36400,177575"
st "-- ETHERNET INTERFACE
eth_col_o              : std_logic --ETH_COL"
)
)
*140 (PortIoOut
uid 989,0
shape (CompositeShape
uid 990,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 991,0
sl 0
ro 90
xt "15000,24625,16500,25375"
)
(Line
uid 992,0
sl 0
ro 90
xt "16500,25000,17000,25000"
pts [
"17000,25000"
"16500,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 993,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 994,0
va (VaSet
isHidden 1
)
xt "8900,24500,14000,25500"
st "eth_coma_o"
ju 2
blo "14000,25300"
tm "WireNameMgr"
)
)
)
*141 (Net
uid 995,0
lang 2
decl (Decl
n "eth_coma_o"
t "std_logic"
eolc "--ETH_COMA"
preAdd 0
posAdd 0
o 71
suid 71,0
)
declText (MLText
uid 996,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,177575,38300,178775"
st "eth_coma_o             : std_logic --ETH_COMA"
)
)
*142 (PortIoIn
uid 1003,0
shape (CompositeShape
uid 1004,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1005,0
sl 0
ro 270
xt "15000,12625,16500,13375"
)
(Line
uid 1006,0
sl 0
ro 270
xt "16500,13000,17000,13000"
pts [
"16500,13000"
"17000,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1007,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1008,0
va (VaSet
isHidden 1
)
xt "10500,12500,14000,13500"
st "eth_crs_i"
ju 2
blo "14000,13300"
tm "WireNameMgr"
)
)
)
*143 (Net
uid 1009,0
lang 2
decl (Decl
n "eth_crs_i"
t "std_logic"
eolc "--ETH_CRS"
preAdd 0
posAdd 0
o 72
suid 72,0
)
declText (MLText
uid 1010,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,178775,36000,179975"
st "eth_crs_i              : std_logic --ETH_CRS"
)
)
*144 (PortIoOut
uid 1017,0
shape (CompositeShape
uid 1018,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1019,0
sl 0
ro 90
xt "15000,21625,16500,22375"
)
(Line
uid 1020,0
sl 0
ro 90
xt "16500,22000,17000,22000"
pts [
"17000,22000"
"16500,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1021,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1022,0
va (VaSet
isHidden 1
)
xt "8500,21500,14000,22500"
st "eth_gtxclk_o"
ju 2
blo "14000,22300"
tm "WireNameMgr"
)
)
)
*145 (Net
uid 1023,0
lang 2
decl (Decl
n "eth_gtxclk_o"
t "std_logic"
eolc "--ETH_GTX_CLK"
preAdd 0
posAdd 0
o 73
suid 73,0
)
declText (MLText
uid 1024,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,179975,39000,181175"
st "eth_gtxclk_o           : std_logic --ETH_GTX_CLK"
)
)
*146 (PortIoIn
uid 1031,0
shape (CompositeShape
uid 1032,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1033,0
sl 0
ro 270
xt "15000,15625,16500,16375"
)
(Line
uid 1034,0
sl 0
ro 270
xt "16500,16000,17000,16000"
pts [
"16500,16000"
"17000,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1035,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1036,0
va (VaSet
isHidden 1
)
xt "9600,15500,14000,16500"
st "eth_int_ni"
ju 2
blo "14000,16300"
tm "WireNameMgr"
)
)
)
*147 (PortIoOut
uid 1045,0
shape (CompositeShape
uid 1046,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1047,0
sl 0
ro 90
xt "15000,26625,16500,27375"
)
(Line
uid 1048,0
sl 0
ro 90
xt "16500,27000,17000,27000"
pts [
"17000,27000"
"16500,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1049,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1050,0
va (VaSet
isHidden 1
)
xt "9800,26500,14000,27500"
st "eth_mdc_o"
ju 2
blo "14000,27300"
tm "WireNameMgr"
)
)
)
*148 (Net
uid 1051,0
lang 2
decl (Decl
n "eth_mdc_o"
t "std_logic"
eolc "--ETH_MDC"
preAdd 0
posAdd 0
o 75
suid 75,0
)
declText (MLText
uid 1052,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,182375,37400,183575"
st "eth_mdc_o              : std_logic --ETH_MDC"
)
)
*149 (PortIoInOut
uid 1059,0
shape (CompositeShape
uid 1060,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1061,0
sl 0
ro 180
xt "15000,27625,16500,28375"
)
(Line
uid 1062,0
sl 0
ro 180
xt "16500,28000,17000,28000"
pts [
"17000,28000"
"16500,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1063,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1064,0
va (VaSet
isHidden 1
)
xt "10000,27500,14000,28500"
st "eth_md_io"
ju 2
blo "14000,28300"
tm "WireNameMgr"
)
)
)
*150 (Net
uid 1065,0
lang 2
decl (Decl
n "eth_md_io"
t "std_logic"
eolc "--ETH_MDIO"
preAdd 0
posAdd 0
o 76
suid 76,0
)
declText (MLText
uid 1066,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,183575,37700,184775"
st "eth_md_io              : std_logic --ETH_MDIO"
)
)
*151 (PortIoOut
uid 1073,0
shape (CompositeShape
uid 1074,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1075,0
sl 0
ro 90
xt "15000,23625,16500,24375"
)
(Line
uid 1076,0
sl 0
ro 90
xt "16500,24000,17000,24000"
pts [
"17000,24000"
"16500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1077,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1078,0
va (VaSet
isHidden 1
)
xt "8500,23500,14000,24500"
st "eth_reset_no"
ju 2
blo "14000,24300"
tm "WireNameMgr"
)
)
)
*152 (PortIoIn
uid 1087,0
shape (CompositeShape
uid 1088,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1089,0
sl 0
ro 270
xt "15000,13625,16500,14375"
)
(Line
uid 1090,0
sl 0
ro 270
xt "16500,14000,17000,14000"
pts [
"16500,14000"
"17000,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1091,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1092,0
va (VaSet
isHidden 1
)
xt "8800,13500,14000,14500"
st "eth_rx_clk_i"
ju 2
blo "14000,14300"
tm "WireNameMgr"
)
)
)
*153 (Net
uid 1093,0
lang 2
decl (Decl
n "eth_rx_clk_i"
t "std_logic"
eolc "--ETH_RX_CLK"
preAdd 0
posAdd 0
o 78
suid 78,0
)
declText (MLText
uid 1094,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,185975,38200,187175"
st "eth_rx_clk_i           : std_logic --ETH_RX_CLK"
)
)
*154 (PortIoIn
uid 1101,0
shape (CompositeShape
uid 1102,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1103,0
sl 0
ro 270
xt "15000,10625,16500,11375"
)
(Line
uid 1104,0
sl 0
ro 270
xt "16500,11000,17000,11000"
pts [
"16500,11000"
"17000,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1105,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1106,0
va (VaSet
isHidden 1
)
xt "8800,10500,14000,11500"
st "eth_rx_dv_i"
ju 2
blo "14000,11300"
tm "WireNameMgr"
)
)
)
*155 (Net
uid 1107,0
lang 2
decl (Decl
n "eth_rx_dv_i"
t "std_logic"
eolc "--ETH_RX_DV"
preAdd 0
posAdd 0
o 79
suid 79,0
)
declText (MLText
uid 1108,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,187175,37900,188375"
st "eth_rx_dv_i            : std_logic --ETH_RX_DV"
)
)
*156 (PortIoIn
uid 1115,0
shape (CompositeShape
uid 1116,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1117,0
sl 0
ro 270
xt "15000,11625,16500,12375"
)
(Line
uid 1118,0
sl 0
ro 270
xt "16500,12000,17000,12000"
pts [
"16500,12000"
"17000,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1119,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1120,0
va (VaSet
isHidden 1
)
xt "9100,11500,14000,12500"
st "eth_rx_er_i"
ju 2
blo "14000,12300"
tm "WireNameMgr"
)
)
)
*157 (Net
uid 1121,0
lang 2
decl (Decl
n "eth_rx_er_i"
t "std_logic"
eolc "--ETH_RX_ER"
preAdd 0
posAdd 0
o 80
suid 80,0
)
declText (MLText
uid 1122,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,188375,37500,189575"
st "eth_rx_er_i            : std_logic --ETH_RX_ER"
)
)
*158 (PortIoIn
uid 1129,0
shape (CompositeShape
uid 1130,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1131,0
sl 0
ro 270
xt "15000,9625,16500,10375"
)
(Line
uid 1132,0
sl 0
ro 270
xt "16500,10000,17000,10000"
pts [
"16500,10000"
"17000,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1133,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1134,0
va (VaSet
isHidden 1
)
xt "10300,9500,14000,10500"
st "eth_rxd_i"
ju 2
blo "14000,10300"
tm "WireNameMgr"
)
)
)
*159 (Net
uid 1135,0
lang 2
decl (Decl
n "eth_rxd_i"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--ETH_RXD_7"
preAdd 0
posAdd 0
o 81
suid 81,0
)
declText (MLText
uid 1136,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,189575,46900,190775"
st "eth_rxd_i              : std_logic_vector(7 downto 0) --ETH_RXD_7"
)
)
*160 (PortIoOut
uid 1143,0
shape (CompositeShape
uid 1144,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1145,0
sl 0
ro 90
xt "15000,17625,16500,18375"
)
(Line
uid 1146,0
sl 0
ro 90
xt "16500,18000,17000,18000"
pts [
"17000,18000"
"16500,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1147,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1148,0
va (VaSet
isHidden 1
)
xt "8500,17500,14000,18500"
st "eth_tx_clk_o"
ju 2
blo "14000,18300"
tm "WireNameMgr"
)
)
)
*161 (Net
uid 1149,0
lang 2
decl (Decl
n "eth_tx_clk_o"
t "std_logic"
eolc "--ETH_TX_CLK"
preAdd 0
posAdd 0
o 82
suid 82,0
)
declText (MLText
uid 1150,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,190775,38300,191975"
st "eth_tx_clk_o           : std_logic --ETH_TX_CLK"
)
)
*162 (PortIoOut
uid 1157,0
shape (CompositeShape
uid 1158,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1159,0
sl 0
ro 90
xt "15000,19625,16500,20375"
)
(Line
uid 1160,0
sl 0
ro 90
xt "16500,20000,17000,20000"
pts [
"17000,20000"
"16500,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1161,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1162,0
va (VaSet
isHidden 1
)
xt "8600,19500,14000,20500"
st "eth_tx_en_o"
ju 2
blo "14000,20300"
tm "WireNameMgr"
)
)
)
*163 (Net
uid 1163,0
lang 2
decl (Decl
n "eth_tx_en_o"
t "std_logic"
eolc "--ETH_TX_EN"
preAdd 0
posAdd 0
o 83
suid 83,0
)
declText (MLText
uid 1164,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,191975,37800,193175"
st "eth_tx_en_o            : std_logic --ETH_TX_EN"
)
)
*164 (PortIoOut
uid 1171,0
shape (CompositeShape
uid 1172,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1173,0
sl 0
ro 90
xt "15000,18625,16500,19375"
)
(Line
uid 1174,0
sl 0
ro 90
xt "16500,19000,17000,19000"
pts [
"17000,19000"
"16500,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1175,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1176,0
va (VaSet
isHidden 1
)
xt "8800,18500,14000,19500"
st "eth_tx_er_o"
ju 2
blo "14000,19300"
tm "WireNameMgr"
)
)
)
*165 (Net
uid 1177,0
lang 2
decl (Decl
n "eth_tx_er_o"
t "std_logic"
eolc "--ETH_TX_ER"
preAdd 0
posAdd 0
o 84
suid 84,0
)
declText (MLText
uid 1178,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,193175,37600,194375"
st "eth_tx_er_o            : std_logic --ETH_TX_ER"
)
)
*166 (PortIoOut
uid 1185,0
shape (CompositeShape
uid 1186,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1187,0
sl 0
ro 90
xt "15000,20625,16500,21375"
)
(Line
uid 1188,0
sl 0
ro 90
xt "16500,21000,17000,21000"
pts [
"17000,21000"
"16500,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1189,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1190,0
va (VaSet
isHidden 1
)
xt "10000,20500,14000,21500"
st "eth_txd_o"
ju 2
blo "14000,21300"
tm "WireNameMgr"
)
)
)
*167 (Net
uid 1191,0
lang 2
decl (Decl
n "eth_txd_o"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--ETH_TXD_7"
preAdd 0
posAdd 0
o 85
suid 85,0
)
declText (MLText
uid 1192,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,194375,47000,195575"
st "eth_txd_o              : std_logic_vector(7 downto 0) --ETH_TXD_7"
)
)
*168 (PortIoOut
uid 1199,0
shape (CompositeShape
uid 1200,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1201,0
sl 0
ro 270
xt "-62500,57625,-61000,58375"
)
(Line
uid 1202,0
sl 0
ro 270
xt "-63000,58000,-62500,58000"
pts [
"-63000,58000"
"-62500,58000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1203,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1204,0
va (VaSet
isHidden 1
)
xt "-60000,57500,-55200,58500"
st "flash_ale_o"
blo "-60000,58300"
tm "WireNameMgr"
)
)
)
*169 (Net
uid 1205,0
lang 2
decl (Decl
n "flash_ale_o"
t "std_logic"
prec "-- FLASH MEM INTERFACE"
eolc "--FLASH_ALE"
preAdd 0
posAdd 0
o 86
suid 86,0
)
declText (MLText
uid 1206,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,195575,37400,197975"
st "-- FLASH MEM INTERFACE
flash_ale_o            : std_logic --FLASH_ALE"
)
)
*170 (PortIoIn
uid 1213,0
shape (CompositeShape
uid 1214,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1215,0
sl 0
ro 270
xt "-90000,57625,-88500,58375"
)
(Line
uid 1216,0
sl 0
ro 270
xt "-88500,58000,-88000,58000"
pts [
"-88500,58000"
"-88000,58000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1217,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1218,0
va (VaSet
isHidden 1
)
xt "-96700,57500,-91000,58500"
st "flash_busy_ni"
ju 2
blo "-91000,58300"
tm "WireNameMgr"
)
)
)
*171 (Net
uid 1219,0
lang 2
decl (Decl
n "flash_busy_ni"
t "std_logic"
eolc "--FLASH_BUSY_N"
preAdd 0
posAdd 0
o 87
suid 87,0
)
declText (MLText
uid 1220,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,197975,40100,199175"
st "flash_busy_ni          : std_logic --FLASH_BUSY_N"
)
)
*172 (PortIoOut
uid 1227,0
shape (CompositeShape
uid 1228,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1229,0
sl 0
ro 270
xt "-62500,58625,-61000,59375"
)
(Line
uid 1230,0
sl 0
ro 270
xt "-63000,59000,-62500,59000"
pts [
"-63000,59000"
"-62500,59000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1231,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1232,0
va (VaSet
isHidden 1
)
xt "-60000,58500,-55200,59500"
st "flash_cle_o"
blo "-60000,59300"
tm "WireNameMgr"
)
)
)
*173 (Net
uid 1233,0
lang 2
decl (Decl
n "flash_cle_o"
t "std_logic"
eolc "--FLASH_CLE"
preAdd 0
posAdd 0
o 88
suid 88,0
)
declText (MLText
uid 1234,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,199175,37400,200375"
st "flash_cle_o            : std_logic --FLASH_CLE"
)
)
*174 (PortIoOut
uid 1241,0
shape (CompositeShape
uid 1242,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1243,0
sl 0
ro 270
xt "-62500,59625,-61000,60375"
)
(Line
uid 1244,0
sl 0
ro 270
xt "-63000,60000,-62500,60000"
pts [
"-63000,60000"
"-62500,60000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1245,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1246,0
va (VaSet
isHidden 1
)
xt "-60000,59500,-54900,60500"
st "flash_cs_no"
blo "-60000,60300"
tm "WireNameMgr"
)
)
)
*175 (Net
uid 1247,0
lang 2
decl (Decl
n "flash_cs_no"
t "std_logic"
eolc "--FLASH_CS_N"
preAdd 0
posAdd 0
o 89
suid 89,0
)
declText (MLText
uid 1248,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,200375,38300,201575"
st "flash_cs_no            : std_logic --FLASH_CS_N"
)
)
*176 (PortIoInOut
uid 1255,0
shape (CompositeShape
uid 1256,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1257,0
sl 0
xt "-62500,60625,-61000,61375"
)
(Line
uid 1258,0
sl 0
xt "-63000,61000,-62500,61000"
pts [
"-63000,61000"
"-62500,61000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1259,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1260,0
va (VaSet
isHidden 1
)
xt "-60000,60500,-54400,61500"
st "flash_data_io"
blo "-60000,61300"
tm "WireNameMgr"
)
)
)
*177 (Net
uid 1261,0
lang 2
decl (Decl
n "flash_data_io"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--FLASH_DATA7"
preAdd 0
posAdd 0
o 90
suid 90,0
)
declText (MLText
uid 1262,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,201575,48800,202775"
st "flash_data_io          : std_logic_vector(7 downto 0) --FLASH_DATA7"
)
)
*178 (PortIoOut
uid 1269,0
shape (CompositeShape
uid 1270,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1271,0
sl 0
ro 270
xt "-62500,61625,-61000,62375"
)
(Line
uid 1272,0
sl 0
ro 270
xt "-63000,62000,-62500,62000"
pts [
"-63000,62000"
"-62500,62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1273,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1274,0
va (VaSet
isHidden 1
)
xt "-60000,61500,-53100,62500"
st "flash_rd_ena_no"
blo "-60000,62300"
tm "WireNameMgr"
)
)
)
*179 (Net
uid 1275,0
lang 2
decl (Decl
n "flash_rd_ena_no"
t "std_logic"
eolc "--FLASH_RD_ENA_N"
preAdd 0
posAdd 0
o 91
suid 91,0
)
declText (MLText
uid 1276,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,202775,42000,203975"
st "flash_rd_ena_no        : std_logic --FLASH_RD_ENA_N"
)
)
*180 (PortIoOut
uid 1283,0
shape (CompositeShape
uid 1284,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1285,0
sl 0
ro 270
xt "-62500,62625,-61000,63375"
)
(Line
uid 1286,0
sl 0
ro 270
xt "-63000,63000,-62500,63000"
pts [
"-63000,63000"
"-62500,63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1287,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1288,0
va (VaSet
isHidden 1
)
xt "-60000,62500,-53000,63500"
st "flash_wr_ena_no"
blo "-60000,63300"
tm "WireNameMgr"
)
)
)
*181 (Net
uid 1289,0
lang 2
decl (Decl
n "flash_wr_ena_no"
t "std_logic"
eolc "--FLASH_WR_ENA_N"
preAdd 0
posAdd 0
o 92
suid 92,0
)
declText (MLText
uid 1290,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,203975,42400,205175"
st "flash_wr_ena_no        : std_logic --FLASH_WR_ENA_N"
)
)
*182 (PortIoIn
uid 1297,0
shape (CompositeShape
uid 1298,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1299,0
sl 0
ro 270
xt "-90000,56625,-88500,57375"
)
(Line
uid 1300,0
sl 0
ro 270
xt "-88500,57000,-88000,57000"
pts [
"-88500,57000"
"-88000,57000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1301,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1302,0
va (VaSet
isHidden 1
)
xt "-95400,56500,-91000,57500"
st "fo_desel_i"
ju 2
blo "-91000,57300"
tm "WireNameMgr"
)
)
)
*183 (Net
uid 1303,0
lang 2
decl (Decl
n "fo_desel_i"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- XFP INTERFACES"
eolc "--FO_3_DESEL"
preAdd 0
posAdd 0
o 93
suid 93,0
)
declText (MLText
uid 1304,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,205175,47200,207575"
st "-- XFP INTERFACES
fo_desel_i             : std_logic_vector(3 downto 0) --FO_3_DESEL"
)
)
*184 (PortIoIn
uid 1311,0
shape (CompositeShape
uid 1312,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1313,0
sl 0
ro 270
xt "-90000,55625,-88500,56375"
)
(Line
uid 1314,0
sl 0
ro 270
xt "-88500,56000,-88000,56000"
pts [
"-88500,56000"
"-88000,56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1315,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1316,0
va (VaSet
isHidden 1
)
xt "-94000,55500,-91000,56500"
st "fo_int_i"
ju 2
blo "-91000,56300"
tm "WireNameMgr"
)
)
)
*185 (Net
uid 1317,0
lang 2
decl (Decl
n "fo_int_i"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_INT"
preAdd 0
posAdd 0
o 94
suid 94,0
)
declText (MLText
uid 1318,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,207575,45300,208775"
st "fo_int_i               : std_logic_vector(3 downto 0) --FO_3_INT"
)
)
*186 (PortIoIn
uid 1325,0
shape (CompositeShape
uid 1326,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1327,0
sl 0
ro 270
xt "-90000,54625,-88500,55375"
)
(Line
uid 1328,0
sl 0
ro 270
xt "-88500,55000,-88000,55000"
pts [
"-88500,55000"
"-88000,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1329,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1330,0
va (VaSet
isHidden 1
)
xt "-96900,54500,-91000,55500"
st "fo_mod_abs_i"
ju 2
blo "-91000,55300"
tm "WireNameMgr"
)
)
)
*187 (Net
uid 1331,0
lang 2
decl (Decl
n "fo_mod_abs_i"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_MOD_ABS"
preAdd 0
posAdd 0
o 95
suid 95,0
)
declText (MLText
uid 1332,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,208775,50200,209975"
st "fo_mod_abs_i           : std_logic_vector(3 downto 0) --FO_3_MOD_ABS"
)
)
*188 (PortIoIn
uid 1339,0
shape (CompositeShape
uid 1340,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1341,0
sl 0
ro 270
xt "-90000,53625,-88500,54375"
)
(Line
uid 1342,0
sl 0
ro 270
xt "-88500,54000,-88000,54000"
pts [
"-88500,54000"
"-88000,54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1343,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1344,0
va (VaSet
isHidden 1
)
xt "-96400,53500,-91000,54500"
st "fo_mod_nr_i"
ju 2
blo "-91000,54300"
tm "WireNameMgr"
)
)
)
*189 (Net
uid 1345,0
lang 2
decl (Decl
n "fo_mod_nr_i"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_MOD_NR"
preAdd 0
posAdd 0
o 96
suid 96,0
)
declText (MLText
uid 1346,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,209975,49500,211175"
st "fo_mod_nr_i            : std_logic_vector(3 downto 0) --FO_3_MOD_NR"
)
)
*190 (PortIoIn
uid 1353,0
shape (CompositeShape
uid 1354,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1355,0
sl 0
ro 270
xt "-90000,52625,-88500,53375"
)
(Line
uid 1356,0
sl 0
ro 270
xt "-88500,53000,-88000,53000"
pts [
"-88500,53000"
"-88000,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1357,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1358,0
va (VaSet
isHidden 1
)
xt "-96100,52500,-91000,53500"
st "fo_pdown_i"
ju 2
blo "-91000,53300"
tm "WireNameMgr"
)
)
)
*191 (Net
uid 1359,0
lang 2
decl (Decl
n "fo_pdown_i"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_PDOWN"
preAdd 0
posAdd 0
o 97
suid 97,0
)
declText (MLText
uid 1360,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,211175,48900,212375"
st "fo_pdown_i             : std_logic_vector(3 downto 0) --FO_3_PDOWN"
)
)
*192 (PortIoOut
uid 1367,0
shape (CompositeShape
uid 1368,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1369,0
sl 0
ro 270
xt "-62500,63625,-61000,64375"
)
(Line
uid 1370,0
sl 0
ro 270
xt "-63000,64000,-62500,64000"
pts [
"-63000,64000"
"-62500,64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1371,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1372,0
va (VaSet
isHidden 1
)
xt "-60000,63500,-56300,64500"
st "fo_rd_mo"
blo "-60000,64300"
tm "WireNameMgr"
)
)
)
*193 (Net
uid 1373,0
lang 2
decl (Decl
n "fo_rd_mo"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_RD_M"
preAdd 0
posAdd 0
o 98
suid 98,0
)
declText (MLText
uid 1374,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,212375,47500,213575"
st "fo_rd_mo               : std_logic_vector(3 downto 0) --FO_3_RD_M"
)
)
*194 (PortIoOut
uid 1381,0
shape (CompositeShape
uid 1382,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1383,0
sl 0
ro 270
xt "-62500,64625,-61000,65375"
)
(Line
uid 1384,0
sl 0
ro 270
xt "-63000,65000,-62500,65000"
pts [
"-63000,65000"
"-62500,65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1385,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1386,0
va (VaSet
isHidden 1
)
xt "-60000,64500,-56400,65500"
st "fo_rd_po"
blo "-60000,65300"
tm "WireNameMgr"
)
)
)
*195 (Net
uid 1387,0
lang 2
decl (Decl
n "fo_rd_po"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_RD_P"
preAdd 0
posAdd 0
o 99
suid 99,0
)
declText (MLText
uid 1388,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,213575,46900,214775"
st "fo_rd_po               : std_logic_vector(3 downto 0) --FO_3_RD_P"
)
)
*196 (PortIoIn
uid 1395,0
shape (CompositeShape
uid 1396,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1397,0
sl 0
ro 270
xt "-90000,51625,-88500,52375"
)
(Line
uid 1398,0
sl 0
ro 270
xt "-88500,52000,-88000,52000"
pts [
"-88500,52000"
"-88000,52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1399,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1400,0
va (VaSet
isHidden 1
)
xt "-96100,51500,-91000,52500"
st "fo_refclk_mi"
ju 2
blo "-91000,52300"
tm "WireNameMgr"
)
)
)
*197 (Net
uid 1401,0
lang 2
decl (Decl
n "fo_refclk_mi"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_REFCLK_M"
preAdd 0
posAdd 0
o 100
suid 100,0
)
declText (MLText
uid 1402,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,214775,49800,215975"
st "fo_refclk_mi           : std_logic_vector(3 downto 0) --FO_3_REFCLK_M"
)
)
*198 (PortIoIn
uid 1409,0
shape (CompositeShape
uid 1410,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1411,0
sl 0
ro 270
xt "-90000,50625,-88500,51375"
)
(Line
uid 1412,0
sl 0
ro 270
xt "-88500,51000,-88000,51000"
pts [
"-88500,51000"
"-88000,51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1413,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1414,0
va (VaSet
isHidden 1
)
xt "-96000,50500,-91000,51500"
st "fo_refclk_pi"
ju 2
blo "-91000,51300"
tm "WireNameMgr"
)
)
)
*199 (Net
uid 1415,0
lang 2
decl (Decl
n "fo_refclk_pi"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_REFCLK_P"
preAdd 0
posAdd 0
o 101
suid 101,0
)
declText (MLText
uid 1416,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,215975,49200,217175"
st "fo_refclk_pi           : std_logic_vector(3 downto 0) --FO_3_REFCLK_P"
)
)
*200 (PortIoIn
uid 1423,0
shape (CompositeShape
uid 1424,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1425,0
sl 0
ro 270
xt "-90000,49625,-88500,50375"
)
(Line
uid 1426,0
sl 0
ro 270
xt "-88500,50000,-88000,50000"
pts [
"-88500,50000"
"-88000,50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1427,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1428,0
va (VaSet
isHidden 1
)
xt "-95900,49500,-91000,50500"
st "fo_rx_los_i"
ju 2
blo "-91000,50300"
tm "WireNameMgr"
)
)
)
*201 (Net
uid 1429,0
lang 2
decl (Decl
n "fo_rx_los_i"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_RX_LOS"
preAdd 0
posAdd 0
o 102
suid 102,0
)
declText (MLText
uid 1430,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,217175,47900,218375"
st "fo_rx_los_i            : std_logic_vector(3 downto 0) --FO_3_RX_LOS"
)
)
*202 (PortIoInOut
uid 1437,0
shape (CompositeShape
uid 1438,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1439,0
sl 0
xt "-62500,65625,-61000,66375"
)
(Line
uid 1440,0
sl 0
xt "-63000,66000,-62500,66000"
pts [
"-63000,66000"
"-62500,66000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1441,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1442,0
va (VaSet
isHidden 1
)
xt "-60000,65500,-56500,66500"
st "fo_scl_io"
blo "-60000,66300"
tm "WireNameMgr"
)
)
)
*203 (Net
uid 1443,0
lang 2
decl (Decl
n "fo_scl_io"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_SCL"
preAdd 0
posAdd 0
o 103
suid 103,0
)
declText (MLText
uid 1444,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,218375,45700,219575"
st "fo_scl_io              : std_logic_vector(3 downto 0) --FO_3_SCL"
)
)
*204 (PortIoInOut
uid 1451,0
shape (CompositeShape
uid 1452,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1453,0
sl 0
xt "-62500,66625,-61000,67375"
)
(Line
uid 1454,0
sl 0
xt "-63000,67000,-62500,67000"
pts [
"-63000,67000"
"-62500,67000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1455,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1456,0
va (VaSet
isHidden 1
)
xt "-60000,66500,-56200,67500"
st "fo_sda_io"
blo "-60000,67300"
tm "WireNameMgr"
)
)
)
*205 (Net
uid 1457,0
lang 2
decl (Decl
n "fo_sda_io"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_SDA"
preAdd 0
posAdd 0
o 104
suid 104,0
)
declText (MLText
uid 1458,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,219575,46300,220775"
st "fo_sda_io              : std_logic_vector(3 downto 0) --FO_3_SDA"
)
)
*206 (PortIoOut
uid 1465,0
shape (CompositeShape
uid 1466,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1467,0
sl 0
ro 270
xt "-62500,67625,-61000,68375"
)
(Line
uid 1468,0
sl 0
ro 270
xt "-63000,68000,-62500,68000"
pts [
"-63000,68000"
"-62500,68000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1469,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1470,0
va (VaSet
isHidden 1
)
xt "-60000,67500,-56300,68500"
st "fo_td_mo"
blo "-60000,68300"
tm "WireNameMgr"
)
)
)
*207 (Net
uid 1471,0
lang 2
decl (Decl
n "fo_td_mo"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_TD_M"
preAdd 0
posAdd 0
o 105
suid 105,0
)
declText (MLText
uid 1472,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,220775,47300,221975"
st "fo_td_mo               : std_logic_vector(3 downto 0) --FO_3_TD_M"
)
)
*208 (PortIoOut
uid 1479,0
shape (CompositeShape
uid 1480,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1481,0
sl 0
ro 270
xt "-62500,68625,-61000,69375"
)
(Line
uid 1482,0
sl 0
ro 270
xt "-63000,69000,-62500,69000"
pts [
"-63000,69000"
"-62500,69000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1483,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1484,0
va (VaSet
isHidden 1
)
xt "-60000,68500,-56400,69500"
st "fo_td_po"
blo "-60000,69300"
tm "WireNameMgr"
)
)
)
*209 (Net
uid 1485,0
lang 2
decl (Decl
n "fo_td_po"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_TD_P"
preAdd 0
posAdd 0
o 106
suid 106,0
)
declText (MLText
uid 1486,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,221975,46700,223175"
st "fo_td_po               : std_logic_vector(3 downto 0) --FO_3_TD_P"
)
)
*210 (PortIoIn
uid 1493,0
shape (CompositeShape
uid 1494,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1495,0
sl 0
ro 270
xt "-90000,48625,-88500,49375"
)
(Line
uid 1496,0
sl 0
ro 270
xt "-88500,49000,-88000,49000"
pts [
"-88500,49000"
"-88000,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1497,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1498,0
va (VaSet
isHidden 1
)
xt "-95900,48500,-91000,49500"
st "fo_tx_dis_i"
ju 2
blo "-91000,49300"
tm "WireNameMgr"
)
)
)
*211 (Net
uid 1499,0
lang 2
decl (Decl
n "fo_tx_dis_i"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_TX_DIS"
preAdd 0
posAdd 0
o 107
suid 107,0
)
declText (MLText
uid 1500,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,223175,47600,224375"
st "fo_tx_dis_i            : std_logic_vector(3 downto 0) --FO_3_TX_DIS"
)
)
*212 (PortIoInOut
uid 1507,0
shape (CompositeShape
uid 1508,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1509,0
sl 0
xt "-62500,69625,-61000,70375"
)
(Line
uid 1510,0
sl 0
xt "-63000,70000,-62500,70000"
pts [
"-63000,70000"
"-62500,70000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1511,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1512,0
va (VaSet
isHidden 1
)
xt "-60000,69500,-53900,70500"
st "dunno_gc_mio"
blo "-60000,70300"
tm "WireNameMgr"
)
)
)
*213 (Net
uid 1513,0
lang 2
decl (Decl
n "dunno_gc_mio"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- GC_IO"
eolc "--GC_IO_3_M"
preAdd 0
posAdd 0
o 108
suid 108,0
)
declText (MLText
uid 1514,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,224375,48600,226775"
st "-- GC_IO
dunno_gc_mio           : std_logic_vector(3 downto 0) --GC_IO_3_M"
)
)
*214 (PortIoInOut
uid 1521,0
shape (CompositeShape
uid 1522,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1523,0
sl 0
xt "-62500,70625,-61000,71375"
)
(Line
uid 1524,0
sl 0
xt "-63000,71000,-62500,71000"
pts [
"-63000,71000"
"-62500,71000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1525,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1526,0
va (VaSet
isHidden 1
)
xt "-60000,70500,-54000,71500"
st "dunno_gc_pio"
blo "-60000,71300"
tm "WireNameMgr"
)
)
)
*215 (Net
uid 1527,0
lang 2
decl (Decl
n "dunno_gc_pio"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--GC_IO_3_P"
preAdd 0
posAdd 0
o 109
suid 109,0
)
declText (MLText
uid 1528,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,226775,48000,227975"
st "dunno_gc_pio           : std_logic_vector(3 downto 0) --GC_IO_3_P"
)
)
*216 (PortIoIn
uid 1535,0
shape (CompositeShape
uid 1536,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1537,0
sl 0
ro 270
xt "-90000,47625,-88500,48375"
)
(Line
uid 1538,0
sl 0
ro 270
xt "-88500,48000,-88000,48000"
pts [
"-88500,48000"
"-88000,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1539,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1540,0
va (VaSet
isHidden 1
)
xt "-94600,47500,-91000,48500"
st "sw_hex_i"
ju 2
blo "-91000,48300"
tm "WireNameMgr"
)
)
)
*217 (Net
uid 1541,0
lang 2
decl (Decl
n "sw_hex_i"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- HEX SWITCH"
eolc "--HEXSW_BIT3"
preAdd 0
posAdd 0
o 110
suid 110,0
)
declText (MLText
uid 1542,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,227975,47700,230375"
st "-- HEX SWITCH
sw_hex_i               : std_logic_vector(3 downto 0) --HEXSW_BIT3"
)
)
*218 (PortIoInOut
uid 1549,0
shape (CompositeShape
uid 1550,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1551,0
sl 0
xt "44500,64625,46000,65375"
)
(Line
uid 1552,0
sl 0
xt "44000,65000,44500,65000"
pts [
"44000,65000"
"44500,65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1553,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1554,0
va (VaSet
isHidden 1
)
xt "47000,64500,50800,65500"
st "idc_p2_io"
blo "47000,65300"
tm "WireNameMgr"
)
)
)
*219 (Net
uid 1555,0
lang 2
decl (Decl
n "idc_p2_io"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- IDC CONNECTORS (P2-5)"
eolc "--IDC_P2"
preAdd 0
posAdd 0
o 111
suid 111,0
)
declText (MLText
uid 1556,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,230375,45600,232775"
st "-- IDC CONNECTORS (P2-5)
idc_p2_io              : std_logic_vector(31 downto 0) --IDC_P2"
)
)
*220 (PortIoInOut
uid 1563,0
shape (CompositeShape
uid 1564,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1565,0
sl 0
xt "44500,65625,46000,66375"
)
(Line
uid 1566,0
sl 0
xt "44000,66000,44500,66000"
pts [
"44000,66000"
"44500,66000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1567,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1568,0
va (VaSet
isHidden 1
)
xt "47000,65500,50800,66500"
st "idc_p3_io"
blo "47000,66300"
tm "WireNameMgr"
)
)
)
*221 (Net
uid 1569,0
lang 2
decl (Decl
n "idc_p3_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P3"
preAdd 0
posAdd 0
o 112
suid 112,0
)
declText (MLText
uid 1570,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,232775,45600,233975"
st "idc_p3_io              : std_logic_vector(31 downto 0) --IDC_P3"
)
)
*222 (PortIoInOut
uid 1577,0
shape (CompositeShape
uid 1578,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1579,0
sl 0
xt "44500,66625,46000,67375"
)
(Line
uid 1580,0
sl 0
xt "44000,67000,44500,67000"
pts [
"44000,67000"
"44500,67000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1581,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1582,0
va (VaSet
isHidden 1
)
xt "47000,66500,50800,67500"
st "idc_p4_io"
blo "47000,67300"
tm "WireNameMgr"
)
)
)
*223 (Net
uid 1583,0
lang 2
decl (Decl
n "idc_p4_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P4"
preAdd 0
posAdd 0
o 113
suid 113,0
)
declText (MLText
uid 1584,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,233975,45600,235175"
st "idc_p4_io              : std_logic_vector(31 downto 0) --IDC_P4"
)
)
*224 (PortIoInOut
uid 1591,0
shape (CompositeShape
uid 1592,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1593,0
sl 0
xt "44500,67625,46000,68375"
)
(Line
uid 1594,0
sl 0
xt "44000,68000,44500,68000"
pts [
"44000,68000"
"44500,68000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1595,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1596,0
va (VaSet
isHidden 1
)
xt "47000,67500,50800,68500"
st "idc_p5_io"
blo "47000,68300"
tm "WireNameMgr"
)
)
)
*225 (Net
uid 1597,0
lang 2
decl (Decl
n "idc_p5_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P5"
preAdd 0
posAdd 0
o 114
suid 114,0
)
declText (MLText
uid 1598,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,235175,45600,236375"
st "idc_p5_io              : std_logic_vector(31 downto 0) --IDC_P5"
)
)
*226 (PortIoOut
uid 1605,0
shape (CompositeShape
uid 1606,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1607,0
sl 0
ro 270
xt "-62500,34625,-61000,35375"
)
(Line
uid 1608,0
sl 0
ro 270
xt "-63000,35000,-62500,35000"
pts [
"-63000,35000"
"-62500,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1609,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1610,0
va (VaSet
isHidden 1
)
xt "-60000,34500,-54500,35500"
st "eeprom_cs_o"
blo "-60000,35300"
tm "WireNameMgr"
)
)
)
*227 (Net
uid 1611,0
lang 2
decl (Decl
n "eeprom_cs_o"
t "std_logic"
prec "-- MISC CONNS %G%@ EEPROM ID1WIRE LED RESET"
eolc "--EEPROM_CS"
preAdd 0
posAdd 0
o 115
suid 115,0
)
declText (MLText
uid 1612,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,236375,38800,238775"
st "-- MISC CONNS %G%@ EEPROM ID1WIRE LED RESET
eeprom_cs_o            : std_logic --EEPROM_CS"
)
)
*228 (PortIoIn
uid 1619,0
shape (CompositeShape
uid 1620,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1621,0
sl 0
ro 270
xt "-90000,46625,-88500,47375"
)
(Line
uid 1622,0
sl 0
ro 270
xt "-88500,47000,-88000,47000"
pts [
"-88500,47000"
"-88000,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1623,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1624,0
va (VaSet
isHidden 1
)
xt "-95900,46500,-91000,47500"
st "eeprom_d_i"
ju 2
blo "-91000,47300"
tm "WireNameMgr"
)
)
)
*229 (Net
uid 1625,0
lang 2
decl (Decl
n "eeprom_d_i"
t "std_logic"
eolc "--EEPROM_DI"
preAdd 0
posAdd 0
o 116
suid 116,0
)
declText (MLText
uid 1626,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,238775,38400,239975"
st "eeprom_d_i             : std_logic --EEPROM_DI"
)
)
*230 (PortIoOut
uid 1633,0
shape (CompositeShape
uid 1634,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1635,0
sl 0
ro 270
xt "-62500,35625,-61000,36375"
)
(Line
uid 1636,0
sl 0
ro 270
xt "-63000,36000,-62500,36000"
pts [
"-63000,36000"
"-62500,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1637,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1638,0
va (VaSet
isHidden 1
)
xt "-60000,35500,-54800,36500"
st "eeprom_d_o"
blo "-60000,36300"
tm "WireNameMgr"
)
)
)
*231 (Net
uid 1639,0
lang 2
decl (Decl
n "eeprom_d_o"
t "std_logic"
eolc "--EEPROM_DO"
preAdd 0
posAdd 0
o 117
suid 117,0
)
declText (MLText
uid 1640,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,239975,39100,241175"
st "eeprom_d_o             : std_logic --EEPROM_DO"
)
)
*232 (PortIoOut
uid 1647,0
shape (CompositeShape
uid 1648,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1649,0
sl 0
ro 270
xt "-62500,36625,-61000,37375"
)
(Line
uid 1650,0
sl 0
ro 270
xt "-63000,37000,-62500,37000"
pts [
"-63000,37000"
"-62500,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1651,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1652,0
va (VaSet
isHidden 1
)
xt "-60000,36500,-54500,37500"
st "eeprom_sk_o"
blo "-60000,37300"
tm "WireNameMgr"
)
)
)
*233 (Net
uid 1653,0
lang 2
decl (Decl
n "eeprom_sk_o"
t "std_logic"
eolc "--EEPROM_SK"
preAdd 0
posAdd 0
o 118
suid 118,0
)
declText (MLText
uid 1654,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,241175,38800,242375"
st "eeprom_sk_o            : std_logic --EEPROM_SK"
)
)
*234 (PortIoInOut
uid 1661,0
shape (CompositeShape
uid 1662,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1663,0
sl 0
xt "-62500,37625,-61000,38375"
)
(Line
uid 1664,0
sl 0
xt "-63000,38000,-62500,38000"
pts [
"-63000,38000"
"-62500,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1665,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1666,0
va (VaSet
isHidden 1
)
xt "-60000,37500,-55100,38500"
st "id_1wire_io"
blo "-60000,38300"
tm "WireNameMgr"
)
)
)
*235 (Net
uid 1667,0
lang 2
decl (Decl
n "id_1wire_io"
t "std_logic"
eolc "--ID1WIRE"
preAdd 0
posAdd 0
o 119
suid 119,0
)
declText (MLText
uid 1668,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,242375,36700,243575"
st "id_1wire_io            : std_logic --ID1WIRE"
)
)
*236 (PortIoOut
uid 1675,0
shape (CompositeShape
uid 1676,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1677,0
sl 0
ro 270
xt "66500,-17375,68000,-16625"
)
(Line
uid 1678,0
sl 0
ro 270
xt "66000,-17000,66500,-17000"
pts [
"66000,-17000"
"66500,-17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1679,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1680,0
va (VaSet
isHidden 1
)
xt "69000,-17500,74300,-16500"
st "led_status_o"
blo "69000,-16700"
tm "WireNameMgr"
)
)
)
*237 (Net
uid 1681,0
lang 2
decl (Decl
n "led_status_o"
t "std_logic"
eolc "--LED_FPGA_STATUS"
preAdd 0
posAdd 0
o 120
suid 120,0
)
declText (MLText
uid 1682,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,243575,41500,244775"
st "led_status_o           : std_logic --LED_FPGA_STATUS"
)
)
*238 (PortIoIn
uid 1689,0
shape (CompositeShape
uid 1690,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1691,0
sl 0
ro 270
xt "67000,-32375,68500,-31625"
)
(Line
uid 1692,0
sl 0
ro 270
xt "68500,-32000,69000,-32000"
pts [
"68500,-32000"
"69000,-32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1693,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1694,0
va (VaSet
isHidden 1
)
xt "59500,-32500,66000,-31500"
st "rst_poweron_ni"
ju 2
blo "66000,-31700"
tm "WireNameMgr"
)
)
)
*239 (PortIoInOut
uid 1703,0
shape (CompositeShape
uid 1704,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1705,0
sl 0
ro 180
xt "15000,42625,16500,43375"
)
(Line
uid 1706,0
sl 0
ro 180
xt "16500,43000,17000,43000"
pts [
"17000,43000"
"16500,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1707,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1708,0
va (VaSet
isHidden 1
)
xt "10500,42500,14000,43500"
st "usb_d_io"
ju 2
blo "14000,43300"
tm "WireNameMgr"
)
)
)
*240 (Net
uid 1709,0
lang 2
decl (Decl
n "usb_d_io"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- USB INTERFACE"
eolc "--USB_D7"
preAdd 0
posAdd 0
o 122
suid 122,0
)
declText (MLText
uid 1710,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,245975,45300,248375"
st "-- USB INTERFACE
usb_d_io               : std_logic_vector(7 downto 0) --USB_D7"
)
)
*241 (PortIoOut
uid 1717,0
shape (CompositeShape
uid 1718,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1719,0
sl 0
ro 90
xt "15000,43625,16500,44375"
)
(Line
uid 1720,0
sl 0
ro 90
xt "16500,44000,17000,44000"
pts [
"17000,44000"
"16500,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1721,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1722,0
va (VaSet
isHidden 1
)
xt "10400,43500,14000,44500"
st "usb_rd_o"
ju 2
blo "14000,44300"
tm "WireNameMgr"
)
)
)
*242 (Net
uid 1723,0
lang 2
decl (Decl
n "usb_rd_o"
t "std_logic"
eolc "--USB_RD_N"
preAdd 0
posAdd 0
o 123
suid 123,0
)
declText (MLText
uid 1724,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,248375,37200,249575"
st "usb_rd_o               : std_logic --USB_RD_N"
)
)
*243 (PortIoIn
uid 1731,0
shape (CompositeShape
uid 1732,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1733,0
sl 0
ro 270
xt "15000,39625,16500,40375"
)
(Line
uid 1734,0
sl 0
ro 270
xt "16500,40000,17000,40000"
pts [
"16500,40000"
"17000,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1735,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1736,0
va (VaSet
isHidden 1
)
xt "10400,39500,14000,40500"
st "usb_rxf_i"
ju 2
blo "14000,40300"
tm "WireNameMgr"
)
)
)
*244 (Net
uid 1737,0
lang 2
decl (Decl
n "usb_rxf_i"
t "std_logic"
eolc "--USB_RXF_N"
preAdd 0
posAdd 0
o 124
suid 124,0
)
declText (MLText
uid 1738,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,249575,37200,250775"
st "usb_rxf_i              : std_logic --USB_RXF_N"
)
)
*245 (PortIoIn
uid 1745,0
shape (CompositeShape
uid 1746,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1747,0
sl 0
ro 270
xt "15000,38625,16500,39375"
)
(Line
uid 1748,0
sl 0
ro 270
xt "16500,39000,17000,39000"
pts [
"16500,39000"
"17000,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1749,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1750,0
va (VaSet
isHidden 1
)
xt "10300,38500,14000,39500"
st "usb_txe_i"
ju 2
blo "14000,39300"
tm "WireNameMgr"
)
)
)
*246 (Net
uid 1751,0
lang 2
decl (Decl
n "usb_txe_i"
t "std_logic"
eolc "--USB_TXE_N"
preAdd 0
posAdd 0
o 125
suid 125,0
)
declText (MLText
uid 1752,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,250775,37200,251975"
st "usb_txe_i              : std_logic --USB_TXE_N"
)
)
*247 (PortIoOut
uid 1759,0
shape (CompositeShape
uid 1760,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1761,0
sl 0
ro 90
xt "15000,44625,16500,45375"
)
(Line
uid 1762,0
sl 0
ro 90
xt "16500,45000,17000,45000"
pts [
"17000,45000"
"16500,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1763,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1764,0
va (VaSet
isHidden 1
)
xt "10300,44500,14000,45500"
st "usb_wr_o"
ju 2
blo "14000,45300"
tm "WireNameMgr"
)
)
)
*248 (Net
uid 1765,0
lang 2
decl (Decl
n "usb_wr_o"
t "std_logic"
eolc "--USB_WR"
preAdd 0
posAdd 0
o 126
suid 126,0
)
declText (MLText
uid 1766,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,251975,36400,253175"
st "usb_wr_o               : std_logic --USB_WR"
)
)
*249 (PortIoInOut
uid 1773,0
shape (CompositeShape
uid 1774,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1775,0
sl 0
xt "-62500,42625,-61000,43375"
)
(Line
uid 1776,0
sl 0
xt "-63000,43000,-62500,43000"
pts [
"-63000,43000"
"-62500,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1777,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1778,0
va (VaSet
isHidden 1
)
xt "-60000,42500,-55200,43500"
st "z3_gpio_io"
blo "-60000,43300"
tm "WireNameMgr"
)
)
)
*250 (Net
uid 1779,0
lang 2
decl (Decl
n "z3_gpio_io"
t "std_logic_vector"
b "(49 downto 0)"
prec "-- ZONE3 (ATCA) CONNECTOR"
eolc "--GPIO_49"
preAdd 0
posAdd 0
o 127
suid 127,0
)
declText (MLText
uid 1780,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,253175,46400,255575"
st "-- ZONE3 (ATCA) CONNECTOR
z3_gpio_io             : std_logic_vector(49 downto 0) --GPIO_49"
)
)
*251 (PortIoInOut
uid 1787,0
shape (CompositeShape
uid 1788,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1789,0
sl 0
xt "-62500,43625,-61000,44375"
)
(Line
uid 1790,0
sl 0
xt "-63000,44000,-62500,44000"
pts [
"-63000,44000"
"-62500,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1791,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1792,0
va (VaSet
isHidden 1
)
xt "-60000,43500,-53000,44500"
st "z3_j26_lvds_mio"
blo "-60000,44300"
tm "WireNameMgr"
)
)
)
*252 (Net
uid 1793,0
lang 2
decl (Decl
n "z3_j26_lvds_mio"
t "std_logic_vector"
b "(39 downto 0)"
eolc "--J26_LVDS_39_M"
preAdd 0
posAdd 0
o 128
suid 128,0
)
declText (MLText
uid 1794,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,255575,51300,256775"
st "z3_j26_lvds_mio        : std_logic_vector(39 downto 0) --J26_LVDS_39_M"
)
)
*253 (PortIoInOut
uid 1801,0
shape (CompositeShape
uid 1802,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1803,0
sl 0
xt "-62500,44625,-61000,45375"
)
(Line
uid 1804,0
sl 0
xt "-63000,45000,-62500,45000"
pts [
"-63000,45000"
"-62500,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1805,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1806,0
va (VaSet
isHidden 1
)
xt "-60000,44500,-53100,45500"
st "z3_j26_lvds_pio"
blo "-60000,45300"
tm "WireNameMgr"
)
)
)
*254 (Net
uid 1807,0
lang 2
decl (Decl
n "z3_j26_lvds_pio"
t "std_logic_vector"
b "(39 downto 0)"
eolc "--J26_LVDS_39_P"
preAdd 0
posAdd 0
o 129
suid 129,0
)
declText (MLText
uid 1808,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,256775,50700,257975"
st "z3_j26_lvds_pio        : std_logic_vector(39 downto 0) --J26_LVDS_39_P"
)
)
*255 (PortIoInOut
uid 1815,0
shape (CompositeShape
uid 1816,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1817,0
sl 0
xt "-62500,45625,-61000,46375"
)
(Line
uid 1818,0
sl 0
xt "-63000,46000,-62500,46000"
pts [
"-63000,46000"
"-62500,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1819,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1820,0
va (VaSet
isHidden 1
)
xt "-60000,45500,-53100,46500"
st "z3_j27_lvds_pio"
blo "-60000,46300"
tm "WireNameMgr"
)
)
)
*256 (Net
uid 1821,0
lang 2
decl (Decl
n "z3_j27_lvds_pio"
t "std_logic_vector"
b "(39 downto 0)"
eolc "--J27_LVDS_39_P"
preAdd 0
posAdd 0
o 130
suid 130,0
)
declText (MLText
uid 1822,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,257975,50700,259175"
st "z3_j27_lvds_pio        : std_logic_vector(39 downto 0) --J27_LVDS_39_P"
)
)
*257 (PortIoInOut
uid 1829,0
shape (CompositeShape
uid 1830,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1831,0
sl 0
xt "-62500,46625,-61000,47375"
)
(Line
uid 1832,0
sl 0
xt "-63000,47000,-62500,47000"
pts [
"-63000,47000"
"-62500,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1833,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1834,0
va (VaSet
isHidden 1
)
xt "-60000,46500,-53000,47500"
st "z3_j27_lvds_mio"
blo "-60000,47300"
tm "WireNameMgr"
)
)
)
*258 (Net
uid 1835,0
lang 2
decl (Decl
n "z3_j27_lvds_mio"
t "std_logic_vector"
b "(39 downto 0)"
eolc "--J27_LVDS_39_M"
preAdd 0
posAdd 0
o 131
suid 131,0
)
declText (MLText
uid 1836,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,259175,51300,260375"
st "z3_j27_lvds_mio        : std_logic_vector(39 downto 0) --J27_LVDS_39_M"
)
)
*259 (PortIoOut
uid 1843,0
shape (CompositeShape
uid 1844,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1845,0
sl 0
ro 270
xt "-62500,47625,-61000,48375"
)
(Line
uid 1846,0
sl 0
ro 270
xt "-63000,48000,-62500,48000"
pts [
"-63000,48000"
"-62500,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1847,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1848,0
va (VaSet
isHidden 1
)
xt "-60000,47500,-53200,48500"
st "z3_mgt106a_mo"
blo "-60000,48300"
tm "WireNameMgr"
)
)
)
*260 (Net
uid 1849,0
lang 2
decl (Decl
n "z3_mgt106a_mo"
t "std_logic"
eolc "--LANE_6_TX_M"
preAdd 0
posAdd 0
o 132
suid 132,0
)
declText (MLText
uid 1850,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,260375,40500,261575"
st "z3_mgt106a_mo          : std_logic --LANE_6_TX_M"
)
)
*261 (PortIoIn
uid 1857,0
shape (CompositeShape
uid 1858,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1859,0
sl 0
ro 270
xt "-90000,42625,-88500,43375"
)
(Line
uid 1860,0
sl 0
ro 270
xt "-88500,43000,-88000,43000"
pts [
"-88500,43000"
"-88000,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1861,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1862,0
va (VaSet
isHidden 1
)
xt "-97400,42500,-91000,43500"
st "z3_mgt106a_pi"
ju 2
blo "-91000,43300"
tm "WireNameMgr"
)
)
)
*262 (Net
uid 1863,0
lang 2
decl (Decl
n "z3_mgt106a_pi"
t "std_logic"
eolc "--LANE_6_RX_P"
preAdd 0
posAdd 0
o 133
suid 133,0
)
declText (MLText
uid 1864,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,261575,39700,262775"
st "z3_mgt106a_pi          : std_logic --LANE_6_RX_P"
)
)
*263 (PortIoOut
uid 1871,0
shape (CompositeShape
uid 1872,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1873,0
sl 0
ro 270
xt "-62500,48625,-61000,49375"
)
(Line
uid 1874,0
sl 0
ro 270
xt "-63000,49000,-62500,49000"
pts [
"-63000,49000"
"-62500,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1875,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1876,0
va (VaSet
isHidden 1
)
xt "-60000,48500,-53300,49500"
st "z3_mgt106a_po"
blo "-60000,49300"
tm "WireNameMgr"
)
)
)
*264 (Net
uid 1877,0
lang 2
decl (Decl
n "z3_mgt106a_po"
t "std_logic"
eolc "--LANE_6_TX_P"
preAdd 0
posAdd 0
o 134
suid 134,0
)
declText (MLText
uid 1878,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,262775,39900,263975"
st "z3_mgt106a_po          : std_logic --LANE_6_TX_P"
)
)
*265 (PortIoIn
uid 1885,0
shape (CompositeShape
uid 1886,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1887,0
sl 0
ro 270
xt "-90000,41625,-88500,42375"
)
(Line
uid 1888,0
sl 0
ro 270
xt "-88500,42000,-88000,42000"
pts [
"-88500,42000"
"-88000,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1889,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1890,0
va (VaSet
isHidden 1
)
xt "-97500,41500,-91000,42500"
st "z3_mgt106a_mi"
ju 2
blo "-91000,42300"
tm "WireNameMgr"
)
)
)
*266 (Net
uid 1891,0
lang 2
decl (Decl
n "z3_mgt106a_mi"
t "std_logic"
eolc "--LANE_6_RX_M"
preAdd 0
posAdd 0
o 135
suid 135,0
)
declText (MLText
uid 1892,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,263975,40300,265175"
st "z3_mgt106a_mi          : std_logic --LANE_6_RX_M"
)
)
*267 (PortIoIn
uid 1899,0
shape (CompositeShape
uid 1900,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1901,0
sl 0
ro 270
xt "-90000,40625,-88500,41375"
)
(Line
uid 1902,0
sl 0
ro 270
xt "-88500,41000,-88000,41000"
pts [
"-88500,41000"
"-88000,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1903,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1904,0
va (VaSet
isHidden 1
)
xt "-97500,40500,-91000,41500"
st "z3_mgt106b_pi"
ju 2
blo "-91000,41300"
tm "WireNameMgr"
)
)
)
*268 (Net
uid 1905,0
lang 2
decl (Decl
n "z3_mgt106b_pi"
t "std_logic"
eolc "--LANE_7_RX_P"
preAdd 0
posAdd 0
o 136
suid 136,0
)
declText (MLText
uid 1906,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,265175,39800,266375"
st "z3_mgt106b_pi          : std_logic --LANE_7_RX_P"
)
)
*269 (PortIoOut
uid 1913,0
shape (CompositeShape
uid 1914,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1915,0
sl 0
ro 270
xt "-62500,49625,-61000,50375"
)
(Line
uid 1916,0
sl 0
ro 270
xt "-63000,50000,-62500,50000"
pts [
"-63000,50000"
"-62500,50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1917,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1918,0
va (VaSet
isHidden 1
)
xt "-60000,49500,-53100,50500"
st "z3_mgt106b_mo"
blo "-60000,50300"
tm "WireNameMgr"
)
)
)
*270 (Net
uid 1919,0
lang 2
decl (Decl
n "z3_mgt106b_mo"
t "std_logic"
eolc "--LANE_7_TX_M"
preAdd 0
posAdd 0
o 137
suid 137,0
)
declText (MLText
uid 1920,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,266375,40600,267575"
st "z3_mgt106b_mo          : std_logic --LANE_7_TX_M"
)
)
*271 (PortIoIn
uid 1927,0
shape (CompositeShape
uid 1928,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1929,0
sl 0
ro 270
xt "-90000,39625,-88500,40375"
)
(Line
uid 1930,0
sl 0
ro 270
xt "-88500,40000,-88000,40000"
pts [
"-88500,40000"
"-88000,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1931,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1932,0
va (VaSet
isHidden 1
)
xt "-97600,39500,-91000,40500"
st "z3_mgt106b_mi"
ju 2
blo "-91000,40300"
tm "WireNameMgr"
)
)
)
*272 (Net
uid 1933,0
lang 2
decl (Decl
n "z3_mgt106b_mi"
t "std_logic"
eolc "--LANE_7_RX_M"
preAdd 0
posAdd 0
o 138
suid 138,0
)
declText (MLText
uid 1934,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,267575,40400,268775"
st "z3_mgt106b_mi          : std_logic --LANE_7_RX_M"
)
)
*273 (PortIoOut
uid 1941,0
shape (CompositeShape
uid 1942,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1943,0
sl 0
ro 270
xt "-62500,50625,-61000,51375"
)
(Line
uid 1944,0
sl 0
ro 270
xt "-63000,51000,-62500,51000"
pts [
"-63000,51000"
"-62500,51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1945,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1946,0
va (VaSet
isHidden 1
)
xt "-60000,50500,-53200,51500"
st "z3_mgt106b_po"
blo "-60000,51300"
tm "WireNameMgr"
)
)
)
*274 (Net
uid 1947,0
lang 2
decl (Decl
n "z3_mgt106b_po"
t "std_logic"
eolc "--LANE_7_TX_P"
preAdd 0
posAdd 0
o 139
suid 139,0
)
declText (MLText
uid 1948,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,268775,40000,269975"
st "z3_mgt106b_po          : std_logic --LANE_7_TX_P"
)
)
*275 (PortIoIn
uid 1955,0
shape (CompositeShape
uid 1956,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1957,0
sl 0
ro 270
xt "-90000,38625,-88500,39375"
)
(Line
uid 1958,0
sl 0
ro 270
xt "-88500,39000,-88000,39000"
pts [
"-88500,39000"
"-88000,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1959,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1960,0
va (VaSet
isHidden 1
)
xt "-97400,38500,-91000,39500"
st "z3_mgt109a_pi"
ju 2
blo "-91000,39300"
tm "WireNameMgr"
)
)
)
*276 (Net
uid 1961,0
lang 2
decl (Decl
n "z3_mgt109a_pi"
t "std_logic"
eolc "--LANE_16_RX_P"
preAdd 0
posAdd 0
o 140
suid 140,0
)
declText (MLText
uid 1962,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,269975,40300,271175"
st "z3_mgt109a_pi          : std_logic --LANE_16_RX_P"
)
)
*277 (PortIoIn
uid 1969,0
shape (CompositeShape
uid 1970,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1971,0
sl 0
ro 270
xt "-90000,37625,-88500,38375"
)
(Line
uid 1972,0
sl 0
ro 270
xt "-88500,38000,-88000,38000"
pts [
"-88500,38000"
"-88000,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1973,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1974,0
va (VaSet
isHidden 1
)
xt "-97500,37500,-91000,38500"
st "z3_mgt109a_mi"
ju 2
blo "-91000,38300"
tm "WireNameMgr"
)
)
)
*278 (Net
uid 1975,0
lang 2
decl (Decl
n "z3_mgt109a_mi"
t "std_logic"
eolc "--LANE_16_RX_M"
preAdd 0
posAdd 0
o 141
suid 141,0
)
declText (MLText
uid 1976,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,271175,40900,272375"
st "z3_mgt109a_mi          : std_logic --LANE_16_RX_M"
)
)
*279 (PortIoOut
uid 1983,0
shape (CompositeShape
uid 1984,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1985,0
sl 0
ro 270
xt "-62500,51625,-61000,52375"
)
(Line
uid 1986,0
sl 0
ro 270
xt "-63000,52000,-62500,52000"
pts [
"-63000,52000"
"-62500,52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1987,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1988,0
va (VaSet
isHidden 1
)
xt "-60000,51500,-53200,52500"
st "z3_mgt109a_mo"
blo "-60000,52300"
tm "WireNameMgr"
)
)
)
*280 (Net
uid 1989,0
lang 2
decl (Decl
n "z3_mgt109a_mo"
t "std_logic"
eolc "--LANE_16_TX_M"
preAdd 0
posAdd 0
o 142
suid 142,0
)
declText (MLText
uid 1990,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,272375,41100,273575"
st "z3_mgt109a_mo          : std_logic --LANE_16_TX_M"
)
)
*281 (PortIoOut
uid 1997,0
shape (CompositeShape
uid 1998,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1999,0
sl 0
ro 270
xt "-62500,52625,-61000,53375"
)
(Line
uid 2000,0
sl 0
ro 270
xt "-63000,53000,-62500,53000"
pts [
"-63000,53000"
"-62500,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2001,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2002,0
va (VaSet
isHidden 1
)
xt "-60000,52500,-53300,53500"
st "z3_mgt109a_po"
blo "-60000,53300"
tm "WireNameMgr"
)
)
)
*282 (Net
uid 2003,0
lang 2
decl (Decl
n "z3_mgt109a_po"
t "std_logic"
eolc "--LANE_16_TX_P"
preAdd 0
posAdd 0
o 143
suid 143,0
)
declText (MLText
uid 2004,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,273575,40500,274775"
st "z3_mgt109a_po          : std_logic --LANE_16_TX_P"
)
)
*283 (PortIoIn
uid 2011,0
shape (CompositeShape
uid 2012,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2013,0
sl 0
ro 270
xt "-90000,36625,-88500,37375"
)
(Line
uid 2014,0
sl 0
ro 270
xt "-88500,37000,-88000,37000"
pts [
"-88500,37000"
"-88000,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2015,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2016,0
va (VaSet
isHidden 1
)
xt "-97500,36500,-91000,37500"
st "z3_mgt109b_pi"
ju 2
blo "-91000,37300"
tm "WireNameMgr"
)
)
)
*284 (Net
uid 2017,0
lang 2
decl (Decl
n "z3_mgt109b_pi"
t "std_logic"
eolc "--LANE_17_RX_P"
preAdd 0
posAdd 0
o 144
suid 144,0
)
declText (MLText
uid 2018,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,274775,40400,275975"
st "z3_mgt109b_pi          : std_logic --LANE_17_RX_P"
)
)
*285 (PortIoIn
uid 2025,0
shape (CompositeShape
uid 2026,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2027,0
sl 0
ro 270
xt "-90000,35625,-88500,36375"
)
(Line
uid 2028,0
sl 0
ro 270
xt "-88500,36000,-88000,36000"
pts [
"-88500,36000"
"-88000,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2029,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2030,0
va (VaSet
isHidden 1
)
xt "-97600,35500,-91000,36500"
st "z3_mgt109b_mi"
ju 2
blo "-91000,36300"
tm "WireNameMgr"
)
)
)
*286 (Net
uid 2031,0
lang 2
decl (Decl
n "z3_mgt109b_mi"
t "std_logic"
eolc "--LANE_17_RX_M"
preAdd 0
posAdd 0
o 145
suid 145,0
)
declText (MLText
uid 2032,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,275975,41000,277175"
st "z3_mgt109b_mi          : std_logic --LANE_17_RX_M"
)
)
*287 (PortIoOut
uid 2039,0
shape (CompositeShape
uid 2040,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2041,0
sl 0
ro 270
xt "-62500,53625,-61000,54375"
)
(Line
uid 2042,0
sl 0
ro 270
xt "-63000,54000,-62500,54000"
pts [
"-63000,54000"
"-62500,54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2043,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2044,0
va (VaSet
isHidden 1
)
xt "-60000,53500,-53100,54500"
st "z3_mgt109b_mo"
blo "-60000,54300"
tm "WireNameMgr"
)
)
)
*288 (Net
uid 2045,0
lang 2
decl (Decl
n "z3_mgt109b_mo"
t "std_logic"
eolc "--LANE_17_TX_M"
preAdd 0
posAdd 0
o 146
suid 146,0
)
declText (MLText
uid 2046,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,277175,41200,278375"
st "z3_mgt109b_mo          : std_logic --LANE_17_TX_M"
)
)
*289 (PortIoOut
uid 2053,0
shape (CompositeShape
uid 2054,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2055,0
sl 0
ro 270
xt "-62500,54625,-61000,55375"
)
(Line
uid 2056,0
sl 0
ro 270
xt "-63000,55000,-62500,55000"
pts [
"-63000,55000"
"-62500,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2057,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2058,0
va (VaSet
isHidden 1
)
xt "-60000,54500,-53200,55500"
st "z3_mgt109b_po"
blo "-60000,55300"
tm "WireNameMgr"
)
)
)
*290 (Net
uid 2059,0
lang 2
decl (Decl
n "z3_mgt109b_po"
t "std_logic"
eolc "--LANE_17_TX_P"
preAdd 0
posAdd 0
o 147
suid 147,0
)
declText (MLText
uid 2060,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,278375,40600,279575"
st "z3_mgt109b_po          : std_logic --LANE_17_TX_P"
)
)
*291 (CommentText
uid 2076,0
shape (Rectangle
uid 2077,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-4000,-19000,29000,-13000"
)
text (MLText
uid 2078,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-3800,-18800,27700,-14000"
st "
Created using Mentor Graphics HDL2Graphics(TM) Technology
on - 14:13:50 06/02/09
from - /home/warren/slhc/hdldesigner/../hsio/hdldesigner/hdl/hsio_top_rtl.vhd

"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 32600
)
)
*292 (CommentText
uid 2079,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 2080,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "31000,-17000,46000,-13000"
)
text (MLText
uid 2081,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "31200,-16800,40400,-15600"
st "
 hds interface_end

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 4
)
*293 (Grouping
uid 2082,0
optionalChildren [
*294 (CommentText
uid 2084,0
shape (Rectangle
uid 2085,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,88000,74000,89000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 2086,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,88000,67400,89000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*295 (CommentText
uid 2087,0
shape (Rectangle
uid 2088,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "74000,84000,78000,85000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 2089,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "74200,84000,77100,85000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*296 (CommentText
uid 2090,0
shape (Rectangle
uid 2091,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,86000,74000,87000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 2092,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,86000,67100,87000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*297 (CommentText
uid 2093,0
shape (Rectangle
uid 2094,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,86000,57000,87000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 2095,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,86000,54900,87000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*298 (CommentText
uid 2096,0
shape (Rectangle
uid 2097,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "74000,85000,94000,89000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 2098,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "74200,85200,83300,86200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*299 (CommentText
uid 2099,0
shape (Rectangle
uid 2100,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "78000,84000,94000,85000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 2101,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "78200,84000,88200,85000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*300 (CommentText
uid 2102,0
shape (Rectangle
uid 2103,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,84000,74000,86000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 2104,0
va (VaSet
fg "32768,0,0"
)
xt "60050,84500,66950,85500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*301 (CommentText
uid 2105,0
shape (Rectangle
uid 2106,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,87000,57000,88000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 2107,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,87000,55200,88000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*302 (CommentText
uid 2108,0
shape (Rectangle
uid 2109,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,88000,57000,89000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 2110,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,88000,55900,89000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*303 (CommentText
uid 2111,0
shape (Rectangle
uid 2112,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,87000,74000,88000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 2113,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,87000,65200,88000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 2083,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "53000,84000,94000,89000"
)
oxt "14000,66000,55000,71000"
)
*304 (SaComponent
uid 2774,0
optionalChildren [
*305 (CptPort
uid 2783,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2784,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,-41375,72750,-40625"
)
tg (CPTG
uid 2785,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2786,0
va (VaSet
)
xt "70400,-41500,71000,-40500"
st "O"
ju 2
blo "71000,-40700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*306 (CptPort
uid 2787,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2788,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,-41375,64000,-40625"
)
tg (CPTG
uid 2789,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2790,0
va (VaSet
)
xt "65000,-41500,65200,-40500"
st "I"
blo "65000,-40700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*307 (CptPort
uid 2791,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2792,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,-40375,64000,-39625"
)
tg (CPTG
uid 2793,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2794,0
va (VaSet
)
xt "65000,-40500,65800,-39500"
st "IB"
blo "65000,-39700"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 2775,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "64000,-42000,72000,-39000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2776,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*308 (Text
uid 2777,0
va (VaSet
font "helvetica,8,1"
)
xt "66150,-39000,68750,-38000"
st "unisim"
blo "66150,-38200"
tm "BdLibraryNameMgr"
)
*309 (Text
uid 2778,0
va (VaSet
font "helvetica,8,1"
)
xt "66150,-38000,69850,-37000"
st "IBUFGDS"
blo "66150,-37200"
tm "CptNameMgr"
)
*310 (Text
uid 2779,0
va (VaSet
font "helvetica,8,1"
)
xt "66150,-37000,69750,-36000"
st "Uibufgds"
blo "66150,-36200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2780,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2781,0
text (MLText
uid 2782,0
va (VaSet
font "clean,8,0"
)
xt "64000,-45200,88000,-42000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = FALSE          ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IOSTANDARD       = \"DEFAULT\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "FALSE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*311 (Net
uid 2801,0
decl (Decl
n "clk125"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 148
suid 148,0
)
declText (MLText
uid 2802,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*312 (MWC
uid 2853,0
optionalChildren [
*313 (CommentGraphic
uid 2862,0
shape (CustomPolygon
pts [
"135000,-34000"
"138000,-32000"
"135000,-30000"
"135000,-34000"
]
uid 2863,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "135000,-34000,138000,-30000"
)
oxt "7000,6000,10000,10000"
)
*314 (CptPort
uid 2864,0
optionalChildren [
*315 (Circle
uid 2869,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "138000,-32375,138750,-31625"
radius 375
)
*316 (Line
uid 2870,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "138750,-32000,139000,-32000"
pts [
"139000,-32000"
"138750,-32000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2865,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "139000,-32375,139750,-31625"
)
tg (CPTG
uid 2866,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2867,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "140750,-32500,142750,-31600"
st "dout"
ju 2
blo "142750,-31800"
)
s (Text
uid 2868,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "142750,-31600,142750,-31600"
ju 2
blo "142750,-31600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "-----------------------------------------------------------------------
-- Signal Declarations
-----------------------------------------------------------------------

    -- Global asynchronous reset"
preAdd 0
o 151
)
)
)
*317 (CptPort
uid 2871,0
optionalChildren [
*318 (Line
uid 2876,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "134000,-32000,135000,-32000"
pts [
"134000,-32000"
"135000,-32000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2872,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "133250,-32375,134000,-31625"
)
tg (CPTG
uid 2873,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2874,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "131000,-32500,132500,-31600"
st "din"
blo "131000,-31800"
)
s (Text
uid 2875,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "131000,-31600,131000,-31600"
blo "131000,-31600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 149
)
)
)
]
shape (Rectangle
uid 2854,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "134000,-34000,139000,-30000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 2855,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*319 (Text
uid 2856,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "135350,-33800,140850,-32900"
st "moduleware"
blo "135350,-33100"
)
*320 (Text
uid 2857,0
va (VaSet
font "courier,8,0"
)
xt "135350,-32900,136850,-32000"
st "inv"
blo "135350,-32200"
)
*321 (Text
uid 2858,0
va (VaSet
font "courier,8,0"
)
xt "135350,-32000,137850,-31100"
st "Uinv1"
blo "135350,-31300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2859,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2860,0
text (MLText
uid 2861,0
va (VaSet
font "courier,8,0"
)
xt "131000,-52700,131000,-52700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*322 (Net
uid 2909,0
decl (Decl
n "dcm_locked"
t "std_logic"
o 149
suid 149,0
)
declText (MLText
uid 2910,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*323 (Net
uid 2911,0
decl (Decl
n "por"
t "std_ulogic"
o 150
suid 150,0
)
declText (MLText
uid 2912,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*324 (Net
uid 2913,0
decl (Decl
n "rst"
t "std_logic"
prec "-----------------------------------------------------------------------
-- Signal Declarations
-----------------------------------------------------------------------

    -- Global asynchronous reset"
preAdd 0
o 151
suid 151,0
)
declText (MLText
uid 2914,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*325 (Net
uid 2915,0
decl (Decl
n "clk200"
t "std_logic"
o 152
suid 152,0
)
declText (MLText
uid 2916,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*326 (SaComponent
uid 2939,0
optionalChildren [
*327 (CptPort
uid 2927,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2928,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,-33375,92000,-32625"
)
tg (CPTG
uid 2929,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2930,0
va (VaSet
)
xt "93000,-33500,94000,-32500"
st "clk"
blo "93000,-32700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*328 (CptPort
uid 2931,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2932,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100000,-33375,100750,-32625"
)
tg (CPTG
uid 2933,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2934,0
va (VaSet
)
xt "97700,-33500,99000,-32500"
st "por"
ju 2
blo "99000,-32700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "por"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*329 (CptPort
uid 2935,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2936,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100000,-32375,100750,-31625"
)
tg (CPTG
uid 2937,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2938,0
va (VaSet
)
xt "96700,-32500,99000,-31500"
st "por_n"
ju 2
blo "99000,-31700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "por_n"
t "std_ulogic"
o 4
suid 3,0
)
)
)
*330 (CptPort
uid 2977,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2978,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,-32375,92000,-31625"
)
tg (CPTG
uid 2979,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2980,0
va (VaSet
)
xt "93000,-32500,95200,-31500"
st "prerst"
blo "93000,-31700"
)
)
thePort (LogicalPort
decl (Decl
n "prerst"
t "std_ulogic"
o 2
suid 4,0
)
)
)
]
shape (Rectangle
uid 2940,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "92000,-34000,100000,-30000"
)
oxt "15000,6000,34000,26000"
ttg (MlTextGroup
uid 2941,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*331 (Text
uid 2942,0
va (VaSet
font "helvetica,8,1"
)
xt "94850,-30000,96550,-29000"
st "hsio"
blo "94850,-29200"
tm "BdLibraryNameMgr"
)
*332 (Text
uid 2943,0
va (VaSet
font "helvetica,8,1"
)
xt "94850,-29000,99450,-28000"
st "xilinx_por"
blo "94850,-28200"
tm "CptNameMgr"
)
*333 (Text
uid 2944,0
va (VaSet
font "helvetica,8,1"
)
xt "94850,-28000,96750,-27000"
st "Upor"
blo "94850,-27200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2945,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2946,0
text (MLText
uid 2947,0
va (VaSet
)
xt "79000,-28000,79000,-28000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*334 (SaComponent
uid 2968,0
optionalChildren [
*335 (CptPort
uid 2948,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2949,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110250,-34375,111000,-33625"
)
tg (CPTG
uid 2950,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2951,0
va (VaSet
)
xt "112000,-34500,115800,-33500"
st "CLKIN_IN"
blo "112000,-33700"
)
)
thePort (LogicalPort
decl (Decl
n "CLKIN_IN"
t "std_logic"
o 1
)
)
)
*336 (CptPort
uid 2952,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2953,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110250,-33375,111000,-32625"
)
tg (CPTG
uid 2954,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2955,0
va (VaSet
)
xt "112000,-33500,114900,-32500"
st "RST_IN"
blo "112000,-32700"
)
)
thePort (LogicalPort
decl (Decl
n "RST_IN"
t "std_logic"
o 2
)
)
)
*337 (CptPort
uid 2956,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2957,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "124000,-34375,124750,-33625"
)
tg (CPTG
uid 2958,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2959,0
va (VaSet
)
xt "118100,-34500,123000,-33500"
st "CLKFX_OUT"
ju 2
blo "123000,-33700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLKFX_OUT"
t "std_logic"
o 3
)
)
)
*338 (CptPort
uid 2960,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2961,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "124000,-33375,124750,-32625"
)
tg (CPTG
uid 2962,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2963,0
va (VaSet
)
xt "118700,-33500,123000,-32500"
st "CLK0_OUT"
ju 2
blo "123000,-32700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK0_OUT"
t "std_logic"
o 4
)
)
)
*339 (CptPort
uid 2964,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2965,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "124000,-32375,124750,-31625"
)
tg (CPTG
uid 2966,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2967,0
va (VaSet
)
xt "116900,-32500,123000,-31500"
st "LOCKED_OUT"
ju 2
blo "123000,-31700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "LOCKED_OUT"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 2969,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "111000,-35000,124000,-31000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2970,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*340 (Text
uid 2971,0
va (VaSet
font "helvetica,8,1"
)
xt "113750,-31000,115450,-30000"
st "hsio"
blo "113750,-30200"
tm "BdLibraryNameMgr"
)
*341 (Text
uid 2972,0
va (VaSet
font "helvetica,8,1"
)
xt "113750,-30000,121250,-29000"
st "cg_dcm_125_200"
blo "113750,-29200"
tm "CptNameMgr"
)
*342 (Text
uid 2973,0
va (VaSet
font "helvetica,8,1"
)
xt "113750,-29000,120450,-28000"
st "Udcm_125_200"
blo "113750,-28200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2974,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2975,0
text (MLText
uid 2976,0
va (VaSet
font "clean,8,0"
)
xt "117500,-35000,117500,-35000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*343 (Net
uid 2989,0
lang 2
decl (Decl
n "rst_poweron_ni"
t "std_logic"
eolc "--PORESET_N"
preAdd 0
posAdd 0
o 121
suid 154,0
)
declText (MLText
uid 2990,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*344 (MWC
uid 2991,0
optionalChildren [
*345 (CommentGraphic
uid 3000,0
shape (CustomPolygon
pts [
"78000,-34000"
"81000,-32000"
"78000,-30000"
"78000,-34000"
]
uid 3001,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "78000,-34000,81000,-30000"
)
oxt "7000,6000,10000,10000"
)
*346 (CptPort
uid 3002,0
optionalChildren [
*347 (Circle
uid 3007,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "81000,-32375,81750,-31625"
radius 375
)
*348 (Line
uid 3008,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "81750,-32000,82000,-32000"
pts [
"82000,-32000"
"81750,-32000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3003,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "82000,-32375,82750,-31625"
)
tg (CPTG
uid 3004,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3005,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "83750,-32500,85750,-31600"
st "dout"
ju 2
blo "85750,-31800"
)
s (Text
uid 3006,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "85750,-31600,85750,-31600"
ju 2
blo "85750,-31600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_ulogic"
o 153
)
)
)
*349 (CptPort
uid 3009,0
optionalChildren [
*350 (Line
uid 3014,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "77000,-32000,78000,-32000"
pts [
"77000,-32000"
"78000,-32000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3010,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "76250,-32375,77000,-31625"
)
tg (CPTG
uid 3011,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3012,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "74000,-32500,75500,-31600"
st "din"
blo "74000,-31800"
)
s (Text
uid 3013,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "74000,-31600,74000,-31600"
blo "74000,-31600"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din"
t "std_logic"
eolc "--PORESET_N"
preAdd 0
posAdd 0
o 121
)
)
)
]
shape (Rectangle
uid 2992,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "77000,-34000,82000,-30000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 2993,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*351 (Text
uid 2994,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "78350,-33800,83850,-32900"
st "moduleware"
blo "78350,-33100"
)
*352 (Text
uid 2995,0
va (VaSet
font "courier,8,0"
)
xt "78350,-32900,79850,-32000"
st "inv"
blo "78350,-32200"
)
*353 (Text
uid 2996,0
va (VaSet
font "courier,8,0"
)
xt "78350,-32000,80850,-31100"
st "Uinv2"
blo "78350,-31300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2997,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2998,0
text (MLText
uid 2999,0
va (VaSet
font "courier,8,0"
)
xt "74000,-52700,74000,-52700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*354 (Net
uid 3015,0
decl (Decl
n "rst_poweron"
t "std_ulogic"
o 153
suid 155,0
)
declText (MLText
uid 3016,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*355 (SaComponent
uid 3110,0
optionalChildren [
*356 (CptPort
uid 3119,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3120,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,2625,31000,3375"
)
tg (CPTG
uid 3121,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3122,0
va (VaSet
)
xt "32000,2500,34500,3500"
st "clk125"
blo "32000,3300"
)
)
thePort (LogicalPort
decl (Decl
n "clk125"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 3
)
)
)
*357 (CptPort
uid 3123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3124,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,3625,31000,4375"
)
tg (CPTG
uid 3125,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3126,0
va (VaSet
)
xt "32000,3500,34500,4500"
st "clk200"
blo "32000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "clk200"
t "std_logic"
o 20
)
)
)
*358 (CptPort
uid 3127,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3128,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,4625,31000,5375"
)
tg (CPTG
uid 3129,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3130,0
va (VaSet
)
xt "32000,4500,33000,5500"
st "rst"
blo "32000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
prec "-----------------------------------------------------------------------
-- Signal Declarations
-----------------------------------------------------------------------

    -- Global asynchronous reset"
preAdd 0
o 17
)
)
)
*359 (CptPort
uid 3135,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3136,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,9625,31000,10375"
)
tg (CPTG
uid 3137,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3138,0
va (VaSet
)
xt "32000,9500,38900,10500"
st "gmii_rxd_i : (7:0)"
blo "32000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_rxd_i"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- ETH_RXD"
preAdd 0
posAdd 0
o 8
)
)
)
*360 (CptPort
uid 3139,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3140,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,10625,31000,11375"
)
tg (CPTG
uid 3141,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3142,0
va (VaSet
)
xt "32000,10500,37500,11500"
st "gmii_rx_dv_i"
blo "32000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_rx_dv_i"
t "std_logic"
eolc "-- ETH_DV"
preAdd 0
posAdd 0
o 9
)
)
)
*361 (CptPort
uid 3143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3144,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,11625,31000,12375"
)
tg (CPTG
uid 3145,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3146,0
va (VaSet
)
xt "32000,11500,37200,12500"
st "gmii_rx_er_i"
blo "32000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_rx_er_i"
t "std_logic"
eolc "-- ETH_ER"
preAdd 0
posAdd 0
o 10
)
)
)
*362 (CptPort
uid 3159,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3160,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,21625,31000,22375"
)
tg (CPTG
uid 3161,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3162,0
va (VaSet
)
xt "32000,21500,38300,22500"
st "gmii_gtx_clk_o"
blo "32000,22300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_gtx_clk_o"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 4
)
)
)
*363 (CptPort
uid 3163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3164,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,24625,31000,25375"
)
tg (CPTG
uid 3165,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3166,0
va (VaSet
)
xt "32000,24500,37100,25500"
st "eth_coma_o"
blo "32000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "eth_coma_o"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 2
)
)
)
*364 (CptPort
uid 3167,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3168,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,23625,31000,24375"
)
tg (CPTG
uid 3169,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3170,0
va (VaSet
)
xt "32000,23500,37500,24500"
st "eth_reset_no"
blo "32000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "eth_reset_no"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 1
)
)
)
*365 (CptPort
uid 3171,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3172,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,15625,31000,16375"
)
tg (CPTG
uid 3173,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3174,0
va (VaSet
)
xt "32000,15500,36400,16500"
st "eth_int_ni"
blo "32000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "eth_int_ni"
t "std_logic"
eolc "-- ETH_CRS"
preAdd 0
posAdd 0
o 13
)
)
)
*366 (CptPort
uid 3175,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3176,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,26625,31000,27375"
)
tg (CPTG
uid 3177,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3178,0
va (VaSet
)
xt "32000,26500,36200,27500"
st "eth_mdc_o"
blo "32000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "eth_mdc_o"
t "std_logic"
prec "-- MDIO Interface - EMAC0"
eolc "-- ETH_MDC"
preAdd 0
posAdd 0
o 15
)
)
)
*367 (CptPort
uid 3179,0
ps "OnEdgeStrategy"
shape (Diamond
uid 3180,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,27625,31000,28375"
)
tg (CPTG
uid 3181,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3182,0
va (VaSet
)
xt "32000,27500,36000,28500"
st "eth_md_io"
blo "32000,28300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "eth_md_io"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 16
)
)
)
*368 (CptPort
uid 3183,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3184,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,20625,31000,21375"
)
tg (CPTG
uid 3185,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3186,0
va (VaSet
)
xt "32000,20500,39200,21500"
st "gmii_txd_o : (7:0)"
blo "32000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_txd_o"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- GMII Interface - EMAC0"
eolc "-- ETH_TXD"
preAdd 0
posAdd 0
o 5
)
)
)
*369 (CptPort
uid 3187,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3188,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,19625,31000,20375"
)
tg (CPTG
uid 3189,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3190,0
va (VaSet
)
xt "32000,19500,37700,20500"
st "gmii_tx_en_o"
blo "32000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_tx_en_o"
t "std_logic"
eolc "-- ETH_EN"
preAdd 0
posAdd 0
o 6
)
)
)
*370 (CptPort
uid 3191,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3192,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,18625,31000,19375"
)
tg (CPTG
uid 3193,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3194,0
va (VaSet
)
xt "32000,18500,37500,19500"
st "gmii_tx_er_o"
blo "32000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_tx_er_o"
t "std_logic"
eolc "-- ETH_ER"
preAdd 0
posAdd 0
o 7
)
)
)
*371 (CptPort
uid 3195,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3196,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,17625,31000,18375"
)
tg (CPTG
uid 3197,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3198,0
va (VaSet
)
xt "32000,17500,37800,18500"
st "gmii_tx_clk_o"
blo "32000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_tx_clk_o"
t "std_logic"
prec "-- client interface clocking signals - EMAC0"
preAdd 0
o 18
)
)
)
*372 (CptPort
uid 3205,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3206,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,8625,31000,9375"
)
tg (CPTG
uid 3207,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3208,0
va (VaSet
)
xt "32000,8500,36300,9500"
st "gmii_col_i"
blo "32000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_col_i"
t "std_logic"
eolc "-- ETH_COL"
preAdd 0
posAdd 0
o 12
suid 71,0
)
)
)
*373 (CptPort
uid 3209,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3210,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,12625,31000,13375"
)
tg (CPTG
uid 3211,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3212,0
va (VaSet
)
xt "32000,12500,36300,13500"
st "gmii_crs_i"
blo "32000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_crs_i"
t "std_logic"
eolc "-- ETH_CRS"
preAdd 0
posAdd 0
o 14
suid 72,0
)
)
)
*374 (CptPort
uid 3213,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3214,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,13625,31000,14375"
)
tg (CPTG
uid 3215,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3216,0
va (VaSet
)
xt "32000,13500,37500,14500"
st "gmii_rx_clk_i"
blo "32000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_rx_clk_i"
t "std_logic"
o 19
suid 69,0
)
)
)
*375 (CptPort
uid 3217,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3218,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,14625,31000,15375"
)
tg (CPTG
uid 3219,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3220,0
va (VaSet
)
xt "32000,14500,37000,15500"
st "mii_tx_clk_i"
blo "32000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "mii_tx_clk_i"
t "std_logic"
eolc "--*** missing on HSIO"
preAdd 0
posAdd 0
o 11
suid 70,0
)
)
)
*376 (CptPort
uid 3626,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3627,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,19625,52750,20375"
)
tg (CPTG
uid 3628,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3629,0
va (VaSet
)
xt "42700,19500,51000,20500"
st "led_rx_bad_frame_o"
ju 2
blo "51000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_rx_bad_frame_o"
t "std_logic"
preAdd 0
posAdd 0
o 23
suid 78,0
)
)
)
*377 (CptPort
uid 3630,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3631,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,20625,52750,21375"
)
tg (CPTG
uid 3632,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3633,0
va (VaSet
)
xt "42700,20500,51000,21500"
st "led_rx_data_valid_o"
ju 2
blo "51000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_rx_data_valid_o"
t "std_logic"
preAdd 0
posAdd 0
o 21
suid 80,0
)
)
)
*378 (CptPort
uid 3634,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3635,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,21625,52750,22375"
)
tg (CPTG
uid 3636,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3637,0
va (VaSet
)
xt "42800,21500,51000,22500"
st "led_rx_framedrop_o"
ju 2
blo "51000,22300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_rx_framedrop_o"
t "std_logic"
preAdd 0
posAdd 0
o 22
suid 79,0
)
)
)
*379 (CptPort
uid 3638,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3639,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,22625,52750,23375"
)
tg (CPTG
uid 3640,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3641,0
va (VaSet
)
xt "42100,22500,51000,23500"
st "led_rx_good_frame_o"
ju 2
blo "51000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_rx_good_frame_o"
t "std_logic"
preAdd 0
posAdd 0
o 24
suid 77,0
)
)
)
*380 (CptPort
uid 3642,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3643,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,23625,52750,24375"
)
tg (CPTG
uid 3644,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3645,0
va (VaSet
)
xt "45400,23500,51000,24500"
st "led_tx_ack_o"
ju 2
blo "51000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_tx_ack_o"
t "std_logic"
preAdd 0
posAdd 0
o 25
suid 76,0
)
)
)
*381 (CptPort
uid 3646,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3647,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,24625,52750,25375"
)
tg (CPTG
uid 3648,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3649,0
va (VaSet
)
xt "43500,24500,51000,25500"
st "led_tx_collision_o"
ju 2
blo "51000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_tx_collision_o"
t "std_logic"
preAdd 0
posAdd 0
o 26
suid 75,0
)
)
)
*382 (CptPort
uid 3650,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3651,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,25625,52750,26375"
)
tg (CPTG
uid 3652,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3653,0
va (VaSet
)
xt "42900,25500,51000,26500"
st "led_tx_retransmit_o"
ju 2
blo "51000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_tx_retransmit_o"
t "std_logic"
preAdd 0
posAdd 0
o 27
suid 74,0
)
)
)
*383 (CptPort
uid 3654,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3655,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,26625,52750,27375"
)
tg (CPTG
uid 3656,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3657,0
va (VaSet
)
xt "43300,26500,51000,27500"
st "led_tx_underrun_o"
ju 2
blo "51000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_tx_underrun_o"
t "std_logic"
preAdd 0
posAdd 0
o 28
suid 73,0
)
)
)
]
shape (Rectangle
uid 3111,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "31000,2000,52000,29000"
)
oxt "15000,6000,36000,36000"
ttg (MlTextGroup
uid 3112,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*384 (Text
uid 3113,0
va (VaSet
font "helvetica,8,1"
)
xt "38850,14000,44550,15000"
st "EthernetGMII"
blo "38850,14800"
tm "BdLibraryNameMgr"
)
*385 (Text
uid 3114,0
va (VaSet
font "helvetica,8,1"
)
xt "38850,15000,46250,16000"
st "eth_hsio_marvell"
blo "38850,15800"
tm "CptNameMgr"
)
*386 (Text
uid 3115,0
va (VaSet
font "helvetica,8,1"
)
xt "38850,16000,40750,17000"
st "Ueth"
blo "38850,16800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3116,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3117,0
text (MLText
uid 3118,0
va (VaSet
)
xt "16000,11000,16000,11000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*387 (PortIoIn
uid 3199,0
shape (CompositeShape
uid 3200,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3201,0
sl 0
ro 270
xt "15000,8625,16500,9375"
)
(Line
uid 3202,0
sl 0
ro 270
xt "16500,9000,17000,9000"
pts [
"16500,9000"
"17000,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3203,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3204,0
va (VaSet
isHidden 1
)
xt "10200,8500,14000,9500"
st "eth_col_o"
ju 2
blo "14000,9300"
tm "WireNameMgr"
)
)
)
*388 (SaComponent
uid 3284,0
optionalChildren [
*389 (CptPort
uid 3272,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3273,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,-17375,43000,-16625"
)
tg (CPTG
uid 3274,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3275,0
va (VaSet
font "courier,8,0"
)
xt "44000,-17450,45500,-16550"
st "clk"
blo "44000,-16750"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*390 (CptPort
uid 3276,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3277,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,-15375,43000,-14625"
)
tg (CPTG
uid 3278,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3279,0
va (VaSet
font "courier,8,0"
)
xt "44000,-15450,45500,-14550"
st "rst"
blo "44000,-14750"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*391 (CptPort
uid 3280,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3281,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56000,-17375,56750,-16625"
)
tg (CPTG
uid 3282,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3283,0
va (VaSet
font "courier,8,0"
)
xt "50500,-17450,55000,-16550"
st "flash_out"
ju 2
blo "55000,-16750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "flash_out"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
]
shape (Rectangle
uid 3285,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "43000,-18000,56000,-14000"
)
oxt "20000,10000,28000,14000"
ttg (MlTextGroup
uid 3286,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*392 (Text
uid 3287,0
va (VaSet
font "courier,8,1"
)
xt "47250,-16900,48750,-16000"
st "lib"
blo "47250,-16200"
tm "BdLibraryNameMgr"
)
*393 (Text
uid 3288,0
va (VaSet
font "courier,8,1"
)
xt "47250,-16000,53250,-15100"
st "led_flasher"
blo "47250,-15300"
tm "CptNameMgr"
)
*394 (Text
uid 3289,0
va (VaSet
font "courier,8,1"
)
xt "47250,-15100,48750,-14200"
st "U_1"
blo "47250,-14400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3290,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3291,0
text (MLText
uid 3292,0
va (VaSet
font "courier,8,0"
)
xt "41000,-18900,61000,-18000"
st "FLASH_PERIOD_BITS = 27    ( integer )  "
)
header ""
)
elements [
(GiElement
name "FLASH_PERIOD_BITS"
type "integer"
value "27"
)
]
)
ordering 1
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*395 (Net
uid 3301,0
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 154
suid 159,0
)
declText (MLText
uid 3302,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*396 (Net
uid 3618,0
lang 2
decl (Decl
n "eth_reset_no"
t "std_logic"
eolc "--ETH_RESET_N"
preAdd 0
posAdd 0
o 77
suid 160,0
)
declText (MLText
uid 3619,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*397 (Net
uid 3620,0
lang 2
decl (Decl
n "eth_int_ni"
t "std_logic"
eolc "--ETH_INT_N"
preAdd 0
posAdd 0
o 74
suid 161,0
)
declText (MLText
uid 3621,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*398 (Wire
uid 17,0
shape (OrthoPolyLine
uid 18,0
va (VaSet
vasetType 3
)
xt "52000,-40000,63250,-40000"
pts [
"52000,-40000"
"63250,-40000"
]
)
start &1
end &307
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 21,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22,0
va (VaSet
)
xt "52000,-41000,58700,-40000"
st "clk_xtal_125_mi"
blo "52000,-40200"
tm "WireNameMgr"
)
)
on &2
)
*399 (Wire
uid 31,0
shape (OrthoPolyLine
uid 32,0
va (VaSet
vasetType 3
)
xt "52000,-41000,63250,-41000"
pts [
"52000,-41000"
"63250,-41000"
]
)
start &3
end &306
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 35,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36,0
va (VaSet
)
xt "52000,-42000,58600,-41000"
st "clk_xtal_125_pi"
blo "52000,-41200"
tm "WireNameMgr"
)
)
on &4
)
*400 (Wire
uid 45,0
shape (OrthoPolyLine
uid 46,0
va (VaSet
vasetType 3
)
xt "-88000,33000,-86000,33000"
pts [
"-88000,33000"
"-86000,33000"
]
)
start &5
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 49,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50,0
va (VaSet
)
xt "-85000,32000,-78400,33000"
st "clk_mgtclk0a_mi"
blo "-85000,32800"
tm "WireNameMgr"
)
)
on &6
)
*401 (Wire
uid 59,0
shape (OrthoPolyLine
uid 60,0
va (VaSet
vasetType 3
)
xt "-88000,32000,-86000,32000"
pts [
"-88000,32000"
"-86000,32000"
]
)
start &7
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 63,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64,0
va (VaSet
)
xt "-85000,31000,-78500,32000"
st "clk_mgtclk0a_pi"
blo "-85000,31800"
tm "WireNameMgr"
)
)
on &8
)
*402 (Wire
uid 73,0
shape (OrthoPolyLine
uid 74,0
va (VaSet
vasetType 3
)
xt "-88000,31000,-86000,31000"
pts [
"-88000,31000"
"-86000,31000"
]
)
start &9
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 77,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 78,0
va (VaSet
)
xt "-85000,30000,-78300,31000"
st "clk_mgtclk0b_mi"
blo "-85000,30800"
tm "WireNameMgr"
)
)
on &10
)
*403 (Wire
uid 87,0
shape (OrthoPolyLine
uid 88,0
va (VaSet
vasetType 3
)
xt "-88000,30000,-86000,30000"
pts [
"-88000,30000"
"-86000,30000"
]
)
start &11
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 91,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92,0
va (VaSet
)
xt "-85000,29000,-78400,30000"
st "clk_mgtclk0b_pi"
blo "-85000,29800"
tm "WireNameMgr"
)
)
on &12
)
*404 (Wire
uid 101,0
shape (OrthoPolyLine
uid 102,0
va (VaSet
vasetType 3
)
xt "-88000,29000,-86000,29000"
pts [
"-88000,29000"
"-86000,29000"
]
)
start &13
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 105,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 106,0
va (VaSet
)
xt "-85000,28000,-78400,29000"
st "clk_mgtclk1a_mi"
blo "-85000,28800"
tm "WireNameMgr"
)
)
on &14
)
*405 (Wire
uid 115,0
shape (OrthoPolyLine
uid 116,0
va (VaSet
vasetType 3
)
xt "-88000,28000,-86000,28000"
pts [
"-88000,28000"
"-86000,28000"
]
)
start &15
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 119,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 120,0
va (VaSet
)
xt "-85000,27000,-78500,28000"
st "clk_mgtclk1a_pi"
blo "-85000,27800"
tm "WireNameMgr"
)
)
on &16
)
*406 (Wire
uid 129,0
shape (OrthoPolyLine
uid 130,0
va (VaSet
vasetType 3
)
xt "-88000,27000,-86000,27000"
pts [
"-88000,27000"
"-86000,27000"
]
)
start &17
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 133,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 134,0
va (VaSet
)
xt "-85000,26000,-78300,27000"
st "clk_mgtclk1b_mi"
blo "-85000,26800"
tm "WireNameMgr"
)
)
on &18
)
*407 (Wire
uid 143,0
shape (OrthoPolyLine
uid 144,0
va (VaSet
vasetType 3
)
xt "-88000,26000,-86000,26000"
pts [
"-88000,26000"
"-86000,26000"
]
)
start &19
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 147,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 148,0
va (VaSet
)
xt "-85000,25000,-78400,26000"
st "clk_mgtclk1b_pi"
blo "-85000,25800"
tm "WireNameMgr"
)
)
on &20
)
*408 (Wire
uid 157,0
shape (OrthoPolyLine
uid 158,0
va (VaSet
vasetType 3
)
xt "-88000,25000,-86000,25000"
pts [
"-88000,25000"
"-86000,25000"
]
)
start &21
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 161,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 162,0
va (VaSet
)
xt "-85000,24000,-77000,25000"
st "cjt_fpga_jtag_ena_i"
blo "-85000,24800"
tm "WireNameMgr"
)
)
on &22
)
*409 (Wire
uid 171,0
shape (OrthoPolyLine
uid 172,0
va (VaSet
vasetType 3
)
xt "-88000,24000,-86000,24000"
pts [
"-88000,24000"
"-86000,24000"
]
)
start &23
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 176,0
va (VaSet
)
xt "-85000,23000,-77200,24000"
st "cjt_fpga_jtag_tck_i"
blo "-85000,23800"
tm "WireNameMgr"
)
)
on &24
)
*410 (Wire
uid 185,0
shape (OrthoPolyLine
uid 186,0
va (VaSet
vasetType 3
)
xt "-88000,23000,-86000,23000"
pts [
"-88000,23000"
"-86000,23000"
]
)
start &25
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 189,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 190,0
va (VaSet
)
xt "-85000,22000,-77300,23000"
st "cjt_fpga_jtag_tdi_i"
blo "-85000,22800"
tm "WireNameMgr"
)
)
on &26
)
*411 (Wire
uid 199,0
shape (OrthoPolyLine
uid 200,0
va (VaSet
vasetType 3
)
xt "-88000,22000,-86000,22000"
pts [
"-88000,22000"
"-86000,22000"
]
)
start &27
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 203,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 204,0
va (VaSet
)
xt "-85000,21000,-77000,22000"
st "cjt_fpga_jtag_tdo_i"
blo "-85000,21800"
tm "WireNameMgr"
)
)
on &28
)
*412 (Wire
uid 213,0
shape (OrthoPolyLine
uid 214,0
va (VaSet
vasetType 3
)
xt "-88000,21000,-86000,21000"
pts [
"-88000,21000"
"-86000,21000"
]
)
start &29
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 217,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 218,0
va (VaSet
)
xt "-85000,20000,-77000,21000"
st "cjt_fpga_jtag_tms_i"
blo "-85000,20800"
tm "WireNameMgr"
)
)
on &30
)
*413 (Wire
uid 227,0
shape (OrthoPolyLine
uid 228,0
va (VaSet
vasetType 3
)
xt "-88000,20000,-86000,20000"
pts [
"-88000,20000"
"-86000,20000"
]
)
start &31
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 231,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 232,0
va (VaSet
)
xt "-85000,19000,-75500,20000"
st "cjt_reload_fpga_fw_n_i"
blo "-85000,19800"
tm "WireNameMgr"
)
)
on &32
)
*414 (Wire
uid 241,0
shape (OrthoPolyLine
uid 242,0
va (VaSet
vasetType 3
)
xt "-88000,3000,-86000,3000"
pts [
"-88000,3000"
"-86000,3000"
]
)
start &33
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 245,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 246,0
va (VaSet
)
xt "-85000,2000,-79700,3000"
st "cjt_rev_b0_i"
blo "-85000,2800"
tm "WireNameMgr"
)
)
on &34
)
*415 (Wire
uid 255,0
shape (OrthoPolyLine
uid 256,0
va (VaSet
vasetType 3
)
xt "-88000,4000,-86000,4000"
pts [
"-88000,4000"
"-86000,4000"
]
)
start &35
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 259,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 260,0
va (VaSet
)
xt "-85000,3000,-79700,4000"
st "cjt_rev_b1_i"
blo "-85000,3800"
tm "WireNameMgr"
)
)
on &36
)
*416 (Wire
uid 269,0
shape (OrthoPolyLine
uid 270,0
va (VaSet
vasetType 3
)
xt "-88000,5000,-86000,5000"
pts [
"-88000,5000"
"-86000,5000"
]
)
start &37
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 273,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 274,0
va (VaSet
)
xt "-85000,4000,-79700,5000"
st "cjt_rev_clk_i"
blo "-85000,4800"
tm "WireNameMgr"
)
)
on &38
)
*417 (Wire
uid 283,0
shape (OrthoPolyLine
uid 284,0
va (VaSet
vasetType 3
)
xt "-88000,6000,-86000,6000"
pts [
"-88000,6000"
"-86000,6000"
]
)
start &39
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 287,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 288,0
va (VaSet
)
xt "-85000,5000,-79300,6000"
st "cx4_lane0_mi"
blo "-85000,5800"
tm "WireNameMgr"
)
)
on &40
)
*418 (Wire
uid 297,0
shape (OrthoPolyLine
uid 298,0
va (VaSet
vasetType 3
)
xt "-88000,7000,-86000,7000"
pts [
"-88000,7000"
"-86000,7000"
]
)
start &41
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 301,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 302,0
va (VaSet
)
xt "-85000,6000,-79400,7000"
st "cx4_lane0_pi"
blo "-85000,6800"
tm "WireNameMgr"
)
)
on &42
)
*419 (Wire
uid 311,0
shape (OrthoPolyLine
uid 312,0
va (VaSet
vasetType 3
)
xt "-65000,15000,-63000,15000"
pts [
"-65000,15000"
"-63000,15000"
]
)
end &43
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 315,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 316,0
va (VaSet
)
xt "-71000,14000,-65000,15000"
st "cx4_lane0_mo"
blo "-71000,14800"
tm "WireNameMgr"
)
)
on &44
)
*420 (Wire
uid 325,0
shape (OrthoPolyLine
uid 326,0
va (VaSet
vasetType 3
)
xt "-65000,16000,-63000,16000"
pts [
"-65000,16000"
"-63000,16000"
]
)
end &45
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 329,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 330,0
va (VaSet
)
xt "-71000,15000,-65100,16000"
st "cx4_lane0_po"
blo "-71000,15800"
tm "WireNameMgr"
)
)
on &46
)
*421 (Wire
uid 339,0
shape (OrthoPolyLine
uid 340,0
va (VaSet
vasetType 3
)
xt "-88000,8000,-86000,8000"
pts [
"-88000,8000"
"-86000,8000"
]
)
start &47
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 343,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 344,0
va (VaSet
)
xt "-85000,7000,-79400,8000"
st "cx4_lane1_pi"
blo "-85000,7800"
tm "WireNameMgr"
)
)
on &48
)
*422 (Wire
uid 353,0
shape (OrthoPolyLine
uid 354,0
va (VaSet
vasetType 3
)
xt "-65000,17000,-63000,17000"
pts [
"-65000,17000"
"-63000,17000"
]
)
end &49
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 357,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 358,0
va (VaSet
)
xt "-71000,16000,-65100,17000"
st "cx4_lane1_po"
blo "-71000,16800"
tm "WireNameMgr"
)
)
on &50
)
*423 (Wire
uid 367,0
shape (OrthoPolyLine
uid 368,0
va (VaSet
vasetType 3
)
xt "-65000,18000,-63000,18000"
pts [
"-65000,18000"
"-63000,18000"
]
)
end &51
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 371,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 372,0
va (VaSet
)
xt "-71000,17000,-65000,18000"
st "cx4_lane1_mo"
blo "-71000,17800"
tm "WireNameMgr"
)
)
on &52
)
*424 (Wire
uid 381,0
shape (OrthoPolyLine
uid 382,0
va (VaSet
vasetType 3
)
xt "-88000,9000,-86000,9000"
pts [
"-88000,9000"
"-86000,9000"
]
)
start &53
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 385,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 386,0
va (VaSet
)
xt "-85000,8000,-79300,9000"
st "cx4_lane1_mi"
blo "-85000,8800"
tm "WireNameMgr"
)
)
on &54
)
*425 (Wire
uid 395,0
shape (OrthoPolyLine
uid 396,0
va (VaSet
vasetType 3
)
xt "-65000,19000,-63000,19000"
pts [
"-65000,19000"
"-63000,19000"
]
)
end &55
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 399,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 400,0
va (VaSet
)
xt "-71000,18000,-65000,19000"
st "cx4_lane2_mo"
blo "-71000,18800"
tm "WireNameMgr"
)
)
on &56
)
*426 (Wire
uid 409,0
shape (OrthoPolyLine
uid 410,0
va (VaSet
vasetType 3
)
xt "-88000,10000,-86000,10000"
pts [
"-88000,10000"
"-86000,10000"
]
)
start &57
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 413,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 414,0
va (VaSet
)
xt "-85000,9000,-79300,10000"
st "cx4_lane2_mi"
blo "-85000,9800"
tm "WireNameMgr"
)
)
on &58
)
*427 (Wire
uid 423,0
shape (OrthoPolyLine
uid 424,0
va (VaSet
vasetType 3
)
xt "-88000,11000,-86000,11000"
pts [
"-88000,11000"
"-86000,11000"
]
)
start &59
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 427,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 428,0
va (VaSet
)
xt "-85000,10000,-79400,11000"
st "cx4_lane2_pi"
blo "-85000,10800"
tm "WireNameMgr"
)
)
on &60
)
*428 (Wire
uid 437,0
shape (OrthoPolyLine
uid 438,0
va (VaSet
vasetType 3
)
xt "-65000,20000,-63000,20000"
pts [
"-65000,20000"
"-63000,20000"
]
)
end &61
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 441,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 442,0
va (VaSet
)
xt "-71000,19000,-65100,20000"
st "cx4_lane2_po"
blo "-71000,19800"
tm "WireNameMgr"
)
)
on &62
)
*429 (Wire
uid 451,0
shape (OrthoPolyLine
uid 452,0
va (VaSet
vasetType 3
)
xt "-65000,21000,-63000,21000"
pts [
"-65000,21000"
"-63000,21000"
]
)
end &63
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 455,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 456,0
va (VaSet
)
xt "-71000,20000,-65100,21000"
st "cx4_lane3_po"
blo "-71000,20800"
tm "WireNameMgr"
)
)
on &64
)
*430 (Wire
uid 465,0
shape (OrthoPolyLine
uid 466,0
va (VaSet
vasetType 3
)
xt "-88000,12000,-86000,12000"
pts [
"-88000,12000"
"-86000,12000"
]
)
start &65
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 469,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 470,0
va (VaSet
)
xt "-85000,11000,-79300,12000"
st "cx4_lane3_mi"
blo "-85000,11800"
tm "WireNameMgr"
)
)
on &66
)
*431 (Wire
uid 479,0
shape (OrthoPolyLine
uid 480,0
va (VaSet
vasetType 3
)
xt "-65000,22000,-63000,22000"
pts [
"-65000,22000"
"-63000,22000"
]
)
end &67
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 483,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 484,0
va (VaSet
)
xt "-71000,21000,-65000,22000"
st "cx4_lane3_mo"
blo "-71000,21800"
tm "WireNameMgr"
)
)
on &68
)
*432 (Wire
uid 493,0
shape (OrthoPolyLine
uid 494,0
va (VaSet
vasetType 3
)
xt "-88000,13000,-86000,13000"
pts [
"-88000,13000"
"-86000,13000"
]
)
start &69
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 497,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 498,0
va (VaSet
)
xt "-85000,12000,-79400,13000"
st "cx4_lane3_pi"
blo "-85000,12800"
tm "WireNameMgr"
)
)
on &70
)
*433 (Wire
uid 507,0
shape (OrthoPolyLine
uid 508,0
va (VaSet
vasetType 3
)
xt "-88000,14000,-86000,14000"
pts [
"-88000,14000"
"-86000,14000"
]
)
start &71
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 511,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 512,0
va (VaSet
)
xt "-85000,13000,-78800,14000"
st "cx4_lane10_mi"
blo "-85000,13800"
tm "WireNameMgr"
)
)
on &72
)
*434 (Wire
uid 521,0
shape (OrthoPolyLine
uid 522,0
va (VaSet
vasetType 3
)
xt "-65000,23000,-63000,23000"
pts [
"-65000,23000"
"-63000,23000"
]
)
end &73
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 525,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 526,0
va (VaSet
)
xt "-71000,22000,-64600,23000"
st "cx4_lane10_po"
blo "-71000,22800"
tm "WireNameMgr"
)
)
on &74
)
*435 (Wire
uid 535,0
shape (OrthoPolyLine
uid 536,0
va (VaSet
vasetType 3
)
xt "-88000,15000,-86000,15000"
pts [
"-88000,15000"
"-86000,15000"
]
)
start &75
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 539,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 540,0
va (VaSet
)
xt "-85000,14000,-78900,15000"
st "cx4_lane10_pi"
blo "-85000,14800"
tm "WireNameMgr"
)
)
on &76
)
*436 (Wire
uid 549,0
shape (OrthoPolyLine
uid 550,0
va (VaSet
vasetType 3
)
xt "-65000,24000,-63000,24000"
pts [
"-65000,24000"
"-63000,24000"
]
)
end &77
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 553,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 554,0
va (VaSet
)
xt "-72000,23000,-65500,24000"
st "cx4_lane10_mo"
blo "-72000,23800"
tm "WireNameMgr"
)
)
on &78
)
*437 (Wire
uid 563,0
shape (OrthoPolyLine
uid 564,0
va (VaSet
vasetType 3
)
xt "-88000,16000,-86000,16000"
pts [
"-88000,16000"
"-86000,16000"
]
)
start &79
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 567,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 568,0
va (VaSet
)
xt "-85000,15000,-78900,16000"
st "cx4_lane11_pi"
blo "-85000,15800"
tm "WireNameMgr"
)
)
on &80
)
*438 (Wire
uid 577,0
shape (OrthoPolyLine
uid 578,0
va (VaSet
vasetType 3
)
xt "-88000,17000,-86000,17000"
pts [
"-88000,17000"
"-86000,17000"
]
)
start &81
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 581,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 582,0
va (VaSet
)
xt "-85000,16000,-78800,17000"
st "cx4_lane11_mi"
blo "-85000,16800"
tm "WireNameMgr"
)
)
on &82
)
*439 (Wire
uid 591,0
shape (OrthoPolyLine
uid 592,0
va (VaSet
vasetType 3
)
xt "-65000,25000,-63000,25000"
pts [
"-65000,25000"
"-63000,25000"
]
)
end &83
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 595,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 596,0
va (VaSet
)
xt "-72000,24000,-65500,25000"
st "cx4_lane11_mo"
blo "-72000,24800"
tm "WireNameMgr"
)
)
on &84
)
*440 (Wire
uid 605,0
shape (OrthoPolyLine
uid 606,0
va (VaSet
vasetType 3
)
xt "-65000,26000,-63000,26000"
pts [
"-65000,26000"
"-63000,26000"
]
)
end &85
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 609,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 610,0
va (VaSet
)
xt "-71000,25000,-64600,26000"
st "cx4_lane11_po"
blo "-71000,25800"
tm "WireNameMgr"
)
)
on &86
)
*441 (Wire
uid 619,0
shape (OrthoPolyLine
uid 620,0
va (VaSet
vasetType 3
)
xt "-65000,27000,-63000,27000"
pts [
"-65000,27000"
"-63000,27000"
]
)
end &87
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 623,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 624,0
va (VaSet
)
xt "-71000,26000,-64600,27000"
st "cx4_lane12_po"
blo "-71000,26800"
tm "WireNameMgr"
)
)
on &88
)
*442 (Wire
uid 633,0
shape (OrthoPolyLine
uid 634,0
va (VaSet
vasetType 3
)
xt "-65000,28000,-63000,28000"
pts [
"-65000,28000"
"-63000,28000"
]
)
end &89
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 637,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 638,0
va (VaSet
)
xt "-72000,27000,-65500,28000"
st "cx4_lane12_mo"
blo "-72000,27800"
tm "WireNameMgr"
)
)
on &90
)
*443 (Wire
uid 647,0
shape (OrthoPolyLine
uid 648,0
va (VaSet
vasetType 3
)
xt "-88000,18000,-86000,18000"
pts [
"-88000,18000"
"-86000,18000"
]
)
start &91
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 651,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 652,0
va (VaSet
)
xt "-85000,17000,-78800,18000"
st "cx4_lane12_mi"
blo "-85000,17800"
tm "WireNameMgr"
)
)
on &92
)
*444 (Wire
uid 661,0
shape (OrthoPolyLine
uid 662,0
va (VaSet
vasetType 3
)
xt "-88000,19000,-86000,19000"
pts [
"-88000,19000"
"-86000,19000"
]
)
start &93
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 665,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 666,0
va (VaSet
)
xt "-85000,18000,-78900,19000"
st "cx4_lane12_pi"
blo "-85000,18800"
tm "WireNameMgr"
)
)
on &94
)
*445 (Wire
uid 675,0
shape (OrthoPolyLine
uid 676,0
va (VaSet
vasetType 3
)
xt "-65000,29000,-63000,29000"
pts [
"-65000,29000"
"-63000,29000"
]
)
end &95
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 679,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 680,0
va (VaSet
)
xt "-71000,28000,-64600,29000"
st "cx4_lane13_po"
blo "-71000,28800"
tm "WireNameMgr"
)
)
on &96
)
*446 (Wire
uid 689,0
shape (OrthoPolyLine
uid 690,0
va (VaSet
vasetType 3
)
xt "-65000,30000,-63000,30000"
pts [
"-65000,30000"
"-63000,30000"
]
)
end &97
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 693,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 694,0
va (VaSet
)
xt "-72000,29000,-65500,30000"
st "cx4_lane13_mo"
blo "-72000,29800"
tm "WireNameMgr"
)
)
on &98
)
*447 (Wire
uid 703,0
shape (OrthoPolyLine
uid 704,0
va (VaSet
vasetType 3
)
xt "-88000,67000,-86000,67000"
pts [
"-88000,67000"
"-86000,67000"
]
)
start &99
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 707,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 708,0
va (VaSet
)
xt "-85000,66000,-78800,67000"
st "cx4_lane13_mi"
blo "-85000,66800"
tm "WireNameMgr"
)
)
on &100
)
*448 (Wire
uid 717,0
shape (OrthoPolyLine
uid 718,0
va (VaSet
vasetType 3
)
xt "-88000,66000,-86000,66000"
pts [
"-88000,66000"
"-86000,66000"
]
)
start &101
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 721,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 722,0
va (VaSet
)
xt "-85000,65000,-78900,66000"
st "cx4_lane13_pi"
blo "-85000,65800"
tm "WireNameMgr"
)
)
on &102
)
*449 (Wire
uid 731,0
shape (OrthoPolyLine
uid 732,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-65000,31000,-63000,31000"
pts [
"-65000,31000"
"-63000,31000"
]
)
end &103
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 735,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 736,0
va (VaSet
)
xt "-71000,30000,-66000,31000"
st "ddr_addr_o"
blo "-71000,30800"
tm "WireNameMgr"
)
)
on &104
)
*450 (Wire
uid 745,0
shape (OrthoPolyLine
uid 746,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-65000,32000,-63000,32000"
pts [
"-65000,32000"
"-63000,32000"
]
)
end &105
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 749,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 750,0
va (VaSet
)
xt "-70000,31000,-66300,32000"
st "ddr_ba_o"
blo "-70000,31800"
tm "WireNameMgr"
)
)
on &106
)
*451 (Wire
uid 759,0
shape (OrthoPolyLine
uid 760,0
va (VaSet
vasetType 3
)
xt "-65000,33000,-63000,33000"
pts [
"-65000,33000"
"-63000,33000"
]
)
end &107
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 763,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 764,0
va (VaSet
)
xt "-71000,32000,-66000,33000"
st "ddr_cas_no"
blo "-71000,32800"
tm "WireNameMgr"
)
)
on &108
)
*452 (Wire
uid 773,0
shape (OrthoPolyLine
uid 774,0
va (VaSet
vasetType 3
)
xt "-65000,34000,-63000,34000"
pts [
"-65000,34000"
"-63000,34000"
]
)
end &109
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 777,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 778,0
va (VaSet
)
xt "-70000,33000,-65900,34000"
st "ddr_ck_po"
blo "-70000,33800"
tm "WireNameMgr"
)
)
on &110
)
*453 (Wire
uid 787,0
shape (OrthoPolyLine
uid 788,0
va (VaSet
vasetType 3
)
xt "-65000,-6000,-63000,-6000"
pts [
"-65000,-6000"
"-63000,-6000"
]
)
end &111
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 791,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 792,0
va (VaSet
)
xt "-70000,-7000,-65800,-6000"
st "ddr_ck_mo"
blo "-70000,-6200"
tm "WireNameMgr"
)
)
on &112
)
*454 (Wire
uid 801,0
shape (OrthoPolyLine
uid 802,0
va (VaSet
vasetType 3
)
xt "-65000,-5000,-63000,-5000"
pts [
"-65000,-5000"
"-63000,-5000"
]
)
end &113
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 805,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 806,0
va (VaSet
)
xt "-70000,-6000,-66000,-5000"
st "ddr_cke_o"
blo "-70000,-5200"
tm "WireNameMgr"
)
)
on &114
)
*455 (Wire
uid 815,0
shape (OrthoPolyLine
uid 816,0
va (VaSet
vasetType 3
)
xt "-65000,-4000,-63000,-4000"
pts [
"-65000,-4000"
"-63000,-4000"
]
)
end &115
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 819,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 820,0
va (VaSet
)
xt "-70000,-5000,-65900,-4000"
st "ddr_cs_no"
blo "-70000,-4200"
tm "WireNameMgr"
)
)
on &116
)
*456 (Wire
uid 829,0
shape (OrthoPolyLine
uid 830,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-88000,65000,-86000,65000"
pts [
"-88000,65000"
"-86000,65000"
]
)
start &117
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 833,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 834,0
va (VaSet
)
xt "-85000,64000,-81500,65000"
st "ddr_dq_i"
blo "-85000,64800"
tm "WireNameMgr"
)
)
on &118
)
*457 (Wire
uid 843,0
shape (OrthoPolyLine
uid 844,0
va (VaSet
vasetType 3
)
xt "-65000,-3000,-63000,-3000"
pts [
"-65000,-3000"
"-63000,-3000"
]
)
end &119
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 847,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 848,0
va (VaSet
)
xt "-70000,-4000,-65900,-3000"
st "ddr_ldm_o"
blo "-70000,-3200"
tm "WireNameMgr"
)
)
on &120
)
*458 (Wire
uid 857,0
shape (OrthoPolyLine
uid 858,0
va (VaSet
vasetType 3
)
xt "-65000,-2000,-63000,-2000"
pts [
"-65000,-2000"
"-63000,-2000"
]
)
end &121
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 861,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 862,0
va (VaSet
)
xt "-71000,-3000,-66100,-2000"
st "ddr_ldqs_o"
blo "-71000,-2200"
tm "WireNameMgr"
)
)
on &122
)
*459 (Wire
uid 871,0
shape (OrthoPolyLine
uid 872,0
va (VaSet
vasetType 3
)
xt "-65000,-1000,-63000,-1000"
pts [
"-65000,-1000"
"-63000,-1000"
]
)
end &123
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 875,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 876,0
va (VaSet
)
xt "-71000,-2000,-66100,-1000"
st "ddr_ras_no"
blo "-71000,-1200"
tm "WireNameMgr"
)
)
on &124
)
*460 (Wire
uid 885,0
shape (OrthoPolyLine
uid 886,0
va (VaSet
vasetType 3
)
xt "-65000,0,-63000,0"
pts [
"-65000,0"
"-63000,0"
]
)
end &125
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 889,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 890,0
va (VaSet
)
xt "-70000,-1000,-65700,0"
st "ddr_udm_o"
blo "-70000,-200"
tm "WireNameMgr"
)
)
on &126
)
*461 (Wire
uid 899,0
shape (OrthoPolyLine
uid 900,0
va (VaSet
vasetType 3
)
xt "-65000,1000,-63000,1000"
pts [
"-65000,1000"
"-63000,1000"
]
)
end &127
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 903,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 904,0
va (VaSet
)
xt "-71000,0,-65900,1000"
st "ddr_udqs_o"
blo "-71000,800"
tm "WireNameMgr"
)
)
on &128
)
*462 (Wire
uid 913,0
shape (OrthoPolyLine
uid 914,0
va (VaSet
vasetType 3
)
xt "-65000,2000,-63000,2000"
pts [
"-65000,2000"
"-63000,2000"
]
)
end &129
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 917,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 918,0
va (VaSet
)
xt "-70000,1000,-65700,2000"
st "ddr_we_no"
blo "-70000,1800"
tm "WireNameMgr"
)
)
on &130
)
*463 (Wire
uid 927,0
shape (OrthoPolyLine
uid 928,0
va (VaSet
vasetType 3
)
xt "-65000,3000,-63000,3000"
pts [
"-65000,3000"
"-63000,3000"
]
)
end &131
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 931,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 932,0
va (VaSet
)
xt "-71000,2000,-66400,3000"
st "disp_clk_o"
blo "-71000,2800"
tm "WireNameMgr"
)
)
on &132
)
*464 (Wire
uid 941,0
shape (OrthoPolyLine
uid 942,0
va (VaSet
vasetType 3
)
xt "-65000,4000,-63000,4000"
pts [
"-65000,4000"
"-63000,4000"
]
)
end &133
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 945,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 946,0
va (VaSet
)
xt "-71000,3000,-66200,4000"
st "disp_dat_o"
blo "-71000,3800"
tm "WireNameMgr"
)
)
on &134
)
*465 (Wire
uid 955,0
shape (OrthoPolyLine
uid 956,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-65000,5000,-63000,5000"
pts [
"-65000,5000"
"-63000,5000"
]
)
end &135
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 959,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 960,0
va (VaSet
)
xt "-71000,4000,-65800,5000"
st "disp_load_o"
blo "-71000,4800"
tm "WireNameMgr"
)
)
on &136
)
*466 (Wire
uid 969,0
shape (OrthoPolyLine
uid 970,0
va (VaSet
vasetType 3
)
xt "-65000,6000,-63000,6000"
pts [
"-65000,6000"
"-63000,6000"
]
)
end &137
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 973,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 974,0
va (VaSet
)
xt "-71000,5000,-65900,6000"
st "disp_rst_no"
blo "-71000,5800"
tm "WireNameMgr"
)
)
on &138
)
*467 (Wire
uid 983,0
shape (OrthoPolyLine
uid 984,0
va (VaSet
vasetType 3
)
xt "17000,9000,30250,9000"
pts [
"30250,9000"
"17000,9000"
]
)
start &372
end &387
ss 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 988,0
va (VaSet
)
xt "18000,8000,21800,9000"
st "eth_col_o"
blo "18000,8800"
tm "WireNameMgr"
)
)
on &139
)
*468 (Wire
uid 997,0
shape (OrthoPolyLine
uid 998,0
va (VaSet
vasetType 3
)
xt "17000,25000,30250,25000"
pts [
"30250,25000"
"17000,25000"
]
)
start &363
end &140
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1001,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1002,0
va (VaSet
)
xt "18000,24000,23100,25000"
st "eth_coma_o"
blo "18000,24800"
tm "WireNameMgr"
)
)
on &141
)
*469 (Wire
uid 1011,0
shape (OrthoPolyLine
uid 1012,0
va (VaSet
vasetType 3
)
xt "17000,13000,30250,13000"
pts [
"17000,13000"
"30250,13000"
]
)
start &142
end &373
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1015,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1016,0
va (VaSet
)
xt "18000,12000,21500,13000"
st "eth_crs_i"
blo "18000,12800"
tm "WireNameMgr"
)
)
on &143
)
*470 (Wire
uid 1025,0
shape (OrthoPolyLine
uid 1026,0
va (VaSet
vasetType 3
)
xt "17000,22000,30250,22000"
pts [
"30250,22000"
"17000,22000"
]
)
start &362
end &144
ss 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1029,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1030,0
va (VaSet
)
xt "18000,21000,23500,22000"
st "eth_gtxclk_o"
blo "18000,21800"
tm "WireNameMgr"
)
)
on &145
)
*471 (Wire
uid 1039,0
shape (OrthoPolyLine
uid 1040,0
va (VaSet
vasetType 3
)
xt "17000,16000,30250,16000"
pts [
"17000,16000"
"30250,16000"
]
)
start &146
end &365
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1043,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1044,0
va (VaSet
)
xt "18000,15000,22400,16000"
st "eth_int_ni"
blo "18000,15800"
tm "WireNameMgr"
)
)
on &397
)
*472 (Wire
uid 1053,0
shape (OrthoPolyLine
uid 1054,0
va (VaSet
vasetType 3
)
xt "17000,27000,30250,27000"
pts [
"30250,27000"
"17000,27000"
]
)
start &366
end &147
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1057,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1058,0
va (VaSet
)
xt "18000,26000,22200,27000"
st "eth_mdc_o"
blo "18000,26800"
tm "WireNameMgr"
)
)
on &148
)
*473 (Wire
uid 1067,0
shape (OrthoPolyLine
uid 1068,0
va (VaSet
vasetType 3
)
xt "17000,28000,30250,28000"
pts [
"30250,28000"
"17000,28000"
]
)
start &367
end &149
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1071,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1072,0
va (VaSet
)
xt "18000,27000,22000,28000"
st "eth_md_io"
blo "18000,27800"
tm "WireNameMgr"
)
)
on &150
)
*474 (Wire
uid 1081,0
shape (OrthoPolyLine
uid 1082,0
va (VaSet
vasetType 3
)
xt "17000,24000,30250,24000"
pts [
"30250,24000"
"17000,24000"
]
)
start &364
end &151
ss 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1085,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1086,0
va (VaSet
)
xt "18000,23000,23500,24000"
st "eth_reset_no"
blo "18000,23800"
tm "WireNameMgr"
)
)
on &396
)
*475 (Wire
uid 1095,0
shape (OrthoPolyLine
uid 1096,0
va (VaSet
vasetType 3
)
xt "17000,14000,30250,14000"
pts [
"17000,14000"
"30250,14000"
]
)
start &152
end &374
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1099,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1100,0
va (VaSet
)
xt "18000,13000,23200,14000"
st "eth_rx_clk_i"
blo "18000,13800"
tm "WireNameMgr"
)
)
on &153
)
*476 (Wire
uid 1109,0
shape (OrthoPolyLine
uid 1110,0
va (VaSet
vasetType 3
)
xt "17000,11000,30250,11000"
pts [
"17000,11000"
"30250,11000"
]
)
start &154
end &360
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1113,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1114,0
va (VaSet
)
xt "18000,10000,23200,11000"
st "eth_rx_dv_i"
blo "18000,10800"
tm "WireNameMgr"
)
)
on &155
)
*477 (Wire
uid 1123,0
shape (OrthoPolyLine
uid 1124,0
va (VaSet
vasetType 3
)
xt "17000,12000,30250,12000"
pts [
"17000,12000"
"30250,12000"
]
)
start &156
end &361
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1127,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1128,0
va (VaSet
)
xt "18000,11000,22900,12000"
st "eth_rx_er_i"
blo "18000,11800"
tm "WireNameMgr"
)
)
on &157
)
*478 (Wire
uid 1137,0
shape (OrthoPolyLine
uid 1138,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "17000,10000,30250,10000"
pts [
"17000,10000"
"30250,10000"
]
)
start &158
end &359
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1141,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1142,0
va (VaSet
)
xt "18000,9000,21700,10000"
st "eth_rxd_i"
blo "18000,9800"
tm "WireNameMgr"
)
)
on &159
)
*479 (Wire
uid 1151,0
shape (OrthoPolyLine
uid 1152,0
va (VaSet
vasetType 3
)
xt "17000,18000,30250,18000"
pts [
"30250,18000"
"17000,18000"
]
)
start &371
end &160
ss 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1155,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1156,0
va (VaSet
)
xt "18000,17000,23500,18000"
st "eth_tx_clk_o"
blo "18000,17800"
tm "WireNameMgr"
)
)
on &161
)
*480 (Wire
uid 1165,0
shape (OrthoPolyLine
uid 1166,0
va (VaSet
vasetType 3
)
xt "17000,20000,30250,20000"
pts [
"30250,20000"
"17000,20000"
]
)
start &369
end &162
ss 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1169,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1170,0
va (VaSet
)
xt "18000,19000,23400,20000"
st "eth_tx_en_o"
blo "18000,19800"
tm "WireNameMgr"
)
)
on &163
)
*481 (Wire
uid 1179,0
shape (OrthoPolyLine
uid 1180,0
va (VaSet
vasetType 3
)
xt "17000,19000,30250,19000"
pts [
"30250,19000"
"17000,19000"
]
)
start &370
end &164
ss 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1183,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1184,0
va (VaSet
)
xt "18000,18000,23200,19000"
st "eth_tx_er_o"
blo "18000,18800"
tm "WireNameMgr"
)
)
on &165
)
*482 (Wire
uid 1193,0
shape (OrthoPolyLine
uid 1194,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "17000,21000,30250,21000"
pts [
"30250,21000"
"17000,21000"
]
)
start &368
end &166
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1197,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1198,0
va (VaSet
)
xt "18000,20000,22000,21000"
st "eth_txd_o"
blo "18000,20800"
tm "WireNameMgr"
)
)
on &167
)
*483 (Wire
uid 1207,0
shape (OrthoPolyLine
uid 1208,0
va (VaSet
vasetType 3
)
xt "-65000,58000,-63000,58000"
pts [
"-65000,58000"
"-63000,58000"
]
)
end &168
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1211,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1212,0
va (VaSet
)
xt "-71000,57000,-66200,58000"
st "flash_ale_o"
blo "-71000,57800"
tm "WireNameMgr"
)
)
on &169
)
*484 (Wire
uid 1221,0
shape (OrthoPolyLine
uid 1222,0
va (VaSet
vasetType 3
)
xt "-88000,58000,-86000,58000"
pts [
"-88000,58000"
"-86000,58000"
]
)
start &170
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1225,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1226,0
va (VaSet
)
xt "-85000,57000,-79300,58000"
st "flash_busy_ni"
blo "-85000,57800"
tm "WireNameMgr"
)
)
on &171
)
*485 (Wire
uid 1235,0
shape (OrthoPolyLine
uid 1236,0
va (VaSet
vasetType 3
)
xt "-65000,59000,-63000,59000"
pts [
"-65000,59000"
"-63000,59000"
]
)
end &172
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1239,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1240,0
va (VaSet
)
xt "-71000,58000,-66200,59000"
st "flash_cle_o"
blo "-71000,58800"
tm "WireNameMgr"
)
)
on &173
)
*486 (Wire
uid 1249,0
shape (OrthoPolyLine
uid 1250,0
va (VaSet
vasetType 3
)
xt "-65000,60000,-63000,60000"
pts [
"-65000,60000"
"-63000,60000"
]
)
end &174
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1253,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1254,0
va (VaSet
)
xt "-71000,59000,-65900,60000"
st "flash_cs_no"
blo "-71000,59800"
tm "WireNameMgr"
)
)
on &175
)
*487 (Wire
uid 1263,0
shape (OrthoPolyLine
uid 1264,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-65000,61000,-63000,61000"
pts [
"-65000,61000"
"-63000,61000"
]
)
end &176
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1267,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1268,0
va (VaSet
)
xt "-71000,60000,-65400,61000"
st "flash_data_io"
blo "-71000,60800"
tm "WireNameMgr"
)
)
on &177
)
*488 (Wire
uid 1277,0
shape (OrthoPolyLine
uid 1278,0
va (VaSet
vasetType 3
)
xt "-65000,62000,-63000,62000"
pts [
"-65000,62000"
"-63000,62000"
]
)
end &178
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1281,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1282,0
va (VaSet
)
xt "-72000,61000,-65100,62000"
st "flash_rd_ena_no"
blo "-72000,61800"
tm "WireNameMgr"
)
)
on &179
)
*489 (Wire
uid 1291,0
shape (OrthoPolyLine
uid 1292,0
va (VaSet
vasetType 3
)
xt "-65000,63000,-63000,63000"
pts [
"-65000,63000"
"-63000,63000"
]
)
end &180
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1295,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1296,0
va (VaSet
)
xt "-72000,62000,-65000,63000"
st "flash_wr_ena_no"
blo "-72000,62800"
tm "WireNameMgr"
)
)
on &181
)
*490 (Wire
uid 1305,0
shape (OrthoPolyLine
uid 1306,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-88000,57000,-86000,57000"
pts [
"-88000,57000"
"-86000,57000"
]
)
start &182
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1309,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1310,0
va (VaSet
)
xt "-85000,56000,-80600,57000"
st "fo_desel_i"
blo "-85000,56800"
tm "WireNameMgr"
)
)
on &183
)
*491 (Wire
uid 1319,0
shape (OrthoPolyLine
uid 1320,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-88000,56000,-86000,56000"
pts [
"-88000,56000"
"-86000,56000"
]
)
start &184
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1323,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1324,0
va (VaSet
)
xt "-85000,55000,-82000,56000"
st "fo_int_i"
blo "-85000,55800"
tm "WireNameMgr"
)
)
on &185
)
*492 (Wire
uid 1333,0
shape (OrthoPolyLine
uid 1334,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-88000,55000,-86000,55000"
pts [
"-88000,55000"
"-86000,55000"
]
)
start &186
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1337,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1338,0
va (VaSet
)
xt "-85000,54000,-79100,55000"
st "fo_mod_abs_i"
blo "-85000,54800"
tm "WireNameMgr"
)
)
on &187
)
*493 (Wire
uid 1347,0
shape (OrthoPolyLine
uid 1348,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-88000,54000,-86000,54000"
pts [
"-88000,54000"
"-86000,54000"
]
)
start &188
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1351,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1352,0
va (VaSet
)
xt "-85000,53000,-79600,54000"
st "fo_mod_nr_i"
blo "-85000,53800"
tm "WireNameMgr"
)
)
on &189
)
*494 (Wire
uid 1361,0
shape (OrthoPolyLine
uid 1362,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-88000,53000,-86000,53000"
pts [
"-88000,53000"
"-86000,53000"
]
)
start &190
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1365,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1366,0
va (VaSet
)
xt "-85000,52000,-79900,53000"
st "fo_pdown_i"
blo "-85000,52800"
tm "WireNameMgr"
)
)
on &191
)
*495 (Wire
uid 1375,0
shape (OrthoPolyLine
uid 1376,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-65000,64000,-63000,64000"
pts [
"-65000,64000"
"-63000,64000"
]
)
end &192
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1379,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1380,0
va (VaSet
)
xt "-70000,63000,-66300,64000"
st "fo_rd_mo"
blo "-70000,63800"
tm "WireNameMgr"
)
)
on &193
)
*496 (Wire
uid 1389,0
shape (OrthoPolyLine
uid 1390,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-65000,65000,-63000,65000"
pts [
"-65000,65000"
"-63000,65000"
]
)
end &194
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1393,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1394,0
va (VaSet
)
xt "-70000,64000,-66400,65000"
st "fo_rd_po"
blo "-70000,64800"
tm "WireNameMgr"
)
)
on &195
)
*497 (Wire
uid 1403,0
shape (OrthoPolyLine
uid 1404,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-88000,52000,-86000,52000"
pts [
"-88000,52000"
"-86000,52000"
]
)
start &196
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1407,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1408,0
va (VaSet
)
xt "-85000,51000,-79900,52000"
st "fo_refclk_mi"
blo "-85000,51800"
tm "WireNameMgr"
)
)
on &197
)
*498 (Wire
uid 1417,0
shape (OrthoPolyLine
uid 1418,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-88000,51000,-86000,51000"
pts [
"-88000,51000"
"-86000,51000"
]
)
start &198
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1421,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1422,0
va (VaSet
)
xt "-85000,50000,-80000,51000"
st "fo_refclk_pi"
blo "-85000,50800"
tm "WireNameMgr"
)
)
on &199
)
*499 (Wire
uid 1431,0
shape (OrthoPolyLine
uid 1432,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-88000,50000,-86000,50000"
pts [
"-88000,50000"
"-86000,50000"
]
)
start &200
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1435,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1436,0
va (VaSet
)
xt "-85000,49000,-80100,50000"
st "fo_rx_los_i"
blo "-85000,49800"
tm "WireNameMgr"
)
)
on &201
)
*500 (Wire
uid 1445,0
shape (OrthoPolyLine
uid 1446,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-65000,66000,-63000,66000"
pts [
"-65000,66000"
"-63000,66000"
]
)
end &202
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1449,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1450,0
va (VaSet
)
xt "-69000,65000,-65500,66000"
st "fo_scl_io"
blo "-69000,65800"
tm "WireNameMgr"
)
)
on &203
)
*501 (Wire
uid 1459,0
shape (OrthoPolyLine
uid 1460,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-65000,67000,-63000,67000"
pts [
"-65000,67000"
"-63000,67000"
]
)
end &204
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1463,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1464,0
va (VaSet
)
xt "-70000,66000,-66200,67000"
st "fo_sda_io"
blo "-70000,66800"
tm "WireNameMgr"
)
)
on &205
)
*502 (Wire
uid 1473,0
shape (OrthoPolyLine
uid 1474,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-65000,68000,-63000,68000"
pts [
"-65000,68000"
"-63000,68000"
]
)
end &206
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1477,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1478,0
va (VaSet
)
xt "-70000,67000,-66300,68000"
st "fo_td_mo"
blo "-70000,67800"
tm "WireNameMgr"
)
)
on &207
)
*503 (Wire
uid 1487,0
shape (OrthoPolyLine
uid 1488,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-65000,69000,-63000,69000"
pts [
"-65000,69000"
"-63000,69000"
]
)
end &208
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1491,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1492,0
va (VaSet
)
xt "-70000,68000,-66400,69000"
st "fo_td_po"
blo "-70000,68800"
tm "WireNameMgr"
)
)
on &209
)
*504 (Wire
uid 1501,0
shape (OrthoPolyLine
uid 1502,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-88000,49000,-86000,49000"
pts [
"-88000,49000"
"-86000,49000"
]
)
start &210
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1505,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1506,0
va (VaSet
)
xt "-85000,48000,-80100,49000"
st "fo_tx_dis_i"
blo "-85000,48800"
tm "WireNameMgr"
)
)
on &211
)
*505 (Wire
uid 1515,0
shape (OrthoPolyLine
uid 1516,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-65000,70000,-63000,70000"
pts [
"-65000,70000"
"-63000,70000"
]
)
end &212
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1519,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1520,0
va (VaSet
)
xt "-71000,69000,-64900,70000"
st "dunno_gc_mio"
blo "-71000,69800"
tm "WireNameMgr"
)
)
on &213
)
*506 (Wire
uid 1529,0
shape (OrthoPolyLine
uid 1530,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-65000,71000,-63000,71000"
pts [
"-65000,71000"
"-63000,71000"
]
)
end &214
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1533,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1534,0
va (VaSet
)
xt "-71000,70000,-65000,71000"
st "dunno_gc_pio"
blo "-71000,70800"
tm "WireNameMgr"
)
)
on &215
)
*507 (Wire
uid 1543,0
shape (OrthoPolyLine
uid 1544,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-88000,48000,-86000,48000"
pts [
"-88000,48000"
"-86000,48000"
]
)
start &216
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1547,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1548,0
va (VaSet
)
xt "-85000,47000,-81400,48000"
st "sw_hex_i"
blo "-85000,47800"
tm "WireNameMgr"
)
)
on &217
)
*508 (Wire
uid 1557,0
shape (OrthoPolyLine
uid 1558,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42000,65000,44000,65000"
pts [
"42000,65000"
"44000,65000"
]
)
end &218
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1561,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1562,0
va (VaSet
)
xt "37000,64000,40800,65000"
st "idc_p2_io"
blo "37000,64800"
tm "WireNameMgr"
)
)
on &219
)
*509 (Wire
uid 1571,0
shape (OrthoPolyLine
uid 1572,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42000,66000,44000,66000"
pts [
"42000,66000"
"44000,66000"
]
)
end &220
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1575,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1576,0
va (VaSet
)
xt "37000,65000,40800,66000"
st "idc_p3_io"
blo "37000,65800"
tm "WireNameMgr"
)
)
on &221
)
*510 (Wire
uid 1585,0
shape (OrthoPolyLine
uid 1586,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42000,67000,44000,67000"
pts [
"42000,67000"
"44000,67000"
]
)
end &222
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1589,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1590,0
va (VaSet
)
xt "37000,66000,40800,67000"
st "idc_p4_io"
blo "37000,66800"
tm "WireNameMgr"
)
)
on &223
)
*511 (Wire
uid 1599,0
shape (OrthoPolyLine
uid 1600,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42000,68000,44000,68000"
pts [
"42000,68000"
"44000,68000"
]
)
end &224
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1604,0
va (VaSet
)
xt "37000,67000,40800,68000"
st "idc_p5_io"
blo "37000,67800"
tm "WireNameMgr"
)
)
on &225
)
*512 (Wire
uid 1613,0
shape (OrthoPolyLine
uid 1614,0
va (VaSet
vasetType 3
)
xt "-65000,35000,-63000,35000"
pts [
"-65000,35000"
"-63000,35000"
]
)
end &226
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1617,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1618,0
va (VaSet
)
xt "-71000,34000,-65500,35000"
st "eeprom_cs_o"
blo "-71000,34800"
tm "WireNameMgr"
)
)
on &227
)
*513 (Wire
uid 1627,0
shape (OrthoPolyLine
uid 1628,0
va (VaSet
vasetType 3
)
xt "-88000,47000,-86000,47000"
pts [
"-88000,47000"
"-86000,47000"
]
)
start &228
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1631,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1632,0
va (VaSet
)
xt "-85000,46000,-80100,47000"
st "eeprom_d_i"
blo "-85000,46800"
tm "WireNameMgr"
)
)
on &229
)
*514 (Wire
uid 1641,0
shape (OrthoPolyLine
uid 1642,0
va (VaSet
vasetType 3
)
xt "-65000,36000,-63000,36000"
pts [
"-65000,36000"
"-63000,36000"
]
)
end &230
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1645,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1646,0
va (VaSet
)
xt "-71000,35000,-65800,36000"
st "eeprom_d_o"
blo "-71000,35800"
tm "WireNameMgr"
)
)
on &231
)
*515 (Wire
uid 1655,0
shape (OrthoPolyLine
uid 1656,0
va (VaSet
vasetType 3
)
xt "-65000,37000,-63000,37000"
pts [
"-65000,37000"
"-63000,37000"
]
)
end &232
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1659,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1660,0
va (VaSet
)
xt "-71000,36000,-65500,37000"
st "eeprom_sk_o"
blo "-71000,36800"
tm "WireNameMgr"
)
)
on &233
)
*516 (Wire
uid 1669,0
shape (OrthoPolyLine
uid 1670,0
va (VaSet
vasetType 3
)
xt "-65000,38000,-63000,38000"
pts [
"-65000,38000"
"-63000,38000"
]
)
end &234
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1673,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1674,0
va (VaSet
)
xt "-71000,37000,-66100,38000"
st "id_1wire_io"
blo "-71000,37800"
tm "WireNameMgr"
)
)
on &235
)
*517 (Wire
uid 1683,0
shape (OrthoPolyLine
uid 1684,0
va (VaSet
vasetType 3
)
xt "56750,-17000,66000,-17000"
pts [
"56750,-17000"
"66000,-17000"
]
)
start &391
end &236
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1687,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1688,0
va (VaSet
)
xt "59000,-18000,64300,-17000"
st "led_status_o"
blo "59000,-17200"
tm "WireNameMgr"
)
)
on &237
)
*518 (Wire
uid 1697,0
shape (OrthoPolyLine
uid 1698,0
va (VaSet
vasetType 3
)
xt "69000,-32000,77000,-32000"
pts [
"69000,-32000"
"77000,-32000"
]
)
start &238
end &349
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1701,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1702,0
va (VaSet
)
xt "69000,-33000,75500,-32000"
st "rst_poweron_ni"
blo "69000,-32200"
tm "WireNameMgr"
)
)
on &343
)
*519 (Wire
uid 1711,0
shape (OrthoPolyLine
uid 1712,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "17000,43000,25000,43000"
pts [
"25000,43000"
"17000,43000"
]
)
end &239
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1715,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1716,0
va (VaSet
)
xt "18000,42000,21500,43000"
st "usb_d_io"
blo "18000,42800"
tm "WireNameMgr"
)
)
on &240
)
*520 (Wire
uid 1725,0
shape (OrthoPolyLine
uid 1726,0
va (VaSet
vasetType 3
)
xt "17000,44000,25000,44000"
pts [
"25000,44000"
"17000,44000"
]
)
end &241
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1729,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1730,0
va (VaSet
)
xt "18000,43000,21600,44000"
st "usb_rd_o"
blo "18000,43800"
tm "WireNameMgr"
)
)
on &242
)
*521 (Wire
uid 1739,0
shape (OrthoPolyLine
uid 1740,0
va (VaSet
vasetType 3
)
xt "17000,40000,26000,40000"
pts [
"17000,40000"
"26000,40000"
]
)
start &243
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1743,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1744,0
va (VaSet
)
xt "17000,39000,20600,40000"
st "usb_rxf_i"
blo "17000,39800"
tm "WireNameMgr"
)
)
on &244
)
*522 (Wire
uid 1753,0
shape (OrthoPolyLine
uid 1754,0
va (VaSet
vasetType 3
)
xt "17000,39000,26000,39000"
pts [
"17000,39000"
"26000,39000"
]
)
start &245
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1757,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1758,0
va (VaSet
)
xt "17000,38000,20700,39000"
st "usb_txe_i"
blo "17000,38800"
tm "WireNameMgr"
)
)
on &246
)
*523 (Wire
uid 1767,0
shape (OrthoPolyLine
uid 1768,0
va (VaSet
vasetType 3
)
xt "17000,45000,25000,45000"
pts [
"25000,45000"
"17000,45000"
]
)
end &247
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1771,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1772,0
va (VaSet
)
xt "18000,44000,21700,45000"
st "usb_wr_o"
blo "18000,44800"
tm "WireNameMgr"
)
)
on &248
)
*524 (Wire
uid 1781,0
shape (OrthoPolyLine
uid 1782,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-65000,43000,-63000,43000"
pts [
"-65000,43000"
"-63000,43000"
]
)
end &249
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1785,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1786,0
va (VaSet
)
xt "-71000,42000,-66200,43000"
st "z3_gpio_io"
blo "-71000,42800"
tm "WireNameMgr"
)
)
on &250
)
*525 (Wire
uid 1795,0
shape (OrthoPolyLine
uid 1796,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-65000,44000,-63000,44000"
pts [
"-65000,44000"
"-63000,44000"
]
)
end &251
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1799,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1800,0
va (VaSet
)
xt "-72000,43000,-65000,44000"
st "z3_j26_lvds_mio"
blo "-72000,43800"
tm "WireNameMgr"
)
)
on &252
)
*526 (Wire
uid 1809,0
shape (OrthoPolyLine
uid 1810,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-65000,45000,-63000,45000"
pts [
"-65000,45000"
"-63000,45000"
]
)
end &253
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1813,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1814,0
va (VaSet
)
xt "-72000,44000,-65100,45000"
st "z3_j26_lvds_pio"
blo "-72000,44800"
tm "WireNameMgr"
)
)
on &254
)
*527 (Wire
uid 1823,0
shape (OrthoPolyLine
uid 1824,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-65000,46000,-63000,46000"
pts [
"-65000,46000"
"-63000,46000"
]
)
end &255
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1827,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1828,0
va (VaSet
)
xt "-72000,45000,-65100,46000"
st "z3_j27_lvds_pio"
blo "-72000,45800"
tm "WireNameMgr"
)
)
on &256
)
*528 (Wire
uid 1837,0
shape (OrthoPolyLine
uid 1838,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-65000,47000,-63000,47000"
pts [
"-65000,47000"
"-63000,47000"
]
)
end &257
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1841,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1842,0
va (VaSet
)
xt "-72000,46000,-65000,47000"
st "z3_j27_lvds_mio"
blo "-72000,46800"
tm "WireNameMgr"
)
)
on &258
)
*529 (Wire
uid 1851,0
shape (OrthoPolyLine
uid 1852,0
va (VaSet
vasetType 3
)
xt "-65000,48000,-63000,48000"
pts [
"-65000,48000"
"-63000,48000"
]
)
end &259
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1855,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1856,0
va (VaSet
)
xt "-72000,47000,-65200,48000"
st "z3_mgt106a_mo"
blo "-72000,47800"
tm "WireNameMgr"
)
)
on &260
)
*530 (Wire
uid 1865,0
shape (OrthoPolyLine
uid 1866,0
va (VaSet
vasetType 3
)
xt "-88000,43000,-86000,43000"
pts [
"-88000,43000"
"-86000,43000"
]
)
start &261
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1869,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1870,0
va (VaSet
)
xt "-85000,42000,-78600,43000"
st "z3_mgt106a_pi"
blo "-85000,42800"
tm "WireNameMgr"
)
)
on &262
)
*531 (Wire
uid 1879,0
shape (OrthoPolyLine
uid 1880,0
va (VaSet
vasetType 3
)
xt "-65000,49000,-63000,49000"
pts [
"-65000,49000"
"-63000,49000"
]
)
end &263
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1883,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1884,0
va (VaSet
)
xt "-72000,48000,-65300,49000"
st "z3_mgt106a_po"
blo "-72000,48800"
tm "WireNameMgr"
)
)
on &264
)
*532 (Wire
uid 1893,0
shape (OrthoPolyLine
uid 1894,0
va (VaSet
vasetType 3
)
xt "-88000,42000,-86000,42000"
pts [
"-88000,42000"
"-86000,42000"
]
)
start &265
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1897,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1898,0
va (VaSet
)
xt "-85000,41000,-78500,42000"
st "z3_mgt106a_mi"
blo "-85000,41800"
tm "WireNameMgr"
)
)
on &266
)
*533 (Wire
uid 1907,0
shape (OrthoPolyLine
uid 1908,0
va (VaSet
vasetType 3
)
xt "-88000,41000,-86000,41000"
pts [
"-88000,41000"
"-86000,41000"
]
)
start &267
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1911,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1912,0
va (VaSet
)
xt "-85000,40000,-78500,41000"
st "z3_mgt106b_pi"
blo "-85000,40800"
tm "WireNameMgr"
)
)
on &268
)
*534 (Wire
uid 1921,0
shape (OrthoPolyLine
uid 1922,0
va (VaSet
vasetType 3
)
xt "-65000,50000,-63000,50000"
pts [
"-65000,50000"
"-63000,50000"
]
)
end &269
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1925,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1926,0
va (VaSet
)
xt "-72000,49000,-65100,50000"
st "z3_mgt106b_mo"
blo "-72000,49800"
tm "WireNameMgr"
)
)
on &270
)
*535 (Wire
uid 1935,0
shape (OrthoPolyLine
uid 1936,0
va (VaSet
vasetType 3
)
xt "-88000,40000,-86000,40000"
pts [
"-88000,40000"
"-86000,40000"
]
)
start &271
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1939,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1940,0
va (VaSet
)
xt "-85000,39000,-78400,40000"
st "z3_mgt106b_mi"
blo "-85000,39800"
tm "WireNameMgr"
)
)
on &272
)
*536 (Wire
uid 1949,0
shape (OrthoPolyLine
uid 1950,0
va (VaSet
vasetType 3
)
xt "-65000,51000,-63000,51000"
pts [
"-65000,51000"
"-63000,51000"
]
)
end &273
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1953,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1954,0
va (VaSet
)
xt "-72000,50000,-65200,51000"
st "z3_mgt106b_po"
blo "-72000,50800"
tm "WireNameMgr"
)
)
on &274
)
*537 (Wire
uid 1963,0
shape (OrthoPolyLine
uid 1964,0
va (VaSet
vasetType 3
)
xt "-88000,39000,-86000,39000"
pts [
"-88000,39000"
"-86000,39000"
]
)
start &275
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1967,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1968,0
va (VaSet
)
xt "-85000,38000,-78600,39000"
st "z3_mgt109a_pi"
blo "-85000,38800"
tm "WireNameMgr"
)
)
on &276
)
*538 (Wire
uid 1977,0
shape (OrthoPolyLine
uid 1978,0
va (VaSet
vasetType 3
)
xt "-88000,38000,-86000,38000"
pts [
"-88000,38000"
"-86000,38000"
]
)
start &277
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1981,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1982,0
va (VaSet
)
xt "-85000,37000,-78500,38000"
st "z3_mgt109a_mi"
blo "-85000,37800"
tm "WireNameMgr"
)
)
on &278
)
*539 (Wire
uid 1991,0
shape (OrthoPolyLine
uid 1992,0
va (VaSet
vasetType 3
)
xt "-65000,52000,-63000,52000"
pts [
"-65000,52000"
"-63000,52000"
]
)
end &279
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1995,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1996,0
va (VaSet
)
xt "-72000,51000,-65200,52000"
st "z3_mgt109a_mo"
blo "-72000,51800"
tm "WireNameMgr"
)
)
on &280
)
*540 (Wire
uid 2005,0
shape (OrthoPolyLine
uid 2006,0
va (VaSet
vasetType 3
)
xt "-65000,53000,-63000,53000"
pts [
"-65000,53000"
"-63000,53000"
]
)
end &281
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2009,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2010,0
va (VaSet
)
xt "-72000,52000,-65300,53000"
st "z3_mgt109a_po"
blo "-72000,52800"
tm "WireNameMgr"
)
)
on &282
)
*541 (Wire
uid 2019,0
shape (OrthoPolyLine
uid 2020,0
va (VaSet
vasetType 3
)
xt "-88000,37000,-86000,37000"
pts [
"-88000,37000"
"-86000,37000"
]
)
start &283
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2023,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2024,0
va (VaSet
)
xt "-85000,36000,-78500,37000"
st "z3_mgt109b_pi"
blo "-85000,36800"
tm "WireNameMgr"
)
)
on &284
)
*542 (Wire
uid 2033,0
shape (OrthoPolyLine
uid 2034,0
va (VaSet
vasetType 3
)
xt "-88000,36000,-86000,36000"
pts [
"-88000,36000"
"-86000,36000"
]
)
start &285
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2037,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2038,0
va (VaSet
)
xt "-85000,35000,-78400,36000"
st "z3_mgt109b_mi"
blo "-85000,35800"
tm "WireNameMgr"
)
)
on &286
)
*543 (Wire
uid 2047,0
shape (OrthoPolyLine
uid 2048,0
va (VaSet
vasetType 3
)
xt "-65000,54000,-63000,54000"
pts [
"-65000,54000"
"-63000,54000"
]
)
end &287
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2051,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2052,0
va (VaSet
)
xt "-72000,53000,-65100,54000"
st "z3_mgt109b_mo"
blo "-72000,53800"
tm "WireNameMgr"
)
)
on &288
)
*544 (Wire
uid 2061,0
shape (OrthoPolyLine
uid 2062,0
va (VaSet
vasetType 3
)
xt "-65000,55000,-63000,55000"
pts [
"-65000,55000"
"-63000,55000"
]
)
end &289
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2065,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2066,0
va (VaSet
)
xt "-72000,54000,-65200,55000"
st "z3_mgt109b_po"
blo "-72000,54800"
tm "WireNameMgr"
)
)
on &290
)
*545 (Wire
uid 2795,0
shape (OrthoPolyLine
uid 2796,0
va (VaSet
vasetType 3
)
xt "72750,-41000,85000,-41000"
pts [
"72750,-41000"
"85000,-41000"
]
)
start &305
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2799,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2800,0
va (VaSet
)
xt "73000,-42000,75500,-41000"
st "clk125"
blo "73000,-41200"
tm "WireNameMgr"
)
)
on &311
)
*546 (Wire
uid 2877,0
shape (OrthoPolyLine
uid 2878,0
va (VaSet
vasetType 3
)
xt "105000,-34000,110250,-34000"
pts [
"105000,-34000"
"110250,-34000"
]
)
end &335
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2881,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2882,0
va (VaSet
)
xt "106000,-35000,108500,-34000"
st "clk125"
blo "106000,-34200"
tm "WireNameMgr"
)
)
on &311
)
*547 (Wire
uid 2883,0
shape (OrthoPolyLine
uid 2884,0
va (VaSet
vasetType 3
)
xt "124750,-32000,134000,-32000"
pts [
"124750,-32000"
"134000,-32000"
]
)
start &339
end &317
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2885,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2886,0
va (VaSet
)
xt "125000,-33000,129900,-32000"
st "dcm_locked"
blo "125000,-32200"
tm "WireNameMgr"
)
)
on &322
)
*548 (Wire
uid 2887,0
shape (OrthoPolyLine
uid 2888,0
va (VaSet
vasetType 3
)
xt "84000,-33000,91250,-33000"
pts [
"84000,-33000"
"91250,-33000"
]
)
end &327
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2891,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2892,0
va (VaSet
)
xt "85000,-34000,87500,-33000"
st "clk125"
blo "85000,-33200"
tm "WireNameMgr"
)
)
on &311
)
*549 (Wire
uid 2893,0
shape (OrthoPolyLine
uid 2894,0
va (VaSet
vasetType 3
)
xt "100750,-33000,110250,-33000"
pts [
"100750,-33000"
"110250,-33000"
]
)
start &328
end &336
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2895,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2896,0
va (VaSet
)
xt "102750,-34000,104050,-33000"
st "por"
blo "102750,-33200"
tm "WireNameMgr"
)
)
on &323
)
*550 (Wire
uid 2897,0
shape (OrthoPolyLine
uid 2898,0
va (VaSet
vasetType 3
)
xt "139000,-32000,143000,-32000"
pts [
"139000,-32000"
"143000,-32000"
]
)
start &314
ss 0
es 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 2901,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2902,0
va (VaSet
)
xt "140000,-33000,141000,-32000"
st "rst"
blo "140000,-32200"
tm "WireNameMgr"
)
)
on &324
)
*551 (Wire
uid 2903,0
shape (OrthoPolyLine
uid 2904,0
va (VaSet
vasetType 3
)
xt "124750,-34000,130000,-34000"
pts [
"124750,-34000"
"130000,-34000"
]
)
start &337
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2907,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2908,0
va (VaSet
)
xt "125000,-35000,127500,-34000"
st "clk200"
blo "125000,-34200"
tm "WireNameMgr"
)
)
on &325
)
*552 (Wire
uid 2983,0
shape (OrthoPolyLine
uid 2984,0
va (VaSet
vasetType 3
)
xt "82000,-32000,91250,-32000"
pts [
"82000,-32000"
"91250,-32000"
]
)
start &346
end &330
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2988,0
va (VaSet
)
xt "82000,-34000,87300,-33000"
st "rst_poweron"
blo "82000,-33200"
tm "WireNameMgr"
)
)
on &354
)
*553 (Wire
uid 3221,0
shape (OrthoPolyLine
uid 3222,0
va (VaSet
vasetType 3
)
xt "23000,3000,30250,3000"
pts [
"23000,3000"
"30250,3000"
]
)
end &356
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 3225,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3226,0
va (VaSet
)
xt "24000,2000,26500,3000"
st "clk125"
blo "24000,2800"
tm "WireNameMgr"
)
)
on &311
)
*554 (Wire
uid 3227,0
shape (OrthoPolyLine
uid 3228,0
va (VaSet
vasetType 3
)
xt "23000,4000,30250,4000"
pts [
"23000,4000"
"30250,4000"
]
)
end &357
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 3231,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3232,0
va (VaSet
)
xt "24000,3000,26500,4000"
st "clk200"
blo "24000,3800"
tm "WireNameMgr"
)
)
on &325
)
*555 (Wire
uid 3233,0
shape (OrthoPolyLine
uid 3234,0
va (VaSet
vasetType 3
)
xt "23000,5000,30250,5000"
pts [
"23000,5000"
"30250,5000"
]
)
end &358
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 3237,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3238,0
va (VaSet
)
xt "24000,4000,25000,5000"
st "rst"
blo "24000,4800"
tm "WireNameMgr"
)
)
on &324
)
*556 (Wire
uid 3241,0
shape (OrthoPolyLine
uid 3242,0
va (VaSet
vasetType 3
)
xt "23000,15000,30250,15000"
pts [
"23000,15000"
"30250,15000"
]
)
end &375
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 3245,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3246,0
va (VaSet
)
xt "24000,14000,26500,15000"
st "clk125"
blo "24000,14800"
tm "WireNameMgr"
)
)
on &311
)
*557 (Wire
uid 3303,0
shape (OrthoPolyLine
uid 3304,0
va (VaSet
vasetType 3
)
xt "39000,-17000,42250,-17000"
pts [
"39000,-17000"
"42250,-17000"
]
)
end &389
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 3307,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3308,0
va (VaSet
)
xt "40000,-18000,41000,-17000"
st "clk"
blo "40000,-17200"
tm "WireNameMgr"
)
)
on &395
)
*558 (Wire
uid 3309,0
shape (OrthoPolyLine
uid 3310,0
va (VaSet
vasetType 3
)
xt "39000,-15000,42250,-15000"
pts [
"39000,-15000"
"42250,-15000"
]
)
end &390
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 3313,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3314,0
va (VaSet
)
xt "40000,-16000,41000,-15000"
st "rst"
blo "40000,-15200"
tm "WireNameMgr"
)
)
on &324
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *559 (PackageList
uid 2412,0
stg "VerticalLayoutStrategy"
textVec [
*560 (Text
uid 2413,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "1000,84375,7500,85275"
st "Package List"
blo "1000,85075"
)
*561 (MLText
uid 2414,0
va (VaSet
isHidden 1
)
xt "1000,85275,13100,89275"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 2415,0
stg "VerticalLayoutStrategy"
textVec [
*562 (Text
uid 2416,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,84375,29200,85375"
st "Compiler Directives"
blo "21000,85175"
)
*563 (Text
uid 2417,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,85375,30500,86375"
st "Pre-module directives:"
blo "21000,86175"
)
*564 (MLText
uid 2418,0
va (VaSet
isHidden 1
)
xt "21000,86375,28800,88375"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*565 (Text
uid 2419,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,88375,31000,89375"
st "Post-module directives:"
blo "21000,89175"
)
*566 (MLText
uid 2420,0
va (VaSet
isHidden 1
)
xt "21000,84375,21000,84375"
tm "BdCompilerDirectivesTextMgr"
)
*567 (Text
uid 2421,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,89375,30600,90375"
st "End-module directives:"
blo "21000,90175"
)
*568 (MLText
uid 2422,0
va (VaSet
isHidden 1
)
xt "21000,90375,21000,90375"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-5,-5,1435,880"
viewArea "1600,-2088,64884,35092"
cachedDiagramExtent "-100500,-45200,143400,282575"
hasePageBreakOrigin 1
pageBreakOrigin "-143000,-63000"
lastUid 4255,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*569 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*570 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*571 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*572 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*573 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*574 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*575 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*576 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*577 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*578 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*579 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*580 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*581 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*582 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*583 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*584 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*585 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*586 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*587 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*588 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*589 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 2
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "15000,84375,20500,85375"
st "Declarations"
blo "15000,85175"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "15000,85375,17400,86375"
st "Ports:"
blo "15000,86175"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "15000,279575,18700,280575"
st "Pre User:"
blo "15000,280375"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "15000,84375,35000,90375"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "15000,280575,22200,281575"
st "Diagram Signals:"
blo "15000,281375"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "15000,281575,19700,282575"
st "Post User:"
blo "15000,282375"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "15000,84375,15000,84375"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 161,0
usingSuid 1
emptyRow *590 (LEmptyRow
)
uid 2425,0
optionalChildren [
*591 (RefLabelRowHdr
)
*592 (TitleRowHdr
)
*593 (FilterRowHdr
)
*594 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*595 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*596 (GroupColHdr
tm "GroupColHdrMgr"
)
*597 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*598 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*599 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*600 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*601 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*602 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*603 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_xtal_125_mi"
t "std_logic"
prec "-- CLOCKS"
eolc "--CRYSTAL_CLK_M"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
uid 2118,0
)
*604 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_xtal_125_pi"
t "std_logic"
eolc "--CRYSTAL_CLK_P"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
uid 2120,0
)
*605 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgtclk0a_mi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
uid 2122,0
)
*606 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgtclk0a_pi"
t "std_logic"
eolc "--MGTCLK0A_P"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
uid 2124,0
)
*607 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgtclk0b_mi"
t "std_logic"
eolc "--MGTCLK0B_M"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
uid 2126,0
)
*608 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgtclk0b_pi"
t "std_logic"
eolc "--MGTCLK0B_P"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
uid 2128,0
)
*609 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgtclk1a_mi"
t "std_logic"
eolc "--MGTCLK1A_M"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
uid 2130,0
)
*610 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgtclk1a_pi"
t "std_logic"
eolc "--MGTCLK1A_P"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
uid 2132,0
)
*611 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgtclk1b_mi"
t "std_logic"
eolc "--MGTCLK1B_M"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
uid 2134,0
)
*612 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgtclk1b_pi"
t "std_logic"
eolc "--MGTCLK1B_P"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
uid 2136,0
)
*613 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cjt_fpga_jtag_ena_i"
t "std_logic"
prec "-- CONF/JTAG"
eolc "--FPGA_JTAG_ENA"
preAdd 0
posAdd 0
o 11
suid 11,0
)
)
uid 2138,0
)
*614 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cjt_fpga_jtag_tck_i"
t "std_logic"
eolc "--FPGA_JTAG_TCK"
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
uid 2140,0
)
*615 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cjt_fpga_jtag_tdi_i"
t "std_logic"
eolc "--FPGA_JTAG_TDI"
preAdd 0
posAdd 0
o 13
suid 13,0
)
)
uid 2142,0
)
*616 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cjt_fpga_jtag_tdo_i"
t "std_logic"
eolc "--FPGA_JTAG_TDO"
preAdd 0
posAdd 0
o 14
suid 14,0
)
)
uid 2144,0
)
*617 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cjt_fpga_jtag_tms_i"
t "std_logic"
eolc "--FPGA_JTAG_TMS"
preAdd 0
posAdd 0
o 15
suid 15,0
)
)
uid 2146,0
)
*618 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cjt_reload_fpga_fw_n_i"
t "std_logic"
eolc "--RELOAD_FPGA_FW_N"
preAdd 0
posAdd 0
o 16
suid 16,0
)
)
uid 2148,0
)
*619 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cjt_rev_b0_i"
t "std_logic"
eolc "--REV_B0"
preAdd 0
posAdd 0
o 17
suid 17,0
)
)
uid 2150,0
)
*620 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cjt_rev_b1_i"
t "std_logic"
eolc "--REV_B1"
preAdd 0
posAdd 0
o 18
suid 18,0
)
)
uid 2152,0
)
*621 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cjt_rev_clk_i"
t "std_logic"
eolc "--REV_CLK"
preAdd 0
posAdd 0
o 19
suid 19,0
)
)
uid 2154,0
)
*622 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cx4_lane0_mi"
t "std_logic"
prec "-- CX4"
eolc "--LANE_0_RX_M"
preAdd 0
posAdd 0
o 20
suid 20,0
)
)
uid 2156,0
)
*623 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cx4_lane0_pi"
t "std_logic"
eolc "--LANE_0_RX_P"
preAdd 0
posAdd 0
o 21
suid 21,0
)
)
uid 2158,0
)
*624 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cx4_lane0_mo"
t "std_logic"
eolc "--LANE_0_TX_M"
preAdd 0
posAdd 0
o 22
suid 22,0
)
)
uid 2160,0
)
*625 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cx4_lane0_po"
t "std_logic"
eolc "--LANE_0_TX_P"
preAdd 0
posAdd 0
o 23
suid 23,0
)
)
uid 2162,0
)
*626 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cx4_lane1_pi"
t "std_logic"
eolc "--LANE_1_RX_P"
preAdd 0
posAdd 0
o 24
suid 24,0
)
)
uid 2164,0
)
*627 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cx4_lane1_po"
t "std_logic"
eolc "--LANE_1_TX_P"
preAdd 0
posAdd 0
o 25
suid 25,0
)
)
uid 2166,0
)
*628 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cx4_lane1_mo"
t "std_logic"
eolc "--LANE_1_TX_M"
preAdd 0
posAdd 0
o 26
suid 26,0
)
)
uid 2168,0
)
*629 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cx4_lane1_mi"
t "std_logic"
eolc "--LANE_1_RX_M"
preAdd 0
posAdd 0
o 27
suid 27,0
)
)
uid 2170,0
)
*630 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cx4_lane2_mo"
t "std_logic"
eolc "--LANE_2_TX_M"
preAdd 0
posAdd 0
o 28
suid 28,0
)
)
uid 2172,0
)
*631 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cx4_lane2_mi"
t "std_logic"
eolc "--LANE_2_RX_M"
preAdd 0
posAdd 0
o 29
suid 29,0
)
)
uid 2174,0
)
*632 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cx4_lane2_pi"
t "std_logic"
eolc "--LANE_2_RX_P"
preAdd 0
posAdd 0
o 30
suid 30,0
)
)
uid 2176,0
)
*633 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cx4_lane2_po"
t "std_logic"
eolc "--LANE_2_TX_P"
preAdd 0
posAdd 0
o 31
suid 31,0
)
)
uid 2178,0
)
*634 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cx4_lane3_po"
t "std_logic"
eolc "--LANE_3_TX_P"
preAdd 0
posAdd 0
o 32
suid 32,0
)
)
uid 2180,0
)
*635 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cx4_lane3_mi"
t "std_logic"
eolc "--LANE_3_RX_M"
preAdd 0
posAdd 0
o 33
suid 33,0
)
)
uid 2182,0
)
*636 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cx4_lane3_mo"
t "std_logic"
eolc "--LANE_3_TX_M"
preAdd 0
posAdd 0
o 34
suid 34,0
)
)
uid 2184,0
)
*637 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cx4_lane3_pi"
t "std_logic"
eolc "--LANE_3_RX_P"
preAdd 0
posAdd 0
o 35
suid 35,0
)
)
uid 2186,0
)
*638 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cx4_lane10_mi"
t "std_logic"
eolc "--LANE_10_RX_M"
preAdd 0
posAdd 0
o 36
suid 36,0
)
)
uid 2188,0
)
*639 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cx4_lane10_po"
t "std_logic"
eolc "--LANE_10_TX_P"
preAdd 0
posAdd 0
o 37
suid 37,0
)
)
uid 2190,0
)
*640 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cx4_lane10_pi"
t "std_logic"
eolc "--LANE_10_RX_P"
preAdd 0
posAdd 0
o 38
suid 38,0
)
)
uid 2192,0
)
*641 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cx4_lane10_mo"
t "std_logic"
eolc "--LANE_10_TX_M"
preAdd 0
posAdd 0
o 39
suid 39,0
)
)
uid 2194,0
)
*642 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cx4_lane11_pi"
t "std_logic"
eolc "--LANE_11_RX_P"
preAdd 0
posAdd 0
o 40
suid 40,0
)
)
uid 2196,0
)
*643 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cx4_lane11_mi"
t "std_logic"
eolc "--LANE_11_RX_M"
preAdd 0
posAdd 0
o 41
suid 41,0
)
)
uid 2198,0
)
*644 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cx4_lane11_mo"
t "std_logic"
eolc "--LANE_11_TX_M"
preAdd 0
posAdd 0
o 42
suid 42,0
)
)
uid 2200,0
)
*645 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cx4_lane11_po"
t "std_logic"
eolc "--LANE_11_TX_P"
preAdd 0
posAdd 0
o 43
suid 43,0
)
)
uid 2202,0
)
*646 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cx4_lane12_po"
t "std_logic"
eolc "--LANE_12_TX_P"
preAdd 0
posAdd 0
o 44
suid 44,0
)
)
uid 2204,0
)
*647 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cx4_lane12_mo"
t "std_logic"
eolc "--LANE_12_TX_M"
preAdd 0
posAdd 0
o 45
suid 45,0
)
)
uid 2206,0
)
*648 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cx4_lane12_mi"
t "std_logic"
eolc "--LANE_12_RX_M"
preAdd 0
posAdd 0
o 46
suid 46,0
)
)
uid 2208,0
)
*649 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cx4_lane12_pi"
t "std_logic"
eolc "--LANE_12_RX_P"
preAdd 0
posAdd 0
o 47
suid 47,0
)
)
uid 2210,0
)
*650 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cx4_lane13_po"
t "std_logic"
eolc "--LANE_13_TX_P"
preAdd 0
posAdd 0
o 48
suid 48,0
)
)
uid 2212,0
)
*651 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cx4_lane13_mo"
t "std_logic"
eolc "--LANE_13_TX_M"
preAdd 0
posAdd 0
o 49
suid 49,0
)
)
uid 2214,0
)
*652 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cx4_lane13_mi"
t "std_logic"
eolc "--LANE_13_RX_M"
preAdd 0
posAdd 0
o 50
suid 50,0
)
)
uid 2216,0
)
*653 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "cx4_lane13_pi"
t "std_logic"
eolc "--LANE_13_RX_P"
preAdd 0
posAdd 0
o 51
suid 51,0
)
)
uid 2218,0
)
*654 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_addr_o"
t "std_logic_vector"
b "(12 downto 0)"
prec "-- DDR RAM"
eolc "--DDR_ADDR12"
preAdd 0
posAdd 0
o 52
suid 52,0
)
)
uid 2220,0
)
*655 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_ba_o"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--DDR_BA1"
preAdd 0
posAdd 0
o 53
suid 53,0
)
)
uid 2222,0
)
*656 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_cas_no"
t "std_logic"
eolc "--DDR_CAS_N"
preAdd 0
posAdd 0
o 54
suid 54,0
)
)
uid 2224,0
)
*657 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_ck_po"
t "std_logic"
eolc "--DDR_CK"
preAdd 0
posAdd 0
o 55
suid 55,0
)
)
uid 2226,0
)
*658 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_ck_mo"
t "std_logic"
eolc "--DDR_CK_N"
preAdd 0
posAdd 0
o 56
suid 56,0
)
)
uid 2228,0
)
*659 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_cke_o"
t "std_logic"
eolc "--DDR_CKE"
preAdd 0
posAdd 0
o 57
suid 57,0
)
)
uid 2230,0
)
*660 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_cs_no"
t "std_logic"
eolc "--DDR_CS_N"
preAdd 0
posAdd 0
o 58
suid 58,0
)
)
uid 2232,0
)
*661 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ddr_dq_i"
t "std_logic_vector"
b "(15 downto 0)"
eolc "--DDR_DQ15"
preAdd 0
posAdd 0
o 59
suid 59,0
)
)
uid 2234,0
)
*662 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_ldm_o"
t "std_logic"
eolc "--DDR_LDM"
preAdd 0
posAdd 0
o 60
suid 60,0
)
)
uid 2236,0
)
*663 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_ldqs_o"
t "std_logic"
eolc "--DDR_LDQS"
preAdd 0
posAdd 0
o 61
suid 61,0
)
)
uid 2238,0
)
*664 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_ras_no"
t "std_logic"
eolc "--DDR_RAS_N"
preAdd 0
posAdd 0
o 62
suid 62,0
)
)
uid 2240,0
)
*665 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_udm_o"
t "std_logic"
eolc "--DDR_UDM"
preAdd 0
posAdd 0
o 63
suid 63,0
)
)
uid 2242,0
)
*666 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_udqs_o"
t "std_logic"
eolc "--DDR_UDQS"
preAdd 0
posAdd 0
o 64
suid 64,0
)
)
uid 2244,0
)
*667 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_we_no"
t "std_logic"
eolc "--DDR_WE_N"
preAdd 0
posAdd 0
o 65
suid 65,0
)
)
uid 2246,0
)
*668 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "disp_clk_o"
t "std_logic"
prec "-- DISPLAY"
eolc "--DISP_CLK"
preAdd 0
posAdd 0
o 66
suid 66,0
)
)
uid 2248,0
)
*669 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "disp_dat_o"
t "std_logic"
eolc "--DISP_DAT"
preAdd 0
posAdd 0
o 67
suid 67,0
)
)
uid 2250,0
)
*670 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "disp_load_o"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--DISP_LOAD1_N"
preAdd 0
posAdd 0
o 68
suid 68,0
)
)
uid 2252,0
)
*671 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "disp_rst_no"
t "std_logic"
eolc "--DISP_RST_N"
preAdd 0
posAdd 0
o 69
suid 69,0
)
)
uid 2254,0
)
*672 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_col_o"
t "std_logic"
prec "-- ETHERNET INTERFACE"
eolc "--ETH_COL"
preAdd 0
posAdd 0
o 70
suid 70,0
)
)
uid 2256,0
)
*673 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_coma_o"
t "std_logic"
eolc "--ETH_COMA"
preAdd 0
posAdd 0
o 71
suid 71,0
)
)
uid 2258,0
)
*674 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_crs_i"
t "std_logic"
eolc "--ETH_CRS"
preAdd 0
posAdd 0
o 72
suid 72,0
)
)
uid 2260,0
)
*675 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_gtxclk_o"
t "std_logic"
eolc "--ETH_GTX_CLK"
preAdd 0
posAdd 0
o 73
suid 73,0
)
)
uid 2262,0
)
*676 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_mdc_o"
t "std_logic"
eolc "--ETH_MDC"
preAdd 0
posAdd 0
o 75
suid 75,0
)
)
uid 2266,0
)
*677 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "eth_md_io"
t "std_logic"
eolc "--ETH_MDIO"
preAdd 0
posAdd 0
o 76
suid 76,0
)
)
uid 2268,0
)
*678 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_rx_clk_i"
t "std_logic"
eolc "--ETH_RX_CLK"
preAdd 0
posAdd 0
o 78
suid 78,0
)
)
uid 2272,0
)
*679 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_rx_dv_i"
t "std_logic"
eolc "--ETH_RX_DV"
preAdd 0
posAdd 0
o 79
suid 79,0
)
)
uid 2274,0
)
*680 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_rx_er_i"
t "std_logic"
eolc "--ETH_RX_ER"
preAdd 0
posAdd 0
o 80
suid 80,0
)
)
uid 2276,0
)
*681 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_rxd_i"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--ETH_RXD_7"
preAdd 0
posAdd 0
o 81
suid 81,0
)
)
uid 2278,0
)
*682 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_tx_clk_o"
t "std_logic"
eolc "--ETH_TX_CLK"
preAdd 0
posAdd 0
o 82
suid 82,0
)
)
uid 2280,0
)
*683 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_tx_en_o"
t "std_logic"
eolc "--ETH_TX_EN"
preAdd 0
posAdd 0
o 83
suid 83,0
)
)
uid 2282,0
)
*684 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_tx_er_o"
t "std_logic"
eolc "--ETH_TX_ER"
preAdd 0
posAdd 0
o 84
suid 84,0
)
)
uid 2284,0
)
*685 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_txd_o"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--ETH_TXD_7"
preAdd 0
posAdd 0
o 85
suid 85,0
)
)
uid 2286,0
)
*686 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "flash_ale_o"
t "std_logic"
prec "-- FLASH MEM INTERFACE"
eolc "--FLASH_ALE"
preAdd 0
posAdd 0
o 86
suid 86,0
)
)
uid 2288,0
)
*687 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "flash_busy_ni"
t "std_logic"
eolc "--FLASH_BUSY_N"
preAdd 0
posAdd 0
o 87
suid 87,0
)
)
uid 2290,0
)
*688 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "flash_cle_o"
t "std_logic"
eolc "--FLASH_CLE"
preAdd 0
posAdd 0
o 88
suid 88,0
)
)
uid 2292,0
)
*689 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "flash_cs_no"
t "std_logic"
eolc "--FLASH_CS_N"
preAdd 0
posAdd 0
o 89
suid 89,0
)
)
uid 2294,0
)
*690 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "flash_data_io"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--FLASH_DATA7"
preAdd 0
posAdd 0
o 90
suid 90,0
)
)
uid 2296,0
)
*691 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "flash_rd_ena_no"
t "std_logic"
eolc "--FLASH_RD_ENA_N"
preAdd 0
posAdd 0
o 91
suid 91,0
)
)
uid 2298,0
)
*692 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "flash_wr_ena_no"
t "std_logic"
eolc "--FLASH_WR_ENA_N"
preAdd 0
posAdd 0
o 92
suid 92,0
)
)
uid 2300,0
)
*693 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "fo_desel_i"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- XFP INTERFACES"
eolc "--FO_3_DESEL"
preAdd 0
posAdd 0
o 93
suid 93,0
)
)
uid 2302,0
)
*694 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "fo_int_i"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_INT"
preAdd 0
posAdd 0
o 94
suid 94,0
)
)
uid 2304,0
)
*695 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "fo_mod_abs_i"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_MOD_ABS"
preAdd 0
posAdd 0
o 95
suid 95,0
)
)
uid 2306,0
)
*696 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "fo_mod_nr_i"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_MOD_NR"
preAdd 0
posAdd 0
o 96
suid 96,0
)
)
uid 2308,0
)
*697 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "fo_pdown_i"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_PDOWN"
preAdd 0
posAdd 0
o 97
suid 97,0
)
)
uid 2310,0
)
*698 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "fo_rd_mo"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_RD_M"
preAdd 0
posAdd 0
o 98
suid 98,0
)
)
uid 2312,0
)
*699 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "fo_rd_po"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_RD_P"
preAdd 0
posAdd 0
o 99
suid 99,0
)
)
uid 2314,0
)
*700 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "fo_refclk_mi"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_REFCLK_M"
preAdd 0
posAdd 0
o 100
suid 100,0
)
)
uid 2316,0
)
*701 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "fo_refclk_pi"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_REFCLK_P"
preAdd 0
posAdd 0
o 101
suid 101,0
)
)
uid 2318,0
)
*702 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "fo_rx_los_i"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_RX_LOS"
preAdd 0
posAdd 0
o 102
suid 102,0
)
)
uid 2320,0
)
*703 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "fo_scl_io"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_SCL"
preAdd 0
posAdd 0
o 103
suid 103,0
)
)
uid 2322,0
)
*704 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "fo_sda_io"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_SDA"
preAdd 0
posAdd 0
o 104
suid 104,0
)
)
uid 2324,0
)
*705 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "fo_td_mo"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_TD_M"
preAdd 0
posAdd 0
o 105
suid 105,0
)
)
uid 2326,0
)
*706 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "fo_td_po"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_TD_P"
preAdd 0
posAdd 0
o 106
suid 106,0
)
)
uid 2328,0
)
*707 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "fo_tx_dis_i"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--FO_3_TX_DIS"
preAdd 0
posAdd 0
o 107
suid 107,0
)
)
uid 2330,0
)
*708 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "dunno_gc_mio"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- GC_IO"
eolc "--GC_IO_3_M"
preAdd 0
posAdd 0
o 108
suid 108,0
)
)
uid 2332,0
)
*709 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "dunno_gc_pio"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--GC_IO_3_P"
preAdd 0
posAdd 0
o 109
suid 109,0
)
)
uid 2334,0
)
*710 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "sw_hex_i"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- HEX SWITCH"
eolc "--HEXSW_BIT3"
preAdd 0
posAdd 0
o 110
suid 110,0
)
)
uid 2336,0
)
*711 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p2_io"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- IDC CONNECTORS (P2-5)"
eolc "--IDC_P2"
preAdd 0
posAdd 0
o 111
suid 111,0
)
)
uid 2338,0
)
*712 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p3_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P3"
preAdd 0
posAdd 0
o 112
suid 112,0
)
)
uid 2340,0
)
*713 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p4_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P4"
preAdd 0
posAdd 0
o 113
suid 113,0
)
)
uid 2342,0
)
*714 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p5_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P5"
preAdd 0
posAdd 0
o 114
suid 114,0
)
)
uid 2344,0
)
*715 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eeprom_cs_o"
t "std_logic"
prec "-- MISC CONNS %G%@ EEPROM ID1WIRE LED RESET"
eolc "--EEPROM_CS"
preAdd 0
posAdd 0
o 115
suid 115,0
)
)
uid 2346,0
)
*716 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "eeprom_d_i"
t "std_logic"
eolc "--EEPROM_DI"
preAdd 0
posAdd 0
o 116
suid 116,0
)
)
uid 2348,0
)
*717 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eeprom_d_o"
t "std_logic"
eolc "--EEPROM_DO"
preAdd 0
posAdd 0
o 117
suid 117,0
)
)
uid 2350,0
)
*718 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eeprom_sk_o"
t "std_logic"
eolc "--EEPROM_SK"
preAdd 0
posAdd 0
o 118
suid 118,0
)
)
uid 2352,0
)
*719 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "id_1wire_io"
t "std_logic"
eolc "--ID1WIRE"
preAdd 0
posAdd 0
o 119
suid 119,0
)
)
uid 2354,0
)
*720 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "led_status_o"
t "std_logic"
eolc "--LED_FPGA_STATUS"
preAdd 0
posAdd 0
o 120
suid 120,0
)
)
uid 2356,0
)
*721 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "usb_d_io"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- USB INTERFACE"
eolc "--USB_D7"
preAdd 0
posAdd 0
o 122
suid 122,0
)
)
uid 2360,0
)
*722 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "usb_rd_o"
t "std_logic"
eolc "--USB_RD_N"
preAdd 0
posAdd 0
o 123
suid 123,0
)
)
uid 2362,0
)
*723 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "usb_rxf_i"
t "std_logic"
eolc "--USB_RXF_N"
preAdd 0
posAdd 0
o 124
suid 124,0
)
)
uid 2364,0
)
*724 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "usb_txe_i"
t "std_logic"
eolc "--USB_TXE_N"
preAdd 0
posAdd 0
o 125
suid 125,0
)
)
uid 2366,0
)
*725 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "usb_wr_o"
t "std_logic"
eolc "--USB_WR"
preAdd 0
posAdd 0
o 126
suid 126,0
)
)
uid 2368,0
)
*726 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "z3_gpio_io"
t "std_logic_vector"
b "(49 downto 0)"
prec "-- ZONE3 (ATCA) CONNECTOR"
eolc "--GPIO_49"
preAdd 0
posAdd 0
o 127
suid 127,0
)
)
uid 2370,0
)
*727 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "z3_j26_lvds_mio"
t "std_logic_vector"
b "(39 downto 0)"
eolc "--J26_LVDS_39_M"
preAdd 0
posAdd 0
o 128
suid 128,0
)
)
uid 2372,0
)
*728 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "z3_j26_lvds_pio"
t "std_logic_vector"
b "(39 downto 0)"
eolc "--J26_LVDS_39_P"
preAdd 0
posAdd 0
o 129
suid 129,0
)
)
uid 2374,0
)
*729 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "z3_j27_lvds_pio"
t "std_logic_vector"
b "(39 downto 0)"
eolc "--J27_LVDS_39_P"
preAdd 0
posAdd 0
o 130
suid 130,0
)
)
uid 2376,0
)
*730 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "z3_j27_lvds_mio"
t "std_logic_vector"
b "(39 downto 0)"
eolc "--J27_LVDS_39_M"
preAdd 0
posAdd 0
o 131
suid 131,0
)
)
uid 2378,0
)
*731 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "z3_mgt106a_mo"
t "std_logic"
eolc "--LANE_6_TX_M"
preAdd 0
posAdd 0
o 132
suid 132,0
)
)
uid 2380,0
)
*732 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "z3_mgt106a_pi"
t "std_logic"
eolc "--LANE_6_RX_P"
preAdd 0
posAdd 0
o 133
suid 133,0
)
)
uid 2382,0
)
*733 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "z3_mgt106a_po"
t "std_logic"
eolc "--LANE_6_TX_P"
preAdd 0
posAdd 0
o 134
suid 134,0
)
)
uid 2384,0
)
*734 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "z3_mgt106a_mi"
t "std_logic"
eolc "--LANE_6_RX_M"
preAdd 0
posAdd 0
o 135
suid 135,0
)
)
uid 2386,0
)
*735 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "z3_mgt106b_pi"
t "std_logic"
eolc "--LANE_7_RX_P"
preAdd 0
posAdd 0
o 136
suid 136,0
)
)
uid 2388,0
)
*736 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "z3_mgt106b_mo"
t "std_logic"
eolc "--LANE_7_TX_M"
preAdd 0
posAdd 0
o 137
suid 137,0
)
)
uid 2390,0
)
*737 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "z3_mgt106b_mi"
t "std_logic"
eolc "--LANE_7_RX_M"
preAdd 0
posAdd 0
o 138
suid 138,0
)
)
uid 2392,0
)
*738 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "z3_mgt106b_po"
t "std_logic"
eolc "--LANE_7_TX_P"
preAdd 0
posAdd 0
o 139
suid 139,0
)
)
uid 2394,0
)
*739 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "z3_mgt109a_pi"
t "std_logic"
eolc "--LANE_16_RX_P"
preAdd 0
posAdd 0
o 140
suid 140,0
)
)
uid 2396,0
)
*740 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "z3_mgt109a_mi"
t "std_logic"
eolc "--LANE_16_RX_M"
preAdd 0
posAdd 0
o 141
suid 141,0
)
)
uid 2398,0
)
*741 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "z3_mgt109a_mo"
t "std_logic"
eolc "--LANE_16_TX_M"
preAdd 0
posAdd 0
o 142
suid 142,0
)
)
uid 2400,0
)
*742 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "z3_mgt109a_po"
t "std_logic"
eolc "--LANE_16_TX_P"
preAdd 0
posAdd 0
o 143
suid 143,0
)
)
uid 2402,0
)
*743 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "z3_mgt109b_pi"
t "std_logic"
eolc "--LANE_17_RX_P"
preAdd 0
posAdd 0
o 144
suid 144,0
)
)
uid 2404,0
)
*744 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "z3_mgt109b_mi"
t "std_logic"
eolc "--LANE_17_RX_M"
preAdd 0
posAdd 0
o 145
suid 145,0
)
)
uid 2406,0
)
*745 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "z3_mgt109b_mo"
t "std_logic"
eolc "--LANE_17_TX_M"
preAdd 0
posAdd 0
o 146
suid 146,0
)
)
uid 2408,0
)
*746 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "z3_mgt109b_po"
t "std_logic"
eolc "--LANE_17_TX_P"
preAdd 0
posAdd 0
o 147
suid 147,0
)
)
uid 2410,0
)
*747 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk125"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 148
suid 148,0
)
)
uid 2917,0
)
*748 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dcm_locked"
t "std_logic"
o 149
suid 149,0
)
)
uid 2919,0
)
*749 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "por"
t "std_ulogic"
o 150
suid 150,0
)
)
uid 2921,0
)
*750 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst"
t "std_logic"
prec "-----------------------------------------------------------------------
-- Signal Declarations
-----------------------------------------------------------------------

    -- Global asynchronous reset"
preAdd 0
o 151
suid 151,0
)
)
uid 2923,0
)
*751 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk200"
t "std_logic"
o 152
suid 152,0
)
)
uid 2925,0
)
*752 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "rst_poweron_ni"
t "std_logic"
eolc "--PORESET_N"
preAdd 0
posAdd 0
o 121
suid 154,0
)
)
uid 3017,0
)
*753 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_poweron"
t "std_ulogic"
o 153
suid 155,0
)
)
uid 3019,0
)
*754 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 154
suid 159,0
)
)
uid 3317,0
)
*755 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_reset_no"
t "std_logic"
eolc "--ETH_RESET_N"
preAdd 0
posAdd 0
o 77
suid 160,0
)
)
uid 3622,0
)
*756 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_int_ni"
t "std_logic"
eolc "--ETH_INT_N"
preAdd 0
posAdd 0
o 74
suid 161,0
)
)
uid 3624,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 2438,0
optionalChildren [
*757 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *758 (MRCItem
litem &590
pos 154
dimension 20
)
uid 2440,0
optionalChildren [
*759 (MRCItem
litem &591
pos 0
dimension 20
uid 2441,0
)
*760 (MRCItem
litem &592
pos 1
dimension 23
uid 2442,0
)
*761 (MRCItem
litem &593
pos 2
hidden 1
dimension 20
uid 2443,0
)
*762 (MRCItem
litem &603
pos 0
dimension 20
uid 2119,0
)
*763 (MRCItem
litem &604
pos 1
dimension 20
uid 2121,0
)
*764 (MRCItem
litem &605
pos 2
dimension 20
uid 2123,0
)
*765 (MRCItem
litem &606
pos 3
dimension 20
uid 2125,0
)
*766 (MRCItem
litem &607
pos 4
dimension 20
uid 2127,0
)
*767 (MRCItem
litem &608
pos 5
dimension 20
uid 2129,0
)
*768 (MRCItem
litem &609
pos 6
dimension 20
uid 2131,0
)
*769 (MRCItem
litem &610
pos 7
dimension 20
uid 2133,0
)
*770 (MRCItem
litem &611
pos 8
dimension 20
uid 2135,0
)
*771 (MRCItem
litem &612
pos 9
dimension 20
uid 2137,0
)
*772 (MRCItem
litem &613
pos 10
dimension 20
uid 2139,0
)
*773 (MRCItem
litem &614
pos 11
dimension 20
uid 2141,0
)
*774 (MRCItem
litem &615
pos 12
dimension 20
uid 2143,0
)
*775 (MRCItem
litem &616
pos 13
dimension 20
uid 2145,0
)
*776 (MRCItem
litem &617
pos 14
dimension 20
uid 2147,0
)
*777 (MRCItem
litem &618
pos 15
dimension 20
uid 2149,0
)
*778 (MRCItem
litem &619
pos 16
dimension 20
uid 2151,0
)
*779 (MRCItem
litem &620
pos 17
dimension 20
uid 2153,0
)
*780 (MRCItem
litem &621
pos 18
dimension 20
uid 2155,0
)
*781 (MRCItem
litem &622
pos 19
dimension 20
uid 2157,0
)
*782 (MRCItem
litem &623
pos 20
dimension 20
uid 2159,0
)
*783 (MRCItem
litem &624
pos 21
dimension 20
uid 2161,0
)
*784 (MRCItem
litem &625
pos 22
dimension 20
uid 2163,0
)
*785 (MRCItem
litem &626
pos 23
dimension 20
uid 2165,0
)
*786 (MRCItem
litem &627
pos 24
dimension 20
uid 2167,0
)
*787 (MRCItem
litem &628
pos 25
dimension 20
uid 2169,0
)
*788 (MRCItem
litem &629
pos 26
dimension 20
uid 2171,0
)
*789 (MRCItem
litem &630
pos 27
dimension 20
uid 2173,0
)
*790 (MRCItem
litem &631
pos 28
dimension 20
uid 2175,0
)
*791 (MRCItem
litem &632
pos 29
dimension 20
uid 2177,0
)
*792 (MRCItem
litem &633
pos 30
dimension 20
uid 2179,0
)
*793 (MRCItem
litem &634
pos 31
dimension 20
uid 2181,0
)
*794 (MRCItem
litem &635
pos 32
dimension 20
uid 2183,0
)
*795 (MRCItem
litem &636
pos 33
dimension 20
uid 2185,0
)
*796 (MRCItem
litem &637
pos 34
dimension 20
uid 2187,0
)
*797 (MRCItem
litem &638
pos 35
dimension 20
uid 2189,0
)
*798 (MRCItem
litem &639
pos 36
dimension 20
uid 2191,0
)
*799 (MRCItem
litem &640
pos 37
dimension 20
uid 2193,0
)
*800 (MRCItem
litem &641
pos 38
dimension 20
uid 2195,0
)
*801 (MRCItem
litem &642
pos 39
dimension 20
uid 2197,0
)
*802 (MRCItem
litem &643
pos 40
dimension 20
uid 2199,0
)
*803 (MRCItem
litem &644
pos 41
dimension 20
uid 2201,0
)
*804 (MRCItem
litem &645
pos 42
dimension 20
uid 2203,0
)
*805 (MRCItem
litem &646
pos 43
dimension 20
uid 2205,0
)
*806 (MRCItem
litem &647
pos 44
dimension 20
uid 2207,0
)
*807 (MRCItem
litem &648
pos 45
dimension 20
uid 2209,0
)
*808 (MRCItem
litem &649
pos 46
dimension 20
uid 2211,0
)
*809 (MRCItem
litem &650
pos 47
dimension 20
uid 2213,0
)
*810 (MRCItem
litem &651
pos 48
dimension 20
uid 2215,0
)
*811 (MRCItem
litem &652
pos 49
dimension 20
uid 2217,0
)
*812 (MRCItem
litem &653
pos 50
dimension 20
uid 2219,0
)
*813 (MRCItem
litem &654
pos 51
dimension 20
uid 2221,0
)
*814 (MRCItem
litem &655
pos 52
dimension 20
uid 2223,0
)
*815 (MRCItem
litem &656
pos 53
dimension 20
uid 2225,0
)
*816 (MRCItem
litem &657
pos 54
dimension 20
uid 2227,0
)
*817 (MRCItem
litem &658
pos 55
dimension 20
uid 2229,0
)
*818 (MRCItem
litem &659
pos 56
dimension 20
uid 2231,0
)
*819 (MRCItem
litem &660
pos 57
dimension 20
uid 2233,0
)
*820 (MRCItem
litem &661
pos 58
dimension 20
uid 2235,0
)
*821 (MRCItem
litem &662
pos 59
dimension 20
uid 2237,0
)
*822 (MRCItem
litem &663
pos 60
dimension 20
uid 2239,0
)
*823 (MRCItem
litem &664
pos 61
dimension 20
uid 2241,0
)
*824 (MRCItem
litem &665
pos 62
dimension 20
uid 2243,0
)
*825 (MRCItem
litem &666
pos 63
dimension 20
uid 2245,0
)
*826 (MRCItem
litem &667
pos 64
dimension 20
uid 2247,0
)
*827 (MRCItem
litem &668
pos 65
dimension 20
uid 2249,0
)
*828 (MRCItem
litem &669
pos 66
dimension 20
uid 2251,0
)
*829 (MRCItem
litem &670
pos 67
dimension 20
uid 2253,0
)
*830 (MRCItem
litem &671
pos 68
dimension 20
uid 2255,0
)
*831 (MRCItem
litem &672
pos 69
dimension 20
uid 2257,0
)
*832 (MRCItem
litem &673
pos 70
dimension 20
uid 2259,0
)
*833 (MRCItem
litem &674
pos 71
dimension 20
uid 2261,0
)
*834 (MRCItem
litem &675
pos 72
dimension 20
uid 2263,0
)
*835 (MRCItem
litem &676
pos 73
dimension 20
uid 2267,0
)
*836 (MRCItem
litem &677
pos 74
dimension 20
uid 2269,0
)
*837 (MRCItem
litem &678
pos 75
dimension 20
uid 2273,0
)
*838 (MRCItem
litem &679
pos 76
dimension 20
uid 2275,0
)
*839 (MRCItem
litem &680
pos 77
dimension 20
uid 2277,0
)
*840 (MRCItem
litem &681
pos 78
dimension 20
uid 2279,0
)
*841 (MRCItem
litem &682
pos 79
dimension 20
uid 2281,0
)
*842 (MRCItem
litem &683
pos 80
dimension 20
uid 2283,0
)
*843 (MRCItem
litem &684
pos 81
dimension 20
uid 2285,0
)
*844 (MRCItem
litem &685
pos 82
dimension 20
uid 2287,0
)
*845 (MRCItem
litem &686
pos 83
dimension 20
uid 2289,0
)
*846 (MRCItem
litem &687
pos 84
dimension 20
uid 2291,0
)
*847 (MRCItem
litem &688
pos 85
dimension 20
uid 2293,0
)
*848 (MRCItem
litem &689
pos 86
dimension 20
uid 2295,0
)
*849 (MRCItem
litem &690
pos 87
dimension 20
uid 2297,0
)
*850 (MRCItem
litem &691
pos 88
dimension 20
uid 2299,0
)
*851 (MRCItem
litem &692
pos 89
dimension 20
uid 2301,0
)
*852 (MRCItem
litem &693
pos 90
dimension 20
uid 2303,0
)
*853 (MRCItem
litem &694
pos 91
dimension 20
uid 2305,0
)
*854 (MRCItem
litem &695
pos 92
dimension 20
uid 2307,0
)
*855 (MRCItem
litem &696
pos 93
dimension 20
uid 2309,0
)
*856 (MRCItem
litem &697
pos 94
dimension 20
uid 2311,0
)
*857 (MRCItem
litem &698
pos 95
dimension 20
uid 2313,0
)
*858 (MRCItem
litem &699
pos 96
dimension 20
uid 2315,0
)
*859 (MRCItem
litem &700
pos 97
dimension 20
uid 2317,0
)
*860 (MRCItem
litem &701
pos 98
dimension 20
uid 2319,0
)
*861 (MRCItem
litem &702
pos 99
dimension 20
uid 2321,0
)
*862 (MRCItem
litem &703
pos 100
dimension 20
uid 2323,0
)
*863 (MRCItem
litem &704
pos 101
dimension 20
uid 2325,0
)
*864 (MRCItem
litem &705
pos 102
dimension 20
uid 2327,0
)
*865 (MRCItem
litem &706
pos 103
dimension 20
uid 2329,0
)
*866 (MRCItem
litem &707
pos 104
dimension 20
uid 2331,0
)
*867 (MRCItem
litem &708
pos 105
dimension 20
uid 2333,0
)
*868 (MRCItem
litem &709
pos 106
dimension 20
uid 2335,0
)
*869 (MRCItem
litem &710
pos 107
dimension 20
uid 2337,0
)
*870 (MRCItem
litem &711
pos 108
dimension 20
uid 2339,0
)
*871 (MRCItem
litem &712
pos 109
dimension 20
uid 2341,0
)
*872 (MRCItem
litem &713
pos 110
dimension 20
uid 2343,0
)
*873 (MRCItem
litem &714
pos 111
dimension 20
uid 2345,0
)
*874 (MRCItem
litem &715
pos 112
dimension 20
uid 2347,0
)
*875 (MRCItem
litem &716
pos 113
dimension 20
uid 2349,0
)
*876 (MRCItem
litem &717
pos 114
dimension 20
uid 2351,0
)
*877 (MRCItem
litem &718
pos 115
dimension 20
uid 2353,0
)
*878 (MRCItem
litem &719
pos 116
dimension 20
uid 2355,0
)
*879 (MRCItem
litem &720
pos 117
dimension 20
uid 2357,0
)
*880 (MRCItem
litem &721
pos 118
dimension 20
uid 2361,0
)
*881 (MRCItem
litem &722
pos 119
dimension 20
uid 2363,0
)
*882 (MRCItem
litem &723
pos 120
dimension 20
uid 2365,0
)
*883 (MRCItem
litem &724
pos 121
dimension 20
uid 2367,0
)
*884 (MRCItem
litem &725
pos 122
dimension 20
uid 2369,0
)
*885 (MRCItem
litem &726
pos 123
dimension 20
uid 2371,0
)
*886 (MRCItem
litem &727
pos 124
dimension 20
uid 2373,0
)
*887 (MRCItem
litem &728
pos 125
dimension 20
uid 2375,0
)
*888 (MRCItem
litem &729
pos 126
dimension 20
uid 2377,0
)
*889 (MRCItem
litem &730
pos 127
dimension 20
uid 2379,0
)
*890 (MRCItem
litem &731
pos 128
dimension 20
uid 2381,0
)
*891 (MRCItem
litem &732
pos 129
dimension 20
uid 2383,0
)
*892 (MRCItem
litem &733
pos 130
dimension 20
uid 2385,0
)
*893 (MRCItem
litem &734
pos 131
dimension 20
uid 2387,0
)
*894 (MRCItem
litem &735
pos 132
dimension 20
uid 2389,0
)
*895 (MRCItem
litem &736
pos 133
dimension 20
uid 2391,0
)
*896 (MRCItem
litem &737
pos 134
dimension 20
uid 2393,0
)
*897 (MRCItem
litem &738
pos 135
dimension 20
uid 2395,0
)
*898 (MRCItem
litem &739
pos 136
dimension 20
uid 2397,0
)
*899 (MRCItem
litem &740
pos 137
dimension 20
uid 2399,0
)
*900 (MRCItem
litem &741
pos 138
dimension 20
uid 2401,0
)
*901 (MRCItem
litem &742
pos 139
dimension 20
uid 2403,0
)
*902 (MRCItem
litem &743
pos 140
dimension 20
uid 2405,0
)
*903 (MRCItem
litem &744
pos 141
dimension 20
uid 2407,0
)
*904 (MRCItem
litem &745
pos 142
dimension 20
uid 2409,0
)
*905 (MRCItem
litem &746
pos 143
dimension 20
uid 2411,0
)
*906 (MRCItem
litem &747
pos 144
dimension 20
uid 2918,0
)
*907 (MRCItem
litem &748
pos 145
dimension 20
uid 2920,0
)
*908 (MRCItem
litem &749
pos 146
dimension 20
uid 2922,0
)
*909 (MRCItem
litem &750
pos 147
dimension 20
uid 2924,0
)
*910 (MRCItem
litem &751
pos 148
dimension 20
uid 2926,0
)
*911 (MRCItem
litem &752
pos 149
dimension 20
uid 3018,0
)
*912 (MRCItem
litem &753
pos 150
dimension 20
uid 3020,0
)
*913 (MRCItem
litem &754
pos 151
dimension 20
uid 3318,0
)
*914 (MRCItem
litem &755
pos 152
dimension 20
uid 3623,0
)
*915 (MRCItem
litem &756
pos 153
dimension 20
uid 3625,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 2444,0
optionalChildren [
*916 (MRCItem
litem &594
pos 0
dimension 20
uid 2445,0
)
*917 (MRCItem
litem &596
pos 1
dimension 50
uid 2446,0
)
*918 (MRCItem
litem &597
pos 2
dimension 100
uid 2447,0
)
*919 (MRCItem
litem &598
pos 3
dimension 50
uid 2448,0
)
*920 (MRCItem
litem &599
pos 4
dimension 100
uid 2449,0
)
*921 (MRCItem
litem &600
pos 5
dimension 100
uid 2450,0
)
*922 (MRCItem
litem &601
pos 6
dimension 50
uid 2451,0
)
*923 (MRCItem
litem &602
pos 7
dimension 80
uid 2452,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 2439,0
vaOverrides [
]
)
]
)
uid 2424,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *924 (LEmptyRow
)
uid 2454,0
optionalChildren [
*925 (RefLabelRowHdr
)
*926 (TitleRowHdr
)
*927 (FilterRowHdr
)
*928 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*929 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*930 (GroupColHdr
tm "GroupColHdrMgr"
)
*931 (NameColHdr
tm "GenericNameColHdrMgr"
)
*932 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*933 (InitColHdr
tm "GenericValueColHdrMgr"
)
*934 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*935 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 2466,0
optionalChildren [
*936 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *937 (MRCItem
litem &924
pos 0
dimension 20
)
uid 2468,0
optionalChildren [
*938 (MRCItem
litem &925
pos 0
dimension 20
uid 2469,0
)
*939 (MRCItem
litem &926
pos 1
dimension 23
uid 2470,0
)
*940 (MRCItem
litem &927
pos 2
hidden 1
dimension 20
uid 2471,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 2472,0
optionalChildren [
*941 (MRCItem
litem &928
pos 0
dimension 20
uid 2473,0
)
*942 (MRCItem
litem &930
pos 1
dimension 50
uid 2474,0
)
*943 (MRCItem
litem &931
pos 2
dimension 100
uid 2475,0
)
*944 (MRCItem
litem &932
pos 3
dimension 100
uid 2476,0
)
*945 (MRCItem
litem &933
pos 4
dimension 50
uid 2477,0
)
*946 (MRCItem
litem &934
pos 5
dimension 50
uid 2478,0
)
*947 (MRCItem
litem &935
pos 6
dimension 80
uid 2479,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 2467,0
vaOverrides [
]
)
]
)
uid 2453,0
type 1
)
activeModelName "BlockDiag"
)
