{
  "module_name": "cedrus_regs.h",
  "hash_id": "d366788b1c295a6bd56b55f6bfd7e31d6d12b6e49250e563cb20ebf30ee67135",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/media/sunxi/cedrus/cedrus_regs.h",
  "human_readable_source": " \n \n\n#ifndef _CEDRUS_REGS_H_\n#define _CEDRUS_REGS_H_\n\n#define SHIFT_AND_MASK_BITS(v, h, l) \\\n\t(((unsigned long)(v) << (l)) & GENMASK(h, l))\n\n \n\n#define VE_ENGINE_DEC_MPEG\t\t\t0x100\n#define VE_ENGINE_DEC_H264\t\t\t0x200\n#define VE_ENGINE_DEC_H265\t\t\t0x500\n\n#define VE_MODE\t\t\t\t\t0x00\n\n#define VE_MODE_PIC_WIDTH_IS_4096\t\tBIT(22)\n#define VE_MODE_PIC_WIDTH_MORE_2048\t\tBIT(21)\n#define VE_MODE_REC_WR_MODE_2MB\t\t\t(0x01 << 20)\n#define VE_MODE_REC_WR_MODE_1MB\t\t\t(0x00 << 20)\n#define VE_MODE_DDR_MODE_BW_128\t\t\t(0x03 << 16)\n#define VE_MODE_DDR_MODE_BW_256\t\t\t(0x02 << 16)\n#define VE_MODE_DISABLED\t\t\t(0x07 << 0)\n#define VE_MODE_DEC_H265\t\t\t(0x04 << 0)\n#define VE_MODE_DEC_H264\t\t\t(0x01 << 0)\n#define VE_MODE_DEC_MPEG\t\t\t(0x00 << 0)\n\n#define VE_BUF_CTRL\t\t\t\t0x50\n\n#define VE_BUF_CTRL_INTRAPRED_EXT_RAM\t\t(0x02 << 2)\n#define VE_BUF_CTRL_INTRAPRED_MIXED_RAM\t\t(0x01 << 2)\n#define VE_BUF_CTRL_INTRAPRED_INT_SRAM\t\t(0x00 << 2)\n#define VE_BUF_CTRL_DBLK_EXT_RAM\t\t(0x02 << 0)\n#define VE_BUF_CTRL_DBLK_MIXED_RAM\t\t(0x01 << 0)\n#define VE_BUF_CTRL_DBLK_INT_SRAM\t\t(0x00 << 0)\n\n#define VE_DBLK_DRAM_BUF_ADDR\t\t\t0x54\n#define VE_INTRAPRED_DRAM_BUF_ADDR\t\t0x58\n#define VE_PRIMARY_CHROMA_BUF_LEN\t\t0xc4\n#define VE_PRIMARY_FB_LINE_STRIDE\t\t0xc8\n\n#define VE_PRIMARY_FB_LINE_STRIDE_CHROMA(s)\tSHIFT_AND_MASK_BITS(s, 31, 16)\n#define VE_PRIMARY_FB_LINE_STRIDE_LUMA(s)\tSHIFT_AND_MASK_BITS(s, 15, 0)\n\n#define VE_CHROMA_BUF_LEN\t\t\t0xe8\n\n#define VE_SECONDARY_OUT_FMT_TILED_32_NV12\t(0x00 << 30)\n#define VE_SECONDARY_OUT_FMT_EXT\t\t(0x01 << 30)\n#define VE_SECONDARY_OUT_FMT_YU12\t\t(0x02 << 30)\n#define VE_SECONDARY_OUT_FMT_YV12\t\t(0x03 << 30)\n#define VE_CHROMA_BUF_LEN_SDRT(l)\t\tSHIFT_AND_MASK_BITS(l, 27, 0)\n\n#define VE_PRIMARY_OUT_FMT\t\t\t0xec\n\n#define VE_PRIMARY_OUT_FMT_TILED_32_NV12\t(0x00 << 4)\n#define VE_PRIMARY_OUT_FMT_TILED_128_NV12\t(0x01 << 4)\n#define VE_PRIMARY_OUT_FMT_YU12\t\t\t(0x02 << 4)\n#define VE_PRIMARY_OUT_FMT_YV12\t\t\t(0x03 << 4)\n#define VE_PRIMARY_OUT_FMT_NV12\t\t\t(0x04 << 4)\n#define VE_PRIMARY_OUT_FMT_NV21\t\t\t(0x05 << 4)\n#define VE_SECONDARY_OUT_FMT_EXT_TILED_32_NV12\t(0x00 << 0)\n#define VE_SECONDARY_OUT_FMT_EXT_TILED_128_NV12\t(0x01 << 0)\n#define VE_SECONDARY_OUT_FMT_EXT_YU12\t\t(0x02 << 0)\n#define VE_SECONDARY_OUT_FMT_EXT_YV12\t\t(0x03 << 0)\n#define VE_SECONDARY_OUT_FMT_EXT_NV12\t\t(0x04 << 0)\n#define VE_SECONDARY_OUT_FMT_EXT_NV21\t\t(0x05 << 0)\n\n#define VE_VERSION\t\t\t\t0xf0\n\n#define VE_VERSION_SHIFT\t\t\t16\n\n#define VE_DEC_MPEG_MP12HDR\t\t\t(VE_ENGINE_DEC_MPEG + 0x00)\n\n#define VE_DEC_MPEG_MP12HDR_SLICE_TYPE(t)\tSHIFT_AND_MASK_BITS(t, 30, 28)\n#define VE_DEC_MPEG_MP12HDR_F_CODE_SHIFT(x, y)\t(24 - 4 * (y) - 8 * (x))\n#define VE_DEC_MPEG_MP12HDR_F_CODE(__x, __y, __v) \\\n\t(((unsigned long)(__v) & GENMASK(3, 0)) << VE_DEC_MPEG_MP12HDR_F_CODE_SHIFT(__x, __y))\n\n#define VE_DEC_MPEG_MP12HDR_INTRA_DC_PRECISION(p) \\\n\tSHIFT_AND_MASK_BITS(p, 11, 10)\n#define VE_DEC_MPEG_MP12HDR_INTRA_PICTURE_STRUCTURE(s) \\\n\tSHIFT_AND_MASK_BITS(s, 9, 8)\n#define VE_DEC_MPEG_MP12HDR_TOP_FIELD_FIRST(v) \\\n\t((v) ? BIT(7) : 0)\n#define VE_DEC_MPEG_MP12HDR_FRAME_PRED_FRAME_DCT(v) \\\n\t((v) ? BIT(6) : 0)\n#define VE_DEC_MPEG_MP12HDR_CONCEALMENT_MOTION_VECTORS(v) \\\n\t((v) ? BIT(5) : 0)\n#define VE_DEC_MPEG_MP12HDR_Q_SCALE_TYPE(v) \\\n\t((v) ? BIT(4) : 0)\n#define VE_DEC_MPEG_MP12HDR_INTRA_VLC_FORMAT(v) \\\n\t((v) ? BIT(3) : 0)\n#define VE_DEC_MPEG_MP12HDR_ALTERNATE_SCAN(v) \\\n\t((v) ? BIT(2) : 0)\n#define VE_DEC_MPEG_MP12HDR_FULL_PEL_FORWARD_VECTOR(v) \\\n\t((v) ? BIT(1) : 0)\n#define VE_DEC_MPEG_MP12HDR_FULL_PEL_BACKWARD_VECTOR(v) \\\n\t((v) ? BIT(0) : 0)\n\n#define VE_DEC_MPEG_PICCODEDSIZE\t\t(VE_ENGINE_DEC_MPEG + 0x08)\n\n#define VE_DEC_MPEG_PICCODEDSIZE_WIDTH(w) \\\n\tSHIFT_AND_MASK_BITS(DIV_ROUND_UP(w, 16), 15, 8)\n#define VE_DEC_MPEG_PICCODEDSIZE_HEIGHT(h) \\\n\tSHIFT_AND_MASK_BITS(DIV_ROUND_UP(h, 16), 7, 0)\n\n#define VE_DEC_MPEG_PICBOUNDSIZE\t\t(VE_ENGINE_DEC_MPEG + 0x0c)\n\n#define VE_DEC_MPEG_PICBOUNDSIZE_WIDTH(w)\tSHIFT_AND_MASK_BITS(w, 27, 16)\n#define VE_DEC_MPEG_PICBOUNDSIZE_HEIGHT(h)\tSHIFT_AND_MASK_BITS(h, 11, 0)\n\n#define VE_DEC_MPEG_MBADDR\t\t\t(VE_ENGINE_DEC_MPEG + 0x10)\n\n#define VE_DEC_MPEG_MBADDR_X(w)\t\t\tSHIFT_AND_MASK_BITS(w, 15, 8)\n#define VE_DEC_MPEG_MBADDR_Y(h)\t\t\tSHIFT_AND_MASK_BITS(h, 7, 0)\n\n#define VE_DEC_MPEG_CTRL\t\t\t(VE_ENGINE_DEC_MPEG + 0x14)\n\n#define VE_DEC_MPEG_CTRL_MC_CACHE_EN\t\tBIT(31)\n#define VE_DEC_MPEG_CTRL_SW_VLD\t\t\tBIT(27)\n#define VE_DEC_MPEG_CTRL_SW_IQ_IS\t\tBIT(17)\n#define VE_DEC_MPEG_CTRL_QP_AC_DC_OUT_EN\tBIT(14)\n#define VE_DEC_MPEG_CTRL_ROTATE_SCALE_OUT_EN\tBIT(8)\n#define VE_DEC_MPEG_CTRL_MC_NO_WRITEBACK\tBIT(7)\n#define VE_DEC_MPEG_CTRL_ROTATE_IRQ_EN\t\tBIT(6)\n#define VE_DEC_MPEG_CTRL_VLD_DATA_REQ_IRQ_EN\tBIT(5)\n#define VE_DEC_MPEG_CTRL_ERROR_IRQ_EN\t\tBIT(4)\n#define VE_DEC_MPEG_CTRL_FINISH_IRQ_EN\t\tBIT(3)\n#define VE_DEC_MPEG_CTRL_IRQ_MASK \\\n\t(VE_DEC_MPEG_CTRL_FINISH_IRQ_EN | VE_DEC_MPEG_CTRL_ERROR_IRQ_EN | \\\n\t VE_DEC_MPEG_CTRL_VLD_DATA_REQ_IRQ_EN)\n\n#define VE_DEC_MPEG_TRIGGER\t\t\t(VE_ENGINE_DEC_MPEG + 0x18)\n\n#define VE_DEC_MPEG_TRIGGER_MB_BOUNDARY\t\tBIT(31)\n\n#define VE_DEC_MPEG_TRIGGER_CHROMA_FMT_420\t(0x00 << 27)\n#define VE_DEC_MPEG_TRIGGER_CHROMA_FMT_411\t(0x01 << 27)\n#define VE_DEC_MPEG_TRIGGER_CHROMA_FMT_422\t(0x02 << 27)\n#define VE_DEC_MPEG_TRIGGER_CHROMA_FMT_444\t(0x03 << 27)\n#define VE_DEC_MPEG_TRIGGER_CHROMA_FMT_422T\t(0x04 << 27)\n\n#define VE_DEC_MPEG_TRIGGER_MPEG1\t\t(0x01 << 24)\n#define VE_DEC_MPEG_TRIGGER_MPEG2\t\t(0x02 << 24)\n#define VE_DEC_MPEG_TRIGGER_JPEG\t\t(0x03 << 24)\n#define VE_DEC_MPEG_TRIGGER_MPEG4\t\t(0x04 << 24)\n#define VE_DEC_MPEG_TRIGGER_VP62\t\t(0x05 << 24)\n\n#define VE_DEC_MPEG_TRIGGER_VP62_AC_GET_BITS\tBIT(7)\n\n#define VE_DEC_MPEG_TRIGGER_STCD_VC1\t\t(0x02 << 4)\n#define VE_DEC_MPEG_TRIGGER_STCD_MPEG2\t\t(0x01 << 4)\n#define VE_DEC_MPEG_TRIGGER_STCD_AVC\t\t(0x00 << 4)\n\n#define VE_DEC_MPEG_TRIGGER_HW_MPEG_VLD\t\t(0x0f << 0)\n#define VE_DEC_MPEG_TRIGGER_HW_JPEG_VLD\t\t(0x0e << 0)\n#define VE_DEC_MPEG_TRIGGER_HW_MB\t\t(0x0d << 0)\n#define VE_DEC_MPEG_TRIGGER_HW_ROTATE\t\t(0x0c << 0)\n#define VE_DEC_MPEG_TRIGGER_HW_VP6_VLD\t\t(0x0b << 0)\n#define VE_DEC_MPEG_TRIGGER_HW_MAF\t\t(0x0a << 0)\n#define VE_DEC_MPEG_TRIGGER_HW_STCD_END\t\t(0x09 << 0)\n#define VE_DEC_MPEG_TRIGGER_HW_STCD_BEGIN\t(0x08 << 0)\n#define VE_DEC_MPEG_TRIGGER_SW_MC\t\t(0x07 << 0)\n#define VE_DEC_MPEG_TRIGGER_SW_IQ\t\t(0x06 << 0)\n#define VE_DEC_MPEG_TRIGGER_SW_IDCT\t\t(0x05 << 0)\n#define VE_DEC_MPEG_TRIGGER_SW_SCALE\t\t(0x04 << 0)\n#define VE_DEC_MPEG_TRIGGER_SW_VP6\t\t(0x03 << 0)\n#define VE_DEC_MPEG_TRIGGER_SW_VP62_AC_GET_BITS\t(0x02 << 0)\n\n#define VE_DEC_MPEG_STATUS\t\t\t(VE_ENGINE_DEC_MPEG + 0x1c)\n\n#define VE_DEC_MPEG_STATUS_START_DETECT_BUSY\tBIT(27)\n#define VE_DEC_MPEG_STATUS_VP6_BIT\t\tBIT(26)\n#define VE_DEC_MPEG_STATUS_VP6_BIT_BUSY\t\tBIT(25)\n#define VE_DEC_MPEG_STATUS_MAF_BUSY\t\tBIT(23)\n#define VE_DEC_MPEG_STATUS_VP6_MVP_BUSY\t\tBIT(22)\n#define VE_DEC_MPEG_STATUS_JPEG_BIT_END\t\tBIT(21)\n#define VE_DEC_MPEG_STATUS_JPEG_RESTART_ERROR\tBIT(20)\n#define VE_DEC_MPEG_STATUS_JPEG_MARKER\t\tBIT(19)\n#define VE_DEC_MPEG_STATUS_ROTATE_BUSY\t\tBIT(18)\n#define VE_DEC_MPEG_STATUS_DEBLOCKING_BUSY\tBIT(17)\n#define VE_DEC_MPEG_STATUS_SCALE_DOWN_BUSY\tBIT(16)\n#define VE_DEC_MPEG_STATUS_IQIS_BUF_EMPTY\tBIT(15)\n#define VE_DEC_MPEG_STATUS_IDCT_BUF_EMPTY\tBIT(14)\n#define VE_DEC_MPEG_STATUS_VE_BUSY\t\tBIT(13)\n#define VE_DEC_MPEG_STATUS_MC_BUSY\t\tBIT(12)\n#define VE_DEC_MPEG_STATUS_IDCT_BUSY\t\tBIT(11)\n#define VE_DEC_MPEG_STATUS_IQIS_BUSY\t\tBIT(10)\n#define VE_DEC_MPEG_STATUS_DCAC_BUSY\t\tBIT(9)\n#define VE_DEC_MPEG_STATUS_VLD_BUSY\t\tBIT(8)\n#define VE_DEC_MPEG_STATUS_ROTATE_SUCCESS\tBIT(3)\n#define VE_DEC_MPEG_STATUS_VLD_DATA_REQ\t\tBIT(2)\n#define VE_DEC_MPEG_STATUS_ERROR\t\tBIT(1)\n#define VE_DEC_MPEG_STATUS_SUCCESS\t\tBIT(0)\n#define VE_DEC_MPEG_STATUS_CHECK_MASK \\\n\t(VE_DEC_MPEG_STATUS_SUCCESS | VE_DEC_MPEG_STATUS_ERROR | \\\n\t VE_DEC_MPEG_STATUS_VLD_DATA_REQ)\n#define VE_DEC_MPEG_STATUS_CHECK_ERROR \\\n\t(VE_DEC_MPEG_STATUS_ERROR | VE_DEC_MPEG_STATUS_VLD_DATA_REQ)\n\n#define VE_DEC_MPEG_VLD_ADDR\t\t\t(VE_ENGINE_DEC_MPEG + 0x28)\n\n#define VE_DEC_MPEG_VLD_ADDR_FIRST_PIC_DATA\tBIT(30)\n#define VE_DEC_MPEG_VLD_ADDR_LAST_PIC_DATA\tBIT(29)\n#define VE_DEC_MPEG_VLD_ADDR_VALID_PIC_DATA\tBIT(28)\n#define VE_DEC_MPEG_VLD_ADDR_BASE(a)\t\t\t\t\t\\\n\t({\t\t\t\t\t\t\t\t\\\n\t\tu32 _tmp = (a);\t\t\t\t\t\t\\\n\t\tu32 _lo = _tmp & GENMASK(27, 4);\t\t\t\\\n\t\tu32 _hi = (_tmp >> 28) & GENMASK(3, 0);\t\t\t\\\n\t\t(_lo | _hi);\t\t\t\t\t\t\\\n\t})\n\n#define VE_DEC_MPEG_VLD_OFFSET\t\t\t(VE_ENGINE_DEC_MPEG + 0x2c)\n#define VE_DEC_MPEG_VLD_LEN\t\t\t(VE_ENGINE_DEC_MPEG + 0x30)\n#define VE_DEC_MPEG_VLD_END_ADDR\t\t(VE_ENGINE_DEC_MPEG + 0x34)\n\n#define VE_DEC_MPEG_REC_LUMA\t\t\t(VE_ENGINE_DEC_MPEG + 0x48)\n#define VE_DEC_MPEG_REC_CHROMA\t\t\t(VE_ENGINE_DEC_MPEG + 0x4c)\n#define VE_DEC_MPEG_FWD_REF_LUMA_ADDR\t\t(VE_ENGINE_DEC_MPEG + 0x50)\n#define VE_DEC_MPEG_FWD_REF_CHROMA_ADDR\t\t(VE_ENGINE_DEC_MPEG + 0x54)\n#define VE_DEC_MPEG_BWD_REF_LUMA_ADDR\t\t(VE_ENGINE_DEC_MPEG + 0x58)\n#define VE_DEC_MPEG_BWD_REF_CHROMA_ADDR\t\t(VE_ENGINE_DEC_MPEG + 0x5c)\n\n#define VE_DEC_MPEG_IQMINPUT\t\t\t(VE_ENGINE_DEC_MPEG + 0x80)\n\n#define VE_DEC_MPEG_IQMINPUT_FLAG_INTRA\t\t(0x01 << 14)\n#define VE_DEC_MPEG_IQMINPUT_FLAG_NON_INTRA\t(0x00 << 14)\n#define VE_DEC_MPEG_IQMINPUT_WEIGHT(i, v) \\\n\t(SHIFT_AND_MASK_BITS(i, 13, 8) | SHIFT_AND_MASK_BITS(v, 7, 0))\n\n#define VE_DEC_MPEG_ERROR\t\t\t(VE_ENGINE_DEC_MPEG + 0xc4)\n#define VE_DEC_MPEG_CRTMBADDR\t\t\t(VE_ENGINE_DEC_MPEG + 0xc8)\n#define VE_DEC_MPEG_ROT_LUMA\t\t\t(VE_ENGINE_DEC_MPEG + 0xcc)\n#define VE_DEC_MPEG_ROT_CHROMA\t\t\t(VE_ENGINE_DEC_MPEG + 0xd0)\n\n#define VE_DEC_H265_DEC_NAL_HDR\t\t\t(VE_ENGINE_DEC_H265 + 0x00)\n\n#define VE_DEC_H265_DEC_NAL_HDR_NUH_TEMPORAL_ID_PLUS1(v) \\\n\tSHIFT_AND_MASK_BITS(v, 8, 6)\n#define VE_DEC_H265_DEC_NAL_HDR_NAL_UNIT_TYPE(v) \\\n\tSHIFT_AND_MASK_BITS(v, 5, 0)\n\n#define VE_DEC_H265_FLAG(reg_flag, ctrl_flag, flags) \\\n\t(((flags) & (ctrl_flag)) ? reg_flag : 0)\n\n#define VE_DEC_H265_DEC_SPS_HDR\t\t\t(VE_ENGINE_DEC_H265 + 0x04)\n\n#define VE_DEC_H265_DEC_SPS_HDR_FLAG_STRONG_INTRA_SMOOTHING_ENABLE\tBIT(26)\n#define VE_DEC_H265_DEC_SPS_HDR_FLAG_SPS_TEMPORAL_MVP_ENABLED\t\tBIT(25)\n#define VE_DEC_H265_DEC_SPS_HDR_FLAG_SAMPLE_ADAPTIVE_OFFSET_ENABLED\tBIT(24)\n#define VE_DEC_H265_DEC_SPS_HDR_FLAG_AMP_ENABLED\t\t\tBIT(23)\n#define VE_DEC_H265_DEC_SPS_HDR_FLAG_SEPARATE_COLOUR_PLANE\t\tBIT(2)\n\n#define VE_DEC_H265_DEC_SPS_HDR_MAX_TRANSFORM_HIERARCHY_DEPTH_INTRA(v) \\\n\tSHIFT_AND_MASK_BITS(v, 22, 20)\n#define VE_DEC_H265_DEC_SPS_HDR_MAX_TRANSFORM_HIERARCHY_DEPTH_INTER(v) \\\n\tSHIFT_AND_MASK_BITS(v, 19, 17)\n#define VE_DEC_H265_DEC_SPS_HDR_LOG2_DIFF_MAX_MIN_TRANSFORM_BLOCK_SIZE(v) \\\n\tSHIFT_AND_MASK_BITS(v, 16, 15)\n#define VE_DEC_H265_DEC_SPS_HDR_LOG2_MIN_TRANSFORM_BLOCK_SIZE_MINUS2(v) \\\n\tSHIFT_AND_MASK_BITS(v, 14, 13)\n#define VE_DEC_H265_DEC_SPS_HDR_LOG2_DIFF_MAX_MIN_LUMA_CODING_BLOCK_SIZE(v) \\\n\tSHIFT_AND_MASK_BITS(v, 12, 11)\n#define VE_DEC_H265_DEC_SPS_HDR_LOG2_MIN_LUMA_CODING_BLOCK_SIZE_MINUS3(v) \\\n\tSHIFT_AND_MASK_BITS(v, 10, 9)\n#define VE_DEC_H265_DEC_SPS_HDR_BIT_DEPTH_CHROMA_MINUS8(v) \\\n\tSHIFT_AND_MASK_BITS(v, 8, 6)\n#define VE_DEC_H265_DEC_SPS_HDR_BIT_DEPTH_LUMA_MINUS8(v) \\\n\tSHIFT_AND_MASK_BITS(v, 5, 3)\n#define VE_DEC_H265_DEC_SPS_HDR_CHROMA_FORMAT_IDC(v) \\\n\tSHIFT_AND_MASK_BITS(v, 1, 0)\n\n#define VE_DEC_H265_DEC_PIC_SIZE\t\t(VE_ENGINE_DEC_H265 + 0x08)\n\n#define VE_DEC_H265_DEC_PIC_SIZE_WIDTH(w)\t(((w) << 0) & GENMASK(13, 0))\n#define VE_DEC_H265_DEC_PIC_SIZE_HEIGHT(h)\t(((h) << 16) & GENMASK(29, 16))\n\n#define VE_DEC_H265_DEC_PCM_CTRL\t\t(VE_ENGINE_DEC_H265 + 0x0c)\n\n#define VE_DEC_H265_DEC_PCM_CTRL_FLAG_PCM_ENABLED\t\tBIT(15)\n#define VE_DEC_H265_DEC_PCM_CTRL_FLAG_PCM_LOOP_FILTER_DISABLED\tBIT(14)\n\n#define VE_DEC_H265_DEC_PCM_CTRL_LOG2_DIFF_MAX_MIN_PCM_LUMA_CODING_BLOCK_SIZE(v) \\\n\tSHIFT_AND_MASK_BITS(v, 11, 10)\n#define VE_DEC_H265_DEC_PCM_CTRL_LOG2_MIN_PCM_LUMA_CODING_BLOCK_SIZE_MINUS3(v) \\\n\tSHIFT_AND_MASK_BITS(v, 9, 8)\n#define VE_DEC_H265_DEC_PCM_CTRL_PCM_SAMPLE_BIT_DEPTH_CHROMA_MINUS1(v) \\\n\tSHIFT_AND_MASK_BITS(v, 7, 4)\n#define VE_DEC_H265_DEC_PCM_CTRL_PCM_SAMPLE_BIT_DEPTH_LUMA_MINUS1(v) \\\n\tSHIFT_AND_MASK_BITS(v, 3, 0)\n\n#define VE_DEC_H265_DEC_PPS_CTRL0\t\t(VE_ENGINE_DEC_H265 + 0x10)\n\n#define VE_DEC_H265_DEC_PPS_CTRL0_FLAG_CU_QP_DELTA_ENABLED\tBIT(3)\n#define VE_DEC_H265_DEC_PPS_CTRL0_FLAG_TRANSFORM_SKIP_ENABLED\tBIT(2)\n#define VE_DEC_H265_DEC_PPS_CTRL0_FLAG_CONSTRAINED_INTRA_PRED\tBIT(1)\n#define VE_DEC_H265_DEC_PPS_CTRL0_FLAG_SIGN_DATA_HIDING_ENABLED\tBIT(0)\n\n#define VE_DEC_H265_DEC_PPS_CTRL0_PPS_CR_QP_OFFSET(v) \\\n\tSHIFT_AND_MASK_BITS(v, 29, 24)\n#define VE_DEC_H265_DEC_PPS_CTRL0_PPS_CB_QP_OFFSET(v) \\\n\tSHIFT_AND_MASK_BITS(v, 21, 16)\n#define VE_DEC_H265_DEC_PPS_CTRL0_INIT_QP_MINUS26(v) \\\n\tSHIFT_AND_MASK_BITS(v, 14, 8)\n#define VE_DEC_H265_DEC_PPS_CTRL0_DIFF_CU_QP_DELTA_DEPTH(v) \\\n\tSHIFT_AND_MASK_BITS(v, 5, 4)\n\n#define VE_DEC_H265_DEC_PPS_CTRL1\t\t(VE_ENGINE_DEC_H265 + 0x14)\n\n#define VE_DEC_H265_DEC_PPS_CTRL1_FLAG_PPS_LOOP_FILTER_ACROSS_SLICES_ENABLED BIT(6)\n#define VE_DEC_H265_DEC_PPS_CTRL1_FLAG_LOOP_FILTER_ACROSS_TILES_ENABLED\tBIT(5)\n#define VE_DEC_H265_DEC_PPS_CTRL1_FLAG_ENTROPY_CODING_SYNC_ENABLED\tBIT(4)\n#define VE_DEC_H265_DEC_PPS_CTRL1_FLAG_TILES_ENABLED\t\t\tBIT(3)\n#define VE_DEC_H265_DEC_PPS_CTRL1_FLAG_TRANSQUANT_BYPASS_ENABLED\tBIT(2)\n#define VE_DEC_H265_DEC_PPS_CTRL1_FLAG_WEIGHTED_BIPRED\t\t\tBIT(1)\n#define VE_DEC_H265_DEC_PPS_CTRL1_FLAG_WEIGHTED_PRED\t\t\tBIT(0)\n\n#define VE_DEC_H265_DEC_PPS_CTRL1_LOG2_PARALLEL_MERGE_LEVEL_MINUS2(v) \\\n\tSHIFT_AND_MASK_BITS(v, 10, 8)\n\n#define VE_DEC_H265_SCALING_LIST_CTRL0\t\t(VE_ENGINE_DEC_H265 + 0x18)\n\n#define VE_DEC_H265_SCALING_LIST_CTRL0_FLAG_ENABLED\t\t\tBIT(31)\n\n#define VE_DEC_H265_SCALING_LIST_CTRL0_SRAM\t(0 << 30)\n#define VE_DEC_H265_SCALING_LIST_CTRL0_DEFAULT\t(1 << 30)\n\n#define VE_DEC_H265_DEC_SLICE_HDR_INFO0\t\t(VE_ENGINE_DEC_H265 + 0x20)\n\n#define VE_DEC_H265_DEC_SLICE_HDR_INFO0_FLAG_COLLOCATED_FROM_L0\t\tBIT(11)\n#define VE_DEC_H265_DEC_SLICE_HDR_INFO0_FLAG_CABAC_INIT\t\t\tBIT(10)\n#define VE_DEC_H265_DEC_SLICE_HDR_INFO0_FLAG_MVD_L1_ZERO\t\tBIT(9)\n#define VE_DEC_H265_DEC_SLICE_HDR_INFO0_FLAG_SLICE_SAO_CHROMA\t\tBIT(8)\n#define VE_DEC_H265_DEC_SLICE_HDR_INFO0_FLAG_SLICE_SAO_LUMA\t\tBIT(7)\n#define VE_DEC_H265_DEC_SLICE_HDR_INFO0_FLAG_SLICE_TEMPORAL_MVP_ENABLE\tBIT(6)\n#define VE_DEC_H265_DEC_SLICE_HDR_INFO0_FLAG_DEPENDENT_SLICE_SEGMENT\tBIT(1)\n#define VE_DEC_H265_DEC_SLICE_HDR_INFO0_FLAG_FIRST_SLICE_SEGMENT_IN_PIC\tBIT(0)\n\n#define VE_DEC_H265_DEC_SLICE_HDR_INFO0_PICTURE_TYPE(v) \\\n\tSHIFT_AND_MASK_BITS(v, 29, 28)\n#define VE_DEC_H265_DEC_SLICE_HDR_INFO0_FIVE_MINUS_MAX_NUM_MERGE_CAND(v) \\\n\tSHIFT_AND_MASK_BITS(v, 26, 24)\n#define VE_DEC_H265_DEC_SLICE_HDR_INFO0_NUM_REF_IDX_L1_ACTIVE_MINUS1(v) \\\n\tSHIFT_AND_MASK_BITS(v, 23, 20)\n#define VE_DEC_H265_DEC_SLICE_HDR_INFO0_NUM_REF_IDX_L0_ACTIVE_MINUS1(v) \\\n\tSHIFT_AND_MASK_BITS(v, 19, 16)\n#define VE_DEC_H265_DEC_SLICE_HDR_INFO0_COLLOCATED_REF_IDX(v) \\\n\tSHIFT_AND_MASK_BITS(v, 15, 12)\n#define VE_DEC_H265_DEC_SLICE_HDR_INFO0_COLOUR_PLANE_ID(v) \\\n\tSHIFT_AND_MASK_BITS(v, 5, 4)\n#define VE_DEC_H265_DEC_SLICE_HDR_INFO0_SLICE_TYPE(v) \\\n\tSHIFT_AND_MASK_BITS(v, 3, 2)\n\n#define VE_DEC_H265_DEC_SLICE_HDR_INFO1\t\t(VE_ENGINE_DEC_H265 + 0x24)\n\n#define VE_DEC_H265_DEC_SLICE_HDR_INFO1_FLAG_SLICE_DEBLOCKING_FILTER_DISABLED BIT(23)\n#define VE_DEC_H265_DEC_SLICE_HDR_INFO1_FLAG_SLICE_LOOP_FILTER_ACROSS_SLICES_ENABLED BIT(22)\n#define VE_DEC_H265_DEC_SLICE_HDR_INFO1_FLAG_SLICE_NOT_LOW_DELAY BIT(21)\n\n#define VE_DEC_H265_DEC_SLICE_HDR_INFO1_SLICE_TC_OFFSET_DIV2(v) \\\n\tSHIFT_AND_MASK_BITS(v, 31, 28)\n#define VE_DEC_H265_DEC_SLICE_HDR_INFO1_SLICE_BETA_OFFSET_DIV2(v) \\\n\tSHIFT_AND_MASK_BITS(v, 27, 24)\n#define VE_DEC_H265_DEC_SLICE_HDR_INFO1_SLICE_CR_QP_OFFSET(v) \\\n\tSHIFT_AND_MASK_BITS(v, 20, 16)\n#define VE_DEC_H265_DEC_SLICE_HDR_INFO1_SLICE_CB_QP_OFFSET(v) \\\n\tSHIFT_AND_MASK_BITS(v, 12, 8)\n#define VE_DEC_H265_DEC_SLICE_HDR_INFO1_SLICE_QP_DELTA(v) \\\n\tSHIFT_AND_MASK_BITS(v, 6, 0)\n\n#define VE_DEC_H265_DEC_SLICE_HDR_INFO2\t\t(VE_ENGINE_DEC_H265 + 0x28)\n\n#define VE_DEC_H265_DEC_SLICE_HDR_INFO2_NUM_ENTRY_POINT_OFFSETS(v) \\\n\tSHIFT_AND_MASK_BITS(v, 21, 8)\n#define VE_DEC_H265_DEC_SLICE_HDR_INFO2_CHROMA_LOG2_WEIGHT_DENOM(v) \\\n\tSHIFT_AND_MASK_BITS(v, 6, 4)\n#define VE_DEC_H265_DEC_SLICE_HDR_INFO2_LUMA_LOG2_WEIGHT_DENOM(v) \\\n\tSHIFT_AND_MASK_BITS(v, 2, 0)\n\n#define VE_DEC_H265_DEC_CTB_ADDR\t\t(VE_ENGINE_DEC_H265 + 0x2c)\n\n#define VE_DEC_H265_DEC_CTB_ADDR_Y(y)\t\tSHIFT_AND_MASK_BITS(y, 25, 16)\n#define VE_DEC_H265_DEC_CTB_ADDR_X(x)\t\tSHIFT_AND_MASK_BITS(x, 9, 0)\n\n#define VE_DEC_H265_CTRL\t\t\t(VE_ENGINE_DEC_H265 + 0x30)\n\n#define VE_DEC_H265_CTRL_DDR_CONSISTENCY_EN\tBIT(31)\n#define VE_DEC_H265_CTRL_STCD_EN\t\tBIT(25)\n#define VE_DEC_H265_CTRL_EPTB_DEC_BYPASS_EN\tBIT(24)\n#define VE_DEC_H265_CTRL_TQ_BYPASS_EN\t\tBIT(12)\n#define VE_DEC_H265_CTRL_VLD_BYPASS_EN\t\tBIT(11)\n#define VE_DEC_H265_CTRL_NCRI_CACHE_DISABLE\tBIT(10)\n#define VE_DEC_H265_CTRL_ROTATE_SCALE_OUT_EN\tBIT(9)\n#define VE_DEC_H265_CTRL_MC_NO_WRITEBACK\tBIT(8)\n#define VE_DEC_H265_CTRL_VLD_DATA_REQ_IRQ_EN\tBIT(2)\n#define VE_DEC_H265_CTRL_ERROR_IRQ_EN\t\tBIT(1)\n#define VE_DEC_H265_CTRL_FINISH_IRQ_EN\t\tBIT(0)\n#define VE_DEC_H265_CTRL_IRQ_MASK \\\n\t(VE_DEC_H265_CTRL_FINISH_IRQ_EN | VE_DEC_H265_CTRL_ERROR_IRQ_EN | \\\n\t VE_DEC_H265_CTRL_VLD_DATA_REQ_IRQ_EN)\n\n#define VE_DEC_H265_TRIGGER\t\t\t(VE_ENGINE_DEC_H265 + 0x34)\n\n#define VE_DEC_H265_TRIGGER_TYPE_N_BITS(x)\t(((x) & 0x3f) << 8)\n#define VE_DEC_H265_TRIGGER_STCD_VC1\t\t(0x02 << 4)\n#define VE_DEC_H265_TRIGGER_STCD_AVS\t\t(0x01 << 4)\n#define VE_DEC_H265_TRIGGER_STCD_HEVC\t\t(0x00 << 4)\n#define VE_DEC_H265_TRIGGER_DEC_SLICE\t\t(0x08 << 0)\n#define VE_DEC_H265_TRIGGER_INIT_SWDEC\t\t(0x07 << 0)\n#define VE_DEC_H265_TRIGGER_BYTE_ALIGN\t\t(0x06 << 0)\n#define VE_DEC_H265_TRIGGER_GET_VLCUE\t\t(0x05 << 0)\n#define VE_DEC_H265_TRIGGER_GET_VLCSE\t\t(0x04 << 0)\n#define VE_DEC_H265_TRIGGER_FLUSH_BITS\t\t(0x03 << 0)\n#define VE_DEC_H265_TRIGGER_GET_BITS\t\t(0x02 << 0)\n#define VE_DEC_H265_TRIGGER_SHOW_BITS\t\t(0x01 << 0)\n\n#define VE_DEC_H265_STATUS\t\t\t(VE_ENGINE_DEC_H265 + 0x38)\n\n#define VE_DEC_H265_STATUS_STCD\t\t\tBIT(24)\n#define VE_DEC_H265_STATUS_STCD_BUSY\t\tBIT(21)\n#define VE_DEC_H265_STATUS_WB_BUSY\t\tBIT(20)\n#define VE_DEC_H265_STATUS_BS_DMA_BUSY\t\tBIT(19)\n#define VE_DEC_H265_STATUS_IT_BUSY\t\tBIT(18)\n#define VE_DEC_H265_STATUS_INTER_BUSY\t\tBIT(17)\n#define VE_DEC_H265_STATUS_MORE_DATA\t\tBIT(16)\n#define VE_DEC_H265_STATUS_DBLK_BUSY\t\tBIT(15)\n#define VE_DEC_H265_STATUS_IREC_BUSY\t\tBIT(14)\n#define VE_DEC_H265_STATUS_INTRA_BUSY\t\tBIT(13)\n#define VE_DEC_H265_STATUS_MCRI_BUSY\t\tBIT(12)\n#define VE_DEC_H265_STATUS_IQIT_BUSY\t\tBIT(11)\n#define VE_DEC_H265_STATUS_MVP_BUSY\t\tBIT(10)\n#define VE_DEC_H265_STATUS_IS_BUSY\t\tBIT(9)\n#define VE_DEC_H265_STATUS_VLD_BUSY\t\tBIT(8)\n#define VE_DEC_H265_STATUS_OVER_TIME\t\tBIT(3)\n#define VE_DEC_H265_STATUS_VLD_DATA_REQ\t\tBIT(2)\n#define VE_DEC_H265_STATUS_ERROR\t\tBIT(1)\n#define VE_DEC_H265_STATUS_SUCCESS\t\tBIT(0)\n#define VE_DEC_H265_STATUS_STCD_TYPE_MASK\tGENMASK(23, 22)\n#define VE_DEC_H265_STATUS_CHECK_MASK \\\n\t(VE_DEC_H265_STATUS_SUCCESS | VE_DEC_H265_STATUS_ERROR | \\\n\t VE_DEC_H265_STATUS_VLD_DATA_REQ)\n#define VE_DEC_H265_STATUS_CHECK_ERROR \\\n\t(VE_DEC_H265_STATUS_ERROR | VE_DEC_H265_STATUS_VLD_DATA_REQ)\n\n#define VE_DEC_H265_DEC_CTB_NUM\t\t\t(VE_ENGINE_DEC_H265 + 0x3c)\n\n#define VE_DEC_H265_BITS_ADDR\t\t\t(VE_ENGINE_DEC_H265 + 0x40)\n\n#define VE_DEC_H265_BITS_ADDR_FIRST_SLICE_DATA\tBIT(30)\n#define VE_DEC_H265_BITS_ADDR_LAST_SLICE_DATA\tBIT(29)\n#define VE_DEC_H265_BITS_ADDR_VALID_SLICE_DATA\tBIT(28)\n#define VE_DEC_H265_BITS_ADDR_BASE(a)\t\t(((a) >> 8) & GENMASK(27, 0))\n\n#define VE_DEC_H265_BITS_OFFSET\t\t\t(VE_ENGINE_DEC_H265 + 0x44)\n#define VE_DEC_H265_BITS_LEN\t\t\t(VE_ENGINE_DEC_H265 + 0x48)\n\n#define VE_DEC_H265_BITS_END_ADDR\t\t(VE_ENGINE_DEC_H265 + 0x4c)\n\n#define VE_DEC_H265_BITS_END_ADDR_BASE(a)\t((a) >> 8)\n\n#define VE_DEC_H265_SDRT_CTRL\t\t\t(VE_ENGINE_DEC_H265 + 0x50)\n#define VE_DEC_H265_SDRT_LUMA_ADDR\t\t(VE_ENGINE_DEC_H265 + 0x54)\n#define VE_DEC_H265_SDRT_CHROMA_ADDR\t\t(VE_ENGINE_DEC_H265 + 0x58)\n\n#define VE_DEC_H265_OUTPUT_FRAME_IDX\t\t(VE_ENGINE_DEC_H265 + 0x5c)\n\n#define VE_DEC_H265_NEIGHBOR_INFO_ADDR\t\t(VE_ENGINE_DEC_H265 + 0x60)\n\n#define VE_DEC_H265_NEIGHBOR_INFO_ADDR_BASE(a)\t((a) >> 8)\n\n#define VE_DEC_H265_ENTRY_POINT_OFFSET_ADDR\t(VE_ENGINE_DEC_H265 + 0x64)\n#define VE_DEC_H265_TILE_START_CTB\t\t(VE_ENGINE_DEC_H265 + 0x68)\n#define VE_DEC_H265_TILE_END_CTB\t\t(VE_ENGINE_DEC_H265 + 0x6c)\n#define VE_DEC_H265_SCALING_LIST_DC_COEF0\t(VE_ENGINE_DEC_H265 + 0x78)\n#define VE_DEC_H265_SCALING_LIST_DC_COEF1\t(VE_ENGINE_DEC_H265 + 0x7c)\n\n#define VE_DEC_H265_LOW_ADDR\t\t\t(VE_ENGINE_DEC_H265 + 0x80)\n\n#define VE_DEC_H265_OFFSET_ADDR_FIRST_OUT\t(VE_ENGINE_DEC_H265 + 0x84)\n#define VE_DEC_H265_OFFSET_ADDR_SECOND_OUT\t(VE_ENGINE_DEC_H265 + 0x88)\n\n#define VE_DEC_H265_SECOND_OUT_FMT_8BIT_PLUS_2BIT\t0\n#define VE_DEC_H265_SECOND_OUT_FMT_P010\t\t\t1\n#define VE_DEC_H265_SECOND_OUT_FMT_10BIT_4x4_TILED\t2\n\n#define VE_DEC_H265_10BIT_CONFIGURE_SECOND_OUT_FMT(v) \\\n\tSHIFT_AND_MASK_BITS(v, 24, 23)\n#define VE_DEC_H265_10BIT_CONFIGURE_SECOND_2BIT_ENABLE\tBIT(22)\n#define VE_DEC_H265_10BIT_CONFIGURE_SECOND_2BIT_STRIDE(v) \\\n\tSHIFT_AND_MASK_BITS(v, 21, 11)\n#define VE_DEC_H265_10BIT_CONFIGURE_FIRST_2BIT_STRIDE(v) \\\n\tSHIFT_AND_MASK_BITS(v, 10, 0)\n#define VE_DEC_H265_10BIT_CONFIGURE\t\t(VE_ENGINE_DEC_H265 + 0x8c)\n\n#define VE_DEC_H265_LOW_ADDR_PRIMARY_CHROMA(a) \\\n\tSHIFT_AND_MASK_BITS(a, 31, 24)\n#define VE_DEC_H265_LOW_ADDR_SECONDARY_CHROMA(a) \\\n\tSHIFT_AND_MASK_BITS(a, 23, 16)\n#define VE_DEC_H265_LOW_ADDR_ENTRY_POINTS_BUF(a) \\\n\tSHIFT_AND_MASK_BITS(a, 7, 0)\n\n#define VE_DEC_H265_BITS_READ\t\t\t(VE_ENGINE_DEC_H265 + 0xdc)\n\n#define VE_DEC_H265_SRAM_OFFSET\t\t\t(VE_ENGINE_DEC_H265 + 0xe0)\n\n#define VE_DEC_H265_SRAM_OFFSET_PRED_WEIGHT_LUMA_L0\t0x00\n#define VE_DEC_H265_SRAM_OFFSET_PRED_WEIGHT_CHROMA_L0\t0x20\n#define VE_DEC_H265_SRAM_OFFSET_PRED_WEIGHT_LUMA_L1\t0x60\n#define VE_DEC_H265_SRAM_OFFSET_PRED_WEIGHT_CHROMA_L1\t0x80\n#define VE_DEC_H265_SRAM_OFFSET_FRAME_INFO\t\t0x400\n#define VE_DEC_H265_SRAM_OFFSET_FRAME_INFO_UNIT\t\t0x20\n#define VE_DEC_H265_SRAM_OFFSET_SCALING_LISTS\t\t0x800\n#define VE_DEC_H265_SRAM_OFFSET_REF_PIC_LIST0\t\t0xc00\n#define VE_DEC_H265_SRAM_OFFSET_REF_PIC_LIST1\t\t0xc10\n\n#define VE_DEC_H265_SRAM_DATA\t\t\t(VE_ENGINE_DEC_H265 + 0xe4)\n\n#define VE_DEC_H265_SRAM_DATA_ADDR_BASE(a)\t((a) >> 8)\n#define VE_DEC_H265_SRAM_REF_PIC_LIST_LT_REF\tBIT(7)\n\n#define VE_H264_SPS\t\t\t0x200\n#define VE_H264_SPS_MBS_ONLY\t\t\tBIT(18)\n#define VE_H264_SPS_MB_ADAPTIVE_FRAME_FIELD\tBIT(17)\n#define VE_H264_SPS_DIRECT_8X8_INFERENCE\tBIT(16)\n\n#define VE_H264_PPS\t\t\t0x204\n#define VE_H264_PPS_ENTROPY_CODING_MODE\t\tBIT(15)\n#define VE_H264_PPS_WEIGHTED_PRED\t\tBIT(4)\n#define VE_H264_PPS_CONSTRAINED_INTRA_PRED\tBIT(1)\n#define VE_H264_PPS_TRANSFORM_8X8_MODE\t\tBIT(0)\n\n#define VE_H264_SHS\t\t\t0x208\n#define VE_H264_SHS_FIRST_SLICE_IN_PIC\t\tBIT(5)\n#define VE_H264_SHS_FIELD_PIC\t\t\tBIT(4)\n#define VE_H264_SHS_BOTTOM_FIELD\t\tBIT(3)\n#define VE_H264_SHS_DIRECT_SPATIAL_MV_PRED\tBIT(2)\n\n#define VE_H264_SHS2\t\t\t0x20c\n#define VE_H264_SHS2_NUM_REF_IDX_ACTIVE_OVRD\tBIT(12)\n\n#define VE_H264_SHS_WP\t\t\t0x210\n\n#define VE_H264_SHS_QP\t\t\t0x21c\n#define VE_H264_SHS_QP_SCALING_MATRIX_DEFAULT\tBIT(24)\n\n#define VE_H264_CTRL\t\t\t0x220\n#define VE_H264_CTRL_VP8\t\t\tBIT(29)\n#define VE_H264_CTRL_VLD_DATA_REQ_INT\t\tBIT(2)\n#define VE_H264_CTRL_DECODE_ERR_INT\t\tBIT(1)\n#define VE_H264_CTRL_SLICE_DECODE_INT\t\tBIT(0)\n\n#define VE_H264_CTRL_INT_MASK\t\t(VE_H264_CTRL_VLD_DATA_REQ_INT | \\\n\t\t\t\t\t VE_H264_CTRL_DECODE_ERR_INT | \\\n\t\t\t\t\t VE_H264_CTRL_SLICE_DECODE_INT)\n\n#define VE_H264_TRIGGER_TYPE\t\t0x224\n#define VE_H264_TRIGGER_TYPE_PROBABILITY(x)\tSHIFT_AND_MASK_BITS(x, 31, 24)\n#define VE_H264_TRIGGER_TYPE_BIN_LENS(x)\tSHIFT_AND_MASK_BITS((x) - 1, 18, 16)\n#define VE_H264_TRIGGER_TYPE_N_BITS(x)\t\t(((x) & 0x3f) << 8)\n#define VE_H264_TRIGGER_TYPE_VP8_GET_BITS\t(15 << 0)\n#define VE_H264_TRIGGER_TYPE_VP8_UPDATE_COEF\t(14 << 0)\n#define VE_H264_TRIGGER_TYPE_VP8_SLICE_DECODE\t(10 << 0)\n#define VE_H264_TRIGGER_TYPE_AVC_SLICE_DECODE\t(8 << 0)\n#define VE_H264_TRIGGER_TYPE_INIT_SWDEC\t\t(7 << 0)\n#define VE_H264_TRIGGER_TYPE_FLUSH_BITS\t\t(3 << 0)\n\n#define VE_H264_STATUS\t\t\t0x228\n#define VE_H264_STATUS_VLD_DATA_REQ_INT\t\tVE_H264_CTRL_VLD_DATA_REQ_INT\n#define VE_H264_STATUS_DECODE_ERR_INT\t\tVE_H264_CTRL_DECODE_ERR_INT\n#define VE_H264_STATUS_SLICE_DECODE_INT\t\tVE_H264_CTRL_SLICE_DECODE_INT\n#define VE_H264_STATUS_VLD_BUSY\t\t\tBIT(8)\n#define VE_H264_STATUS_VP8_UPPROB_BUSY\t\tBIT(17)\n\n#define VE_H264_STATUS_INT_MASK\t\t\tVE_H264_CTRL_INT_MASK\n\n#define VE_H264_CUR_MB_NUM\t\t0x22c\n\n#define VE_H264_VLD_ADDR\t\t0x230\n#define VE_H264_VLD_ADDR_FIRST\t\t\tBIT(30)\n#define VE_H264_VLD_ADDR_LAST\t\t\tBIT(29)\n#define VE_H264_VLD_ADDR_VALID\t\t\tBIT(28)\n#define VE_H264_VLD_ADDR_VAL(x)\t\t\t(((x) & 0x0ffffff0) | ((x) >> 28))\n\n#define VE_H264_VLD_OFFSET\t\t0x234\n#define VE_H264_VLD_LEN\t\t\t0x238\n#define VE_H264_VLD_END\t\t\t0x23c\n#define VE_H264_SDROT_CTRL\t\t0x240\n#define VE_H264_OUTPUT_FRAME_IDX\t0x24c\n#define VE_H264_EXTRA_BUFFER1\t\t0x250\n#define VE_H264_EXTRA_BUFFER2\t\t0x254\n#define VE_H264_MB_ADDR\t\t\t0x260\n#define VE_H264_ERROR_CASE\t\t0x2b8\n#define VE_H264_BASIC_BITS\t\t0x2dc\n#define VE_AVC_SRAM_PORT_OFFSET\t\t0x2e0\n#define VE_AVC_SRAM_PORT_DATA\t\t0x2e4\n\n#define VE_VP8_PPS\t\t\t0x214\n#define VE_VP8_PPS_PIC_TYPE_P_FRAME\t\tBIT(31)\n#define VE_VP8_PPS_LAST_SHARPNESS_LEVEL(v)\tSHIFT_AND_MASK_BITS(v, 30, 28)\n#define VE_VP8_PPS_LAST_PIC_TYPE_P_FRAME\tBIT(27)\n#define VE_VP8_PPS_ALTREF_SIGN_BIAS\t\tBIT(26)\n#define VE_VP8_PPS_GOLDEN_SIGN_BIAS\t\tBIT(25)\n#define VE_VP8_PPS_RELOAD_ENTROPY_PROBS\t\tBIT(24)\n#define VE_VP8_PPS_REFRESH_ENTROPY_PROBS\tBIT(23)\n#define VE_VP8_PPS_MB_NO_COEFF_SKIP\t\tBIT(22)\n#define VE_VP8_PPS_TOKEN_PARTITION(v)\t\tSHIFT_AND_MASK_BITS(v, 21, 20)\n#define VE_VP8_PPS_MODE_REF_LF_DELTA_UPDATE\tBIT(19)\n#define VE_VP8_PPS_MODE_REF_LF_DELTA_ENABLE\tBIT(18)\n#define VE_VP8_PPS_LOOP_FILTER_LEVEL(v)\t\tSHIFT_AND_MASK_BITS(v, 17, 12)\n#define VE_VP8_PPS_LOOP_FILTER_SIMPLE\t\tBIT(11)\n#define VE_VP8_PPS_SHARPNESS_LEVEL(v)\t\tSHIFT_AND_MASK_BITS(v, 10, 8)\n#define VE_VP8_PPS_LAST_LOOP_FILTER_SIMPLE\tBIT(7)\n#define VE_VP8_PPS_SEGMENTATION_ENABLE\t\tBIT(6)\n#define VE_VP8_PPS_MB_SEGMENT_ABS_DELTA\t\tBIT(5)\n#define VE_VP8_PPS_UPDATE_MB_SEGMENTATION_MAP\tBIT(4)\n#define VE_VP8_PPS_FULL_PIXEL\t\t\tBIT(3)\n#define VE_VP8_PPS_BILINEAR_MC_FILTER\t\tBIT(2)\n#define VE_VP8_PPS_FILTER_TYPE_SIMPLE\t\tBIT(1)\n#define VE_VP8_PPS_LPF_DISABLE\t\t\tBIT(0)\n\n#define VE_VP8_QP_INDEX_DELTA\t\t0x218\n#define VE_VP8_QP_INDEX_DELTA_UVAC(v)\t\tSHIFT_AND_MASK_BITS(v, 31, 27)\n#define VE_VP8_QP_INDEX_DELTA_UVDC(v)\t\tSHIFT_AND_MASK_BITS(v, 26, 22)\n#define VE_VP8_QP_INDEX_DELTA_Y2AC(v)\t\tSHIFT_AND_MASK_BITS(v, 21, 17)\n#define VE_VP8_QP_INDEX_DELTA_Y2DC(v)\t\tSHIFT_AND_MASK_BITS(v, 16, 12)\n#define VE_VP8_QP_INDEX_DELTA_Y1DC(v)\t\tSHIFT_AND_MASK_BITS(v, 11, 7)\n#define VE_VP8_QP_INDEX_DELTA_BASE_QINDEX(v)\tSHIFT_AND_MASK_BITS(v, 6, 0)\n\n#define VE_VP8_PART_SIZE_OFFSET\t\t0x21c\n#define VE_VP8_ENTROPY_PROBS_ADDR\t0x250\n#define VE_VP8_FIRST_DATA_PART_LEN\t0x254\n\n#define VE_VP8_FSIZE\t\t\t0x258\n#define VE_VP8_FSIZE_WIDTH(w) \\\n\tSHIFT_AND_MASK_BITS(DIV_ROUND_UP(w, 16), 15, 8)\n#define VE_VP8_FSIZE_HEIGHT(h) \\\n\tSHIFT_AND_MASK_BITS(DIV_ROUND_UP(h, 16), 7, 0)\n\n#define VE_VP8_PICSIZE\t\t\t0x25c\n#define VE_VP8_PICSIZE_WIDTH(w)\t\t\tSHIFT_AND_MASK_BITS(w, 27, 16)\n#define VE_VP8_PICSIZE_HEIGHT(h)\t\tSHIFT_AND_MASK_BITS(h, 11, 0)\n\n#define VE_VP8_REC_LUMA\t\t\t0x2ac\n#define VE_VP8_FWD_LUMA\t\t\t0x2b0\n#define VE_VP8_BWD_LUMA\t\t\t0x2b4\n#define VE_VP8_REC_CHROMA\t\t0x2d0\n#define VE_VP8_FWD_CHROMA\t\t0x2d4\n#define VE_VP8_BWD_CHROMA\t\t0x2d8\n#define VE_VP8_ALT_LUMA\t\t\t0x2e8\n#define VE_VP8_ALT_CHROMA\t\t0x2ec\n\n#define VE_VP8_SEGMENT_FEAT_MB_LV0\t0x2f0\n#define VE_VP8_SEGMENT_FEAT_MB_LV1\t0x2f4\n\n#define VE_VP8_SEGMENT3(v)\t\t\tSHIFT_AND_MASK_BITS(v, 31, 24)\n#define VE_VP8_SEGMENT2(v)\t\t\tSHIFT_AND_MASK_BITS(v, 23, 16)\n#define VE_VP8_SEGMENT1(v)\t\t\tSHIFT_AND_MASK_BITS(v, 15, 8)\n#define VE_VP8_SEGMENT0(v)\t\t\tSHIFT_AND_MASK_BITS(v, 7, 0)\n\n#define VE_VP8_REF_LF_DELTA\t\t0x2f8\n#define VE_VP8_MODE_LF_DELTA\t\t0x2fc\n\n#define VE_VP8_LF_DELTA3(v)\t\t\tSHIFT_AND_MASK_BITS(v, 30, 24)\n#define VE_VP8_LF_DELTA2(v)\t\t\tSHIFT_AND_MASK_BITS(v, 22, 16)\n#define VE_VP8_LF_DELTA1(v)\t\t\tSHIFT_AND_MASK_BITS(v, 14, 8)\n#define VE_VP8_LF_DELTA0(v)\t\t\tSHIFT_AND_MASK_BITS(v, 6, 0)\n\n#define VE_ISP_INPUT_SIZE\t\t0xa00\n#define VE_ISP_INPUT_STRIDE\t\t0xa04\n#define VE_ISP_CTRL\t\t\t0xa08\n#define VE_ISP_INPUT_LUMA\t\t0xa78\n#define VE_ISP_INPUT_CHROMA\t\t0xa7c\n\n#define VE_AVC_PARAM\t\t\t0xb04\n#define VE_AVC_QP\t\t\t0xb08\n#define VE_AVC_MOTION_EST\t\t0xb10\n#define VE_AVC_CTRL\t\t\t0xb14\n#define VE_AVC_TRIGGER\t\t\t0xb18\n#define VE_AVC_STATUS\t\t\t0xb1c\n#define VE_AVC_BASIC_BITS\t\t0xb20\n#define VE_AVC_UNK_BUF\t\t\t0xb60\n#define VE_AVC_VLE_ADDR\t\t\t0xb80\n#define VE_AVC_VLE_END\t\t\t0xb84\n#define VE_AVC_VLE_OFFSET\t\t0xb88\n#define VE_AVC_VLE_MAX\t\t\t0xb8c\n#define VE_AVC_VLE_LENGTH\t\t0xb90\n#define VE_AVC_REF_LUMA\t\t\t0xba0\n#define VE_AVC_REF_CHROMA\t\t0xba4\n#define VE_AVC_REC_LUMA\t\t\t0xbb0\n#define VE_AVC_REC_CHROMA\t\t0xbb4\n#define VE_AVC_REF_SLUMA\t\t0xbb8\n#define VE_AVC_REC_SLUMA\t\t0xbbc\n#define VE_AVC_MB_INFO\t\t\t0xbc0\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}