[kernel] Parsing /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_lcs.c/_lcs_verified_1.c (with preprocessing)
[wp] Running WP plugin...
[wp] Warning: Missing RTE guards
[wp] User Error: Prover 'cvc4' not found in why3.conf
[wp] 28 goals scheduled
[wp] [Timeout] typed_lcs_loop_assigns_2_part4 (Qed 40ms) (Alt-Ergo)
[wp] [Timeout] typed_lcs_loop_assigns_2_part3 (Qed 22ms) (Alt-Ergo)
[wp] [Timeout] typed_lcs_loop_invariant_i_1_preserved (Qed 24ms) (Alt-Ergo)
[wp] [Timeout] typed_lcs_loop_invariant_i_0_preserved (Qed 27ms) (Alt-Ergo)
[wp] Proved goals:   25 / 29
  Unreachable:       1
  Qed:              20 (7ms-8ms-40ms)
  Alt-Ergo 2.6.2:    3 (67ms-80ms)
  Z3 4.15.4:         1 (15ms)
  Timeout:           4
------------------------------------------------------------
  Function _lcs
------------------------------------------------------------

Goal Post-condition 'e_1' in '_lcs':
Prove: true.
Prover Qed returns Valid (1ms)

------------------------------------------------------------

Goal Post-condition 'e_2' in '_lcs':
Prove: true.
Prover Qed returns Valid (1ms)

------------------------------------------------------------

Goal Post-condition 'e_3' in '_lcs':
Prove: true.
Prover Qed returns Valid (1ms)

------------------------------------------------------------

Goal Exit-condition (generated) in '_lcs':
Prove: true.
Prover Qed returns Valid (0.57ms)

------------------------------------------------------------

Goal Preservation of Invariant 'i_0' (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_lcs.c/_lcs_verified_1.c, line 38):
Let a = shift_A11_sint32(dp_0, 0).
Assume {
  Type: is_sint32(i) /\ is_sint32(j) /\ is_sint32(j_1) /\ is_sint32(1 + i).
  (* Heap *)
  Type: (region(dp_0.base) <= 0) /\ (region(s.base) <= 0) /\
      (region(t.base) <= 0) /\ linked(Malloc_0).
  (* Pre-condition *)
  Have: valid_rd(Malloc_0, s, 1).
  (* Pre-condition *)
  Have: valid_rd(Malloc_0, t, 1).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_sint8(s, 0), 10).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_sint8(t, 0), 10).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, 121).
  (* Pre-condition *)
  Have: forall i_2,i_1 : Z. ((0 <= i_2) -> ((0 <= i_1) -> ((i_2 <= 10) ->
      ((i_1 <= 10) ->
      valid_rw(Malloc_0, shift_sint32(shift_A11_sint32(dp_0, i_2), i_1), 1))))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 <= 10) ->
      (Mint_0[shift_sint32(a, i_1)] = 0))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 <= 10) ->
      (Mint_0[shift_sint32(shift_A11_sint32(dp_0, i_1), 0)] = 0))).
  (* Loop assigns ... *)
  Have: forall a_1 : addr.
      ((forall i_2,i_1 : Z. ((0 < i_2) -> ((0 < i_1) -> ((i_2 <= 10) ->
        ((i_1 <= 10) ->
        (shift_sint32(shift_A11_sint32(dp_0, i_2), i_1) != a_1)))))) ->
      (Mint_0[a_1] = Mint_1[a_1])).
  (* Invariant 'i_0' *)
  Have: (0 < i) /\ (i <= 10).
  (* Invariant 'i_1' *)
  Have: (0 < j_1) /\ (j_1 <= 10).
  (* Else *)
  Have: 11 <= j.
}
Prove: i <= 9.
Prover Alt-Ergo 2.6.2 returns Timeout (Qed:27ms) (10s)
Prover Z3 4.15.4 returns Timeout (Qed:27ms) (10s)

------------------------------------------------------------

Goal Establishment of Invariant 'i_0' (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_lcs.c/_lcs_verified_1.c, line 38):
Prove: true.
Prover Qed returns Valid (4ms)

------------------------------------------------------------

Goal Preservation of Invariant 'i_1' (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_lcs.c/_lcs_verified_1.c, line 40):
Let a = shift_A11_sint32(dp_0, 0).
Assume {
  Type: is_sint32(i) /\ is_sint32(j) /\ is_sint32(j_1) /\ is_sint32(1 + i).
  (* Heap *)
  Type: (region(dp_0.base) <= 0) /\ (region(s.base) <= 0) /\
      (region(t.base) <= 0) /\ linked(Malloc_0).
  (* Pre-condition *)
  Have: valid_rd(Malloc_0, s, 1).
  (* Pre-condition *)
  Have: valid_rd(Malloc_0, t, 1).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_sint8(s, 0), 10).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_sint8(t, 0), 10).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, 121).
  (* Pre-condition *)
  Have: forall i_2,i_1 : Z. ((0 <= i_2) -> ((0 <= i_1) -> ((i_2 <= 10) ->
      ((i_1 <= 10) ->
      valid_rw(Malloc_0, shift_sint32(shift_A11_sint32(dp_0, i_2), i_1), 1))))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 <= 10) ->
      (Mint_0[shift_sint32(a, i_1)] = 0))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 <= 10) ->
      (Mint_0[shift_sint32(shift_A11_sint32(dp_0, i_1), 0)] = 0))).
  (* Loop assigns ... *)
  Have: forall a_1 : addr.
      ((forall i_2,i_1 : Z. ((0 < i_2) -> ((0 < i_1) -> ((i_2 <= 10) ->
        ((i_1 <= 10) ->
        (shift_sint32(shift_A11_sint32(dp_0, i_2), i_1) != a_1)))))) ->
      (Mint_0[a_1] = Mint_1[a_1])).
  (* Invariant 'i_0' *)
  Have: (0 < i) /\ (i <= 10).
  (* Invariant 'i_1' *)
  Have: (0 < j_1) /\ (j_1 <= 10).
  (* Else *)
  Have: 11 <= j.
  (* Invariant 'i_0' *)
  Have: i <= 9.
}
Prove: false.
Prover Alt-Ergo 2.6.2 returns Timeout (Qed:24ms) (10s)
Prover Z3 4.15.4 returns Timeout (Qed:24ms) (10s)

------------------------------------------------------------

Goal Establishment of Invariant 'i_1' (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_lcs.c/_lcs_verified_1.c, line 40):
Prove: true.
Prover Qed returns Valid (4ms)

------------------------------------------------------------

Goal Preservation of Invariant 'i_2' (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_lcs.c/_lcs_verified_1.c, line 48):
Prove: true.
Prover Qed returns Valid (11ms)

------------------------------------------------------------

Goal Establishment of Invariant 'i_2' (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_lcs.c/_lcs_verified_1.c, line 48):
Prove: true.
Prover Qed returns Valid (7ms)

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_lcs.c/_lcs_verified_1.c, line 43) (1/3):
Prove: true.
Prover Qed returns Valid

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_lcs.c/_lcs_verified_1.c, line 43) (2/3):
Effect at line 45
Prove: true.
Prover Qed returns Valid (9ms)

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_lcs.c/_lcs_verified_1.c, line 43) (3/3):
Effect at line 53
Prove: true.
Prover Qed returns Valid (8ms)

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_lcs.c/_lcs_verified_1.c, line 51) (1/4):
Prove: true.
Prover Qed returns Valid

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_lcs.c/_lcs_verified_1.c, line 51) (2/4):
Effect at line 53
Prove: true.
Prover Qed returns Valid (11ms)

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_lcs.c/_lcs_verified_1.c, line 51) (3/4):
Effect at line 55
Let x = Mchar_0[shift_sint8(t, j - 1)].
Let x_1 = Mchar_0[shift_sint8(s, i - 1)].
Let a = shift_A11_sint32(dp_0, 0).
Assume {
  Type: is_sint32(i) /\ is_sint32(j) /\ is_sint32(j_1) /\ is_sint8(x_1) /\
      is_sint8(x).
  (* Heap *)
  Type: (region(dp_0.base) <= 0) /\ (region(s.base) <= 0) /\
      (region(t.base) <= 0) /\ linked(Malloc_0) /\ sconst(Mchar_0).
  (* Goal *)
  When: !invalid(Malloc_0, shift_sint32(shift_A11_sint32(dp_0, i), j), 1).
  (* Pre-condition *)
  Have: valid_rd(Malloc_0, s, 1).
  (* Pre-condition *)
  Have: valid_rd(Malloc_0, t, 1).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_sint8(s, 0), 10).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_sint8(t, 0), 10).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, 121).
  (* Pre-condition *)
  Have: forall i_2,i_1 : Z. ((0 <= i_2) -> ((0 <= i_1) -> ((i_2 <= 10) ->
      ((i_1 <= 10) ->
      valid_rw(Malloc_0, shift_sint32(shift_A11_sint32(dp_0, i_2), i_1), 1))))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 <= 10) ->
      (Mint_0[shift_sint32(a, i_1)] = 0))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 <= 10) ->
      (Mint_0[shift_sint32(shift_A11_sint32(dp_0, i_1), 0)] = 0))).
  (* Loop assigns ... *)
  Have: forall a_1 : addr.
      ((forall i_2,i_1 : Z. ((0 < i_2) -> ((0 < i_1) -> ((i_2 <= 10) ->
        ((i_1 <= 10) ->
        (shift_sint32(shift_A11_sint32(dp_0, i_2), i_1) != a_1)))))) ->
      (Mint_0[a_1] = Mint_1[a_1])).
  (* Invariant 'i_0' *)
  Have: (0 < i) /\ (i <= 10).
  (* Invariant 'i_1' *)
  Have: (0 < j_1) /\ (j_1 <= 10).
  (* Then *)
  Have: j <= 10.
  (* Then *)
  Have: x = x_1.
}
Prove: 0 < j.
Prover Alt-Ergo 2.6.2 returns Timeout (Qed:22ms) (10s)
Prover Z3 4.15.4 returns Unknown (Qed:22ms)

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_lcs.c/_lcs_verified_1.c, line 51) (4/4):
Call Result at line 58
Let a = shift_A11_sint32(dp_0, i).
Let a_1 = shift_sint32(a, 1).
Let a_2 = memcpy(Mint_0, a_1, Mint_undef_0, a_1, 10).
Let x = i - 1.
Let a_3 = a_2[shift_sint32(shift_A11_sint32(dp_0, x), j)].
Let x_1 = j - 1.
Let a_4 = a_2[shift_sint32(a, x_1)].
Let x_2 = Mchar_0[shift_sint8(t, x_1)].
Let x_3 = Mchar_0[shift_sint8(s, x)].
Let a_5 = shift_A11_sint32(dp_0, 0).
Assume {
  Type: is_sint32(i) /\ is_sint32(j) /\ is_sint32(j_1) /\ is_sint32(v) /\
      is_sint8(x_3) /\ is_sint8(x_2) /\ is_sint32(a_4) /\ is_sint32(a_3).
  (* Heap *)
  Type: (region(dp_0.base) <= 0) /\ (region(s.base) <= 0) /\
      (region(t.base) <= 0) /\ linked(Malloc_0) /\ sconst(Mchar_0).
  (* Goal *)
  When: !invalid(Malloc_0, shift_sint32(a, j), 1).
  (* Pre-condition *)
  Have: valid_rd(Malloc_0, s, 1).
  (* Pre-condition *)
  Have: valid_rd(Malloc_0, t, 1).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_sint8(s, 0), 10).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_sint8(t, 0), 10).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a_5, 121).
  (* Pre-condition *)
  Have: forall i_2,i_1 : Z. ((0 <= i_2) -> ((0 <= i_1) -> ((i_2 <= 10) ->
      ((i_1 <= 10) ->
      valid_rw(Malloc_0, shift_sint32(shift_A11_sint32(dp_0, i_2), i_1), 1))))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 <= 10) ->
      (Mint_1[shift_sint32(a_5, i_1)] = 0))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 <= 10) ->
      (Mint_1[shift_sint32(shift_A11_sint32(dp_0, i_1), 0)] = 0))).
  (* Loop assigns ... *)
  Have: forall a_6 : addr.
      ((forall i_2,i_1 : Z. ((0 < i_2) -> ((0 < i_1) -> ((i_2 <= 10) ->
        ((i_1 <= 10) ->
        (shift_sint32(shift_A11_sint32(dp_0, i_2), i_1) != a_6)))))) ->
      (Mint_1[a_6] = Mint_0[a_6])).
  (* Invariant 'i_0' *)
  Have: (0 < i) /\ (i <= 10).
  (* Invariant 'i_1' *)
  Have: (0 < j_1) /\ (j_1 <= 10).
  (* Then *)
  Have: j <= 10.
  (* Else *)
  Have: x_2 != x_3.
  (* Call 'max' *)
  Have: P_is_max(a_3, a_4, v).
}
Prove: 0 < j.
Prover Alt-Ergo 2.6.2 returns Timeout (Qed:40ms) (10s)
Prover Z3 4.15.4 returns Timeout (Qed:40ms) (10s)

------------------------------------------------------------

Goal Assigns (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_lcs.c/_lcs_verified_1.c, line 32) in '_lcs' (1/5):
Prove: true.
Prover Qed returns Valid

------------------------------------------------------------

Goal Assigns (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_lcs.c/_lcs_verified_1.c, line 32) in '_lcs' (2/5):
Effect at line 45
Prove: true.
Prover Qed returns Valid (3ms)

------------------------------------------------------------

Goal Assigns (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_lcs.c/_lcs_verified_1.c, line 32) in '_lcs' (3/5):
Effect at line 45
Let a = shift_A11_sint32(dp_0, 0).
Let x = i + (11 * i_1).
Assume {
  Have: 0 < i_2.
  Have: 0 < i_3.
  Have: i_2 <= 10.
  Have: i_3 <= 10.
  Have: !invalid(Malloc_0, shift_sint32(shift_A11_sint32(dp_0, i_2), i_3), 1).
  Have: 0 < i_1.
  Have: 0 < i.
  Have: i_1 <= 10.
  Have: i <= 10.
  (* Heap *)
  Type: (region(dp_0.base) <= 0) /\ (region(s.base) <= 0) /\
      (region(t.base) <= 0) /\ linked(Malloc_0).
  (* Pre-condition *)
  Have: valid_rd(Malloc_0, s, 1).
  (* Pre-condition *)
  Have: valid_rd(Malloc_0, t, 1).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_sint8(s, 0), 10).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_sint8(t, 0), 10).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, 121).
  (* Pre-condition *)
  Have: forall i_5,i_4 : Z. ((0 <= i_5) -> ((0 <= i_4) -> ((i_5 <= 10) ->
      ((i_4 <= 10) ->
      valid_rw(Malloc_0, shift_sint32(shift_A11_sint32(dp_0, i_5), i_4), 1))))).
  (* Pre-condition *)
  Have: forall i_4 : Z. ((0 <= i_4) -> ((i_4 <= 10) ->
      (Mint_0[shift_sint32(a, i_4)] = 0))).
  (* Pre-condition *)
  Have: forall i_4 : Z. ((0 <= i_4) -> ((i_4 <= 10) ->
      (Mint_0[shift_sint32(shift_A11_sint32(dp_0, i_4), 0)] = 0))).
  (* Loop assigns ... *)
  Have: forall a_1 : addr.
      ((forall i_5,i_4 : Z. ((0 < i_5) -> ((0 < i_4) -> ((i_5 <= 10) ->
        ((i_4 <= 10) ->
        (shift_sint32(shift_A11_sint32(dp_0, i_5), i_4) != a_1)))))) ->
      (Mint_0[a_1] = Mint_1[a_1])).
}
Prove: exists i_4 : Z. let x_1 = 11 * i_4 in (0 <= i_4) /\ (x_1 <= x) /\
    (i_4 <= 10) /\ (x <= (10 + x_1)).
Prover Alt-Ergo 2.6.2 returns Valid (Qed:35ms) (67ms) (127)
Prover Z3 4.15.4 returns Valid (Qed:35ms) (23ms) (32535)

------------------------------------------------------------

Goal Assigns (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_lcs.c/_lcs_verified_1.c, line 32) in '_lcs' (4/5):
Effect at line 53
Prove: true.
Prover Qed returns Valid (7ms)

------------------------------------------------------------

Goal Assigns (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_lcs.c/_lcs_verified_1.c, line 32) in '_lcs' (5/5):
Effect at line 53
Let a = shift_A11_sint32(dp_0, 0).
Let x = i + (11 * i_1).
Assume {
  Have: !invalid(Malloc_0, shift_sint32(shift_A11_sint32(dp_0, i_1), 1), 10).
  Have: 0 < i.
  Have: i <= 10.
  Type: is_sint32(i_1) /\ is_sint32(j).
  (* Heap *)
  Type: (region(dp_0.base) <= 0) /\ (region(s.base) <= 0) /\
      (region(t.base) <= 0) /\ linked(Malloc_0).
  (* Pre-condition *)
  Have: valid_rd(Malloc_0, s, 1).
  (* Pre-condition *)
  Have: valid_rd(Malloc_0, t, 1).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_sint8(s, 0), 10).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_sint8(t, 0), 10).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, 121).
  (* Pre-condition *)
  Have: forall i_3,i_2 : Z. ((0 <= i_3) -> ((0 <= i_2) -> ((i_3 <= 10) ->
      ((i_2 <= 10) ->
      valid_rw(Malloc_0, shift_sint32(shift_A11_sint32(dp_0, i_3), i_2), 1))))).
  (* Pre-condition *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 <= 10) ->
      (Mint_0[shift_sint32(a, i_2)] = 0))).
  (* Pre-condition *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 <= 10) ->
      (Mint_0[shift_sint32(shift_A11_sint32(dp_0, i_2), 0)] = 0))).
  (* Loop assigns ... *)
  Have: forall a_1 : addr.
      ((forall i_3,i_2 : Z. ((0 < i_3) -> ((0 < i_2) -> ((i_3 <= 10) ->
        ((i_2 <= 10) ->
        (shift_sint32(shift_A11_sint32(dp_0, i_3), i_2) != a_1)))))) ->
      (Mint_0[a_1] = Mint_1[a_1])).
  (* Invariant 'i_0' *)
  Have: (0 < i_1) /\ (i_1 <= 10).
  (* Invariant 'i_1' *)
  Have: (0 < j) /\ (j <= 10).
}
Prove: exists i_2 : Z. let x_1 = 11 * i_2 in (0 <= i_2) /\ (x_1 <= x) /\
    (i_2 <= 10) /\ (x <= (10 + x_1)).
Prover Alt-Ergo 2.6.2 returns Valid (Qed:39ms) (80ms) (129)
Prover Z3 4.15.4 returns Valid (Qed:39ms) (17ms) (42337)

------------------------------------------------------------

Goal Assigns (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_lcs.c/_lcs_verified_1.c, line 32) in '_lcs' (1/3):
Effect at line 45
Prove: true.
Prover Qed returns Valid (3ms)

------------------------------------------------------------

Goal Assigns (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_lcs.c/_lcs_verified_1.c, line 32) in '_lcs' (2/3):
Effect at line 45
Let a = shift_A11_sint32(dp_0, 0).
Let x = i + (11 * i_1).
Assume {
  Have: 0 < i_2.
  Have: 0 < i_3.
  Have: i_2 <= 10.
  Have: i_3 <= 10.
  Have: !invalid(Malloc_0, shift_sint32(shift_A11_sint32(dp_0, i_2), i_3), 1).
  Have: 0 < i_1.
  Have: 0 < i.
  Have: i_1 <= 10.
  Have: i <= 10.
  (* Heap *)
  Type: (region(dp_0.base) <= 0) /\ (region(s.base) <= 0) /\
      (region(t.base) <= 0) /\ linked(Malloc_0).
  (* Pre-condition *)
  Have: valid_rd(Malloc_0, s, 1).
  (* Pre-condition *)
  Have: valid_rd(Malloc_0, t, 1).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_sint8(s, 0), 10).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_sint8(t, 0), 10).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, 121).
  (* Pre-condition *)
  Have: forall i_5,i_4 : Z. ((0 <= i_5) -> ((0 <= i_4) -> ((i_5 <= 10) ->
      ((i_4 <= 10) ->
      valid_rw(Malloc_0, shift_sint32(shift_A11_sint32(dp_0, i_5), i_4), 1))))).
  (* Pre-condition *)
  Have: forall i_4 : Z. ((0 <= i_4) -> ((i_4 <= 10) ->
      (Mint_0[shift_sint32(a, i_4)] = 0))).
  (* Pre-condition *)
  Have: forall i_4 : Z. ((0 <= i_4) -> ((i_4 <= 10) ->
      (Mint_0[shift_sint32(shift_A11_sint32(dp_0, i_4), 0)] = 0))).
  (* Loop assigns ... *)
  Have: forall a_1 : addr.
      ((forall i_5,i_4 : Z. ((0 < i_5) -> ((0 < i_4) -> ((i_5 <= 10) ->
        ((i_4 <= 10) ->
        (shift_sint32(shift_A11_sint32(dp_0, i_5), i_4) != a_1)))))) ->
      (Mint_0[a_1] = Mint_1[a_1])).
}
Prove: exists i_4 : Z. let x_1 = 11 * i_4 in (0 <= i_4) /\ (x_1 <= x) /\
    (i_4 <= 10) /\ (x <= (10 + x_1)).
Prover Alt-Ergo 2.6.2 returns Valid (Qed:29ms) (73ms) (127)
Prover Z3 4.15.4 returns Valid (Qed:29ms) (20ms) (32535)

------------------------------------------------------------

Goal Assigns (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_lcs.c/_lcs_verified_1.c, line 32) in '_lcs' (3/3):
Effect at line 62
Prove: true.
Prover Qed returns Valid (1ms)

------------------------------------------------------------
------------------------------------------------------------
  Function max
------------------------------------------------------------

Goal Post-condition (file /root/data1/wgy/algorithm-new/ResultAblationLLMOnly/acsl-algorithms/openPangu-Embedded-7B-V1.1/_lcs.c/_lcs_verified_1.c, line 13) in 'max':
Assume {
  Type: is_sint32(a) /\ is_sint32(b) /\ is_sint32(max_0).
  If b <= a
  Then { Have: max_0 = a. }
  Else { Have: max_0 = b. }
}
Prove: P_is_max(a, b, max_0).
Prover Z3 4.15.4 returns Valid (Qed:7ms) (15ms) (22805)

------------------------------------------------------------

Goal Assigns nothing in 'max' (1/2):
Effect at line 16
Prove: true.
Prover Qed returns Valid (0.65ms)

------------------------------------------------------------

Goal Assigns nothing in 'max' (2/2):
Effect at line 16
Prove: true.
Prover Qed returns Valid (0.97ms)

------------------------------------------------------------
[wp] Deferred error message was emitted during execution:
  Prover 'cvc4' not found in why3.conf
[kernel] Plug-in wp aborted: invalid user input.
