// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module ICacheMissUnit(
  input          clock,
  input          reset,
  input          io_fencei,
  input          io_flush,
  output         io_fetch_req_ready,
  input          io_fetch_req_valid,
  input  [41:0]  io_fetch_req_bits_blkPaddr,
  input  [7:0]   io_fetch_req_bits_vSetIdx,
  output         io_fetch_resp_valid,
  output [41:0]  io_fetch_resp_bits_blkPaddr,
  output [7:0]   io_fetch_resp_bits_vSetIdx,
  output [3:0]   io_fetch_resp_bits_waymask,
  output [511:0] io_fetch_resp_bits_data,
  output         io_fetch_resp_bits_corrupt,
  output         io_prefetch_req_ready,
  input          io_prefetch_req_valid,
  input  [41:0]  io_prefetch_req_bits_blkPaddr,
  input  [7:0]   io_prefetch_req_bits_vSetIdx,
  output         io_meta_write_valid,
  output [7:0]   io_meta_write_bits_virIdx,
  output [35:0]  io_meta_write_bits_phyTag,
  output [3:0]   io_meta_write_bits_waymask,
  output         io_meta_write_bits_bankIdx,
  output         io_data_write_valid,
  output [7:0]   io_data_write_bits_virIdx,
  output [511:0] io_data_write_bits_data,
  output [3:0]   io_data_write_bits_waymask,
  output         io_victim_vSetIdx_valid,
  output [7:0]   io_victim_vSetIdx_bits,
  input  [1:0]   io_victim_way,
  input          io_mem_acquire_ready,
  output         io_mem_acquire_valid,
  output [3:0]   io_mem_acquire_bits_source,
  output [47:0]  io_mem_acquire_bits_address,
  input          io_mem_grant_valid,
  input  [3:0]   io_mem_grant_bits_opcode,
  input  [3:0]   io_mem_grant_bits_source,
  input  [255:0] io_mem_grant_bits_data,
  input          io_mem_grant_bits_corrupt
);

  wire              prefetchHit;
  wire              fetchHit;
  wire [3:0]        _priorityFIFO_io_deq_bits;
  wire              _prefetchMSHRs_9_io_req_ready;
  wire              _prefetchMSHRs_9_io_acquire_valid;
  wire [47:0]       _prefetchMSHRs_9_io_acquire_bits_acquire_address;
  wire [7:0]        _prefetchMSHRs_9_io_acquire_bits_vSetIdx;
  wire              _prefetchMSHRs_9_io_lookUps_0_hit;
  wire              _prefetchMSHRs_9_io_lookUps_1_hit;
  wire              _prefetchMSHRs_9_io_resp_valid;
  wire [41:0]       _prefetchMSHRs_9_io_resp_bits_blkPaddr;
  wire [7:0]        _prefetchMSHRs_9_io_resp_bits_vSetIdx;
  wire [1:0]        _prefetchMSHRs_9_io_resp_bits_way;
  wire              _prefetchMSHRs_8_io_req_ready;
  wire              _prefetchMSHRs_8_io_acquire_valid;
  wire [47:0]       _prefetchMSHRs_8_io_acquire_bits_acquire_address;
  wire [7:0]        _prefetchMSHRs_8_io_acquire_bits_vSetIdx;
  wire              _prefetchMSHRs_8_io_lookUps_0_hit;
  wire              _prefetchMSHRs_8_io_lookUps_1_hit;
  wire              _prefetchMSHRs_8_io_resp_valid;
  wire [41:0]       _prefetchMSHRs_8_io_resp_bits_blkPaddr;
  wire [7:0]        _prefetchMSHRs_8_io_resp_bits_vSetIdx;
  wire [1:0]        _prefetchMSHRs_8_io_resp_bits_way;
  wire              _prefetchMSHRs_7_io_req_ready;
  wire              _prefetchMSHRs_7_io_acquire_valid;
  wire [47:0]       _prefetchMSHRs_7_io_acquire_bits_acquire_address;
  wire [7:0]        _prefetchMSHRs_7_io_acquire_bits_vSetIdx;
  wire              _prefetchMSHRs_7_io_lookUps_0_hit;
  wire              _prefetchMSHRs_7_io_lookUps_1_hit;
  wire              _prefetchMSHRs_7_io_resp_valid;
  wire [41:0]       _prefetchMSHRs_7_io_resp_bits_blkPaddr;
  wire [7:0]        _prefetchMSHRs_7_io_resp_bits_vSetIdx;
  wire [1:0]        _prefetchMSHRs_7_io_resp_bits_way;
  wire              _prefetchMSHRs_6_io_req_ready;
  wire              _prefetchMSHRs_6_io_acquire_valid;
  wire [47:0]       _prefetchMSHRs_6_io_acquire_bits_acquire_address;
  wire [7:0]        _prefetchMSHRs_6_io_acquire_bits_vSetIdx;
  wire              _prefetchMSHRs_6_io_lookUps_0_hit;
  wire              _prefetchMSHRs_6_io_lookUps_1_hit;
  wire              _prefetchMSHRs_6_io_resp_valid;
  wire [41:0]       _prefetchMSHRs_6_io_resp_bits_blkPaddr;
  wire [7:0]        _prefetchMSHRs_6_io_resp_bits_vSetIdx;
  wire [1:0]        _prefetchMSHRs_6_io_resp_bits_way;
  wire              _prefetchMSHRs_5_io_req_ready;
  wire              _prefetchMSHRs_5_io_acquire_valid;
  wire [47:0]       _prefetchMSHRs_5_io_acquire_bits_acquire_address;
  wire [7:0]        _prefetchMSHRs_5_io_acquire_bits_vSetIdx;
  wire              _prefetchMSHRs_5_io_lookUps_0_hit;
  wire              _prefetchMSHRs_5_io_lookUps_1_hit;
  wire              _prefetchMSHRs_5_io_resp_valid;
  wire [41:0]       _prefetchMSHRs_5_io_resp_bits_blkPaddr;
  wire [7:0]        _prefetchMSHRs_5_io_resp_bits_vSetIdx;
  wire [1:0]        _prefetchMSHRs_5_io_resp_bits_way;
  wire              _prefetchMSHRs_4_io_req_ready;
  wire              _prefetchMSHRs_4_io_acquire_valid;
  wire [47:0]       _prefetchMSHRs_4_io_acquire_bits_acquire_address;
  wire [7:0]        _prefetchMSHRs_4_io_acquire_bits_vSetIdx;
  wire              _prefetchMSHRs_4_io_lookUps_0_hit;
  wire              _prefetchMSHRs_4_io_lookUps_1_hit;
  wire              _prefetchMSHRs_4_io_resp_valid;
  wire [41:0]       _prefetchMSHRs_4_io_resp_bits_blkPaddr;
  wire [7:0]        _prefetchMSHRs_4_io_resp_bits_vSetIdx;
  wire [1:0]        _prefetchMSHRs_4_io_resp_bits_way;
  wire              _prefetchMSHRs_3_io_req_ready;
  wire              _prefetchMSHRs_3_io_acquire_valid;
  wire [47:0]       _prefetchMSHRs_3_io_acquire_bits_acquire_address;
  wire [7:0]        _prefetchMSHRs_3_io_acquire_bits_vSetIdx;
  wire              _prefetchMSHRs_3_io_lookUps_0_hit;
  wire              _prefetchMSHRs_3_io_lookUps_1_hit;
  wire              _prefetchMSHRs_3_io_resp_valid;
  wire [41:0]       _prefetchMSHRs_3_io_resp_bits_blkPaddr;
  wire [7:0]        _prefetchMSHRs_3_io_resp_bits_vSetIdx;
  wire [1:0]        _prefetchMSHRs_3_io_resp_bits_way;
  wire              _prefetchMSHRs_2_io_req_ready;
  wire              _prefetchMSHRs_2_io_acquire_valid;
  wire [47:0]       _prefetchMSHRs_2_io_acquire_bits_acquire_address;
  wire [7:0]        _prefetchMSHRs_2_io_acquire_bits_vSetIdx;
  wire              _prefetchMSHRs_2_io_lookUps_0_hit;
  wire              _prefetchMSHRs_2_io_lookUps_1_hit;
  wire              _prefetchMSHRs_2_io_resp_valid;
  wire [41:0]       _prefetchMSHRs_2_io_resp_bits_blkPaddr;
  wire [7:0]        _prefetchMSHRs_2_io_resp_bits_vSetIdx;
  wire [1:0]        _prefetchMSHRs_2_io_resp_bits_way;
  wire              _prefetchMSHRs_1_io_req_ready;
  wire              _prefetchMSHRs_1_io_acquire_valid;
  wire [47:0]       _prefetchMSHRs_1_io_acquire_bits_acquire_address;
  wire [7:0]        _prefetchMSHRs_1_io_acquire_bits_vSetIdx;
  wire              _prefetchMSHRs_1_io_lookUps_0_hit;
  wire              _prefetchMSHRs_1_io_lookUps_1_hit;
  wire              _prefetchMSHRs_1_io_resp_valid;
  wire [41:0]       _prefetchMSHRs_1_io_resp_bits_blkPaddr;
  wire [7:0]        _prefetchMSHRs_1_io_resp_bits_vSetIdx;
  wire [1:0]        _prefetchMSHRs_1_io_resp_bits_way;
  wire              _prefetchMSHRs_0_io_req_ready;
  wire              _prefetchMSHRs_0_io_acquire_valid;
  wire [47:0]       _prefetchMSHRs_0_io_acquire_bits_acquire_address;
  wire [7:0]        _prefetchMSHRs_0_io_acquire_bits_vSetIdx;
  wire              _prefetchMSHRs_0_io_lookUps_0_hit;
  wire              _prefetchMSHRs_0_io_lookUps_1_hit;
  wire              _prefetchMSHRs_0_io_resp_valid;
  wire [41:0]       _prefetchMSHRs_0_io_resp_bits_blkPaddr;
  wire [7:0]        _prefetchMSHRs_0_io_resp_bits_vSetIdx;
  wire [1:0]        _prefetchMSHRs_0_io_resp_bits_way;
  wire              _fetchMSHRs_3_io_req_ready;
  wire              _fetchMSHRs_3_io_acquire_valid;
  wire [47:0]       _fetchMSHRs_3_io_acquire_bits_acquire_address;
  wire [7:0]        _fetchMSHRs_3_io_acquire_bits_vSetIdx;
  wire              _fetchMSHRs_3_io_lookUps_0_hit;
  wire              _fetchMSHRs_3_io_lookUps_1_hit;
  wire              _fetchMSHRs_3_io_resp_valid;
  wire [41:0]       _fetchMSHRs_3_io_resp_bits_blkPaddr;
  wire [7:0]        _fetchMSHRs_3_io_resp_bits_vSetIdx;
  wire [1:0]        _fetchMSHRs_3_io_resp_bits_way;
  wire              _fetchMSHRs_2_io_req_ready;
  wire              _fetchMSHRs_2_io_acquire_valid;
  wire [47:0]       _fetchMSHRs_2_io_acquire_bits_acquire_address;
  wire [7:0]        _fetchMSHRs_2_io_acquire_bits_vSetIdx;
  wire              _fetchMSHRs_2_io_lookUps_0_hit;
  wire              _fetchMSHRs_2_io_lookUps_1_hit;
  wire              _fetchMSHRs_2_io_resp_valid;
  wire [41:0]       _fetchMSHRs_2_io_resp_bits_blkPaddr;
  wire [7:0]        _fetchMSHRs_2_io_resp_bits_vSetIdx;
  wire [1:0]        _fetchMSHRs_2_io_resp_bits_way;
  wire              _fetchMSHRs_1_io_req_ready;
  wire              _fetchMSHRs_1_io_acquire_valid;
  wire [47:0]       _fetchMSHRs_1_io_acquire_bits_acquire_address;
  wire [7:0]        _fetchMSHRs_1_io_acquire_bits_vSetIdx;
  wire              _fetchMSHRs_1_io_lookUps_0_hit;
  wire              _fetchMSHRs_1_io_lookUps_1_hit;
  wire              _fetchMSHRs_1_io_resp_valid;
  wire [41:0]       _fetchMSHRs_1_io_resp_bits_blkPaddr;
  wire [7:0]        _fetchMSHRs_1_io_resp_bits_vSetIdx;
  wire [1:0]        _fetchMSHRs_1_io_resp_bits_way;
  wire              _fetchMSHRs_0_io_req_ready;
  wire              _fetchMSHRs_0_io_acquire_valid;
  wire [47:0]       _fetchMSHRs_0_io_acquire_bits_acquire_address;
  wire [7:0]        _fetchMSHRs_0_io_acquire_bits_vSetIdx;
  wire              _fetchMSHRs_0_io_lookUps_0_hit;
  wire              _fetchMSHRs_0_io_lookUps_1_hit;
  wire              _fetchMSHRs_0_io_resp_valid;
  wire [41:0]       _fetchMSHRs_0_io_resp_bits_blkPaddr;
  wire [7:0]        _fetchMSHRs_0_io_resp_bits_vSetIdx;
  wire [1:0]        _fetchMSHRs_0_io_resp_bits_way;
  wire              _acquireArb_io_in_0_ready;
  wire              _acquireArb_io_in_1_ready;
  wire              _acquireArb_io_in_2_ready;
  wire              _acquireArb_io_in_3_ready;
  wire              _acquireArb_io_in_4_ready;
  wire              _acquireArb_io_out_valid;
  wire              _prefetchArb_io_in_0_ready;
  wire              _prefetchArb_io_in_1_ready;
  wire              _prefetchArb_io_in_2_ready;
  wire              _prefetchArb_io_in_3_ready;
  wire              _prefetchArb_io_in_4_ready;
  wire              _prefetchArb_io_in_5_ready;
  wire              _prefetchArb_io_in_6_ready;
  wire              _prefetchArb_io_in_7_ready;
  wire              _prefetchArb_io_in_8_ready;
  wire              _prefetchArb_io_in_9_ready;
  wire              _prefetchArb_io_out_valid;
  wire [3:0]        _prefetchArb_io_out_bits_acquire_source;
  wire [47:0]       _prefetchArb_io_out_bits_acquire_address;
  wire [7:0]        _prefetchArb_io_out_bits_vSetIdx;
  wire              _prefetchDemux_io_in_ready;
  wire              _prefetchDemux_io_out_0_valid;
  wire [41:0]       _prefetchDemux_io_out_0_bits_blkPaddr;
  wire [7:0]        _prefetchDemux_io_out_0_bits_vSetIdx;
  wire              _prefetchDemux_io_out_1_valid;
  wire [41:0]       _prefetchDemux_io_out_1_bits_blkPaddr;
  wire [7:0]        _prefetchDemux_io_out_1_bits_vSetIdx;
  wire              _prefetchDemux_io_out_2_valid;
  wire [41:0]       _prefetchDemux_io_out_2_bits_blkPaddr;
  wire [7:0]        _prefetchDemux_io_out_2_bits_vSetIdx;
  wire              _prefetchDemux_io_out_3_valid;
  wire [41:0]       _prefetchDemux_io_out_3_bits_blkPaddr;
  wire [7:0]        _prefetchDemux_io_out_3_bits_vSetIdx;
  wire              _prefetchDemux_io_out_4_valid;
  wire [41:0]       _prefetchDemux_io_out_4_bits_blkPaddr;
  wire [7:0]        _prefetchDemux_io_out_4_bits_vSetIdx;
  wire              _prefetchDemux_io_out_5_valid;
  wire [41:0]       _prefetchDemux_io_out_5_bits_blkPaddr;
  wire [7:0]        _prefetchDemux_io_out_5_bits_vSetIdx;
  wire              _prefetchDemux_io_out_6_valid;
  wire [41:0]       _prefetchDemux_io_out_6_bits_blkPaddr;
  wire [7:0]        _prefetchDemux_io_out_6_bits_vSetIdx;
  wire              _prefetchDemux_io_out_7_valid;
  wire [41:0]       _prefetchDemux_io_out_7_bits_blkPaddr;
  wire [7:0]        _prefetchDemux_io_out_7_bits_vSetIdx;
  wire              _prefetchDemux_io_out_8_valid;
  wire [41:0]       _prefetchDemux_io_out_8_bits_blkPaddr;
  wire [7:0]        _prefetchDemux_io_out_8_bits_vSetIdx;
  wire              _prefetchDemux_io_out_9_valid;
  wire [41:0]       _prefetchDemux_io_out_9_bits_blkPaddr;
  wire [7:0]        _prefetchDemux_io_out_9_bits_vSetIdx;
  wire [3:0]        _prefetchDemux_io_chosen;
  wire              _fetchDemux_io_in_ready;
  wire              _fetchDemux_io_out_0_valid;
  wire [41:0]       _fetchDemux_io_out_0_bits_blkPaddr;
  wire [7:0]        _fetchDemux_io_out_0_bits_vSetIdx;
  wire              _fetchDemux_io_out_1_valid;
  wire [41:0]       _fetchDemux_io_out_1_bits_blkPaddr;
  wire [7:0]        _fetchDemux_io_out_1_bits_vSetIdx;
  wire              _fetchDemux_io_out_2_valid;
  wire [41:0]       _fetchDemux_io_out_2_bits_blkPaddr;
  wire [7:0]        _fetchDemux_io_out_2_bits_vSetIdx;
  wire              _fetchDemux_io_out_3_valid;
  wire [41:0]       _fetchDemux_io_out_3_bits_blkPaddr;
  wire [7:0]        _fetchDemux_io_out_3_bits_vSetIdx;
  wire              _prefetchDemux_io_in_valid_T_1 = io_prefetch_req_valid & ~prefetchHit;
  assign fetchHit =
    _fetchMSHRs_0_io_lookUps_0_hit | _fetchMSHRs_1_io_lookUps_0_hit
    | _fetchMSHRs_2_io_lookUps_0_hit | _fetchMSHRs_3_io_lookUps_0_hit
    | _prefetchMSHRs_0_io_lookUps_0_hit | _prefetchMSHRs_1_io_lookUps_0_hit
    | _prefetchMSHRs_2_io_lookUps_0_hit | _prefetchMSHRs_3_io_lookUps_0_hit
    | _prefetchMSHRs_4_io_lookUps_0_hit | _prefetchMSHRs_5_io_lookUps_0_hit
    | _prefetchMSHRs_6_io_lookUps_0_hit | _prefetchMSHRs_7_io_lookUps_0_hit
    | _prefetchMSHRs_8_io_lookUps_0_hit | _prefetchMSHRs_9_io_lookUps_0_hit;
  assign prefetchHit =
    _fetchMSHRs_0_io_lookUps_1_hit | _fetchMSHRs_1_io_lookUps_1_hit
    | _fetchMSHRs_2_io_lookUps_1_hit | _fetchMSHRs_3_io_lookUps_1_hit
    | _prefetchMSHRs_0_io_lookUps_1_hit | _prefetchMSHRs_1_io_lookUps_1_hit
    | _prefetchMSHRs_2_io_lookUps_1_hit | _prefetchMSHRs_3_io_lookUps_1_hit
    | _prefetchMSHRs_4_io_lookUps_1_hit | _prefetchMSHRs_5_io_lookUps_1_hit
    | _prefetchMSHRs_6_io_lookUps_1_hit | _prefetchMSHRs_7_io_lookUps_1_hit
    | _prefetchMSHRs_8_io_lookUps_1_hit | _prefetchMSHRs_9_io_lookUps_1_hit
    | io_prefetch_req_bits_blkPaddr == io_fetch_req_bits_blkPaddr
    & io_prefetch_req_bits_vSetIdx == io_fetch_req_bits_vSetIdx & io_fetch_req_valid;
  reg               readBeatCnt;
  reg  [255:0]      respDataReg_0;
  reg  [255:0]      respDataReg_1;
  wire              last_fire =
    io_mem_grant_valid & io_mem_grant_bits_opcode[0] & readBeatCnt;
  reg               last_fire_r;
  reg  [3:0]        id_r;
  reg               corrupt_r;
  reg  [41:0]       mshr_resp_blkPaddr;
  reg  [7:0]        mshr_resp_vSetIdx;
  reg  [1:0]        mshr_resp_way;
  wire [3:0]        waymask = 4'h1 << mshr_resp_way;
  wire [15:0]       _GEN =
    {{_fetchMSHRs_0_io_resp_valid},
     {_fetchMSHRs_0_io_resp_valid},
     {_prefetchMSHRs_9_io_resp_valid},
     {_prefetchMSHRs_8_io_resp_valid},
     {_prefetchMSHRs_7_io_resp_valid},
     {_prefetchMSHRs_6_io_resp_valid},
     {_prefetchMSHRs_5_io_resp_valid},
     {_prefetchMSHRs_4_io_resp_valid},
     {_prefetchMSHRs_3_io_resp_valid},
     {_prefetchMSHRs_2_io_resp_valid},
     {_prefetchMSHRs_1_io_resp_valid},
     {_prefetchMSHRs_0_io_resp_valid},
     {_fetchMSHRs_3_io_resp_valid},
     {_fetchMSHRs_2_io_resp_valid},
     {_fetchMSHRs_1_io_resp_valid},
     {_fetchMSHRs_0_io_resp_valid}};
  wire              fetch_resp_valid = _GEN[id_r] & last_fire_r;
  wire              write_sram_valid =
    fetch_resp_valid & ~corrupt_r & ~io_flush & ~io_fencei;
  wire [511:0]      io_data_write_bits_data_0 = {respDataReg_1, respDataReg_0};
  wire [15:0][41:0] _GEN_0 =
    {{_fetchMSHRs_0_io_resp_bits_blkPaddr},
     {_fetchMSHRs_0_io_resp_bits_blkPaddr},
     {_prefetchMSHRs_9_io_resp_bits_blkPaddr},
     {_prefetchMSHRs_8_io_resp_bits_blkPaddr},
     {_prefetchMSHRs_7_io_resp_bits_blkPaddr},
     {_prefetchMSHRs_6_io_resp_bits_blkPaddr},
     {_prefetchMSHRs_5_io_resp_bits_blkPaddr},
     {_prefetchMSHRs_4_io_resp_bits_blkPaddr},
     {_prefetchMSHRs_3_io_resp_bits_blkPaddr},
     {_prefetchMSHRs_2_io_resp_bits_blkPaddr},
     {_prefetchMSHRs_1_io_resp_bits_blkPaddr},
     {_prefetchMSHRs_0_io_resp_bits_blkPaddr},
     {_fetchMSHRs_3_io_resp_bits_blkPaddr},
     {_fetchMSHRs_2_io_resp_bits_blkPaddr},
     {_fetchMSHRs_1_io_resp_bits_blkPaddr},
     {_fetchMSHRs_0_io_resp_bits_blkPaddr}};
  wire [15:0][7:0]  _GEN_1 =
    {{_fetchMSHRs_0_io_resp_bits_vSetIdx},
     {_fetchMSHRs_0_io_resp_bits_vSetIdx},
     {_prefetchMSHRs_9_io_resp_bits_vSetIdx},
     {_prefetchMSHRs_8_io_resp_bits_vSetIdx},
     {_prefetchMSHRs_7_io_resp_bits_vSetIdx},
     {_prefetchMSHRs_6_io_resp_bits_vSetIdx},
     {_prefetchMSHRs_5_io_resp_bits_vSetIdx},
     {_prefetchMSHRs_4_io_resp_bits_vSetIdx},
     {_prefetchMSHRs_3_io_resp_bits_vSetIdx},
     {_prefetchMSHRs_2_io_resp_bits_vSetIdx},
     {_prefetchMSHRs_1_io_resp_bits_vSetIdx},
     {_prefetchMSHRs_0_io_resp_bits_vSetIdx},
     {_fetchMSHRs_3_io_resp_bits_vSetIdx},
     {_fetchMSHRs_2_io_resp_bits_vSetIdx},
     {_fetchMSHRs_1_io_resp_bits_vSetIdx},
     {_fetchMSHRs_0_io_resp_bits_vSetIdx}};
  wire [15:0][1:0]  _GEN_2 =
    {{_fetchMSHRs_0_io_resp_bits_way},
     {_fetchMSHRs_0_io_resp_bits_way},
     {_prefetchMSHRs_9_io_resp_bits_way},
     {_prefetchMSHRs_8_io_resp_bits_way},
     {_prefetchMSHRs_7_io_resp_bits_way},
     {_prefetchMSHRs_6_io_resp_bits_way},
     {_prefetchMSHRs_5_io_resp_bits_way},
     {_prefetchMSHRs_4_io_resp_bits_way},
     {_prefetchMSHRs_3_io_resp_bits_way},
     {_prefetchMSHRs_2_io_resp_bits_way},
     {_prefetchMSHRs_1_io_resp_bits_way},
     {_prefetchMSHRs_0_io_resp_bits_way},
     {_fetchMSHRs_3_io_resp_bits_way},
     {_fetchMSHRs_2_io_resp_bits_way},
     {_fetchMSHRs_1_io_resp_bits_way},
     {_fetchMSHRs_0_io_resp_bits_way}};
  wire              _GEN_3 = io_mem_grant_valid & io_mem_grant_bits_opcode[0];
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      readBeatCnt <= 1'h0;
      respDataReg_0 <= 256'h0;
      respDataReg_1 <= 256'h0;
      corrupt_r <= 1'h0;
      mshr_resp_blkPaddr <= 42'h0;
      mshr_resp_vSetIdx <= 8'h0;
      mshr_resp_way <= 2'h0;
    end
    else begin
      if (_GEN_3)
        readBeatCnt <= ~readBeatCnt & 1'(readBeatCnt - 1'h1);
      if (_GEN_3 & ~readBeatCnt)
        respDataReg_0 <= io_mem_grant_bits_data;
      if (_GEN_3 & readBeatCnt)
        respDataReg_1 <= io_mem_grant_bits_data;
      corrupt_r <= _GEN_3 & io_mem_grant_bits_corrupt | ~last_fire_r & corrupt_r;
      if (last_fire) begin
        mshr_resp_blkPaddr <= _GEN_0[io_mem_grant_bits_source];
        mshr_resp_vSetIdx <= _GEN_1[io_mem_grant_bits_source];
        mshr_resp_way <= _GEN_2[io_mem_grant_bits_source];
      end
    end
  end // always @(posedge, posedge)
  always @(posedge clock) begin
    last_fire_r <= last_fire;
    id_r <= io_mem_grant_bits_source;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:17];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h12; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        readBeatCnt = _RANDOM[5'h0][0];
        respDataReg_0 =
          {_RANDOM[5'h0][31:1],
           _RANDOM[5'h1],
           _RANDOM[5'h2],
           _RANDOM[5'h3],
           _RANDOM[5'h4],
           _RANDOM[5'h5],
           _RANDOM[5'h6],
           _RANDOM[5'h7],
           _RANDOM[5'h8][0]};
        respDataReg_1 =
          {_RANDOM[5'h8][31:1],
           _RANDOM[5'h9],
           _RANDOM[5'hA],
           _RANDOM[5'hB],
           _RANDOM[5'hC],
           _RANDOM[5'hD],
           _RANDOM[5'hE],
           _RANDOM[5'hF],
           _RANDOM[5'h10][0]};
        last_fire_r = _RANDOM[5'h10][2];
        id_r = _RANDOM[5'h10][6:3];
        corrupt_r = _RANDOM[5'h10][7];
        mshr_resp_blkPaddr = {_RANDOM[5'h10][31:8], _RANDOM[5'h11][17:0]};
        mshr_resp_vSetIdx = _RANDOM[5'h11][25:18];
        mshr_resp_way = _RANDOM[5'h11][27:26];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        readBeatCnt = 1'h0;
        respDataReg_0 = 256'h0;
        respDataReg_1 = 256'h0;
        corrupt_r = 1'h0;
        mshr_resp_blkPaddr = 42'h0;
        mshr_resp_vSetIdx = 8'h0;
        mshr_resp_way = 2'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  DeMultiplexer fetchDemux (
    .io_in_ready            (_fetchDemux_io_in_ready),
    .io_in_valid            (io_fetch_req_valid & ~fetchHit),
    .io_in_bits_blkPaddr    (io_fetch_req_bits_blkPaddr),
    .io_in_bits_vSetIdx     (io_fetch_req_bits_vSetIdx),
    .io_out_0_ready         (_fetchMSHRs_0_io_req_ready),
    .io_out_0_valid         (_fetchDemux_io_out_0_valid),
    .io_out_0_bits_blkPaddr (_fetchDemux_io_out_0_bits_blkPaddr),
    .io_out_0_bits_vSetIdx  (_fetchDemux_io_out_0_bits_vSetIdx),
    .io_out_1_ready         (_fetchMSHRs_1_io_req_ready),
    .io_out_1_valid         (_fetchDemux_io_out_1_valid),
    .io_out_1_bits_blkPaddr (_fetchDemux_io_out_1_bits_blkPaddr),
    .io_out_1_bits_vSetIdx  (_fetchDemux_io_out_1_bits_vSetIdx),
    .io_out_2_ready         (_fetchMSHRs_2_io_req_ready),
    .io_out_2_valid         (_fetchDemux_io_out_2_valid),
    .io_out_2_bits_blkPaddr (_fetchDemux_io_out_2_bits_blkPaddr),
    .io_out_2_bits_vSetIdx  (_fetchDemux_io_out_2_bits_vSetIdx),
    .io_out_3_ready         (_fetchMSHRs_3_io_req_ready),
    .io_out_3_valid         (_fetchDemux_io_out_3_valid),
    .io_out_3_bits_blkPaddr (_fetchDemux_io_out_3_bits_blkPaddr),
    .io_out_3_bits_vSetIdx  (_fetchDemux_io_out_3_bits_vSetIdx)
  );
  DeMultiplexer_1 prefetchDemux (
    .io_in_ready            (_prefetchDemux_io_in_ready),
    .io_in_valid            (_prefetchDemux_io_in_valid_T_1),
    .io_in_bits_blkPaddr    (io_prefetch_req_bits_blkPaddr),
    .io_in_bits_vSetIdx     (io_prefetch_req_bits_vSetIdx),
    .io_out_0_ready         (_prefetchMSHRs_0_io_req_ready),
    .io_out_0_valid         (_prefetchDemux_io_out_0_valid),
    .io_out_0_bits_blkPaddr (_prefetchDemux_io_out_0_bits_blkPaddr),
    .io_out_0_bits_vSetIdx  (_prefetchDemux_io_out_0_bits_vSetIdx),
    .io_out_1_ready         (_prefetchMSHRs_1_io_req_ready),
    .io_out_1_valid         (_prefetchDemux_io_out_1_valid),
    .io_out_1_bits_blkPaddr (_prefetchDemux_io_out_1_bits_blkPaddr),
    .io_out_1_bits_vSetIdx  (_prefetchDemux_io_out_1_bits_vSetIdx),
    .io_out_2_ready         (_prefetchMSHRs_2_io_req_ready),
    .io_out_2_valid         (_prefetchDemux_io_out_2_valid),
    .io_out_2_bits_blkPaddr (_prefetchDemux_io_out_2_bits_blkPaddr),
    .io_out_2_bits_vSetIdx  (_prefetchDemux_io_out_2_bits_vSetIdx),
    .io_out_3_ready         (_prefetchMSHRs_3_io_req_ready),
    .io_out_3_valid         (_prefetchDemux_io_out_3_valid),
    .io_out_3_bits_blkPaddr (_prefetchDemux_io_out_3_bits_blkPaddr),
    .io_out_3_bits_vSetIdx  (_prefetchDemux_io_out_3_bits_vSetIdx),
    .io_out_4_ready         (_prefetchMSHRs_4_io_req_ready),
    .io_out_4_valid         (_prefetchDemux_io_out_4_valid),
    .io_out_4_bits_blkPaddr (_prefetchDemux_io_out_4_bits_blkPaddr),
    .io_out_4_bits_vSetIdx  (_prefetchDemux_io_out_4_bits_vSetIdx),
    .io_out_5_ready         (_prefetchMSHRs_5_io_req_ready),
    .io_out_5_valid         (_prefetchDemux_io_out_5_valid),
    .io_out_5_bits_blkPaddr (_prefetchDemux_io_out_5_bits_blkPaddr),
    .io_out_5_bits_vSetIdx  (_prefetchDemux_io_out_5_bits_vSetIdx),
    .io_out_6_ready         (_prefetchMSHRs_6_io_req_ready),
    .io_out_6_valid         (_prefetchDemux_io_out_6_valid),
    .io_out_6_bits_blkPaddr (_prefetchDemux_io_out_6_bits_blkPaddr),
    .io_out_6_bits_vSetIdx  (_prefetchDemux_io_out_6_bits_vSetIdx),
    .io_out_7_ready         (_prefetchMSHRs_7_io_req_ready),
    .io_out_7_valid         (_prefetchDemux_io_out_7_valid),
    .io_out_7_bits_blkPaddr (_prefetchDemux_io_out_7_bits_blkPaddr),
    .io_out_7_bits_vSetIdx  (_prefetchDemux_io_out_7_bits_vSetIdx),
    .io_out_8_ready         (_prefetchMSHRs_8_io_req_ready),
    .io_out_8_valid         (_prefetchDemux_io_out_8_valid),
    .io_out_8_bits_blkPaddr (_prefetchDemux_io_out_8_bits_blkPaddr),
    .io_out_8_bits_vSetIdx  (_prefetchDemux_io_out_8_bits_vSetIdx),
    .io_out_9_ready         (_prefetchMSHRs_9_io_req_ready),
    .io_out_9_valid         (_prefetchDemux_io_out_9_valid),
    .io_out_9_bits_blkPaddr (_prefetchDemux_io_out_9_bits_blkPaddr),
    .io_out_9_bits_vSetIdx  (_prefetchDemux_io_out_9_bits_vSetIdx),
    .io_chosen              (_prefetchDemux_io_chosen)
  );
  MuxBundle prefetchArb (
    .io_sel                       (_priorityFIFO_io_deq_bits),
    .io_in_0_ready                (_prefetchArb_io_in_0_ready),
    .io_in_0_valid                (_prefetchMSHRs_0_io_acquire_valid),
    .io_in_0_bits_acquire_address (_prefetchMSHRs_0_io_acquire_bits_acquire_address),
    .io_in_0_bits_vSetIdx         (_prefetchMSHRs_0_io_acquire_bits_vSetIdx),
    .io_in_1_ready                (_prefetchArb_io_in_1_ready),
    .io_in_1_valid                (_prefetchMSHRs_1_io_acquire_valid),
    .io_in_1_bits_acquire_address (_prefetchMSHRs_1_io_acquire_bits_acquire_address),
    .io_in_1_bits_vSetIdx         (_prefetchMSHRs_1_io_acquire_bits_vSetIdx),
    .io_in_2_ready                (_prefetchArb_io_in_2_ready),
    .io_in_2_valid                (_prefetchMSHRs_2_io_acquire_valid),
    .io_in_2_bits_acquire_address (_prefetchMSHRs_2_io_acquire_bits_acquire_address),
    .io_in_2_bits_vSetIdx         (_prefetchMSHRs_2_io_acquire_bits_vSetIdx),
    .io_in_3_ready                (_prefetchArb_io_in_3_ready),
    .io_in_3_valid                (_prefetchMSHRs_3_io_acquire_valid),
    .io_in_3_bits_acquire_address (_prefetchMSHRs_3_io_acquire_bits_acquire_address),
    .io_in_3_bits_vSetIdx         (_prefetchMSHRs_3_io_acquire_bits_vSetIdx),
    .io_in_4_ready                (_prefetchArb_io_in_4_ready),
    .io_in_4_valid                (_prefetchMSHRs_4_io_acquire_valid),
    .io_in_4_bits_acquire_address (_prefetchMSHRs_4_io_acquire_bits_acquire_address),
    .io_in_4_bits_vSetIdx         (_prefetchMSHRs_4_io_acquire_bits_vSetIdx),
    .io_in_5_ready                (_prefetchArb_io_in_5_ready),
    .io_in_5_valid                (_prefetchMSHRs_5_io_acquire_valid),
    .io_in_5_bits_acquire_address (_prefetchMSHRs_5_io_acquire_bits_acquire_address),
    .io_in_5_bits_vSetIdx         (_prefetchMSHRs_5_io_acquire_bits_vSetIdx),
    .io_in_6_ready                (_prefetchArb_io_in_6_ready),
    .io_in_6_valid                (_prefetchMSHRs_6_io_acquire_valid),
    .io_in_6_bits_acquire_address (_prefetchMSHRs_6_io_acquire_bits_acquire_address),
    .io_in_6_bits_vSetIdx         (_prefetchMSHRs_6_io_acquire_bits_vSetIdx),
    .io_in_7_ready                (_prefetchArb_io_in_7_ready),
    .io_in_7_valid                (_prefetchMSHRs_7_io_acquire_valid),
    .io_in_7_bits_acquire_address (_prefetchMSHRs_7_io_acquire_bits_acquire_address),
    .io_in_7_bits_vSetIdx         (_prefetchMSHRs_7_io_acquire_bits_vSetIdx),
    .io_in_8_ready                (_prefetchArb_io_in_8_ready),
    .io_in_8_valid                (_prefetchMSHRs_8_io_acquire_valid),
    .io_in_8_bits_acquire_address (_prefetchMSHRs_8_io_acquire_bits_acquire_address),
    .io_in_8_bits_vSetIdx         (_prefetchMSHRs_8_io_acquire_bits_vSetIdx),
    .io_in_9_ready                (_prefetchArb_io_in_9_ready),
    .io_in_9_valid                (_prefetchMSHRs_9_io_acquire_valid),
    .io_in_9_bits_acquire_address (_prefetchMSHRs_9_io_acquire_bits_acquire_address),
    .io_in_9_bits_vSetIdx         (_prefetchMSHRs_9_io_acquire_bits_vSetIdx),
    .io_out_ready                 (_acquireArb_io_in_4_ready),
    .io_out_valid                 (_prefetchArb_io_out_valid),
    .io_out_bits_acquire_source   (_prefetchArb_io_out_bits_acquire_source),
    .io_out_bits_acquire_address  (_prefetchArb_io_out_bits_acquire_address),
    .io_out_bits_vSetIdx          (_prefetchArb_io_out_bits_vSetIdx)
  );
  Arbiter5_MSHRAcquire acquireArb (
    .io_in_0_ready                (_acquireArb_io_in_0_ready),
    .io_in_0_valid                (_fetchMSHRs_0_io_acquire_valid),
    .io_in_0_bits_acquire_address (_fetchMSHRs_0_io_acquire_bits_acquire_address),
    .io_in_0_bits_vSetIdx         (_fetchMSHRs_0_io_acquire_bits_vSetIdx),
    .io_in_1_ready                (_acquireArb_io_in_1_ready),
    .io_in_1_valid                (_fetchMSHRs_1_io_acquire_valid),
    .io_in_1_bits_acquire_address (_fetchMSHRs_1_io_acquire_bits_acquire_address),
    .io_in_1_bits_vSetIdx         (_fetchMSHRs_1_io_acquire_bits_vSetIdx),
    .io_in_2_ready                (_acquireArb_io_in_2_ready),
    .io_in_2_valid                (_fetchMSHRs_2_io_acquire_valid),
    .io_in_2_bits_acquire_address (_fetchMSHRs_2_io_acquire_bits_acquire_address),
    .io_in_2_bits_vSetIdx         (_fetchMSHRs_2_io_acquire_bits_vSetIdx),
    .io_in_3_ready                (_acquireArb_io_in_3_ready),
    .io_in_3_valid                (_fetchMSHRs_3_io_acquire_valid),
    .io_in_3_bits_acquire_address (_fetchMSHRs_3_io_acquire_bits_acquire_address),
    .io_in_3_bits_vSetIdx         (_fetchMSHRs_3_io_acquire_bits_vSetIdx),
    .io_in_4_ready                (_acquireArb_io_in_4_ready),
    .io_in_4_valid                (_prefetchArb_io_out_valid),
    .io_in_4_bits_acquire_source  (_prefetchArb_io_out_bits_acquire_source),
    .io_in_4_bits_acquire_address (_prefetchArb_io_out_bits_acquire_address),
    .io_in_4_bits_vSetIdx         (_prefetchArb_io_out_bits_vSetIdx),
    .io_out_ready                 (io_mem_acquire_ready),
    .io_out_valid                 (_acquireArb_io_out_valid),
    .io_out_bits_acquire_source   (io_mem_acquire_bits_source),
    .io_out_bits_acquire_address  (io_mem_acquire_bits_address),
    .io_out_bits_vSetIdx          (io_victim_vSetIdx_bits)
  );
  ICacheMSHR fetchMSHRs_0 (
    .clock                           (clock),
    .reset                           (reset),
    .io_fencei                       (io_fencei),
    .io_invalid                      (last_fire_r & id_r == 4'h0),
    .io_req_ready                    (_fetchMSHRs_0_io_req_ready),
    .io_req_valid                    (_fetchDemux_io_out_0_valid),
    .io_req_bits_blkPaddr            (_fetchDemux_io_out_0_bits_blkPaddr),
    .io_req_bits_vSetIdx             (_fetchDemux_io_out_0_bits_vSetIdx),
    .io_acquire_ready                (_acquireArb_io_in_0_ready),
    .io_acquire_valid                (_fetchMSHRs_0_io_acquire_valid),
    .io_acquire_bits_acquire_address (_fetchMSHRs_0_io_acquire_bits_acquire_address),
    .io_acquire_bits_vSetIdx         (_fetchMSHRs_0_io_acquire_bits_vSetIdx),
    .io_lookUps_0_info_bits_blkPaddr (io_fetch_req_bits_blkPaddr),
    .io_lookUps_0_info_bits_vSetIdx  (io_fetch_req_bits_vSetIdx),
    .io_lookUps_0_hit                (_fetchMSHRs_0_io_lookUps_0_hit),
    .io_lookUps_1_info_bits_blkPaddr (io_prefetch_req_bits_blkPaddr),
    .io_lookUps_1_info_bits_vSetIdx  (io_prefetch_req_bits_vSetIdx),
    .io_lookUps_1_hit                (_fetchMSHRs_0_io_lookUps_1_hit),
    .io_resp_valid                   (_fetchMSHRs_0_io_resp_valid),
    .io_resp_bits_blkPaddr           (_fetchMSHRs_0_io_resp_bits_blkPaddr),
    .io_resp_bits_vSetIdx            (_fetchMSHRs_0_io_resp_bits_vSetIdx),
    .io_resp_bits_way                (_fetchMSHRs_0_io_resp_bits_way),
    .io_victimWay                    (io_victim_way)
  );
  ICacheMSHR_1 fetchMSHRs_1 (
    .clock                           (clock),
    .reset                           (reset),
    .io_fencei                       (io_fencei),
    .io_invalid                      (last_fire_r & id_r == 4'h1),
    .io_req_ready                    (_fetchMSHRs_1_io_req_ready),
    .io_req_valid                    (_fetchDemux_io_out_1_valid),
    .io_req_bits_blkPaddr            (_fetchDemux_io_out_1_bits_blkPaddr),
    .io_req_bits_vSetIdx             (_fetchDemux_io_out_1_bits_vSetIdx),
    .io_acquire_ready                (_acquireArb_io_in_1_ready),
    .io_acquire_valid                (_fetchMSHRs_1_io_acquire_valid),
    .io_acquire_bits_acquire_address (_fetchMSHRs_1_io_acquire_bits_acquire_address),
    .io_acquire_bits_vSetIdx         (_fetchMSHRs_1_io_acquire_bits_vSetIdx),
    .io_lookUps_0_info_bits_blkPaddr (io_fetch_req_bits_blkPaddr),
    .io_lookUps_0_info_bits_vSetIdx  (io_fetch_req_bits_vSetIdx),
    .io_lookUps_0_hit                (_fetchMSHRs_1_io_lookUps_0_hit),
    .io_lookUps_1_info_bits_blkPaddr (io_prefetch_req_bits_blkPaddr),
    .io_lookUps_1_info_bits_vSetIdx  (io_prefetch_req_bits_vSetIdx),
    .io_lookUps_1_hit                (_fetchMSHRs_1_io_lookUps_1_hit),
    .io_resp_valid                   (_fetchMSHRs_1_io_resp_valid),
    .io_resp_bits_blkPaddr           (_fetchMSHRs_1_io_resp_bits_blkPaddr),
    .io_resp_bits_vSetIdx            (_fetchMSHRs_1_io_resp_bits_vSetIdx),
    .io_resp_bits_way                (_fetchMSHRs_1_io_resp_bits_way),
    .io_victimWay                    (io_victim_way)
  );
  ICacheMSHR_2 fetchMSHRs_2 (
    .clock                           (clock),
    .reset                           (reset),
    .io_fencei                       (io_fencei),
    .io_invalid                      (last_fire_r & id_r == 4'h2),
    .io_req_ready                    (_fetchMSHRs_2_io_req_ready),
    .io_req_valid                    (_fetchDemux_io_out_2_valid),
    .io_req_bits_blkPaddr            (_fetchDemux_io_out_2_bits_blkPaddr),
    .io_req_bits_vSetIdx             (_fetchDemux_io_out_2_bits_vSetIdx),
    .io_acquire_ready                (_acquireArb_io_in_2_ready),
    .io_acquire_valid                (_fetchMSHRs_2_io_acquire_valid),
    .io_acquire_bits_acquire_address (_fetchMSHRs_2_io_acquire_bits_acquire_address),
    .io_acquire_bits_vSetIdx         (_fetchMSHRs_2_io_acquire_bits_vSetIdx),
    .io_lookUps_0_info_bits_blkPaddr (io_fetch_req_bits_blkPaddr),
    .io_lookUps_0_info_bits_vSetIdx  (io_fetch_req_bits_vSetIdx),
    .io_lookUps_0_hit                (_fetchMSHRs_2_io_lookUps_0_hit),
    .io_lookUps_1_info_bits_blkPaddr (io_prefetch_req_bits_blkPaddr),
    .io_lookUps_1_info_bits_vSetIdx  (io_prefetch_req_bits_vSetIdx),
    .io_lookUps_1_hit                (_fetchMSHRs_2_io_lookUps_1_hit),
    .io_resp_valid                   (_fetchMSHRs_2_io_resp_valid),
    .io_resp_bits_blkPaddr           (_fetchMSHRs_2_io_resp_bits_blkPaddr),
    .io_resp_bits_vSetIdx            (_fetchMSHRs_2_io_resp_bits_vSetIdx),
    .io_resp_bits_way                (_fetchMSHRs_2_io_resp_bits_way),
    .io_victimWay                    (io_victim_way)
  );
  ICacheMSHR_3 fetchMSHRs_3 (
    .clock                           (clock),
    .reset                           (reset),
    .io_fencei                       (io_fencei),
    .io_invalid                      (last_fire_r & id_r == 4'h3),
    .io_req_ready                    (_fetchMSHRs_3_io_req_ready),
    .io_req_valid                    (_fetchDemux_io_out_3_valid),
    .io_req_bits_blkPaddr            (_fetchDemux_io_out_3_bits_blkPaddr),
    .io_req_bits_vSetIdx             (_fetchDemux_io_out_3_bits_vSetIdx),
    .io_acquire_ready                (_acquireArb_io_in_3_ready),
    .io_acquire_valid                (_fetchMSHRs_3_io_acquire_valid),
    .io_acquire_bits_acquire_address (_fetchMSHRs_3_io_acquire_bits_acquire_address),
    .io_acquire_bits_vSetIdx         (_fetchMSHRs_3_io_acquire_bits_vSetIdx),
    .io_lookUps_0_info_bits_blkPaddr (io_fetch_req_bits_blkPaddr),
    .io_lookUps_0_info_bits_vSetIdx  (io_fetch_req_bits_vSetIdx),
    .io_lookUps_0_hit                (_fetchMSHRs_3_io_lookUps_0_hit),
    .io_lookUps_1_info_bits_blkPaddr (io_prefetch_req_bits_blkPaddr),
    .io_lookUps_1_info_bits_vSetIdx  (io_prefetch_req_bits_vSetIdx),
    .io_lookUps_1_hit                (_fetchMSHRs_3_io_lookUps_1_hit),
    .io_resp_valid                   (_fetchMSHRs_3_io_resp_valid),
    .io_resp_bits_blkPaddr           (_fetchMSHRs_3_io_resp_bits_blkPaddr),
    .io_resp_bits_vSetIdx            (_fetchMSHRs_3_io_resp_bits_vSetIdx),
    .io_resp_bits_way                (_fetchMSHRs_3_io_resp_bits_way),
    .io_victimWay                    (io_victim_way)
  );
  ICacheMSHR_4 prefetchMSHRs_0 (
    .clock                           (clock),
    .reset                           (reset),
    .io_fencei                       (io_fencei),
    .io_flush                        (io_flush),
    .io_invalid                      (last_fire_r & id_r == 4'h4),
    .io_req_ready                    (_prefetchMSHRs_0_io_req_ready),
    .io_req_valid                    (_prefetchDemux_io_out_0_valid),
    .io_req_bits_blkPaddr            (_prefetchDemux_io_out_0_bits_blkPaddr),
    .io_req_bits_vSetIdx             (_prefetchDemux_io_out_0_bits_vSetIdx),
    .io_acquire_ready                (_prefetchArb_io_in_0_ready),
    .io_acquire_valid                (_prefetchMSHRs_0_io_acquire_valid),
    .io_acquire_bits_acquire_address (_prefetchMSHRs_0_io_acquire_bits_acquire_address),
    .io_acquire_bits_vSetIdx         (_prefetchMSHRs_0_io_acquire_bits_vSetIdx),
    .io_lookUps_0_info_bits_blkPaddr (io_fetch_req_bits_blkPaddr),
    .io_lookUps_0_info_bits_vSetIdx  (io_fetch_req_bits_vSetIdx),
    .io_lookUps_0_hit                (_prefetchMSHRs_0_io_lookUps_0_hit),
    .io_lookUps_1_info_bits_blkPaddr (io_prefetch_req_bits_blkPaddr),
    .io_lookUps_1_info_bits_vSetIdx  (io_prefetch_req_bits_vSetIdx),
    .io_lookUps_1_hit                (_prefetchMSHRs_0_io_lookUps_1_hit),
    .io_resp_valid                   (_prefetchMSHRs_0_io_resp_valid),
    .io_resp_bits_blkPaddr           (_prefetchMSHRs_0_io_resp_bits_blkPaddr),
    .io_resp_bits_vSetIdx            (_prefetchMSHRs_0_io_resp_bits_vSetIdx),
    .io_resp_bits_way                (_prefetchMSHRs_0_io_resp_bits_way),
    .io_victimWay                    (io_victim_way)
  );
  ICacheMSHR_5 prefetchMSHRs_1 (
    .clock                           (clock),
    .reset                           (reset),
    .io_fencei                       (io_fencei),
    .io_flush                        (io_flush),
    .io_invalid                      (last_fire_r & id_r == 4'h5),
    .io_req_ready                    (_prefetchMSHRs_1_io_req_ready),
    .io_req_valid                    (_prefetchDemux_io_out_1_valid),
    .io_req_bits_blkPaddr            (_prefetchDemux_io_out_1_bits_blkPaddr),
    .io_req_bits_vSetIdx             (_prefetchDemux_io_out_1_bits_vSetIdx),
    .io_acquire_ready                (_prefetchArb_io_in_1_ready),
    .io_acquire_valid                (_prefetchMSHRs_1_io_acquire_valid),
    .io_acquire_bits_acquire_address (_prefetchMSHRs_1_io_acquire_bits_acquire_address),
    .io_acquire_bits_vSetIdx         (_prefetchMSHRs_1_io_acquire_bits_vSetIdx),
    .io_lookUps_0_info_bits_blkPaddr (io_fetch_req_bits_blkPaddr),
    .io_lookUps_0_info_bits_vSetIdx  (io_fetch_req_bits_vSetIdx),
    .io_lookUps_0_hit                (_prefetchMSHRs_1_io_lookUps_0_hit),
    .io_lookUps_1_info_bits_blkPaddr (io_prefetch_req_bits_blkPaddr),
    .io_lookUps_1_info_bits_vSetIdx  (io_prefetch_req_bits_vSetIdx),
    .io_lookUps_1_hit                (_prefetchMSHRs_1_io_lookUps_1_hit),
    .io_resp_valid                   (_prefetchMSHRs_1_io_resp_valid),
    .io_resp_bits_blkPaddr           (_prefetchMSHRs_1_io_resp_bits_blkPaddr),
    .io_resp_bits_vSetIdx            (_prefetchMSHRs_1_io_resp_bits_vSetIdx),
    .io_resp_bits_way                (_prefetchMSHRs_1_io_resp_bits_way),
    .io_victimWay                    (io_victim_way)
  );
  ICacheMSHR_6 prefetchMSHRs_2 (
    .clock                           (clock),
    .reset                           (reset),
    .io_fencei                       (io_fencei),
    .io_flush                        (io_flush),
    .io_invalid                      (last_fire_r & id_r == 4'h6),
    .io_req_ready                    (_prefetchMSHRs_2_io_req_ready),
    .io_req_valid                    (_prefetchDemux_io_out_2_valid),
    .io_req_bits_blkPaddr            (_prefetchDemux_io_out_2_bits_blkPaddr),
    .io_req_bits_vSetIdx             (_prefetchDemux_io_out_2_bits_vSetIdx),
    .io_acquire_ready                (_prefetchArb_io_in_2_ready),
    .io_acquire_valid                (_prefetchMSHRs_2_io_acquire_valid),
    .io_acquire_bits_acquire_address (_prefetchMSHRs_2_io_acquire_bits_acquire_address),
    .io_acquire_bits_vSetIdx         (_prefetchMSHRs_2_io_acquire_bits_vSetIdx),
    .io_lookUps_0_info_bits_blkPaddr (io_fetch_req_bits_blkPaddr),
    .io_lookUps_0_info_bits_vSetIdx  (io_fetch_req_bits_vSetIdx),
    .io_lookUps_0_hit                (_prefetchMSHRs_2_io_lookUps_0_hit),
    .io_lookUps_1_info_bits_blkPaddr (io_prefetch_req_bits_blkPaddr),
    .io_lookUps_1_info_bits_vSetIdx  (io_prefetch_req_bits_vSetIdx),
    .io_lookUps_1_hit                (_prefetchMSHRs_2_io_lookUps_1_hit),
    .io_resp_valid                   (_prefetchMSHRs_2_io_resp_valid),
    .io_resp_bits_blkPaddr           (_prefetchMSHRs_2_io_resp_bits_blkPaddr),
    .io_resp_bits_vSetIdx            (_prefetchMSHRs_2_io_resp_bits_vSetIdx),
    .io_resp_bits_way                (_prefetchMSHRs_2_io_resp_bits_way),
    .io_victimWay                    (io_victim_way)
  );
  ICacheMSHR_7 prefetchMSHRs_3 (
    .clock                           (clock),
    .reset                           (reset),
    .io_fencei                       (io_fencei),
    .io_flush                        (io_flush),
    .io_invalid                      (last_fire_r & id_r == 4'h7),
    .io_req_ready                    (_prefetchMSHRs_3_io_req_ready),
    .io_req_valid                    (_prefetchDemux_io_out_3_valid),
    .io_req_bits_blkPaddr            (_prefetchDemux_io_out_3_bits_blkPaddr),
    .io_req_bits_vSetIdx             (_prefetchDemux_io_out_3_bits_vSetIdx),
    .io_acquire_ready                (_prefetchArb_io_in_3_ready),
    .io_acquire_valid                (_prefetchMSHRs_3_io_acquire_valid),
    .io_acquire_bits_acquire_address (_prefetchMSHRs_3_io_acquire_bits_acquire_address),
    .io_acquire_bits_vSetIdx         (_prefetchMSHRs_3_io_acquire_bits_vSetIdx),
    .io_lookUps_0_info_bits_blkPaddr (io_fetch_req_bits_blkPaddr),
    .io_lookUps_0_info_bits_vSetIdx  (io_fetch_req_bits_vSetIdx),
    .io_lookUps_0_hit                (_prefetchMSHRs_3_io_lookUps_0_hit),
    .io_lookUps_1_info_bits_blkPaddr (io_prefetch_req_bits_blkPaddr),
    .io_lookUps_1_info_bits_vSetIdx  (io_prefetch_req_bits_vSetIdx),
    .io_lookUps_1_hit                (_prefetchMSHRs_3_io_lookUps_1_hit),
    .io_resp_valid                   (_prefetchMSHRs_3_io_resp_valid),
    .io_resp_bits_blkPaddr           (_prefetchMSHRs_3_io_resp_bits_blkPaddr),
    .io_resp_bits_vSetIdx            (_prefetchMSHRs_3_io_resp_bits_vSetIdx),
    .io_resp_bits_way                (_prefetchMSHRs_3_io_resp_bits_way),
    .io_victimWay                    (io_victim_way)
  );
  ICacheMSHR_8 prefetchMSHRs_4 (
    .clock                           (clock),
    .reset                           (reset),
    .io_fencei                       (io_fencei),
    .io_flush                        (io_flush),
    .io_invalid                      (last_fire_r & id_r == 4'h8),
    .io_req_ready                    (_prefetchMSHRs_4_io_req_ready),
    .io_req_valid                    (_prefetchDemux_io_out_4_valid),
    .io_req_bits_blkPaddr            (_prefetchDemux_io_out_4_bits_blkPaddr),
    .io_req_bits_vSetIdx             (_prefetchDemux_io_out_4_bits_vSetIdx),
    .io_acquire_ready                (_prefetchArb_io_in_4_ready),
    .io_acquire_valid                (_prefetchMSHRs_4_io_acquire_valid),
    .io_acquire_bits_acquire_address (_prefetchMSHRs_4_io_acquire_bits_acquire_address),
    .io_acquire_bits_vSetIdx         (_prefetchMSHRs_4_io_acquire_bits_vSetIdx),
    .io_lookUps_0_info_bits_blkPaddr (io_fetch_req_bits_blkPaddr),
    .io_lookUps_0_info_bits_vSetIdx  (io_fetch_req_bits_vSetIdx),
    .io_lookUps_0_hit                (_prefetchMSHRs_4_io_lookUps_0_hit),
    .io_lookUps_1_info_bits_blkPaddr (io_prefetch_req_bits_blkPaddr),
    .io_lookUps_1_info_bits_vSetIdx  (io_prefetch_req_bits_vSetIdx),
    .io_lookUps_1_hit                (_prefetchMSHRs_4_io_lookUps_1_hit),
    .io_resp_valid                   (_prefetchMSHRs_4_io_resp_valid),
    .io_resp_bits_blkPaddr           (_prefetchMSHRs_4_io_resp_bits_blkPaddr),
    .io_resp_bits_vSetIdx            (_prefetchMSHRs_4_io_resp_bits_vSetIdx),
    .io_resp_bits_way                (_prefetchMSHRs_4_io_resp_bits_way),
    .io_victimWay                    (io_victim_way)
  );
  ICacheMSHR_9 prefetchMSHRs_5 (
    .clock                           (clock),
    .reset                           (reset),
    .io_fencei                       (io_fencei),
    .io_flush                        (io_flush),
    .io_invalid                      (last_fire_r & id_r == 4'h9),
    .io_req_ready                    (_prefetchMSHRs_5_io_req_ready),
    .io_req_valid                    (_prefetchDemux_io_out_5_valid),
    .io_req_bits_blkPaddr            (_prefetchDemux_io_out_5_bits_blkPaddr),
    .io_req_bits_vSetIdx             (_prefetchDemux_io_out_5_bits_vSetIdx),
    .io_acquire_ready                (_prefetchArb_io_in_5_ready),
    .io_acquire_valid                (_prefetchMSHRs_5_io_acquire_valid),
    .io_acquire_bits_acquire_address (_prefetchMSHRs_5_io_acquire_bits_acquire_address),
    .io_acquire_bits_vSetIdx         (_prefetchMSHRs_5_io_acquire_bits_vSetIdx),
    .io_lookUps_0_info_bits_blkPaddr (io_fetch_req_bits_blkPaddr),
    .io_lookUps_0_info_bits_vSetIdx  (io_fetch_req_bits_vSetIdx),
    .io_lookUps_0_hit                (_prefetchMSHRs_5_io_lookUps_0_hit),
    .io_lookUps_1_info_bits_blkPaddr (io_prefetch_req_bits_blkPaddr),
    .io_lookUps_1_info_bits_vSetIdx  (io_prefetch_req_bits_vSetIdx),
    .io_lookUps_1_hit                (_prefetchMSHRs_5_io_lookUps_1_hit),
    .io_resp_valid                   (_prefetchMSHRs_5_io_resp_valid),
    .io_resp_bits_blkPaddr           (_prefetchMSHRs_5_io_resp_bits_blkPaddr),
    .io_resp_bits_vSetIdx            (_prefetchMSHRs_5_io_resp_bits_vSetIdx),
    .io_resp_bits_way                (_prefetchMSHRs_5_io_resp_bits_way),
    .io_victimWay                    (io_victim_way)
  );
  ICacheMSHR_10 prefetchMSHRs_6 (
    .clock                           (clock),
    .reset                           (reset),
    .io_fencei                       (io_fencei),
    .io_flush                        (io_flush),
    .io_invalid                      (last_fire_r & id_r == 4'hA),
    .io_req_ready                    (_prefetchMSHRs_6_io_req_ready),
    .io_req_valid                    (_prefetchDemux_io_out_6_valid),
    .io_req_bits_blkPaddr            (_prefetchDemux_io_out_6_bits_blkPaddr),
    .io_req_bits_vSetIdx             (_prefetchDemux_io_out_6_bits_vSetIdx),
    .io_acquire_ready                (_prefetchArb_io_in_6_ready),
    .io_acquire_valid                (_prefetchMSHRs_6_io_acquire_valid),
    .io_acquire_bits_acquire_address (_prefetchMSHRs_6_io_acquire_bits_acquire_address),
    .io_acquire_bits_vSetIdx         (_prefetchMSHRs_6_io_acquire_bits_vSetIdx),
    .io_lookUps_0_info_bits_blkPaddr (io_fetch_req_bits_blkPaddr),
    .io_lookUps_0_info_bits_vSetIdx  (io_fetch_req_bits_vSetIdx),
    .io_lookUps_0_hit                (_prefetchMSHRs_6_io_lookUps_0_hit),
    .io_lookUps_1_info_bits_blkPaddr (io_prefetch_req_bits_blkPaddr),
    .io_lookUps_1_info_bits_vSetIdx  (io_prefetch_req_bits_vSetIdx),
    .io_lookUps_1_hit                (_prefetchMSHRs_6_io_lookUps_1_hit),
    .io_resp_valid                   (_prefetchMSHRs_6_io_resp_valid),
    .io_resp_bits_blkPaddr           (_prefetchMSHRs_6_io_resp_bits_blkPaddr),
    .io_resp_bits_vSetIdx            (_prefetchMSHRs_6_io_resp_bits_vSetIdx),
    .io_resp_bits_way                (_prefetchMSHRs_6_io_resp_bits_way),
    .io_victimWay                    (io_victim_way)
  );
  ICacheMSHR_11 prefetchMSHRs_7 (
    .clock                           (clock),
    .reset                           (reset),
    .io_fencei                       (io_fencei),
    .io_flush                        (io_flush),
    .io_invalid                      (last_fire_r & id_r == 4'hB),
    .io_req_ready                    (_prefetchMSHRs_7_io_req_ready),
    .io_req_valid                    (_prefetchDemux_io_out_7_valid),
    .io_req_bits_blkPaddr            (_prefetchDemux_io_out_7_bits_blkPaddr),
    .io_req_bits_vSetIdx             (_prefetchDemux_io_out_7_bits_vSetIdx),
    .io_acquire_ready                (_prefetchArb_io_in_7_ready),
    .io_acquire_valid                (_prefetchMSHRs_7_io_acquire_valid),
    .io_acquire_bits_acquire_address (_prefetchMSHRs_7_io_acquire_bits_acquire_address),
    .io_acquire_bits_vSetIdx         (_prefetchMSHRs_7_io_acquire_bits_vSetIdx),
    .io_lookUps_0_info_bits_blkPaddr (io_fetch_req_bits_blkPaddr),
    .io_lookUps_0_info_bits_vSetIdx  (io_fetch_req_bits_vSetIdx),
    .io_lookUps_0_hit                (_prefetchMSHRs_7_io_lookUps_0_hit),
    .io_lookUps_1_info_bits_blkPaddr (io_prefetch_req_bits_blkPaddr),
    .io_lookUps_1_info_bits_vSetIdx  (io_prefetch_req_bits_vSetIdx),
    .io_lookUps_1_hit                (_prefetchMSHRs_7_io_lookUps_1_hit),
    .io_resp_valid                   (_prefetchMSHRs_7_io_resp_valid),
    .io_resp_bits_blkPaddr           (_prefetchMSHRs_7_io_resp_bits_blkPaddr),
    .io_resp_bits_vSetIdx            (_prefetchMSHRs_7_io_resp_bits_vSetIdx),
    .io_resp_bits_way                (_prefetchMSHRs_7_io_resp_bits_way),
    .io_victimWay                    (io_victim_way)
  );
  ICacheMSHR_12 prefetchMSHRs_8 (
    .clock                           (clock),
    .reset                           (reset),
    .io_fencei                       (io_fencei),
    .io_flush                        (io_flush),
    .io_invalid                      (last_fire_r & id_r == 4'hC),
    .io_req_ready                    (_prefetchMSHRs_8_io_req_ready),
    .io_req_valid                    (_prefetchDemux_io_out_8_valid),
    .io_req_bits_blkPaddr            (_prefetchDemux_io_out_8_bits_blkPaddr),
    .io_req_bits_vSetIdx             (_prefetchDemux_io_out_8_bits_vSetIdx),
    .io_acquire_ready                (_prefetchArb_io_in_8_ready),
    .io_acquire_valid                (_prefetchMSHRs_8_io_acquire_valid),
    .io_acquire_bits_acquire_address (_prefetchMSHRs_8_io_acquire_bits_acquire_address),
    .io_acquire_bits_vSetIdx         (_prefetchMSHRs_8_io_acquire_bits_vSetIdx),
    .io_lookUps_0_info_bits_blkPaddr (io_fetch_req_bits_blkPaddr),
    .io_lookUps_0_info_bits_vSetIdx  (io_fetch_req_bits_vSetIdx),
    .io_lookUps_0_hit                (_prefetchMSHRs_8_io_lookUps_0_hit),
    .io_lookUps_1_info_bits_blkPaddr (io_prefetch_req_bits_blkPaddr),
    .io_lookUps_1_info_bits_vSetIdx  (io_prefetch_req_bits_vSetIdx),
    .io_lookUps_1_hit                (_prefetchMSHRs_8_io_lookUps_1_hit),
    .io_resp_valid                   (_prefetchMSHRs_8_io_resp_valid),
    .io_resp_bits_blkPaddr           (_prefetchMSHRs_8_io_resp_bits_blkPaddr),
    .io_resp_bits_vSetIdx            (_prefetchMSHRs_8_io_resp_bits_vSetIdx),
    .io_resp_bits_way                (_prefetchMSHRs_8_io_resp_bits_way),
    .io_victimWay                    (io_victim_way)
  );
  ICacheMSHR_13 prefetchMSHRs_9 (
    .clock                           (clock),
    .reset                           (reset),
    .io_fencei                       (io_fencei),
    .io_flush                        (io_flush),
    .io_invalid                      (last_fire_r & id_r == 4'hD),
    .io_req_ready                    (_prefetchMSHRs_9_io_req_ready),
    .io_req_valid                    (_prefetchDemux_io_out_9_valid),
    .io_req_bits_blkPaddr            (_prefetchDemux_io_out_9_bits_blkPaddr),
    .io_req_bits_vSetIdx             (_prefetchDemux_io_out_9_bits_vSetIdx),
    .io_acquire_ready                (_prefetchArb_io_in_9_ready),
    .io_acquire_valid                (_prefetchMSHRs_9_io_acquire_valid),
    .io_acquire_bits_acquire_address (_prefetchMSHRs_9_io_acquire_bits_acquire_address),
    .io_acquire_bits_vSetIdx         (_prefetchMSHRs_9_io_acquire_bits_vSetIdx),
    .io_lookUps_0_info_bits_blkPaddr (io_fetch_req_bits_blkPaddr),
    .io_lookUps_0_info_bits_vSetIdx  (io_fetch_req_bits_vSetIdx),
    .io_lookUps_0_hit                (_prefetchMSHRs_9_io_lookUps_0_hit),
    .io_lookUps_1_info_bits_blkPaddr (io_prefetch_req_bits_blkPaddr),
    .io_lookUps_1_info_bits_vSetIdx  (io_prefetch_req_bits_vSetIdx),
    .io_lookUps_1_hit                (_prefetchMSHRs_9_io_lookUps_1_hit),
    .io_resp_valid                   (_prefetchMSHRs_9_io_resp_valid),
    .io_resp_bits_blkPaddr           (_prefetchMSHRs_9_io_resp_bits_blkPaddr),
    .io_resp_bits_vSetIdx            (_prefetchMSHRs_9_io_resp_bits_vSetIdx),
    .io_resp_bits_way                (_prefetchMSHRs_9_io_resp_bits_way),
    .io_victimWay                    (io_victim_way)
  );
  FIFOReg priorityFIFO (
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (_prefetchDemux_io_in_ready & _prefetchDemux_io_in_valid_T_1),
    .io_enq_bits  (_prefetchDemux_io_chosen),
    .io_deq_ready (_acquireArb_io_in_4_ready & _prefetchArb_io_out_valid),
    .io_deq_bits  (_priorityFIFO_io_deq_bits),
    .io_flush     (io_flush | io_fencei)
  );
  assign io_fetch_req_ready = _fetchDemux_io_in_ready | fetchHit;
  assign io_fetch_resp_valid = fetch_resp_valid;
  assign io_fetch_resp_bits_blkPaddr = mshr_resp_blkPaddr;
  assign io_fetch_resp_bits_vSetIdx = mshr_resp_vSetIdx;
  assign io_fetch_resp_bits_waymask = waymask;
  assign io_fetch_resp_bits_data = io_data_write_bits_data_0;
  assign io_fetch_resp_bits_corrupt = corrupt_r;
  assign io_prefetch_req_ready = _prefetchDemux_io_in_ready | prefetchHit;
  assign io_meta_write_valid = write_sram_valid;
  assign io_meta_write_bits_virIdx = mshr_resp_vSetIdx;
  assign io_meta_write_bits_phyTag = mshr_resp_blkPaddr[41:6];
  assign io_meta_write_bits_waymask = waymask;
  assign io_meta_write_bits_bankIdx = mshr_resp_vSetIdx[0];
  assign io_data_write_valid = write_sram_valid;
  assign io_data_write_bits_virIdx = mshr_resp_vSetIdx;
  assign io_data_write_bits_data = io_data_write_bits_data_0;
  assign io_data_write_bits_waymask = waymask;
  assign io_victim_vSetIdx_valid = io_mem_acquire_ready & _acquireArb_io_out_valid;
  assign io_mem_acquire_valid = _acquireArb_io_out_valid;
endmodule

