INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Documents/SEDR_projetos/luan/Projetos/buf_in/buf_in.srcs/sources_1/imports/que_que_eu_faco_senhor.srcs/buf_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Documents/SEDR_projetos/luan/Projetos/buf_in/buf_in.srcs/sim_1/imports/que_que_eu_faco_senhor.srcs/tb_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/calan/Documents/SEDR_projetos/luan/Projetos/buf_in/buf_in.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
