Analysis & Elaboration report for DE1_SoC
Wed Apr 19 11:32:46 2023
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "arm:processor|ALU:u_alu"
  6. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Wed Apr 19 11:32:46 2023       ;
; Quartus Prime Version         ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                 ; DE1_SoC                                     ;
; Top-level Entity Name         ; top                                         ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arm:processor|ALU:u_alu"                                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; ALUFlags ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Wed Apr 19 11:32:30 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file /users/noah-/documents/ee-cse-469/lab1/reg_file.sv
    Info (12023): Found entity 1: reg_file File: C:/Users/noah-/Documents/EE-CSE-469/Lab1/reg_file.sv Line: 2
    Info (12023): Found entity 2: reg_file_tb File: C:/Users/noah-/Documents/EE-CSE-469/Lab1/reg_file.sv Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file /users/noah-/documents/ee-cse-469/lab1/fulladder.sv
    Info (12023): Found entity 1: fullAdder File: C:/Users/noah-/Documents/EE-CSE-469/Lab1/fullAdder.sv Line: 12
    Info (12023): Found entity 2: fullAdder_testBench File: C:/Users/noah-/Documents/EE-CSE-469/Lab1/fullAdder.sv Line: 29
Info (12021): Found 2 design units, including 2 entities, in source file /users/noah-/documents/ee-cse-469/lab1/ttlogic.sv
    Info (12023): Found entity 1: ttLogic File: C:/Users/noah-/Documents/EE-CSE-469/Lab1/ttLogic.sv Line: 8
    Info (12023): Found entity 2: ttLogic_TB File: C:/Users/noah-/Documents/EE-CSE-469/Lab1/ttLogic.sv Line: 36
Info (12021): Found 2 design units, including 2 entities, in source file /users/noah-/documents/ee-cse-469/lab1/alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/noah-/Documents/EE-CSE-469/Lab1/ALU.sv Line: 12
    Info (12023): Found entity 2: ALU_testbench File: C:/Users/noah-/Documents/EE-CSE-469/Lab1/ALU.sv Line: 90
Info (12021): Found 2 design units, including 2 entities, in source file top.sv
    Info (12023): Found entity 1: top File: C:/Users/noah-/Documents/EE-CSE-469/Lab2/top.sv Line: 9
    Info (12023): Found entity 2: testbench2 File: C:/Users/noah-/Documents/EE-CSE-469/Lab2/top.sv Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: C:/Users/noah-/Documents/EE-CSE-469/Lab2/testbench.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file imem.sv
    Info (12023): Found entity 1: imem File: C:/Users/noah-/Documents/EE-CSE-469/Lab2/imem.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file dmem.sv
    Info (12023): Found entity 1: dmem File: C:/Users/noah-/Documents/EE-CSE-469/Lab2/dmem.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file arm.sv
    Info (12023): Found entity 1: arm File: C:/Users/noah-/Documents/EE-CSE-469/Lab2/arm.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v
    Info (12023): Found entity 1: DE1_SOC_golden_top File: C:/Users/noah-/Documents/EE-CSE-469/Lab2/DE1_SOC_golden_top.v Line: 54
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "arm" for hierarchy "arm:processor" File: C:/Users/noah-/Documents/EE-CSE-469/Lab2/top.sv Line: 30
Warning (10036): Verilog HDL or VHDL warning at arm.sv(31): object "RegWrite" assigned a value but never read File: C:/Users/noah-/Documents/EE-CSE-469/Lab2/arm.sv Line: 31
Info (12128): Elaborating entity "reg_file" for hierarchy "arm:processor|reg_file:u_reg_file" File: C:/Users/noah-/Documents/EE-CSE-469/Lab2/arm.sv Line: 70
Info (12128): Elaborating entity "ALU" for hierarchy "arm:processor|ALU:u_alu" File: C:/Users/noah-/Documents/EE-CSE-469/Lab2/arm.sv Line: 93
Info (12128): Elaborating entity "ttLogic" for hierarchy "arm:processor|ALU:u_alu|ttLogic:addsub" File: C:/Users/noah-/Documents/EE-CSE-469/Lab1/ALU.sv Line: 31
Info (12128): Elaborating entity "fullAdder" for hierarchy "arm:processor|ALU:u_alu|ttLogic:addsub|fullAdder:logi[0].adder" File: C:/Users/noah-/Documents/EE-CSE-469/Lab1/ttLogic.sv Line: 28
Info (12128): Elaborating entity "imem" for hierarchy "imem:imemory" File: C:/Users/noah-/Documents/EE-CSE-469/Lab2/top.sv Line: 38
Warning (10850): Verilog HDL warning at imem.sv(22): number of words (14) in memory file does not match the number of elements in the address range [0:63] File: C:/Users/noah-/Documents/EE-CSE-469/Lab2/imem.sv Line: 22
Warning (10030): Net "memory.data_a" at imem.sv(19) has no driver or initial value, using a default initial value '0' File: C:/Users/noah-/Documents/EE-CSE-469/Lab2/imem.sv Line: 19
Warning (10030): Net "memory.waddr_a" at imem.sv(19) has no driver or initial value, using a default initial value '0' File: C:/Users/noah-/Documents/EE-CSE-469/Lab2/imem.sv Line: 19
Warning (10030): Net "memory.we_a" at imem.sv(19) has no driver or initial value, using a default initial value '0' File: C:/Users/noah-/Documents/EE-CSE-469/Lab2/imem.sv Line: 19
Info (12128): Elaborating entity "dmem" for hierarchy "dmem:dmemory" File: C:/Users/noah-/Documents/EE-CSE-469/Lab2/top.sv Line: 48
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4779 megabytes
    Info: Processing ended: Wed Apr 19 11:32:46 2023
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:12


