module seven_seg
(

	input logic  [3:0] A, E,
	output logic [6:0] S

);

logic [15:0] Y;

//dec416 (.a0(A[0]), .a1(A[1]), .a2(A[2]), .a3(A[3]), .E(E), .y(Y));

assign S[0] = E & ~(Y[0] | Y[2] | Y[3] | Y[5] | Y[6] | Y[7] | Y[8] | Y[9] | Y[10] | Y[12] | Y[14] | Y[15]);
assign S[1] = E & ~(Y[0] | Y[1] | Y[2] | Y[3] | Y[4] | Y[7] | Y[8] | Y[9] | Y[10] | Y[13]);
assign S[2] = E & ~(Y[0] | Y[1] | Y[3] | Y[4] | Y[5] | Y[6] | Y[7] | Y[8] | Y[9]  | Y[10] | Y[11] | Y[13]);
assign S[3] = E & ~(Y[0] | Y[2] | Y[3] | Y[5] | Y[6] | Y[8] | Y[9] | Y[11]| Y[12] | Y[13] | Y[14]);
assign S[4] = E & ~(Y[0] | Y[2] | Y[6] | Y[8] | Y[10]| Y[11]| Y[12]| Y[13]| Y[14] | Y[15]);
assign S[5] = E & ~(Y[0] | Y[4] | Y[5] | Y[6] | Y[8] | Y[9] | Y[10]| Y[11]| Y[12] | Y[14] | Y[15]);
assign S[6] = E & ~(Y[2] | Y[3] | Y[4] | Y[5] | Y[6] | Y[8] | Y[9] | Y[10]| Y[11] | Y[13] | Y[14] | Y[15]);


endmodule