
---------- Begin Simulation Statistics ----------
final_tick                                14708671500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 232697                       # Simulator instruction rate (inst/s)
host_mem_usage                                4482000                       # Number of bytes of host memory used
host_op_rate                                   411284                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    62.75                       # Real time elapsed on the host
host_tick_rate                              234410036                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14601144                       # Number of instructions simulated
sim_ops                                      25807060                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014709                       # Number of seconds simulated
sim_ticks                                 14708671500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               87                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             34                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              34                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     87                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.941734                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2871703                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157352                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2429                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003141                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1721                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        6482865                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.339936                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2442989                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          222                       # TLB misses on write requests
system.cpu0.numCycles                        29417343                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22934478                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               83                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              280                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             48                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              48                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    280                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    4601144                       # Number of instructions committed
system.cpu1.committedOps                      8879129                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              6.393485                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2303111                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1135822                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        15233                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     643430                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          495                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       12933808                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.156409                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2180393                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          611                       # TLB misses on write requests
system.cpu1.numCycles                        29417343                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass             190898      2.15%      2.15% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                6948906     78.26%     80.41% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   265      0.00%     80.41% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                  61228      0.69%     81.10% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                 9346      0.11%     81.21% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     81.21% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                 2096      0.02%     81.23% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     81.23% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     81.23% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     81.23% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     81.23% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     81.23% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  9216      0.10%     81.34% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     81.34% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                 31017      0.35%     81.69% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                   750      0.01%     81.69% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 26442      0.30%     81.99% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                24395      0.27%     82.27% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     82.27% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     82.27% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                2446      0.03%     82.29% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     82.29% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     82.29% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     82.29% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd              178      0.00%     82.30% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     82.30% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     82.30% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt             2566      0.03%     82.33% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     82.33% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     82.33% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult              82      0.00%     82.33% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     82.33% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     82.33% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     82.33% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     82.33% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     82.33% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     82.33% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     82.33% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     82.33% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     82.33% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     82.33% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     82.33% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     82.33% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     82.33% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     82.33% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     82.33% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     82.33% # Class of committed instruction
system.cpu1.op_class_0::MemRead                903038     10.17%     92.50% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               581157      6.55%     99.04% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            52748      0.59%     99.64% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           32355      0.36%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 8879129                       # Class of committed instruction
system.cpu1.tickCycles                       16483535                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   83                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        65817                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        132658                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       866257                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6403                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1732578                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6403                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              41749                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27113                       # Transaction distribution
system.membus.trans_dist::CleanEvict            38704                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25092                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25092                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41749                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       199499                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       199499                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 199499                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6013056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6013056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6013056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             66841                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   66841    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               66841                       # Request fanout histogram
system.membus.reqLayer4.occupancy           258278000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          358334750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14708671500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429273                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429273                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429273                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429273                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13669                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13669                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13669                       # number of overall misses
system.cpu0.icache.overall_misses::total        13669                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    570202500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    570202500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    570202500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    570202500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2442942                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2442942                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2442942                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2442942                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005595                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005595                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005595                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005595                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 41715.012071                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 41715.012071                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 41715.012071                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 41715.012071                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13653                       # number of writebacks
system.cpu0.icache.writebacks::total            13653                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13669                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13669                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13669                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13669                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    556533500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    556533500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    556533500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    556533500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005595                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005595                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005595                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005595                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 40715.012071                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 40715.012071                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 40715.012071                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 40715.012071                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13653                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429273                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429273                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13669                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13669                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    570202500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    570202500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2442942                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2442942                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005595                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005595                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 41715.012071                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 41715.012071                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13669                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13669                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    556533500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    556533500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005595                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005595                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 40715.012071                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 40715.012071                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14708671500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999078                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2442942                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13669                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           178.721340                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999078                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999942                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19557205                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19557205                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14708671500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14708671500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14708671500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14708671500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14708671500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14708671500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861421                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861421                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5863898                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5863898                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226436                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226436                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       231350                       # number of overall misses
system.cpu0.dcache.overall_misses::total       231350                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4775680000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4775680000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4775680000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4775680000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087857                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087857                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095248                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095248                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037195                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037195                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.037956                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.037956                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21090.639298                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21090.639298                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 20642.662632                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20642.662632                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          463                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    92.600000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        59566                       # number of writebacks
system.cpu0.dcache.writebacks::total            59566                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         8803                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8803                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         8803                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8803                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217633                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217633                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221376                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221376                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   4165188500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4165188500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   4464229000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4464229000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035749                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035749                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036319                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036319                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19138.588817                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19138.588817                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20165.821950                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20165.821950                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221360                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983174                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983174                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       162994                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       162994                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2804932500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2804932500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146168                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146168                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039312                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039312                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 17208.808300                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17208.808300                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          366                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          366                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162628                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162628                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2624740000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2624740000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16139.533168                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16139.533168                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878247                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878247                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63442                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63442                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1970747500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1970747500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032674                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032674                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 31063.766905                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31063.766905                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8437                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8437                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        55005                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        55005                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1540448500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1540448500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028328                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028328                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28005.608581                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28005.608581                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data         2477                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         2477                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         4914                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         4914                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.664863                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.664863                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    299040500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    299040500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 79893.267433                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 79893.267433                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14708671500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.998998                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6085274                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221376                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.488409                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.998998                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999937                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48983360                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48983360                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14708671500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14708671500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14708671500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1772775                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1772775                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1772775                       # number of overall hits
system.cpu1.icache.overall_hits::total        1772775                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       407460                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        407460                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       407460                       # number of overall misses
system.cpu1.icache.overall_misses::total       407460                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   5841008000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   5841008000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   5841008000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   5841008000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2180235                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2180235                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2180235                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2180235                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.186888                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.186888                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.186888                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.186888                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 14335.169096                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14335.169096                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 14335.169096                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14335.169096                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       407443                       # number of writebacks
system.cpu1.icache.writebacks::total           407443                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       407460                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       407460                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       407460                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       407460                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   5433549000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   5433549000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   5433549000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   5433549000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.186888                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.186888                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.186888                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.186888                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 13335.171551                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13335.171551                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 13335.171551                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13335.171551                       # average overall mshr miss latency
system.cpu1.icache.replacements                407443                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1772775                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1772775                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       407460                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       407460                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   5841008000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   5841008000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2180235                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2180235                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.186888                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.186888                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 14335.169096                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14335.169096                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       407460                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       407460                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   5433549000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   5433549000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.186888                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.186888                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 13335.171551                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13335.171551                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14708671500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999044                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2180234                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           407459                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             5.350806                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999044                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999940                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         17849339                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        17849339                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14708671500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14708671500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14708671500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14708671500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14708671500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14708671500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1436908                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1436908                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1437854                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1437854                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       272468                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        272468                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       273572                       # number of overall misses
system.cpu1.dcache.overall_misses::total       273572                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   6787192500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6787192500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   6787192500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6787192500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1709376                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1709376                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1711426                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1711426                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.159396                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.159396                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.159850                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.159850                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 24910.053658                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24910.053658                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 24809.529118                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24809.529118                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       113997                       # number of writebacks
system.cpu1.dcache.writebacks::total           113997                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        49687                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        49687                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        49687                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        49687                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       222781                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       222781                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       223817                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       223817                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   4997203000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4997203000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   5029331500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5029331500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.130329                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.130329                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.130778                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.130778                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 22431.010724                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22431.010724                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 22470.730552                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22470.730552                       # average overall mshr miss latency
system.cpu1.dcache.replacements                223801                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       928118                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         928118                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       167759                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       167759                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   3492115500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3492115500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1095877                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1095877                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.153082                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.153082                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 20816.263211                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 20816.263211                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         5652                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5652                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       162107                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       162107                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   3214460000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3214460000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.147924                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.147924                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 19829.248583                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19829.248583                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       508790                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        508790                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       104709                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       104709                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   3295077000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   3295077000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       613499                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       613499                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.170675                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.170675                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 31468.899522                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31468.899522                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        44035                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        44035                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        60674                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        60674                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1782743000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1782743000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.098898                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.098898                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 29382.321917                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 29382.321917                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          946                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          946                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         1104                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1104                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         2050                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2050                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.538537                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.538537                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         1036                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1036                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data     32128500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     32128500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.505366                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.505366                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 31012.065637                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 31012.065637                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14708671500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999104                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1661671                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           223817                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.424239                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999104                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999944                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999944                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         13915225                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        13915225                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14708671500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14708671500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14708671500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                8169                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              198261                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              400713                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              192337                       # number of demand (read+write) hits
system.l2.demand_hits::total                   799480                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               8169                       # number of overall hits
system.l2.overall_hits::.cpu0.data             198261                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             400713                       # number of overall hits
system.l2.overall_hits::.cpu1.data             192337                       # number of overall hits
system.l2.overall_hits::total                  799480                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              5500                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             23115                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6746                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             31480                       # number of demand (read+write) misses
system.l2.demand_misses::total                  66841                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             5500                       # number of overall misses
system.l2.overall_misses::.cpu0.data            23115                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6746                       # number of overall misses
system.l2.overall_misses::.cpu1.data            31480                       # number of overall misses
system.l2.overall_misses::total                 66841                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    442967000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1895319500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    552870000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   2633547000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5524703500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    442967000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1895319500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    552870000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   2633547000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5524703500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13669                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221376                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          407459                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          223817                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               866321                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13669                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221376                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         407459                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         223817                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              866321                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.402370                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.104415                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.016556                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.140651                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077155                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.402370                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.104415                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.016556                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.140651                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077155                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80539.454545                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 81995.219554                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81955.232731                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83657.782719                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82654.411215                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80539.454545                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 81995.219554                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81955.232731                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83657.782719                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82654.411215                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               27113                       # number of writebacks
system.l2.writebacks::total                     27113                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         5500                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        23115                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6746                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        31480                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             66841                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         5500                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        23115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6746                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        31480                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            66841                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    387967000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1664169500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    485410000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   2318747000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4856293500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    387967000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1664169500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    485410000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   2318747000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4856293500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.402370                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.104415                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.016556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.140651                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077155                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.402370                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.104415                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.016556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.140651                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.077155                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70539.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 71995.219554                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71955.232731                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 73657.782719                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72654.411215                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70539.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 71995.219554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71955.232731                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 73657.782719                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72654.411215                       # average overall mshr miss latency
system.l2.replacements                          69864                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       173563                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           173563                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       173563                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       173563                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       421096                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           421096                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       421096                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       421096                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2356                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2356                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            44850                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            45767                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 90617                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          10155                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          14937                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               25092                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    838826000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1192809000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2031635000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55005                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        60704                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            115709                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.184620                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.246063                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.216854                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 82602.264894                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 79855.995180                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80967.439821                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        10155                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        14937                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          25092                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    737276000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1043439000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1780715000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.184620                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.246063                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.216854                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 72602.264894                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 69855.995180                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70967.439821                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          8169                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        400713                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             408882                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         5500                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6746                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12246                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    442967000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    552870000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    995837000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13669                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       407459                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         421128                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.402370                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.016556                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.029079                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80539.454545                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81955.232731                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81319.369590                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         5500                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6746                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12246                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    387967000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    485410000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    873377000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.402370                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.016556                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.029079                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70539.454545                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71955.232731                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71319.369590                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       153411                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       146570                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            299981                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        12960                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        16543                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           29503                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   1056493500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   1440738000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2497231500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166371                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       163113                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        329484                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.077898                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.101420                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.089543                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81519.560185                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 87090.491447                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84643.307460                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        12960                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        16543                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        29503                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    926893500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   1275308000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2202201500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.077898                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.101420                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.089543                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71519.560185                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 77090.491447                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74643.307460                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14708671500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1021.487113                       # Cycle average of tags in use
system.l2.tags.total_refs                     1730221                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     70888                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.407812                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      49.612602                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       18.840387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      186.940173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      220.555394                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      545.538556                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.048450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.018399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.182559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.215386                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.532752                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997546                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          337                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          480                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13931504                       # Number of tag accesses
system.l2.tags.data_accesses                 13931504                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14708671500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        352000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       1479360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        431744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2014720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4277824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       352000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       431744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        783744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1735232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1735232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           5500                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          23115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6746                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          31480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               66841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27113                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27113                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         23931461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        100577404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         29353025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        136974981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             290836871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     23931461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     29353025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         53284486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      117973401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            117973401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      117973401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        23931461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       100577404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        29353025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       136974981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            408810272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     27023.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      5500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     22571.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6746.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     31281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000527029500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1633                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1633                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              159842                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25396                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       66841                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      27113                       # Number of write requests accepted
system.mem_ctrls.readBursts                     66841                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    27113                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    743                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    90                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1840                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    872849250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  330490000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2112186750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13205.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31955.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    42706                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   22670                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 66841                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                27113                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   56697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    214.929370                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   129.270407                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   269.666355                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14344     51.74%     51.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6887     24.84%     76.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1735      6.26%     82.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          958      3.46%     86.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          942      3.40%     89.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          439      1.58%     91.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          393      1.42%     92.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          285      1.03%     93.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1739      6.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27722                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1633                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.448867                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.038710                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.654020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1085     66.44%     66.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           285     17.45%     83.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           118      7.23%     91.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           59      3.61%     94.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           34      2.08%     96.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           22      1.35%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           12      0.73%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            6      0.37%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            6      0.37%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.12%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.06%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1633                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1633                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.533987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.509574                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.919680                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1197     73.30%     73.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               46      2.82%     76.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              349     21.37%     97.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               36      2.20%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1633                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4230272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   47552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1728000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4277824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1735232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       287.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       117.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    290.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    117.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14706904500                       # Total gap between requests
system.mem_ctrls.avgGap                     156533.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       352000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      1444544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       431744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2001984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1728000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 23931461.111222725362                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 98210365.225710570812                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 29353024.846601545811                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 136109097.276392370462                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 117481718.182366102934                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         5500                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        23115                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6746                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        31480                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        27113                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    162433250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    717886250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    208709250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1023158000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 348838720250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29533.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     31057.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30938.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     32501.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12866105.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             99831480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             53061690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           239782620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           81719100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1161054960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5689070250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        857334240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         8181854340                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        556.260594                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2177739250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    491140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  12039792250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             98103600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             52143300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           232157100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           59220900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1161054960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5544527370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        979054560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8126261790                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        552.481017                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2493280750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    491140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11724250750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14708671500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            750612                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       200676                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       421096                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          314349                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           115709                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          115709                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        421128                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       329484                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        40991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1222361                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       671435                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2598899                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1748608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     17980288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     52153728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     21620096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               93502720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           69864                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1735232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           936185                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006841                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.082424                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 929781     99.32%     99.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6404      0.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             936185                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1460948000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         335880689                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         611281813                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332371883                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20563879                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14708671500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
