Classic Timing Analyzer report for Proj_Hardware
Sat May 18 05:34:02 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                 ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------+-----------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                            ; To                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------+-----------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.813 ns                         ; reset                           ; UnidadeControle:CtrlUnit|MemWR    ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 18.239 ns                        ; mux_srcA:ALUSrcA|out[0]         ; Zero                              ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -0.221 ns                        ; reset                           ; UnidadeControle:CtrlUnit|state[6] ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 36.31 MHz ( period = 27.544 ns ) ; mux_srcA:ALUSrcA|out[0]         ; Registrador:PC|Saida[25]          ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:RegisterA|Saida[25] ; mux_srcA:ALUSrcA|out[25]          ; clock      ; clock    ; 683          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                 ;                                   ;            ;          ; 683          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------+-----------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                    ; To                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 36.31 MHz ( period = 27.544 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[27]          ; clock      ; clock    ; None                        ; None                      ; 9.316 ns                ;
; N/A                                     ; 36.31 MHz ( period = 27.544 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[25]          ; clock      ; clock    ; None                        ; None                      ; 9.316 ns                ;
; N/A                                     ; 36.32 MHz ( period = 27.530 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[16]          ; clock      ; clock    ; None                        ; None                      ; 9.332 ns                ;
; N/A                                     ; 36.33 MHz ( period = 27.524 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[5]           ; clock      ; clock    ; None                        ; None                      ; 9.325 ns                ;
; N/A                                     ; 36.35 MHz ( period = 27.512 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[29]          ; clock      ; clock    ; None                        ; None                      ; 9.296 ns                ;
; N/A                                     ; 36.35 MHz ( period = 27.512 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 9.296 ns                ;
; N/A                                     ; 36.39 MHz ( period = 27.478 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[22]          ; clock      ; clock    ; None                        ; None                      ; 9.280 ns                ;
; N/A                                     ; 36.39 MHz ( period = 27.478 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[23]          ; clock      ; clock    ; None                        ; None                      ; 9.280 ns                ;
; N/A                                     ; 36.40 MHz ( period = 27.470 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[24]          ; clock      ; clock    ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 36.40 MHz ( period = 27.470 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[12]          ; clock      ; clock    ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 36.73 MHz ( period = 27.228 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[21]          ; clock      ; clock    ; None                        ; None                      ; 9.171 ns                ;
; N/A                                     ; 36.73 MHz ( period = 27.228 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[19]          ; clock      ; clock    ; None                        ; None                      ; 9.171 ns                ;
; N/A                                     ; 36.73 MHz ( period = 27.228 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[17]          ; clock      ; clock    ; None                        ; None                      ; 9.171 ns                ;
; N/A                                     ; 36.76 MHz ( period = 27.204 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 9.162 ns                ;
; N/A                                     ; 36.79 MHz ( period = 27.180 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 9.138 ns                ;
; N/A                                     ; 36.79 MHz ( period = 27.180 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[11]          ; clock      ; clock    ; None                        ; None                      ; 9.138 ns                ;
; N/A                                     ; 36.79 MHz ( period = 27.180 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 9.138 ns                ;
; N/A                                     ; 36.79 MHz ( period = 27.180 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 9.138 ns                ;
; N/A                                     ; 36.84 MHz ( period = 27.148 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[1]           ; clock      ; clock    ; None                        ; None                      ; 9.124 ns                ;
; N/A                                     ; 36.85 MHz ( period = 27.136 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 9.120 ns                ;
; N/A                                     ; 36.85 MHz ( period = 27.136 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 9.120 ns                ;
; N/A                                     ; 36.91 MHz ( period = 27.094 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[30]          ; clock      ; clock    ; None                        ; None                      ; 9.101 ns                ;
; N/A                                     ; 36.91 MHz ( period = 27.094 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[28]          ; clock      ; clock    ; None                        ; None                      ; 9.101 ns                ;
; N/A                                     ; 36.91 MHz ( period = 27.094 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[26]          ; clock      ; clock    ; None                        ; None                      ; 9.101 ns                ;
; N/A                                     ; 36.92 MHz ( period = 27.084 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[27]          ; clock      ; clock    ; None                        ; None                      ; 9.096 ns                ;
; N/A                                     ; 36.92 MHz ( period = 27.084 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[25]          ; clock      ; clock    ; None                        ; None                      ; 9.096 ns                ;
; N/A                                     ; 36.92 MHz ( period = 27.084 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 9.105 ns                ;
; N/A                                     ; 36.92 MHz ( period = 27.082 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[2]           ; clock      ; clock    ; None                        ; None                      ; 9.084 ns                ;
; N/A                                     ; 36.92 MHz ( period = 27.082 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[3]           ; clock      ; clock    ; None                        ; None                      ; 9.084 ns                ;
; N/A                                     ; 36.92 MHz ( period = 27.082 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[4]           ; clock      ; clock    ; None                        ; None                      ; 9.084 ns                ;
; N/A                                     ; 36.92 MHz ( period = 27.082 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 9.084 ns                ;
; N/A                                     ; 36.92 MHz ( period = 27.082 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 9.105 ns                ;
; N/A                                     ; 36.92 MHz ( period = 27.082 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 9.105 ns                ;
; N/A                                     ; 36.93 MHz ( period = 27.080 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[20]          ; clock      ; clock    ; None                        ; None                      ; 9.083 ns                ;
; N/A                                     ; 36.94 MHz ( period = 27.070 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[16]          ; clock      ; clock    ; None                        ; None                      ; 9.112 ns                ;
; N/A                                     ; 36.95 MHz ( period = 27.066 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[27]          ; clock      ; clock    ; None                        ; None                      ; 9.090 ns                ;
; N/A                                     ; 36.95 MHz ( period = 27.066 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[25]          ; clock      ; clock    ; None                        ; None                      ; 9.090 ns                ;
; N/A                                     ; 36.95 MHz ( period = 27.064 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[5]           ; clock      ; clock    ; None                        ; None                      ; 9.105 ns                ;
; N/A                                     ; 36.95 MHz ( period = 27.062 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[27]          ; clock      ; clock    ; None                        ; None                      ; 9.085 ns                ;
; N/A                                     ; 36.95 MHz ( period = 27.062 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[25]          ; clock      ; clock    ; None                        ; None                      ; 9.085 ns                ;
; N/A                                     ; 36.97 MHz ( period = 27.052 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[29]          ; clock      ; clock    ; None                        ; None                      ; 9.076 ns                ;
; N/A                                     ; 36.97 MHz ( period = 27.052 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[16]          ; clock      ; clock    ; None                        ; None                      ; 9.106 ns                ;
; N/A                                     ; 36.97 MHz ( period = 27.052 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 9.076 ns                ;
; N/A                                     ; 36.97 MHz ( period = 27.048 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[16]          ; clock      ; clock    ; None                        ; None                      ; 9.101 ns                ;
; N/A                                     ; 36.97 MHz ( period = 27.046 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[5]           ; clock      ; clock    ; None                        ; None                      ; 9.099 ns                ;
; N/A                                     ; 36.98 MHz ( period = 27.042 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[5]           ; clock      ; clock    ; None                        ; None                      ; 9.094 ns                ;
; N/A                                     ; 36.99 MHz ( period = 27.034 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[29]          ; clock      ; clock    ; None                        ; None                      ; 9.070 ns                ;
; N/A                                     ; 36.99 MHz ( period = 27.034 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 9.070 ns                ;
; N/A                                     ; 37.00 MHz ( period = 27.030 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[29]          ; clock      ; clock    ; None                        ; None                      ; 9.065 ns                ;
; N/A                                     ; 37.00 MHz ( period = 27.030 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 9.065 ns                ;
; N/A                                     ; 37.01 MHz ( period = 27.018 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[22]          ; clock      ; clock    ; None                        ; None                      ; 9.060 ns                ;
; N/A                                     ; 37.01 MHz ( period = 27.018 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[23]          ; clock      ; clock    ; None                        ; None                      ; 9.060 ns                ;
; N/A                                     ; 37.02 MHz ( period = 27.010 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[24]          ; clock      ; clock    ; None                        ; None                      ; 9.080 ns                ;
; N/A                                     ; 37.02 MHz ( period = 27.010 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[12]          ; clock      ; clock    ; None                        ; None                      ; 9.080 ns                ;
; N/A                                     ; 37.04 MHz ( period = 27.000 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[22]          ; clock      ; clock    ; None                        ; None                      ; 9.054 ns                ;
; N/A                                     ; 37.04 MHz ( period = 27.000 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[23]          ; clock      ; clock    ; None                        ; None                      ; 9.054 ns                ;
; N/A                                     ; 37.04 MHz ( period = 26.996 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[27]          ; clock      ; clock    ; None                        ; None                      ; 9.337 ns                ;
; N/A                                     ; 37.04 MHz ( period = 26.996 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[22]          ; clock      ; clock    ; None                        ; None                      ; 9.049 ns                ;
; N/A                                     ; 37.04 MHz ( period = 26.996 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[25]          ; clock      ; clock    ; None                        ; None                      ; 9.337 ns                ;
; N/A                                     ; 37.04 MHz ( period = 26.996 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[23]          ; clock      ; clock    ; None                        ; None                      ; 9.049 ns                ;
; N/A                                     ; 37.05 MHz ( period = 26.992 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[24]          ; clock      ; clock    ; None                        ; None                      ; 9.074 ns                ;
; N/A                                     ; 37.05 MHz ( period = 26.992 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[12]          ; clock      ; clock    ; None                        ; None                      ; 9.074 ns                ;
; N/A                                     ; 37.05 MHz ( period = 26.988 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[24]          ; clock      ; clock    ; None                        ; None                      ; 9.069 ns                ;
; N/A                                     ; 37.05 MHz ( period = 26.988 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[12]          ; clock      ; clock    ; None                        ; None                      ; 9.069 ns                ;
; N/A                                     ; 37.06 MHz ( period = 26.982 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[16]          ; clock      ; clock    ; None                        ; None                      ; 9.353 ns                ;
; N/A                                     ; 37.07 MHz ( period = 26.976 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[5]           ; clock      ; clock    ; None                        ; None                      ; 9.346 ns                ;
; N/A                                     ; 37.09 MHz ( period = 26.964 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[29]          ; clock      ; clock    ; None                        ; None                      ; 9.317 ns                ;
; N/A                                     ; 37.09 MHz ( period = 26.964 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 9.317 ns                ;
; N/A                                     ; 37.11 MHz ( period = 26.948 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[27]          ; clock      ; clock    ; None                        ; None                      ; 9.019 ns                ;
; N/A                                     ; 37.11 MHz ( period = 26.948 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[25]          ; clock      ; clock    ; None                        ; None                      ; 9.019 ns                ;
; N/A                                     ; 37.13 MHz ( period = 26.934 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[16]          ; clock      ; clock    ; None                        ; None                      ; 9.035 ns                ;
; N/A                                     ; 37.13 MHz ( period = 26.930 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[22]          ; clock      ; clock    ; None                        ; None                      ; 9.301 ns                ;
; N/A                                     ; 37.13 MHz ( period = 26.930 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[23]          ; clock      ; clock    ; None                        ; None                      ; 9.301 ns                ;
; N/A                                     ; 37.14 MHz ( period = 26.928 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[5]           ; clock      ; clock    ; None                        ; None                      ; 9.028 ns                ;
; N/A                                     ; 37.14 MHz ( period = 26.922 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[24]          ; clock      ; clock    ; None                        ; None                      ; 9.321 ns                ;
; N/A                                     ; 37.14 MHz ( period = 26.922 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[12]          ; clock      ; clock    ; None                        ; None                      ; 9.321 ns                ;
; N/A                                     ; 37.15 MHz ( period = 26.916 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[29]          ; clock      ; clock    ; None                        ; None                      ; 8.999 ns                ;
; N/A                                     ; 37.15 MHz ( period = 26.916 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 8.999 ns                ;
; N/A                                     ; 37.20 MHz ( period = 26.882 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[22]          ; clock      ; clock    ; None                        ; None                      ; 8.983 ns                ;
; N/A                                     ; 37.20 MHz ( period = 26.882 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[23]          ; clock      ; clock    ; None                        ; None                      ; 8.983 ns                ;
; N/A                                     ; 37.21 MHz ( period = 26.874 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[24]          ; clock      ; clock    ; None                        ; None                      ; 9.003 ns                ;
; N/A                                     ; 37.21 MHz ( period = 26.874 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[12]          ; clock      ; clock    ; None                        ; None                      ; 9.003 ns                ;
; N/A                                     ; 37.25 MHz ( period = 26.848 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[27]          ; clock      ; clock    ; None                        ; None                      ; 8.969 ns                ;
; N/A                                     ; 37.25 MHz ( period = 26.848 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[25]          ; clock      ; clock    ; None                        ; None                      ; 8.969 ns                ;
; N/A                                     ; 37.27 MHz ( period = 26.834 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[16]          ; clock      ; clock    ; None                        ; None                      ; 8.985 ns                ;
; N/A                                     ; 37.27 MHz ( period = 26.828 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[5]           ; clock      ; clock    ; None                        ; None                      ; 8.978 ns                ;
; N/A                                     ; 37.29 MHz ( period = 26.818 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[27]          ; clock      ; clock    ; None                        ; None                      ; 9.251 ns                ;
; N/A                                     ; 37.29 MHz ( period = 26.818 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[25]          ; clock      ; clock    ; None                        ; None                      ; 9.251 ns                ;
; N/A                                     ; 37.29 MHz ( period = 26.816 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[29]          ; clock      ; clock    ; None                        ; None                      ; 8.949 ns                ;
; N/A                                     ; 37.29 MHz ( period = 26.816 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 8.949 ns                ;
; N/A                                     ; 37.31 MHz ( period = 26.804 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[16]          ; clock      ; clock    ; None                        ; None                      ; 9.267 ns                ;
; N/A                                     ; 37.32 MHz ( period = 26.798 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[5]           ; clock      ; clock    ; None                        ; None                      ; 9.260 ns                ;
; N/A                                     ; 37.32 MHz ( period = 26.796 ns )                    ; mux_srcA:ALUSrcA|out[6] ; Registrador:PC|Saida[27]          ; clock      ; clock    ; None                        ; None                      ; 8.937 ns                ;
; N/A                                     ; 37.32 MHz ( period = 26.796 ns )                    ; mux_srcA:ALUSrcA|out[6] ; Registrador:PC|Saida[25]          ; clock      ; clock    ; None                        ; None                      ; 8.937 ns                ;
; N/A                                     ; 37.33 MHz ( period = 26.786 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[29]          ; clock      ; clock    ; None                        ; None                      ; 9.231 ns                ;
; N/A                                     ; 37.33 MHz ( period = 26.786 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 9.231 ns                ;
; N/A                                     ; 37.34 MHz ( period = 26.782 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[22]          ; clock      ; clock    ; None                        ; None                      ; 8.933 ns                ;
; N/A                                     ; 37.34 MHz ( period = 26.782 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[23]          ; clock      ; clock    ; None                        ; None                      ; 8.933 ns                ;
; N/A                                     ; 37.34 MHz ( period = 26.782 ns )                    ; mux_srcA:ALUSrcA|out[6] ; Registrador:PC|Saida[16]          ; clock      ; clock    ; None                        ; None                      ; 8.953 ns                ;
; N/A                                     ; 37.35 MHz ( period = 26.776 ns )                    ; mux_srcA:ALUSrcA|out[6] ; Registrador:PC|Saida[5]           ; clock      ; clock    ; None                        ; None                      ; 8.946 ns                ;
; N/A                                     ; 37.35 MHz ( period = 26.774 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[24]          ; clock      ; clock    ; None                        ; None                      ; 8.953 ns                ;
; N/A                                     ; 37.35 MHz ( period = 26.774 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[12]          ; clock      ; clock    ; None                        ; None                      ; 8.953 ns                ;
; N/A                                     ; 37.35 MHz ( period = 26.772 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[27]          ; clock      ; clock    ; None                        ; None                      ; 9.230 ns                ;
; N/A                                     ; 37.35 MHz ( period = 26.772 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[25]          ; clock      ; clock    ; None                        ; None                      ; 9.230 ns                ;
; N/A                                     ; 37.36 MHz ( period = 26.768 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[21]          ; clock      ; clock    ; None                        ; None                      ; 8.951 ns                ;
; N/A                                     ; 37.36 MHz ( period = 26.768 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[19]          ; clock      ; clock    ; None                        ; None                      ; 8.951 ns                ;
; N/A                                     ; 37.36 MHz ( period = 26.768 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[17]          ; clock      ; clock    ; None                        ; None                      ; 8.951 ns                ;
; N/A                                     ; 37.36 MHz ( period = 26.764 ns )                    ; mux_srcA:ALUSrcA|out[6] ; Registrador:PC|Saida[29]          ; clock      ; clock    ; None                        ; None                      ; 8.917 ns                ;
; N/A                                     ; 37.36 MHz ( period = 26.764 ns )                    ; mux_srcA:ALUSrcA|out[6] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 8.917 ns                ;
; N/A                                     ; 37.37 MHz ( period = 26.758 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[16]          ; clock      ; clock    ; None                        ; None                      ; 9.246 ns                ;
; N/A                                     ; 37.38 MHz ( period = 26.752 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[5]           ; clock      ; clock    ; None                        ; None                      ; 9.239 ns                ;
; N/A                                     ; 37.38 MHz ( period = 26.752 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[22]          ; clock      ; clock    ; None                        ; None                      ; 9.215 ns                ;
; N/A                                     ; 37.38 MHz ( period = 26.752 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[23]          ; clock      ; clock    ; None                        ; None                      ; 9.215 ns                ;
; N/A                                     ; 37.38 MHz ( period = 26.750 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[21]          ; clock      ; clock    ; None                        ; None                      ; 8.945 ns                ;
; N/A                                     ; 37.38 MHz ( period = 26.750 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[19]          ; clock      ; clock    ; None                        ; None                      ; 8.945 ns                ;
; N/A                                     ; 37.38 MHz ( period = 26.750 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[17]          ; clock      ; clock    ; None                        ; None                      ; 8.945 ns                ;
; N/A                                     ; 37.39 MHz ( period = 26.746 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[21]          ; clock      ; clock    ; None                        ; None                      ; 8.940 ns                ;
; N/A                                     ; 37.39 MHz ( period = 26.746 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[19]          ; clock      ; clock    ; None                        ; None                      ; 8.940 ns                ;
; N/A                                     ; 37.39 MHz ( period = 26.746 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[17]          ; clock      ; clock    ; None                        ; None                      ; 8.940 ns                ;
; N/A                                     ; 37.39 MHz ( period = 26.744 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 8.942 ns                ;
; N/A                                     ; 37.39 MHz ( period = 26.744 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[24]          ; clock      ; clock    ; None                        ; None                      ; 9.235 ns                ;
; N/A                                     ; 37.39 MHz ( period = 26.744 ns )                    ; mux_srcB:ALUSrcB|out[4] ; Registrador:PC|Saida[12]          ; clock      ; clock    ; None                        ; None                      ; 9.235 ns                ;
; N/A                                     ; 37.40 MHz ( period = 26.740 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[29]          ; clock      ; clock    ; None                        ; None                      ; 9.210 ns                ;
; N/A                                     ; 37.40 MHz ( period = 26.740 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 9.210 ns                ;
; N/A                                     ; 37.41 MHz ( period = 26.730 ns )                    ; mux_srcA:ALUSrcA|out[6] ; Registrador:PC|Saida[22]          ; clock      ; clock    ; None                        ; None                      ; 8.901 ns                ;
; N/A                                     ; 37.41 MHz ( period = 26.730 ns )                    ; mux_srcA:ALUSrcA|out[6] ; Registrador:PC|Saida[23]          ; clock      ; clock    ; None                        ; None                      ; 8.901 ns                ;
; N/A                                     ; 37.42 MHz ( period = 26.726 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 8.936 ns                ;
; N/A                                     ; 37.42 MHz ( period = 26.722 ns )                    ; mux_srcA:ALUSrcA|out[0] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.917 ns                ;
; N/A                                     ; 37.42 MHz ( period = 26.722 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 8.931 ns                ;
; N/A                                     ; 37.42 MHz ( period = 26.722 ns )                    ; mux_srcA:ALUSrcA|out[6] ; Registrador:PC|Saida[24]          ; clock      ; clock    ; None                        ; None                      ; 8.921 ns                ;
; N/A                                     ; 37.42 MHz ( period = 26.722 ns )                    ; mux_srcA:ALUSrcA|out[6] ; Registrador:PC|Saida[12]          ; clock      ; clock    ; None                        ; None                      ; 8.921 ns                ;
; N/A                                     ; 37.43 MHz ( period = 26.720 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 8.918 ns                ;
; N/A                                     ; 37.43 MHz ( period = 26.720 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[11]          ; clock      ; clock    ; None                        ; None                      ; 8.918 ns                ;
; N/A                                     ; 37.43 MHz ( period = 26.720 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 8.918 ns                ;
; N/A                                     ; 37.43 MHz ( period = 26.720 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 8.918 ns                ;
; N/A                                     ; 37.44 MHz ( period = 26.706 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[22]          ; clock      ; clock    ; None                        ; None                      ; 9.194 ns                ;
; N/A                                     ; 37.44 MHz ( period = 26.706 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[23]          ; clock      ; clock    ; None                        ; None                      ; 9.194 ns                ;
; N/A                                     ; 37.45 MHz ( period = 26.702 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 8.912 ns                ;
; N/A                                     ; 37.45 MHz ( period = 26.702 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[11]          ; clock      ; clock    ; None                        ; None                      ; 8.912 ns                ;
; N/A                                     ; 37.45 MHz ( period = 26.702 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 8.912 ns                ;
; N/A                                     ; 37.45 MHz ( period = 26.702 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 8.912 ns                ;
; N/A                                     ; 37.46 MHz ( period = 26.698 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[24]          ; clock      ; clock    ; None                        ; None                      ; 9.214 ns                ;
; N/A                                     ; 37.46 MHz ( period = 26.698 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[12]          ; clock      ; clock    ; None                        ; None                      ; 9.214 ns                ;
; N/A                                     ; 37.46 MHz ( period = 26.698 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 8.907 ns                ;
; N/A                                     ; 37.46 MHz ( period = 26.698 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[11]          ; clock      ; clock    ; None                        ; None                      ; 8.907 ns                ;
; N/A                                     ; 37.46 MHz ( period = 26.698 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 8.907 ns                ;
; N/A                                     ; 37.46 MHz ( period = 26.698 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 8.907 ns                ;
; N/A                                     ; 37.47 MHz ( period = 26.688 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[1]           ; clock      ; clock    ; None                        ; None                      ; 8.904 ns                ;
; N/A                                     ; 37.48 MHz ( period = 26.680 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[21]          ; clock      ; clock    ; None                        ; None                      ; 9.192 ns                ;
; N/A                                     ; 37.48 MHz ( period = 26.680 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[19]          ; clock      ; clock    ; None                        ; None                      ; 9.192 ns                ;
; N/A                                     ; 37.48 MHz ( period = 26.680 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[17]          ; clock      ; clock    ; None                        ; None                      ; 9.192 ns                ;
; N/A                                     ; 37.49 MHz ( period = 26.676 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 8.900 ns                ;
; N/A                                     ; 37.49 MHz ( period = 26.676 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 8.900 ns                ;
; N/A                                     ; 37.50 MHz ( period = 26.670 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[1]           ; clock      ; clock    ; None                        ; None                      ; 8.898 ns                ;
; N/A                                     ; 37.50 MHz ( period = 26.666 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[1]           ; clock      ; clock    ; None                        ; None                      ; 8.893 ns                ;
; N/A                                     ; 37.51 MHz ( period = 26.658 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 8.894 ns                ;
; N/A                                     ; 37.51 MHz ( period = 26.658 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 8.894 ns                ;
; N/A                                     ; 37.52 MHz ( period = 26.656 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 9.183 ns                ;
; N/A                                     ; 37.52 MHz ( period = 26.654 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 8.889 ns                ;
; N/A                                     ; 37.52 MHz ( period = 26.654 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 8.889 ns                ;
; N/A                                     ; 37.55 MHz ( period = 26.634 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[30]          ; clock      ; clock    ; None                        ; None                      ; 8.881 ns                ;
; N/A                                     ; 37.55 MHz ( period = 26.634 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[28]          ; clock      ; clock    ; None                        ; None                      ; 8.881 ns                ;
; N/A                                     ; 37.55 MHz ( period = 26.634 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[26]          ; clock      ; clock    ; None                        ; None                      ; 8.881 ns                ;
; N/A                                     ; 37.55 MHz ( period = 26.632 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[21]          ; clock      ; clock    ; None                        ; None                      ; 8.874 ns                ;
; N/A                                     ; 37.55 MHz ( period = 26.632 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[19]          ; clock      ; clock    ; None                        ; None                      ; 8.874 ns                ;
; N/A                                     ; 37.55 MHz ( period = 26.632 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[17]          ; clock      ; clock    ; None                        ; None                      ; 8.874 ns                ;
; N/A                                     ; 37.55 MHz ( period = 26.632 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 9.159 ns                ;
; N/A                                     ; 37.55 MHz ( period = 26.632 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[11]          ; clock      ; clock    ; None                        ; None                      ; 9.159 ns                ;
; N/A                                     ; 37.55 MHz ( period = 26.632 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 9.159 ns                ;
; N/A                                     ; 37.55 MHz ( period = 26.632 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 9.159 ns                ;
; N/A                                     ; 37.56 MHz ( period = 26.624 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 8.885 ns                ;
; N/A                                     ; 37.56 MHz ( period = 26.622 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[2]           ; clock      ; clock    ; None                        ; None                      ; 8.864 ns                ;
; N/A                                     ; 37.56 MHz ( period = 26.622 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[3]           ; clock      ; clock    ; None                        ; None                      ; 8.864 ns                ;
; N/A                                     ; 37.56 MHz ( period = 26.622 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[4]           ; clock      ; clock    ; None                        ; None                      ; 8.864 ns                ;
; N/A                                     ; 37.56 MHz ( period = 26.622 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 8.864 ns                ;
; N/A                                     ; 37.56 MHz ( period = 26.622 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 8.885 ns                ;
; N/A                                     ; 37.56 MHz ( period = 26.622 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 8.885 ns                ;
; N/A                                     ; 37.57 MHz ( period = 26.620 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[20]          ; clock      ; clock    ; None                        ; None                      ; 8.863 ns                ;
; N/A                                     ; 37.57 MHz ( period = 26.616 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[30]          ; clock      ; clock    ; None                        ; None                      ; 8.875 ns                ;
; N/A                                     ; 37.57 MHz ( period = 26.616 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[28]          ; clock      ; clock    ; None                        ; None                      ; 8.875 ns                ;
; N/A                                     ; 37.57 MHz ( period = 26.616 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[26]          ; clock      ; clock    ; None                        ; None                      ; 8.875 ns                ;
; N/A                                     ; 37.58 MHz ( period = 26.612 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[30]          ; clock      ; clock    ; None                        ; None                      ; 8.870 ns                ;
; N/A                                     ; 37.58 MHz ( period = 26.612 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[28]          ; clock      ; clock    ; None                        ; None                      ; 8.870 ns                ;
; N/A                                     ; 37.58 MHz ( period = 26.612 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[26]          ; clock      ; clock    ; None                        ; None                      ; 8.870 ns                ;
; N/A                                     ; 37.58 MHz ( period = 26.608 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 8.865 ns                ;
; N/A                                     ; 37.59 MHz ( period = 26.606 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 8.879 ns                ;
; N/A                                     ; 37.59 MHz ( period = 26.604 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[2]           ; clock      ; clock    ; None                        ; None                      ; 8.858 ns                ;
; N/A                                     ; 37.59 MHz ( period = 26.604 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[3]           ; clock      ; clock    ; None                        ; None                      ; 8.858 ns                ;
; N/A                                     ; 37.59 MHz ( period = 26.604 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[4]           ; clock      ; clock    ; None                        ; None                      ; 8.858 ns                ;
; N/A                                     ; 37.59 MHz ( period = 26.604 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 8.858 ns                ;
; N/A                                     ; 37.59 MHz ( period = 26.604 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 8.879 ns                ;
; N/A                                     ; 37.59 MHz ( period = 26.604 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 8.879 ns                ;
; N/A                                     ; 37.59 MHz ( period = 26.602 ns )                    ; mux_srcA:ALUSrcA|out[5] ; Registrador:PC|Saida[20]          ; clock      ; clock    ; None                        ; None                      ; 8.857 ns                ;
; N/A                                     ; 37.59 MHz ( period = 26.602 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 8.874 ns                ;
; N/A                                     ; 37.59 MHz ( period = 26.600 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[1]           ; clock      ; clock    ; None                        ; None                      ; 9.145 ns                ;
; N/A                                     ; 37.59 MHz ( period = 26.600 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[2]           ; clock      ; clock    ; None                        ; None                      ; 8.853 ns                ;
; N/A                                     ; 37.59 MHz ( period = 26.600 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[3]           ; clock      ; clock    ; None                        ; None                      ; 8.853 ns                ;
; N/A                                     ; 37.59 MHz ( period = 26.600 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[4]           ; clock      ; clock    ; None                        ; None                      ; 8.853 ns                ;
; N/A                                     ; 37.59 MHz ( period = 26.600 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 8.853 ns                ;
; N/A                                     ; 37.59 MHz ( period = 26.600 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 8.874 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                         ;                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                        ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[25]                     ; mux_srcA:ALUSrcA|out[25]     ; clock      ; clock    ; None                       ; None                       ; 0.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[14]                     ; mux_srcA:ALUSrcA|out[14]     ; clock      ; clock    ; None                       ; None                       ; 0.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[17]                     ; mux_srcA:ALUSrcA|out[17]     ; clock      ; clock    ; None                       ; None                       ; 0.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[27]                     ; mux_srcA:ALUSrcA|out[27]     ; clock      ; clock    ; None                       ; None                       ; 0.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[5]                      ; mux_srcA:ALUSrcA|out[5]      ; clock      ; clock    ; None                       ; None                       ; 0.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[29]                     ; mux_srcA:ALUSrcA|out[29]     ; clock      ; clock    ; None                       ; None                       ; 0.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[25]                           ; mux_srcA:ALUSrcA|out[25]     ; clock      ; clock    ; None                       ; None                       ; 0.758 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[21]                           ; mux_srcA:ALUSrcA|out[21]     ; clock      ; clock    ; None                       ; None                       ; 0.758 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[19]                           ; mux_srcA:ALUSrcA|out[19]     ; clock      ; clock    ; None                       ; None                       ; 0.758 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[27]                           ; mux_srcA:ALUSrcA|out[27]     ; clock      ; clock    ; None                       ; None                       ; 0.758 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[14]                           ; mux_srcA:ALUSrcA|out[14]     ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[23]                           ; mux_srcA:ALUSrcA|out[23]     ; clock      ; clock    ; None                       ; None                       ; 0.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[29]                           ; mux_srcA:ALUSrcA|out[29]     ; clock      ; clock    ; None                       ; None                       ; 0.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[17]                           ; mux_srcA:ALUSrcA|out[17]     ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[15]                           ; mux_srcA:ALUSrcA|out[15]     ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[31]                           ; mux_srcA:ALUSrcA|out[31]     ; clock      ; clock    ; None                       ; None                       ; 0.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[5]                            ; mux_srcA:ALUSrcA|out[5]      ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[26]                           ; mux_srcA:ALUSrcA|out[26]     ; clock      ; clock    ; None                       ; None                       ; 0.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[11]                           ; mux_srcA:ALUSrcA|out[11]     ; clock      ; clock    ; None                       ; None                       ; 0.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[28]                           ; mux_srcA:ALUSrcA|out[28]     ; clock      ; clock    ; None                       ; None                       ; 0.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[10]                           ; mux_srcA:ALUSrcA|out[10]     ; clock      ; clock    ; None                       ; None                       ; 0.810 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[22]                           ; mux_srcA:ALUSrcA|out[22]     ; clock      ; clock    ; None                       ; None                       ; 0.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[24]                           ; mux_srcA:ALUSrcA|out[24]     ; clock      ; clock    ; None                       ; None                       ; 0.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[19]                     ; mux_srcA:ALUSrcA|out[19]     ; clock      ; clock    ; None                       ; None                       ; 0.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[28]                     ; mux_srcA:ALUSrcA|out[28]     ; clock      ; clock    ; None                       ; None                       ; 0.931 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[21]                     ; mux_srcA:ALUSrcA|out[21]     ; clock      ; clock    ; None                       ; None                       ; 0.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[9]                            ; mux_srcA:ALUSrcA|out[9]      ; clock      ; clock    ; None                       ; None                       ; 1.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[20]                     ; mux_srcB:ALUSrcB|out[20]     ; clock      ; clock    ; None                       ; None                       ; 0.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[23]                     ; mux_srcA:ALUSrcA|out[23]     ; clock      ; clock    ; None                       ; None                       ; 1.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[15]                     ; mux_srcA:ALUSrcA|out[15]     ; clock      ; clock    ; None                       ; None                       ; 1.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; mux_srcA:ALUSrcA|out[24]     ; clock      ; clock    ; None                       ; None                       ; 1.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[31]                     ; mux_srcA:ALUSrcA|out[31]     ; clock      ; clock    ; None                       ; None                       ; 1.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[13]                           ; mux_srcA:ALUSrcA|out[13]     ; clock      ; clock    ; None                       ; None                       ; 1.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[22]                     ; mux_srcA:ALUSrcA|out[22]     ; clock      ; clock    ; None                       ; None                       ; 1.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[14]                            ; mega_mux:MemToRegMux|out[14] ; clock      ; clock    ; None                       ; None                       ; 0.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[24]                     ; mux_srcA:ALUSrcA|out[24]     ; clock      ; clock    ; None                       ; None                       ; 1.115 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[28]                     ; mux_srcB:ALUSrcB|out[28]     ; clock      ; clock    ; None                       ; None                       ; 0.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[0]                      ; mux_srcB:ALUSrcB|out[0]      ; clock      ; clock    ; None                       ; None                       ; 0.874 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[10]                     ; mux_srcA:ALUSrcA|out[10]     ; clock      ; clock    ; None                       ; None                       ; 1.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[27]                     ; mux_srcB:ALUSrcB|out[27]     ; clock      ; clock    ; None                       ; None                       ; 0.910 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[23]                     ; mux_srcB:ALUSrcB|out[23]     ; clock      ; clock    ; None                       ; None                       ; 0.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[25]                     ; mux_srcB:ALUSrcB|out[25]     ; clock      ; clock    ; None                       ; None                       ; 0.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[16]                           ; mux_srcA:ALUSrcA|out[16]     ; clock      ; clock    ; None                       ; None                       ; 1.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[12]                     ; mux_srcA:ALUSrcA|out[12]     ; clock      ; clock    ; None                       ; None                       ; 1.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[20]                            ; mega_mux:MemToRegMux|out[20] ; clock      ; clock    ; None                       ; None                       ; 0.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[13]                     ; mux_srcB:ALUSrcB|out[13]     ; clock      ; clock    ; None                       ; None                       ; 0.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[22]                            ; mega_mux:MemToRegMux|out[22] ; clock      ; clock    ; None                       ; None                       ; 0.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[1]                             ; mega_mux:MemToRegMux|out[1]  ; clock      ; clock    ; None                       ; None                       ; 0.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[15]                            ; mega_mux:MemToRegMux|out[15] ; clock      ; clock    ; None                       ; None                       ; 0.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[5]                      ; mux_srcB:ALUSrcB|out[5]      ; clock      ; clock    ; None                       ; None                       ; 0.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[6]                             ; mega_mux:MemToRegMux|out[6]  ; clock      ; clock    ; None                       ; None                       ; 0.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[9]                      ; mux_srcA:ALUSrcA|out[9]      ; clock      ; clock    ; None                       ; None                       ; 1.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[12]                           ; mux_srcA:ALUSrcA|out[12]     ; clock      ; clock    ; None                       ; None                       ; 1.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[9]                             ; mega_mux:MemToRegMux|out[9]  ; clock      ; clock    ; None                       ; None                       ; 0.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[8]                           ; mux_srcB:ALUSrcB|out[10]     ; clock      ; clock    ; None                       ; None                       ; 1.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[29]                     ; mux_srcB:ALUSrcB|out[29]     ; clock      ; clock    ; None                       ; None                       ; 1.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[0]                            ; mux_srcA:ALUSrcA|out[0]      ; clock      ; clock    ; None                       ; None                       ; 1.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[23]     ; clock      ; clock    ; None                       ; None                       ; 1.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[13]                     ; mux_srcA:ALUSrcA|out[13]     ; clock      ; clock    ; None                       ; None                       ; 1.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[14]                     ; mux_srcB:ALUSrcB|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[30]                     ; mux_srcB:ALUSrcB|out[30]     ; clock      ; clock    ; None                       ; None                       ; 1.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; mux_srcA:ALUSrcA|out[26]     ; clock      ; clock    ; None                       ; None                       ; 1.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; mega_mux:MemToRegMux|out[26] ; clock      ; clock    ; None                       ; None                       ; 1.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[29]     ; clock      ; clock    ; None                       ; None                       ; 1.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[23]     ; clock      ; clock    ; None                       ; None                       ; 1.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; mux_srcA:ALUSrcA|out[29]     ; clock      ; clock    ; None                       ; None                       ; 1.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[17]                     ; mux_srcB:ALUSrcB|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.141 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[13]                            ; mega_mux:MemToRegMux|out[13] ; clock      ; clock    ; None                       ; None                       ; 1.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[14]                            ; mux_srcA:ALUSrcA|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[25]                            ; mux_srcA:ALUSrcA|out[25]     ; clock      ; clock    ; None                       ; None                       ; 1.446 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; mega_mux:MemToRegMux|out[31] ; clock      ; clock    ; None                       ; None                       ; 1.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[19]                            ; mega_mux:MemToRegMux|out[19] ; clock      ; clock    ; None                       ; None                       ; 1.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[17]                            ; mega_mux:MemToRegMux|out[17] ; clock      ; clock    ; None                       ; None                       ; 1.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; mux_srcA:ALUSrcA|out[28]     ; clock      ; clock    ; None                       ; None                       ; 1.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[16]                     ; mux_srcA:ALUSrcA|out[16]     ; clock      ; clock    ; None                       ; None                       ; 1.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; mux_srcA:ALUSrcA|out[31]     ; clock      ; clock    ; None                       ; None                       ; 1.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[6]                           ; mux_srcB:ALUSrcB|out[8]      ; clock      ; clock    ; None                       ; None                       ; 1.204 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[0]                      ; mux_srcA:ALUSrcA|out[0]      ; clock      ; clock    ; None                       ; None                       ; 1.521 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[21]                            ; mux_srcA:ALUSrcA|out[21]     ; clock      ; clock    ; None                       ; None                       ; 1.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[11]                     ; mux_srcA:ALUSrcA|out[11]     ; clock      ; clock    ; None                       ; None                       ; 1.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[1]                      ; mux_srcA:ALUSrcA|out[1]      ; clock      ; clock    ; None                       ; None                       ; 1.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[23]                            ; mega_mux:MemToRegMux|out[23] ; clock      ; clock    ; None                       ; None                       ; 1.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[11]                     ; mux_srcB:ALUSrcB|out[11]     ; clock      ; clock    ; None                       ; None                       ; 1.289 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[30]                           ; mux_srcA:ALUSrcA|out[30]     ; clock      ; clock    ; None                       ; None                       ; 1.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[17]                            ; mux_srcA:ALUSrcA|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[7]                      ; mux_srcB:ALUSrcB|out[7]      ; clock      ; clock    ; None                       ; None                       ; 1.328 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[1]                            ; mux_srcA:ALUSrcA|out[1]      ; clock      ; clock    ; None                       ; None                       ; 1.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[10]                          ; mux_srcB:ALUSrcB|out[12]     ; clock      ; clock    ; None                       ; None                       ; 1.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[15]                            ; mux_srcA:ALUSrcA|out[15]     ; clock      ; clock    ; None                       ; None                       ; 1.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[15]                     ; mega_mux:MemToRegMux|out[15] ; clock      ; clock    ; None                       ; None                       ; 1.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[28]     ; clock      ; clock    ; None                       ; None                       ; 1.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[21]                            ; mega_mux:MemToRegMux|out[21] ; clock      ; clock    ; None                       ; None                       ; 1.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[15]                     ; mux_srcB:ALUSrcB|out[15]     ; clock      ; clock    ; None                       ; None                       ; 1.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[10]                          ; mux_srcB:ALUSrcB|out[10]     ; clock      ; clock    ; None                       ; None                       ; 1.427 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[5]                             ; mux_srcA:ALUSrcA|out[5]      ; clock      ; clock    ; None                       ; None                       ; 1.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[19]                            ; mux_srcA:ALUSrcA|out[19]     ; clock      ; clock    ; None                       ; None                       ; 1.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[7]                           ; mux_srcB:ALUSrcB|out[7]      ; clock      ; clock    ; None                       ; None                       ; 1.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[31]     ; clock      ; clock    ; None                       ; None                       ; 1.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[19]     ; clock      ; clock    ; None                       ; None                       ; 1.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[8]                             ; mega_mux:MemToRegMux|out[8]  ; clock      ; clock    ; None                       ; None                       ; 1.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[2]                             ; mega_mux:MemToRegMux|out[2]  ; clock      ; clock    ; None                       ; None                       ; 1.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[10]                     ; mux_srcB:ALUSrcB|out[10]     ; clock      ; clock    ; None                       ; None                       ; 1.460 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[27]     ; clock      ; clock    ; None                       ; None                       ; 1.673 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[4]                      ; mux_srcB:ALUSrcB|out[4]      ; clock      ; clock    ; None                       ; None                       ; 1.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[25]     ; clock      ; clock    ; None                       ; None                       ; 1.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[18]                           ; mux_srcA:ALUSrcA|out[18]     ; clock      ; clock    ; None                       ; None                       ; 1.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[10]                            ; mega_mux:MemToRegMux|out[10] ; clock      ; clock    ; None                       ; None                       ; 1.427 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[22]                     ; mux_srcB:ALUSrcB|out[22]     ; clock      ; clock    ; None                       ; None                       ; 1.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[8]                           ; mux_srcB:ALUSrcB|out[8]      ; clock      ; clock    ; None                       ; None                       ; 1.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[30]                     ; mux_srcA:ALUSrcA|out[30]     ; clock      ; clock    ; None                       ; None                       ; 1.830 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; mega_mux:MemToRegMux|out[28] ; clock      ; clock    ; None                       ; None                       ; 1.562 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[16]                            ; mux_srcA:ALUSrcA|out[16]     ; clock      ; clock    ; None                       ; None                       ; 1.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[10]                            ; mux_srcA:ALUSrcA|out[10]     ; clock      ; clock    ; None                       ; None                       ; 1.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[31]     ; clock      ; clock    ; None                       ; None                       ; 1.779 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[9]                             ; mux_srcA:ALUSrcA|out[9]      ; clock      ; clock    ; None                       ; None                       ; 1.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[3]                             ; mega_mux:MemToRegMux|out[3]  ; clock      ; clock    ; None                       ; None                       ; 1.508 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[23]                            ; mux_srcA:ALUSrcA|out[23]     ; clock      ; clock    ; None                       ; None                       ; 1.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[3]                      ; mux_srcB:ALUSrcB|out[3]      ; clock      ; clock    ; None                       ; None                       ; 1.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[7]                      ; mux_srcA:ALUSrcA|out[7]      ; clock      ; clock    ; None                       ; None                       ; 1.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[19]     ; clock      ; clock    ; None                       ; None                       ; 1.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[25]     ; clock      ; clock    ; None                       ; None                       ; 1.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[2]                      ; mux_srcA:ALUSrcA|out[2]      ; clock      ; clock    ; None                       ; None                       ; 1.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[26]                     ; mega_mux:MemToRegMux|out[26] ; clock      ; clock    ; None                       ; None                       ; 1.538 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[29]     ; clock      ; clock    ; None                       ; None                       ; 1.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[22]                            ; mux_srcA:ALUSrcA|out[22]     ; clock      ; clock    ; None                       ; None                       ; 1.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[11]                            ; mux_srcA:ALUSrcA|out[11]     ; clock      ; clock    ; None                       ; None                       ; 1.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[7]                            ; mux_srcA:ALUSrcA|out[7]      ; clock      ; clock    ; None                       ; None                       ; 1.981 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[11]                            ; mega_mux:MemToRegMux|out[11] ; clock      ; clock    ; None                       ; None                       ; 1.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[9]                           ; mux_srcB:ALUSrcB|out[9]      ; clock      ; clock    ; None                       ; None                       ; 1.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[3]                            ; mux_srcA:ALUSrcA|out[3]      ; clock      ; clock    ; None                       ; None                       ; 1.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[8]                      ; mux_srcA:ALUSrcA|out[8]      ; clock      ; clock    ; None                       ; None                       ; 1.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[0]                           ; mux_srcB:ALUSrcB|out[0]      ; clock      ; clock    ; None                       ; None                       ; 1.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[2]                            ; mux_srcA:ALUSrcA|out[2]      ; clock      ; clock    ; None                       ; None                       ; 1.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[7]                             ; mega_mux:MemToRegMux|out[7]  ; clock      ; clock    ; None                       ; None                       ; 1.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[27]     ; clock      ; clock    ; None                       ; None                       ; 1.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; mega_mux:MemToRegMux|out[30] ; clock      ; clock    ; None                       ; None                       ; 1.630 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[26]                           ; mega_mux:MemToRegMux|out[26] ; clock      ; clock    ; None                       ; None                       ; 1.647 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[19]                     ; mux_srcB:ALUSrcB|out[19]     ; clock      ; clock    ; None                       ; None                       ; 1.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[8]                            ; mux_srcA:ALUSrcA|out[8]      ; clock      ; clock    ; None                       ; None                       ; 2.067 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[11]                          ; mega_mux:MemToRegMux|out[13] ; clock      ; clock    ; None                       ; None                       ; 1.678 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[15]                          ; mux_srcB:ALUSrcB|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[5]                             ; mega_mux:MemToRegMux|out[5]  ; clock      ; clock    ; None                       ; None                       ; 1.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[15]                          ; mega_mux:MemToRegMux|out[31] ; clock      ; clock    ; None                       ; None                       ; 1.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|PCSource[0]                ; mega_mux:MemToRegMux|out[13] ; clock      ; clock    ; None                       ; None                       ; 1.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[26]                     ; mux_srcB:ALUSrcB|out[26]     ; clock      ; clock    ; None                       ; None                       ; 1.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[18]                     ; mux_srcB:ALUSrcB|out[18]     ; clock      ; clock    ; None                       ; None                       ; 1.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[18]                            ; mega_mux:MemToRegMux|out[18] ; clock      ; clock    ; None                       ; None                       ; 1.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[6]                           ; mux_srcB:ALUSrcB|out[6]      ; clock      ; clock    ; None                       ; None                       ; 1.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[24]     ; clock      ; clock    ; None                       ; None                       ; 2.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[9]                      ; mux_srcB:ALUSrcB|out[9]      ; clock      ; clock    ; None                       ; None                       ; 1.836 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[0]                             ; mega_mux:MemToRegMux|out[0]  ; clock      ; clock    ; None                       ; None                       ; 1.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[2]                      ; mux_srcB:ALUSrcB|out[2]      ; clock      ; clock    ; None                       ; None                       ; 1.844 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[4]                            ; mux_srcA:ALUSrcA|out[4]      ; clock      ; clock    ; None                       ; None                       ; 2.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[1]                             ; mux_IorD:IorDMux|out[1]      ; clock      ; clock    ; None                       ; None                       ; 1.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[12]                            ; mux_srcA:ALUSrcA|out[12]     ; clock      ; clock    ; None                       ; None                       ; 2.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[12]                     ; mux_srcB:ALUSrcB|out[12]     ; clock      ; clock    ; None                       ; None                       ; 1.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[13]                          ; mux_srcB:ALUSrcB|out[13]     ; clock      ; clock    ; None                       ; None                       ; 1.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[22]     ; clock      ; clock    ; None                       ; None                       ; 2.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[5]                      ; mega_mux:MemToRegMux|out[5]  ; clock      ; clock    ; None                       ; None                       ; 1.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[7]                             ; mux_IorD:IorDMux|out[7]      ; clock      ; clock    ; None                       ; None                       ; 1.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[6]                      ; mux_srcA:ALUSrcA|out[6]      ; clock      ; clock    ; None                       ; None                       ; 2.246 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[0]                             ; mux_srcA:ALUSrcA|out[0]      ; clock      ; clock    ; None                       ; None                       ; 2.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[24]                     ; mux_srcB:ALUSrcB|out[24]     ; clock      ; clock    ; None                       ; None                       ; 1.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[22]                     ; mega_mux:MemToRegMux|out[22] ; clock      ; clock    ; None                       ; None                       ; 1.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[3]                      ; mux_srcA:ALUSrcA|out[3]      ; clock      ; clock    ; None                       ; None                       ; 2.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[28]     ; clock      ; clock    ; None                       ; None                       ; 2.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[7]                           ; mega_mux:MemToRegMux|out[9]  ; clock      ; clock    ; None                       ; None                       ; 1.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[12]     ; clock      ; clock    ; None                       ; None                       ; 2.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[21]     ; clock      ; clock    ; None                       ; None                       ; 2.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[4]                      ; mux_srcA:ALUSrcA|out[4]      ; clock      ; clock    ; None                       ; None                       ; 2.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[6]                            ; mux_srcA:ALUSrcA|out[6]      ; clock      ; clock    ; None                       ; None                       ; 2.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[27]                            ; mux_srcA:ALUSrcA|out[27]     ; clock      ; clock    ; None                       ; None                       ; 2.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; mux_srcA:ALUSrcA|out[30]     ; clock      ; clock    ; None                       ; None                       ; 2.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[0]                           ; mux_srcB:ALUSrcB|out[2]      ; clock      ; clock    ; None                       ; None                       ; 2.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[0]                ; mega_mux:MemToRegMux|out[23] ; clock      ; clock    ; None                       ; None                       ; 1.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; mega_mux:MemToRegMux|out[24] ; clock      ; clock    ; None                       ; None                       ; 1.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[2]                ; mega_mux:MemToRegMux|out[13] ; clock      ; clock    ; None                       ; None                       ; 1.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[12]                          ; mux_srcB:ALUSrcB|out[12]     ; clock      ; clock    ; None                       ; None                       ; 2.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[17]~DUPLICATE           ; mega_mux:MemToRegMux|out[17] ; clock      ; clock    ; None                       ; None                       ; 1.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[14]                     ; mega_mux:MemToRegMux|out[14] ; clock      ; clock    ; None                       ; None                       ; 1.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[26]                     ; mux_srcA:ALUSrcA|out[26]     ; clock      ; clock    ; None                       ; None                       ; 2.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[0]                ; mega_mux:MemToRegMux|out[13] ; clock      ; clock    ; None                       ; None                       ; 1.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[18]                     ; mega_mux:MemToRegMux|out[18] ; clock      ; clock    ; None                       ; None                       ; 1.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[12]     ; clock      ; clock    ; None                       ; None                       ; 2.338 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[4]                             ; mega_mux:MemToRegMux|out[4]  ; clock      ; clock    ; None                       ; None                       ; 2.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[0]                ; mega_mux:MemToRegMux|out[24] ; clock      ; clock    ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[0]                ; mega_mux:MemToRegMux|out[22] ; clock      ; clock    ; None                       ; None                       ; 1.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[1]                      ; mux_srcB:ALUSrcB|out[1]      ; clock      ; clock    ; None                       ; None                       ; 2.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[0]                ; mega_mux:MemToRegMux|out[20] ; clock      ; clock    ; None                       ; None                       ; 1.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[2]                            ; mega_mux:MemToRegMux|out[2]  ; clock      ; clock    ; None                       ; None                       ; 2.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[13]     ; clock      ; clock    ; None                       ; None                       ; 2.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemWD[1]                   ; mega_mux:MemToRegMux|out[20] ; clock      ; clock    ; None                       ; None                       ; 2.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[20]                     ; mux_srcA:ALUSrcA|out[20]     ; clock      ; clock    ; None                       ; None                       ; 2.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[24]     ; clock      ; clock    ; None                       ; None                       ; 2.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[21]                     ; mux_srcB:ALUSrcB|out[21]     ; clock      ; clock    ; None                       ; None                       ; 2.134 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[8]                      ; mux_srcB:ALUSrcB|out[8]      ; clock      ; clock    ; None                       ; None                       ; 2.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[1]                           ; mux_srcB:ALUSrcB|out[3]      ; clock      ; clock    ; None                       ; None                       ; 2.173 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[1]                           ; mega_mux:MemToRegMux|out[17] ; clock      ; clock    ; None                       ; None                       ; 2.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[3]                           ; mux_srcB:ALUSrcB|out[5]      ; clock      ; clock    ; None                       ; None                       ; 2.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|PCSource[1]                ; mega_mux:MemToRegMux|out[13] ; clock      ; clock    ; None                       ; None                       ; 2.107 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                              ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------+
; tsu                                                                                           ;
+-------+--------------+------------+-------+----------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                     ; To Clock ;
+-------+--------------+------------+-------+----------------------------------------+----------+
; N/A   ; None         ; 5.813 ns   ; reset ; UnidadeControle:CtrlUnit|MemWR         ; clock    ;
; N/A   ; None         ; 5.807 ns   ; reset ; UnidadeControle:CtrlUnit|IorD[2]       ; clock    ;
; N/A   ; None         ; 5.572 ns   ; reset ; UnidadeControle:CtrlUnit|IorD[0]       ; clock    ;
; N/A   ; None         ; 5.447 ns   ; reset ; UnidadeControle:CtrlUnit|IorD[1]       ; clock    ;
; N/A   ; None         ; 5.337 ns   ; reset ; UnidadeControle:CtrlUnit|MemToReg[1]   ; clock    ;
; N/A   ; None         ; 5.313 ns   ; reset ; UnidadeControle:CtrlUnit|RegDst[1]     ; clock    ;
; N/A   ; None         ; 5.295 ns   ; reset ; UnidadeControle:CtrlUnit|RegDst[0]     ; clock    ;
; N/A   ; None         ; 5.140 ns   ; reset ; UnidadeControle:CtrlUnit|MemToReg[2]   ; clock    ;
; N/A   ; None         ; 5.140 ns   ; reset ; UnidadeControle:CtrlUnit|MemToReg[0]   ; clock    ;
; N/A   ; None         ; 5.105 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[2]    ; clock    ;
; N/A   ; None         ; 5.046 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[1]    ; clock    ;
; N/A   ; None         ; 5.012 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOp[1]      ; clock    ;
; N/A   ; None         ; 4.952 ns   ; reset ; UnidadeControle:CtrlUnit|MemToReg[3]   ; clock    ;
; N/A   ; None         ; 4.928 ns   ; reset ; UnidadeControle:CtrlUnit|PCSource[0]   ; clock    ;
; N/A   ; None         ; 4.829 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOp[2]      ; clock    ;
; N/A   ; None         ; 4.809 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcA[1]    ; clock    ;
; N/A   ; None         ; 4.806 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[0]    ; clock    ;
; N/A   ; None         ; 4.738 ns   ; reset ; UnidadeControle:CtrlUnit|PCSource[1]   ; clock    ;
; N/A   ; None         ; 4.537 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOp[0]      ; clock    ;
; N/A   ; None         ; 4.468 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcA[0]    ; clock    ;
; N/A   ; None         ; 4.448 ns   ; reset ; UnidadeControle:CtrlUnit|IRWrite       ; clock    ;
; N/A   ; None         ; 4.125 ns   ; reset ; UnidadeControle:CtrlUnit|RegWrite      ; clock    ;
; N/A   ; None         ; 4.101 ns   ; reset ; UnidadeControle:CtrlUnit|ALUorMem      ; clock    ;
; N/A   ; None         ; 3.858 ns   ; reset ; UnidadeControle:CtrlUnit|PCWriteCond   ; clock    ;
; N/A   ; None         ; 3.700 ns   ; reset ; UnidadeControle:CtrlUnit|state[1]      ; clock    ;
; N/A   ; None         ; 3.596 ns   ; reset ; UnidadeControle:CtrlUnit|USExt         ; clock    ;
; N/A   ; None         ; 3.515 ns   ; reset ; UnidadeControle:CtrlUnit|state[4]      ; clock    ;
; N/A   ; None         ; 3.181 ns   ; reset ; UnidadeControle:CtrlUnit|state[3]      ; clock    ;
; N/A   ; None         ; 3.087 ns   ; reset ; UnidadeControle:CtrlUnit|state[2]      ; clock    ;
; N/A   ; None         ; 1.866 ns   ; reset ; UnidadeControle:CtrlUnit|PCCond[0]     ; clock    ;
; N/A   ; None         ; 1.578 ns   ; reset ; UnidadeControle:CtrlUnit|wait_count[0] ; clock    ;
; N/A   ; None         ; 1.578 ns   ; reset ; UnidadeControle:CtrlUnit|wait_count[1] ; clock    ;
; N/A   ; None         ; 1.233 ns   ; reset ; UnidadeControle:CtrlUnit|MemWD[0]      ; clock    ;
; N/A   ; None         ; 1.233 ns   ; reset ; UnidadeControle:CtrlUnit|MemWD[1]      ; clock    ;
; N/A   ; None         ; 1.007 ns   ; reset ; UnidadeControle:CtrlUnit|PCCond[1]     ; clock    ;
; N/A   ; None         ; 0.969 ns   ; reset ; UnidadeControle:CtrlUnit|MDRWrite      ; clock    ;
; N/A   ; None         ; 0.969 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOutWrite   ; clock    ;
; N/A   ; None         ; 0.936 ns   ; reset ; UnidadeControle:CtrlUnit|PCWrite       ; clock    ;
; N/A   ; None         ; 0.713 ns   ; reset ; UnidadeControle:CtrlUnit|state[0]      ; clock    ;
; N/A   ; None         ; 0.693 ns   ; reset ; UnidadeControle:CtrlUnit|state[5]      ; clock    ;
; N/A   ; None         ; 0.667 ns   ; reset ; UnidadeControle:CtrlUnit|AWrite        ; clock    ;
; N/A   ; None         ; 0.460 ns   ; reset ; UnidadeControle:CtrlUnit|state[6]      ; clock    ;
+-------+--------------+------------+-------+----------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------+------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                     ; To         ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------+------------+------------+
; N/A                                     ; None                                                ; 18.239 ns  ; mux_srcA:ALUSrcA|out[0]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 18.151 ns  ; mux_srcA:ALUSrcA|out[0]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 18.009 ns  ; mux_srcA:ALUSrcA|out[4]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 18.000 ns  ; mux_srcA:ALUSrcA|out[5]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 17.998 ns  ; mux_srcA:ALUSrcA|out[3]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 17.965 ns  ; mux_srcB:ALUSrcB|out[1]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 17.941 ns  ; mux_srcA:ALUSrcA|out[2]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 17.921 ns  ; mux_srcA:ALUSrcA|out[4]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 17.912 ns  ; mux_srcA:ALUSrcA|out[5]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 17.910 ns  ; mux_srcA:ALUSrcA|out[3]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 17.891 ns  ; mux_srcA:ALUSrcA|out[1]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 17.877 ns  ; mux_srcB:ALUSrcB|out[1]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 17.876 ns  ; mux_srcB:ALUSrcB|out[4]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 17.865 ns  ; mux_srcA:ALUSrcA|out[6]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 17.853 ns  ; mux_srcA:ALUSrcA|out[2]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 17.853 ns  ; mux_srcB:ALUSrcB|out[3]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 17.803 ns  ; mux_srcA:ALUSrcA|out[1]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 17.788 ns  ; mux_srcB:ALUSrcB|out[4]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 17.777 ns  ; mux_srcA:ALUSrcA|out[6]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 17.765 ns  ; mux_srcB:ALUSrcB|out[3]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 17.752 ns  ; mux_srcB:ALUSrcB|out[2]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 17.750 ns  ; mux_srcB:ALUSrcB|out[5]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 17.709 ns  ; mux_srcB:ALUSrcB|out[0]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 17.664 ns  ; mux_srcB:ALUSrcB|out[2]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 17.662 ns  ; mux_srcB:ALUSrcB|out[5]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 17.649 ns  ; mux_srcA:ALUSrcA|out[7]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 17.645 ns  ; mux_srcB:ALUSrcB|out[6]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 17.621 ns  ; mux_srcB:ALUSrcB|out[0]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 17.561 ns  ; mux_srcA:ALUSrcA|out[7]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 17.557 ns  ; mux_srcB:ALUSrcB|out[6]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 17.461 ns  ; mux_srcB:ALUSrcB|out[7]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 17.394 ns  ; mux_srcA:ALUSrcA|out[0]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 17.393 ns  ; mux_srcA:ALUSrcA|out[8]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 17.373 ns  ; mux_srcB:ALUSrcB|out[7]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 17.305 ns  ; mux_srcA:ALUSrcA|out[8]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 17.164 ns  ; mux_srcA:ALUSrcA|out[4]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 17.163 ns  ; mux_srcB:ALUSrcB|out[13] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 17.155 ns  ; mux_srcA:ALUSrcA|out[5]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 17.153 ns  ; mux_srcA:ALUSrcA|out[3]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 17.151 ns  ; mux_srcA:ALUSrcA|out[9]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 17.120 ns  ; mux_srcB:ALUSrcB|out[1]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 17.096 ns  ; mux_srcA:ALUSrcA|out[2]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 17.075 ns  ; mux_srcB:ALUSrcB|out[13] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 17.063 ns  ; mux_srcA:ALUSrcA|out[9]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 17.046 ns  ; mux_srcA:ALUSrcA|out[1]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 17.031 ns  ; mux_srcB:ALUSrcB|out[4]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 17.020 ns  ; mux_srcA:ALUSrcA|out[6]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 17.008 ns  ; mux_srcB:ALUSrcB|out[3]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 16.981 ns  ; mux_srcB:ALUSrcB|out[8]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.978 ns  ; mux_srcB:ALUSrcB|out[9]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.930 ns  ; mux_srcA:ALUSrcA|out[0]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 16.907 ns  ; mux_srcB:ALUSrcB|out[2]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 16.905 ns  ; mux_srcB:ALUSrcB|out[5]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 16.893 ns  ; mux_srcB:ALUSrcB|out[8]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.890 ns  ; mux_srcB:ALUSrcB|out[9]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.868 ns  ; mux_srcB:ALUSrcB|out[10] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.864 ns  ; mux_srcB:ALUSrcB|out[0]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 16.863 ns  ; mux_srcA:ALUSrcA|out[13] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.804 ns  ; mux_srcA:ALUSrcA|out[7]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 16.802 ns  ; mux_srcB:ALUSrcB|out[11] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.800 ns  ; mux_srcB:ALUSrcB|out[6]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 16.796 ns  ; mux_srcA:ALUSrcA|out[10] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.780 ns  ; mux_srcB:ALUSrcB|out[10] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.775 ns  ; mux_srcA:ALUSrcA|out[13] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.714 ns  ; mux_srcB:ALUSrcB|out[11] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.708 ns  ; mux_srcA:ALUSrcA|out[10] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.700 ns  ; mux_srcA:ALUSrcA|out[4]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 16.691 ns  ; mux_srcA:ALUSrcA|out[5]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 16.689 ns  ; mux_srcA:ALUSrcA|out[3]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 16.656 ns  ; mux_srcB:ALUSrcB|out[1]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 16.651 ns  ; mux_srcA:ALUSrcA|out[0]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 16.632 ns  ; mux_srcA:ALUSrcA|out[2]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 16.630 ns  ; mux_srcA:ALUSrcA|out[11] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.616 ns  ; mux_srcB:ALUSrcB|out[7]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 16.582 ns  ; mux_srcA:ALUSrcA|out[1]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 16.570 ns  ; mux_srcA:ALUSrcA|out[15] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.568 ns  ; mux_srcA:ALUSrcA|out[0]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 16.567 ns  ; mux_srcB:ALUSrcB|out[4]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 16.556 ns  ; mux_srcA:ALUSrcA|out[6]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 16.548 ns  ; mux_srcA:ALUSrcA|out[8]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 16.544 ns  ; mux_srcB:ALUSrcB|out[3]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 16.542 ns  ; mux_srcA:ALUSrcA|out[11] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.482 ns  ; mux_srcA:ALUSrcA|out[15] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.464 ns  ; mux_srcB:ALUSrcB|out[12] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.448 ns  ; mux_srcA:ALUSrcA|out[0]  ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 16.448 ns  ; mux_srcA:ALUSrcA|out[12] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.443 ns  ; mux_srcB:ALUSrcB|out[2]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 16.441 ns  ; mux_srcB:ALUSrcB|out[5]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 16.421 ns  ; mux_srcA:ALUSrcA|out[4]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 16.412 ns  ; mux_srcA:ALUSrcA|out[0]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 16.412 ns  ; mux_srcA:ALUSrcA|out[5]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 16.410 ns  ; mux_srcA:ALUSrcA|out[3]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 16.400 ns  ; mux_srcB:ALUSrcB|out[0]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 16.397 ns  ; mux_srcA:ALUSrcA|out[17] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.393 ns  ; mux_srcA:ALUSrcA|out[14] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.377 ns  ; mux_srcB:ALUSrcB|out[1]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 16.376 ns  ; mux_srcB:ALUSrcB|out[12] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.360 ns  ; mux_srcA:ALUSrcA|out[12] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.353 ns  ; mux_srcA:ALUSrcA|out[2]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 16.340 ns  ; mux_srcA:ALUSrcA|out[7]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 16.338 ns  ; mux_srcA:ALUSrcA|out[4]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 16.336 ns  ; mux_srcB:ALUSrcB|out[6]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 16.329 ns  ; mux_srcA:ALUSrcA|out[5]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 16.327 ns  ; mux_srcA:ALUSrcA|out[3]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 16.318 ns  ; mux_srcB:ALUSrcB|out[13] ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 16.309 ns  ; mux_srcA:ALUSrcA|out[17] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.306 ns  ; mux_srcA:ALUSrcA|out[9]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 16.305 ns  ; mux_srcA:ALUSrcA|out[14] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.305 ns  ; mux_srcB:ALUSrcB|out[15] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.303 ns  ; mux_srcA:ALUSrcA|out[1]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 16.294 ns  ; mux_srcB:ALUSrcB|out[1]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 16.288 ns  ; mux_srcB:ALUSrcB|out[4]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 16.277 ns  ; mux_srcA:ALUSrcA|out[6]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 16.270 ns  ; mux_srcA:ALUSrcA|out[2]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 16.265 ns  ; mux_srcB:ALUSrcB|out[3]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 16.263 ns  ; mux_srcB:ALUSrcB|out[16] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.220 ns  ; mux_srcA:ALUSrcA|out[1]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 16.218 ns  ; mux_srcA:ALUSrcA|out[4]  ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 16.217 ns  ; mux_srcB:ALUSrcB|out[15] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.209 ns  ; mux_srcA:ALUSrcA|out[5]  ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 16.207 ns  ; mux_srcA:ALUSrcA|out[3]  ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 16.205 ns  ; mux_srcB:ALUSrcB|out[4]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 16.194 ns  ; mux_srcA:ALUSrcA|out[6]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 16.182 ns  ; mux_srcA:ALUSrcA|out[4]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 16.182 ns  ; mux_srcB:ALUSrcB|out[3]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 16.178 ns  ; mux_srcA:ALUSrcA|out[0]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 16.175 ns  ; mux_srcB:ALUSrcB|out[16] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.174 ns  ; mux_srcB:ALUSrcB|out[1]  ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 16.173 ns  ; mux_srcA:ALUSrcA|out[5]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 16.171 ns  ; mux_srcA:ALUSrcA|out[3]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 16.164 ns  ; mux_srcB:ALUSrcB|out[2]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 16.162 ns  ; mux_srcB:ALUSrcB|out[5]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 16.152 ns  ; mux_srcB:ALUSrcB|out[7]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 16.150 ns  ; mux_srcA:ALUSrcA|out[2]  ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 16.138 ns  ; mux_srcB:ALUSrcB|out[1]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 16.136 ns  ; mux_srcB:ALUSrcB|out[8]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 16.133 ns  ; mux_srcB:ALUSrcB|out[9]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 16.122 ns  ; mux_srcB:ALUSrcB|out[14] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.121 ns  ; mux_srcB:ALUSrcB|out[0]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 16.114 ns  ; mux_srcA:ALUSrcA|out[2]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 16.100 ns  ; mux_srcA:ALUSrcA|out[1]  ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 16.085 ns  ; mux_srcB:ALUSrcB|out[4]  ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 16.084 ns  ; mux_srcA:ALUSrcA|out[8]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 16.081 ns  ; mux_srcB:ALUSrcB|out[2]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 16.079 ns  ; mux_srcB:ALUSrcB|out[5]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 16.074 ns  ; mux_srcA:ALUSrcA|out[6]  ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 16.072 ns  ; mux_srcA:ALUSrcA|out[0]  ; ALUOut[23] ; clock      ;
; N/A                                     ; None                                                ; 16.064 ns  ; mux_srcA:ALUSrcA|out[1]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 16.062 ns  ; mux_srcB:ALUSrcB|out[3]  ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 16.061 ns  ; mux_srcA:ALUSrcA|out[7]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 16.057 ns  ; mux_srcB:ALUSrcB|out[6]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 16.049 ns  ; mux_srcB:ALUSrcB|out[4]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 16.042 ns  ; mux_srcB:ALUSrcB|out[17] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.038 ns  ; mux_srcA:ALUSrcA|out[6]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 16.038 ns  ; mux_srcB:ALUSrcB|out[0]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 16.034 ns  ; mux_srcB:ALUSrcB|out[14] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.026 ns  ; mux_srcB:ALUSrcB|out[3]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 16.023 ns  ; mux_srcB:ALUSrcB|out[10] ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 16.018 ns  ; mux_srcA:ALUSrcA|out[13] ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 16.001 ns  ; mux_srcA:ALUSrcA|out[0]  ; ALUOut[26] ; clock      ;
; N/A                                     ; None                                                ; 15.978 ns  ; mux_srcA:ALUSrcA|out[7]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.974 ns  ; mux_srcB:ALUSrcB|out[6]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.961 ns  ; mux_srcB:ALUSrcB|out[2]  ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.959 ns  ; mux_srcB:ALUSrcB|out[5]  ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.957 ns  ; mux_srcB:ALUSrcB|out[11] ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.954 ns  ; mux_srcB:ALUSrcB|out[17] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.951 ns  ; mux_srcA:ALUSrcA|out[10] ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.948 ns  ; mux_srcA:ALUSrcA|out[4]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.939 ns  ; mux_srcA:ALUSrcA|out[5]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.937 ns  ; mux_srcA:ALUSrcA|out[3]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.925 ns  ; mux_srcB:ALUSrcB|out[2]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.923 ns  ; mux_srcB:ALUSrcB|out[5]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.918 ns  ; mux_srcB:ALUSrcB|out[0]  ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.904 ns  ; mux_srcB:ALUSrcB|out[1]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.882 ns  ; mux_srcB:ALUSrcB|out[0]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.880 ns  ; mux_srcA:ALUSrcA|out[2]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.873 ns  ; mux_srcB:ALUSrcB|out[7]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.869 ns  ; mux_srcA:ALUSrcA|out[16] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.858 ns  ; mux_srcA:ALUSrcA|out[7]  ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.857 ns  ; mux_srcA:ALUSrcA|out[0]  ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.854 ns  ; mux_srcB:ALUSrcB|out[13] ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.854 ns  ; mux_srcB:ALUSrcB|out[6]  ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.842 ns  ; mux_srcA:ALUSrcA|out[9]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.842 ns  ; mux_srcA:ALUSrcA|out[4]  ; ALUOut[23] ; clock      ;
; N/A                                     ; None                                                ; 15.833 ns  ; mux_srcA:ALUSrcA|out[5]  ; ALUOut[23] ; clock      ;
; N/A                                     ; None                                                ; 15.831 ns  ; mux_srcA:ALUSrcA|out[3]  ; ALUOut[23] ; clock      ;
; N/A                                     ; None                                                ; 15.830 ns  ; mux_srcA:ALUSrcA|out[1]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.830 ns  ; mux_srcA:ALUSrcA|out[0]  ; ALUOut[21] ; clock      ;
; N/A                                     ; None                                                ; 15.822 ns  ; mux_srcA:ALUSrcA|out[7]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.818 ns  ; mux_srcB:ALUSrcB|out[6]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.815 ns  ; mux_srcB:ALUSrcB|out[4]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.805 ns  ; mux_srcA:ALUSrcA|out[8]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.804 ns  ; mux_srcA:ALUSrcA|out[6]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.798 ns  ; mux_srcB:ALUSrcB|out[1]  ; ALUOut[23] ; clock      ;
; N/A                                     ; None                                                ; 15.792 ns  ; mux_srcB:ALUSrcB|out[3]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.790 ns  ; mux_srcB:ALUSrcB|out[7]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.785 ns  ; mux_srcA:ALUSrcA|out[11] ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.781 ns  ; mux_srcA:ALUSrcA|out[16] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.774 ns  ; mux_srcA:ALUSrcA|out[2]  ; ALUOut[23] ; clock      ;
; N/A                                     ; None                                                ; 15.771 ns  ; mux_srcA:ALUSrcA|out[4]  ; ALUOut[26] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                          ;            ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------+------------+------------+


+-----------------------------------------------------------------------------------------------------+
; th                                                                                                  ;
+---------------+-------------+-----------+-------+----------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                     ; To Clock ;
+---------------+-------------+-----------+-------+----------------------------------------+----------+
; N/A           ; None        ; -0.221 ns ; reset ; UnidadeControle:CtrlUnit|state[6]      ; clock    ;
; N/A           ; None        ; -0.428 ns ; reset ; UnidadeControle:CtrlUnit|AWrite        ; clock    ;
; N/A           ; None        ; -0.454 ns ; reset ; UnidadeControle:CtrlUnit|state[5]      ; clock    ;
; N/A           ; None        ; -0.474 ns ; reset ; UnidadeControle:CtrlUnit|state[0]      ; clock    ;
; N/A           ; None        ; -0.697 ns ; reset ; UnidadeControle:CtrlUnit|PCWrite       ; clock    ;
; N/A           ; None        ; -0.730 ns ; reset ; UnidadeControle:CtrlUnit|MDRWrite      ; clock    ;
; N/A           ; None        ; -0.730 ns ; reset ; UnidadeControle:CtrlUnit|ALUOutWrite   ; clock    ;
; N/A           ; None        ; -0.768 ns ; reset ; UnidadeControle:CtrlUnit|PCCond[1]     ; clock    ;
; N/A           ; None        ; -0.994 ns ; reset ; UnidadeControle:CtrlUnit|MemWD[0]      ; clock    ;
; N/A           ; None        ; -0.994 ns ; reset ; UnidadeControle:CtrlUnit|MemWD[1]      ; clock    ;
; N/A           ; None        ; -1.339 ns ; reset ; UnidadeControle:CtrlUnit|wait_count[0] ; clock    ;
; N/A           ; None        ; -1.339 ns ; reset ; UnidadeControle:CtrlUnit|wait_count[1] ; clock    ;
; N/A           ; None        ; -1.627 ns ; reset ; UnidadeControle:CtrlUnit|PCCond[0]     ; clock    ;
; N/A           ; None        ; -2.848 ns ; reset ; UnidadeControle:CtrlUnit|state[2]      ; clock    ;
; N/A           ; None        ; -2.942 ns ; reset ; UnidadeControle:CtrlUnit|state[3]      ; clock    ;
; N/A           ; None        ; -3.276 ns ; reset ; UnidadeControle:CtrlUnit|state[4]      ; clock    ;
; N/A           ; None        ; -3.357 ns ; reset ; UnidadeControle:CtrlUnit|USExt         ; clock    ;
; N/A           ; None        ; -3.461 ns ; reset ; UnidadeControle:CtrlUnit|state[1]      ; clock    ;
; N/A           ; None        ; -3.619 ns ; reset ; UnidadeControle:CtrlUnit|PCWriteCond   ; clock    ;
; N/A           ; None        ; -3.862 ns ; reset ; UnidadeControle:CtrlUnit|ALUorMem      ; clock    ;
; N/A           ; None        ; -3.886 ns ; reset ; UnidadeControle:CtrlUnit|RegWrite      ; clock    ;
; N/A           ; None        ; -4.209 ns ; reset ; UnidadeControle:CtrlUnit|IRWrite       ; clock    ;
; N/A           ; None        ; -4.229 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcA[0]    ; clock    ;
; N/A           ; None        ; -4.298 ns ; reset ; UnidadeControle:CtrlUnit|ALUOp[0]      ; clock    ;
; N/A           ; None        ; -4.499 ns ; reset ; UnidadeControle:CtrlUnit|PCSource[1]   ; clock    ;
; N/A           ; None        ; -4.567 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[0]    ; clock    ;
; N/A           ; None        ; -4.570 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcA[1]    ; clock    ;
; N/A           ; None        ; -4.590 ns ; reset ; UnidadeControle:CtrlUnit|ALUOp[2]      ; clock    ;
; N/A           ; None        ; -4.689 ns ; reset ; UnidadeControle:CtrlUnit|PCSource[0]   ; clock    ;
; N/A           ; None        ; -4.713 ns ; reset ; UnidadeControle:CtrlUnit|MemToReg[3]   ; clock    ;
; N/A           ; None        ; -4.773 ns ; reset ; UnidadeControle:CtrlUnit|ALUOp[1]      ; clock    ;
; N/A           ; None        ; -4.807 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[1]    ; clock    ;
; N/A           ; None        ; -4.866 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[2]    ; clock    ;
; N/A           ; None        ; -4.901 ns ; reset ; UnidadeControle:CtrlUnit|MemToReg[2]   ; clock    ;
; N/A           ; None        ; -4.901 ns ; reset ; UnidadeControle:CtrlUnit|MemToReg[0]   ; clock    ;
; N/A           ; None        ; -5.056 ns ; reset ; UnidadeControle:CtrlUnit|RegDst[0]     ; clock    ;
; N/A           ; None        ; -5.074 ns ; reset ; UnidadeControle:CtrlUnit|RegDst[1]     ; clock    ;
; N/A           ; None        ; -5.098 ns ; reset ; UnidadeControle:CtrlUnit|MemToReg[1]   ; clock    ;
; N/A           ; None        ; -5.208 ns ; reset ; UnidadeControle:CtrlUnit|IorD[1]       ; clock    ;
; N/A           ; None        ; -5.333 ns ; reset ; UnidadeControle:CtrlUnit|IorD[0]       ; clock    ;
; N/A           ; None        ; -5.568 ns ; reset ; UnidadeControle:CtrlUnit|IorD[2]       ; clock    ;
; N/A           ; None        ; -5.574 ns ; reset ; UnidadeControle:CtrlUnit|MemWR         ; clock    ;
+---------------+-------------+-----------+-------+----------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat May 18 05:34:01 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "mux_srcA:ALUSrcA|out[0]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[0]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[31]" is a latch
    Warning: Node "mux_IorD:IorDMux|out[0]" is a latch
    Warning: Node "mux_IorD:IorDMux|out[1]" is a latch
    Warning: Node "mux_IorD:IorDMux|out[2]" is a latch
    Warning: Node "mux_IorD:IorDMux|out[3]" is a latch
    Warning: Node "mux_IorD:IorDMux|out[4]" is a latch
    Warning: Node "mux_IorD:IorDMux|out[5]" is a latch
    Warning: Node "mux_IorD:IorDMux|out[6]" is a latch
    Warning: Node "mux_IorD:IorDMux|out[7]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[30]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[28]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[30]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[31]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[29]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[26]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[29]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[28]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[27]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[1]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[1]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[2]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[2]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[3]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[3]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[4]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[4]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[5]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[5]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[6]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[6]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[26]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[24]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[22]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[25]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[27]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[7]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[7]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[24]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[23]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[22]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[20]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[21]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[18]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[25]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[23]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[21]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[20]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[19]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[17]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[16]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[18]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[14]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[19]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[17]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[16]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[15]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[14]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[13]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[12]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[15]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[10]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[0]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[31]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[13]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[12]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[11]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[10]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[8]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[9]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[11]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[8]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[30]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[28]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[9]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[29]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[26]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[27]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[1]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[2]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[3]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[4]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[5]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[6]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[24]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[22]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[25]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[7]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[23]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[20]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[21]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[18]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[19]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[17]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[16]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[14]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[15]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[13]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[12]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[10]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[11]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[8]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[9]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|MemToReg[1]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|MemToReg[0]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|MemToReg[2]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|MemToReg[3]" as buffer
    Info: Detected gated clock "mega_mux:MemToRegMux|Mux32~0" as buffer
    Info: Detected gated clock "mux_IorD:IorDMux|Mux8~0" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|IorD[2]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|IorD[1]" as buffer
    Info: Detected gated clock "mux_srcB:ALUSrcB|Mux32~0" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcB[0]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcB[2]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcB[1]" as buffer
    Info: Detected gated clock "mux_srcA:ALUSrcA|Mux32~0" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcA[0]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcA[1]" as buffer
Info: Clock "clock" has Internal fmax of 36.31 MHz between source register "mux_srcA:ALUSrcA|out[0]" and destination register "Registrador:PC|Saida[27]" (period= 27.544 ns)
    Info: + Longest register to register delay is 9.316 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y14_N26; Fanout = 6; REG Node = 'mux_srcA:ALUSrcA|out[0]'
        Info: 2: + IC(0.222 ns) + CELL(0.053 ns) = 0.275 ns; Loc. = LCCOMB_X29_Y14_N18; Fanout = 4; COMB Node = 'Ula32:ALU|carry_temp[0]~0'
        Info: 3: + IC(0.446 ns) + CELL(0.272 ns) = 0.993 ns; Loc. = LCCOMB_X29_Y14_N14; Fanout = 3; COMB Node = 'Ula32:ALU|carry_temp[2]~4'
        Info: 4: + IC(0.544 ns) + CELL(0.272 ns) = 1.809 ns; Loc. = LCCOMB_X26_Y14_N0; Fanout = 5; COMB Node = 'Ula32:ALU|carry_temp[7]~7'
        Info: 5: + IC(0.229 ns) + CELL(0.053 ns) = 2.091 ns; Loc. = LCCOMB_X26_Y14_N20; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[9]~8'
        Info: 6: + IC(0.222 ns) + CELL(0.053 ns) = 2.366 ns; Loc. = LCCOMB_X26_Y14_N10; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[11]~9'
        Info: 7: + IC(0.216 ns) + CELL(0.053 ns) = 2.635 ns; Loc. = LCCOMB_X26_Y14_N30; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[13]~10'
        Info: 8: + IC(0.220 ns) + CELL(0.053 ns) = 2.908 ns; Loc. = LCCOMB_X26_Y14_N16; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[15]~11'
        Info: 9: + IC(0.227 ns) + CELL(0.053 ns) = 3.188 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[17]~12'
        Info: 10: + IC(0.813 ns) + CELL(0.053 ns) = 4.054 ns; Loc. = LCCOMB_X22_Y11_N16; Fanout = 5; COMB Node = 'Ula32:ALU|carry_temp[19]~13'
        Info: 11: + IC(0.227 ns) + CELL(0.053 ns) = 4.334 ns; Loc. = LCCOMB_X22_Y11_N4; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[21]~14'
        Info: 12: + IC(0.660 ns) + CELL(0.225 ns) = 5.219 ns; Loc. = LCCOMB_X21_Y14_N4; Fanout = 3; COMB Node = 'Ula32:ALU|Mux9~1'
        Info: 13: + IC(0.868 ns) + CELL(0.366 ns) = 6.453 ns; Loc. = LCCOMB_X22_Y12_N24; Fanout = 2; COMB Node = 'Ula32:ALU|Equal0~6'
        Info: 14: + IC(0.586 ns) + CELL(0.053 ns) = 7.092 ns; Loc. = LCCOMB_X21_Y11_N2; Fanout = 1; COMB Node = 'Ula32:ALU|Equal0~7'
        Info: 15: + IC(0.361 ns) + CELL(0.053 ns) = 7.506 ns; Loc. = LCCOMB_X21_Y11_N14; Fanout = 4; COMB Node = 'Ula32:ALU|Equal0~8'
        Info: 16: + IC(0.231 ns) + CELL(0.053 ns) = 7.790 ns; Loc. = LCCOMB_X21_Y11_N18; Fanout = 10; COMB Node = 'PCWCtrl~0DUPLICATE'
        Info: 17: + IC(0.780 ns) + CELL(0.746 ns) = 9.316 ns; Loc. = LCFF_X18_Y12_N7; Fanout = 3; REG Node = 'Registrador:PC|Saida[27]'
        Info: Total cell delay = 2.464 ns ( 26.45 % )
        Info: Total interconnect delay = 6.852 ns ( 73.55 % )
    Info: - Smallest clock skew is -4.366 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.468 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1381; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.653 ns) + CELL(0.618 ns) = 2.468 ns; Loc. = LCFF_X18_Y12_N7; Fanout = 3; REG Node = 'Registrador:PC|Saida[27]'
            Info: Total cell delay = 1.472 ns ( 59.64 % )
            Info: Total interconnect delay = 0.996 ns ( 40.36 % )
        Info: - Longest clock path from clock "clock" to source register is 6.834 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
            Info: 2: + IC(1.058 ns) + CELL(0.712 ns) = 2.624 ns; Loc. = LCFF_X13_Y10_N19; Fanout = 34; REG Node = 'UnidadeControle:CtrlUnit|ALUSrcA[0]'
            Info: 3: + IC(1.121 ns) + CELL(0.225 ns) = 3.970 ns; Loc. = LCCOMB_X27_Y10_N4; Fanout = 1; COMB Node = 'mux_srcA:ALUSrcA|Mux32~0'
            Info: 4: + IC(1.869 ns) + CELL(0.000 ns) = 5.839 ns; Loc. = CLKCTRL_G8; Fanout = 32; COMB Node = 'mux_srcA:ALUSrcA|Mux32~0clkctrl'
            Info: 5: + IC(0.942 ns) + CELL(0.053 ns) = 6.834 ns; Loc. = LCCOMB_X29_Y14_N26; Fanout = 6; REG Node = 'mux_srcA:ALUSrcA|out[0]'
            Info: Total cell delay = 1.844 ns ( 26.98 % )
            Info: Total interconnect delay = 4.990 ns ( 73.02 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:RegisterA|Saida[25]" and destination pin or register "mux_srcA:ALUSrcA|out[25]" for clock "clock" (Hold time is 3.564 ns)
    Info: + Largest clock skew is 4.342 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.803 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
            Info: 2: + IC(1.058 ns) + CELL(0.712 ns) = 2.624 ns; Loc. = LCFF_X13_Y10_N19; Fanout = 34; REG Node = 'UnidadeControle:CtrlUnit|ALUSrcA[0]'
            Info: 3: + IC(1.121 ns) + CELL(0.225 ns) = 3.970 ns; Loc. = LCCOMB_X27_Y10_N4; Fanout = 1; COMB Node = 'mux_srcA:ALUSrcA|Mux32~0'
            Info: 4: + IC(1.869 ns) + CELL(0.000 ns) = 5.839 ns; Loc. = CLKCTRL_G8; Fanout = 32; COMB Node = 'mux_srcA:ALUSrcA|Mux32~0clkctrl'
            Info: 5: + IC(0.911 ns) + CELL(0.053 ns) = 6.803 ns; Loc. = LCCOMB_X18_Y9_N20; Fanout = 4; REG Node = 'mux_srcA:ALUSrcA|out[25]'
            Info: Total cell delay = 1.844 ns ( 27.11 % )
            Info: Total interconnect delay = 4.959 ns ( 72.89 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.461 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1381; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X18_Y9_N17; Fanout = 1; REG Node = 'Registrador:RegisterA|Saida[25]'
            Info: Total cell delay = 1.472 ns ( 59.81 % )
            Info: Total interconnect delay = 0.989 ns ( 40.19 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.684 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y9_N17; Fanout = 1; REG Node = 'Registrador:RegisterA|Saida[25]'
        Info: 2: + IC(0.206 ns) + CELL(0.053 ns) = 0.259 ns; Loc. = LCCOMB_X18_Y9_N22; Fanout = 1; COMB Node = 'mux_srcA:ALUSrcA|Mux25~0'
        Info: 3: + IC(0.200 ns) + CELL(0.225 ns) = 0.684 ns; Loc. = LCCOMB_X18_Y9_N20; Fanout = 4; REG Node = 'mux_srcA:ALUSrcA|out[25]'
        Info: Total cell delay = 0.278 ns ( 40.64 % )
        Info: Total interconnect delay = 0.406 ns ( 59.36 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "UnidadeControle:CtrlUnit|MemWR" (data pin = "reset", clock pin = "clock") is 5.813 ns
    Info: + Longest pin to register delay is 8.212 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 24; PIN Node = 'reset'
        Info: 2: + IC(4.824 ns) + CELL(0.053 ns) = 5.751 ns; Loc. = LCCOMB_X19_Y12_N10; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit|MemWR~0'
        Info: 3: + IC(0.203 ns) + CELL(0.053 ns) = 6.007 ns; Loc. = LCCOMB_X19_Y12_N20; Fanout = 4; COMB Node = 'UnidadeControle:CtrlUnit|MemWR~2'
        Info: 4: + IC(1.459 ns) + CELL(0.746 ns) = 8.212 ns; Loc. = LCFF_X10_Y10_N5; Fanout = 4; REG Node = 'UnidadeControle:CtrlUnit|MemWR'
        Info: Total cell delay = 1.726 ns ( 21.02 % )
        Info: Total interconnect delay = 6.486 ns ( 78.98 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.489 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1381; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X10_Y10_N5; Fanout = 4; REG Node = 'UnidadeControle:CtrlUnit|MemWR'
        Info: Total cell delay = 1.472 ns ( 59.14 % )
        Info: Total interconnect delay = 1.017 ns ( 40.86 % )
Info: tco from clock "clock" to destination pin "Zero" through register "mux_srcA:ALUSrcA|out[0]" is 18.239 ns
    Info: + Longest clock path from clock "clock" to source register is 6.834 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
        Info: 2: + IC(1.058 ns) + CELL(0.712 ns) = 2.624 ns; Loc. = LCFF_X13_Y10_N19; Fanout = 34; REG Node = 'UnidadeControle:CtrlUnit|ALUSrcA[0]'
        Info: 3: + IC(1.121 ns) + CELL(0.225 ns) = 3.970 ns; Loc. = LCCOMB_X27_Y10_N4; Fanout = 1; COMB Node = 'mux_srcA:ALUSrcA|Mux32~0'
        Info: 4: + IC(1.869 ns) + CELL(0.000 ns) = 5.839 ns; Loc. = CLKCTRL_G8; Fanout = 32; COMB Node = 'mux_srcA:ALUSrcA|Mux32~0clkctrl'
        Info: 5: + IC(0.942 ns) + CELL(0.053 ns) = 6.834 ns; Loc. = LCCOMB_X29_Y14_N26; Fanout = 6; REG Node = 'mux_srcA:ALUSrcA|out[0]'
        Info: Total cell delay = 1.844 ns ( 26.98 % )
        Info: Total interconnect delay = 4.990 ns ( 73.02 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 11.405 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y14_N26; Fanout = 6; REG Node = 'mux_srcA:ALUSrcA|out[0]'
        Info: 2: + IC(0.222 ns) + CELL(0.053 ns) = 0.275 ns; Loc. = LCCOMB_X29_Y14_N18; Fanout = 4; COMB Node = 'Ula32:ALU|carry_temp[0]~0'
        Info: 3: + IC(0.446 ns) + CELL(0.272 ns) = 0.993 ns; Loc. = LCCOMB_X29_Y14_N14; Fanout = 3; COMB Node = 'Ula32:ALU|carry_temp[2]~4'
        Info: 4: + IC(0.544 ns) + CELL(0.272 ns) = 1.809 ns; Loc. = LCCOMB_X26_Y14_N0; Fanout = 5; COMB Node = 'Ula32:ALU|carry_temp[7]~7'
        Info: 5: + IC(0.229 ns) + CELL(0.053 ns) = 2.091 ns; Loc. = LCCOMB_X26_Y14_N20; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[9]~8'
        Info: 6: + IC(0.222 ns) + CELL(0.053 ns) = 2.366 ns; Loc. = LCCOMB_X26_Y14_N10; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[11]~9'
        Info: 7: + IC(0.216 ns) + CELL(0.053 ns) = 2.635 ns; Loc. = LCCOMB_X26_Y14_N30; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[13]~10'
        Info: 8: + IC(0.220 ns) + CELL(0.053 ns) = 2.908 ns; Loc. = LCCOMB_X26_Y14_N16; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[15]~11'
        Info: 9: + IC(0.227 ns) + CELL(0.053 ns) = 3.188 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[17]~12'
        Info: 10: + IC(0.813 ns) + CELL(0.053 ns) = 4.054 ns; Loc. = LCCOMB_X22_Y11_N16; Fanout = 5; COMB Node = 'Ula32:ALU|carry_temp[19]~13'
        Info: 11: + IC(0.227 ns) + CELL(0.053 ns) = 4.334 ns; Loc. = LCCOMB_X22_Y11_N4; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[21]~14'
        Info: 12: + IC(0.660 ns) + CELL(0.225 ns) = 5.219 ns; Loc. = LCCOMB_X21_Y14_N4; Fanout = 3; COMB Node = 'Ula32:ALU|Mux9~1'
        Info: 13: + IC(0.868 ns) + CELL(0.366 ns) = 6.453 ns; Loc. = LCCOMB_X22_Y12_N24; Fanout = 2; COMB Node = 'Ula32:ALU|Equal0~6'
        Info: 14: + IC(0.586 ns) + CELL(0.053 ns) = 7.092 ns; Loc. = LCCOMB_X21_Y11_N2; Fanout = 1; COMB Node = 'Ula32:ALU|Equal0~7'
        Info: 15: + IC(0.361 ns) + CELL(0.053 ns) = 7.506 ns; Loc. = LCCOMB_X21_Y11_N14; Fanout = 4; COMB Node = 'Ula32:ALU|Equal0~8'
        Info: 16: + IC(1.947 ns) + CELL(1.952 ns) = 11.405 ns; Loc. = PIN_G15; Fanout = 0; PIN Node = 'Zero'
        Info: Total cell delay = 3.617 ns ( 31.71 % )
        Info: Total interconnect delay = 7.788 ns ( 68.29 % )
Info: th for register "UnidadeControle:CtrlUnit|state[6]" (data pin = "reset", clock pin = "clock") is -0.221 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.484 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1381; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X23_Y11_N3; Fanout = 79; REG Node = 'UnidadeControle:CtrlUnit|state[6]'
        Info: Total cell delay = 1.472 ns ( 59.26 % )
        Info: Total interconnect delay = 1.012 ns ( 40.74 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 2.854 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 24; PIN Node = 'reset'
        Info: 2: + IC(1.583 ns) + CELL(0.397 ns) = 2.854 ns; Loc. = LCFF_X23_Y11_N3; Fanout = 79; REG Node = 'UnidadeControle:CtrlUnit|state[6]'
        Info: Total cell delay = 1.271 ns ( 44.53 % )
        Info: Total interconnect delay = 1.583 ns ( 55.47 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 108 warnings
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Sat May 18 05:34:02 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


