//.include "C:\Users\akmal\OneDrive\Desktop\SUTD\TERM 4\Comp struct\courseware\50002\nominal.jsim"
//.include "C:\Users\akmal\OneDrive\Desktop\SUTD\TERM 4\Comp struct\courseware\50002\stdcell.jsim"
//.include "C:\Users\akmal\OneDrive\Desktop\SUTD\TERM 4\Comp struct\courseware\50002\lab6pc.jsim"
.include "C:\Users\akmal\OneDrive\Desktop\SUTD\TERM 4\Comp struct\courseware\50002\nominal.jsim"
.include "C:\Users\akmal\OneDrive\Desktop\SUTD\TERM 4\Comp struct\courseware\50002\stdcell.jsim"
.include "C:\Users\akmal\OneDrive\Desktop\SUTD\TERM 4\Comp struct\courseware\50002\lab6checkoff.jsim" //all imports at the top

//PC component 
.subckt FA A B Ci S Co
*Xp a b p nor2 
Xxor_1 A B xi xor2
Xxor_2 xi Ci S xor2
Xnand_1 xi Ci n1 nand2
Xnand_2 A B n2 nand2
Xnand_3 n1 n2 Co nand2
.ends


//PC COMPONENT
.subckt pc clk reset pcsel[2:0] xadr[31:0] illop[31:0] jt[31:0] c[31:0] ia[31:0] pc_plusfour_C[31:0] plusfour[31:0]
Xgetpcplusfour 0 ia[31:0] 0#29 vdd 0#2 plusfour[31:0] ze ve ne adder32
Xshiftleft2bitspart  c[29:0] 0#2 signExtpc_plusfour_C[31:0] buffer  //multiply by four
Xaddtogether 0 plusfour[31:0] signExtpc_plusfour_C[31:0] pc_plusfour_C[31:0] ze1 ve1 ne1 adder32   
Xjt31andgate ia[31] jt[31] newpc[31] and2
Xbufferz jt[30:0] newpc[30:0] buffer
Xmux5 pcsel[0]#32 pcsel[1]#32 pcsel[2]#32 ia[31] plusfour[30:0] pc_plusfour_C[31:0] newpc[31:0] illop[31:0] xadr[31:0] out[31:0] mux5
Xreset reset#32 out[31:0] vdd 0#31 d[31:0] mux2   
Xreg d[31:0] clk#32 ia[31:0] dreg                 
.ends

.subckt mux5 sel0 sel1 sel2 dat0 dat1 dat2 dat3 dat4 mux5out    //mux5
Xmux2 sel2  dat0  dat4 mux2out mux2
Xmux4 sel0 sel1 mux2out dat1 dat2 dat3 mux5out mux4 
.ends

// Regfile component

//.include "C:\Users\akmal\OneDrive\Desktop\SUTD\TERM 4\Comp struct\courseware\50002\nominal.jsim"
//.include "C:\Users\akmal\OneDrive\Desktop\SUTD\TERM 4\Comp struct\courseware\50002\stdcell.jsim"
//.include "C:\Users\akmal\OneDrive\Desktop\SUTD\TERM 4\Comp struct\courseware\50002\lab6regfile.jsim"


.subckt regfile clk werf ra2sel ra[4:0] rb[4:0] rc[4:0] wdata[31:0] radata[31:0] rbdata[31:0] wasel

Xregfile 
+ vdd 0 0 ra[4:0] adata[31:0]      // A read port
+ vdd 0 0 ra2mux[4:0] bdata[31:0]  // B read port 
+ 0 clk werf wa[4:0] wdata[31:0]   // write port 
+ $memory width=32 nlocations=31

Xra2sel ra2sel#5 rb[4:0] rc[4:0] ra2mux[4:0] mux2 //controls the output Rb or Rc chosen


//r31 checker
Xra32bitcheck ra[0] ra[1] ra[2] ra[3] raresult and4 //checkd
Xra32bitcheck2 ra[4] raresult raresultfinal and2 //chkd
Xra2sel32bitcheck ra2mux[0] ra2mux[1] ra2mux[2] ra2mux[3] ra2selresult and4 //checked
Xra2sel32bitcheck2 ra2selresult ra2mux[4] ra2selresultfinal and2   //checked

Xradata raresultfinal#32 adata[31:0] 0#32 radata[31:0] mux2 //force r31 adata to be 32 bit 0s if raresultlfinal = 1 (R31 = 11111)
Xrbdata ra2selresultfinal#32 bdata[31:0] 0#32 rbdata[31:0] mux2 //force r31 bdata to be 32 bit 0s... 

Xwasel wasel#5 rc[4:0] vdd#4 0 wa[4:0] mux2
.ends

//CTL component
//.include "C:\Users\akmal\OneDrive\Desktop\SUTD\TERM 4\Comp struct\courseware\50002\nominal.jsim"
//.include "C:\Users\akmal\OneDrive\Desktop\SUTD\TERM 4\Comp struct\courseware\50002\stdcell.jsim"
//.include "C:\Users\akmal\OneDrive\Desktop\SUTD\TERM 4\Comp struct\courseware\50002\lab6ctl.jsim"

.subckt ctl reset z id[31:26] ra2sel bsel alufn[5:0] wdsel[1:0] werf moe wr pcsel[2:0] wasel asel

Xctl vdd 0 0 id[31:26] // one read port
+ xpcsel[2:0] wasel asel ra2sel bsel alufn[5:0] wdsel[1:0] werf moe xwr
+ $memory width=18 nlocations=64 contents=(
+ 0b011100000000000100 // opcode=0b000000    //I USED PYTHON FOR THIS OPCODES 
+ 0b011100000000000100 // opcode=0b000001  
+ 0b011100000000000100 // opcode=0b000010
+ 0b011100000000000100 // opcode=0b000011
+ 0b011100000000000100 // opcode=0b000100
+ 0b011100000000000100 // opcode=0b000101
+ 0b011100000000000100 // opcode=0b000110
+ 0b011100000000000100 // opcode=0b000111
+ 0b011100000000000100 // opcode=0b001000
+ 0b011100000000000100 // opcode=0b001001
+ 0b011100000000000100 // opcode=0b001010
+ 0b011100000000000100 // opcode=0b001011
+ 0b011100000000000100 // opcode=0b001100
+ 0b011100000000000100 // opcode=0b001101
+ 0b011100000000000100 // opcode=0b001110
+ 0b011100000000000100 // opcode=0b001111
+ 0b011100000000000100 // opcode=0b010000
+ 0b011100000000000100 // opcode=0b010001
+ 0b011100000000000100 // opcode=0b010010
+ 0b011100000000000100 // opcode=0b010011
+ 0b011100000000000100 // opcode=0b010100
+ 0b011100000000000100 // opcode=0b010101
+ 0b011100000000000100 // opcode=0b010110
+ 0b011100000000000100 // opcode=0b010111
+ 0b000000100000010110 // opcode=0b011000 LD
+ 0b000001100000000001 // opcode=0b011001 ST
+ 0b011100000000000100 // opcode=0b011010
+ 0b010000000000000100 // opcode=0b011011 JMP no need
+ 0b011100000000000100 // opcode=0b011100
+ 0b000000000000000100 // opcode=0b011101 BEQ  need 
+ 0b000000000000000100 // opcode=0b011110 BNE 
+ 0b000010001101010110 // opcode=0b011111 LDR 
+ 0b000000000000001100 // opcode=0b100000 ADD
+ 0b000000000000101100 // opcode=0b100001 SUB
+ 0b011100000000000100 // opcode=0b100010
+ 0b011100000000000100 // opcode=0b100011
+ 0b000000011001101100 // opcode=0b100100 CMPEQ
+ 0b000000011010101100 // opcode=0b100101 CMPLT
+ 0b000000011011101100 // opcode=0b100110 CMPLE
+ 0b011100000000000100 // opcode=0b100111
+ 0b000000001100001100 // opcode=0b101000 AND
+ 0b000000001111001100 // opcode=0b101001 OR
+ 0b000000001011001100 // opcode=0b101010 XOR
+ 0b011100000000000100 // opcode=0b101011 
+ 0b000000010000001100 // opcode=0b101100 SHL
+ 0b000000010000101100 // opcode=0b101101 SHR
+ 0b000000010001101100 // opcode=0b101110 SRA
+ 0b011100000000000100 // opcode=0b101111
+ 0b000000100000001100 // opcode=0b110000 ADDC 
+ 0b000000100000101100 // opcode=0b110001 SUBC
+ 0b011100000000000100 // opcode=0b110010
+ 0b011100000000000100 // opcode=0b110011
+ 0b000000111001101100 // opcode=0b110100 CMPEQC
+ 0b000000111010101100 // opcode=0b110101 CMPLTC
+ 0b000000111011101100 // opcode=0b110110 CMPLEC
+ 0b011100000000000100 // opcode=0b110111
+ 0b000000101100001100 // opcode=0b111000 ANDC
+ 0b000000101111001100 // opcode=0b111001 ORC
+ 0b000000101011001100 // opcode=0b111010 XORC
+ 0b011100000000000100 // opcode=0b111011
+ 0b000000110000001100 // opcode=0b111100 SHLC
+ 0b000000110000101100 // opcode=0b111101 SHRC
+ 0b000000110001101100 // opcode=0b111110 SRAC
+ 0b011100000000000100 // opcode=0b111111
+ )

Xbit1 id[31] id_BEQ[31] inverter //beq
Xbit5 id[27] id_BEQ[27] inverter
Xbitrest id[30:28] id_BEQ[30:28] buffer
Xbitrest1 id[26] id_BEQ[26] buffer
Xandgate1 id_BEQ[31:28] resultAndGate1 and4
Xandgate2 id_BEQ[27:26] resultAndGate2 and2
XandgateLastBEQ resultAndGate1 resultAndGate2 z resultBEQ and3
Xbne1 id[31] id_BNE[31] inverter
Xbne6 id[26] id_BNE[26] inverter
Xbne2to5 id[30:27] id_BNE[30:27] buffer
Xandgate1BNE id_BNE[31:28] resultAndGateBNE1 and4
Xandgate2BNE id_BNE[27:26] resultAndGateBNE2 and2
Xzinvertor z z_i inverter 
XandgateLastBNE resultAndGateBNE1 resultAndGateBNE2 z_i resultBNE and3
Xlast resultBEQ resultBNE branch or2

Xpcsel branch#3 xpcsel[2:0] 0#2 vdd pcsel[2:0] mux2
Xreset reset xwr 0 wr mux2   // forces WR to 0 when RESET = 1

.ends

//add alufn and all functionalities //////////////////////////////////////////////////////////////////////////////
.subckt adder32 ALUFN[0] A[31:0] B[31:0] s[31:0] z v n
Xfulladderlast A[0] XB[0] ALUFN[0] s[0] c[0] FA 
XfulladderfirstTo32 A[31:1] XB[31:1] c[30:0] s[31:1] c[31:1] FA 
Xxorgates B[31:0] ALUFN0#32 XB[31:0] xor2 

Xnor_all s[7:0] s[15:8] s[23:16] s[31:24] P[7:0] nor4
Xand2_secondlayer P[7:4] P[3:0] K[3:0] and2
Xand4_lastlayer K[3] K[2] K[1] K[0] z and4

Xinv_a A[31] bar_a inverter_2
Xinv_b XB[31] bar_b inverter_2
Xinv_s s[31] bar_s inverter_2
Xleftcondition A[31] XB[31] bar_s output_left and3
Xrightcondition bar_a bar_b s[31] output_right and3
Xtotalcondition output_left output_right v or2
.connect s[31] n 
.ends

.subckt compare32 ALUFN[2:1] z v n cmp[31:0]
Xstart cmp[31:1] constant0   
Xnxorv n v result xor2
Xznv z result result_2 or2
Xchooser ALUFN[1] ALUFN[2] 0 z result result_2 cmp[0] mux4    //what is cmp[0] do
.ends

.subckt boole32 ALUFN[3:0] A[31:0] B[31:0] boole[31:0]
Xbooleanstuff A[31:0] B[31:0] ALUFN0#32 ALUFN1#32 ALUFN2#32 ALUFN3#32 boole[31:0] mux4
.ends

.subckt shift32 ALUFN[1:0] A[31:0] B[4:0] shift[31:0]
*shift left 16 BITS
Xtop16shiftleft B4#16 A[31:16] A[15:0] W[31:16] mux2
Xbottom16shiftleft B4#16 A[15:0] 0#16 W[15:0] mux2

*shift left 8 bits
Xtop8shiftleft B3#24 W[31:8] W[23:0] X[31:8] mux2
Xbottom8shiftleft B3#8 W[7:0] 0#8 X[7:0] mux2

*shift left 4 bits
Xtop4shiftleft B2#28 X[31:4] X[27:0] Y[31:4] mux2
Xbottom4shiftleft B2#4 X[3:0] 0#4 Y[3:0] mux2

*shift left 2 bits
Xtop2shiftleft B1#30 Y[31:2] Y[29:0] Z[31:2] mux2
Xbottom2shiftleft B1#2 Y[1:0] 0#2 Z[1:0] mux2

*shift left 1 bit
Xtop1shiftleft B0#31 Z[31:1] Z[30:0] SL[31:1] mux2
Xbottom1shiftleft B0#1 Z[0] 0#1 SL[0] mux2

*shift right 16 bits
Xtop16shiftright B4#16 A[31:16] 0#16 WR[31:16] mux2
Xbottom16shiftright B4#16 A[15:0] A[31:16] WR[15:0] mux2

*shift right 8 bits
Xbottom8shiftright B3#8 WR[31:24] 0#8 XR[31:24] mux2
Xtop8shiftright B3#24 WR[23:0] WR[31:8] XR[23:0] mux2

*shift right 4 bits
Xleftside4bits B2#4 XR[31:28] 0#4 YR[31:28] mux2
Xrightside4bits B2#28 XR[27:0] XR[31:4] YR[27:0] mux2

*shift right 2 bits
Xleftside2bits B1#2 YR[31:30] 0#2 ZR[31:30] mux2
Xrightside2bits B1#30 YR[29:0] YR[31:2] ZR[29:0] mux2

*shift right 1 bit
Xleftside1bit B0#1 ZR[31] 0 SR[31] mux2
Xrightride B0#31  ZR[30:0] ZR[31:1] SR[30:0] mux2

*shift right arithmetic

*shift right 16 bits
Xtop16shiftrightA B4#16 A[31:16] A[31]#16 WRA[31:16] mux2
Xbottom16shiftrightA B4#16 A[15:0] A[31:16] WRA[15:0] mux2

*shift right 8 bits
Xbottom8shiftrightA B3#8 WRA[31:24] WRA[31]#8 XRA[31:24] mux2
Xtop8shiftrightA B3#24 WRA[23:0] WRA[31:8] XRA[23:0] mux2

*shift right 4 bits
Xleftside4bitsA B2#4 XRA[31:28] XRA[31]#4 YRA[31:28] mux2
Xrightside4bitsA B2#28 XRA[27:0] XRA[31:4] YRA[27:0] mux2

*shift right 2 bits
Xleftside2bitsA B1#2 YRA[31:30] YRA[31]#2 ZRA[31:30] mux2
Xrightside2bitsA B1#30 YRA[29:0] YRA[31:2] ZRA[29:0] mux2

*shift right 1 bit
Xleftside1bitA B0#1 ZRA[31] ZRA[31] SRA[31] mux2
XrightrideA B0#31  ZRA[30:0] ZRA[31:1] SRA[30:0] mux2

Xmuxchooser ALUFN[0]#32 ALUFN[1]#32 SL[31:0] SR[31:0] 0#32 SRA[31:0]  shift[31:0] mux4

.ends

.subckt alu ALUFN[5:0] A[31:0] B[31:0] alu[31:0] z v n
Xadder ALUFN[0] A[31:0] B[31:0] intermediate_s[31:0] z v n adder32
Xboole ALUFN[3:0] A[31:0] B[31:0] boole[31:0] boole32
Xshift ALUFN[1:0] A[31:0] B[4:0] shift[31:0] shift32
Xcmp ALUFN[2:1] z v n cmp[31:0] compare32
Xfinal32mux ALUFN[4]#32 ALUFN[5]#32 s[31:0] boole[31:0] shift[31:0] cmp[31:0] ALU[31:0] mux4
Xmultiplier A[31:0] B[31:0] product[31:0] multiply
Xselectlogic ALUFN0#32 ALUFN1#32 intermediate_s[31:0] intermediate_s[31:0] product[31:0] 0#32 s[31:0] mux4
*XfinalMUX ALUFN[4]#32 ALUFN[5]#32 either[31:0] boole[31:0] shift[31:0] cmp[31:0] ALU[31:0] mux4
.ends

.subckt scAdder a[31:0] b[31:0] ci s[31:0] co
Xfirst a[0] b[0] ci s[0] carry[0] FA
Xmid a[30:1] b[30:1] carry[29:0] s[30:1] carry[30:1] FA
Xlast a[31] b[31] carry[30] s[31] co FA
.ends

.subckt  multiply A[31:0] B[31:0] product[31:0]
Xand1 A[31:0] B[0]#32 LevelA[31:0] and2  
Xand2 A[31:0] B[1]#32 LevelB[31:0] and2
Xand3 A[31:0] B[2]#32 LevelC[31:0] and2
Xand4 A[31:0] B[3]#32 LevelD[31:0] and2
Xand5 A[31:0] B[4]#32 LevelE[31:0] and2
Xand6 A[31:0] B[5]#32 LevelF[31:0] and2
Xand7 A[31:0] B[6]#32 LevelG[31:0] and2
Xand8 A[31:0] B[7]#32 LevelH[31:0] and2
Xand9 A[31:0] B[8]#32 LevelI[31:0] and2
Xand10 A[31:0] B[9]#32 LevelJ[31:0] and2
Xand11 A[31:0] B[10]#32 LevelK[31:0] and2
Xand12 A[31:0] B[11]#32 LevelL[31:0] and2
Xand13 A[31:0] B[12]#32 LevelM[31:0] and2
Xand14 A[31:0] B[13]#32 LevelN[31:0] and2
Xand15 A[31:0] B[14]#32 LevelO[31:0] and2
Xand16 A[31:0] B[15]#32 LevelP[31:0] and2
Xand17 A[31:0] B[16]#32 LevelQ[31:0] and2
Xand18 A[31:0] B[17]#32 LevelR[31:0] and2
Xand19 A[31:0] B[18]#32 LevelS[31:0] and2
Xand20 A[31:0] B[19]#32 LevelT[31:0] and2
Xand21 A[31:0] B[20]#32 LevelU[31:0] and2
Xand22 A[31:0] B[21]#32 LevelV[31:0] and2
Xand23 A[31:0] B[22]#32 LevelW[31:0] and2
Xand24 A[31:0] B[23]#32 LevelX[31:0] and2
Xand25 A[31:0] B[24]#32 LevelY[31:0] and2
Xand26 A[31:0] B[25]#32 LevelZ[31:0] and2
Xand27 A[31:0] B[26]#32 LevelAA[31:0] and2
Xand28 A[31:0] B[27]#32 LevelAB[31:0] and2
Xand29 A[31:0] B[28]#32 LevelAC[31:0] and2
Xand30 A[31:0] B[29]#32 LevelAD[31:0] and2
Xand31 A[31:0] B[30]#32 LevelAE[31:0] and2
Xand32 A[31:0] B[31]#32 LevelAF[31:0] and2

Xadded1 LevelA[31:0] LevelB[30:0]  0       0 outA[31:0] t0 scAdder
Xadded2 outA[31:0]   LevelC[29:0] 0#2      0 outB[31:0] t1 scAdder
Xadded3 outB[31:0]   LevelD[28:0] 0#3      0 outC[31:0] t2 scAdder
Xadded4 outC[31:0]   LevelE[27:0] 0#4      0 outD[31:0] t3 scAdder
Xadded5 outD[31:0]   LevelF[26:0] 0#5      0 outE[31:0] t4 scAdder
Xadded6 outE[31:0]   LevelG[25:0] 0#6      0 outF[31:0] t5 scAdder
Xadded7 outF[31:0]   LevelH[24:0] 0#7      0 outG[31:0] t6 scAdder
Xadded8 outG[31:0]   LevelI[23:0] 0#8      0 outH[31:0] t7 scAdder
Xadded9 outH[31:0]   LevelJ[22:0] 0#9      0 outI[31:0] t8 scAdder
Xadded10 outI[31:0]   LevelK[21:0] 0#10      0 outJ[31:0] t9 scAdder
Xadded11 outJ[31:0]   LevelL[20:0] 0#11      0 outK[31:0] t10 scAdder
Xadded12 outK[31:0]   LevelM[19:0] 0#12      0 outL[31:0] t11 scAdder
Xadded13 outL[31:0]   LevelN[18:0] 0#13      0 outM[31:0] t12 scAdder
Xadded14 outM[31:0]   LevelO[17:0] 0#14      0 outN[31:0] t13 scAdder
Xadded15 outN[31:0]   LevelP[16:0] 0#15      0 outO[31:0] t14 scAdder
Xadded16 outO[31:0]   LevelQ[15:0] 0#16      0 outP[31:0] t15 scAdder                                              
Xadded17 outP[31:0]   LevelR[14:0] 0#17      0 outQ[31:0] t16 scAdder
Xadded18 outQ[31:0]   LevelS[13:0] 0#18      0 outR[31:0] t17 scAdder
Xadded19 outR[31:0]   LevelT[12:0] 0#19      0 outS[31:0] t18 scAdder
Xadded20 outS[31:0]   LevelU[11:0] 0#20      0 outT[31:0] t19 scAdder
Xadded21 outT[31:0]   LevelV[10:0] 0#21      0 outU[31:0] t20 scAdder
Xadded22 outU[31:0]   LevelW[9:0] 0#22      0 outV[31:0] t21 scAdder
Xadded23 outV[31:0]   LevelX[8:0] 0#23      0 outW[31:0] t22 scAdder
Xadded24 outW[31:0]   LevelY[7:0] 0#24      0 outX[31:0] t23 scAdder
Xadded25 outX[31:0]   LevelZ[6:0] 0#25     0 outY[31:0] t24 scAdder
Xadded26 outY[31:0]   LevelAA[5:0] 0#26     0 outZ[31:0] t25 scAdder
Xadded27 outZ[31:0]   LevelAB[4:0] 0#27      0 outAA[31:0] t26 scAdder
Xadded28 outAA[31:0]   LevelAC[3:0] 0#28      0 outAB[31:0] t27 scAdder
Xadded29 outAB[31:0]   LevelAD[2:0] 0#29      0 outAC[31:0] t28 scAdder
Xadded30 outAC[31:0]   LevelAE[1:0] 0#30      0 outAD[31:0] t29 scAdder
Xadded31 outAD[31:0]   LevelAF[0] 0#31      0 product[31:0] t30 scAdder

.ends


//alufn //////////////////////////////////////////////////////////////////////////////////////////////////////////

.subckt beta clk reset irq ia[31:0] id[31:0] ma[31:0]
+ moe mrd[31:0] wr mwd[31:0]

.connect vdd illop31 illop2
.connect 0 illop[30:3] illop[1:0]
.connect vdd xadr31 xadr3 
.connect 0 xadr[2:0] xadr[30:4] 

Xpc clk reset pcsel[2:0] xadr[31:0] illop[31:0] radata[31:0] csext[31:0] ia[31:0] pc_plusfour_C[31:0] plusfour[31:0] pc
Xregfile clk werf ra2sel id[20:16] id[15:11] id[25:21] wdata[31:0] radata[31:0] rbdata[31:0] wasel regfile
Xctl reset z id[31:26] ra2sel bsel alufn[5:0] xwdsel[1:0] xwerf moe xwr xpcsel[2:0] xwasel asel ctl

XZ1 radata[7:0] radata[15:8] radata[23:16] radata[31:24] r1[7:0] or4
XZ2 r1[1:0] r1[3:2] r1[5:4] r1[7:6] r2[1:0] or4
XZ3 r2[0] r2[1] z nor2

Xinv31pc ia[31] new_ia[31] inverter
Xandstuff irq new_ia[31] resultirqANDia31 and2
Xmuxstuff resultirqANDia31#3 xpcsel[2:0] vdd 0#2  pcsel[2:0] mux2
Xmuxstuff2 resultirqANDia31 xwasel vdd wasel mux2
Xmuxstuff3 resultirqANDia31 xwerf vdd werf mux2
Xmuxstuff4 resultirqANDia31#2 xwdsel[1:0] 0#2 wdsel[1:0] mux2
Xmuxstuff5 resultirqANDia31 xwr 0 wr mux2

Xaselmux asel#32 radata[31:0] 0 pc_plusfour_C[30:0] adata[31:0] mux2
Xconnect1 rbdata[31:0] mwd[31:0] buffer  //connect output of bdata to memory
Xbselmux bsel#32 rbdata[31:0] id[15]#16 id[15:0] bdata[31:0] mux2
Xwdsel wdsel[0]#32 wdsel[1]#32 ia[31] plusfour[30:0] ma[31:0] mrd[31:0] 0#32 wdata[31:0] mux4
Xconnect2 id[15]#16 id[15:0] csext[31:0] buffer  // c[15:0] sign-extended
Xalustuff alufn[5:0] adata[31:0] bdata[31:0] ma[31:0] ze ve ne alu   // alu output

.ends



