
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={4,rS,rT,offset}                       Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= PC.CIA=>ALU.A                                           Premise(F3)
	S6= SEXT.Out=>ALU.B                                         Premise(F4)
	S7= ALU.Out=>ALUOut_MEM.In                                  Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F6)
	S9= FU.OutID1=>A_EX.In                                      Premise(F7)
	S10= A_MEM.Out=>A_WB.In                                     Premise(F8)
	S11= FU.OutID2=>B_EX.In                                     Premise(F9)
	S12= B_MEM.Out=>B_WB.In                                     Premise(F10)
	S13= A_EX.Out=>CMPU.A                                       Premise(F11)
	S14= B_EX.Out=>CMPU.B                                       Premise(F12)
	S15= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F13)
	S16= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F14)
	S17= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F15)
	S18= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F16)
	S19= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F17)
	S20= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F18)
	S21= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F19)
	S22= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F20)
	S23= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F21)
	S24= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F22)
	S25= FU.Bub_ID=>CU_ID.Bub                                   Premise(F23)
	S26= FU.Halt_ID=>CU_ID.Halt                                 Premise(F24)
	S27= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F25)
	S28= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F26)
	S29= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F27)
	S30= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F28)
	S31= FU.Bub_IF=>CU_IF.Bub                                   Premise(F29)
	S32= FU.Halt_IF=>CU_IF.Halt                                 Premise(F30)
	S33= ICache.Hit=>CU_IF.ICacheHit                            Premise(F31)
	S34= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F32)
	S35= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F33)
	S36= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F34)
	S37= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F35)
	S38= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F36)
	S39= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F37)
	S40= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F38)
	S41= ConditionReg_MEM.Out=>CU_MEM.zero                      Premise(F39)
	S42= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F40)
	S43= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F41)
	S44= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F42)
	S45= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F43)
	S46= CMPU.zero=>ConditionReg_MEM.In                         Premise(F44)
	S47= ConditionReg_MEM.Out=>ConditionReg_WB.In               Premise(F45)
	S48= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F46)
	S49= ICache.Hit=>FU.ICacheHit                               Premise(F47)
	S50= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F48)
	S51= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F49)
	S52= IR_EX.Out=>FU.IR_EX                                    Premise(F50)
	S53= IR_ID.Out=>FU.IR_ID                                    Premise(F51)
	S54= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F52)
	S55= IR_MEM.Out=>FU.IR_MEM                                  Premise(F53)
	S56= IR_WB.Out=>FU.IR_WB                                    Premise(F54)
	S57= GPR.Rdata1=>FU.InID1                                   Premise(F55)
	S58= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F56)
	S59= GPR.Rdata2=>FU.InID2                                   Premise(F57)
	S60= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F58)
	S61= IR_ID.Out25_21=>GPR.RReg1                              Premise(F59)
	S62= IR_ID.Out20_16=>GPR.RReg2                              Premise(F60)
	S63= IMMU.Addr=>IAddrReg.In                                 Premise(F61)
	S64= PC.Out=>ICache.IEA                                     Premise(F62)
	S65= ICache.IEA=addr                                        Path(S4,S64)
	S66= ICache.Hit=ICacheHit(addr)                             ICache-Search(S65)
	S67= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S66,S33)
	S68= FU.ICacheHit=ICacheHit(addr)                           Path(S66,S49)
	S69= PC.Out=>ICache.IEA                                     Premise(F63)
	S70= IMem.MEM8WordOut=>ICache.WData                         Premise(F64)
	S71= ICache.Out=>ICacheReg.In                               Premise(F65)
	S72= PC.Out=>IMMU.IEA                                       Premise(F66)
	S73= IMMU.IEA=addr                                          Path(S4,S72)
	S74= CP0.ASID=>IMMU.PID                                     Premise(F67)
	S75= IMMU.PID=pid                                           Path(S3,S74)
	S76= IMMU.Addr={pid,addr}                                   IMMU-Search(S75,S73)
	S77= IAddrReg.In={pid,addr}                                 Path(S76,S63)
	S78= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S75,S73)
	S79= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S78,S34)
	S80= IAddrReg.Out=>IMem.RAddr                               Premise(F68)
	S81= ICacheReg.Out=>IRMux.CacheData                         Premise(F69)
	S82= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F70)
	S83= IMem.Out=>IRMux.MemData                                Premise(F71)
	S84= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F72)
	S85= IR_MEM.Out=>IR_DMMU1.In                                Premise(F73)
	S86= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F74)
	S87= IR_ID.Out=>IR_EX.In                                    Premise(F75)
	S88= ICache.Out=>IR_ID.In                                   Premise(F76)
	S89= IRMux.Out=>IR_ID.In                                    Premise(F77)
	S90= ICache.Out=>IR_IMMU.In                                 Premise(F78)
	S91= IR_EX.Out=>IR_MEM.In                                   Premise(F79)
	S92= IR_DMMU2.Out=>IR_WB.In                                 Premise(F80)
	S93= IR_MEM.Out=>IR_WB.In                                   Premise(F81)
	S94= ALUOut_MEM.Out=>PC.In                                  Premise(F82)
	S95= IR_EX.Out15_0=>SEXT.In                                 Premise(F83)
	S96= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F84)
	S97= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F85)
	S98= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F86)
	S99= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F87)
	S100= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F88)
	S101= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F89)
	S102= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F90)
	S103= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F91)
	S104= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F92)
	S105= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F93)
	S106= IR_EX.Out31_26=>CU_EX.Op                              Premise(F94)
	S107= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F95)
	S108= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F96)
	S109= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F97)
	S110= IR_ID.Out31_26=>CU_ID.Op                              Premise(F98)
	S111= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F99)
	S112= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F100)
	S113= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F101)
	S114= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F102)
	S115= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F103)
	S116= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F104)
	S117= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F105)
	S118= IR_WB.Out31_26=>CU_WB.Op                              Premise(F106)
	S119= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F107)
	S120= CtrlPC=0                                              Premise(F108)
	S121= CtrlPCInc=0                                           Premise(F109)
	S122= PC[Out]=addr                                          PC-Hold(S1,S120,S121)
	S123= CtrlALUOut_MEM=0                                      Premise(F110)
	S124= CtrlALUOut_WB=0                                       Premise(F111)
	S125= CtrlA_EX=0                                            Premise(F112)
	S126= CtrlA_MEM=0                                           Premise(F113)
	S127= CtrlA_WB=0                                            Premise(F114)
	S128= CtrlB_EX=0                                            Premise(F115)
	S129= CtrlB_MEM=0                                           Premise(F116)
	S130= CtrlB_WB=0                                            Premise(F117)
	S131= CtrlICache=0                                          Premise(F118)
	S132= CtrlIMMU=0                                            Premise(F119)
	S133= CtrlConditionReg_MEM=0                                Premise(F120)
	S134= CtrlConditionReg_WB=0                                 Premise(F121)
	S135= CtrlIR_DMMU1=0                                        Premise(F122)
	S136= CtrlIR_DMMU2=0                                        Premise(F123)
	S137= CtrlIR_EX=0                                           Premise(F124)
	S138= CtrlIR_ID=0                                           Premise(F125)
	S139= CtrlIR_IMMU=1                                         Premise(F126)
	S140= CtrlIR_MEM=0                                          Premise(F127)
	S141= CtrlIR_WB=0                                           Premise(F128)
	S142= CtrlGPR=0                                             Premise(F129)
	S143= CtrlIAddrReg=1                                        Premise(F130)
	S144= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S77,S143)
	S145= CtrlIMem=0                                            Premise(F131)
	S146= IMem[{pid,addr}]={4,rS,rT,offset}                     IMem-Hold(S2,S145)
	S147= CtrlICacheReg=1                                       Premise(F132)
	S148= CtrlASIDIn=0                                          Premise(F133)
	S149= CtrlCP0=0                                             Premise(F134)
	S150= CP0[ASID]=pid                                         CP0-Hold(S0,S149)
	S151= CtrlEPCIn=0                                           Premise(F135)
	S152= CtrlExCodeIn=0                                        Premise(F136)
	S153= CtrlIRMux=0                                           Premise(F137)
	S154= GPR[rS]=a                                             Premise(F138)
	S155= GPR[rT]=b                                             Premise(F139)

IMMU	S156= PC.Out=addr                                           PC-Out(S122)
	S157= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S144)
	S158= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S144)
	S159= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S144)
	S160= CP0.ASID=pid                                          CP0-Read-ASID(S150)
	S161= PC.CIA=>ALU.A                                         Premise(F140)
	S162= SEXT.Out=>ALU.B                                       Premise(F141)
	S163= ALU.Out=>ALUOut_MEM.In                                Premise(F142)
	S164= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F143)
	S165= FU.OutID1=>A_EX.In                                    Premise(F144)
	S166= A_MEM.Out=>A_WB.In                                    Premise(F145)
	S167= FU.OutID2=>B_EX.In                                    Premise(F146)
	S168= B_MEM.Out=>B_WB.In                                    Premise(F147)
	S169= A_EX.Out=>CMPU.A                                      Premise(F148)
	S170= B_EX.Out=>CMPU.B                                      Premise(F149)
	S171= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F150)
	S172= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F151)
	S173= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F152)
	S174= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F153)
	S175= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F154)
	S176= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F155)
	S177= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F156)
	S178= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F157)
	S179= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F158)
	S180= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F159)
	S181= FU.Bub_ID=>CU_ID.Bub                                  Premise(F160)
	S182= FU.Halt_ID=>CU_ID.Halt                                Premise(F161)
	S183= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F162)
	S184= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F163)
	S185= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F164)
	S186= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F165)
	S187= FU.Bub_IF=>CU_IF.Bub                                  Premise(F166)
	S188= FU.Halt_IF=>CU_IF.Halt                                Premise(F167)
	S189= ICache.Hit=>CU_IF.ICacheHit                           Premise(F168)
	S190= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F169)
	S191= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F170)
	S192= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F171)
	S193= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F172)
	S194= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F173)
	S195= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F174)
	S196= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F175)
	S197= ConditionReg_MEM.Out=>CU_MEM.zero                     Premise(F176)
	S198= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F177)
	S199= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F178)
	S200= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F179)
	S201= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F180)
	S202= CMPU.zero=>ConditionReg_MEM.In                        Premise(F181)
	S203= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F182)
	S204= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F183)
	S205= ICache.Hit=>FU.ICacheHit                              Premise(F184)
	S206= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F185)
	S207= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F186)
	S208= IR_EX.Out=>FU.IR_EX                                   Premise(F187)
	S209= IR_ID.Out=>FU.IR_ID                                   Premise(F188)
	S210= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F189)
	S211= IR_MEM.Out=>FU.IR_MEM                                 Premise(F190)
	S212= IR_WB.Out=>FU.IR_WB                                   Premise(F191)
	S213= GPR.Rdata1=>FU.InID1                                  Premise(F192)
	S214= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F193)
	S215= GPR.Rdata2=>FU.InID2                                  Premise(F194)
	S216= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F195)
	S217= IR_ID.Out25_21=>GPR.RReg1                             Premise(F196)
	S218= IR_ID.Out20_16=>GPR.RReg2                             Premise(F197)
	S219= IMMU.Addr=>IAddrReg.In                                Premise(F198)
	S220= PC.Out=>ICache.IEA                                    Premise(F199)
	S221= ICache.IEA=addr                                       Path(S156,S220)
	S222= ICache.Hit=ICacheHit(addr)                            ICache-Search(S221)
	S223= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S222,S189)
	S224= FU.ICacheHit=ICacheHit(addr)                          Path(S222,S205)
	S225= PC.Out=>ICache.IEA                                    Premise(F200)
	S226= IMem.MEM8WordOut=>ICache.WData                        Premise(F201)
	S227= ICache.Out=>ICacheReg.In                              Premise(F202)
	S228= PC.Out=>IMMU.IEA                                      Premise(F203)
	S229= IMMU.IEA=addr                                         Path(S156,S228)
	S230= CP0.ASID=>IMMU.PID                                    Premise(F204)
	S231= IMMU.PID=pid                                          Path(S160,S230)
	S232= IMMU.Addr={pid,addr}                                  IMMU-Search(S231,S229)
	S233= IAddrReg.In={pid,addr}                                Path(S232,S219)
	S234= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S231,S229)
	S235= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S234,S190)
	S236= IAddrReg.Out=>IMem.RAddr                              Premise(F205)
	S237= IMem.RAddr={pid,addr}                                 Path(S157,S236)
	S238= IMem.Out={4,rS,rT,offset}                             IMem-Read(S237,S146)
	S239= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S237,S146)
	S240= ICache.WData=IMemGet8Word({pid,addr})                 Path(S239,S226)
	S241= ICacheReg.Out=>IRMux.CacheData                        Premise(F206)
	S242= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F207)
	S243= IMem.Out=>IRMux.MemData                               Premise(F208)
	S244= IRMux.MemData={4,rS,rT,offset}                        Path(S238,S243)
	S245= IRMux.Out={4,rS,rT,offset}                            IRMux-Select2(S244)
	S246= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F209)
	S247= IR_MEM.Out=>IR_DMMU1.In                               Premise(F210)
	S248= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F211)
	S249= IR_ID.Out=>IR_EX.In                                   Premise(F212)
	S250= ICache.Out=>IR_ID.In                                  Premise(F213)
	S251= IRMux.Out=>IR_ID.In                                   Premise(F214)
	S252= IR_ID.In={4,rS,rT,offset}                             Path(S245,S251)
	S253= ICache.Out=>IR_IMMU.In                                Premise(F215)
	S254= IR_EX.Out=>IR_MEM.In                                  Premise(F216)
	S255= IR_DMMU2.Out=>IR_WB.In                                Premise(F217)
	S256= IR_MEM.Out=>IR_WB.In                                  Premise(F218)
	S257= ALUOut_MEM.Out=>PC.In                                 Premise(F219)
	S258= IR_EX.Out15_0=>SEXT.In                                Premise(F220)
	S259= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F221)
	S260= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F222)
	S261= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F223)
	S262= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F224)
	S263= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F225)
	S264= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F226)
	S265= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F227)
	S266= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F228)
	S267= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F229)
	S268= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F230)
	S269= IR_EX.Out31_26=>CU_EX.Op                              Premise(F231)
	S270= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F232)
	S271= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F233)
	S272= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F234)
	S273= IR_ID.Out31_26=>CU_ID.Op                              Premise(F235)
	S274= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F236)
	S275= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F237)
	S276= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F238)
	S277= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F239)
	S278= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F240)
	S279= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F241)
	S280= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F242)
	S281= IR_WB.Out31_26=>CU_WB.Op                              Premise(F243)
	S282= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F244)
	S283= CtrlPC=0                                              Premise(F245)
	S284= CtrlPCInc=1                                           Premise(F246)
	S285= PC[Out]=addr+4                                        PC-Inc(S122,S283,S284)
	S286= PC[CIA]=addr                                          PC-Inc(S122,S283,S284)
	S287= CtrlALUOut_MEM=0                                      Premise(F247)
	S288= CtrlALUOut_WB=0                                       Premise(F248)
	S289= CtrlA_EX=0                                            Premise(F249)
	S290= CtrlA_MEM=0                                           Premise(F250)
	S291= CtrlA_WB=0                                            Premise(F251)
	S292= CtrlB_EX=0                                            Premise(F252)
	S293= CtrlB_MEM=0                                           Premise(F253)
	S294= CtrlB_WB=0                                            Premise(F254)
	S295= CtrlICache=1                                          Premise(F255)
	S296= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S221,S240,S295)
	S297= CtrlIMMU=0                                            Premise(F256)
	S298= CtrlConditionReg_MEM=0                                Premise(F257)
	S299= CtrlConditionReg_WB=0                                 Premise(F258)
	S300= CtrlIR_DMMU1=0                                        Premise(F259)
	S301= CtrlIR_DMMU2=0                                        Premise(F260)
	S302= CtrlIR_EX=0                                           Premise(F261)
	S303= CtrlIR_ID=1                                           Premise(F262)
	S304= [IR_ID]={4,rS,rT,offset}                              IR_ID-Write(S252,S303)
	S305= CtrlIR_IMMU=0                                         Premise(F263)
	S306= CtrlIR_MEM=0                                          Premise(F264)
	S307= CtrlIR_WB=0                                           Premise(F265)
	S308= CtrlGPR=0                                             Premise(F266)
	S309= GPR[rS]=a                                             GPR-Hold(S154,S308)
	S310= GPR[rT]=b                                             GPR-Hold(S155,S308)
	S311= CtrlIAddrReg=0                                        Premise(F267)
	S312= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S144,S311)
	S313= CtrlIMem=0                                            Premise(F268)
	S314= IMem[{pid,addr}]={4,rS,rT,offset}                     IMem-Hold(S146,S313)
	S315= CtrlICacheReg=0                                       Premise(F269)
	S316= CtrlASIDIn=0                                          Premise(F270)
	S317= CtrlCP0=0                                             Premise(F271)
	S318= CP0[ASID]=pid                                         CP0-Hold(S150,S317)
	S319= CtrlEPCIn=0                                           Premise(F272)
	S320= CtrlExCodeIn=0                                        Premise(F273)
	S321= CtrlIRMux=0                                           Premise(F274)

ID	S322= PC.Out=addr+4                                         PC-Out(S285)
	S323= PC.CIA=addr                                           PC-Out(S286)
	S324= PC.CIA31_28=addr[31:28]                               PC-Out(S286)
	S325= IR_ID.Out={4,rS,rT,offset}                            IR-Out(S304)
	S326= IR_ID.Out31_26=4                                      IR-Out(S304)
	S327= IR_ID.Out25_21=rS                                     IR-Out(S304)
	S328= IR_ID.Out20_16=rT                                     IR-Out(S304)
	S329= IR_ID.Out15_0=offset                                  IR-Out(S304)
	S330= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S312)
	S331= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S312)
	S332= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S312)
	S333= CP0.ASID=pid                                          CP0-Read-ASID(S318)
	S334= PC.CIA=>ALU.A                                         Premise(F275)
	S335= ALU.A=addr                                            Path(S323,S334)
	S336= SEXT.Out=>ALU.B                                       Premise(F276)
	S337= ALU.Out=>ALUOut_MEM.In                                Premise(F277)
	S338= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F278)
	S339= FU.OutID1=>A_EX.In                                    Premise(F279)
	S340= A_MEM.Out=>A_WB.In                                    Premise(F280)
	S341= FU.OutID2=>B_EX.In                                    Premise(F281)
	S342= B_MEM.Out=>B_WB.In                                    Premise(F282)
	S343= A_EX.Out=>CMPU.A                                      Premise(F283)
	S344= B_EX.Out=>CMPU.B                                      Premise(F284)
	S345= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F285)
	S346= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F286)
	S347= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F287)
	S348= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F288)
	S349= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F289)
	S350= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F290)
	S351= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F291)
	S352= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F292)
	S353= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F293)
	S354= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F294)
	S355= FU.Bub_ID=>CU_ID.Bub                                  Premise(F295)
	S356= FU.Halt_ID=>CU_ID.Halt                                Premise(F296)
	S357= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F297)
	S358= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F298)
	S359= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F299)
	S360= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F300)
	S361= FU.Bub_IF=>CU_IF.Bub                                  Premise(F301)
	S362= FU.Halt_IF=>CU_IF.Halt                                Premise(F302)
	S363= ICache.Hit=>CU_IF.ICacheHit                           Premise(F303)
	S364= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F304)
	S365= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F305)
	S366= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F306)
	S367= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F307)
	S368= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F308)
	S369= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F309)
	S370= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F310)
	S371= ConditionReg_MEM.Out=>CU_MEM.zero                     Premise(F311)
	S372= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F312)
	S373= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F313)
	S374= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F314)
	S375= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F315)
	S376= CMPU.zero=>ConditionReg_MEM.In                        Premise(F316)
	S377= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F317)
	S378= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F318)
	S379= ICache.Hit=>FU.ICacheHit                              Premise(F319)
	S380= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F320)
	S381= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F321)
	S382= IR_EX.Out=>FU.IR_EX                                   Premise(F322)
	S383= IR_ID.Out=>FU.IR_ID                                   Premise(F323)
	S384= FU.IR_ID={4,rS,rT,offset}                             Path(S325,S383)
	S385= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F324)
	S386= IR_MEM.Out=>FU.IR_MEM                                 Premise(F325)
	S387= IR_WB.Out=>FU.IR_WB                                   Premise(F326)
	S388= GPR.Rdata1=>FU.InID1                                  Premise(F327)
	S389= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F328)
	S390= FU.InID1_RReg=rS                                      Path(S327,S389)
	S391= GPR.Rdata2=>FU.InID2                                  Premise(F329)
	S392= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F330)
	S393= FU.InID2_RReg=rT                                      Path(S328,S392)
	S394= IR_ID.Out25_21=>GPR.RReg1                             Premise(F331)
	S395= GPR.RReg1=rS                                          Path(S327,S394)
	S396= GPR.Rdata1=a                                          GPR-Read(S395,S309)
	S397= FU.InID1=a                                            Path(S396,S388)
	S398= FU.OutID1=FU(a)                                       FU-Forward(S397)
	S399= A_EX.In=FU(a)                                         Path(S398,S339)
	S400= IR_ID.Out20_16=>GPR.RReg2                             Premise(F332)
	S401= GPR.RReg2=rT                                          Path(S328,S400)
	S402= GPR.Rdata2=b                                          GPR-Read(S401,S310)
	S403= FU.InID2=b                                            Path(S402,S391)
	S404= FU.OutID2=FU(b)                                       FU-Forward(S403)
	S405= B_EX.In=FU(b)                                         Path(S404,S341)
	S406= IMMU.Addr=>IAddrReg.In                                Premise(F333)
	S407= PC.Out=>ICache.IEA                                    Premise(F334)
	S408= ICache.IEA=addr+4                                     Path(S322,S407)
	S409= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S408)
	S410= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S409,S363)
	S411= FU.ICacheHit=ICacheHit(addr+4)                        Path(S409,S379)
	S412= PC.Out=>ICache.IEA                                    Premise(F335)
	S413= IMem.MEM8WordOut=>ICache.WData                        Premise(F336)
	S414= ICache.Out=>ICacheReg.In                              Premise(F337)
	S415= PC.Out=>IMMU.IEA                                      Premise(F338)
	S416= IMMU.IEA=addr+4                                       Path(S322,S415)
	S417= CP0.ASID=>IMMU.PID                                    Premise(F339)
	S418= IMMU.PID=pid                                          Path(S333,S417)
	S419= IMMU.Addr={pid,addr+4}                                IMMU-Search(S418,S416)
	S420= IAddrReg.In={pid,addr+4}                              Path(S419,S406)
	S421= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S418,S416)
	S422= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S421,S364)
	S423= IAddrReg.Out=>IMem.RAddr                              Premise(F340)
	S424= IMem.RAddr={pid,addr}                                 Path(S330,S423)
	S425= IMem.Out={4,rS,rT,offset}                             IMem-Read(S424,S314)
	S426= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S424,S314)
	S427= ICache.WData=IMemGet8Word({pid,addr})                 Path(S426,S413)
	S428= ICacheReg.Out=>IRMux.CacheData                        Premise(F341)
	S429= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F342)
	S430= IMem.Out=>IRMux.MemData                               Premise(F343)
	S431= IRMux.MemData={4,rS,rT,offset}                        Path(S425,S430)
	S432= IRMux.Out={4,rS,rT,offset}                            IRMux-Select2(S431)
	S433= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F344)
	S434= IR_MEM.Out=>IR_DMMU1.In                               Premise(F345)
	S435= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F346)
	S436= IR_ID.Out=>IR_EX.In                                   Premise(F347)
	S437= IR_EX.In={4,rS,rT,offset}                             Path(S325,S436)
	S438= ICache.Out=>IR_ID.In                                  Premise(F348)
	S439= IRMux.Out=>IR_ID.In                                   Premise(F349)
	S440= IR_ID.In={4,rS,rT,offset}                             Path(S432,S439)
	S441= ICache.Out=>IR_IMMU.In                                Premise(F350)
	S442= IR_EX.Out=>IR_MEM.In                                  Premise(F351)
	S443= IR_DMMU2.Out=>IR_WB.In                                Premise(F352)
	S444= IR_MEM.Out=>IR_WB.In                                  Premise(F353)
	S445= ALUOut_MEM.Out=>PC.In                                 Premise(F354)
	S446= IR_EX.Out15_0=>SEXT.In                                Premise(F355)
	S447= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F356)
	S448= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F357)
	S449= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F358)
	S450= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F359)
	S451= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F360)
	S452= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F361)
	S453= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F362)
	S454= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F363)
	S455= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F364)
	S456= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F365)
	S457= IR_EX.Out31_26=>CU_EX.Op                              Premise(F366)
	S458= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F367)
	S459= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F368)
	S460= CU_ID.IRFunc1=rT                                      Path(S328,S459)
	S461= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F369)
	S462= CU_ID.IRFunc2=rS                                      Path(S327,S461)
	S463= IR_ID.Out31_26=>CU_ID.Op                              Premise(F370)
	S464= CU_ID.Op=4                                            Path(S326,S463)
	S465= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F371)
	S466= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F372)
	S467= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F373)
	S468= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F374)
	S469= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F375)
	S470= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F376)
	S471= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F377)
	S472= IR_WB.Out31_26=>CU_WB.Op                              Premise(F378)
	S473= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F379)
	S474= CtrlPC=0                                              Premise(F380)
	S475= CtrlPCInc=0                                           Premise(F381)
	S476= PC[CIA]=addr                                          PC-Hold(S286,S475)
	S477= PC[Out]=addr+4                                        PC-Hold(S285,S474,S475)
	S478= CtrlALUOut_MEM=0                                      Premise(F382)
	S479= CtrlALUOut_WB=0                                       Premise(F383)
	S480= CtrlA_EX=1                                            Premise(F384)
	S481= [A_EX]=FU(a)                                          A_EX-Write(S399,S480)
	S482= CtrlA_MEM=0                                           Premise(F385)
	S483= CtrlA_WB=0                                            Premise(F386)
	S484= CtrlB_EX=1                                            Premise(F387)
	S485= [B_EX]=FU(b)                                          B_EX-Write(S405,S484)
	S486= CtrlB_MEM=0                                           Premise(F388)
	S487= CtrlB_WB=0                                            Premise(F389)
	S488= CtrlICache=0                                          Premise(F390)
	S489= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S296,S488)
	S490= CtrlIMMU=0                                            Premise(F391)
	S491= CtrlConditionReg_MEM=0                                Premise(F392)
	S492= CtrlConditionReg_WB=0                                 Premise(F393)
	S493= CtrlIR_DMMU1=0                                        Premise(F394)
	S494= CtrlIR_DMMU2=0                                        Premise(F395)
	S495= CtrlIR_EX=1                                           Premise(F396)
	S496= [IR_EX]={4,rS,rT,offset}                              IR_EX-Write(S437,S495)
	S497= CtrlIR_ID=0                                           Premise(F397)
	S498= [IR_ID]={4,rS,rT,offset}                              IR_ID-Hold(S304,S497)
	S499= CtrlIR_IMMU=0                                         Premise(F398)
	S500= CtrlIR_MEM=0                                          Premise(F399)
	S501= CtrlIR_WB=0                                           Premise(F400)
	S502= CtrlGPR=0                                             Premise(F401)
	S503= GPR[rS]=a                                             GPR-Hold(S309,S502)
	S504= GPR[rT]=b                                             GPR-Hold(S310,S502)
	S505= CtrlIAddrReg=0                                        Premise(F402)
	S506= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S312,S505)
	S507= CtrlIMem=0                                            Premise(F403)
	S508= IMem[{pid,addr}]={4,rS,rT,offset}                     IMem-Hold(S314,S507)
	S509= CtrlICacheReg=0                                       Premise(F404)
	S510= CtrlASIDIn=0                                          Premise(F405)
	S511= CtrlCP0=0                                             Premise(F406)
	S512= CP0[ASID]=pid                                         CP0-Hold(S318,S511)
	S513= CtrlEPCIn=0                                           Premise(F407)
	S514= CtrlExCodeIn=0                                        Premise(F408)
	S515= CtrlIRMux=0                                           Premise(F409)

EX	S516= PC.CIA=addr                                           PC-Out(S476)
	S517= PC.CIA31_28=addr[31:28]                               PC-Out(S476)
	S518= PC.Out=addr+4                                         PC-Out(S477)
	S519= A_EX.Out=FU(a)                                        A_EX-Out(S481)
	S520= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S481)
	S521= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S481)
	S522= B_EX.Out=FU(b)                                        B_EX-Out(S485)
	S523= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S485)
	S524= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S485)
	S525= IR_EX.Out={4,rS,rT,offset}                            IR_EX-Out(S496)
	S526= IR_EX.Out31_26=4                                      IR_EX-Out(S496)
	S527= IR_EX.Out25_21=rS                                     IR_EX-Out(S496)
	S528= IR_EX.Out20_16=rT                                     IR_EX-Out(S496)
	S529= IR_EX.Out15_0=offset                                  IR_EX-Out(S496)
	S530= IR_ID.Out={4,rS,rT,offset}                            IR-Out(S498)
	S531= IR_ID.Out31_26=4                                      IR-Out(S498)
	S532= IR_ID.Out25_21=rS                                     IR-Out(S498)
	S533= IR_ID.Out20_16=rT                                     IR-Out(S498)
	S534= IR_ID.Out15_0=offset                                  IR-Out(S498)
	S535= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S506)
	S536= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S506)
	S537= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S506)
	S538= CP0.ASID=pid                                          CP0-Read-ASID(S512)
	S539= PC.CIA=>ALU.A                                         Premise(F410)
	S540= ALU.A=addr                                            Path(S516,S539)
	S541= SEXT.Out=>ALU.B                                       Premise(F411)
	S542= ALU.Func=6'b010010                                    Premise(F412)
	S543= ALU.Out=>ALUOut_MEM.In                                Premise(F413)
	S544= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F414)
	S545= FU.OutID1=>A_EX.In                                    Premise(F415)
	S546= A_MEM.Out=>A_WB.In                                    Premise(F416)
	S547= FU.OutID2=>B_EX.In                                    Premise(F417)
	S548= B_MEM.Out=>B_WB.In                                    Premise(F418)
	S549= A_EX.Out=>CMPU.A                                      Premise(F419)
	S550= CMPU.A=FU(a)                                          Path(S519,S549)
	S551= B_EX.Out=>CMPU.B                                      Premise(F420)
	S552= CMPU.B=FU(b)                                          Path(S522,S551)
	S553= CMPU.Func=6'b000011                                   Premise(F421)
	S554= CMPU.Out=CompareS(FU(a),FU(b))                        CMPU-CMPS(S550,S552)
	S555= CMPU.zero=CompareS(FU(a),FU(b))                       CMPU-CMPS(S550,S552)
	S556= CMPU.gt=CompareS(FU(a),FU(b))                         CMPU-CMPS(S550,S552)
	S557= CMPU.lt=CompareS(FU(a),FU(b))                         CMPU-CMPS(S550,S552)
	S558= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F422)
	S559= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F423)
	S560= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F424)
	S561= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F425)
	S562= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F426)
	S563= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F427)
	S564= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F428)
	S565= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F429)
	S566= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F430)
	S567= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F431)
	S568= FU.Bub_ID=>CU_ID.Bub                                  Premise(F432)
	S569= FU.Halt_ID=>CU_ID.Halt                                Premise(F433)
	S570= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F434)
	S571= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F435)
	S572= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F436)
	S573= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F437)
	S574= FU.Bub_IF=>CU_IF.Bub                                  Premise(F438)
	S575= FU.Halt_IF=>CU_IF.Halt                                Premise(F439)
	S576= ICache.Hit=>CU_IF.ICacheHit                           Premise(F440)
	S577= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F441)
	S578= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F442)
	S579= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F443)
	S580= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F444)
	S581= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F445)
	S582= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F446)
	S583= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F447)
	S584= ConditionReg_MEM.Out=>CU_MEM.zero                     Premise(F448)
	S585= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F449)
	S586= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F450)
	S587= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F451)
	S588= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F452)
	S589= CMPU.zero=>ConditionReg_MEM.In                        Premise(F453)
	S590= ConditionReg_MEM.In=CompareS(FU(a),FU(b))             Path(S555,S589)
	S591= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F454)
	S592= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F455)
	S593= ICache.Hit=>FU.ICacheHit                              Premise(F456)
	S594= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F457)
	S595= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F458)
	S596= IR_EX.Out=>FU.IR_EX                                   Premise(F459)
	S597= FU.IR_EX={4,rS,rT,offset}                             Path(S525,S596)
	S598= IR_ID.Out=>FU.IR_ID                                   Premise(F460)
	S599= FU.IR_ID={4,rS,rT,offset}                             Path(S530,S598)
	S600= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F461)
	S601= IR_MEM.Out=>FU.IR_MEM                                 Premise(F462)
	S602= IR_WB.Out=>FU.IR_WB                                   Premise(F463)
	S603= FU.InEX_WReg=5'b00000                                 Premise(F464)
	S604= GPR.Rdata1=>FU.InID1                                  Premise(F465)
	S605= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F466)
	S606= FU.InID1_RReg=rS                                      Path(S532,S605)
	S607= GPR.Rdata2=>FU.InID2                                  Premise(F467)
	S608= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F468)
	S609= FU.InID2_RReg=rT                                      Path(S533,S608)
	S610= IR_ID.Out25_21=>GPR.RReg1                             Premise(F469)
	S611= GPR.RReg1=rS                                          Path(S532,S610)
	S612= GPR.Rdata1=a                                          GPR-Read(S611,S503)
	S613= FU.InID1=a                                            Path(S612,S604)
	S614= FU.OutID1=FU(a)                                       FU-Forward(S613)
	S615= A_EX.In=FU(a)                                         Path(S614,S545)
	S616= IR_ID.Out20_16=>GPR.RReg2                             Premise(F470)
	S617= GPR.RReg2=rT                                          Path(S533,S616)
	S618= GPR.Rdata2=b                                          GPR-Read(S617,S504)
	S619= FU.InID2=b                                            Path(S618,S607)
	S620= FU.OutID2=FU(b)                                       FU-Forward(S619)
	S621= B_EX.In=FU(b)                                         Path(S620,S547)
	S622= IMMU.Addr=>IAddrReg.In                                Premise(F471)
	S623= PC.Out=>ICache.IEA                                    Premise(F472)
	S624= ICache.IEA=addr+4                                     Path(S518,S623)
	S625= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S624)
	S626= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S625,S576)
	S627= FU.ICacheHit=ICacheHit(addr+4)                        Path(S625,S593)
	S628= PC.Out=>ICache.IEA                                    Premise(F473)
	S629= IMem.MEM8WordOut=>ICache.WData                        Premise(F474)
	S630= ICache.Out=>ICacheReg.In                              Premise(F475)
	S631= PC.Out=>IMMU.IEA                                      Premise(F476)
	S632= IMMU.IEA=addr+4                                       Path(S518,S631)
	S633= CP0.ASID=>IMMU.PID                                    Premise(F477)
	S634= IMMU.PID=pid                                          Path(S538,S633)
	S635= IMMU.Addr={pid,addr+4}                                IMMU-Search(S634,S632)
	S636= IAddrReg.In={pid,addr+4}                              Path(S635,S622)
	S637= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S634,S632)
	S638= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S637,S577)
	S639= IAddrReg.Out=>IMem.RAddr                              Premise(F478)
	S640= IMem.RAddr={pid,addr}                                 Path(S535,S639)
	S641= IMem.Out={4,rS,rT,offset}                             IMem-Read(S640,S508)
	S642= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S640,S508)
	S643= ICache.WData=IMemGet8Word({pid,addr})                 Path(S642,S629)
	S644= ICacheReg.Out=>IRMux.CacheData                        Premise(F479)
	S645= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F480)
	S646= IMem.Out=>IRMux.MemData                               Premise(F481)
	S647= IRMux.MemData={4,rS,rT,offset}                        Path(S641,S646)
	S648= IRMux.Out={4,rS,rT,offset}                            IRMux-Select2(S647)
	S649= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F482)
	S650= IR_MEM.Out=>IR_DMMU1.In                               Premise(F483)
	S651= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F484)
	S652= IR_ID.Out=>IR_EX.In                                   Premise(F485)
	S653= IR_EX.In={4,rS,rT,offset}                             Path(S530,S652)
	S654= ICache.Out=>IR_ID.In                                  Premise(F486)
	S655= IRMux.Out=>IR_ID.In                                   Premise(F487)
	S656= IR_ID.In={4,rS,rT,offset}                             Path(S648,S655)
	S657= ICache.Out=>IR_IMMU.In                                Premise(F488)
	S658= IR_EX.Out=>IR_MEM.In                                  Premise(F489)
	S659= IR_MEM.In={4,rS,rT,offset}                            Path(S525,S658)
	S660= IR_DMMU2.Out=>IR_WB.In                                Premise(F490)
	S661= IR_MEM.Out=>IR_WB.In                                  Premise(F491)
	S662= ALUOut_MEM.Out=>PC.In                                 Premise(F492)
	S663= IR_EX.Out15_0=>SEXT.In                                Premise(F493)
	S664= SEXT.In=offset                                        Path(S529,S663)
	S665= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S664)
	S666= ALU.B={14{offset[15]},offset,2{0}}                    Path(S665,S541)
	S667= ALU.Out=addr+{14{offset[15]},offset,2{0}}             ALU(S540,S666)
	S668= ALUOut_MEM.In=addr+{14{offset[15]},offset,2{0}}       Path(S667,S543)
	S669= ALU.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]   ALU(S540,S666)
	S670= ALU.CMP=Compare0(addr+{14{offset[15]},offset,2{0}})   ALU(S540,S666)
	S671= ALU.OV=OverFlow(addr+{14{offset[15]},offset,2{0}})    ALU(S540,S666)
	S672= ALU.CA=Carry(addr+{14{offset[15]},offset,2{0}})       ALU(S540,S666)
	S673= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F494)
	S674= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F495)
	S675= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F496)
	S676= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F497)
	S677= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F498)
	S678= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F499)
	S679= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F500)
	S680= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F501)
	S681= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F502)
	S682= CU_EX.IRFunc1=rT                                      Path(S528,S681)
	S683= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F503)
	S684= CU_EX.IRFunc2=rS                                      Path(S527,S683)
	S685= IR_EX.Out31_26=>CU_EX.Op                              Premise(F504)
	S686= CU_EX.Op=4                                            Path(S526,S685)
	S687= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F505)
	S688= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F506)
	S689= CU_ID.IRFunc1=rT                                      Path(S533,S688)
	S690= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F507)
	S691= CU_ID.IRFunc2=rS                                      Path(S532,S690)
	S692= IR_ID.Out31_26=>CU_ID.Op                              Premise(F508)
	S693= CU_ID.Op=4                                            Path(S531,S692)
	S694= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F509)
	S695= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F510)
	S696= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F511)
	S697= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F512)
	S698= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F513)
	S699= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F514)
	S700= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F515)
	S701= IR_WB.Out31_26=>CU_WB.Op                              Premise(F516)
	S702= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F517)
	S703= CtrlPC=0                                              Premise(F518)
	S704= CtrlPCInc=0                                           Premise(F519)
	S705= PC[CIA]=addr                                          PC-Hold(S476,S704)
	S706= PC[Out]=addr+4                                        PC-Hold(S477,S703,S704)
	S707= CtrlALUOut_MEM=1                                      Premise(F520)
	S708= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Write(S668,S707)
	S709= CtrlALUOut_WB=0                                       Premise(F521)
	S710= CtrlA_EX=0                                            Premise(F522)
	S711= [A_EX]=FU(a)                                          A_EX-Hold(S481,S710)
	S712= CtrlA_MEM=0                                           Premise(F523)
	S713= CtrlA_WB=0                                            Premise(F524)
	S714= CtrlB_EX=0                                            Premise(F525)
	S715= [B_EX]=FU(b)                                          B_EX-Hold(S485,S714)
	S716= CtrlB_MEM=0                                           Premise(F526)
	S717= CtrlB_WB=0                                            Premise(F527)
	S718= CtrlICache=0                                          Premise(F528)
	S719= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S489,S718)
	S720= CtrlIMMU=0                                            Premise(F529)
	S721= CtrlConditionReg_MEM=1                                Premise(F530)
	S722= [ConditionReg_MEM]=CompareS(FU(a),FU(b))              ConditionReg_MEM-Write(S590,S721)
	S723= CtrlConditionReg_WB=0                                 Premise(F531)
	S724= CtrlIR_DMMU1=0                                        Premise(F532)
	S725= CtrlIR_DMMU2=0                                        Premise(F533)
	S726= CtrlIR_EX=0                                           Premise(F534)
	S727= [IR_EX]={4,rS,rT,offset}                              IR_EX-Hold(S496,S726)
	S728= CtrlIR_ID=0                                           Premise(F535)
	S729= [IR_ID]={4,rS,rT,offset}                              IR_ID-Hold(S498,S728)
	S730= CtrlIR_IMMU=0                                         Premise(F536)
	S731= CtrlIR_MEM=1                                          Premise(F537)
	S732= [IR_MEM]={4,rS,rT,offset}                             IR_MEM-Write(S659,S731)
	S733= CtrlIR_WB=0                                           Premise(F538)
	S734= CtrlGPR=0                                             Premise(F539)
	S735= GPR[rS]=a                                             GPR-Hold(S503,S734)
	S736= GPR[rT]=b                                             GPR-Hold(S504,S734)
	S737= CtrlIAddrReg=0                                        Premise(F540)
	S738= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S506,S737)
	S739= CtrlIMem=0                                            Premise(F541)
	S740= IMem[{pid,addr}]={4,rS,rT,offset}                     IMem-Hold(S508,S739)
	S741= CtrlICacheReg=0                                       Premise(F542)
	S742= CtrlASIDIn=0                                          Premise(F543)
	S743= CtrlCP0=0                                             Premise(F544)
	S744= CP0[ASID]=pid                                         CP0-Hold(S512,S743)
	S745= CtrlEPCIn=0                                           Premise(F545)
	S746= CtrlExCodeIn=0                                        Premise(F546)
	S747= CtrlIRMux=0                                           Premise(F547)

MEM	S748= PC.CIA=addr                                           PC-Out(S705)
	S749= PC.CIA31_28=addr[31:28]                               PC-Out(S705)
	S750= PC.Out=addr+4                                         PC-Out(S706)
	S751= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_MEM-Out(S708)
	S752= ALUOut_MEM.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_MEM-Out(S708)
	S753= ALUOut_MEM.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_MEM-Out(S708)
	S754= A_EX.Out=FU(a)                                        A_EX-Out(S711)
	S755= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S711)
	S756= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S711)
	S757= B_EX.Out=FU(b)                                        B_EX-Out(S715)
	S758= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S715)
	S759= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S715)
	S760= ConditionReg_MEM.Out=CompareS(FU(a),FU(b))            ConditionReg_MEM-Out(S722)
	S761= ConditionReg_MEM.Out1_0={CompareS(FU(a),FU(b))}[1:0]  ConditionReg_MEM-Out(S722)
	S762= ConditionReg_MEM.Out4_0={CompareS(FU(a),FU(b))}[4:0]  ConditionReg_MEM-Out(S722)
	S763= IR_EX.Out={4,rS,rT,offset}                            IR_EX-Out(S727)
	S764= IR_EX.Out31_26=4                                      IR_EX-Out(S727)
	S765= IR_EX.Out25_21=rS                                     IR_EX-Out(S727)
	S766= IR_EX.Out20_16=rT                                     IR_EX-Out(S727)
	S767= IR_EX.Out15_0=offset                                  IR_EX-Out(S727)
	S768= IR_ID.Out={4,rS,rT,offset}                            IR-Out(S729)
	S769= IR_ID.Out31_26=4                                      IR-Out(S729)
	S770= IR_ID.Out25_21=rS                                     IR-Out(S729)
	S771= IR_ID.Out20_16=rT                                     IR-Out(S729)
	S772= IR_ID.Out15_0=offset                                  IR-Out(S729)
	S773= IR_MEM.Out={4,rS,rT,offset}                           IR_MEM-Out(S732)
	S774= IR_MEM.Out31_26=4                                     IR_MEM-Out(S732)
	S775= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S732)
	S776= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S732)
	S777= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S732)
	S778= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S738)
	S779= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S738)
	S780= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S738)
	S781= CP0.ASID=pid                                          CP0-Read-ASID(S744)
	S782= PC.CIA=>ALU.A                                         Premise(F548)
	S783= ALU.A=addr                                            Path(S748,S782)
	S784= SEXT.Out=>ALU.B                                       Premise(F549)
	S785= ALU.Out=>ALUOut_MEM.In                                Premise(F550)
	S786= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F551)
	S787= ALUOut_WB.In=addr+{14{offset[15]},offset,2{0}}        Path(S751,S786)
	S788= FU.OutID1=>A_EX.In                                    Premise(F552)
	S789= A_MEM.Out=>A_WB.In                                    Premise(F553)
	S790= FU.OutID2=>B_EX.In                                    Premise(F554)
	S791= B_MEM.Out=>B_WB.In                                    Premise(F555)
	S792= A_EX.Out=>CMPU.A                                      Premise(F556)
	S793= CMPU.A=FU(a)                                          Path(S754,S792)
	S794= B_EX.Out=>CMPU.B                                      Premise(F557)
	S795= CMPU.B=FU(b)                                          Path(S757,S794)
	S796= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F558)
	S797= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F559)
	S798= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F560)
	S799= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F561)
	S800= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F562)
	S801= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F563)
	S802= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F564)
	S803= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F565)
	S804= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F566)
	S805= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F567)
	S806= FU.Bub_ID=>CU_ID.Bub                                  Premise(F568)
	S807= FU.Halt_ID=>CU_ID.Halt                                Premise(F569)
	S808= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F570)
	S809= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F571)
	S810= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F572)
	S811= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F573)
	S812= FU.Bub_IF=>CU_IF.Bub                                  Premise(F574)
	S813= FU.Halt_IF=>CU_IF.Halt                                Premise(F575)
	S814= ICache.Hit=>CU_IF.ICacheHit                           Premise(F576)
	S815= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F577)
	S816= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F578)
	S817= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F579)
	S818= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F580)
	S819= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F581)
	S820= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F582)
	S821= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F583)
	S822= ConditionReg_MEM.Out=>CU_MEM.zero                     Premise(F584)
	S823= CU_MEM.zero=CompareS(FU(a),FU(b))                     Path(S760,S822)
	S824= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F585)
	S825= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F586)
	S826= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F587)
	S827= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F588)
	S828= CMPU.zero=>ConditionReg_MEM.In                        Premise(F589)
	S829= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F590)
	S830= ConditionReg_WB.In=CompareS(FU(a),FU(b))              Path(S760,S829)
	S831= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F591)
	S832= ICache.Hit=>FU.ICacheHit                              Premise(F592)
	S833= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F593)
	S834= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F594)
	S835= IR_EX.Out=>FU.IR_EX                                   Premise(F595)
	S836= FU.IR_EX={4,rS,rT,offset}                             Path(S763,S835)
	S837= IR_ID.Out=>FU.IR_ID                                   Premise(F596)
	S838= FU.IR_ID={4,rS,rT,offset}                             Path(S768,S837)
	S839= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F597)
	S840= IR_MEM.Out=>FU.IR_MEM                                 Premise(F598)
	S841= FU.IR_MEM={4,rS,rT,offset}                            Path(S773,S840)
	S842= IR_WB.Out=>FU.IR_WB                                   Premise(F599)
	S843= GPR.Rdata1=>FU.InID1                                  Premise(F600)
	S844= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F601)
	S845= FU.InID1_RReg=rS                                      Path(S770,S844)
	S846= GPR.Rdata2=>FU.InID2                                  Premise(F602)
	S847= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F603)
	S848= FU.InID2_RReg=rT                                      Path(S771,S847)
	S849= FU.InMEM_WReg=5'b00000                                Premise(F604)
	S850= IR_ID.Out25_21=>GPR.RReg1                             Premise(F605)
	S851= GPR.RReg1=rS                                          Path(S770,S850)
	S852= GPR.Rdata1=a                                          GPR-Read(S851,S735)
	S853= FU.InID1=a                                            Path(S852,S843)
	S854= FU.OutID1=FU(a)                                       FU-Forward(S853)
	S855= A_EX.In=FU(a)                                         Path(S854,S788)
	S856= IR_ID.Out20_16=>GPR.RReg2                             Premise(F606)
	S857= GPR.RReg2=rT                                          Path(S771,S856)
	S858= GPR.Rdata2=b                                          GPR-Read(S857,S736)
	S859= FU.InID2=b                                            Path(S858,S846)
	S860= FU.OutID2=FU(b)                                       FU-Forward(S859)
	S861= B_EX.In=FU(b)                                         Path(S860,S790)
	S862= IMMU.Addr=>IAddrReg.In                                Premise(F607)
	S863= PC.Out=>ICache.IEA                                    Premise(F608)
	S864= ICache.IEA=addr+4                                     Path(S750,S863)
	S865= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S864)
	S866= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S865,S814)
	S867= FU.ICacheHit=ICacheHit(addr+4)                        Path(S865,S832)
	S868= PC.Out=>ICache.IEA                                    Premise(F609)
	S869= IMem.MEM8WordOut=>ICache.WData                        Premise(F610)
	S870= ICache.Out=>ICacheReg.In                              Premise(F611)
	S871= PC.Out=>IMMU.IEA                                      Premise(F612)
	S872= IMMU.IEA=addr+4                                       Path(S750,S871)
	S873= CP0.ASID=>IMMU.PID                                    Premise(F613)
	S874= IMMU.PID=pid                                          Path(S781,S873)
	S875= IMMU.Addr={pid,addr+4}                                IMMU-Search(S874,S872)
	S876= IAddrReg.In={pid,addr+4}                              Path(S875,S862)
	S877= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S874,S872)
	S878= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S877,S815)
	S879= IAddrReg.Out=>IMem.RAddr                              Premise(F614)
	S880= IMem.RAddr={pid,addr}                                 Path(S778,S879)
	S881= IMem.Out={4,rS,rT,offset}                             IMem-Read(S880,S740)
	S882= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S880,S740)
	S883= ICache.WData=IMemGet8Word({pid,addr})                 Path(S882,S869)
	S884= ICacheReg.Out=>IRMux.CacheData                        Premise(F615)
	S885= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F616)
	S886= IMem.Out=>IRMux.MemData                               Premise(F617)
	S887= IRMux.MemData={4,rS,rT,offset}                        Path(S881,S886)
	S888= IRMux.Out={4,rS,rT,offset}                            IRMux-Select2(S887)
	S889= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F618)
	S890= IR_MEM.Out=>IR_DMMU1.In                               Premise(F619)
	S891= IR_DMMU1.In={4,rS,rT,offset}                          Path(S773,S890)
	S892= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F620)
	S893= IR_ID.Out=>IR_EX.In                                   Premise(F621)
	S894= IR_EX.In={4,rS,rT,offset}                             Path(S768,S893)
	S895= ICache.Out=>IR_ID.In                                  Premise(F622)
	S896= IRMux.Out=>IR_ID.In                                   Premise(F623)
	S897= IR_ID.In={4,rS,rT,offset}                             Path(S888,S896)
	S898= ICache.Out=>IR_IMMU.In                                Premise(F624)
	S899= IR_EX.Out=>IR_MEM.In                                  Premise(F625)
	S900= IR_MEM.In={4,rS,rT,offset}                            Path(S763,S899)
	S901= IR_DMMU2.Out=>IR_WB.In                                Premise(F626)
	S902= IR_MEM.Out=>IR_WB.In                                  Premise(F627)
	S903= IR_WB.In={4,rS,rT,offset}                             Path(S773,S902)
	S904= ALUOut_MEM.Out=>PC.In                                 Premise(F628)
	S905= PC.In=addr+{14{offset[15]},offset,2{0}}               Path(S751,S904)
	S906= IR_EX.Out15_0=>SEXT.In                                Premise(F629)
	S907= SEXT.In=offset                                        Path(S767,S906)
	S908= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S907)
	S909= ALU.B={14{offset[15]},offset,2{0}}                    Path(S908,S784)
	S910= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F630)
	S911= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F631)
	S912= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F632)
	S913= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F633)
	S914= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F634)
	S915= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F635)
	S916= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F636)
	S917= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F637)
	S918= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F638)
	S919= CU_EX.IRFunc1=rT                                      Path(S766,S918)
	S920= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F639)
	S921= CU_EX.IRFunc2=rS                                      Path(S765,S920)
	S922= IR_EX.Out31_26=>CU_EX.Op                              Premise(F640)
	S923= CU_EX.Op=4                                            Path(S764,S922)
	S924= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F641)
	S925= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F642)
	S926= CU_ID.IRFunc1=rT                                      Path(S771,S925)
	S927= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F643)
	S928= CU_ID.IRFunc2=rS                                      Path(S770,S927)
	S929= IR_ID.Out31_26=>CU_ID.Op                              Premise(F644)
	S930= CU_ID.Op=4                                            Path(S769,S929)
	S931= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F645)
	S932= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F646)
	S933= CU_MEM.IRFunc1=rT                                     Path(S776,S932)
	S934= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F647)
	S935= CU_MEM.IRFunc2=rS                                     Path(S775,S934)
	S936= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F648)
	S937= CU_MEM.Op=4                                           Path(S774,S936)
	S938= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F649)
	S939= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F650)
	S940= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F651)
	S941= IR_WB.Out31_26=>CU_WB.Op                              Premise(F652)
	S942= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F653)
	S943= CtrlPC=1                                              Premise(F654)
	S944= CtrlPCInc=0                                           Premise(F655)
	S945= PC[CIA]=addr                                          PC-Hold(S705,S944)
	S946= PC[Out]=addr+{14{offset[15]},offset,2{0}}             PC-Write(S905,S943,S944)
	S947= CtrlALUOut_MEM=0                                      Premise(F656)
	S948= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S708,S947)
	S949= CtrlALUOut_WB=1                                       Premise(F657)
	S950= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}         ALUOut_WB-Write(S787,S949)
	S951= CtrlA_EX=0                                            Premise(F658)
	S952= [A_EX]=FU(a)                                          A_EX-Hold(S711,S951)
	S953= CtrlA_MEM=0                                           Premise(F659)
	S954= CtrlA_WB=1                                            Premise(F660)
	S955= CtrlB_EX=0                                            Premise(F661)
	S956= [B_EX]=FU(b)                                          B_EX-Hold(S715,S955)
	S957= CtrlB_MEM=0                                           Premise(F662)
	S958= CtrlB_WB=1                                            Premise(F663)
	S959= CtrlICache=0                                          Premise(F664)
	S960= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S719,S959)
	S961= CtrlIMMU=0                                            Premise(F665)
	S962= CtrlConditionReg_MEM=0                                Premise(F666)
	S963= [ConditionReg_MEM]=CompareS(FU(a),FU(b))              ConditionReg_MEM-Hold(S722,S962)
	S964= CtrlConditionReg_WB=1                                 Premise(F667)
	S965= [ConditionReg_WB]=CompareS(FU(a),FU(b))               ConditionReg_WB-Write(S830,S964)
	S966= CtrlIR_DMMU1=1                                        Premise(F668)
	S967= [IR_DMMU1]={4,rS,rT,offset}                           IR_DMMU1-Write(S891,S966)
	S968= CtrlIR_DMMU2=0                                        Premise(F669)
	S969= CtrlIR_EX=0                                           Premise(F670)
	S970= [IR_EX]={4,rS,rT,offset}                              IR_EX-Hold(S727,S969)
	S971= CtrlIR_ID=0                                           Premise(F671)
	S972= [IR_ID]={4,rS,rT,offset}                              IR_ID-Hold(S729,S971)
	S973= CtrlIR_IMMU=0                                         Premise(F672)
	S974= CtrlIR_MEM=0                                          Premise(F673)
	S975= [IR_MEM]={4,rS,rT,offset}                             IR_MEM-Hold(S732,S974)
	S976= CtrlIR_WB=1                                           Premise(F674)
	S977= [IR_WB]={4,rS,rT,offset}                              IR_WB-Write(S903,S976)
	S978= CtrlGPR=0                                             Premise(F675)
	S979= GPR[rS]=a                                             GPR-Hold(S735,S978)
	S980= GPR[rT]=b                                             GPR-Hold(S736,S978)
	S981= CtrlIAddrReg=0                                        Premise(F676)
	S982= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S738,S981)
	S983= CtrlIMem=0                                            Premise(F677)
	S984= IMem[{pid,addr}]={4,rS,rT,offset}                     IMem-Hold(S740,S983)
	S985= CtrlICacheReg=0                                       Premise(F678)
	S986= CtrlASIDIn=0                                          Premise(F679)
	S987= CtrlCP0=0                                             Premise(F680)
	S988= CP0[ASID]=pid                                         CP0-Hold(S744,S987)
	S989= CtrlEPCIn=0                                           Premise(F681)
	S990= CtrlExCodeIn=0                                        Premise(F682)
	S991= CtrlIRMux=0                                           Premise(F683)

WB	S992= PC.CIA=addr                                           PC-Out(S945)
	S993= PC.CIA31_28=addr[31:28]                               PC-Out(S945)
	S994= PC.Out=addr+{14{offset[15]},offset,2{0}}              PC-Out(S946)
	S995= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_MEM-Out(S948)
	S996= ALUOut_MEM.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_MEM-Out(S948)
	S997= ALUOut_MEM.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_MEM-Out(S948)
	S998= ALUOut_WB.Out=addr+{14{offset[15]},offset,2{0}}       ALUOut_WB-Out(S950)
	S999= ALUOut_WB.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_WB-Out(S950)
	S1000= ALUOut_WB.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_WB-Out(S950)
	S1001= A_EX.Out=FU(a)                                       A_EX-Out(S952)
	S1002= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S952)
	S1003= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S952)
	S1004= B_EX.Out=FU(b)                                       B_EX-Out(S956)
	S1005= B_EX.Out1_0={FU(b)}[1:0]                             B_EX-Out(S956)
	S1006= B_EX.Out4_0={FU(b)}[4:0]                             B_EX-Out(S956)
	S1007= ConditionReg_MEM.Out=CompareS(FU(a),FU(b))           ConditionReg_MEM-Out(S963)
	S1008= ConditionReg_MEM.Out1_0={CompareS(FU(a),FU(b))}[1:0] ConditionReg_MEM-Out(S963)
	S1009= ConditionReg_MEM.Out4_0={CompareS(FU(a),FU(b))}[4:0] ConditionReg_MEM-Out(S963)
	S1010= ConditionReg_WB.Out=CompareS(FU(a),FU(b))            ConditionReg_WB-Out(S965)
	S1011= ConditionReg_WB.Out1_0={CompareS(FU(a),FU(b))}[1:0]  ConditionReg_WB-Out(S965)
	S1012= ConditionReg_WB.Out4_0={CompareS(FU(a),FU(b))}[4:0]  ConditionReg_WB-Out(S965)
	S1013= IR_DMMU1.Out={4,rS,rT,offset}                        IR_DMMU1-Out(S967)
	S1014= IR_DMMU1.Out31_26=4                                  IR_DMMU1-Out(S967)
	S1015= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S967)
	S1016= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S967)
	S1017= IR_DMMU1.Out15_0=offset                              IR_DMMU1-Out(S967)
	S1018= IR_EX.Out={4,rS,rT,offset}                           IR_EX-Out(S970)
	S1019= IR_EX.Out31_26=4                                     IR_EX-Out(S970)
	S1020= IR_EX.Out25_21=rS                                    IR_EX-Out(S970)
	S1021= IR_EX.Out20_16=rT                                    IR_EX-Out(S970)
	S1022= IR_EX.Out15_0=offset                                 IR_EX-Out(S970)
	S1023= IR_ID.Out={4,rS,rT,offset}                           IR-Out(S972)
	S1024= IR_ID.Out31_26=4                                     IR-Out(S972)
	S1025= IR_ID.Out25_21=rS                                    IR-Out(S972)
	S1026= IR_ID.Out20_16=rT                                    IR-Out(S972)
	S1027= IR_ID.Out15_0=offset                                 IR-Out(S972)
	S1028= IR_MEM.Out={4,rS,rT,offset}                          IR_MEM-Out(S975)
	S1029= IR_MEM.Out31_26=4                                    IR_MEM-Out(S975)
	S1030= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S975)
	S1031= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S975)
	S1032= IR_MEM.Out15_0=offset                                IR_MEM-Out(S975)
	S1033= IR_WB.Out={4,rS,rT,offset}                           IR-Out(S977)
	S1034= IR_WB.Out31_26=4                                     IR-Out(S977)
	S1035= IR_WB.Out25_21=rS                                    IR-Out(S977)
	S1036= IR_WB.Out20_16=rT                                    IR-Out(S977)
	S1037= IR_WB.Out15_0=offset                                 IR-Out(S977)
	S1038= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S982)
	S1039= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S982)
	S1040= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S982)
	S1041= CP0.ASID=pid                                         CP0-Read-ASID(S988)
	S1042= PC.CIA=>ALU.A                                        Premise(F956)
	S1043= ALU.A=addr                                           Path(S992,S1042)
	S1044= SEXT.Out=>ALU.B                                      Premise(F957)
	S1045= ALU.Out=>ALUOut_MEM.In                               Premise(F958)
	S1046= ALUOut_MEM.Out=>ALUOut_WB.In                         Premise(F959)
	S1047= ALUOut_WB.In=addr+{14{offset[15]},offset,2{0}}       Path(S995,S1046)
	S1048= FU.OutID1=>A_EX.In                                   Premise(F960)
	S1049= A_MEM.Out=>A_WB.In                                   Premise(F961)
	S1050= FU.OutID2=>B_EX.In                                   Premise(F962)
	S1051= B_MEM.Out=>B_WB.In                                   Premise(F963)
	S1052= A_EX.Out=>CMPU.A                                     Premise(F964)
	S1053= CMPU.A=FU(a)                                         Path(S1001,S1052)
	S1054= B_EX.Out=>CMPU.B                                     Premise(F965)
	S1055= CMPU.B=FU(b)                                         Path(S1004,S1054)
	S1056= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F966)
	S1057= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F967)
	S1058= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F968)
	S1059= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F969)
	S1060= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F970)
	S1061= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F971)
	S1062= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F972)
	S1063= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F973)
	S1064= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F974)
	S1065= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F975)
	S1066= FU.Bub_ID=>CU_ID.Bub                                 Premise(F976)
	S1067= FU.Halt_ID=>CU_ID.Halt                               Premise(F977)
	S1068= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F978)
	S1069= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F979)
	S1070= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F980)
	S1071= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F981)
	S1072= FU.Bub_IF=>CU_IF.Bub                                 Premise(F982)
	S1073= FU.Halt_IF=>CU_IF.Halt                               Premise(F983)
	S1074= ICache.Hit=>CU_IF.ICacheHit                          Premise(F984)
	S1075= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F985)
	S1076= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F986)
	S1077= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F987)
	S1078= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F988)
	S1079= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F989)
	S1080= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F990)
	S1081= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F991)
	S1082= ConditionReg_MEM.Out=>CU_MEM.zero                    Premise(F992)
	S1083= CU_MEM.zero=CompareS(FU(a),FU(b))                    Path(S1007,S1082)
	S1084= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F993)
	S1085= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F994)
	S1086= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F995)
	S1087= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F996)
	S1088= CMPU.zero=>ConditionReg_MEM.In                       Premise(F997)
	S1089= ConditionReg_MEM.Out=>ConditionReg_WB.In             Premise(F998)
	S1090= ConditionReg_WB.In=CompareS(FU(a),FU(b))             Path(S1007,S1089)
	S1091= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F999)
	S1092= ICache.Hit=>FU.ICacheHit                             Premise(F1000)
	S1093= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F1001)
	S1094= FU.IR_DMMU1={4,rS,rT,offset}                         Path(S1013,S1093)
	S1095= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F1002)
	S1096= IR_EX.Out=>FU.IR_EX                                  Premise(F1003)
	S1097= FU.IR_EX={4,rS,rT,offset}                            Path(S1018,S1096)
	S1098= IR_ID.Out=>FU.IR_ID                                  Premise(F1004)
	S1099= FU.IR_ID={4,rS,rT,offset}                            Path(S1023,S1098)
	S1100= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F1005)
	S1101= IR_MEM.Out=>FU.IR_MEM                                Premise(F1006)
	S1102= FU.IR_MEM={4,rS,rT,offset}                           Path(S1028,S1101)
	S1103= IR_WB.Out=>FU.IR_WB                                  Premise(F1007)
	S1104= FU.IR_WB={4,rS,rT,offset}                            Path(S1033,S1103)
	S1105= GPR.Rdata1=>FU.InID1                                 Premise(F1008)
	S1106= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F1009)
	S1107= FU.InID1_RReg=rS                                     Path(S1025,S1106)
	S1108= GPR.Rdata2=>FU.InID2                                 Premise(F1010)
	S1109= IR_ID.Out20_16=>FU.InID2_RReg                        Premise(F1011)
	S1110= FU.InID2_RReg=rT                                     Path(S1026,S1109)
	S1111= FU.InWB_WReg=5'b00000                                Premise(F1012)
	S1112= IR_ID.Out25_21=>GPR.RReg1                            Premise(F1013)
	S1113= GPR.RReg1=rS                                         Path(S1025,S1112)
	S1114= GPR.Rdata1=a                                         GPR-Read(S1113,S979)
	S1115= FU.InID1=a                                           Path(S1114,S1105)
	S1116= FU.OutID1=FU(a)                                      FU-Forward(S1115)
	S1117= A_EX.In=FU(a)                                        Path(S1116,S1048)
	S1118= IR_ID.Out20_16=>GPR.RReg2                            Premise(F1014)
	S1119= GPR.RReg2=rT                                         Path(S1026,S1118)
	S1120= GPR.Rdata2=b                                         GPR-Read(S1119,S980)
	S1121= FU.InID2=b                                           Path(S1120,S1108)
	S1122= FU.OutID2=FU(b)                                      FU-Forward(S1121)
	S1123= B_EX.In=FU(b)                                        Path(S1122,S1050)
	S1124= IMMU.Addr=>IAddrReg.In                               Premise(F1015)
	S1125= PC.Out=>ICache.IEA                                   Premise(F1016)
	S1126= ICache.IEA=addr+{14{offset[15]},offset,2{0}}         Path(S994,S1125)
	S1127= ICache.Hit=ICacheHit(addr+{14{offset[15]},offset,2{0}})ICache-Search(S1126)
	S1128= CU_IF.ICacheHit=ICacheHit(addr+{14{offset[15]},offset,2{0}})Path(S1127,S1074)
	S1129= FU.ICacheHit=ICacheHit(addr+{14{offset[15]},offset,2{0}})Path(S1127,S1092)
	S1130= PC.Out=>ICache.IEA                                   Premise(F1017)
	S1131= IMem.MEM8WordOut=>ICache.WData                       Premise(F1018)
	S1132= ICache.Out=>ICacheReg.In                             Premise(F1019)
	S1133= PC.Out=>IMMU.IEA                                     Premise(F1020)
	S1134= IMMU.IEA=addr+{14{offset[15]},offset,2{0}}           Path(S994,S1133)
	S1135= CP0.ASID=>IMMU.PID                                   Premise(F1021)
	S1136= IMMU.PID=pid                                         Path(S1041,S1135)
	S1137= IMMU.Addr={pid,addr+{14{offset[15]},offset,2{0}}}    IMMU-Search(S1136,S1134)
	S1138= IAddrReg.In={pid,addr+{14{offset[15]},offset,2{0}}}  Path(S1137,S1124)
	S1139= IMMU.Hit=IMMUHit(pid,addr+{14{offset[15]},offset,2{0}})IMMU-Search(S1136,S1134)
	S1140= CU_IF.IMMUHit=IMMUHit(pid,addr+{14{offset[15]},offset,2{0}})Path(S1139,S1075)
	S1141= IAddrReg.Out=>IMem.RAddr                             Premise(F1022)
	S1142= IMem.RAddr={pid,addr}                                Path(S1038,S1141)
	S1143= IMem.Out={4,rS,rT,offset}                            IMem-Read(S1142,S984)
	S1144= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1142,S984)
	S1145= ICache.WData=IMemGet8Word({pid,addr})                Path(S1144,S1131)
	S1146= ICacheReg.Out=>IRMux.CacheData                       Premise(F1023)
	S1147= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F1024)
	S1148= IMem.Out=>IRMux.MemData                              Premise(F1025)
	S1149= IRMux.MemData={4,rS,rT,offset}                       Path(S1143,S1148)
	S1150= IRMux.Out={4,rS,rT,offset}                           IRMux-Select2(S1149)
	S1151= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F1026)
	S1152= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1027)
	S1153= IR_DMMU1.In={4,rS,rT,offset}                         Path(S1028,S1152)
	S1154= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F1028)
	S1155= IR_DMMU2.In={4,rS,rT,offset}                         Path(S1013,S1154)
	S1156= IR_ID.Out=>IR_EX.In                                  Premise(F1029)
	S1157= IR_EX.In={4,rS,rT,offset}                            Path(S1023,S1156)
	S1158= ICache.Out=>IR_ID.In                                 Premise(F1030)
	S1159= IRMux.Out=>IR_ID.In                                  Premise(F1031)
	S1160= IR_ID.In={4,rS,rT,offset}                            Path(S1150,S1159)
	S1161= ICache.Out=>IR_IMMU.In                               Premise(F1032)
	S1162= IR_EX.Out=>IR_MEM.In                                 Premise(F1033)
	S1163= IR_MEM.In={4,rS,rT,offset}                           Path(S1018,S1162)
	S1164= IR_DMMU2.Out=>IR_WB.In                               Premise(F1034)
	S1165= IR_MEM.Out=>IR_WB.In                                 Premise(F1035)
	S1166= IR_WB.In={4,rS,rT,offset}                            Path(S1028,S1165)
	S1167= ALUOut_MEM.Out=>PC.In                                Premise(F1036)
	S1168= PC.In=addr+{14{offset[15]},offset,2{0}}              Path(S995,S1167)
	S1169= IR_EX.Out15_0=>SEXT.In                               Premise(F1037)
	S1170= SEXT.In=offset                                       Path(S1022,S1169)
	S1171= SEXT.Out={14{offset[15]},offset,2{0}}                SEXT(S1170)
	S1172= ALU.B={14{offset[15]},offset,2{0}}                   Path(S1171,S1044)
	S1173= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1038)
	S1174= CU_DMMU1.IRFunc1=rT                                  Path(S1016,S1173)
	S1175= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1039)
	S1176= CU_DMMU1.IRFunc2=rS                                  Path(S1015,S1175)
	S1177= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1040)
	S1178= CU_DMMU1.Op=4                                        Path(S1014,S1177)
	S1179= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1041)
	S1180= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1042)
	S1181= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1043)
	S1182= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1044)
	S1183= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1045)
	S1184= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1046)
	S1185= CU_EX.IRFunc1=rT                                     Path(S1021,S1184)
	S1186= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1047)
	S1187= CU_EX.IRFunc2=rS                                     Path(S1020,S1186)
	S1188= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1048)
	S1189= CU_EX.Op=4                                           Path(S1019,S1188)
	S1190= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1049)
	S1191= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1050)
	S1192= CU_ID.IRFunc1=rT                                     Path(S1026,S1191)
	S1193= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1051)
	S1194= CU_ID.IRFunc2=rS                                     Path(S1025,S1193)
	S1195= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1052)
	S1196= CU_ID.Op=4                                           Path(S1024,S1195)
	S1197= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1053)
	S1198= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1054)
	S1199= CU_MEM.IRFunc1=rT                                    Path(S1031,S1198)
	S1200= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1055)
	S1201= CU_MEM.IRFunc2=rS                                    Path(S1030,S1200)
	S1202= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1056)
	S1203= CU_MEM.Op=4                                          Path(S1029,S1202)
	S1204= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1057)
	S1205= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1058)
	S1206= CU_WB.IRFunc1=rT                                     Path(S1036,S1205)
	S1207= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1059)
	S1208= CU_WB.IRFunc2=rS                                     Path(S1035,S1207)
	S1209= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1060)
	S1210= CU_WB.Op=4                                           Path(S1034,S1209)
	S1211= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1061)
	S1212= CtrlPC=0                                             Premise(F1062)
	S1213= CtrlPCInc=0                                          Premise(F1063)
	S1214= PC[CIA]=addr                                         PC-Hold(S945,S1213)
	S1215= PC[Out]=addr+{14{offset[15]},offset,2{0}}            PC-Hold(S946,S1212,S1213)
	S1216= CtrlALUOut_MEM=0                                     Premise(F1064)
	S1217= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}       ALUOut_MEM-Hold(S948,S1216)
	S1218= CtrlALUOut_WB=0                                      Premise(F1065)
	S1219= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}        ALUOut_WB-Hold(S950,S1218)
	S1220= CtrlA_EX=0                                           Premise(F1066)
	S1221= [A_EX]=FU(a)                                         A_EX-Hold(S952,S1220)
	S1222= CtrlA_MEM=0                                          Premise(F1067)
	S1223= CtrlA_WB=0                                           Premise(F1068)
	S1224= CtrlB_EX=0                                           Premise(F1069)
	S1225= [B_EX]=FU(b)                                         B_EX-Hold(S956,S1224)
	S1226= CtrlB_MEM=0                                          Premise(F1070)
	S1227= CtrlB_WB=0                                           Premise(F1071)
	S1228= CtrlICache=0                                         Premise(F1072)
	S1229= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S960,S1228)
	S1230= CtrlIMMU=0                                           Premise(F1073)
	S1231= CtrlConditionReg_MEM=0                               Premise(F1074)
	S1232= [ConditionReg_MEM]=CompareS(FU(a),FU(b))             ConditionReg_MEM-Hold(S963,S1231)
	S1233= CtrlConditionReg_WB=0                                Premise(F1075)
	S1234= [ConditionReg_WB]=CompareS(FU(a),FU(b))              ConditionReg_WB-Hold(S965,S1233)
	S1235= CtrlIR_DMMU1=0                                       Premise(F1076)
	S1236= [IR_DMMU1]={4,rS,rT,offset}                          IR_DMMU1-Hold(S967,S1235)
	S1237= CtrlIR_DMMU2=0                                       Premise(F1077)
	S1238= CtrlIR_EX=0                                          Premise(F1078)
	S1239= [IR_EX]={4,rS,rT,offset}                             IR_EX-Hold(S970,S1238)
	S1240= CtrlIR_ID=0                                          Premise(F1079)
	S1241= [IR_ID]={4,rS,rT,offset}                             IR_ID-Hold(S972,S1240)
	S1242= CtrlIR_IMMU=0                                        Premise(F1080)
	S1243= CtrlIR_MEM=0                                         Premise(F1081)
	S1244= [IR_MEM]={4,rS,rT,offset}                            IR_MEM-Hold(S975,S1243)
	S1245= CtrlIR_WB=0                                          Premise(F1082)
	S1246= [IR_WB]={4,rS,rT,offset}                             IR_WB-Hold(S977,S1245)
	S1247= CtrlGPR=0                                            Premise(F1083)
	S1248= GPR[rS]=a                                            GPR-Hold(S979,S1247)
	S1249= GPR[rT]=b                                            GPR-Hold(S980,S1247)
	S1250= CtrlIAddrReg=0                                       Premise(F1084)
	S1251= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S982,S1250)
	S1252= CtrlIMem=0                                           Premise(F1085)
	S1253= IMem[{pid,addr}]={4,rS,rT,offset}                    IMem-Hold(S984,S1252)
	S1254= CtrlICacheReg=0                                      Premise(F1086)
	S1255= CtrlASIDIn=0                                         Premise(F1087)
	S1256= CtrlCP0=0                                            Premise(F1088)
	S1257= CP0[ASID]=pid                                        CP0-Hold(S988,S1256)
	S1258= CtrlEPCIn=0                                          Premise(F1089)
	S1259= CtrlExCodeIn=0                                       Premise(F1090)
	S1260= CtrlIRMux=0                                          Premise(F1091)

POST	S1214= PC[CIA]=addr                                         PC-Hold(S945,S1213)
	S1215= PC[Out]=addr+{14{offset[15]},offset,2{0}}            PC-Hold(S946,S1212,S1213)
	S1217= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}       ALUOut_MEM-Hold(S948,S1216)
	S1219= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}        ALUOut_WB-Hold(S950,S1218)
	S1221= [A_EX]=FU(a)                                         A_EX-Hold(S952,S1220)
	S1225= [B_EX]=FU(b)                                         B_EX-Hold(S956,S1224)
	S1229= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S960,S1228)
	S1232= [ConditionReg_MEM]=CompareS(FU(a),FU(b))             ConditionReg_MEM-Hold(S963,S1231)
	S1234= [ConditionReg_WB]=CompareS(FU(a),FU(b))              ConditionReg_WB-Hold(S965,S1233)
	S1236= [IR_DMMU1]={4,rS,rT,offset}                          IR_DMMU1-Hold(S967,S1235)
	S1239= [IR_EX]={4,rS,rT,offset}                             IR_EX-Hold(S970,S1238)
	S1241= [IR_ID]={4,rS,rT,offset}                             IR_ID-Hold(S972,S1240)
	S1244= [IR_MEM]={4,rS,rT,offset}                            IR_MEM-Hold(S975,S1243)
	S1246= [IR_WB]={4,rS,rT,offset}                             IR_WB-Hold(S977,S1245)
	S1248= GPR[rS]=a                                            GPR-Hold(S979,S1247)
	S1249= GPR[rT]=b                                            GPR-Hold(S980,S1247)
	S1251= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S982,S1250)
	S1253= IMem[{pid,addr}]={4,rS,rT,offset}                    IMem-Hold(S984,S1252)
	S1257= CP0[ASID]=pid                                        CP0-Hold(S988,S1256)

