Alta Pattern Set			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
SKIP																			
CCD:	E2V  D09F		#NAME?																
System:	16 Bit		- step 0 must be final resting  state																
Pattern	M16HS1C																		
Date:	6/1/2009	Time (nS)	Latching	ADD/FIFO	RIGHT	FIFO		SAM 2L	SAM 1L	SAM 2R	SAM 1R	ADCLK	SW	S3	S2	S1	R	Stop	Row
	Mask		0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0	
	BIN 1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	1
		10	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	2
		20	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	3
		30	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	4
		40	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	5
		50	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	32
		60	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	33
		70	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	34
		80	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	35
		90	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	36
		100	0	0	0	0	0	0	0	0	0	0	1	1	0	1	0	0	37
		110	0	0	0	0	0	0	0	0	0	0	1	1	0	1	0	0	38
		120	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	39
		130	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	67
		140	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	68
		150	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	69
		160	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	70
		170	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	71
	END	180	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	72
