// Seed: 3510583504
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  uwire id_3
);
  wire id_5 = id_1;
  wor  id_6;
  id_7(
      -1, 1'b0, -1, id_0, id_3, id_6 && id_5
  );
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
