# Load standard cell library
# read_liberty -lib /home/jagadeesh97/OpenROAD-flow-scripts/flow/platforms/sky130hs/lib/sky130_fd_sc_hs__tt_025C_1v80.lib

# Read RTL Verilog
read_verilog pe.v mac.v csa.v mbe.v 

# Synthesize top module
synth -top pe 

# Prepare top module without flattening
prep -top pe

# Map D flip-flops
# dfflibmap -liberty /home/jagadeesh97/OpenROAD-flow-scripts/flow/platforms/sky130hs/lib/sky130_fd_sc_hs__tt_025C_1v80.lib

# Then: map those gates into Sky130 cells (maj canâ€™t reappear)
# abc -liberty /home/jagadeesh97/OpenROAD-flow-scripts/flow/platforms/sky130hs/lib/sky130_fd_sc_hs__tt_025C_1v80.lib

# Output mapped netlist
write_verilog pe_unit.v
write_json pe_unit.json