SIM:= iverilog
EG_NAME:= sequence_detector
<<<<<<< HEAD
TB_BSV:= simple_sequence_detector_testbench
TB_BSV_TOP:= mk_simple_sequence_detector_testbench
=======
TB_BSV:= simple_detector_testbench
TB_BSV_TOP:= mk_simple_detector_testbench
>>>>>>> f8696eb42bc23d00820e0c78256ffee035c317f9
