// Seed: 1273524453
module module_0 (
    output tri  id_0,
    input  wand id_1,
    input  wire id_2,
    input  wire id_3,
    output wor  id_4
);
  module_2 modCall_1 (
      id_3,
      id_0,
      id_4,
      id_3,
      id_3,
      id_4,
      id_0,
      id_1,
      id_3,
      id_2,
      id_4,
      id_1,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_2,
      id_0,
      id_1,
      id_3,
      id_4,
      id_4,
      id_1
  );
  wire id_6;
endmodule
module module_1 (
    input  wand id_0,
    output tri1 id_1
);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.type_0 = 0;
endmodule
module module_2 (
    input wor id_0,
    output wire id_1,
    output tri0 id_2,
    input supply0 id_3,
    input uwire id_4,
    output supply1 id_5,
    output wor id_6,
    input supply1 id_7,
    input tri1 id_8,
    input wand id_9,
    output uwire id_10,
    input tri0 id_11,
    input wor id_12,
    input tri1 id_13,
    input wand id_14,
    input tri0 id_15,
    input supply1 id_16,
    input supply0 id_17,
    input supply1 id_18,
    output supply0 id_19,
    input wand id_20,
    input wire id_21,
    output wire id_22,
    output supply1 id_23,
    input wand id_24
);
  wire id_26;
  assign module_0.id_2 = 0;
  wire  id_27;
  wire  id_28;
  uwire id_29 = id_21;
  wire  id_30;
  wire  id_31;
  wire  id_32;
  wor   id_33;
  tri0 id_34, id_35, id_36, id_37;
  wire id_38;
  id_39 :
  assert property (@(posedge id_14, posedge id_0) -1) begin : LABEL_0
  end
  wire id_40;
  assign id_36 = id_29;
  assign id_29 = id_33;
  always id_5 = 1;
endmodule
