verilog xil_defaultlib --include "../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl" \
"../../../bd/design_3_no_cpu/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v" \
"../../../bd/design_3_no_cpu/ipshared/db16/image_loader_module.v" \
"../../../bd/design_3_no_cpu/ip/design_3_no_cpu_image_loader_module_0_0/sim/design_3_no_cpu_image_loader_module_0_0.v" \
"../../../bd/design_3_no_cpu/ipshared/c04c/axi4_lite_register_module.v" \
"../../../bd/design_3_no_cpu/ip/design_3_no_cpu_axi4_lite_register_m_0_0/sim/design_3_no_cpu_axi4_lite_register_m_0_0.v" \
"../../../bd/design_3_no_cpu/ipshared/08f5/perceptron.v" \
"../../../bd/design_3_no_cpu/ip/design_3_no_cpu_perceptron_0_0/sim/design_3_no_cpu_perceptron_0_0.v" \
"../../../bd/design_3_no_cpu/ip/design_3_no_cpu_xbar_0/sim/design_3_no_cpu_xbar_0.v" \
"../../../bd/design_3_no_cpu/sim/design_3_no_cpu.v" \

verilog xil_defaultlib "glbl.v"

nosort
