Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Sep 21 19:14:22 2021
| Host         : ROG-112-14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  21          
TIMING-20  Warning   Non-clocked latch              28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (112)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (28)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (112)
--------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: mystateMachineButton/display_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mystateMachineButton/display_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mystateMachineButton/display_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mystateMachineButton/display_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mystateMachineButton/display_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mystateMachineButton/display_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mystateMachineButton/display_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mystateMachineButton/display_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mystateMachineButton/display_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mystateMachineButton/display_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mystateMachineButton/display_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mystateMachineButton/display_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mystateMachineButton/display_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mystateMachineButton/display_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mystateMachineButton/display_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mystateMachineButton/display_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (28)
-------------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.397        0.000                      0                  204        0.066        0.000                      0                  204        4.500        0.000                       0                   107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.397        0.000                      0                  156        0.066        0.000                      0                  156        4.500        0.000                       0                   107  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.277        0.000                      0                   48        0.259        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.397ns  (required time - arrival time)
  Source:                 mystateMachineButton/timer/ms_ticks_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/display_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.494ns  (logic 1.386ns (18.495%)  route 6.108ns (81.505%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.710     5.312    mystateMachineButton/timer/CLK
    SLICE_X2Y101         FDCE                                         r  mystateMachineButton/timer/ms_ticks_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  mystateMachineButton/timer/ms_ticks_reg[14]/Q
                         net (fo=16, routed)          1.270     7.100    mystateMachineButton/timer/ms_ticks_reg_n_0_[14]
    SLICE_X8Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.224 r  mystateMachineButton/timer/stop_time[12]_i_20/O
                         net (fo=4, routed)           0.510     7.734    mystateMachineButton/timer/stop_time[12]_i_20_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.858 r  mystateMachineButton/timer/stop_time[12]_i_15/O
                         net (fo=9, routed)           1.071     8.929    mystateMachineButton/timer/stop_time[12]_i_15_n_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.124     9.053 r  mystateMachineButton/timer/stop_time[12]_i_12/O
                         net (fo=3, routed)           0.739     9.792    mystateMachineButton/timer/stop_time[12]_i_12_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     9.916 r  mystateMachineButton/timer/stop_time[12]_i_8/O
                         net (fo=2, routed)           1.023    10.939    mystateMachineButton/timer/stop_time[12]_i_8_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124    11.063 f  mystateMachineButton/timer/stop_time[12]_i_2/O
                         net (fo=9, routed)           0.804    11.867    mystateMachineButton/timer/stop_time[12]_i_2_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.124    11.991 r  mystateMachineButton/timer/stop_time[12]_i_1/O
                         net (fo=6, routed)           0.691    12.682    mystateMachineButton/timer/stop_time[15]_i_8_0[11]
    SLICE_X3Y96          LUT6 (Prop_lut6_I4_O)        0.124    12.806 r  mystateMachineButton/timer/display[10]_i_1/O
                         net (fo=1, routed)           0.000    12.806    mystateMachineButton/display0_in[10]
    SLICE_X3Y96          FDRE                                         r  mystateMachineButton/display_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.605    15.028    mystateMachineButton/CLK
    SLICE_X3Y96          FDRE                                         r  mystateMachineButton/display_reg[10]/C
                         clock pessimism              0.180    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X3Y96          FDRE (Setup_fdre_C_D)        0.031    15.203    mystateMachineButton/display_reg[10]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -12.806    
  -------------------------------------------------------------------
                         slack                                  2.397    

Slack (MET) :             2.529ns  (required time - arrival time)
  Source:                 mystateMachineButton/timer/ms_ticks_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/stop_time_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.282ns  (logic 1.262ns (17.331%)  route 6.020ns (82.669%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.710     5.312    mystateMachineButton/timer/CLK
    SLICE_X2Y101         FDCE                                         r  mystateMachineButton/timer/ms_ticks_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  mystateMachineButton/timer/ms_ticks_reg[14]/Q
                         net (fo=16, routed)          1.270     7.100    mystateMachineButton/timer/ms_ticks_reg_n_0_[14]
    SLICE_X8Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.224 r  mystateMachineButton/timer/stop_time[12]_i_20/O
                         net (fo=4, routed)           0.510     7.734    mystateMachineButton/timer/stop_time[12]_i_20_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.858 r  mystateMachineButton/timer/stop_time[12]_i_15/O
                         net (fo=9, routed)           1.071     8.929    mystateMachineButton/timer/stop_time[12]_i_15_n_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.124     9.053 r  mystateMachineButton/timer/stop_time[12]_i_12/O
                         net (fo=3, routed)           0.739     9.792    mystateMachineButton/timer/stop_time[12]_i_12_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     9.916 r  mystateMachineButton/timer/stop_time[12]_i_8/O
                         net (fo=2, routed)           1.023    10.939    mystateMachineButton/timer/stop_time[12]_i_8_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124    11.063 f  mystateMachineButton/timer/stop_time[12]_i_2/O
                         net (fo=9, routed)           0.804    11.867    mystateMachineButton/timer/stop_time[12]_i_2_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.124    11.991 r  mystateMachineButton/timer/stop_time[12]_i_1/O
                         net (fo=6, routed)           0.603    12.594    mystateMachineButton/in14[12]
    SLICE_X4Y95          FDRE                                         r  mystateMachineButton/stop_time_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.603    15.026    mystateMachineButton/CLK
    SLICE_X4Y95          FDRE                                         r  mystateMachineButton/stop_time_reg[12]/C
                         clock pessimism              0.180    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X4Y95          FDRE (Setup_fdre_C_D)       -0.047    15.123    mystateMachineButton/stop_time_reg[12]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -12.594    
  -------------------------------------------------------------------
                         slack                                  2.529    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 mystateMachineButton/timer/ms_ticks_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/stop_time_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.343ns  (logic 1.386ns (18.876%)  route 5.957ns (81.124%))
  Logic Levels:           7  (LUT3=1 LUT6=6)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.710     5.312    mystateMachineButton/timer/CLK
    SLICE_X2Y101         FDCE                                         r  mystateMachineButton/timer/ms_ticks_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  mystateMachineButton/timer/ms_ticks_reg[14]/Q
                         net (fo=16, routed)          1.270     7.100    mystateMachineButton/timer/ms_ticks_reg_n_0_[14]
    SLICE_X8Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.224 r  mystateMachineButton/timer/stop_time[12]_i_20/O
                         net (fo=4, routed)           0.510     7.734    mystateMachineButton/timer/stop_time[12]_i_20_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.858 r  mystateMachineButton/timer/stop_time[12]_i_15/O
                         net (fo=9, routed)           1.071     8.929    mystateMachineButton/timer/stop_time[12]_i_15_n_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.124     9.053 r  mystateMachineButton/timer/stop_time[12]_i_12/O
                         net (fo=3, routed)           0.739     9.792    mystateMachineButton/timer/stop_time[12]_i_12_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     9.916 r  mystateMachineButton/timer/stop_time[12]_i_8/O
                         net (fo=2, routed)           1.023    10.939    mystateMachineButton/timer/stop_time[12]_i_8_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124    11.063 f  mystateMachineButton/timer/stop_time[12]_i_2/O
                         net (fo=9, routed)           0.804    11.867    mystateMachineButton/timer/stop_time[12]_i_2_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.124    11.991 r  mystateMachineButton/timer/stop_time[12]_i_1/O
                         net (fo=6, routed)           0.540    12.531    mystateMachineButton/timer/stop_time[15]_i_8_0[11]
    SLICE_X4Y97          LUT3 (Prop_lut3_I1_O)        0.124    12.655 r  mystateMachineButton/timer/stop_time[10]_i_1/O
                         net (fo=1, routed)           0.000    12.655    mystateMachineButton/in14[10]
    SLICE_X4Y97          FDRE                                         r  mystateMachineButton/stop_time_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.604    15.027    mystateMachineButton/CLK
    SLICE_X4Y97          FDRE                                         r  mystateMachineButton/stop_time_reg[10]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X4Y97          FDRE (Setup_fdre_C_D)        0.029    15.200    mystateMachineButton/stop_time_reg[10]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -12.655    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 mystateMachineButton/timer/ms_ticks_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/stop_time_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.337ns  (logic 1.380ns (18.810%)  route 5.957ns (81.190%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.710     5.312    mystateMachineButton/timer/CLK
    SLICE_X2Y101         FDCE                                         r  mystateMachineButton/timer/ms_ticks_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  mystateMachineButton/timer/ms_ticks_reg[14]/Q
                         net (fo=16, routed)          1.270     7.100    mystateMachineButton/timer/ms_ticks_reg_n_0_[14]
    SLICE_X8Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.224 r  mystateMachineButton/timer/stop_time[12]_i_20/O
                         net (fo=4, routed)           0.510     7.734    mystateMachineButton/timer/stop_time[12]_i_20_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.858 r  mystateMachineButton/timer/stop_time[12]_i_15/O
                         net (fo=9, routed)           1.071     8.929    mystateMachineButton/timer/stop_time[12]_i_15_n_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.124     9.053 r  mystateMachineButton/timer/stop_time[12]_i_12/O
                         net (fo=3, routed)           0.739     9.792    mystateMachineButton/timer/stop_time[12]_i_12_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     9.916 r  mystateMachineButton/timer/stop_time[12]_i_8/O
                         net (fo=2, routed)           1.023    10.939    mystateMachineButton/timer/stop_time[12]_i_8_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124    11.063 f  mystateMachineButton/timer/stop_time[12]_i_2/O
                         net (fo=9, routed)           0.804    11.867    mystateMachineButton/timer/stop_time[12]_i_2_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.124    11.991 r  mystateMachineButton/timer/stop_time[12]_i_1/O
                         net (fo=6, routed)           0.540    12.531    mystateMachineButton/timer/stop_time[15]_i_8_0[11]
    SLICE_X4Y97          LUT2 (Prop_lut2_I1_O)        0.118    12.649 r  mystateMachineButton/timer/stop_time[9]_i_1/O
                         net (fo=1, routed)           0.000    12.649    mystateMachineButton/in14[9]
    SLICE_X4Y97          FDRE                                         r  mystateMachineButton/stop_time_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.604    15.027    mystateMachineButton/CLK
    SLICE_X4Y97          FDRE                                         r  mystateMachineButton/stop_time_reg[9]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X4Y97          FDRE (Setup_fdre_C_D)        0.075    15.246    mystateMachineButton/stop_time_reg[9]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                         -12.649    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             2.720ns  (required time - arrival time)
  Source:                 mystateMachineButton/timer/ms_ticks_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/display_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 1.386ns (19.331%)  route 5.784ns (80.669%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.710     5.312    mystateMachineButton/timer/CLK
    SLICE_X2Y101         FDCE                                         r  mystateMachineButton/timer/ms_ticks_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  mystateMachineButton/timer/ms_ticks_reg[14]/Q
                         net (fo=16, routed)          1.270     7.100    mystateMachineButton/timer/ms_ticks_reg_n_0_[14]
    SLICE_X8Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.224 r  mystateMachineButton/timer/stop_time[12]_i_20/O
                         net (fo=4, routed)           0.510     7.734    mystateMachineButton/timer/stop_time[12]_i_20_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.858 r  mystateMachineButton/timer/stop_time[12]_i_15/O
                         net (fo=9, routed)           1.071     8.929    mystateMachineButton/timer/stop_time[12]_i_15_n_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.124     9.053 f  mystateMachineButton/timer/stop_time[12]_i_12/O
                         net (fo=3, routed)           0.739     9.792    mystateMachineButton/timer/stop_time[12]_i_12_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     9.916 f  mystateMachineButton/timer/stop_time[12]_i_8/O
                         net (fo=2, routed)           1.023    10.939    mystateMachineButton/timer/stop_time[12]_i_8_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124    11.063 r  mystateMachineButton/timer/stop_time[12]_i_2/O
                         net (fo=9, routed)           0.638    11.700    mystateMachineButton/timer/stop_time[12]_i_2_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I5_O)        0.124    11.824 r  mystateMachineButton/timer/stop_time[8]_i_2/O
                         net (fo=4, routed)           0.534    12.358    mystateMachineButton/timer/stop_time[15]_i_8_0[7]
    SLICE_X4Y96          LUT6 (Prop_lut6_I5_O)        0.124    12.482 r  mystateMachineButton/timer/display[5]_i_1/O
                         net (fo=1, routed)           0.000    12.482    mystateMachineButton/display0_in[5]
    SLICE_X4Y96          FDRE                                         r  mystateMachineButton/display_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.603    15.026    mystateMachineButton/CLK
    SLICE_X4Y96          FDRE                                         r  mystateMachineButton/display_reg[5]/C
                         clock pessimism              0.180    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X4Y96          FDRE (Setup_fdre_C_D)        0.032    15.202    mystateMachineButton/display_reg[5]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -12.482    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 mystateMachineButton/timer/ms_ticks_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/display_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.134ns  (logic 1.386ns (19.429%)  route 5.748ns (80.571%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.710     5.312    mystateMachineButton/timer/CLK
    SLICE_X2Y101         FDCE                                         r  mystateMachineButton/timer/ms_ticks_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  mystateMachineButton/timer/ms_ticks_reg[14]/Q
                         net (fo=16, routed)          1.270     7.100    mystateMachineButton/timer/ms_ticks_reg_n_0_[14]
    SLICE_X8Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.224 r  mystateMachineButton/timer/stop_time[12]_i_20/O
                         net (fo=4, routed)           0.510     7.734    mystateMachineButton/timer/stop_time[12]_i_20_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.858 r  mystateMachineButton/timer/stop_time[12]_i_15/O
                         net (fo=9, routed)           1.071     8.929    mystateMachineButton/timer/stop_time[12]_i_15_n_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.124     9.053 f  mystateMachineButton/timer/stop_time[12]_i_12/O
                         net (fo=3, routed)           0.739     9.792    mystateMachineButton/timer/stop_time[12]_i_12_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     9.916 f  mystateMachineButton/timer/stop_time[12]_i_8/O
                         net (fo=2, routed)           1.023    10.939    mystateMachineButton/timer/stop_time[12]_i_8_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124    11.063 r  mystateMachineButton/timer/stop_time[12]_i_2/O
                         net (fo=9, routed)           0.836    11.899    mystateMachineButton/timer/stop_time[12]_i_2_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.124    12.023 r  mystateMachineButton/timer/stop_time[11]_i_1/O
                         net (fo=2, routed)           0.299    12.322    mystateMachineButton/timer/stop_time[15]_i_8_0[10]
    SLICE_X3Y97          LUT5 (Prop_lut5_I2_O)        0.124    12.446 r  mystateMachineButton/timer/display[11]_i_1/O
                         net (fo=1, routed)           0.000    12.446    mystateMachineButton/display0_in[11]
    SLICE_X3Y97          FDRE                                         r  mystateMachineButton/display_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.606    15.029    mystateMachineButton/CLK
    SLICE_X3Y97          FDRE                                         r  mystateMachineButton/display_reg[11]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)        0.031    15.204    mystateMachineButton/display_reg[11]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -12.446    
  -------------------------------------------------------------------
                         slack                                  2.758    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 mystateMachineButton/timer/ms_ticks_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/display_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.129ns  (logic 1.386ns (19.442%)  route 5.743ns (80.558%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.710     5.312    mystateMachineButton/timer/CLK
    SLICE_X2Y101         FDCE                                         r  mystateMachineButton/timer/ms_ticks_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  mystateMachineButton/timer/ms_ticks_reg[14]/Q
                         net (fo=16, routed)          1.270     7.100    mystateMachineButton/timer/ms_ticks_reg_n_0_[14]
    SLICE_X8Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.224 r  mystateMachineButton/timer/stop_time[12]_i_20/O
                         net (fo=4, routed)           0.510     7.734    mystateMachineButton/timer/stop_time[12]_i_20_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.858 r  mystateMachineButton/timer/stop_time[12]_i_15/O
                         net (fo=9, routed)           1.071     8.929    mystateMachineButton/timer/stop_time[12]_i_15_n_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.124     9.053 f  mystateMachineButton/timer/stop_time[12]_i_12/O
                         net (fo=3, routed)           0.739     9.792    mystateMachineButton/timer/stop_time[12]_i_12_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     9.916 f  mystateMachineButton/timer/stop_time[12]_i_8/O
                         net (fo=2, routed)           1.023    10.939    mystateMachineButton/timer/stop_time[12]_i_8_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124    11.063 r  mystateMachineButton/timer/stop_time[12]_i_2/O
                         net (fo=9, routed)           0.638    11.700    mystateMachineButton/timer/stop_time[12]_i_2_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I5_O)        0.124    11.824 r  mystateMachineButton/timer/stop_time[8]_i_2/O
                         net (fo=4, routed)           0.493    12.317    mystateMachineButton/timer/stop_time[15]_i_8_0[7]
    SLICE_X3Y97          LUT5 (Prop_lut5_I2_O)        0.124    12.441 r  mystateMachineButton/timer/display[8]_i_1/O
                         net (fo=1, routed)           0.000    12.441    mystateMachineButton/display0_in[8]
    SLICE_X3Y97          FDRE                                         r  mystateMachineButton/display_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.606    15.029    mystateMachineButton/CLK
    SLICE_X3Y97          FDRE                                         r  mystateMachineButton/display_reg[8]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)        0.031    15.204    mystateMachineButton/display_reg[8]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -12.441    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             2.775ns  (required time - arrival time)
  Source:                 mystateMachineButton/timer/ms_ticks_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/display_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 1.386ns (19.472%)  route 5.732ns (80.528%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.710     5.312    mystateMachineButton/timer/CLK
    SLICE_X2Y101         FDCE                                         r  mystateMachineButton/timer/ms_ticks_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  mystateMachineButton/timer/ms_ticks_reg[14]/Q
                         net (fo=16, routed)          1.270     7.100    mystateMachineButton/timer/ms_ticks_reg_n_0_[14]
    SLICE_X8Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.224 r  mystateMachineButton/timer/stop_time[12]_i_20/O
                         net (fo=4, routed)           0.510     7.734    mystateMachineButton/timer/stop_time[12]_i_20_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.858 r  mystateMachineButton/timer/stop_time[12]_i_15/O
                         net (fo=9, routed)           1.071     8.929    mystateMachineButton/timer/stop_time[12]_i_15_n_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.124     9.053 r  mystateMachineButton/timer/stop_time[12]_i_12/O
                         net (fo=3, routed)           0.739     9.792    mystateMachineButton/timer/stop_time[12]_i_12_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     9.916 r  mystateMachineButton/timer/stop_time[12]_i_8/O
                         net (fo=2, routed)           1.023    10.939    mystateMachineButton/timer/stop_time[12]_i_8_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124    11.063 f  mystateMachineButton/timer/stop_time[12]_i_2/O
                         net (fo=9, routed)           0.804    11.867    mystateMachineButton/timer/stop_time[12]_i_2_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.124    11.991 r  mystateMachineButton/timer/stop_time[12]_i_1/O
                         net (fo=6, routed)           0.315    12.306    mystateMachineButton/timer/stop_time[15]_i_8_0[11]
    SLICE_X3Y97          LUT6 (Prop_lut6_I5_O)        0.124    12.430 r  mystateMachineButton/timer/display[9]_i_1/O
                         net (fo=1, routed)           0.000    12.430    mystateMachineButton/display0_in[9]
    SLICE_X3Y97          FDRE                                         r  mystateMachineButton/display_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.606    15.029    mystateMachineButton/CLK
    SLICE_X3Y97          FDRE                                         r  mystateMachineButton/display_reg[9]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)        0.032    15.205    mystateMachineButton/display_reg[9]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -12.430    
  -------------------------------------------------------------------
                         slack                                  2.775    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 mystateMachineButton/timer/ms_ticks_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/display_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 1.386ns (19.492%)  route 5.725ns (80.508%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.710     5.312    mystateMachineButton/timer/CLK
    SLICE_X2Y101         FDCE                                         r  mystateMachineButton/timer/ms_ticks_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  mystateMachineButton/timer/ms_ticks_reg[14]/Q
                         net (fo=16, routed)          1.270     7.100    mystateMachineButton/timer/ms_ticks_reg_n_0_[14]
    SLICE_X8Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.224 r  mystateMachineButton/timer/stop_time[12]_i_20/O
                         net (fo=4, routed)           0.510     7.734    mystateMachineButton/timer/stop_time[12]_i_20_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.858 r  mystateMachineButton/timer/stop_time[12]_i_15/O
                         net (fo=9, routed)           1.071     8.929    mystateMachineButton/timer/stop_time[12]_i_15_n_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.124     9.053 r  mystateMachineButton/timer/stop_time[12]_i_12/O
                         net (fo=3, routed)           0.739     9.792    mystateMachineButton/timer/stop_time[12]_i_12_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     9.916 r  mystateMachineButton/timer/stop_time[12]_i_8/O
                         net (fo=2, routed)           1.023    10.939    mystateMachineButton/timer/stop_time[12]_i_8_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124    11.063 f  mystateMachineButton/timer/stop_time[12]_i_2/O
                         net (fo=9, routed)           0.804    11.867    mystateMachineButton/timer/stop_time[12]_i_2_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.124    11.991 r  mystateMachineButton/timer/stop_time[12]_i_1/O
                         net (fo=6, routed)           0.308    12.299    mystateMachineButton/timer/stop_time[15]_i_8_0[11]
    SLICE_X5Y95          LUT5 (Prop_lut5_I0_O)        0.124    12.423 r  mystateMachineButton/timer/display[12]_i_1/O
                         net (fo=1, routed)           0.000    12.423    mystateMachineButton/display0_in[12]
    SLICE_X5Y95          FDRE                                         r  mystateMachineButton/display_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.603    15.026    mystateMachineButton/CLK
    SLICE_X5Y95          FDRE                                         r  mystateMachineButton/display_reg[12]/C
                         clock pessimism              0.180    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X5Y95          FDRE (Setup_fdre_C_D)        0.029    15.199    mystateMachineButton/display_reg[12]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -12.423    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.817ns  (required time - arrival time)
  Source:                 mystateMachineButton/timer/ms_ticks_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/stop_time_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 1.262ns (18.078%)  route 5.719ns (81.922%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.710     5.312    mystateMachineButton/timer/CLK
    SLICE_X2Y100         FDCE                                         r  mystateMachineButton/timer/ms_ticks_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  mystateMachineButton/timer/ms_ticks_reg[11]/Q
                         net (fo=16, routed)          1.080     6.910    mystateMachineButton/timer/out[2]
    SLICE_X5Y101         LUT6 (Prop_lut6_I1_O)        0.124     7.034 f  mystateMachineButton/timer/stop_time[12]_i_22/O
                         net (fo=9, routed)           0.652     7.686    mystateMachineButton/timer/stop_time[12]_i_22_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.810 r  mystateMachineButton/timer/stop_time[15]_i_25/O
                         net (fo=10, routed)          0.959     8.769    mystateMachineButton/timer/stop_time[15]_i_25_n_0
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.124     8.893 r  mystateMachineButton/timer/stop_time[15]_i_14/O
                         net (fo=11, routed)          0.947     9.840    mystateMachineButton/timer/stop_time[15]_i_14_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     9.964 r  mystateMachineButton/timer/stop_time[12]_i_4/O
                         net (fo=6, routed)           0.975    10.938    mystateMachineButton/timer/stop_time[12]_i_4_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I0_O)        0.124    11.062 r  mystateMachineButton/timer/stop_time[15]_i_7/O
                         net (fo=3, routed)           0.620    11.682    mystateMachineButton/timer/stop_time[15]_i_7_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.124    11.806 r  mystateMachineButton/timer/stop_time[14]_i_1/O
                         net (fo=2, routed)           0.487    12.293    mystateMachineButton/in14[14]
    SLICE_X4Y98          FDRE                                         r  mystateMachineButton/stop_time_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.604    15.027    mystateMachineButton/CLK
    SLICE_X4Y98          FDRE                                         r  mystateMachineButton/stop_time_reg[14]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X4Y98          FDRE (Setup_fdre_C_D)       -0.061    15.110    mystateMachineButton/stop_time_reg[14]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -12.293    
  -------------------------------------------------------------------
                         slack                                  2.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 mystateMachineButton/timer/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/timer/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.356ns (81.267%)  route 0.082ns (18.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.605     1.524    mystateMachineButton/timer/CLK
    SLICE_X3Y99          FDCE                                         r  mystateMachineButton/timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  mystateMachineButton/timer/count_reg[0]/Q
                         net (fo=3, routed)           0.081     1.747    mystateMachineButton/timer/count_reg[0]
    SLICE_X3Y99          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.908 r  mystateMachineButton/timer/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    mystateMachineButton/timer/count_reg[0]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  mystateMachineButton/timer/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.962    mystateMachineButton/timer/count_reg[4]_i_1_n_7
    SLICE_X3Y100         FDCE                                         r  mystateMachineButton/timer/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.872     2.037    mystateMachineButton/timer/CLK
    SLICE_X3Y100         FDCE                                         r  mystateMachineButton/timer/count_reg[4]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDCE (Hold_fdce_C_D)         0.105     1.896    mystateMachineButton/timer/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 mystateMachineButton/timer/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/timer/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.367ns (81.726%)  route 0.082ns (18.274%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.605     1.524    mystateMachineButton/timer/CLK
    SLICE_X3Y99          FDCE                                         r  mystateMachineButton/timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  mystateMachineButton/timer/count_reg[0]/Q
                         net (fo=3, routed)           0.081     1.747    mystateMachineButton/timer/count_reg[0]
    SLICE_X3Y99          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.908 r  mystateMachineButton/timer/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    mystateMachineButton/timer/count_reg[0]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.973 r  mystateMachineButton/timer/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.973    mystateMachineButton/timer/count_reg[4]_i_1_n_5
    SLICE_X3Y100         FDCE                                         r  mystateMachineButton/timer/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.872     2.037    mystateMachineButton/timer/CLK
    SLICE_X3Y100         FDCE                                         r  mystateMachineButton/timer/count_reg[6]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDCE (Hold_fdce_C_D)         0.105     1.896    mystateMachineButton/timer/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 mystateMachineButton/timer/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/timer/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.392ns (82.690%)  route 0.082ns (17.310%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.605     1.524    mystateMachineButton/timer/CLK
    SLICE_X3Y99          FDCE                                         r  mystateMachineButton/timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  mystateMachineButton/timer/count_reg[0]/Q
                         net (fo=3, routed)           0.081     1.747    mystateMachineButton/timer/count_reg[0]
    SLICE_X3Y99          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.908 r  mystateMachineButton/timer/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    mystateMachineButton/timer/count_reg[0]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.998 r  mystateMachineButton/timer/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.998    mystateMachineButton/timer/count_reg[4]_i_1_n_6
    SLICE_X3Y100         FDCE                                         r  mystateMachineButton/timer/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.872     2.037    mystateMachineButton/timer/CLK
    SLICE_X3Y100         FDCE                                         r  mystateMachineButton/timer/count_reg[5]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDCE (Hold_fdce_C_D)         0.105     1.896    mystateMachineButton/timer/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 mystateMachineButton/timer/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/timer/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.392ns (82.690%)  route 0.082ns (17.310%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.605     1.524    mystateMachineButton/timer/CLK
    SLICE_X3Y99          FDCE                                         r  mystateMachineButton/timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  mystateMachineButton/timer/count_reg[0]/Q
                         net (fo=3, routed)           0.081     1.747    mystateMachineButton/timer/count_reg[0]
    SLICE_X3Y99          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.908 r  mystateMachineButton/timer/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    mystateMachineButton/timer/count_reg[0]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.998 r  mystateMachineButton/timer/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.998    mystateMachineButton/timer/count_reg[4]_i_1_n_4
    SLICE_X3Y100         FDCE                                         r  mystateMachineButton/timer/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.872     2.037    mystateMachineButton/timer/CLK
    SLICE_X3Y100         FDCE                                         r  mystateMachineButton/timer/count_reg[7]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDCE (Hold_fdce_C_D)         0.105     1.896    mystateMachineButton/timer/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mystateMachineButton/timer/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/timer/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.395ns (82.799%)  route 0.082ns (17.201%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.605     1.524    mystateMachineButton/timer/CLK
    SLICE_X3Y99          FDCE                                         r  mystateMachineButton/timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  mystateMachineButton/timer/count_reg[0]/Q
                         net (fo=3, routed)           0.081     1.747    mystateMachineButton/timer/count_reg[0]
    SLICE_X3Y99          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.908 r  mystateMachineButton/timer/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    mystateMachineButton/timer/count_reg[0]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.947 r  mystateMachineButton/timer/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.947    mystateMachineButton/timer/count_reg[4]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.001 r  mystateMachineButton/timer/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.001    mystateMachineButton/timer/count_reg[8]_i_1_n_7
    SLICE_X3Y101         FDCE                                         r  mystateMachineButton/timer/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.872     2.037    mystateMachineButton/timer/CLK
    SLICE_X3Y101         FDCE                                         r  mystateMachineButton/timer/count_reg[8]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDCE (Hold_fdce_C_D)         0.105     1.896    mystateMachineButton/timer/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 mystateMachineButton/timer/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/timer/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.406ns (83.186%)  route 0.082ns (16.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.605     1.524    mystateMachineButton/timer/CLK
    SLICE_X3Y99          FDCE                                         r  mystateMachineButton/timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  mystateMachineButton/timer/count_reg[0]/Q
                         net (fo=3, routed)           0.081     1.747    mystateMachineButton/timer/count_reg[0]
    SLICE_X3Y99          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.908 r  mystateMachineButton/timer/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    mystateMachineButton/timer/count_reg[0]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.947 r  mystateMachineButton/timer/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.947    mystateMachineButton/timer/count_reg[4]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.012 r  mystateMachineButton/timer/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.012    mystateMachineButton/timer/count_reg[8]_i_1_n_5
    SLICE_X3Y101         FDCE                                         r  mystateMachineButton/timer/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.872     2.037    mystateMachineButton/timer/CLK
    SLICE_X3Y101         FDCE                                         r  mystateMachineButton/timer/count_reg[10]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDCE (Hold_fdce_C_D)         0.105     1.896    mystateMachineButton/timer/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 mystateMachineButton/timer/ms_ticks_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/timer/ms_ticks_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.373ns (71.101%)  route 0.152ns (28.899%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.605     1.524    mystateMachineButton/timer/CLK
    SLICE_X2Y99          FDCE                                         r  mystateMachineButton/timer/ms_ticks_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.164     1.688 r  mystateMachineButton/timer/ms_ticks_reg[6]/Q
                         net (fo=7, routed)           0.151     1.839    mystateMachineButton/timer/ms_ticks_reg_n_0_[6]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.995 r  mystateMachineButton/timer/ms_ticks_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.996    mystateMachineButton/timer/ms_ticks_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.049 r  mystateMachineButton/timer/ms_ticks_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.049    mystateMachineButton/timer/ms_ticks_reg[8]_i_1_n_7
    SLICE_X2Y100         FDCE                                         r  mystateMachineButton/timer/ms_ticks_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.872     2.037    mystateMachineButton/timer/CLK
    SLICE_X2Y100         FDCE                                         r  mystateMachineButton/timer/ms_ticks_reg[8]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.134     1.925    mystateMachineButton/timer/ms_ticks_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mystateMachineButton/timer/ms_ticks_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/timer/ms_ticks_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.386ns (71.800%)  route 0.152ns (28.200%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.605     1.524    mystateMachineButton/timer/CLK
    SLICE_X2Y99          FDCE                                         r  mystateMachineButton/timer/ms_ticks_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.164     1.688 r  mystateMachineButton/timer/ms_ticks_reg[6]/Q
                         net (fo=7, routed)           0.151     1.839    mystateMachineButton/timer/ms_ticks_reg_n_0_[6]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.995 r  mystateMachineButton/timer/ms_ticks_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.996    mystateMachineButton/timer/ms_ticks_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.062 r  mystateMachineButton/timer/ms_ticks_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.062    mystateMachineButton/timer/ms_ticks_reg[8]_i_1_n_5
    SLICE_X2Y100         FDCE                                         r  mystateMachineButton/timer/ms_ticks_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.872     2.037    mystateMachineButton/timer/CLK
    SLICE_X2Y100         FDCE                                         r  mystateMachineButton/timer/ms_ticks_reg[10]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.134     1.925    mystateMachineButton/timer/ms_ticks_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mystateMachineButton/stop_time_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/display_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.603     1.522    mystateMachineButton/CLK
    SLICE_X7Y95          FDRE                                         r  mystateMachineButton/stop_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  mystateMachineButton/stop_time_reg[3]/Q
                         net (fo=1, routed)           0.087     1.750    mystateMachineButton/timer/display_reg[15][3]
    SLICE_X6Y95          LUT5 (Prop_lut5_I0_O)        0.045     1.795 r  mystateMachineButton/timer/display[3]_i_1/O
                         net (fo=1, routed)           0.000     1.795    mystateMachineButton/display0_in[3]
    SLICE_X6Y95          FDRE                                         r  mystateMachineButton/display_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.874     2.039    mystateMachineButton/CLK
    SLICE_X6Y95          FDRE                                         r  mystateMachineButton/display_reg[3]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.120     1.655    mystateMachineButton/display_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 mystateMachineButton/timer/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/timer/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.431ns (84.006%)  route 0.082ns (15.994%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.605     1.524    mystateMachineButton/timer/CLK
    SLICE_X3Y99          FDCE                                         r  mystateMachineButton/timer/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  mystateMachineButton/timer/count_reg[0]/Q
                         net (fo=3, routed)           0.081     1.747    mystateMachineButton/timer/count_reg[0]
    SLICE_X3Y99          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.908 r  mystateMachineButton/timer/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    mystateMachineButton/timer/count_reg[0]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.947 r  mystateMachineButton/timer/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.947    mystateMachineButton/timer/count_reg[4]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.037 r  mystateMachineButton/timer/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.037    mystateMachineButton/timer/count_reg[8]_i_1_n_4
    SLICE_X3Y101         FDCE                                         r  mystateMachineButton/timer/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.872     2.037    mystateMachineButton/timer/CLK
    SLICE_X3Y101         FDCE                                         r  mystateMachineButton/timer/count_reg[11]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDCE (Hold_fdce_C_D)         0.105     1.896    mystateMachineButton/timer/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94     myssegdrv/mycounter/state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y96     myssegdrv/mycounter/state_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y96     myssegdrv/mycounter/state_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     myssegdrv/mycounter/state_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     myssegdrv/mycounter/state_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     myssegdrv/mycounter/state_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     myssegdrv/mycounter/state_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     myssegdrv/mycounter/state_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     myssegdrv/mycounter/state_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     myssegdrv/mycounter/state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     myssegdrv/mycounter/state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     myssegdrv/mycounter/state_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     myssegdrv/mycounter/state_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     myssegdrv/mycounter/state_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     myssegdrv/mycounter/state_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     myssegdrv/mycounter/state_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     myssegdrv/mycounter/state_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     myssegdrv/mycounter/state_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     myssegdrv/mycounter/state_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     myssegdrv/mycounter/state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     myssegdrv/mycounter/state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     myssegdrv/mycounter/state_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     myssegdrv/mycounter/state_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     myssegdrv/mycounter/state_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     myssegdrv/mycounter/state_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     myssegdrv/mycounter/state_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     myssegdrv/mycounter/state_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     myssegdrv/mycounter/state_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     myssegdrv/mycounter/state_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.277ns  (required time - arrival time)
  Source:                 mystateMachineButton/manual_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/timer/count_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.456ns (21.249%)  route 1.690ns (78.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.725     5.328    mystateMachineButton/CLK
    SLICE_X5Y97          FDRE                                         r  mystateMachineButton/manual_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  mystateMachineButton/manual_reset_reg/Q
                         net (fo=49, routed)          1.690     7.474    mystateMachineButton/timer/manual_reset
    SLICE_X3Y106         FDCE                                         f  mystateMachineButton/timer/count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.589    15.011    mystateMachineButton/timer/CLK
    SLICE_X3Y106         FDCE                                         r  mystateMachineButton/timer/count_reg[28]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y106         FDCE (Recov_fdce_C_CLR)     -0.405    14.751    mystateMachineButton/timer/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                  7.277    

Slack (MET) :             7.277ns  (required time - arrival time)
  Source:                 mystateMachineButton/manual_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/timer/count_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.456ns (21.249%)  route 1.690ns (78.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.725     5.328    mystateMachineButton/CLK
    SLICE_X5Y97          FDRE                                         r  mystateMachineButton/manual_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  mystateMachineButton/manual_reset_reg/Q
                         net (fo=49, routed)          1.690     7.474    mystateMachineButton/timer/manual_reset
    SLICE_X3Y106         FDCE                                         f  mystateMachineButton/timer/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.589    15.011    mystateMachineButton/timer/CLK
    SLICE_X3Y106         FDCE                                         r  mystateMachineButton/timer/count_reg[29]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y106         FDCE (Recov_fdce_C_CLR)     -0.405    14.751    mystateMachineButton/timer/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                  7.277    

Slack (MET) :             7.277ns  (required time - arrival time)
  Source:                 mystateMachineButton/manual_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/timer/count_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.456ns (21.249%)  route 1.690ns (78.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.725     5.328    mystateMachineButton/CLK
    SLICE_X5Y97          FDRE                                         r  mystateMachineButton/manual_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  mystateMachineButton/manual_reset_reg/Q
                         net (fo=49, routed)          1.690     7.474    mystateMachineButton/timer/manual_reset
    SLICE_X3Y106         FDCE                                         f  mystateMachineButton/timer/count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.589    15.011    mystateMachineButton/timer/CLK
    SLICE_X3Y106         FDCE                                         r  mystateMachineButton/timer/count_reg[30]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y106         FDCE (Recov_fdce_C_CLR)     -0.405    14.751    mystateMachineButton/timer/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                  7.277    

Slack (MET) :             7.277ns  (required time - arrival time)
  Source:                 mystateMachineButton/manual_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/timer/count_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.456ns (21.249%)  route 1.690ns (78.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.725     5.328    mystateMachineButton/CLK
    SLICE_X5Y97          FDRE                                         r  mystateMachineButton/manual_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  mystateMachineButton/manual_reset_reg/Q
                         net (fo=49, routed)          1.690     7.474    mystateMachineButton/timer/manual_reset
    SLICE_X3Y106         FDCE                                         f  mystateMachineButton/timer/count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.589    15.011    mystateMachineButton/timer/CLK
    SLICE_X3Y106         FDCE                                         r  mystateMachineButton/timer/count_reg[31]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y106         FDCE (Recov_fdce_C_CLR)     -0.405    14.751    mystateMachineButton/timer/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                  7.277    

Slack (MET) :             7.419ns  (required time - arrival time)
  Source:                 mystateMachineButton/manual_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/timer/count_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.456ns (22.753%)  route 1.548ns (77.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.725     5.328    mystateMachineButton/CLK
    SLICE_X5Y97          FDRE                                         r  mystateMachineButton/manual_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  mystateMachineButton/manual_reset_reg/Q
                         net (fo=49, routed)          1.548     7.332    mystateMachineButton/timer/manual_reset
    SLICE_X3Y105         FDCE                                         f  mystateMachineButton/timer/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.589    15.011    mystateMachineButton/timer/CLK
    SLICE_X3Y105         FDCE                                         r  mystateMachineButton/timer/count_reg[24]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y105         FDCE (Recov_fdce_C_CLR)     -0.405    14.751    mystateMachineButton/timer/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                  7.419    

Slack (MET) :             7.419ns  (required time - arrival time)
  Source:                 mystateMachineButton/manual_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/timer/count_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.456ns (22.753%)  route 1.548ns (77.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.725     5.328    mystateMachineButton/CLK
    SLICE_X5Y97          FDRE                                         r  mystateMachineButton/manual_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  mystateMachineButton/manual_reset_reg/Q
                         net (fo=49, routed)          1.548     7.332    mystateMachineButton/timer/manual_reset
    SLICE_X3Y105         FDCE                                         f  mystateMachineButton/timer/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.589    15.011    mystateMachineButton/timer/CLK
    SLICE_X3Y105         FDCE                                         r  mystateMachineButton/timer/count_reg[25]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y105         FDCE (Recov_fdce_C_CLR)     -0.405    14.751    mystateMachineButton/timer/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                  7.419    

Slack (MET) :             7.419ns  (required time - arrival time)
  Source:                 mystateMachineButton/manual_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/timer/count_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.456ns (22.753%)  route 1.548ns (77.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.725     5.328    mystateMachineButton/CLK
    SLICE_X5Y97          FDRE                                         r  mystateMachineButton/manual_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  mystateMachineButton/manual_reset_reg/Q
                         net (fo=49, routed)          1.548     7.332    mystateMachineButton/timer/manual_reset
    SLICE_X3Y105         FDCE                                         f  mystateMachineButton/timer/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.589    15.011    mystateMachineButton/timer/CLK
    SLICE_X3Y105         FDCE                                         r  mystateMachineButton/timer/count_reg[26]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y105         FDCE (Recov_fdce_C_CLR)     -0.405    14.751    mystateMachineButton/timer/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                  7.419    

Slack (MET) :             7.419ns  (required time - arrival time)
  Source:                 mystateMachineButton/manual_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/timer/count_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.456ns (22.753%)  route 1.548ns (77.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.725     5.328    mystateMachineButton/CLK
    SLICE_X5Y97          FDRE                                         r  mystateMachineButton/manual_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  mystateMachineButton/manual_reset_reg/Q
                         net (fo=49, routed)          1.548     7.332    mystateMachineButton/timer/manual_reset
    SLICE_X3Y105         FDCE                                         f  mystateMachineButton/timer/count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.589    15.011    mystateMachineButton/timer/CLK
    SLICE_X3Y105         FDCE                                         r  mystateMachineButton/timer/count_reg[27]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y105         FDCE (Recov_fdce_C_CLR)     -0.405    14.751    mystateMachineButton/timer/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                  7.419    

Slack (MET) :             7.571ns  (required time - arrival time)
  Source:                 mystateMachineButton/manual_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/timer/count_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.456ns (24.618%)  route 1.396ns (75.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.725     5.328    mystateMachineButton/CLK
    SLICE_X5Y97          FDRE                                         r  mystateMachineButton/manual_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  mystateMachineButton/manual_reset_reg/Q
                         net (fo=49, routed)          1.396     7.180    mystateMachineButton/timer/manual_reset
    SLICE_X3Y104         FDCE                                         f  mystateMachineButton/timer/count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.589    15.011    mystateMachineButton/timer/CLK
    SLICE_X3Y104         FDCE                                         r  mystateMachineButton/timer/count_reg[20]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y104         FDCE (Recov_fdce_C_CLR)     -0.405    14.751    mystateMachineButton/timer/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                          -7.180    
  -------------------------------------------------------------------
                         slack                                  7.571    

Slack (MET) :             7.571ns  (required time - arrival time)
  Source:                 mystateMachineButton/manual_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/timer/count_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.456ns (24.618%)  route 1.396ns (75.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.725     5.328    mystateMachineButton/CLK
    SLICE_X5Y97          FDRE                                         r  mystateMachineButton/manual_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  mystateMachineButton/manual_reset_reg/Q
                         net (fo=49, routed)          1.396     7.180    mystateMachineButton/timer/manual_reset
    SLICE_X3Y104         FDCE                                         f  mystateMachineButton/timer/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.589    15.011    mystateMachineButton/timer/CLK
    SLICE_X3Y104         FDCE                                         r  mystateMachineButton/timer/count_reg[21]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y104         FDCE (Recov_fdce_C_CLR)     -0.405    14.751    mystateMachineButton/timer/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                          -7.180    
  -------------------------------------------------------------------
                         slack                                  7.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 mystateMachineButton/manual_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/timer/ms_ticks_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.628%)  route 0.319ns (69.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.604     1.523    mystateMachineButton/CLK
    SLICE_X5Y97          FDRE                                         r  mystateMachineButton/manual_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  mystateMachineButton/manual_reset_reg/Q
                         net (fo=49, routed)          0.319     1.984    mystateMachineButton/timer/manual_reset
    SLICE_X2Y100         FDCE                                         f  mystateMachineButton/timer/ms_ticks_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.872     2.037    mystateMachineButton/timer/CLK
    SLICE_X2Y100         FDCE                                         r  mystateMachineButton/timer/ms_ticks_reg[10]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDCE (Remov_fdce_C_CLR)     -0.067     1.724    mystateMachineButton/timer/ms_ticks_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 mystateMachineButton/manual_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/timer/ms_ticks_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.628%)  route 0.319ns (69.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.604     1.523    mystateMachineButton/CLK
    SLICE_X5Y97          FDRE                                         r  mystateMachineButton/manual_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  mystateMachineButton/manual_reset_reg/Q
                         net (fo=49, routed)          0.319     1.984    mystateMachineButton/timer/manual_reset
    SLICE_X2Y100         FDCE                                         f  mystateMachineButton/timer/ms_ticks_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.872     2.037    mystateMachineButton/timer/CLK
    SLICE_X2Y100         FDCE                                         r  mystateMachineButton/timer/ms_ticks_reg[11]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDCE (Remov_fdce_C_CLR)     -0.067     1.724    mystateMachineButton/timer/ms_ticks_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 mystateMachineButton/manual_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/timer/ms_ticks_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.628%)  route 0.319ns (69.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.604     1.523    mystateMachineButton/CLK
    SLICE_X5Y97          FDRE                                         r  mystateMachineButton/manual_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  mystateMachineButton/manual_reset_reg/Q
                         net (fo=49, routed)          0.319     1.984    mystateMachineButton/timer/manual_reset
    SLICE_X2Y100         FDCE                                         f  mystateMachineButton/timer/ms_ticks_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.872     2.037    mystateMachineButton/timer/CLK
    SLICE_X2Y100         FDCE                                         r  mystateMachineButton/timer/ms_ticks_reg[8]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDCE (Remov_fdce_C_CLR)     -0.067     1.724    mystateMachineButton/timer/ms_ticks_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 mystateMachineButton/manual_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/timer/ms_ticks_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.628%)  route 0.319ns (69.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.604     1.523    mystateMachineButton/CLK
    SLICE_X5Y97          FDRE                                         r  mystateMachineButton/manual_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  mystateMachineButton/manual_reset_reg/Q
                         net (fo=49, routed)          0.319     1.984    mystateMachineButton/timer/manual_reset
    SLICE_X2Y100         FDCE                                         f  mystateMachineButton/timer/ms_ticks_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.872     2.037    mystateMachineButton/timer/CLK
    SLICE_X2Y100         FDCE                                         r  mystateMachineButton/timer/ms_ticks_reg[9]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDCE (Remov_fdce_C_CLR)     -0.067     1.724    mystateMachineButton/timer/ms_ticks_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 mystateMachineButton/manual_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/timer/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.628%)  route 0.319ns (69.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.604     1.523    mystateMachineButton/CLK
    SLICE_X5Y97          FDRE                                         r  mystateMachineButton/manual_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  mystateMachineButton/manual_reset_reg/Q
                         net (fo=49, routed)          0.319     1.984    mystateMachineButton/timer/manual_reset
    SLICE_X3Y100         FDCE                                         f  mystateMachineButton/timer/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.872     2.037    mystateMachineButton/timer/CLK
    SLICE_X3Y100         FDCE                                         r  mystateMachineButton/timer/count_reg[4]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    mystateMachineButton/timer/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 mystateMachineButton/manual_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/timer/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.628%)  route 0.319ns (69.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.604     1.523    mystateMachineButton/CLK
    SLICE_X5Y97          FDRE                                         r  mystateMachineButton/manual_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  mystateMachineButton/manual_reset_reg/Q
                         net (fo=49, routed)          0.319     1.984    mystateMachineButton/timer/manual_reset
    SLICE_X3Y100         FDCE                                         f  mystateMachineButton/timer/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.872     2.037    mystateMachineButton/timer/CLK
    SLICE_X3Y100         FDCE                                         r  mystateMachineButton/timer/count_reg[5]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    mystateMachineButton/timer/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 mystateMachineButton/manual_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/timer/count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.628%)  route 0.319ns (69.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.604     1.523    mystateMachineButton/CLK
    SLICE_X5Y97          FDRE                                         r  mystateMachineButton/manual_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  mystateMachineButton/manual_reset_reg/Q
                         net (fo=49, routed)          0.319     1.984    mystateMachineButton/timer/manual_reset
    SLICE_X3Y100         FDCE                                         f  mystateMachineButton/timer/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.872     2.037    mystateMachineButton/timer/CLK
    SLICE_X3Y100         FDCE                                         r  mystateMachineButton/timer/count_reg[6]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    mystateMachineButton/timer/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 mystateMachineButton/manual_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/timer/count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.628%)  route 0.319ns (69.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.604     1.523    mystateMachineButton/CLK
    SLICE_X5Y97          FDRE                                         r  mystateMachineButton/manual_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  mystateMachineButton/manual_reset_reg/Q
                         net (fo=49, routed)          0.319     1.984    mystateMachineButton/timer/manual_reset
    SLICE_X3Y100         FDCE                                         f  mystateMachineButton/timer/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.872     2.037    mystateMachineButton/timer/CLK
    SLICE_X3Y100         FDCE                                         r  mystateMachineButton/timer/count_reg[7]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    mystateMachineButton/timer/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 mystateMachineButton/manual_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/timer/ms_ticks_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.128%)  route 0.229ns (61.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.604     1.523    mystateMachineButton/CLK
    SLICE_X5Y97          FDRE                                         r  mystateMachineButton/manual_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  mystateMachineButton/manual_reset_reg/Q
                         net (fo=49, routed)          0.229     1.893    mystateMachineButton/timer/manual_reset
    SLICE_X2Y98          FDCE                                         f  mystateMachineButton/timer/ms_ticks_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.878     2.043    mystateMachineButton/timer/CLK
    SLICE_X2Y98          FDCE                                         r  mystateMachineButton/timer/ms_ticks_reg[0]/C
                         clock pessimism             -0.479     1.563    
    SLICE_X2Y98          FDCE (Remov_fdce_C_CLR)     -0.067     1.496    mystateMachineButton/timer/ms_ticks_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 mystateMachineButton/manual_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mystateMachineButton/timer/ms_ticks_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.128%)  route 0.229ns (61.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.604     1.523    mystateMachineButton/CLK
    SLICE_X5Y97          FDRE                                         r  mystateMachineButton/manual_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  mystateMachineButton/manual_reset_reg/Q
                         net (fo=49, routed)          0.229     1.893    mystateMachineButton/timer/manual_reset
    SLICE_X2Y98          FDCE                                         f  mystateMachineButton/timer/ms_ticks_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.878     2.043    mystateMachineButton/timer/CLK
    SLICE_X2Y98          FDCE                                         r  mystateMachineButton/timer/ms_ticks_reg[1]/C
                         clock pessimism             -0.479     1.563    
    SLICE_X2Y98          FDCE (Remov_fdce_C_CLR)     -0.067     1.496    mystateMachineButton/timer/ms_ticks_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.397    





