33,33c33,33
< uart_regs regs (.clk (clk),.wb_rst_i (wb_rst_i),.wb_addr_i (wb_addr_i),.wb_dat_i (wb_dat_i),.wb_dat_o (wb_dat_o),.wb_we_i (we_o),.wb_re_i (re_o),.modem_inputs ({cts_pad_i, dsr_pad_i, ri_pad_i, dcd_pad_i}),.stx_pad_o (stx_pad_o),.srx_pad_i (srx_pad_i),.enable (enable),.rts_pad_o (rts_pad_o),.dtr_pad_o (dtr_pad_o),.int_o (int_o));
---
> uart_regs regs (.clk (clk),.wb_rst_i (wb_rst_i),.wb_addr_i (wb_addr_i),.wb_dat_i (wb_dat_i),.wb_dat_o (wb_dat_o),.wb_we_i (we_o),.wb_re_i (re_o),.modem_inputs ({cts_pad_i, dsr_pad_i, ri_pad_i, dcd_pad_i}),.stx_pad_o (stx_pad_o),.srx_pad_i (srx_pad_i),.rts_pad_o (rts_pad_o),.dtr_pad_o (dtr_pad_o),.int_o (int_o));
