
rc522_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f6c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000120  0800311c  0800311c  0001311c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800323c  0800323c  0001323c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08003244  08003244  00013244  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08003248  08003248  00013248  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000070  20000000  0800324c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
  8 .bss          00000104  20000070  20000070  00020070  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000174  20000174  00020070  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000d914  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000027fb  00000000  00000000  0002d9b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00005102  00000000  00000000  000301af  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000970  00000000  00000000  000352b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b90  00000000  00000000  00035c28  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00004a6f  00000000  00000000  000367b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000034a5  00000000  00000000  0003b227  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0003e6cc  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00002228  00000000  00000000  0003e748  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000070 	.word	0x20000070
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08003104 	.word	0x08003104

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000074 	.word	0x20000074
 80001ec:	08003104 	.word	0x08003104

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b97a 	b.w	800059c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	468c      	mov	ip, r1
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	9e08      	ldr	r6, [sp, #32]
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d151      	bne.n	8000374 <__udivmoddi4+0xb4>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d96d      	bls.n	80003b2 <__udivmoddi4+0xf2>
 80002d6:	fab2 fe82 	clz	lr, r2
 80002da:	f1be 0f00 	cmp.w	lr, #0
 80002de:	d00b      	beq.n	80002f8 <__udivmoddi4+0x38>
 80002e0:	f1ce 0c20 	rsb	ip, lr, #32
 80002e4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002e8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002ec:	fa02 f70e 	lsl.w	r7, r2, lr
 80002f0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002f4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002f8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002fc:	0c25      	lsrs	r5, r4, #16
 80002fe:	fbbc f8fa 	udiv	r8, ip, sl
 8000302:	fa1f f987 	uxth.w	r9, r7
 8000306:	fb0a cc18 	mls	ip, sl, r8, ip
 800030a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800030e:	fb08 f309 	mul.w	r3, r8, r9
 8000312:	42ab      	cmp	r3, r5
 8000314:	d90a      	bls.n	800032c <__udivmoddi4+0x6c>
 8000316:	19ed      	adds	r5, r5, r7
 8000318:	f108 32ff 	add.w	r2, r8, #4294967295
 800031c:	f080 8123 	bcs.w	8000566 <__udivmoddi4+0x2a6>
 8000320:	42ab      	cmp	r3, r5
 8000322:	f240 8120 	bls.w	8000566 <__udivmoddi4+0x2a6>
 8000326:	f1a8 0802 	sub.w	r8, r8, #2
 800032a:	443d      	add	r5, r7
 800032c:	1aed      	subs	r5, r5, r3
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb5 f0fa 	udiv	r0, r5, sl
 8000334:	fb0a 5510 	mls	r5, sl, r0, r5
 8000338:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800033c:	fb00 f909 	mul.w	r9, r0, r9
 8000340:	45a1      	cmp	r9, r4
 8000342:	d909      	bls.n	8000358 <__udivmoddi4+0x98>
 8000344:	19e4      	adds	r4, r4, r7
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295
 800034a:	f080 810a 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800034e:	45a1      	cmp	r9, r4
 8000350:	f240 8107 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000354:	3802      	subs	r0, #2
 8000356:	443c      	add	r4, r7
 8000358:	eba4 0409 	sub.w	r4, r4, r9
 800035c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000360:	2100      	movs	r1, #0
 8000362:	2e00      	cmp	r6, #0
 8000364:	d061      	beq.n	800042a <__udivmoddi4+0x16a>
 8000366:	fa24 f40e 	lsr.w	r4, r4, lr
 800036a:	2300      	movs	r3, #0
 800036c:	6034      	str	r4, [r6, #0]
 800036e:	6073      	str	r3, [r6, #4]
 8000370:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000374:	428b      	cmp	r3, r1
 8000376:	d907      	bls.n	8000388 <__udivmoddi4+0xc8>
 8000378:	2e00      	cmp	r6, #0
 800037a:	d054      	beq.n	8000426 <__udivmoddi4+0x166>
 800037c:	2100      	movs	r1, #0
 800037e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000382:	4608      	mov	r0, r1
 8000384:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000388:	fab3 f183 	clz	r1, r3
 800038c:	2900      	cmp	r1, #0
 800038e:	f040 808e 	bne.w	80004ae <__udivmoddi4+0x1ee>
 8000392:	42ab      	cmp	r3, r5
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xdc>
 8000396:	4282      	cmp	r2, r0
 8000398:	f200 80fa 	bhi.w	8000590 <__udivmoddi4+0x2d0>
 800039c:	1a84      	subs	r4, r0, r2
 800039e:	eb65 0503 	sbc.w	r5, r5, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	46ac      	mov	ip, r5
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d03f      	beq.n	800042a <__udivmoddi4+0x16a>
 80003aa:	e886 1010 	stmia.w	r6, {r4, ip}
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	b912      	cbnz	r2, 80003ba <__udivmoddi4+0xfa>
 80003b4:	2701      	movs	r7, #1
 80003b6:	fbb7 f7f2 	udiv	r7, r7, r2
 80003ba:	fab7 fe87 	clz	lr, r7
 80003be:	f1be 0f00 	cmp.w	lr, #0
 80003c2:	d134      	bne.n	800042e <__udivmoddi4+0x16e>
 80003c4:	1beb      	subs	r3, r5, r7
 80003c6:	0c3a      	lsrs	r2, r7, #16
 80003c8:	fa1f fc87 	uxth.w	ip, r7
 80003cc:	2101      	movs	r1, #1
 80003ce:	fbb3 f8f2 	udiv	r8, r3, r2
 80003d2:	0c25      	lsrs	r5, r4, #16
 80003d4:	fb02 3318 	mls	r3, r2, r8, r3
 80003d8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003dc:	fb0c f308 	mul.w	r3, ip, r8
 80003e0:	42ab      	cmp	r3, r5
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x134>
 80003e4:	19ed      	adds	r5, r5, r7
 80003e6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x132>
 80003ec:	42ab      	cmp	r3, r5
 80003ee:	f200 80d1 	bhi.w	8000594 <__udivmoddi4+0x2d4>
 80003f2:	4680      	mov	r8, r0
 80003f4:	1aed      	subs	r5, r5, r3
 80003f6:	b2a3      	uxth	r3, r4
 80003f8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003fc:	fb02 5510 	mls	r5, r2, r0, r5
 8000400:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000404:	fb0c fc00 	mul.w	ip, ip, r0
 8000408:	45a4      	cmp	ip, r4
 800040a:	d907      	bls.n	800041c <__udivmoddi4+0x15c>
 800040c:	19e4      	adds	r4, r4, r7
 800040e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x15a>
 8000414:	45a4      	cmp	ip, r4
 8000416:	f200 80b8 	bhi.w	800058a <__udivmoddi4+0x2ca>
 800041a:	4618      	mov	r0, r3
 800041c:	eba4 040c 	sub.w	r4, r4, ip
 8000420:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000424:	e79d      	b.n	8000362 <__udivmoddi4+0xa2>
 8000426:	4631      	mov	r1, r6
 8000428:	4630      	mov	r0, r6
 800042a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800042e:	f1ce 0420 	rsb	r4, lr, #32
 8000432:	fa05 f30e 	lsl.w	r3, r5, lr
 8000436:	fa07 f70e 	lsl.w	r7, r7, lr
 800043a:	fa20 f804 	lsr.w	r8, r0, r4
 800043e:	0c3a      	lsrs	r2, r7, #16
 8000440:	fa25 f404 	lsr.w	r4, r5, r4
 8000444:	ea48 0803 	orr.w	r8, r8, r3
 8000448:	fbb4 f1f2 	udiv	r1, r4, r2
 800044c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000450:	fb02 4411 	mls	r4, r2, r1, r4
 8000454:	fa1f fc87 	uxth.w	ip, r7
 8000458:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800045c:	fb01 f30c 	mul.w	r3, r1, ip
 8000460:	42ab      	cmp	r3, r5
 8000462:	fa00 f40e 	lsl.w	r4, r0, lr
 8000466:	d909      	bls.n	800047c <__udivmoddi4+0x1bc>
 8000468:	19ed      	adds	r5, r5, r7
 800046a:	f101 30ff 	add.w	r0, r1, #4294967295
 800046e:	f080 808a 	bcs.w	8000586 <__udivmoddi4+0x2c6>
 8000472:	42ab      	cmp	r3, r5
 8000474:	f240 8087 	bls.w	8000586 <__udivmoddi4+0x2c6>
 8000478:	3902      	subs	r1, #2
 800047a:	443d      	add	r5, r7
 800047c:	1aeb      	subs	r3, r5, r3
 800047e:	fa1f f588 	uxth.w	r5, r8
 8000482:	fbb3 f0f2 	udiv	r0, r3, r2
 8000486:	fb02 3310 	mls	r3, r2, r0, r3
 800048a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800048e:	fb00 f30c 	mul.w	r3, r0, ip
 8000492:	42ab      	cmp	r3, r5
 8000494:	d907      	bls.n	80004a6 <__udivmoddi4+0x1e6>
 8000496:	19ed      	adds	r5, r5, r7
 8000498:	f100 38ff 	add.w	r8, r0, #4294967295
 800049c:	d26f      	bcs.n	800057e <__udivmoddi4+0x2be>
 800049e:	42ab      	cmp	r3, r5
 80004a0:	d96d      	bls.n	800057e <__udivmoddi4+0x2be>
 80004a2:	3802      	subs	r0, #2
 80004a4:	443d      	add	r5, r7
 80004a6:	1aeb      	subs	r3, r5, r3
 80004a8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004ac:	e78f      	b.n	80003ce <__udivmoddi4+0x10e>
 80004ae:	f1c1 0720 	rsb	r7, r1, #32
 80004b2:	fa22 f807 	lsr.w	r8, r2, r7
 80004b6:	408b      	lsls	r3, r1
 80004b8:	fa05 f401 	lsl.w	r4, r5, r1
 80004bc:	ea48 0303 	orr.w	r3, r8, r3
 80004c0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004c4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004c8:	40fd      	lsrs	r5, r7
 80004ca:	ea4e 0e04 	orr.w	lr, lr, r4
 80004ce:	fbb5 f9fc 	udiv	r9, r5, ip
 80004d2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004d6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004da:	fa1f f883 	uxth.w	r8, r3
 80004de:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004e2:	fb09 f408 	mul.w	r4, r9, r8
 80004e6:	42ac      	cmp	r4, r5
 80004e8:	fa02 f201 	lsl.w	r2, r2, r1
 80004ec:	fa00 fa01 	lsl.w	sl, r0, r1
 80004f0:	d908      	bls.n	8000504 <__udivmoddi4+0x244>
 80004f2:	18ed      	adds	r5, r5, r3
 80004f4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004f8:	d243      	bcs.n	8000582 <__udivmoddi4+0x2c2>
 80004fa:	42ac      	cmp	r4, r5
 80004fc:	d941      	bls.n	8000582 <__udivmoddi4+0x2c2>
 80004fe:	f1a9 0902 	sub.w	r9, r9, #2
 8000502:	441d      	add	r5, r3
 8000504:	1b2d      	subs	r5, r5, r4
 8000506:	fa1f fe8e 	uxth.w	lr, lr
 800050a:	fbb5 f0fc 	udiv	r0, r5, ip
 800050e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000512:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000516:	fb00 f808 	mul.w	r8, r0, r8
 800051a:	45a0      	cmp	r8, r4
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x26e>
 800051e:	18e4      	adds	r4, r4, r3
 8000520:	f100 35ff 	add.w	r5, r0, #4294967295
 8000524:	d229      	bcs.n	800057a <__udivmoddi4+0x2ba>
 8000526:	45a0      	cmp	r8, r4
 8000528:	d927      	bls.n	800057a <__udivmoddi4+0x2ba>
 800052a:	3802      	subs	r0, #2
 800052c:	441c      	add	r4, r3
 800052e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000532:	eba4 0408 	sub.w	r4, r4, r8
 8000536:	fba0 8902 	umull	r8, r9, r0, r2
 800053a:	454c      	cmp	r4, r9
 800053c:	46c6      	mov	lr, r8
 800053e:	464d      	mov	r5, r9
 8000540:	d315      	bcc.n	800056e <__udivmoddi4+0x2ae>
 8000542:	d012      	beq.n	800056a <__udivmoddi4+0x2aa>
 8000544:	b156      	cbz	r6, 800055c <__udivmoddi4+0x29c>
 8000546:	ebba 030e 	subs.w	r3, sl, lr
 800054a:	eb64 0405 	sbc.w	r4, r4, r5
 800054e:	fa04 f707 	lsl.w	r7, r4, r7
 8000552:	40cb      	lsrs	r3, r1
 8000554:	431f      	orrs	r7, r3
 8000556:	40cc      	lsrs	r4, r1
 8000558:	6037      	str	r7, [r6, #0]
 800055a:	6074      	str	r4, [r6, #4]
 800055c:	2100      	movs	r1, #0
 800055e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000562:	4618      	mov	r0, r3
 8000564:	e6f8      	b.n	8000358 <__udivmoddi4+0x98>
 8000566:	4690      	mov	r8, r2
 8000568:	e6e0      	b.n	800032c <__udivmoddi4+0x6c>
 800056a:	45c2      	cmp	sl, r8
 800056c:	d2ea      	bcs.n	8000544 <__udivmoddi4+0x284>
 800056e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000572:	eb69 0503 	sbc.w	r5, r9, r3
 8000576:	3801      	subs	r0, #1
 8000578:	e7e4      	b.n	8000544 <__udivmoddi4+0x284>
 800057a:	4628      	mov	r0, r5
 800057c:	e7d7      	b.n	800052e <__udivmoddi4+0x26e>
 800057e:	4640      	mov	r0, r8
 8000580:	e791      	b.n	80004a6 <__udivmoddi4+0x1e6>
 8000582:	4681      	mov	r9, r0
 8000584:	e7be      	b.n	8000504 <__udivmoddi4+0x244>
 8000586:	4601      	mov	r1, r0
 8000588:	e778      	b.n	800047c <__udivmoddi4+0x1bc>
 800058a:	3802      	subs	r0, #2
 800058c:	443c      	add	r4, r7
 800058e:	e745      	b.n	800041c <__udivmoddi4+0x15c>
 8000590:	4608      	mov	r0, r1
 8000592:	e708      	b.n	80003a6 <__udivmoddi4+0xe6>
 8000594:	f1a8 0802 	sub.w	r8, r8, #2
 8000598:	443d      	add	r5, r7
 800059a:	e72b      	b.n	80003f4 <__udivmoddi4+0x134>

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005a0:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005a2:	4a0e      	ldr	r2, [pc, #56]	; (80005dc <HAL_InitTick+0x3c>)
 80005a4:	4b0e      	ldr	r3, [pc, #56]	; (80005e0 <HAL_InitTick+0x40>)
{
 80005a6:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005a8:	7818      	ldrb	r0, [r3, #0]
 80005aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ae:	fbb3 f3f0 	udiv	r3, r3, r0
 80005b2:	6810      	ldr	r0, [r2, #0]
 80005b4:	fbb0 f0f3 	udiv	r0, r0, r3
 80005b8:	f000 f8aa 	bl	8000710 <HAL_SYSTICK_Config>
 80005bc:	4604      	mov	r4, r0
 80005be:	b958      	cbnz	r0, 80005d8 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005c0:	2d0f      	cmp	r5, #15
 80005c2:	d809      	bhi.n	80005d8 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005c4:	4602      	mov	r2, r0
 80005c6:	4629      	mov	r1, r5
 80005c8:	f04f 30ff 	mov.w	r0, #4294967295
 80005cc:	f000 f85e 	bl	800068c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005d0:	4b04      	ldr	r3, [pc, #16]	; (80005e4 <HAL_InitTick+0x44>)
 80005d2:	4620      	mov	r0, r4
 80005d4:	601d      	str	r5, [r3, #0]
 80005d6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80005d8:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80005da:	bd38      	pop	{r3, r4, r5, pc}
 80005dc:	20000008 	.word	0x20000008
 80005e0:	20000000 	.word	0x20000000
 80005e4:	20000004 	.word	0x20000004

080005e8 <HAL_Init>:
{
 80005e8:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80005ea:	4b0b      	ldr	r3, [pc, #44]	; (8000618 <HAL_Init+0x30>)
 80005ec:	681a      	ldr	r2, [r3, #0]
 80005ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80005f2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80005f4:	681a      	ldr	r2, [r3, #0]
 80005f6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80005fa:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005fc:	681a      	ldr	r2, [r3, #0]
 80005fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000602:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000604:	2003      	movs	r0, #3
 8000606:	f000 f82f 	bl	8000668 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800060a:	2000      	movs	r0, #0
 800060c:	f7ff ffc8 	bl	80005a0 <HAL_InitTick>
  HAL_MspInit();
 8000610:	f001 fafa 	bl	8001c08 <HAL_MspInit>
}
 8000614:	2000      	movs	r0, #0
 8000616:	bd08      	pop	{r3, pc}
 8000618:	40023c00 	.word	0x40023c00

0800061c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800061c:	4a03      	ldr	r2, [pc, #12]	; (800062c <HAL_IncTick+0x10>)
 800061e:	4b04      	ldr	r3, [pc, #16]	; (8000630 <HAL_IncTick+0x14>)
 8000620:	6811      	ldr	r1, [r2, #0]
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	440b      	add	r3, r1
 8000626:	6013      	str	r3, [r2, #0]
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop
 800062c:	2000009c 	.word	0x2000009c
 8000630:	20000000 	.word	0x20000000

08000634 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000634:	4b01      	ldr	r3, [pc, #4]	; (800063c <HAL_GetTick+0x8>)
 8000636:	6818      	ldr	r0, [r3, #0]
}
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop
 800063c:	2000009c 	.word	0x2000009c

08000640 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000640:	b538      	push	{r3, r4, r5, lr}
 8000642:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000644:	f7ff fff6 	bl	8000634 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000648:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800064a:	bf1c      	itt	ne
 800064c:	4b05      	ldrne	r3, [pc, #20]	; (8000664 <HAL_Delay+0x24>)
 800064e:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000650:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8000652:	bf18      	it	ne
 8000654:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000656:	f7ff ffed 	bl	8000634 <HAL_GetTick>
 800065a:	1b40      	subs	r0, r0, r5
 800065c:	4284      	cmp	r4, r0
 800065e:	d8fa      	bhi.n	8000656 <HAL_Delay+0x16>
  {
  }
}
 8000660:	bd38      	pop	{r3, r4, r5, pc}
 8000662:	bf00      	nop
 8000664:	20000000 	.word	0x20000000

08000668 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000668:	4a07      	ldr	r2, [pc, #28]	; (8000688 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800066a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800066c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000670:	041b      	lsls	r3, r3, #16
 8000672:	0c1b      	lsrs	r3, r3, #16
 8000674:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000678:	0200      	lsls	r0, r0, #8
 800067a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800067e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000682:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000684:	60d3      	str	r3, [r2, #12]
 8000686:	4770      	bx	lr
 8000688:	e000ed00 	.word	0xe000ed00

0800068c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800068c:	4b17      	ldr	r3, [pc, #92]	; (80006ec <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800068e:	b530      	push	{r4, r5, lr}
 8000690:	68dc      	ldr	r4, [r3, #12]
 8000692:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000696:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800069a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800069c:	2b04      	cmp	r3, #4
 800069e:	bf28      	it	cs
 80006a0:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006a2:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006a4:	f04f 0501 	mov.w	r5, #1
 80006a8:	fa05 f303 	lsl.w	r3, r5, r3
 80006ac:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006b0:	bf8c      	ite	hi
 80006b2:	3c03      	subhi	r4, #3
 80006b4:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006b6:	4019      	ands	r1, r3
 80006b8:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006ba:	fa05 f404 	lsl.w	r4, r5, r4
 80006be:	3c01      	subs	r4, #1
 80006c0:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 80006c2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006c4:	ea42 0201 	orr.w	r2, r2, r1
 80006c8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006cc:	bfad      	iteet	ge
 80006ce:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006d2:	f000 000f 	andlt.w	r0, r0, #15
 80006d6:	4b06      	ldrlt	r3, [pc, #24]	; (80006f0 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006d8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006dc:	bfb5      	itete	lt
 80006de:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006e0:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006e2:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006e4:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80006e8:	bd30      	pop	{r4, r5, pc}
 80006ea:	bf00      	nop
 80006ec:	e000ed00 	.word	0xe000ed00
 80006f0:	e000ed14 	.word	0xe000ed14

080006f4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80006f4:	2800      	cmp	r0, #0
 80006f6:	db08      	blt.n	800070a <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006f8:	0942      	lsrs	r2, r0, #5
 80006fa:	2301      	movs	r3, #1
 80006fc:	f000 001f 	and.w	r0, r0, #31
 8000700:	fa03 f000 	lsl.w	r0, r3, r0
 8000704:	4b01      	ldr	r3, [pc, #4]	; (800070c <HAL_NVIC_EnableIRQ+0x18>)
 8000706:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800070a:	4770      	bx	lr
 800070c:	e000e100 	.word	0xe000e100

08000710 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000710:	3801      	subs	r0, #1
 8000712:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000716:	d20a      	bcs.n	800072e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000718:	4b06      	ldr	r3, [pc, #24]	; (8000734 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800071a:	4a07      	ldr	r2, [pc, #28]	; (8000738 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800071c:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800071e:	21f0      	movs	r1, #240	; 0xf0
 8000720:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000724:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000726:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000728:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800072a:	601a      	str	r2, [r3, #0]
 800072c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800072e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000730:	4770      	bx	lr
 8000732:	bf00      	nop
 8000734:	e000e010 	.word	0xe000e010
 8000738:	e000ed00 	.word	0xe000ed00

0800073c <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800073c:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8000740:	2b02      	cmp	r3, #2
 8000742:	d003      	beq.n	800074c <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000744:	2380      	movs	r3, #128	; 0x80
 8000746:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8000748:	2001      	movs	r0, #1
 800074a:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800074c:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 800074e:	2305      	movs	r3, #5
 8000750:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8000754:	6813      	ldr	r3, [r2, #0]
 8000756:	f023 0301 	bic.w	r3, r3, #1
 800075a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800075c:	2000      	movs	r0, #0
}
 800075e:	4770      	bx	lr

08000760 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000764:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000766:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000768:	f8df 81c4 	ldr.w	r8, [pc, #452]	; 8000930 <HAL_GPIO_Init+0x1d0>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800076c:	4a6e      	ldr	r2, [pc, #440]	; (8000928 <HAL_GPIO_Init+0x1c8>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800076e:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 8000934 <HAL_GPIO_Init+0x1d4>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000772:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000774:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8000776:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800077a:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 800077c:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000780:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8000784:	45b6      	cmp	lr, r6
 8000786:	f040 80b6 	bne.w	80008f6 <HAL_GPIO_Init+0x196>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800078a:	684c      	ldr	r4, [r1, #4]
 800078c:	f024 0710 	bic.w	r7, r4, #16
 8000790:	2f02      	cmp	r7, #2
 8000792:	d116      	bne.n	80007c2 <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8000794:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8000798:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800079c:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80007a0:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80007a4:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80007a8:	f04f 0c0f 	mov.w	ip, #15
 80007ac:	fa0c fc0b 	lsl.w	ip, ip, fp
 80007b0:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80007b4:	690d      	ldr	r5, [r1, #16]
 80007b6:	fa05 f50b 	lsl.w	r5, r5, fp
 80007ba:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 80007be:	f8ca 5020 	str.w	r5, [sl, #32]
 80007c2:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80007c6:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 80007c8:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80007cc:	fa05 f50a 	lsl.w	r5, r5, sl
 80007d0:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007d2:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80007d6:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007da:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007de:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007e0:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007e4:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 80007e6:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007ea:	d811      	bhi.n	8000810 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 80007ec:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80007ee:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 80007f2:	68cf      	ldr	r7, [r1, #12]
 80007f4:	fa07 fc0a 	lsl.w	ip, r7, sl
 80007f8:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 80007fc:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80007fe:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000800:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000804:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000808:	409f      	lsls	r7, r3
 800080a:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 800080e:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000810:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000812:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000814:	688f      	ldr	r7, [r1, #8]
 8000816:	fa07 f70a 	lsl.w	r7, r7, sl
 800081a:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 800081c:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800081e:	00e5      	lsls	r5, r4, #3
 8000820:	d569      	bpl.n	80008f6 <HAL_GPIO_Init+0x196>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000822:	f04f 0b00 	mov.w	fp, #0
 8000826:	f8cd b00c 	str.w	fp, [sp, #12]
 800082a:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800082e:	4d3f      	ldr	r5, [pc, #252]	; (800092c <HAL_GPIO_Init+0x1cc>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000830:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8000834:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8000838:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 800083c:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8000840:	9703      	str	r7, [sp, #12]
 8000842:	9f03      	ldr	r7, [sp, #12]
 8000844:	f023 0703 	bic.w	r7, r3, #3
 8000848:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 800084c:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000850:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8000854:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000858:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800085c:	f04f 0e0f 	mov.w	lr, #15
 8000860:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000864:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000866:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800086a:	d04b      	beq.n	8000904 <HAL_GPIO_Init+0x1a4>
 800086c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000870:	42a8      	cmp	r0, r5
 8000872:	d049      	beq.n	8000908 <HAL_GPIO_Init+0x1a8>
 8000874:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000878:	42a8      	cmp	r0, r5
 800087a:	d047      	beq.n	800090c <HAL_GPIO_Init+0x1ac>
 800087c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000880:	42a8      	cmp	r0, r5
 8000882:	d045      	beq.n	8000910 <HAL_GPIO_Init+0x1b0>
 8000884:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000888:	42a8      	cmp	r0, r5
 800088a:	d043      	beq.n	8000914 <HAL_GPIO_Init+0x1b4>
 800088c:	4548      	cmp	r0, r9
 800088e:	d043      	beq.n	8000918 <HAL_GPIO_Init+0x1b8>
 8000890:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8000894:	42a8      	cmp	r0, r5
 8000896:	d041      	beq.n	800091c <HAL_GPIO_Init+0x1bc>
 8000898:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800089c:	42a8      	cmp	r0, r5
 800089e:	d03f      	beq.n	8000920 <HAL_GPIO_Init+0x1c0>
 80008a0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80008a4:	42a8      	cmp	r0, r5
 80008a6:	d03d      	beq.n	8000924 <HAL_GPIO_Init+0x1c4>
 80008a8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80008ac:	42a8      	cmp	r0, r5
 80008ae:	bf14      	ite	ne
 80008b0:	250a      	movne	r5, #10
 80008b2:	2509      	moveq	r5, #9
 80008b4:	fa05 f50c 	lsl.w	r5, r5, ip
 80008b8:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 80008bc:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 80008be:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 80008c0:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80008c2:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 80008c6:	bf0c      	ite	eq
 80008c8:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80008ca:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 80008cc:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 80008ce:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80008d0:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 80008d4:	bf0c      	ite	eq
 80008d6:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80008d8:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 80008da:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80008dc:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80008de:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 80008e2:	bf0c      	ite	eq
 80008e4:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80008e6:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 80008e8:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 80008ea:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80008ec:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 80008ee:	bf54      	ite	pl
 80008f0:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 80008f2:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 80008f4:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80008f6:	3301      	adds	r3, #1
 80008f8:	2b10      	cmp	r3, #16
 80008fa:	f47f af3c 	bne.w	8000776 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 80008fe:	b005      	add	sp, #20
 8000900:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000904:	465d      	mov	r5, fp
 8000906:	e7d5      	b.n	80008b4 <HAL_GPIO_Init+0x154>
 8000908:	2501      	movs	r5, #1
 800090a:	e7d3      	b.n	80008b4 <HAL_GPIO_Init+0x154>
 800090c:	2502      	movs	r5, #2
 800090e:	e7d1      	b.n	80008b4 <HAL_GPIO_Init+0x154>
 8000910:	2503      	movs	r5, #3
 8000912:	e7cf      	b.n	80008b4 <HAL_GPIO_Init+0x154>
 8000914:	2504      	movs	r5, #4
 8000916:	e7cd      	b.n	80008b4 <HAL_GPIO_Init+0x154>
 8000918:	2505      	movs	r5, #5
 800091a:	e7cb      	b.n	80008b4 <HAL_GPIO_Init+0x154>
 800091c:	2506      	movs	r5, #6
 800091e:	e7c9      	b.n	80008b4 <HAL_GPIO_Init+0x154>
 8000920:	2507      	movs	r5, #7
 8000922:	e7c7      	b.n	80008b4 <HAL_GPIO_Init+0x154>
 8000924:	2508      	movs	r5, #8
 8000926:	e7c5      	b.n	80008b4 <HAL_GPIO_Init+0x154>
 8000928:	40013c00 	.word	0x40013c00
 800092c:	40020000 	.word	0x40020000
 8000930:	40023800 	.word	0x40023800
 8000934:	40021400 	.word	0x40021400

08000938 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000938:	b10a      	cbz	r2, 800093e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800093a:	6181      	str	r1, [r0, #24]
 800093c:	4770      	bx	lr
 800093e:	0409      	lsls	r1, r1, #16
 8000940:	e7fb      	b.n	800093a <HAL_GPIO_WritePin+0x2>
	...

08000944 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8000944:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t tickstart = 0U;

  __HAL_RCC_PWR_CLK_ENABLE();
 8000946:	2300      	movs	r3, #0
 8000948:	9301      	str	r3, [sp, #4]
 800094a:	4b18      	ldr	r3, [pc, #96]	; (80009ac <HAL_PWREx_EnableOverDrive+0x68>)
  __HAL_PWR_OVERDRIVE_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800094c:	4c18      	ldr	r4, [pc, #96]	; (80009b0 <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800094e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000950:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000954:	641a      	str	r2, [r3, #64]	; 0x40
 8000956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000958:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800095c:	9301      	str	r3, [sp, #4]
 800095e:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000960:	4b14      	ldr	r3, [pc, #80]	; (80009b4 <HAL_PWREx_EnableOverDrive+0x70>)
 8000962:	2201      	movs	r2, #1
 8000964:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8000966:	f7ff fe65 	bl	8000634 <HAL_GetTick>
 800096a:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800096c:	6863      	ldr	r3, [r4, #4]
 800096e:	03da      	lsls	r2, r3, #15
 8000970:	d50b      	bpl.n	800098a <HAL_PWREx_EnableOverDrive+0x46>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8000972:	4b11      	ldr	r3, [pc, #68]	; (80009b8 <HAL_PWREx_EnableOverDrive+0x74>)

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000974:	4c0e      	ldr	r4, [pc, #56]	; (80009b0 <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8000976:	2201      	movs	r2, #1
 8000978:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800097a:	f7ff fe5b 	bl	8000634 <HAL_GetTick>
 800097e:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000980:	6863      	ldr	r3, [r4, #4]
 8000982:	039b      	lsls	r3, r3, #14
 8000984:	d50a      	bpl.n	800099c <HAL_PWREx_EnableOverDrive+0x58>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 8000986:	2000      	movs	r0, #0
 8000988:	e006      	b.n	8000998 <HAL_PWREx_EnableOverDrive+0x54>
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800098a:	f7ff fe53 	bl	8000634 <HAL_GetTick>
 800098e:	1b40      	subs	r0, r0, r5
 8000990:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8000994:	d9ea      	bls.n	800096c <HAL_PWREx_EnableOverDrive+0x28>
      return HAL_TIMEOUT;
 8000996:	2003      	movs	r0, #3
}
 8000998:	b003      	add	sp, #12
 800099a:	bd30      	pop	{r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800099c:	f7ff fe4a 	bl	8000634 <HAL_GetTick>
 80009a0:	1b40      	subs	r0, r0, r5
 80009a2:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80009a6:	d9eb      	bls.n	8000980 <HAL_PWREx_EnableOverDrive+0x3c>
 80009a8:	e7f5      	b.n	8000996 <HAL_PWREx_EnableOverDrive+0x52>
 80009aa:	bf00      	nop
 80009ac:	40023800 	.word	0x40023800
 80009b0:	40007000 	.word	0x40007000
 80009b4:	420e0040 	.word	0x420e0040
 80009b8:	420e0044 	.word	0x420e0044

080009bc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80009bc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80009c0:	4604      	mov	r4, r0
 80009c2:	b918      	cbnz	r0, 80009cc <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 80009c4:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 80009c6:	b002      	add	sp, #8
 80009c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80009cc:	6803      	ldr	r3, [r0, #0]
 80009ce:	07dd      	lsls	r5, r3, #31
 80009d0:	d410      	bmi.n	80009f4 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80009d2:	6823      	ldr	r3, [r4, #0]
 80009d4:	0798      	lsls	r0, r3, #30
 80009d6:	d458      	bmi.n	8000a8a <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80009d8:	6823      	ldr	r3, [r4, #0]
 80009da:	071a      	lsls	r2, r3, #28
 80009dc:	f100 809a 	bmi.w	8000b14 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80009e0:	6823      	ldr	r3, [r4, #0]
 80009e2:	075b      	lsls	r3, r3, #29
 80009e4:	f100 80b8 	bmi.w	8000b58 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80009e8:	69a2      	ldr	r2, [r4, #24]
 80009ea:	2a00      	cmp	r2, #0
 80009ec:	f040 8119 	bne.w	8000c22 <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 80009f0:	2000      	movs	r0, #0
 80009f2:	e7e8      	b.n	80009c6 <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80009f4:	4ba6      	ldr	r3, [pc, #664]	; (8000c90 <HAL_RCC_OscConfig+0x2d4>)
 80009f6:	689a      	ldr	r2, [r3, #8]
 80009f8:	f002 020c 	and.w	r2, r2, #12
 80009fc:	2a04      	cmp	r2, #4
 80009fe:	d007      	beq.n	8000a10 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000a00:	689a      	ldr	r2, [r3, #8]
 8000a02:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000a06:	2a08      	cmp	r2, #8
 8000a08:	d10a      	bne.n	8000a20 <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000a0a:	685b      	ldr	r3, [r3, #4]
 8000a0c:	0259      	lsls	r1, r3, #9
 8000a0e:	d507      	bpl.n	8000a20 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a10:	4b9f      	ldr	r3, [pc, #636]	; (8000c90 <HAL_RCC_OscConfig+0x2d4>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	039a      	lsls	r2, r3, #14
 8000a16:	d5dc      	bpl.n	80009d2 <HAL_RCC_OscConfig+0x16>
 8000a18:	6863      	ldr	r3, [r4, #4]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d1d9      	bne.n	80009d2 <HAL_RCC_OscConfig+0x16>
 8000a1e:	e7d1      	b.n	80009c4 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a20:	6863      	ldr	r3, [r4, #4]
 8000a22:	4d9b      	ldr	r5, [pc, #620]	; (8000c90 <HAL_RCC_OscConfig+0x2d4>)
 8000a24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a28:	d111      	bne.n	8000a4e <HAL_RCC_OscConfig+0x92>
 8000a2a:	682b      	ldr	r3, [r5, #0]
 8000a2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a30:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000a32:	f7ff fdff 	bl	8000634 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a36:	4d96      	ldr	r5, [pc, #600]	; (8000c90 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000a38:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a3a:	682b      	ldr	r3, [r5, #0]
 8000a3c:	039b      	lsls	r3, r3, #14
 8000a3e:	d4c8      	bmi.n	80009d2 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a40:	f7ff fdf8 	bl	8000634 <HAL_GetTick>
 8000a44:	1b80      	subs	r0, r0, r6
 8000a46:	2864      	cmp	r0, #100	; 0x64
 8000a48:	d9f7      	bls.n	8000a3a <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8000a4a:	2003      	movs	r0, #3
 8000a4c:	e7bb      	b.n	80009c6 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a4e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000a52:	d104      	bne.n	8000a5e <HAL_RCC_OscConfig+0xa2>
 8000a54:	682b      	ldr	r3, [r5, #0]
 8000a56:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000a5a:	602b      	str	r3, [r5, #0]
 8000a5c:	e7e5      	b.n	8000a2a <HAL_RCC_OscConfig+0x6e>
 8000a5e:	682a      	ldr	r2, [r5, #0]
 8000a60:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000a64:	602a      	str	r2, [r5, #0]
 8000a66:	682a      	ldr	r2, [r5, #0]
 8000a68:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000a6c:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d1df      	bne.n	8000a32 <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 8000a72:	f7ff fddf 	bl	8000634 <HAL_GetTick>
 8000a76:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a78:	682b      	ldr	r3, [r5, #0]
 8000a7a:	039f      	lsls	r7, r3, #14
 8000a7c:	d5a9      	bpl.n	80009d2 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a7e:	f7ff fdd9 	bl	8000634 <HAL_GetTick>
 8000a82:	1b80      	subs	r0, r0, r6
 8000a84:	2864      	cmp	r0, #100	; 0x64
 8000a86:	d9f7      	bls.n	8000a78 <HAL_RCC_OscConfig+0xbc>
 8000a88:	e7df      	b.n	8000a4a <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000a8a:	4b81      	ldr	r3, [pc, #516]	; (8000c90 <HAL_RCC_OscConfig+0x2d4>)
 8000a8c:	689a      	ldr	r2, [r3, #8]
 8000a8e:	f012 0f0c 	tst.w	r2, #12
 8000a92:	d007      	beq.n	8000aa4 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000a94:	689a      	ldr	r2, [r3, #8]
 8000a96:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000a9a:	2a08      	cmp	r2, #8
 8000a9c:	d111      	bne.n	8000ac2 <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000a9e:	685b      	ldr	r3, [r3, #4]
 8000aa0:	025e      	lsls	r6, r3, #9
 8000aa2:	d40e      	bmi.n	8000ac2 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000aa4:	4b7a      	ldr	r3, [pc, #488]	; (8000c90 <HAL_RCC_OscConfig+0x2d4>)
 8000aa6:	681a      	ldr	r2, [r3, #0]
 8000aa8:	0795      	lsls	r5, r2, #30
 8000aaa:	d502      	bpl.n	8000ab2 <HAL_RCC_OscConfig+0xf6>
 8000aac:	68e2      	ldr	r2, [r4, #12]
 8000aae:	2a01      	cmp	r2, #1
 8000ab0:	d188      	bne.n	80009c4 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ab2:	681a      	ldr	r2, [r3, #0]
 8000ab4:	6921      	ldr	r1, [r4, #16]
 8000ab6:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000aba:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8000abe:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ac0:	e78a      	b.n	80009d8 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000ac2:	68e2      	ldr	r2, [r4, #12]
 8000ac4:	4b73      	ldr	r3, [pc, #460]	; (8000c94 <HAL_RCC_OscConfig+0x2d8>)
 8000ac6:	b1b2      	cbz	r2, 8000af6 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8000ac8:	2201      	movs	r2, #1
 8000aca:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000acc:	f7ff fdb2 	bl	8000634 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ad0:	4d6f      	ldr	r5, [pc, #444]	; (8000c90 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000ad2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ad4:	682b      	ldr	r3, [r5, #0]
 8000ad6:	0798      	lsls	r0, r3, #30
 8000ad8:	d507      	bpl.n	8000aea <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ada:	682b      	ldr	r3, [r5, #0]
 8000adc:	6922      	ldr	r2, [r4, #16]
 8000ade:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000ae2:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000ae6:	602b      	str	r3, [r5, #0]
 8000ae8:	e776      	b.n	80009d8 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000aea:	f7ff fda3 	bl	8000634 <HAL_GetTick>
 8000aee:	1b80      	subs	r0, r0, r6
 8000af0:	2802      	cmp	r0, #2
 8000af2:	d9ef      	bls.n	8000ad4 <HAL_RCC_OscConfig+0x118>
 8000af4:	e7a9      	b.n	8000a4a <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8000af6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000af8:	f7ff fd9c 	bl	8000634 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000afc:	4d64      	ldr	r5, [pc, #400]	; (8000c90 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000afe:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000b00:	682b      	ldr	r3, [r5, #0]
 8000b02:	0799      	lsls	r1, r3, #30
 8000b04:	f57f af68 	bpl.w	80009d8 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000b08:	f7ff fd94 	bl	8000634 <HAL_GetTick>
 8000b0c:	1b80      	subs	r0, r0, r6
 8000b0e:	2802      	cmp	r0, #2
 8000b10:	d9f6      	bls.n	8000b00 <HAL_RCC_OscConfig+0x144>
 8000b12:	e79a      	b.n	8000a4a <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000b14:	6962      	ldr	r2, [r4, #20]
 8000b16:	4b60      	ldr	r3, [pc, #384]	; (8000c98 <HAL_RCC_OscConfig+0x2dc>)
 8000b18:	b17a      	cbz	r2, 8000b3a <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000b1e:	f7ff fd89 	bl	8000634 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000b22:	4d5b      	ldr	r5, [pc, #364]	; (8000c90 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000b24:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000b26:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000b28:	079f      	lsls	r7, r3, #30
 8000b2a:	f53f af59 	bmi.w	80009e0 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000b2e:	f7ff fd81 	bl	8000634 <HAL_GetTick>
 8000b32:	1b80      	subs	r0, r0, r6
 8000b34:	2802      	cmp	r0, #2
 8000b36:	d9f6      	bls.n	8000b26 <HAL_RCC_OscConfig+0x16a>
 8000b38:	e787      	b.n	8000a4a <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8000b3a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000b3c:	f7ff fd7a 	bl	8000634 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000b40:	4d53      	ldr	r5, [pc, #332]	; (8000c90 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000b42:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000b44:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000b46:	0798      	lsls	r0, r3, #30
 8000b48:	f57f af4a 	bpl.w	80009e0 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000b4c:	f7ff fd72 	bl	8000634 <HAL_GetTick>
 8000b50:	1b80      	subs	r0, r0, r6
 8000b52:	2802      	cmp	r0, #2
 8000b54:	d9f6      	bls.n	8000b44 <HAL_RCC_OscConfig+0x188>
 8000b56:	e778      	b.n	8000a4a <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000b58:	4b4d      	ldr	r3, [pc, #308]	; (8000c90 <HAL_RCC_OscConfig+0x2d4>)
 8000b5a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b5c:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8000b60:	d128      	bne.n	8000bb4 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000b62:	9201      	str	r2, [sp, #4]
 8000b64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b66:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000b6a:	641a      	str	r2, [r3, #64]	; 0x40
 8000b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b72:	9301      	str	r3, [sp, #4]
 8000b74:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000b76:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b78:	4d48      	ldr	r5, [pc, #288]	; (8000c9c <HAL_RCC_OscConfig+0x2e0>)
 8000b7a:	682b      	ldr	r3, [r5, #0]
 8000b7c:	05d9      	lsls	r1, r3, #23
 8000b7e:	d51b      	bpl.n	8000bb8 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b80:	68a3      	ldr	r3, [r4, #8]
 8000b82:	4d43      	ldr	r5, [pc, #268]	; (8000c90 <HAL_RCC_OscConfig+0x2d4>)
 8000b84:	2b01      	cmp	r3, #1
 8000b86:	d127      	bne.n	8000bd8 <HAL_RCC_OscConfig+0x21c>
 8000b88:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000b8a:	f043 0301 	orr.w	r3, r3, #1
 8000b8e:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8000b90:	f7ff fd50 	bl	8000634 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b94:	4d3e      	ldr	r5, [pc, #248]	; (8000c90 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000b96:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b98:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b9c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000b9e:	079b      	lsls	r3, r3, #30
 8000ba0:	d539      	bpl.n	8000c16 <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8000ba2:	2e00      	cmp	r6, #0
 8000ba4:	f43f af20 	beq.w	80009e8 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ba8:	4a39      	ldr	r2, [pc, #228]	; (8000c90 <HAL_RCC_OscConfig+0x2d4>)
 8000baa:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000bac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000bb0:	6413      	str	r3, [r2, #64]	; 0x40
 8000bb2:	e719      	b.n	80009e8 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8000bb4:	2600      	movs	r6, #0
 8000bb6:	e7df      	b.n	8000b78 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000bb8:	682b      	ldr	r3, [r5, #0]
 8000bba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bbe:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000bc0:	f7ff fd38 	bl	8000634 <HAL_GetTick>
 8000bc4:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000bc6:	682b      	ldr	r3, [r5, #0]
 8000bc8:	05da      	lsls	r2, r3, #23
 8000bca:	d4d9      	bmi.n	8000b80 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000bcc:	f7ff fd32 	bl	8000634 <HAL_GetTick>
 8000bd0:	1bc0      	subs	r0, r0, r7
 8000bd2:	2802      	cmp	r0, #2
 8000bd4:	d9f7      	bls.n	8000bc6 <HAL_RCC_OscConfig+0x20a>
 8000bd6:	e738      	b.n	8000a4a <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000bd8:	2b05      	cmp	r3, #5
 8000bda:	d104      	bne.n	8000be6 <HAL_RCC_OscConfig+0x22a>
 8000bdc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000bde:	f043 0304 	orr.w	r3, r3, #4
 8000be2:	672b      	str	r3, [r5, #112]	; 0x70
 8000be4:	e7d0      	b.n	8000b88 <HAL_RCC_OscConfig+0x1cc>
 8000be6:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000be8:	f022 0201 	bic.w	r2, r2, #1
 8000bec:	672a      	str	r2, [r5, #112]	; 0x70
 8000bee:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000bf0:	f022 0204 	bic.w	r2, r2, #4
 8000bf4:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d1ca      	bne.n	8000b90 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8000bfa:	f7ff fd1b 	bl	8000634 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000bfe:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000c02:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000c04:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000c06:	0798      	lsls	r0, r3, #30
 8000c08:	d5cb      	bpl.n	8000ba2 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c0a:	f7ff fd13 	bl	8000634 <HAL_GetTick>
 8000c0e:	1bc0      	subs	r0, r0, r7
 8000c10:	4540      	cmp	r0, r8
 8000c12:	d9f7      	bls.n	8000c04 <HAL_RCC_OscConfig+0x248>
 8000c14:	e719      	b.n	8000a4a <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c16:	f7ff fd0d 	bl	8000634 <HAL_GetTick>
 8000c1a:	1bc0      	subs	r0, r0, r7
 8000c1c:	4540      	cmp	r0, r8
 8000c1e:	d9bd      	bls.n	8000b9c <HAL_RCC_OscConfig+0x1e0>
 8000c20:	e713      	b.n	8000a4a <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000c22:	4d1b      	ldr	r5, [pc, #108]	; (8000c90 <HAL_RCC_OscConfig+0x2d4>)
 8000c24:	68ab      	ldr	r3, [r5, #8]
 8000c26:	f003 030c 	and.w	r3, r3, #12
 8000c2a:	2b08      	cmp	r3, #8
 8000c2c:	f43f aeca 	beq.w	80009c4 <HAL_RCC_OscConfig+0x8>
 8000c30:	4e1b      	ldr	r6, [pc, #108]	; (8000ca0 <HAL_RCC_OscConfig+0x2e4>)
 8000c32:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000c34:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000c36:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000c38:	d134      	bne.n	8000ca4 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8000c3a:	f7ff fcfb 	bl	8000634 <HAL_GetTick>
 8000c3e:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000c40:	682b      	ldr	r3, [r5, #0]
 8000c42:	0199      	lsls	r1, r3, #6
 8000c44:	d41e      	bmi.n	8000c84 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000c46:	6a22      	ldr	r2, [r4, #32]
 8000c48:	69e3      	ldr	r3, [r4, #28]
 8000c4a:	4313      	orrs	r3, r2
 8000c4c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000c4e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000c52:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000c54:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000c58:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000c5a:	4c0d      	ldr	r4, [pc, #52]	; (8000c90 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000c5c:	0852      	lsrs	r2, r2, #1
 8000c5e:	3a01      	subs	r2, #1
 8000c60:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c64:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000c66:	2301      	movs	r3, #1
 8000c68:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000c6a:	f7ff fce3 	bl	8000634 <HAL_GetTick>
 8000c6e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000c70:	6823      	ldr	r3, [r4, #0]
 8000c72:	019a      	lsls	r2, r3, #6
 8000c74:	f53f aebc 	bmi.w	80009f0 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c78:	f7ff fcdc 	bl	8000634 <HAL_GetTick>
 8000c7c:	1b40      	subs	r0, r0, r5
 8000c7e:	2802      	cmp	r0, #2
 8000c80:	d9f6      	bls.n	8000c70 <HAL_RCC_OscConfig+0x2b4>
 8000c82:	e6e2      	b.n	8000a4a <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c84:	f7ff fcd6 	bl	8000634 <HAL_GetTick>
 8000c88:	1bc0      	subs	r0, r0, r7
 8000c8a:	2802      	cmp	r0, #2
 8000c8c:	d9d8      	bls.n	8000c40 <HAL_RCC_OscConfig+0x284>
 8000c8e:	e6dc      	b.n	8000a4a <HAL_RCC_OscConfig+0x8e>
 8000c90:	40023800 	.word	0x40023800
 8000c94:	42470000 	.word	0x42470000
 8000c98:	42470e80 	.word	0x42470e80
 8000c9c:	40007000 	.word	0x40007000
 8000ca0:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8000ca4:	f7ff fcc6 	bl	8000634 <HAL_GetTick>
 8000ca8:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000caa:	682b      	ldr	r3, [r5, #0]
 8000cac:	019b      	lsls	r3, r3, #6
 8000cae:	f57f ae9f 	bpl.w	80009f0 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000cb2:	f7ff fcbf 	bl	8000634 <HAL_GetTick>
 8000cb6:	1b00      	subs	r0, r0, r4
 8000cb8:	2802      	cmp	r0, #2
 8000cba:	d9f6      	bls.n	8000caa <HAL_RCC_OscConfig+0x2ee>
 8000cbc:	e6c5      	b.n	8000a4a <HAL_RCC_OscConfig+0x8e>
 8000cbe:	bf00      	nop

08000cc0 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000cc0:	4913      	ldr	r1, [pc, #76]	; (8000d10 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8000cc2:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000cc4:	688b      	ldr	r3, [r1, #8]
 8000cc6:	f003 030c 	and.w	r3, r3, #12
 8000cca:	2b04      	cmp	r3, #4
 8000ccc:	d003      	beq.n	8000cd6 <HAL_RCC_GetSysClockFreq+0x16>
 8000cce:	2b08      	cmp	r3, #8
 8000cd0:	d003      	beq.n	8000cda <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000cd2:	4810      	ldr	r0, [pc, #64]	; (8000d14 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000cd4:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8000cd6:	4810      	ldr	r0, [pc, #64]	; (8000d18 <HAL_RCC_GetSysClockFreq+0x58>)
 8000cd8:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000cda:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000cdc:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000cde:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000ce0:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ce4:	bf14      	ite	ne
 8000ce6:	480c      	ldrne	r0, [pc, #48]	; (8000d18 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ce8:	480a      	ldreq	r0, [pc, #40]	; (8000d14 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000cea:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000cee:	bf18      	it	ne
 8000cf0:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000cf2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000cf6:	fba1 0100 	umull	r0, r1, r1, r0
 8000cfa:	f7ff fac9 	bl	8000290 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000cfe:	4b04      	ldr	r3, [pc, #16]	; (8000d10 <HAL_RCC_GetSysClockFreq+0x50>)
 8000d00:	685b      	ldr	r3, [r3, #4]
 8000d02:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000d06:	3301      	adds	r3, #1
 8000d08:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8000d0a:	fbb0 f0f3 	udiv	r0, r0, r3
 8000d0e:	bd08      	pop	{r3, pc}
 8000d10:	40023800 	.word	0x40023800
 8000d14:	00f42400 	.word	0x00f42400
 8000d18:	017d7840 	.word	0x017d7840

08000d1c <HAL_RCC_ClockConfig>:
{
 8000d1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000d20:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000d22:	4604      	mov	r4, r0
 8000d24:	b910      	cbnz	r0, 8000d2c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000d26:	2001      	movs	r0, #1
 8000d28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000d2c:	4b44      	ldr	r3, [pc, #272]	; (8000e40 <HAL_RCC_ClockConfig+0x124>)
 8000d2e:	681a      	ldr	r2, [r3, #0]
 8000d30:	f002 020f 	and.w	r2, r2, #15
 8000d34:	428a      	cmp	r2, r1
 8000d36:	d328      	bcc.n	8000d8a <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000d38:	6821      	ldr	r1, [r4, #0]
 8000d3a:	078f      	lsls	r7, r1, #30
 8000d3c:	d42d      	bmi.n	8000d9a <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000d3e:	07c8      	lsls	r0, r1, #31
 8000d40:	d440      	bmi.n	8000dc4 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000d42:	4b3f      	ldr	r3, [pc, #252]	; (8000e40 <HAL_RCC_ClockConfig+0x124>)
 8000d44:	681a      	ldr	r2, [r3, #0]
 8000d46:	f002 020f 	and.w	r2, r2, #15
 8000d4a:	4295      	cmp	r5, r2
 8000d4c:	d366      	bcc.n	8000e1c <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d4e:	6822      	ldr	r2, [r4, #0]
 8000d50:	0751      	lsls	r1, r2, #29
 8000d52:	d46c      	bmi.n	8000e2e <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d54:	0713      	lsls	r3, r2, #28
 8000d56:	d507      	bpl.n	8000d68 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000d58:	4a3a      	ldr	r2, [pc, #232]	; (8000e44 <HAL_RCC_ClockConfig+0x128>)
 8000d5a:	6921      	ldr	r1, [r4, #16]
 8000d5c:	6893      	ldr	r3, [r2, #8]
 8000d5e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000d62:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000d66:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000d68:	f7ff ffaa 	bl	8000cc0 <HAL_RCC_GetSysClockFreq>
 8000d6c:	4b35      	ldr	r3, [pc, #212]	; (8000e44 <HAL_RCC_ClockConfig+0x128>)
 8000d6e:	4a36      	ldr	r2, [pc, #216]	; (8000e48 <HAL_RCC_ClockConfig+0x12c>)
 8000d70:	689b      	ldr	r3, [r3, #8]
 8000d72:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000d76:	5cd3      	ldrb	r3, [r2, r3]
 8000d78:	40d8      	lsrs	r0, r3
 8000d7a:	4b34      	ldr	r3, [pc, #208]	; (8000e4c <HAL_RCC_ClockConfig+0x130>)
 8000d7c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000d7e:	2000      	movs	r0, #0
 8000d80:	f7ff fc0e 	bl	80005a0 <HAL_InitTick>
  return HAL_OK;
 8000d84:	2000      	movs	r0, #0
 8000d86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d8a:	b2ca      	uxtb	r2, r1
 8000d8c:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	f003 030f 	and.w	r3, r3, #15
 8000d94:	4299      	cmp	r1, r3
 8000d96:	d1c6      	bne.n	8000d26 <HAL_RCC_ClockConfig+0xa>
 8000d98:	e7ce      	b.n	8000d38 <HAL_RCC_ClockConfig+0x1c>
 8000d9a:	4b2a      	ldr	r3, [pc, #168]	; (8000e44 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d9c:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000da0:	bf1e      	ittt	ne
 8000da2:	689a      	ldrne	r2, [r3, #8]
 8000da4:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8000da8:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000daa:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000dac:	bf42      	ittt	mi
 8000dae:	689a      	ldrmi	r2, [r3, #8]
 8000db0:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8000db4:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000db6:	689a      	ldr	r2, [r3, #8]
 8000db8:	68a0      	ldr	r0, [r4, #8]
 8000dba:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000dbe:	4302      	orrs	r2, r0
 8000dc0:	609a      	str	r2, [r3, #8]
 8000dc2:	e7bc      	b.n	8000d3e <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000dc4:	6862      	ldr	r2, [r4, #4]
 8000dc6:	4b1f      	ldr	r3, [pc, #124]	; (8000e44 <HAL_RCC_ClockConfig+0x128>)
 8000dc8:	2a01      	cmp	r2, #1
 8000dca:	d11d      	bne.n	8000e08 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000dd2:	d0a8      	beq.n	8000d26 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000dd4:	4e1b      	ldr	r6, [pc, #108]	; (8000e44 <HAL_RCC_ClockConfig+0x128>)
 8000dd6:	68b3      	ldr	r3, [r6, #8]
 8000dd8:	f023 0303 	bic.w	r3, r3, #3
 8000ddc:	4313      	orrs	r3, r2
 8000dde:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000de0:	f7ff fc28 	bl	8000634 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000de4:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000de8:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000dea:	68b3      	ldr	r3, [r6, #8]
 8000dec:	6862      	ldr	r2, [r4, #4]
 8000dee:	f003 030c 	and.w	r3, r3, #12
 8000df2:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000df6:	d0a4      	beq.n	8000d42 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000df8:	f7ff fc1c 	bl	8000634 <HAL_GetTick>
 8000dfc:	1bc0      	subs	r0, r0, r7
 8000dfe:	4540      	cmp	r0, r8
 8000e00:	d9f3      	bls.n	8000dea <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8000e02:	2003      	movs	r0, #3
}
 8000e04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000e08:	1e91      	subs	r1, r2, #2
 8000e0a:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e0c:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000e0e:	d802      	bhi.n	8000e16 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e10:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000e14:	e7dd      	b.n	8000dd2 <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e16:	f013 0f02 	tst.w	r3, #2
 8000e1a:	e7da      	b.n	8000dd2 <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e1c:	b2ea      	uxtb	r2, r5
 8000e1e:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	f003 030f 	and.w	r3, r3, #15
 8000e26:	429d      	cmp	r5, r3
 8000e28:	f47f af7d 	bne.w	8000d26 <HAL_RCC_ClockConfig+0xa>
 8000e2c:	e78f      	b.n	8000d4e <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000e2e:	4905      	ldr	r1, [pc, #20]	; (8000e44 <HAL_RCC_ClockConfig+0x128>)
 8000e30:	68e0      	ldr	r0, [r4, #12]
 8000e32:	688b      	ldr	r3, [r1, #8]
 8000e34:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000e38:	4303      	orrs	r3, r0
 8000e3a:	608b      	str	r3, [r1, #8]
 8000e3c:	e78a      	b.n	8000d54 <HAL_RCC_ClockConfig+0x38>
 8000e3e:	bf00      	nop
 8000e40:	40023c00 	.word	0x40023c00
 8000e44:	40023800 	.word	0x40023800
 8000e48:	08003189 	.word	0x08003189
 8000e4c:	20000008 	.word	0x20000008

08000e50 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000e50:	4b04      	ldr	r3, [pc, #16]	; (8000e64 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000e52:	4a05      	ldr	r2, [pc, #20]	; (8000e68 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000e54:	689b      	ldr	r3, [r3, #8]
 8000e56:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8000e5a:	5cd3      	ldrb	r3, [r2, r3]
 8000e5c:	4a03      	ldr	r2, [pc, #12]	; (8000e6c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000e5e:	6810      	ldr	r0, [r2, #0]
}
 8000e60:	40d8      	lsrs	r0, r3
 8000e62:	4770      	bx	lr
 8000e64:	40023800 	.word	0x40023800
 8000e68:	08003199 	.word	0x08003199
 8000e6c:	20000008 	.word	0x20000008

08000e70 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000e70:	4b04      	ldr	r3, [pc, #16]	; (8000e84 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000e72:	4a05      	ldr	r2, [pc, #20]	; (8000e88 <HAL_RCC_GetPCLK2Freq+0x18>)
 8000e74:	689b      	ldr	r3, [r3, #8]
 8000e76:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8000e7a:	5cd3      	ldrb	r3, [r2, r3]
 8000e7c:	4a03      	ldr	r2, [pc, #12]	; (8000e8c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000e7e:	6810      	ldr	r0, [r2, #0]
}
 8000e80:	40d8      	lsrs	r0, r3
 8000e82:	4770      	bx	lr
 8000e84:	40023800 	.word	0x40023800
 8000e88:	08003199 	.word	0x08003199
 8000e8c:	20000008 	.word	0x20000008

08000e90 <SPI_WaitFlagStateUntilTimeout.constprop.7>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8000e90:	b570      	push	{r4, r5, r6, lr}
 8000e92:	4604      	mov	r4, r0
 8000e94:	460d      	mov	r5, r1
 8000e96:	4616      	mov	r6, r2
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8000e98:	6823      	ldr	r3, [r4, #0]
 8000e9a:	6898      	ldr	r0, [r3, #8]
 8000e9c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8000ea0:	d100      	bne.n	8000ea4 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x14>
      }
    }
  }

  return HAL_OK;
}
 8000ea2:	bd70      	pop	{r4, r5, r6, pc}
    if (Timeout != HAL_MAX_DELAY)
 8000ea4:	1c6a      	adds	r2, r5, #1
 8000ea6:	d0f8      	beq.n	8000e9a <SPI_WaitFlagStateUntilTimeout.constprop.7+0xa>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8000ea8:	f7ff fbc4 	bl	8000634 <HAL_GetTick>
 8000eac:	1b80      	subs	r0, r0, r6
 8000eae:	4285      	cmp	r5, r0
 8000eb0:	d8f2      	bhi.n	8000e98 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x8>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8000eb2:	6823      	ldr	r3, [r4, #0]
 8000eb4:	685a      	ldr	r2, [r3, #4]
 8000eb6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8000eba:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000ebc:	6862      	ldr	r2, [r4, #4]
 8000ebe:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8000ec2:	d10a      	bne.n	8000eda <SPI_WaitFlagStateUntilTimeout.constprop.7+0x4a>
 8000ec4:	68a2      	ldr	r2, [r4, #8]
 8000ec6:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8000eca:	d002      	beq.n	8000ed2 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x42>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8000ecc:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8000ed0:	d103      	bne.n	8000eda <SPI_WaitFlagStateUntilTimeout.constprop.7+0x4a>
          __HAL_SPI_DISABLE(hspi);
 8000ed2:	681a      	ldr	r2, [r3, #0]
 8000ed4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000ed8:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8000eda:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000edc:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8000ee0:	d107      	bne.n	8000ef2 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x62>
          SPI_RESET_CRC(hspi);
 8000ee2:	681a      	ldr	r2, [r3, #0]
 8000ee4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8000ee8:	601a      	str	r2, [r3, #0]
 8000eea:	681a      	ldr	r2, [r3, #0]
 8000eec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000ef0:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8000ef8:	2300      	movs	r3, #0
 8000efa:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8000efe:	2003      	movs	r0, #3
 8000f00:	bd70      	pop	{r4, r5, r6, pc}

08000f02 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8000f02:	b510      	push	{r4, lr}
 8000f04:	4604      	mov	r4, r0
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8000f06:	f7ff ffc3 	bl	8000e90 <SPI_WaitFlagStateUntilTimeout.constprop.7>
 8000f0a:	b120      	cbz	r0, 8000f16 <SPI_EndRxTxTransaction+0x14>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8000f0c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000f0e:	f043 0320 	orr.w	r3, r3, #32
 8000f12:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_TIMEOUT;
 8000f14:	2003      	movs	r0, #3
  }
  return HAL_OK;
}
 8000f16:	bd10      	pop	{r4, pc}

08000f18 <HAL_SPI_Init>:
{
 8000f18:	b510      	push	{r4, lr}
  if (hspi == NULL)
 8000f1a:	4604      	mov	r4, r0
 8000f1c:	2800      	cmp	r0, #0
 8000f1e:	d036      	beq.n	8000f8e <HAL_SPI_Init+0x76>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f20:	2300      	movs	r3, #0
 8000f22:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8000f24:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8000f28:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000f2c:	b91b      	cbnz	r3, 8000f36 <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8000f2e:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8000f32:	f000 fe33 	bl	8001b9c <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 8000f36:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000f38:	68a0      	ldr	r0, [r4, #8]
 8000f3a:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 8000f3c:	2302      	movs	r3, #2
 8000f3e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8000f42:	680b      	ldr	r3, [r1, #0]
 8000f44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000f48:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000f4a:	6863      	ldr	r3, [r4, #4]
 8000f4c:	4303      	orrs	r3, r0
 8000f4e:	68e0      	ldr	r0, [r4, #12]
 8000f50:	4303      	orrs	r3, r0
 8000f52:	6920      	ldr	r0, [r4, #16]
 8000f54:	4303      	orrs	r3, r0
 8000f56:	6960      	ldr	r0, [r4, #20]
 8000f58:	4303      	orrs	r3, r0
 8000f5a:	69e0      	ldr	r0, [r4, #28]
 8000f5c:	4303      	orrs	r3, r0
 8000f5e:	6a20      	ldr	r0, [r4, #32]
 8000f60:	4303      	orrs	r3, r0
 8000f62:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8000f64:	4303      	orrs	r3, r0
 8000f66:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8000f6a:	4303      	orrs	r3, r0
 8000f6c:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8000f6e:	0c12      	lsrs	r2, r2, #16
 8000f70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000f72:	f002 0204 	and.w	r2, r2, #4
 8000f76:	431a      	orrs	r2, r3
 8000f78:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8000f7a:	69cb      	ldr	r3, [r1, #28]
 8000f7c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000f80:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000f82:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8000f84:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000f86:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8000f88:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  return HAL_OK;
 8000f8c:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000f8e:	2001      	movs	r0, #1
}
 8000f90:	bd10      	pop	{r4, pc}

08000f92 <HAL_SPI_TransmitReceive>:
{
 8000f92:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8000f96:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8000f98:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8000f9c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 8000f9e:	2b01      	cmp	r3, #1
{
 8000fa0:	4604      	mov	r4, r0
 8000fa2:	460d      	mov	r5, r1
 8000fa4:	4691      	mov	r9, r2
  __HAL_LOCK(hspi);
 8000fa6:	f000 80e2 	beq.w	800116e <HAL_SPI_TransmitReceive+0x1dc>
 8000faa:	2301      	movs	r3, #1
 8000fac:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8000fb0:	f7ff fb40 	bl	8000634 <HAL_GetTick>
  tmp_state           = hspi->State;
 8000fb4:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tmp_mode            = hspi->Init.Mode;
 8000fb8:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 8000fba:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8000fbc:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8000fbe:	4680      	mov	r8, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8000fc0:	d00a      	beq.n	8000fd8 <HAL_SPI_TransmitReceive+0x46>
 8000fc2:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8000fc6:	f040 80d0 	bne.w	800116a <HAL_SPI_TransmitReceive+0x1d8>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8000fca:	68a0      	ldr	r0, [r4, #8]
 8000fcc:	2800      	cmp	r0, #0
 8000fce:	f040 80cc 	bne.w	800116a <HAL_SPI_TransmitReceive+0x1d8>
 8000fd2:	2b04      	cmp	r3, #4
 8000fd4:	f040 80c9 	bne.w	800116a <HAL_SPI_TransmitReceive+0x1d8>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8000fd8:	2d00      	cmp	r5, #0
 8000fda:	f000 80c4 	beq.w	8001166 <HAL_SPI_TransmitReceive+0x1d4>
 8000fde:	f1b9 0f00 	cmp.w	r9, #0
 8000fe2:	f000 80c0 	beq.w	8001166 <HAL_SPI_TransmitReceive+0x1d4>
 8000fe6:	2e00      	cmp	r6, #0
 8000fe8:	f000 80bd 	beq.w	8001166 <HAL_SPI_TransmitReceive+0x1d4>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8000fec:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8000ff0:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8000ff4:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8000ff6:	bf1c      	itt	ne
 8000ff8:	2305      	movne	r3, #5
 8000ffa:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8000ffe:	2300      	movs	r3, #0
 8001000:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8001002:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001004:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001006:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8001008:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 800100a:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800100c:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 800100e:	87a6      	strh	r6, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001010:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8001012:	bf58      	it	pl
 8001014:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001016:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 8001018:	bf58      	it	pl
 800101a:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 800101e:	86a6      	strh	r6, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 8001020:	bf58      	it	pl
 8001022:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001024:	68e2      	ldr	r2, [r4, #12]
 8001026:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 800102a:	d158      	bne.n	80010de <HAL_SPI_TransmitReceive+0x14c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800102c:	b109      	cbz	r1, 8001032 <HAL_SPI_TransmitReceive+0xa0>
 800102e:	2e01      	cmp	r6, #1
 8001030:	d107      	bne.n	8001042 <HAL_SPI_TransmitReceive+0xb0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001032:	f835 2b02 	ldrh.w	r2, [r5], #2
 8001036:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8001038:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800103a:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800103c:	3b01      	subs	r3, #1
 800103e:	b29b      	uxth	r3, r3
 8001040:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8001042:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001044:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001046:	b29b      	uxth	r3, r3
 8001048:	b9ab      	cbnz	r3, 8001076 <HAL_SPI_TransmitReceive+0xe4>
 800104a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800104c:	b29b      	uxth	r3, r3
 800104e:	b993      	cbnz	r3, 8001076 <HAL_SPI_TransmitReceive+0xe4>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001050:	4642      	mov	r2, r8
 8001052:	4639      	mov	r1, r7
 8001054:	4620      	mov	r0, r4
 8001056:	f7ff ff54 	bl	8000f02 <SPI_EndRxTxTransaction>
 800105a:	2800      	cmp	r0, #0
 800105c:	f040 8081 	bne.w	8001162 <HAL_SPI_TransmitReceive+0x1d0>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001060:	68a3      	ldr	r3, [r4, #8]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d132      	bne.n	80010cc <HAL_SPI_TransmitReceive+0x13a>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001066:	6823      	ldr	r3, [r4, #0]
 8001068:	9001      	str	r0, [sp, #4]
 800106a:	68da      	ldr	r2, [r3, #12]
 800106c:	9201      	str	r2, [sp, #4]
 800106e:	689b      	ldr	r3, [r3, #8]
 8001070:	9301      	str	r3, [sp, #4]
 8001072:	9b01      	ldr	r3, [sp, #4]
 8001074:	e02a      	b.n	80010cc <HAL_SPI_TransmitReceive+0x13a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001076:	6822      	ldr	r2, [r4, #0]
 8001078:	6893      	ldr	r3, [r2, #8]
 800107a:	0799      	lsls	r1, r3, #30
 800107c:	d50d      	bpl.n	800109a <HAL_SPI_TransmitReceive+0x108>
 800107e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001080:	b29b      	uxth	r3, r3
 8001082:	b153      	cbz	r3, 800109a <HAL_SPI_TransmitReceive+0x108>
 8001084:	b14d      	cbz	r5, 800109a <HAL_SPI_TransmitReceive+0x108>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001086:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001088:	f833 1b02 	ldrh.w	r1, [r3], #2
 800108c:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800108e:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001090:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001092:	3b01      	subs	r3, #1
 8001094:	b29b      	uxth	r3, r3
 8001096:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 8001098:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800109a:	6893      	ldr	r3, [r2, #8]
 800109c:	07db      	lsls	r3, r3, #31
 800109e:	d50c      	bpl.n	80010ba <HAL_SPI_TransmitReceive+0x128>
 80010a0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80010a2:	b29b      	uxth	r3, r3
 80010a4:	b14b      	cbz	r3, 80010ba <HAL_SPI_TransmitReceive+0x128>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80010a6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80010a8:	68d2      	ldr	r2, [r2, #12]
 80010aa:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80010ae:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80010b0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80010b2:	3b01      	subs	r3, #1
 80010b4:	b29b      	uxth	r3, r3
 80010b6:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 80010b8:	2501      	movs	r5, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80010ba:	f7ff fabb 	bl	8000634 <HAL_GetTick>
 80010be:	eba0 0008 	sub.w	r0, r0, r8
 80010c2:	4287      	cmp	r7, r0
 80010c4:	d8be      	bhi.n	8001044 <HAL_SPI_TransmitReceive+0xb2>
 80010c6:	1c7e      	adds	r6, r7, #1
 80010c8:	d0bc      	beq.n	8001044 <HAL_SPI_TransmitReceive+0xb2>
        errorcode = HAL_TIMEOUT;
 80010ca:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 80010cc:	2301      	movs	r3, #1
 80010ce:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80010d2:	2300      	movs	r3, #0
 80010d4:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80010d8:	b003      	add	sp, #12
 80010da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80010de:	b109      	cbz	r1, 80010e4 <HAL_SPI_TransmitReceive+0x152>
 80010e0:	2e01      	cmp	r6, #1
 80010e2:	d108      	bne.n	80010f6 <HAL_SPI_TransmitReceive+0x164>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80010e4:	782a      	ldrb	r2, [r5, #0]
 80010e6:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80010e8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80010ea:	3301      	adds	r3, #1
 80010ec:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80010ee:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80010f0:	3b01      	subs	r3, #1
 80010f2:	b29b      	uxth	r3, r3
 80010f4:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 80010f6:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80010f8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80010fa:	b29b      	uxth	r3, r3
 80010fc:	b91b      	cbnz	r3, 8001106 <HAL_SPI_TransmitReceive+0x174>
 80010fe:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001100:	b29b      	uxth	r3, r3
 8001102:	2b00      	cmp	r3, #0
 8001104:	d0a4      	beq.n	8001050 <HAL_SPI_TransmitReceive+0xbe>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001106:	6822      	ldr	r2, [r4, #0]
 8001108:	6893      	ldr	r3, [r2, #8]
 800110a:	0798      	lsls	r0, r3, #30
 800110c:	d50e      	bpl.n	800112c <HAL_SPI_TransmitReceive+0x19a>
 800110e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001110:	b29b      	uxth	r3, r3
 8001112:	b15b      	cbz	r3, 800112c <HAL_SPI_TransmitReceive+0x19a>
 8001114:	b155      	cbz	r5, 800112c <HAL_SPI_TransmitReceive+0x19a>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001116:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 800111c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800111e:	3301      	adds	r3, #1
 8001120:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001122:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001124:	3b01      	subs	r3, #1
 8001126:	b29b      	uxth	r3, r3
 8001128:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 800112a:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800112c:	6822      	ldr	r2, [r4, #0]
 800112e:	6893      	ldr	r3, [r2, #8]
 8001130:	07d9      	lsls	r1, r3, #31
 8001132:	d50d      	bpl.n	8001150 <HAL_SPI_TransmitReceive+0x1be>
 8001134:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001136:	b29b      	uxth	r3, r3
 8001138:	b153      	cbz	r3, 8001150 <HAL_SPI_TransmitReceive+0x1be>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800113a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800113c:	68d2      	ldr	r2, [r2, #12]
 800113e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8001140:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001142:	3301      	adds	r3, #1
 8001144:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8001146:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001148:	3b01      	subs	r3, #1
 800114a:	b29b      	uxth	r3, r3
 800114c:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 800114e:	2501      	movs	r5, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8001150:	f7ff fa70 	bl	8000634 <HAL_GetTick>
 8001154:	eba0 0008 	sub.w	r0, r0, r8
 8001158:	4287      	cmp	r7, r0
 800115a:	d8cd      	bhi.n	80010f8 <HAL_SPI_TransmitReceive+0x166>
 800115c:	1c7b      	adds	r3, r7, #1
 800115e:	d0cb      	beq.n	80010f8 <HAL_SPI_TransmitReceive+0x166>
 8001160:	e7b3      	b.n	80010ca <HAL_SPI_TransmitReceive+0x138>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001162:	2320      	movs	r3, #32
 8001164:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8001166:	2001      	movs	r0, #1
 8001168:	e7b0      	b.n	80010cc <HAL_SPI_TransmitReceive+0x13a>
    errorcode = HAL_BUSY;
 800116a:	2002      	movs	r0, #2
 800116c:	e7ae      	b.n	80010cc <HAL_SPI_TransmitReceive+0x13a>
  __HAL_LOCK(hspi);
 800116e:	2002      	movs	r0, #2
 8001170:	e7b2      	b.n	80010d8 <HAL_SPI_TransmitReceive+0x146>

08001172 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001172:	6803      	ldr	r3, [r0, #0]
 8001174:	68da      	ldr	r2, [r3, #12]
 8001176:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800117a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800117c:	695a      	ldr	r2, [r3, #20]
 800117e:	f022 0201 	bic.w	r2, r2, #1
 8001182:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001184:	2320      	movs	r3, #32
 8001186:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 800118a:	4770      	bx	lr

0800118c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800118c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001190:	6806      	ldr	r6, [r0, #0]
 8001192:	68c2      	ldr	r2, [r0, #12]
 8001194:	6933      	ldr	r3, [r6, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001196:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001198:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800119c:	4313      	orrs	r3, r2
 800119e:	6133      	str	r3, [r6, #16]
{
 80011a0:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80011a2:	6883      	ldr	r3, [r0, #8]
 80011a4:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 80011a6:	68f2      	ldr	r2, [r6, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80011a8:	4303      	orrs	r3, r0
 80011aa:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 80011ac:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80011b0:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 80011b2:	f022 020c 	bic.w	r2, r2, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80011b6:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1,
 80011b8:	4313      	orrs	r3, r2
 80011ba:	60f3      	str	r3, [r6, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80011bc:	6973      	ldr	r3, [r6, #20]
 80011be:	69a2      	ldr	r2, [r4, #24]
 80011c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80011c4:	4313      	orrs	r3, r2

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80011c6:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80011ca:	6173      	str	r3, [r6, #20]
 80011cc:	4b7a      	ldr	r3, [pc, #488]	; (80013b8 <UART_SetConfig+0x22c>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80011ce:	d17c      	bne.n	80012ca <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80011d0:	429e      	cmp	r6, r3
 80011d2:	d003      	beq.n	80011dc <UART_SetConfig+0x50>
 80011d4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80011d8:	429e      	cmp	r6, r3
 80011da:	d144      	bne.n	8001266 <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80011dc:	f7ff fe48 	bl	8000e70 <HAL_RCC_GetPCLK2Freq>
 80011e0:	2519      	movs	r5, #25
 80011e2:	fb05 f300 	mul.w	r3, r5, r0
 80011e6:	6860      	ldr	r0, [r4, #4]
 80011e8:	f04f 0964 	mov.w	r9, #100	; 0x64
 80011ec:	0040      	lsls	r0, r0, #1
 80011ee:	fbb3 f3f0 	udiv	r3, r3, r0
 80011f2:	fbb3 f3f9 	udiv	r3, r3, r9
 80011f6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80011fa:	f7ff fe39 	bl	8000e70 <HAL_RCC_GetPCLK2Freq>
 80011fe:	6863      	ldr	r3, [r4, #4]
 8001200:	4368      	muls	r0, r5
 8001202:	005b      	lsls	r3, r3, #1
 8001204:	fbb0 f7f3 	udiv	r7, r0, r3
 8001208:	f7ff fe32 	bl	8000e70 <HAL_RCC_GetPCLK2Freq>
 800120c:	6863      	ldr	r3, [r4, #4]
 800120e:	4368      	muls	r0, r5
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	fbb0 f3f3 	udiv	r3, r0, r3
 8001216:	fbb3 f3f9 	udiv	r3, r3, r9
 800121a:	fb09 7313 	mls	r3, r9, r3, r7
 800121e:	00db      	lsls	r3, r3, #3
 8001220:	3332      	adds	r3, #50	; 0x32
 8001222:	fbb3 f3f9 	udiv	r3, r3, r9
 8001226:	005b      	lsls	r3, r3, #1
 8001228:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 800122c:	f7ff fe20 	bl	8000e70 <HAL_RCC_GetPCLK2Freq>
 8001230:	6862      	ldr	r2, [r4, #4]
 8001232:	4368      	muls	r0, r5
 8001234:	0052      	lsls	r2, r2, #1
 8001236:	fbb0 faf2 	udiv	sl, r0, r2
 800123a:	f7ff fe19 	bl	8000e70 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800123e:	6863      	ldr	r3, [r4, #4]
 8001240:	4368      	muls	r0, r5
 8001242:	005b      	lsls	r3, r3, #1
 8001244:	fbb0 f3f3 	udiv	r3, r0, r3
 8001248:	fbb3 f3f9 	udiv	r3, r3, r9
 800124c:	fb09 a313 	mls	r3, r9, r3, sl
 8001250:	00db      	lsls	r3, r3, #3
 8001252:	3332      	adds	r3, #50	; 0x32
 8001254:	fbb3 f3f9 	udiv	r3, r3, r9
 8001258:	f003 0307 	and.w	r3, r3, #7
 800125c:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800125e:	443b      	add	r3, r7
 8001260:	60b3      	str	r3, [r6, #8]
 8001262:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001266:	f7ff fdf3 	bl	8000e50 <HAL_RCC_GetPCLK1Freq>
 800126a:	2519      	movs	r5, #25
 800126c:	fb05 f300 	mul.w	r3, r5, r0
 8001270:	6860      	ldr	r0, [r4, #4]
 8001272:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001276:	0040      	lsls	r0, r0, #1
 8001278:	fbb3 f3f0 	udiv	r3, r3, r0
 800127c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001280:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001284:	f7ff fde4 	bl	8000e50 <HAL_RCC_GetPCLK1Freq>
 8001288:	6863      	ldr	r3, [r4, #4]
 800128a:	4368      	muls	r0, r5
 800128c:	005b      	lsls	r3, r3, #1
 800128e:	fbb0 f7f3 	udiv	r7, r0, r3
 8001292:	f7ff fddd 	bl	8000e50 <HAL_RCC_GetPCLK1Freq>
 8001296:	6863      	ldr	r3, [r4, #4]
 8001298:	4368      	muls	r0, r5
 800129a:	005b      	lsls	r3, r3, #1
 800129c:	fbb0 f3f3 	udiv	r3, r0, r3
 80012a0:	fbb3 f3f9 	udiv	r3, r3, r9
 80012a4:	fb09 7313 	mls	r3, r9, r3, r7
 80012a8:	00db      	lsls	r3, r3, #3
 80012aa:	3332      	adds	r3, #50	; 0x32
 80012ac:	fbb3 f3f9 	udiv	r3, r3, r9
 80012b0:	005b      	lsls	r3, r3, #1
 80012b2:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80012b6:	f7ff fdcb 	bl	8000e50 <HAL_RCC_GetPCLK1Freq>
 80012ba:	6862      	ldr	r2, [r4, #4]
 80012bc:	4368      	muls	r0, r5
 80012be:	0052      	lsls	r2, r2, #1
 80012c0:	fbb0 faf2 	udiv	sl, r0, r2
 80012c4:	f7ff fdc4 	bl	8000e50 <HAL_RCC_GetPCLK1Freq>
 80012c8:	e7b9      	b.n	800123e <UART_SetConfig+0xb2>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80012ca:	429e      	cmp	r6, r3
 80012cc:	d002      	beq.n	80012d4 <UART_SetConfig+0x148>
 80012ce:	4b3b      	ldr	r3, [pc, #236]	; (80013bc <UART_SetConfig+0x230>)
 80012d0:	429e      	cmp	r6, r3
 80012d2:	d140      	bne.n	8001356 <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80012d4:	f7ff fdcc 	bl	8000e70 <HAL_RCC_GetPCLK2Freq>
 80012d8:	6867      	ldr	r7, [r4, #4]
 80012da:	2519      	movs	r5, #25
 80012dc:	f04f 0964 	mov.w	r9, #100	; 0x64
 80012e0:	fb05 f300 	mul.w	r3, r5, r0
 80012e4:	00bf      	lsls	r7, r7, #2
 80012e6:	fbb3 f3f7 	udiv	r3, r3, r7
 80012ea:	fbb3 f3f9 	udiv	r3, r3, r9
 80012ee:	011f      	lsls	r7, r3, #4
 80012f0:	f7ff fdbe 	bl	8000e70 <HAL_RCC_GetPCLK2Freq>
 80012f4:	6863      	ldr	r3, [r4, #4]
 80012f6:	4368      	muls	r0, r5
 80012f8:	009b      	lsls	r3, r3, #2
 80012fa:	fbb0 f8f3 	udiv	r8, r0, r3
 80012fe:	f7ff fdb7 	bl	8000e70 <HAL_RCC_GetPCLK2Freq>
 8001302:	6863      	ldr	r3, [r4, #4]
 8001304:	4368      	muls	r0, r5
 8001306:	009b      	lsls	r3, r3, #2
 8001308:	fbb0 f3f3 	udiv	r3, r0, r3
 800130c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001310:	fb09 8313 	mls	r3, r9, r3, r8
 8001314:	011b      	lsls	r3, r3, #4
 8001316:	3332      	adds	r3, #50	; 0x32
 8001318:	fbb3 f3f9 	udiv	r3, r3, r9
 800131c:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8001320:	f7ff fda6 	bl	8000e70 <HAL_RCC_GetPCLK2Freq>
 8001324:	6862      	ldr	r2, [r4, #4]
 8001326:	4368      	muls	r0, r5
 8001328:	0092      	lsls	r2, r2, #2
 800132a:	fbb0 faf2 	udiv	sl, r0, r2
 800132e:	f7ff fd9f 	bl	8000e70 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001332:	6863      	ldr	r3, [r4, #4]
 8001334:	4368      	muls	r0, r5
 8001336:	009b      	lsls	r3, r3, #2
 8001338:	fbb0 f3f3 	udiv	r3, r0, r3
 800133c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001340:	fb09 a313 	mls	r3, r9, r3, sl
 8001344:	011b      	lsls	r3, r3, #4
 8001346:	3332      	adds	r3, #50	; 0x32
 8001348:	fbb3 f3f9 	udiv	r3, r3, r9
 800134c:	f003 030f 	and.w	r3, r3, #15
 8001350:	ea43 0308 	orr.w	r3, r3, r8
 8001354:	e783      	b.n	800125e <UART_SetConfig+0xd2>
 8001356:	f7ff fd7b 	bl	8000e50 <HAL_RCC_GetPCLK1Freq>
 800135a:	6867      	ldr	r7, [r4, #4]
 800135c:	2519      	movs	r5, #25
 800135e:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001362:	fb05 f300 	mul.w	r3, r5, r0
 8001366:	00bf      	lsls	r7, r7, #2
 8001368:	fbb3 f3f7 	udiv	r3, r3, r7
 800136c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001370:	011f      	lsls	r7, r3, #4
 8001372:	f7ff fd6d 	bl	8000e50 <HAL_RCC_GetPCLK1Freq>
 8001376:	6863      	ldr	r3, [r4, #4]
 8001378:	4368      	muls	r0, r5
 800137a:	009b      	lsls	r3, r3, #2
 800137c:	fbb0 f8f3 	udiv	r8, r0, r3
 8001380:	f7ff fd66 	bl	8000e50 <HAL_RCC_GetPCLK1Freq>
 8001384:	6863      	ldr	r3, [r4, #4]
 8001386:	4368      	muls	r0, r5
 8001388:	009b      	lsls	r3, r3, #2
 800138a:	fbb0 f3f3 	udiv	r3, r0, r3
 800138e:	fbb3 f3f9 	udiv	r3, r3, r9
 8001392:	fb09 8313 	mls	r3, r9, r3, r8
 8001396:	011b      	lsls	r3, r3, #4
 8001398:	3332      	adds	r3, #50	; 0x32
 800139a:	fbb3 f3f9 	udiv	r3, r3, r9
 800139e:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 80013a2:	f7ff fd55 	bl	8000e50 <HAL_RCC_GetPCLK1Freq>
 80013a6:	6862      	ldr	r2, [r4, #4]
 80013a8:	4368      	muls	r0, r5
 80013aa:	0092      	lsls	r2, r2, #2
 80013ac:	fbb0 faf2 	udiv	sl, r0, r2
 80013b0:	f7ff fd4e 	bl	8000e50 <HAL_RCC_GetPCLK1Freq>
 80013b4:	e7bd      	b.n	8001332 <UART_SetConfig+0x1a6>
 80013b6:	bf00      	nop
 80013b8:	40011000 	.word	0x40011000
 80013bc:	40011400 	.word	0x40011400

080013c0 <HAL_UART_Init>:
{
 80013c0:	b510      	push	{r4, lr}
  if (huart == NULL)
 80013c2:	4604      	mov	r4, r0
 80013c4:	b340      	cbz	r0, 8001418 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 80013c6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80013ca:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80013ce:	b91b      	cbnz	r3, 80013d8 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80013d0:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80013d4:	f000 fcd4 	bl	8001d80 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80013d8:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80013da:	2324      	movs	r3, #36	; 0x24
 80013dc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80013e0:	68d3      	ldr	r3, [r2, #12]
 80013e2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80013e6:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80013e8:	4620      	mov	r0, r4
 80013ea:	f7ff fecf 	bl	800118c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80013ee:	6823      	ldr	r3, [r4, #0]
 80013f0:	691a      	ldr	r2, [r3, #16]
 80013f2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80013f6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80013f8:	695a      	ldr	r2, [r3, #20]
 80013fa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80013fe:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001400:	68da      	ldr	r2, [r3, #12]
 8001402:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001406:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001408:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800140a:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800140c:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800140e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001412:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8001416:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001418:	2001      	movs	r0, #1
}
 800141a:	bd10      	pop	{r4, pc}

0800141c <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 800141c:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001420:	2b20      	cmp	r3, #32
 8001422:	d118      	bne.n	8001456 <HAL_UART_Transmit_IT+0x3a>
    if ((pData == NULL) || (Size == 0U))
 8001424:	b1a9      	cbz	r1, 8001452 <HAL_UART_Transmit_IT+0x36>
 8001426:	b1a2      	cbz	r2, 8001452 <HAL_UART_Transmit_IT+0x36>
    __HAL_LOCK(huart);
 8001428:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800142c:	2b01      	cmp	r3, #1
 800142e:	d012      	beq.n	8001456 <HAL_UART_Transmit_IT+0x3a>
    huart->TxXferCount = Size;
 8001430:	84c2      	strh	r2, [r0, #38]	; 0x26
    huart->pTxBuffPtr = pData;
 8001432:	6201      	str	r1, [r0, #32]
    huart->TxXferSize = Size;
 8001434:	8482      	strh	r2, [r0, #36]	; 0x24
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001436:	2300      	movs	r3, #0
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8001438:	6801      	ldr	r1, [r0, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800143a:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800143c:	2221      	movs	r2, #33	; 0x21
 800143e:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8001442:	68ca      	ldr	r2, [r1, #12]
    __HAL_UNLOCK(huart);
 8001444:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8001448:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800144c:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 800144e:	4618      	mov	r0, r3
 8001450:	4770      	bx	lr
      return HAL_ERROR;
 8001452:	2001      	movs	r0, #1
 8001454:	4770      	bx	lr
    return HAL_BUSY;
 8001456:	2002      	movs	r0, #2
}
 8001458:	4770      	bx	lr

0800145a <HAL_UART_TxCpltCallback>:
 800145a:	4770      	bx	lr

0800145c <HAL_UART_RxCpltCallback>:
 800145c:	4770      	bx	lr

0800145e <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800145e:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8001462:	2b22      	cmp	r3, #34	; 0x22
{
 8001464:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001466:	d136      	bne.n	80014d6 <UART_Receive_IT+0x78>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001468:	6883      	ldr	r3, [r0, #8]
 800146a:	6901      	ldr	r1, [r0, #16]
 800146c:	6802      	ldr	r2, [r0, #0]
 800146e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001472:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001474:	d123      	bne.n	80014be <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001476:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001478:	b9e9      	cbnz	r1, 80014b6 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800147a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800147e:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8001482:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8001484:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8001486:	3c01      	subs	r4, #1
 8001488:	b2a4      	uxth	r4, r4
 800148a:	85c4      	strh	r4, [r0, #46]	; 0x2e
 800148c:	b98c      	cbnz	r4, 80014b2 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800148e:	6803      	ldr	r3, [r0, #0]
 8001490:	68da      	ldr	r2, [r3, #12]
 8001492:	f022 0220 	bic.w	r2, r2, #32
 8001496:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001498:	68da      	ldr	r2, [r3, #12]
 800149a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800149e:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80014a0:	695a      	ldr	r2, [r3, #20]
 80014a2:	f022 0201 	bic.w	r2, r2, #1
 80014a6:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80014a8:	2320      	movs	r3, #32
 80014aa:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 80014ae:	f7ff ffd5 	bl	800145c <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 80014b2:	2000      	movs	r0, #0
}
 80014b4:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80014b6:	b2d2      	uxtb	r2, r2
 80014b8:	f823 2b01 	strh.w	r2, [r3], #1
 80014bc:	e7e1      	b.n	8001482 <UART_Receive_IT+0x24>
      if (huart->Init.Parity == UART_PARITY_NONE)
 80014be:	b921      	cbnz	r1, 80014ca <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80014c0:	1c59      	adds	r1, r3, #1
 80014c2:	6852      	ldr	r2, [r2, #4]
 80014c4:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80014c6:	701a      	strb	r2, [r3, #0]
 80014c8:	e7dc      	b.n	8001484 <UART_Receive_IT+0x26>
 80014ca:	6852      	ldr	r2, [r2, #4]
 80014cc:	1c59      	adds	r1, r3, #1
 80014ce:	6281      	str	r1, [r0, #40]	; 0x28
 80014d0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80014d4:	e7f7      	b.n	80014c6 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 80014d6:	2002      	movs	r0, #2
 80014d8:	bd10      	pop	{r4, pc}

080014da <HAL_UART_ErrorCallback>:
 80014da:	4770      	bx	lr

080014dc <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80014dc:	6803      	ldr	r3, [r0, #0]
 80014de:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80014e0:	68d9      	ldr	r1, [r3, #12]
{
 80014e2:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 80014e4:	0716      	lsls	r6, r2, #28
{
 80014e6:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80014e8:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 80014ea:	d107      	bne.n	80014fc <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80014ec:	0696      	lsls	r6, r2, #26
 80014ee:	d55a      	bpl.n	80015a6 <HAL_UART_IRQHandler+0xca>
 80014f0:	068d      	lsls	r5, r1, #26
 80014f2:	d558      	bpl.n	80015a6 <HAL_UART_IRQHandler+0xca>
}
 80014f4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 80014f8:	f7ff bfb1 	b.w	800145e <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80014fc:	f015 0501 	ands.w	r5, r5, #1
 8001500:	d102      	bne.n	8001508 <HAL_UART_IRQHandler+0x2c>
 8001502:	f411 7f90 	tst.w	r1, #288	; 0x120
 8001506:	d04e      	beq.n	80015a6 <HAL_UART_IRQHandler+0xca>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001508:	07d3      	lsls	r3, r2, #31
 800150a:	d505      	bpl.n	8001518 <HAL_UART_IRQHandler+0x3c>
 800150c:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800150e:	bf42      	ittt	mi
 8001510:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8001512:	f043 0301 	orrmi.w	r3, r3, #1
 8001516:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001518:	0750      	lsls	r0, r2, #29
 800151a:	d504      	bpl.n	8001526 <HAL_UART_IRQHandler+0x4a>
 800151c:	b11d      	cbz	r5, 8001526 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800151e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001520:	f043 0302 	orr.w	r3, r3, #2
 8001524:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001526:	0793      	lsls	r3, r2, #30
 8001528:	d504      	bpl.n	8001534 <HAL_UART_IRQHandler+0x58>
 800152a:	b11d      	cbz	r5, 8001534 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800152c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800152e:	f043 0304 	orr.w	r3, r3, #4
 8001532:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001534:	0716      	lsls	r6, r2, #28
 8001536:	d504      	bpl.n	8001542 <HAL_UART_IRQHandler+0x66>
 8001538:	b11d      	cbz	r5, 8001542 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800153a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800153c:	f043 0308 	orr.w	r3, r3, #8
 8001540:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001542:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001544:	2b00      	cmp	r3, #0
 8001546:	d066      	beq.n	8001616 <HAL_UART_IRQHandler+0x13a>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001548:	0695      	lsls	r5, r2, #26
 800154a:	d504      	bpl.n	8001556 <HAL_UART_IRQHandler+0x7a>
 800154c:	0688      	lsls	r0, r1, #26
 800154e:	d502      	bpl.n	8001556 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8001550:	4620      	mov	r0, r4
 8001552:	f7ff ff84 	bl	800145e <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001556:	6823      	ldr	r3, [r4, #0]
 8001558:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800155a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800155c:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 800155e:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001560:	d402      	bmi.n	8001568 <HAL_UART_IRQHandler+0x8c>
 8001562:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8001566:	d01a      	beq.n	800159e <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8001568:	f7ff fe03 	bl	8001172 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800156c:	6823      	ldr	r3, [r4, #0]
 800156e:	695a      	ldr	r2, [r3, #20]
 8001570:	0652      	lsls	r2, r2, #25
 8001572:	d510      	bpl.n	8001596 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001574:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8001576:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001578:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800157c:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 800157e:	b150      	cbz	r0, 8001596 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001580:	4b25      	ldr	r3, [pc, #148]	; (8001618 <HAL_UART_IRQHandler+0x13c>)
 8001582:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001584:	f7ff f8da 	bl	800073c <HAL_DMA_Abort_IT>
 8001588:	2800      	cmp	r0, #0
 800158a:	d044      	beq.n	8001616 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800158c:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 800158e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001592:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001594:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8001596:	4620      	mov	r0, r4
 8001598:	f7ff ff9f 	bl	80014da <HAL_UART_ErrorCallback>
 800159c:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800159e:	f7ff ff9c 	bl	80014da <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80015a2:	63e5      	str	r5, [r4, #60]	; 0x3c
 80015a4:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80015a6:	0616      	lsls	r6, r2, #24
 80015a8:	d527      	bpl.n	80015fa <HAL_UART_IRQHandler+0x11e>
 80015aa:	060d      	lsls	r5, r1, #24
 80015ac:	d525      	bpl.n	80015fa <HAL_UART_IRQHandler+0x11e>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80015ae:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 80015b2:	2a21      	cmp	r2, #33	; 0x21
 80015b4:	d12f      	bne.n	8001616 <HAL_UART_IRQHandler+0x13a>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80015b6:	68a2      	ldr	r2, [r4, #8]
 80015b8:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80015bc:	6a22      	ldr	r2, [r4, #32]
 80015be:	d117      	bne.n	80015f0 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80015c0:	8811      	ldrh	r1, [r2, #0]
 80015c2:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80015c6:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80015c8:	6921      	ldr	r1, [r4, #16]
 80015ca:	b979      	cbnz	r1, 80015ec <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 80015cc:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 80015ce:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 80015d0:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80015d2:	3a01      	subs	r2, #1
 80015d4:	b292      	uxth	r2, r2
 80015d6:	84e2      	strh	r2, [r4, #38]	; 0x26
 80015d8:	b9ea      	cbnz	r2, 8001616 <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80015da:	68da      	ldr	r2, [r3, #12]
 80015dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80015e0:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80015e2:	68da      	ldr	r2, [r3, #12]
 80015e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80015e8:	60da      	str	r2, [r3, #12]
 80015ea:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 80015ec:	3201      	adds	r2, #1
 80015ee:	e7ee      	b.n	80015ce <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80015f0:	1c51      	adds	r1, r2, #1
 80015f2:	6221      	str	r1, [r4, #32]
 80015f4:	7812      	ldrb	r2, [r2, #0]
 80015f6:	605a      	str	r2, [r3, #4]
 80015f8:	e7ea      	b.n	80015d0 <HAL_UART_IRQHandler+0xf4>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80015fa:	0650      	lsls	r0, r2, #25
 80015fc:	d50b      	bpl.n	8001616 <HAL_UART_IRQHandler+0x13a>
 80015fe:	064a      	lsls	r2, r1, #25
 8001600:	d509      	bpl.n	8001616 <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001602:	68da      	ldr	r2, [r3, #12]
 8001604:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001608:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 800160a:	2320      	movs	r3, #32
 800160c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8001610:	4620      	mov	r0, r4
 8001612:	f7ff ff22 	bl	800145a <HAL_UART_TxCpltCallback>
 8001616:	bd70      	pop	{r4, r5, r6, pc}
 8001618:	0800161d 	.word	0x0800161d

0800161c <UART_DMAAbortOnError>:
{
 800161c:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800161e:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 8001620:	2300      	movs	r3, #0
 8001622:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8001624:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8001626:	f7ff ff58 	bl	80014da <HAL_UART_ErrorCallback>
 800162a:	bd08      	pop	{r3, pc}

0800162c <MFRC522_CS_RESET>:
SPI_HandleTypeDef hspi1; /* extern hspi1 is in spi.h file */


void MFRC522_CS_RESET()
{
	HAL_GPIO_WritePin(SPI_RFID_CS_GPIO_Port, SPI_RFID_CS_Pin, GPIO_PIN_RESET);
 800162c:	2200      	movs	r2, #0
 800162e:	2110      	movs	r1, #16
 8001630:	4801      	ldr	r0, [pc, #4]	; (8001638 <MFRC522_CS_RESET+0xc>)
 8001632:	f7ff b981 	b.w	8000938 <HAL_GPIO_WritePin>
 8001636:	bf00      	nop
 8001638:	40020000 	.word	0x40020000

0800163c <MFRC522_CS_SET>:
}

void MFRC522_CS_SET()
{
	HAL_GPIO_WritePin(SPI_RFID_CS_GPIO_Port, SPI_RFID_CS_Pin, GPIO_PIN_SET);
 800163c:	2201      	movs	r2, #1
 800163e:	2110      	movs	r1, #16
 8001640:	4801      	ldr	r0, [pc, #4]	; (8001648 <MFRC522_CS_SET+0xc>)
 8001642:	f7ff b979 	b.w	8000938 <HAL_GPIO_WritePin>
 8001646:	bf00      	nop
 8001648:	40020000 	.word	0x40020000

0800164c <SPI1SendByte>:
}

uint8_t SPI1SendByte(uint8_t data)
{
 800164c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	unsigned char writeCommand[1];
	unsigned char readValue[1];

	writeCommand[0] = data;
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*) &writeCommand,
 800164e:	230a      	movs	r3, #10
	writeCommand[0] = data;
 8001650:	f88d 0008 	strb.w	r0, [sp, #8]
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*) &writeCommand,
 8001654:	9300      	str	r3, [sp, #0]
 8001656:	aa03      	add	r2, sp, #12
 8001658:	2301      	movs	r3, #1
 800165a:	a902      	add	r1, sp, #8
 800165c:	4803      	ldr	r0, [pc, #12]	; (800166c <SPI1SendByte+0x20>)
 800165e:	f7ff fc98 	bl	8000f92 <HAL_SPI_TransmitReceive>
			(uint8_t*) &readValue, 1, 10);
	return readValue[0];
}
 8001662:	f89d 000c 	ldrb.w	r0, [sp, #12]
 8001666:	b005      	add	sp, #20
 8001668:	f85d fb04 	ldr.w	pc, [sp], #4
 800166c:	200000a0 	.word	0x200000a0

08001670 <SPI1_WriteReg>:

void SPI1_WriteReg(uint8_t address, uint8_t value)
{
 8001670:	b538      	push	{r3, r4, r5, lr}
 8001672:	4605      	mov	r5, r0
 8001674:	460c      	mov	r4, r1
	MFRC522_CS_RESET();
 8001676:	f7ff ffd9 	bl	800162c <MFRC522_CS_RESET>
	SPI1SendByte(address);
 800167a:	4628      	mov	r0, r5
 800167c:	f7ff ffe6 	bl	800164c <SPI1SendByte>
	SPI1SendByte(value);
 8001680:	4620      	mov	r0, r4
 8001682:	f7ff ffe3 	bl	800164c <SPI1SendByte>
	MFRC522_CS_SET();
}
 8001686:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	MFRC522_CS_SET();
 800168a:	f7ff bfd7 	b.w	800163c <MFRC522_CS_SET>

0800168e <SPI1_ReadReg>:

uint8_t SPI1_ReadReg(uint8_t address)
{
 800168e:	b510      	push	{r4, lr}
 8001690:	4604      	mov	r4, r0
	uint8_t val;

	MFRC522_CS_RESET();
 8001692:	f7ff ffcb 	bl	800162c <MFRC522_CS_RESET>
	SPI1SendByte(address);
 8001696:	4620      	mov	r0, r4
 8001698:	f7ff ffd8 	bl	800164c <SPI1SendByte>
	val = SPI1SendByte(0x00);
 800169c:	2000      	movs	r0, #0
 800169e:	f7ff ffd5 	bl	800164c <SPI1SendByte>
 80016a2:	4604      	mov	r4, r0
	MFRC522_CS_SET();
 80016a4:	f7ff ffca 	bl	800163c <MFRC522_CS_SET>
	return val;
}
 80016a8:	4620      	mov	r0, r4
 80016aa:	bd10      	pop	{r4, pc}

080016ac <MFRC522_WriteRegister>:

void MFRC522_WriteRegister(uint8_t addr, uint8_t val)
{
	addr = (addr << 1) & 0x7E;						// Address format: 0XXXXXX0
 80016ac:	0040      	lsls	r0, r0, #1
	SPI1_WriteReg(addr, val);
 80016ae:	f000 007e 	and.w	r0, r0, #126	; 0x7e
 80016b2:	f7ff bfdd 	b.w	8001670 <SPI1_WriteReg>

080016b6 <MFRC522_ReadRegister>:

uint8_t MFRC522_ReadRegister(uint8_t addr)
{
	uint8_t val;

	addr = ((addr << 1) & 0x7E) | 0x80;
 80016b6:	0040      	lsls	r0, r0, #1
 80016b8:	f000 007e 	and.w	r0, r0, #126	; 0x7e
	val = SPI1_ReadReg(addr);
 80016bc:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 80016c0:	f7ff bfe5 	b.w	800168e <SPI1_ReadReg>

080016c4 <MFRC522_SetBitMask>:
	}
	return MI_OK;
}

void MFRC522_SetBitMask(uint8_t reg, uint8_t mask)
{
 80016c4:	b538      	push	{r3, r4, r5, lr}
 80016c6:	4605      	mov	r5, r0
 80016c8:	460c      	mov	r4, r1
	MFRC522_WriteRegister(reg, MFRC522_ReadRegister(reg) | mask);
 80016ca:	f7ff fff4 	bl	80016b6 <MFRC522_ReadRegister>
 80016ce:	ea40 0104 	orr.w	r1, r0, r4
 80016d2:	b2c9      	uxtb	r1, r1
 80016d4:	4628      	mov	r0, r5
}
 80016d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	MFRC522_WriteRegister(reg, MFRC522_ReadRegister(reg) | mask);
 80016da:	f7ff bfe7 	b.w	80016ac <MFRC522_WriteRegister>

080016de <MFRC522_ClearBitMask>:

void MFRC522_ClearBitMask(uint8_t reg, uint8_t mask)
{
 80016de:	b538      	push	{r3, r4, r5, lr}
 80016e0:	4605      	mov	r5, r0
 80016e2:	460c      	mov	r4, r1
	MFRC522_WriteRegister(reg, MFRC522_ReadRegister(reg) & (~mask));
 80016e4:	f7ff ffe7 	bl	80016b6 <MFRC522_ReadRegister>
 80016e8:	ea20 0104 	bic.w	r1, r0, r4
 80016ec:	b2c9      	uxtb	r1, r1
 80016ee:	4628      	mov	r0, r5
}
 80016f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	MFRC522_WriteRegister(reg, MFRC522_ReadRegister(reg) & (~mask));
 80016f4:	f7ff bfda 	b.w	80016ac <MFRC522_WriteRegister>

080016f8 <MFRC522_ToCard>:
	return status;
}

uint8_t MFRC522_ToCard(uint8_t command, uint8_t* sendData, uint8_t sendLen,
		uint8_t* backData, uint16_t* backLen)
{
 80016f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint8_t waitIRq = 0x00;
	uint8_t lastBits;
	uint8_t n;
	uint16_t i;

	switch (command)
 80016fc:	280c      	cmp	r0, #12
{
 80016fe:	4681      	mov	r9, r0
 8001700:	460f      	mov	r7, r1
 8001702:	4692      	mov	sl, r2
 8001704:	461e      	mov	r6, r3
 8001706:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
	switch (command)
 800170a:	d03e      	beq.n	800178a <MFRC522_ToCard+0x92>
 800170c:	280e      	cmp	r0, #14
 800170e:	d03f      	beq.n	8001790 <MFRC522_ToCard+0x98>
	uint8_t waitIRq = 0x00;
 8001710:	2500      	movs	r5, #0
	uint8_t irqEn = 0x00;
 8001712:	462c      	mov	r4, r5
	SPI1_WriteReg(addr, val);
 8001714:	f044 0180 	orr.w	r1, r4, #128	; 0x80
 8001718:	2004      	movs	r0, #4
 800171a:	f7ff ffa9 	bl	8001670 <SPI1_WriteReg>
	default:
		break;
	}

	MFRC522_WriteRegister(MFRC522_REG_COMM_IE_N, irqEn | 0x80);
	MFRC522_ClearBitMask(MFRC522_REG_COMM_IRQ, 0x80);
 800171e:	2180      	movs	r1, #128	; 0x80
 8001720:	2004      	movs	r0, #4
 8001722:	f7ff ffdc 	bl	80016de <MFRC522_ClearBitMask>
	MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);
 8001726:	2180      	movs	r1, #128	; 0x80
 8001728:	200a      	movs	r0, #10
 800172a:	f7ff ffcb 	bl	80016c4 <MFRC522_SetBitMask>
	SPI1_WriteReg(addr, val);
 800172e:	2100      	movs	r1, #0
 8001730:	2002      	movs	r0, #2
 8001732:	f7ff ff9d 	bl	8001670 <SPI1_WriteReg>
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_IDLE);

	// Writing data to the FIFO
	for (i = 0; i < sendLen; i++)
 8001736:	46bb      	mov	fp, r7
 8001738:	fa1f fa8a 	uxth.w	sl, sl
 800173c:	ebab 0307 	sub.w	r3, fp, r7
 8001740:	b29b      	uxth	r3, r3
 8001742:	459a      	cmp	sl, r3
 8001744:	d827      	bhi.n	8001796 <MFRC522_ToCard+0x9e>
	SPI1_WriteReg(addr, val);
 8001746:	4649      	mov	r1, r9
 8001748:	2002      	movs	r0, #2
 800174a:	f7ff ff91 	bl	8001670 <SPI1_WriteReg>
		MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, sendData[i]);

	// Execute the command
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, command);
	if (command == PCD_TRANSCEIVE)
 800174e:	f1b9 0f0c 	cmp.w	r9, #12
 8001752:	d103      	bne.n	800175c <MFRC522_ToCard+0x64>
		MFRC522_SetBitMask(MFRC522_REG_BIT_FRAMING, 0x80);	// StartSend=1,transmission of data starts
 8001754:	2180      	movs	r1, #128	; 0x80
 8001756:	200d      	movs	r0, #13
 8001758:	f7ff ffb4 	bl	80016c4 <MFRC522_SetBitMask>
	for (i = 0; i < sendLen; i++)
 800175c:	f44f 67fa 	mov.w	r7, #2000	; 0x7d0
	{
		// CommIrqReg[7..0]
		// Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
		n = MFRC522_ReadRegister(MFRC522_REG_COMM_IRQ);
		i--;
	} while ((i != 0) && !(n & 0x01) && !(n & waitIRq));
 8001760:	f045 0a01 	orr.w	sl, r5, #1
	val = SPI1_ReadReg(addr);
 8001764:	2088      	movs	r0, #136	; 0x88
 8001766:	f7ff ff92 	bl	800168e <SPI1_ReadReg>
		i--;
 800176a:	3f01      	subs	r7, #1
 800176c:	b2bf      	uxth	r7, r7
	val = SPI1_ReadReg(addr);
 800176e:	4605      	mov	r5, r0
	} while ((i != 0) && !(n & 0x01) && !(n & waitIRq));
 8001770:	b117      	cbz	r7, 8001778 <MFRC522_ToCard+0x80>
 8001772:	ea10 0f0a 	tst.w	r0, sl
 8001776:	d0f5      	beq.n	8001764 <MFRC522_ToCard+0x6c>

	MFRC522_ClearBitMask(MFRC522_REG_BIT_FRAMING, 0x80);						// StartSend=0
 8001778:	2180      	movs	r1, #128	; 0x80
 800177a:	200d      	movs	r0, #13
 800177c:	f7ff ffaf 	bl	80016de <MFRC522_ClearBitMask>

	if (i != 0)
 8001780:	b97f      	cbnz	r7, 80017a2 <MFRC522_ToCard+0xaa>
	uint8_t status = MI_ERR;
 8001782:	2502      	movs	r5, #2
		}
		else
			status = MI_ERR;
	}
	return status;
}
 8001784:	4628      	mov	r0, r5
 8001786:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		waitIRq = 0x30;
 800178a:	2530      	movs	r5, #48	; 0x30
		irqEn = 0x77;
 800178c:	2477      	movs	r4, #119	; 0x77
		break;
 800178e:	e7c1      	b.n	8001714 <MFRC522_ToCard+0x1c>
		waitIRq = 0x10;
 8001790:	2510      	movs	r5, #16
		irqEn = 0x12;
 8001792:	2412      	movs	r4, #18
 8001794:	e7be      	b.n	8001714 <MFRC522_ToCard+0x1c>
	SPI1_WriteReg(addr, val);
 8001796:	f81b 1b01 	ldrb.w	r1, [fp], #1
 800179a:	2012      	movs	r0, #18
 800179c:	f7ff ff68 	bl	8001670 <SPI1_WriteReg>
 80017a0:	e7cc      	b.n	800173c <MFRC522_ToCard+0x44>
	val = SPI1_ReadReg(addr);
 80017a2:	208c      	movs	r0, #140	; 0x8c
 80017a4:	f7ff ff73 	bl	800168e <SPI1_ReadReg>
		if (!(MFRC522_ReadRegister(MFRC522_REG_ERROR) & 0x1B))
 80017a8:	f010 0f1b 	tst.w	r0, #27
 80017ac:	d1e9      	bne.n	8001782 <MFRC522_ToCard+0x8a>
			status = MI_OK;
 80017ae:	f004 0401 	and.w	r4, r4, #1
			if (command == PCD_TRANSCEIVE)
 80017b2:	f1b9 0f0c 	cmp.w	r9, #12
			status = MI_OK;
 80017b6:	ea05 0504 	and.w	r5, r5, r4
			if (command == PCD_TRANSCEIVE)
 80017ba:	d1e3      	bne.n	8001784 <MFRC522_ToCard+0x8c>
	val = SPI1_ReadReg(addr);
 80017bc:	2094      	movs	r0, #148	; 0x94
 80017be:	f7ff ff66 	bl	800168e <SPI1_ReadReg>
 80017c2:	4604      	mov	r4, r0
 80017c4:	2098      	movs	r0, #152	; 0x98
 80017c6:	f7ff ff62 	bl	800168e <SPI1_ReadReg>
				if (lastBits)
 80017ca:	f010 0007 	ands.w	r0, r0, #7
					*backLen = (n - 1) * 8 + lastBits;
 80017ce:	bf1b      	ittet	ne
 80017d0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80017d4:	eb00 00c3 	addne.w	r0, r0, r3, lsl #3
					*backLen = n * 8;
 80017d8:	00e3      	lsleq	r3, r4, #3
					*backLen = (n - 1) * 8 + lastBits;
 80017da:	f8a8 0000 	strhne.w	r0, [r8]
					*backLen = n * 8;
 80017de:	bf08      	it	eq
 80017e0:	f8a8 3000 	strheq.w	r3, [r8]
				if (n == 0)
 80017e4:	b17c      	cbz	r4, 8001806 <MFRC522_ToCard+0x10e>
 80017e6:	2c10      	cmp	r4, #16
 80017e8:	bf28      	it	cs
 80017ea:	2410      	movcs	r4, #16
 80017ec:	b2e4      	uxtb	r4, r4
				for (i = 0; i < n; i++)
 80017ee:	4637      	mov	r7, r6
 80017f0:	b2a4      	uxth	r4, r4
 80017f2:	1bbb      	subs	r3, r7, r6
 80017f4:	b29b      	uxth	r3, r3
 80017f6:	429c      	cmp	r4, r3
 80017f8:	d9c4      	bls.n	8001784 <MFRC522_ToCard+0x8c>
	val = SPI1_ReadReg(addr);
 80017fa:	2092      	movs	r0, #146	; 0x92
 80017fc:	f7ff ff47 	bl	800168e <SPI1_ReadReg>
					backData[i] = MFRC522_ReadRegister(MFRC522_REG_FIFO_DATA);	// Reading the received data in FIFO
 8001800:	f807 0b01 	strb.w	r0, [r7], #1
 8001804:	e7f5      	b.n	80017f2 <MFRC522_ToCard+0xfa>
					n = 1;
 8001806:	2401      	movs	r4, #1
 8001808:	e7f1      	b.n	80017ee <MFRC522_ToCard+0xf6>

0800180a <MFRC522_Request>:
{
 800180a:	b530      	push	{r4, r5, lr}
 800180c:	460c      	mov	r4, r1
 800180e:	b085      	sub	sp, #20
 8001810:	4605      	mov	r5, r0
	SPI1_WriteReg(addr, val);
 8001812:	2107      	movs	r1, #7
 8001814:	201a      	movs	r0, #26
 8001816:	f7ff ff2b 	bl	8001670 <SPI1_WriteReg>
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 800181a:	f10d 030e 	add.w	r3, sp, #14
 800181e:	9300      	str	r3, [sp, #0]
	TagType[0] = reqMode;
 8001820:	7025      	strb	r5, [r4, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 8001822:	4623      	mov	r3, r4
 8001824:	2201      	movs	r2, #1
 8001826:	4621      	mov	r1, r4
 8001828:	200c      	movs	r0, #12
 800182a:	f7ff ff65 	bl	80016f8 <MFRC522_ToCard>
	if ((status != MI_OK) || (backBits != 0x10))
 800182e:	b930      	cbnz	r0, 800183e <MFRC522_Request+0x34>
 8001830:	f8bd 300e 	ldrh.w	r3, [sp, #14]
 8001834:	2b10      	cmp	r3, #16
		status = MI_ERR;
 8001836:	bf18      	it	ne
 8001838:	2002      	movne	r0, #2
}
 800183a:	b005      	add	sp, #20
 800183c:	bd30      	pop	{r4, r5, pc}
		status = MI_ERR;
 800183e:	2002      	movs	r0, #2
 8001840:	e7fb      	b.n	800183a <MFRC522_Request+0x30>

08001842 <MFRC522_Anticoll>:

uint8_t MFRC522_Anticoll(uint8_t* serNum)
{
 8001842:	b530      	push	{r4, r5, lr}
	SPI1_WriteReg(addr, val);
 8001844:	2100      	movs	r1, #0
{
 8001846:	4604      	mov	r4, r0
 8001848:	b085      	sub	sp, #20
	SPI1_WriteReg(addr, val);
 800184a:	201a      	movs	r0, #26
 800184c:	f7ff ff10 	bl	8001670 <SPI1_WriteReg>
	uint8_t i;
	uint8_t serNumCheck = 0;
	uint16_t unLen;

	MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x00);	// TxLastBists=BitFramingReg[2..0]
	serNum[0] = PICC_ANTICOLL;
 8001850:	2393      	movs	r3, #147	; 0x93
 8001852:	7023      	strb	r3, [r4, #0]
	serNum[1] = 0x20;
 8001854:	2320      	movs	r3, #32
 8001856:	7063      	strb	r3, [r4, #1]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 8001858:	f10d 030e 	add.w	r3, sp, #14
 800185c:	9300      	str	r3, [sp, #0]
 800185e:	2202      	movs	r2, #2
 8001860:	4623      	mov	r3, r4
 8001862:	4621      	mov	r1, r4
 8001864:	200c      	movs	r0, #12
 8001866:	f7ff ff47 	bl	80016f8 <MFRC522_ToCard>
	if (status == MI_OK)
 800186a:	b960      	cbnz	r0, 8001886 <MFRC522_Anticoll+0x44>
 800186c:	1e62      	subs	r2, r4, #1
 800186e:	1ce1      	adds	r1, r4, #3
 8001870:	4603      	mov	r3, r0
	{
		// Check card serial number
		for (i = 0; i < 4; i++)
			serNumCheck ^= serNum[i];
 8001872:	f812 5f01 	ldrb.w	r5, [r2, #1]!
		for (i = 0; i < 4; i++)
 8001876:	428a      	cmp	r2, r1
			serNumCheck ^= serNum[i];
 8001878:	ea83 0305 	eor.w	r3, r3, r5
		for (i = 0; i < 4; i++)
 800187c:	d1f9      	bne.n	8001872 <MFRC522_Anticoll+0x30>
		if (serNumCheck != serNum[i])
 800187e:	7922      	ldrb	r2, [r4, #4]
			status = MI_ERR;
 8001880:	429a      	cmp	r2, r3
 8001882:	bf18      	it	ne
 8001884:	2002      	movne	r0, #2
	}
	return status;
}
 8001886:	b005      	add	sp, #20
 8001888:	bd30      	pop	{r4, r5, pc}

0800188a <MFRC522_CalculateCRC>:

void MFRC522_CalculateCRC(uint8_t* pIndata, uint8_t len, uint8_t* pOutData)
{
 800188a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800188c:	4604      	mov	r4, r0
 800188e:	460e      	mov	r6, r1
	uint8_t i, n;

	MFRC522_ClearBitMask(MFRC522_REG_DIV_IRQ, 0x04);								// CRCIrq = 0
 8001890:	2005      	movs	r0, #5
 8001892:	2104      	movs	r1, #4
{
 8001894:	4617      	mov	r7, r2
	MFRC522_ClearBitMask(MFRC522_REG_DIV_IRQ, 0x04);								// CRCIrq = 0
 8001896:	f7ff ff22 	bl	80016de <MFRC522_ClearBitMask>
	MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);		// Clear the FIFO pointer
 800189a:	2180      	movs	r1, #128	; 0x80
 800189c:	200a      	movs	r0, #10
 800189e:	f7ff ff11 	bl	80016c4 <MFRC522_SetBitMask>
 80018a2:	3e01      	subs	r6, #1
 80018a4:	1e65      	subs	r5, r4, #1
 80018a6:	4434      	add	r4, r6
	// Write_MFRC522(CommandReg, PCD_IDLE);

	// Writing data to the FIFO
	for (i = 0; i < len; i++)
 80018a8:	42a5      	cmp	r5, r4
 80018aa:	d116      	bne.n	80018da <MFRC522_CalculateCRC+0x50>
	SPI1_WriteReg(addr, val);
 80018ac:	2103      	movs	r1, #3
 80018ae:	2002      	movs	r0, #2
 80018b0:	f7ff fede 	bl	8001670 <SPI1_WriteReg>
 80018b4:	24ff      	movs	r4, #255	; 0xff
	val = SPI1_ReadReg(addr);
 80018b6:	208a      	movs	r0, #138	; 0x8a
 80018b8:	3c01      	subs	r4, #1
 80018ba:	f7ff fee8 	bl	800168e <SPI1_ReadReg>
	i = 0xFF;
	do
	{
		n = MFRC522_ReadRegister(MFRC522_REG_DIV_IRQ);
		i--;
	} while ((i != 0) && !(n & 0x04));															// CRCIrq = 1
 80018be:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 80018c2:	d001      	beq.n	80018c8 <MFRC522_CalculateCRC+0x3e>
 80018c4:	0743      	lsls	r3, r0, #29
 80018c6:	d5f6      	bpl.n	80018b6 <MFRC522_CalculateCRC+0x2c>
	val = SPI1_ReadReg(addr);
 80018c8:	20c4      	movs	r0, #196	; 0xc4
 80018ca:	f7ff fee0 	bl	800168e <SPI1_ReadReg>

	// Read CRC calculation result
	pOutData[0] = MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_L);
 80018ce:	7038      	strb	r0, [r7, #0]
	val = SPI1_ReadReg(addr);
 80018d0:	20c2      	movs	r0, #194	; 0xc2
 80018d2:	f7ff fedc 	bl	800168e <SPI1_ReadReg>
	pOutData[1] = MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_M);
 80018d6:	7078      	strb	r0, [r7, #1]
 80018d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	SPI1_WriteReg(addr, val);
 80018da:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 80018de:	2012      	movs	r0, #18
 80018e0:	f7ff fec6 	bl	8001670 <SPI1_WriteReg>
 80018e4:	e7e0      	b.n	80018a8 <MFRC522_CalculateCRC+0x1e>

080018e6 <MFRC522_Reset>:
 80018e6:	210f      	movs	r1, #15
 80018e8:	2002      	movs	r0, #2
 80018ea:	f7ff bec1 	b.w	8001670 <SPI1_WriteReg>

080018ee <MFRC522_AntennaOn>:
{
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_RESETPHASE);
}

void MFRC522_AntennaOn(void)
{
 80018ee:	b508      	push	{r3, lr}
	val = SPI1_ReadReg(addr);
 80018f0:	20a8      	movs	r0, #168	; 0xa8
 80018f2:	f7ff fecc 	bl	800168e <SPI1_ReadReg>
	uint8_t temp;

	temp = MFRC522_ReadRegister(MFRC522_REG_TX_CONTROL);
	if (!(temp & 0x03))
 80018f6:	0783      	lsls	r3, r0, #30
 80018f8:	d105      	bne.n	8001906 <MFRC522_AntennaOn+0x18>
		MFRC522_SetBitMask(MFRC522_REG_TX_CONTROL, 0x03);
 80018fa:	2103      	movs	r1, #3
 80018fc:	2014      	movs	r0, #20
}
 80018fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		MFRC522_SetBitMask(MFRC522_REG_TX_CONTROL, 0x03);
 8001902:	f7ff bedf 	b.w	80016c4 <MFRC522_SetBitMask>
 8001906:	bd08      	pop	{r3, pc}

08001908 <MFRC522_Init>:
{
 8001908:	b508      	push	{r3, lr}
	MFRC522_Reset();
 800190a:	f7ff ffec 	bl	80018e6 <MFRC522_Reset>
	SPI1_WriteReg(addr, val);
 800190e:	218d      	movs	r1, #141	; 0x8d
 8001910:	2054      	movs	r0, #84	; 0x54
 8001912:	f7ff fead 	bl	8001670 <SPI1_WriteReg>
 8001916:	213e      	movs	r1, #62	; 0x3e
 8001918:	2056      	movs	r0, #86	; 0x56
 800191a:	f7ff fea9 	bl	8001670 <SPI1_WriteReg>
 800191e:	211e      	movs	r1, #30
 8001920:	205a      	movs	r0, #90	; 0x5a
 8001922:	f7ff fea5 	bl	8001670 <SPI1_WriteReg>
 8001926:	2100      	movs	r1, #0
 8001928:	2058      	movs	r0, #88	; 0x58
 800192a:	f7ff fea1 	bl	8001670 <SPI1_WriteReg>
 800192e:	2170      	movs	r1, #112	; 0x70
 8001930:	204c      	movs	r0, #76	; 0x4c
 8001932:	f7ff fe9d 	bl	8001670 <SPI1_WriteReg>
 8001936:	2140      	movs	r1, #64	; 0x40
 8001938:	202a      	movs	r0, #42	; 0x2a
 800193a:	f7ff fe99 	bl	8001670 <SPI1_WriteReg>
 800193e:	213d      	movs	r1, #61	; 0x3d
 8001940:	2022      	movs	r0, #34	; 0x22
 8001942:	f7ff fe95 	bl	8001670 <SPI1_WriteReg>
}
 8001946:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	MFRC522_AntennaOn();																		// Open the antenna
 800194a:	f7ff bfd0 	b.w	80018ee <MFRC522_AntennaOn>

0800194e <MFRC522_Halt>:
{
	MFRC522_ClearBitMask(MFRC522_REG_TX_CONTROL, 0x03);
}

void MFRC522_Halt(void)
{
 800194e:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint16_t unLen;
	uint8_t buff[4];

	buff[0] = PICC_HALT;
 8001950:	2350      	movs	r3, #80	; 0x50
 8001952:	f88d 300c 	strb.w	r3, [sp, #12]
	buff[1] = 0;
	MFRC522_CalculateCRC(buff, 2, &buff[2]);
 8001956:	f10d 020e 	add.w	r2, sp, #14
	buff[1] = 0;
 800195a:	2300      	movs	r3, #0
	MFRC522_CalculateCRC(buff, 2, &buff[2]);
 800195c:	a803      	add	r0, sp, #12
 800195e:	2102      	movs	r1, #2
	buff[1] = 0;
 8001960:	f88d 300d 	strb.w	r3, [sp, #13]
	MFRC522_CalculateCRC(buff, 2, &buff[2]);
 8001964:	f7ff ff91 	bl	800188a <MFRC522_CalculateCRC>
	MFRC522_ToCard(PCD_TRANSCEIVE, buff, 4, buff, &unLen);
 8001968:	f10d 030a 	add.w	r3, sp, #10
 800196c:	9300      	str	r3, [sp, #0]
 800196e:	ab03      	add	r3, sp, #12
 8001970:	2204      	movs	r2, #4
 8001972:	4619      	mov	r1, r3
 8001974:	200c      	movs	r0, #12
 8001976:	f7ff febf 	bl	80016f8 <MFRC522_ToCard>
}
 800197a:	b005      	add	sp, #20
 800197c:	f85d fb04 	ldr.w	pc, [sp], #4

08001980 <MFRC522_Check>:
{
 8001980:	b538      	push	{r3, r4, r5, lr}
	status = MFRC522_Request(PICC_REQIDL, id);		// Find cards, return card type
 8001982:	4601      	mov	r1, r0
{
 8001984:	4605      	mov	r5, r0
	status = MFRC522_Request(PICC_REQIDL, id);		// Find cards, return card type
 8001986:	2026      	movs	r0, #38	; 0x26
 8001988:	f7ff ff3f 	bl	800180a <MFRC522_Request>
	if (status == MI_OK)
 800198c:	4604      	mov	r4, r0
 800198e:	b918      	cbnz	r0, 8001998 <MFRC522_Check+0x18>
		status = MFRC522_Anticoll(id);  // Card detected. Anti-collision, return card serial number 4 bytes
 8001990:	4628      	mov	r0, r5
 8001992:	f7ff ff56 	bl	8001842 <MFRC522_Anticoll>
 8001996:	4604      	mov	r4, r0
	MFRC522_Halt();																// Command card into hibernation
 8001998:	f7ff ffd9 	bl	800194e <MFRC522_Halt>
}
 800199c:	4620      	mov	r0, r4
 800199e:	bd38      	pop	{r3, r4, r5, pc}

080019a0 <MX_GFXSIMULATOR_Init>:

/* USER CODE END 0 */

/* GFXSIMULATOR init function */
void MX_GFXSIMULATOR_Init(void)
{
 80019a0:	4770      	bx	lr
	...

080019a4 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80019a4:	b530      	push	{r4, r5, lr}
 80019a6:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a8:	2214      	movs	r2, #20
 80019aa:	2100      	movs	r1, #0
 80019ac:	a801      	add	r0, sp, #4
 80019ae:	f000 fa73 	bl	8001e98 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019b2:	2400      	movs	r4, #0
 80019b4:	4b0e      	ldr	r3, [pc, #56]	; (80019f0 <MX_GPIO_Init+0x4c>)
 80019b6:	9400      	str	r4, [sp, #0]
 80019b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_RFID_CS_GPIO_Port, SPI_RFID_CS_Pin, GPIO_PIN_RESET);
 80019ba:	4d0e      	ldr	r5, [pc, #56]	; (80019f4 <MX_GPIO_Init+0x50>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019bc:	f042 0201 	orr.w	r2, r2, #1
 80019c0:	631a      	str	r2, [r3, #48]	; 0x30
 80019c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c4:	f003 0301 	and.w	r3, r3, #1
 80019c8:	9300      	str	r3, [sp, #0]
  HAL_GPIO_WritePin(SPI_RFID_CS_GPIO_Port, SPI_RFID_CS_Pin, GPIO_PIN_RESET);
 80019ca:	4622      	mov	r2, r4
 80019cc:	4628      	mov	r0, r5
 80019ce:	2110      	movs	r1, #16
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019d0:	9b00      	ldr	r3, [sp, #0]
  HAL_GPIO_WritePin(SPI_RFID_CS_GPIO_Port, SPI_RFID_CS_Pin, GPIO_PIN_RESET);
 80019d2:	f7fe ffb1 	bl	8000938 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI_RFID_CS_Pin;
 80019d6:	2310      	movs	r3, #16
 80019d8:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(SPI_RFID_CS_GPIO_Port, &GPIO_InitStruct);
 80019da:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019dc:	2301      	movs	r3, #1
  HAL_GPIO_Init(SPI_RFID_CS_GPIO_Port, &GPIO_InitStruct);
 80019de:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019e0:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019e2:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e4:	9404      	str	r4, [sp, #16]
  HAL_GPIO_Init(SPI_RFID_CS_GPIO_Port, &GPIO_InitStruct);
 80019e6:	f7fe febb 	bl	8000760 <HAL_GPIO_Init>

}
 80019ea:	b007      	add	sp, #28
 80019ec:	bd30      	pop	{r4, r5, pc}
 80019ee:	bf00      	nop
 80019f0:	40023800 	.word	0x40023800
 80019f4:	40020000 	.word	0x40020000

080019f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019f8:	b510      	push	{r4, lr}
 80019fa:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019fc:	2230      	movs	r2, #48	; 0x30
 80019fe:	2100      	movs	r1, #0
 8001a00:	a808      	add	r0, sp, #32
 8001a02:	f000 fa49 	bl	8001e98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a06:	2214      	movs	r2, #20
 8001a08:	2100      	movs	r1, #0
 8001a0a:	a803      	add	r0, sp, #12
 8001a0c:	f000 fa44 	bl	8001e98 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a10:	2300      	movs	r3, #0
 8001a12:	4a20      	ldr	r2, [pc, #128]	; (8001a94 <SystemClock_Config+0x9c>)
 8001a14:	9301      	str	r3, [sp, #4]
 8001a16:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8001a18:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8001a1c:	6411      	str	r1, [r2, #64]	; 0x40
 8001a1e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001a20:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8001a24:	9201      	str	r2, [sp, #4]
 8001a26:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a28:	4a1b      	ldr	r2, [pc, #108]	; (8001a98 <SystemClock_Config+0xa0>)
 8001a2a:	9302      	str	r3, [sp, #8]
 8001a2c:	6811      	ldr	r1, [r2, #0]
 8001a2e:	f441 4140 	orr.w	r1, r1, #49152	; 0xc000
 8001a32:	6011      	str	r1, [r2, #0]
 8001a34:	6812      	ldr	r2, [r2, #0]
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a36:	930f      	str	r3, [sp, #60]	; 0x3c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a38:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a3c:	2308      	movs	r3, #8
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a3e:	9202      	str	r2, [sp, #8]
 8001a40:	9a02      	ldr	r2, [sp, #8]
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a42:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a44:	2201      	movs	r2, #1
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001a46:	23b4      	movs	r3, #180	; 0xb4
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a48:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a4a:	920b      	str	r2, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001a4c:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a4e:	2210      	movs	r2, #16
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001a50:	2304      	movs	r3, #4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a52:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a54:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a56:	920c      	str	r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a58:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a5a:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001a5c:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a5e:	f7fe ffad 	bl	80009bc <HAL_RCC_OscConfig>
 8001a62:	b100      	cbz	r0, 8001a66 <SystemClock_Config+0x6e>
 8001a64:	e7fe      	b.n	8001a64 <SystemClock_Config+0x6c>
  {
    Error_Handler();
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001a66:	f7fe ff6d 	bl	8000944 <HAL_PWREx_EnableOverDrive>
 8001a6a:	b100      	cbz	r0, 8001a6e <SystemClock_Config+0x76>
 8001a6c:	e7fe      	b.n	8001a6c <SystemClock_Config+0x74>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a6e:	230f      	movs	r3, #15
 8001a70:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001a72:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a76:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001a78:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001a7a:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001a7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001a80:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a82:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001a84:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001a86:	f7ff f949 	bl	8000d1c <HAL_RCC_ClockConfig>
 8001a8a:	b100      	cbz	r0, 8001a8e <SystemClock_Config+0x96>
 8001a8c:	e7fe      	b.n	8001a8c <SystemClock_Config+0x94>
  {
    Error_Handler();
  }
}
 8001a8e:	b014      	add	sp, #80	; 0x50
 8001a90:	bd10      	pop	{r4, pc}
 8001a92:	bf00      	nop
 8001a94:	40023800 	.word	0x40023800
 8001a98:	40007000 	.word	0x40007000

08001a9c <main>:
{
 8001a9c:	b507      	push	{r0, r1, r2, lr}
  HAL_Init();
 8001a9e:	f7fe fda3 	bl	80005e8 <HAL_Init>
  SystemClock_Config();
 8001aa2:	f7ff ffa9 	bl	80019f8 <SystemClock_Config>
  MX_GPIO_Init();
 8001aa6:	f7ff ff7d 	bl	80019a4 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001aaa:	f000 f855 	bl	8001b58 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8001aae:	f000 f94b 	bl	8001d48 <MX_USART2_UART_Init>
  MX_GFXSIMULATOR_Init();
 8001ab2:	f7ff ff75 	bl	80019a0 <MX_GFXSIMULATOR_Init>
  * @retval None
  */
static void MX_NVIC_Init(void)
{
  /* USART2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	4611      	mov	r1, r2
 8001aba:	2026      	movs	r0, #38	; 0x26
 8001abc:	f7fe fde6 	bl	800068c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001ac0:	2026      	movs	r0, #38	; 0x26
 8001ac2:	f7fe fe17 	bl	80006f4 <HAL_NVIC_EnableIRQ>
	MFRC522_Init();
 8001ac6:	f7ff ff1f 	bl	8001908 <MFRC522_Init>
	printf("MFRC522_Init\n\r");
 8001aca:	4819      	ldr	r0, [pc, #100]	; (8001b30 <main+0x94>)
		if (MFRC522_Check(CardID) == MI_OK)
 8001acc:	4c19      	ldr	r4, [pc, #100]	; (8001b34 <main+0x98>)
 8001ace:	4d1a      	ldr	r5, [pc, #104]	; (8001b38 <main+0x9c>)
			printf("Nie wykryto karty \r\n");
 8001ad0:	4e1a      	ldr	r6, [pc, #104]	; (8001b3c <main+0xa0>)
	printf("MFRC522_Init\n\r");
 8001ad2:	f000 f9e9 	bl	8001ea8 <iprintf>
	printf("Waiting for RFID Card...!\n\r");
 8001ad6:	481a      	ldr	r0, [pc, #104]	; (8001b40 <main+0xa4>)
 8001ad8:	f000 f9e6 	bl	8001ea8 <iprintf>
		if (MFRC522_Check(CardID) == MI_OK)
 8001adc:	4815      	ldr	r0, [pc, #84]	; (8001b34 <main+0x98>)
 8001ade:	f7ff ff4f 	bl	8001980 <MFRC522_Check>
 8001ae2:	b9e0      	cbnz	r0, 8001b1e <main+0x82>
			printf("[%02x-%02x-%02x-%02x] \r\n", CardID[0], CardID[1], CardID[2],CardID[3]);
 8001ae4:	78e0      	ldrb	r0, [r4, #3]
 8001ae6:	78a3      	ldrb	r3, [r4, #2]
 8001ae8:	7862      	ldrb	r2, [r4, #1]
 8001aea:	7821      	ldrb	r1, [r4, #0]
 8001aec:	9000      	str	r0, [sp, #0]
 8001aee:	4815      	ldr	r0, [pc, #84]	; (8001b44 <main+0xa8>)
 8001af0:	f000 f9da 	bl	8001ea8 <iprintf>
			size = sprintf(data, "[%02x-%02x-%02x-%02x] \r\n", CardID[0],
 8001af4:	78e1      	ldrb	r1, [r4, #3]
 8001af6:	9101      	str	r1, [sp, #4]
 8001af8:	78a1      	ldrb	r1, [r4, #2]
 8001afa:	7822      	ldrb	r2, [r4, #0]
 8001afc:	9100      	str	r1, [sp, #0]
 8001afe:	7863      	ldrb	r3, [r4, #1]
 8001b00:	4910      	ldr	r1, [pc, #64]	; (8001b44 <main+0xa8>)
 8001b02:	4811      	ldr	r0, [pc, #68]	; (8001b48 <main+0xac>)
 8001b04:	f000 fa4c 	bl	8001fa0 <siprintf>
 8001b08:	b282      	uxth	r2, r0
			HAL_UART_Transmit_IT(&huart2, data, size);
 8001b0a:	490f      	ldr	r1, [pc, #60]	; (8001b48 <main+0xac>)
 8001b0c:	480f      	ldr	r0, [pc, #60]	; (8001b4c <main+0xb0>)
			size = sprintf(data, "Nie wykryto karty \r\n");
 8001b0e:	802a      	strh	r2, [r5, #0]
			HAL_UART_Transmit_IT(&huart2, data, size);
 8001b10:	f7ff fc84 	bl	800141c <HAL_UART_Transmit_IT>
		HAL_Delay(1000);
 8001b14:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b18:	f7fe fd92 	bl	8000640 <HAL_Delay>
		if (MFRC522_Check(CardID) == MI_OK)
 8001b1c:	e7de      	b.n	8001adc <main+0x40>
			printf("Nie wykryto karty \r\n");
 8001b1e:	4630      	mov	r0, r6
 8001b20:	f000 fa36 	bl	8001f90 <puts>
			size = sprintf(data, "Nie wykryto karty \r\n");
 8001b24:	490a      	ldr	r1, [pc, #40]	; (8001b50 <main+0xb4>)
 8001b26:	4808      	ldr	r0, [pc, #32]	; (8001b48 <main+0xac>)
 8001b28:	f000 fa5e 	bl	8001fe8 <strcpy>
 8001b2c:	2214      	movs	r2, #20
 8001b2e:	e7ec      	b.n	8001b0a <main+0x6e>
 8001b30:	0800311c 	.word	0x0800311c
 8001b34:	2000012a 	.word	0x2000012a
 8001b38:	2000008c 	.word	0x2000008c
 8001b3c:	08003160 	.word	0x08003160
 8001b40:	0800312b 	.word	0x0800312b
 8001b44:	08003147 	.word	0x08003147
 8001b48:	200000f8 	.word	0x200000f8
 8001b4c:	20000130 	.word	0x20000130
 8001b50:	08003174 	.word	0x08003174

08001b54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b54:	e7fe      	b.n	8001b54 <Error_Handler>
	...

08001b58 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001b58:	b508      	push	{r3, lr}

  hspi1.Instance = SPI1;
 8001b5a:	480e      	ldr	r0, [pc, #56]	; (8001b94 <MX_SPI1_Init+0x3c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001b5c:	4b0e      	ldr	r3, [pc, #56]	; (8001b98 <MX_SPI1_Init+0x40>)
 8001b5e:	f44f 7e82 	mov.w	lr, #260	; 0x104
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001b62:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001b66:	e880 4008 	stmia.w	r0, {r3, lr}
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b6e:	60c3      	str	r3, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b70:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b72:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001b74:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b76:	6203      	str	r3, [r0, #32]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001b78:	2218      	movs	r2, #24
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b7a:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b7c:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001b7e:	230a      	movs	r3, #10
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001b80:	61c2      	str	r2, [r0, #28]
  hspi1.Init.CRCPolynomial = 10;
 8001b82:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b84:	f7ff f9c8 	bl	8000f18 <HAL_SPI_Init>
 8001b88:	b118      	cbz	r0, 8001b92 <MX_SPI1_Init+0x3a>
  {
    Error_Handler();
  }

}
 8001b8a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001b8e:	f7ff bfe1 	b.w	8001b54 <Error_Handler>
 8001b92:	bd08      	pop	{r3, pc}
 8001b94:	200000a0 	.word	0x200000a0
 8001b98:	40013000 	.word	0x40013000

08001b9c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001b9c:	b510      	push	{r4, lr}
 8001b9e:	4604      	mov	r4, r0
 8001ba0:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba2:	2214      	movs	r2, #20
 8001ba4:	2100      	movs	r1, #0
 8001ba6:	a803      	add	r0, sp, #12
 8001ba8:	f000 f976 	bl	8001e98 <memset>
  if(spiHandle->Instance==SPI1)
 8001bac:	6822      	ldr	r2, [r4, #0]
 8001bae:	4b14      	ldr	r3, [pc, #80]	; (8001c00 <HAL_SPI_MspInit+0x64>)
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d122      	bne.n	8001bfa <HAL_SPI_MspInit+0x5e>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001bb4:	f503 3384 	add.w	r3, r3, #67584	; 0x10800
 8001bb8:	2100      	movs	r1, #0
 8001bba:	9101      	str	r1, [sp, #4]
 8001bbc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bbe:	4811      	ldr	r0, [pc, #68]	; (8001c04 <HAL_SPI_MspInit+0x68>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001bc0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001bc4:	645a      	str	r2, [r3, #68]	; 0x44
 8001bc6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001bc8:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8001bcc:	9201      	str	r2, [sp, #4]
 8001bce:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bd0:	9102      	str	r1, [sp, #8]
 8001bd2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001bd4:	f042 0201 	orr.w	r2, r2, #1
 8001bd8:	631a      	str	r2, [r3, #48]	; 0x30
 8001bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bdc:	f003 0301 	and.w	r3, r3, #1
 8001be0:	9302      	str	r3, [sp, #8]
 8001be2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001be4:	23e0      	movs	r3, #224	; 0xe0
 8001be6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be8:	2302      	movs	r3, #2
 8001bea:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bec:	2303      	movs	r3, #3
 8001bee:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bf0:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001bf2:	2305      	movs	r3, #5
 8001bf4:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bf6:	f7fe fdb3 	bl	8000760 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001bfa:	b008      	add	sp, #32
 8001bfc:	bd10      	pop	{r4, pc}
 8001bfe:	bf00      	nop
 8001c00:	40013000 	.word	0x40013000
 8001c04:	40020000 	.word	0x40020000

08001c08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c08:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c0a:	4b0c      	ldr	r3, [pc, #48]	; (8001c3c <HAL_MspInit+0x34>)
 8001c0c:	2100      	movs	r1, #0
 8001c0e:	9100      	str	r1, [sp, #0]
 8001c10:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001c12:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001c16:	645a      	str	r2, [r3, #68]	; 0x44
 8001c18:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001c1a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001c1e:	9200      	str	r2, [sp, #0]
 8001c20:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c22:	9101      	str	r1, [sp, #4]
 8001c24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c26:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001c2a:	641a      	str	r2, [r3, #64]	; 0x40
 8001c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c32:	9301      	str	r3, [sp, #4]
 8001c34:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c36:	b002      	add	sp, #8
 8001c38:	4770      	bx	lr
 8001c3a:	bf00      	nop
 8001c3c:	40023800 	.word	0x40023800

08001c40 <NMI_Handler>:
 8001c40:	4770      	bx	lr

08001c42 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c42:	e7fe      	b.n	8001c42 <HardFault_Handler>

08001c44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c44:	e7fe      	b.n	8001c44 <MemManage_Handler>

08001c46 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c46:	e7fe      	b.n	8001c46 <BusFault_Handler>

08001c48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c48:	e7fe      	b.n	8001c48 <UsageFault_Handler>

08001c4a <SVC_Handler>:
 8001c4a:	4770      	bx	lr

08001c4c <DebugMon_Handler>:
 8001c4c:	4770      	bx	lr

08001c4e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c4e:	4770      	bx	lr

08001c50 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c50:	f7fe bce4 	b.w	800061c <HAL_IncTick>

08001c54 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001c54:	4801      	ldr	r0, [pc, #4]	; (8001c5c <USART2_IRQHandler+0x8>)
 8001c56:	f7ff bc41 	b.w	80014dc <HAL_UART_IRQHandler>
 8001c5a:	bf00      	nop
 8001c5c:	20000130 	.word	0x20000130

08001c60 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c60:	b570      	push	{r4, r5, r6, lr}
 8001c62:	460e      	mov	r6, r1
 8001c64:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c66:	460c      	mov	r4, r1
 8001c68:	1ba3      	subs	r3, r4, r6
 8001c6a:	429d      	cmp	r5, r3
 8001c6c:	dc01      	bgt.n	8001c72 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8001c6e:	4628      	mov	r0, r5
 8001c70:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8001c72:	f3af 8000 	nop.w
 8001c76:	f804 0b01 	strb.w	r0, [r4], #1
 8001c7a:	e7f5      	b.n	8001c68 <_read+0x8>

08001c7c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c7c:	b510      	push	{r4, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c7e:	2300      	movs	r3, #0
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001c80:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
 8001c84:	4293      	cmp	r3, r2
 8001c86:	db01      	blt.n	8001c8c <_write+0x10>
	{
		ITM_SendChar(*ptr++);
	}
	return len;
}
 8001c88:	4610      	mov	r0, r2
 8001c8a:	bd10      	pop	{r4, pc}
 8001c8c:	f8d4 0e80 	ldr.w	r0, [r4, #3712]	; 0xe80
 8001c90:	07c0      	lsls	r0, r0, #31
 8001c92:	d503      	bpl.n	8001c9c <_write+0x20>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001c94:	f8d4 0e00 	ldr.w	r0, [r4, #3584]	; 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001c98:	07c0      	lsls	r0, r0, #31
 8001c9a:	d402      	bmi.n	8001ca2 <_write+0x26>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c9c:	3301      	adds	r3, #1
 8001c9e:	e7f1      	b.n	8001c84 <_write+0x8>
  {
    while (ITM->PORT[0U].u32 == 0UL)
    {
      __NOP();
 8001ca0:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001ca2:	6820      	ldr	r0, [r4, #0]
 8001ca4:	2800      	cmp	r0, #0
 8001ca6:	d0fb      	beq.n	8001ca0 <_write+0x24>
		ITM_SendChar(*ptr++);
 8001ca8:	5cc8      	ldrb	r0, [r1, r3]
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001caa:	7020      	strb	r0, [r4, #0]
 8001cac:	e7f6      	b.n	8001c9c <_write+0x20>
	...

08001cb0 <_sbrk>:

caddr_t _sbrk(int incr)
{
 8001cb0:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001cb2:	4b0a      	ldr	r3, [pc, #40]	; (8001cdc <_sbrk+0x2c>)
 8001cb4:	6819      	ldr	r1, [r3, #0]
{
 8001cb6:	4602      	mov	r2, r0
	if (heap_end == 0)
 8001cb8:	b909      	cbnz	r1, 8001cbe <_sbrk+0xe>
		heap_end = &end;
 8001cba:	4909      	ldr	r1, [pc, #36]	; (8001ce0 <_sbrk+0x30>)
 8001cbc:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 8001cbe:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8001cc0:	4669      	mov	r1, sp
 8001cc2:	4402      	add	r2, r0
 8001cc4:	428a      	cmp	r2, r1
 8001cc6:	d906      	bls.n	8001cd6 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001cc8:	f000 f8bc 	bl	8001e44 <__errno>
 8001ccc:	230c      	movs	r3, #12
 8001cce:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8001cd0:	f04f 30ff 	mov.w	r0, #4294967295
 8001cd4:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8001cd6:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8001cd8:	bd08      	pop	{r3, pc}
 8001cda:	bf00      	nop
 8001cdc:	20000090 	.word	0x20000090
 8001ce0:	20000174 	.word	0x20000174

08001ce4 <_close>:

int _close(int file)
{
	return -1;
}
 8001ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ce8:	4770      	bx	lr

08001cea <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8001cea:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001cee:	604b      	str	r3, [r1, #4]
	return 0;
}
 8001cf0:	2000      	movs	r0, #0
 8001cf2:	4770      	bx	lr

08001cf4 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8001cf4:	2001      	movs	r0, #1
 8001cf6:	4770      	bx	lr

08001cf8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8001cf8:	2000      	movs	r0, #0
 8001cfa:	4770      	bx	lr

08001cfc <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001cfc:	490f      	ldr	r1, [pc, #60]	; (8001d3c <SystemInit+0x40>)
 8001cfe:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001d02:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001d0a:	4b0d      	ldr	r3, [pc, #52]	; (8001d40 <SystemInit+0x44>)
 8001d0c:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001d0e:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8001d10:	f042 0201 	orr.w	r2, r2, #1
 8001d14:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8001d16:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001d1e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001d22:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001d24:	4a07      	ldr	r2, [pc, #28]	; (8001d44 <SystemInit+0x48>)
 8001d26:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001d2e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001d30:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001d32:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001d36:	608b      	str	r3, [r1, #8]
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	e000ed00 	.word	0xe000ed00
 8001d40:	40023800 	.word	0x40023800
 8001d44:	24003010 	.word	0x24003010

08001d48 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001d48:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 8001d4a:	480b      	ldr	r0, [pc, #44]	; (8001d78 <MX_USART2_UART_Init+0x30>)
  huart2.Init.BaudRate = 115200;
 8001d4c:	4b0b      	ldr	r3, [pc, #44]	; (8001d7c <MX_USART2_UART_Init+0x34>)
 8001d4e:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8001d52:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d56:	220c      	movs	r2, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d5c:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d5e:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d60:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d62:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d64:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d66:	f7ff fb2b 	bl	80013c0 <HAL_UART_Init>
 8001d6a:	b118      	cbz	r0, 8001d74 <MX_USART2_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8001d6c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001d70:	f7ff bef0 	b.w	8001b54 <Error_Handler>
 8001d74:	bd08      	pop	{r3, pc}
 8001d76:	bf00      	nop
 8001d78:	20000130 	.word	0x20000130
 8001d7c:	40004400 	.word	0x40004400

08001d80 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d80:	b510      	push	{r4, lr}
 8001d82:	4604      	mov	r4, r0
 8001d84:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d86:	2214      	movs	r2, #20
 8001d88:	2100      	movs	r1, #0
 8001d8a:	a803      	add	r0, sp, #12
 8001d8c:	f000 f884 	bl	8001e98 <memset>
  if(uartHandle->Instance==USART2)
 8001d90:	6822      	ldr	r2, [r4, #0]
 8001d92:	4b15      	ldr	r3, [pc, #84]	; (8001de8 <HAL_UART_MspInit+0x68>)
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d124      	bne.n	8001de2 <HAL_UART_MspInit+0x62>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d98:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8001d9c:	2100      	movs	r1, #0
 8001d9e:	9101      	str	r1, [sp, #4]
 8001da0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001da2:	4812      	ldr	r0, [pc, #72]	; (8001dec <HAL_UART_MspInit+0x6c>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8001da4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001da8:	641a      	str	r2, [r3, #64]	; 0x40
 8001daa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001dac:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001db0:	9201      	str	r2, [sp, #4]
 8001db2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001db4:	9102      	str	r1, [sp, #8]
 8001db6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001db8:	f042 0201 	orr.w	r2, r2, #1
 8001dbc:	631a      	str	r2, [r3, #48]	; 0x30
 8001dbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc0:	f003 0301 	and.w	r3, r3, #1
 8001dc4:	9302      	str	r3, [sp, #8]
 8001dc6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001dc8:	230c      	movs	r3, #12
 8001dca:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dcc:	2302      	movs	r3, #2
 8001dce:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dd4:	2303      	movs	r3, #3
 8001dd6:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dd8:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001dda:	2307      	movs	r3, #7
 8001ddc:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dde:	f7fe fcbf 	bl	8000760 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001de2:	b008      	add	sp, #32
 8001de4:	bd10      	pop	{r4, pc}
 8001de6:	bf00      	nop
 8001de8:	40004400 	.word	0x40004400
 8001dec:	40020000 	.word	0x40020000

08001df0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001df0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e28 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001df4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001df6:	e003      	b.n	8001e00 <LoopCopyDataInit>

08001df8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001df8:	4b0c      	ldr	r3, [pc, #48]	; (8001e2c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001dfa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001dfc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001dfe:	3104      	adds	r1, #4

08001e00 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001e00:	480b      	ldr	r0, [pc, #44]	; (8001e30 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001e02:	4b0c      	ldr	r3, [pc, #48]	; (8001e34 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001e04:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001e06:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001e08:	d3f6      	bcc.n	8001df8 <CopyDataInit>
  ldr  r2, =_sbss
 8001e0a:	4a0b      	ldr	r2, [pc, #44]	; (8001e38 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001e0c:	e002      	b.n	8001e14 <LoopFillZerobss>

08001e0e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001e0e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001e10:	f842 3b04 	str.w	r3, [r2], #4

08001e14 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001e14:	4b09      	ldr	r3, [pc, #36]	; (8001e3c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001e16:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001e18:	d3f9      	bcc.n	8001e0e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001e1a:	f7ff ff6f 	bl	8001cfc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e1e:	f000 f817 	bl	8001e50 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e22:	f7ff fe3b 	bl	8001a9c <main>
  bx  lr    
 8001e26:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001e28:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8001e2c:	0800324c 	.word	0x0800324c
  ldr  r0, =_sdata
 8001e30:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001e34:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8001e38:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8001e3c:	20000174 	.word	0x20000174

08001e40 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e40:	e7fe      	b.n	8001e40 <ADC_IRQHandler>
	...

08001e44 <__errno>:
 8001e44:	4b01      	ldr	r3, [pc, #4]	; (8001e4c <__errno+0x8>)
 8001e46:	6818      	ldr	r0, [r3, #0]
 8001e48:	4770      	bx	lr
 8001e4a:	bf00      	nop
 8001e4c:	2000000c 	.word	0x2000000c

08001e50 <__libc_init_array>:
 8001e50:	b570      	push	{r4, r5, r6, lr}
 8001e52:	4e0d      	ldr	r6, [pc, #52]	; (8001e88 <__libc_init_array+0x38>)
 8001e54:	4c0d      	ldr	r4, [pc, #52]	; (8001e8c <__libc_init_array+0x3c>)
 8001e56:	1ba4      	subs	r4, r4, r6
 8001e58:	10a4      	asrs	r4, r4, #2
 8001e5a:	2500      	movs	r5, #0
 8001e5c:	42a5      	cmp	r5, r4
 8001e5e:	d109      	bne.n	8001e74 <__libc_init_array+0x24>
 8001e60:	4e0b      	ldr	r6, [pc, #44]	; (8001e90 <__libc_init_array+0x40>)
 8001e62:	4c0c      	ldr	r4, [pc, #48]	; (8001e94 <__libc_init_array+0x44>)
 8001e64:	f001 f94e 	bl	8003104 <_init>
 8001e68:	1ba4      	subs	r4, r4, r6
 8001e6a:	10a4      	asrs	r4, r4, #2
 8001e6c:	2500      	movs	r5, #0
 8001e6e:	42a5      	cmp	r5, r4
 8001e70:	d105      	bne.n	8001e7e <__libc_init_array+0x2e>
 8001e72:	bd70      	pop	{r4, r5, r6, pc}
 8001e74:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001e78:	4798      	blx	r3
 8001e7a:	3501      	adds	r5, #1
 8001e7c:	e7ee      	b.n	8001e5c <__libc_init_array+0xc>
 8001e7e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001e82:	4798      	blx	r3
 8001e84:	3501      	adds	r5, #1
 8001e86:	e7f2      	b.n	8001e6e <__libc_init_array+0x1e>
 8001e88:	08003244 	.word	0x08003244
 8001e8c:	08003244 	.word	0x08003244
 8001e90:	08003244 	.word	0x08003244
 8001e94:	08003248 	.word	0x08003248

08001e98 <memset>:
 8001e98:	4402      	add	r2, r0
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d100      	bne.n	8001ea2 <memset+0xa>
 8001ea0:	4770      	bx	lr
 8001ea2:	f803 1b01 	strb.w	r1, [r3], #1
 8001ea6:	e7f9      	b.n	8001e9c <memset+0x4>

08001ea8 <iprintf>:
 8001ea8:	b40f      	push	{r0, r1, r2, r3}
 8001eaa:	4b0a      	ldr	r3, [pc, #40]	; (8001ed4 <iprintf+0x2c>)
 8001eac:	b513      	push	{r0, r1, r4, lr}
 8001eae:	681c      	ldr	r4, [r3, #0]
 8001eb0:	b124      	cbz	r4, 8001ebc <iprintf+0x14>
 8001eb2:	69a3      	ldr	r3, [r4, #24]
 8001eb4:	b913      	cbnz	r3, 8001ebc <iprintf+0x14>
 8001eb6:	4620      	mov	r0, r4
 8001eb8:	f000 fa50 	bl	800235c <__sinit>
 8001ebc:	ab05      	add	r3, sp, #20
 8001ebe:	9a04      	ldr	r2, [sp, #16]
 8001ec0:	68a1      	ldr	r1, [r4, #8]
 8001ec2:	9301      	str	r3, [sp, #4]
 8001ec4:	4620      	mov	r0, r4
 8001ec6:	f000 fd5d 	bl	8002984 <_vfiprintf_r>
 8001eca:	b002      	add	sp, #8
 8001ecc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001ed0:	b004      	add	sp, #16
 8001ed2:	4770      	bx	lr
 8001ed4:	2000000c 	.word	0x2000000c

08001ed8 <_puts_r>:
 8001ed8:	b570      	push	{r4, r5, r6, lr}
 8001eda:	460e      	mov	r6, r1
 8001edc:	4605      	mov	r5, r0
 8001ede:	b118      	cbz	r0, 8001ee8 <_puts_r+0x10>
 8001ee0:	6983      	ldr	r3, [r0, #24]
 8001ee2:	b90b      	cbnz	r3, 8001ee8 <_puts_r+0x10>
 8001ee4:	f000 fa3a 	bl	800235c <__sinit>
 8001ee8:	69ab      	ldr	r3, [r5, #24]
 8001eea:	68ac      	ldr	r4, [r5, #8]
 8001eec:	b913      	cbnz	r3, 8001ef4 <_puts_r+0x1c>
 8001eee:	4628      	mov	r0, r5
 8001ef0:	f000 fa34 	bl	800235c <__sinit>
 8001ef4:	4b23      	ldr	r3, [pc, #140]	; (8001f84 <_puts_r+0xac>)
 8001ef6:	429c      	cmp	r4, r3
 8001ef8:	d117      	bne.n	8001f2a <_puts_r+0x52>
 8001efa:	686c      	ldr	r4, [r5, #4]
 8001efc:	89a3      	ldrh	r3, [r4, #12]
 8001efe:	071b      	lsls	r3, r3, #28
 8001f00:	d51d      	bpl.n	8001f3e <_puts_r+0x66>
 8001f02:	6923      	ldr	r3, [r4, #16]
 8001f04:	b1db      	cbz	r3, 8001f3e <_puts_r+0x66>
 8001f06:	3e01      	subs	r6, #1
 8001f08:	68a3      	ldr	r3, [r4, #8]
 8001f0a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001f0e:	3b01      	subs	r3, #1
 8001f10:	60a3      	str	r3, [r4, #8]
 8001f12:	b9e9      	cbnz	r1, 8001f50 <_puts_r+0x78>
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	da2e      	bge.n	8001f76 <_puts_r+0x9e>
 8001f18:	4622      	mov	r2, r4
 8001f1a:	210a      	movs	r1, #10
 8001f1c:	4628      	mov	r0, r5
 8001f1e:	f000 f86b 	bl	8001ff8 <__swbuf_r>
 8001f22:	3001      	adds	r0, #1
 8001f24:	d011      	beq.n	8001f4a <_puts_r+0x72>
 8001f26:	200a      	movs	r0, #10
 8001f28:	bd70      	pop	{r4, r5, r6, pc}
 8001f2a:	4b17      	ldr	r3, [pc, #92]	; (8001f88 <_puts_r+0xb0>)
 8001f2c:	429c      	cmp	r4, r3
 8001f2e:	d101      	bne.n	8001f34 <_puts_r+0x5c>
 8001f30:	68ac      	ldr	r4, [r5, #8]
 8001f32:	e7e3      	b.n	8001efc <_puts_r+0x24>
 8001f34:	4b15      	ldr	r3, [pc, #84]	; (8001f8c <_puts_r+0xb4>)
 8001f36:	429c      	cmp	r4, r3
 8001f38:	bf08      	it	eq
 8001f3a:	68ec      	ldreq	r4, [r5, #12]
 8001f3c:	e7de      	b.n	8001efc <_puts_r+0x24>
 8001f3e:	4621      	mov	r1, r4
 8001f40:	4628      	mov	r0, r5
 8001f42:	f000 f8ab 	bl	800209c <__swsetup_r>
 8001f46:	2800      	cmp	r0, #0
 8001f48:	d0dd      	beq.n	8001f06 <_puts_r+0x2e>
 8001f4a:	f04f 30ff 	mov.w	r0, #4294967295
 8001f4e:	bd70      	pop	{r4, r5, r6, pc}
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	da04      	bge.n	8001f5e <_puts_r+0x86>
 8001f54:	69a2      	ldr	r2, [r4, #24]
 8001f56:	4293      	cmp	r3, r2
 8001f58:	db06      	blt.n	8001f68 <_puts_r+0x90>
 8001f5a:	290a      	cmp	r1, #10
 8001f5c:	d004      	beq.n	8001f68 <_puts_r+0x90>
 8001f5e:	6823      	ldr	r3, [r4, #0]
 8001f60:	1c5a      	adds	r2, r3, #1
 8001f62:	6022      	str	r2, [r4, #0]
 8001f64:	7019      	strb	r1, [r3, #0]
 8001f66:	e7cf      	b.n	8001f08 <_puts_r+0x30>
 8001f68:	4622      	mov	r2, r4
 8001f6a:	4628      	mov	r0, r5
 8001f6c:	f000 f844 	bl	8001ff8 <__swbuf_r>
 8001f70:	3001      	adds	r0, #1
 8001f72:	d1c9      	bne.n	8001f08 <_puts_r+0x30>
 8001f74:	e7e9      	b.n	8001f4a <_puts_r+0x72>
 8001f76:	6823      	ldr	r3, [r4, #0]
 8001f78:	200a      	movs	r0, #10
 8001f7a:	1c5a      	adds	r2, r3, #1
 8001f7c:	6022      	str	r2, [r4, #0]
 8001f7e:	7018      	strb	r0, [r3, #0]
 8001f80:	bd70      	pop	{r4, r5, r6, pc}
 8001f82:	bf00      	nop
 8001f84:	080031c8 	.word	0x080031c8
 8001f88:	080031e8 	.word	0x080031e8
 8001f8c:	080031a8 	.word	0x080031a8

08001f90 <puts>:
 8001f90:	4b02      	ldr	r3, [pc, #8]	; (8001f9c <puts+0xc>)
 8001f92:	4601      	mov	r1, r0
 8001f94:	6818      	ldr	r0, [r3, #0]
 8001f96:	f7ff bf9f 	b.w	8001ed8 <_puts_r>
 8001f9a:	bf00      	nop
 8001f9c:	2000000c 	.word	0x2000000c

08001fa0 <siprintf>:
 8001fa0:	b40e      	push	{r1, r2, r3}
 8001fa2:	b500      	push	{lr}
 8001fa4:	b09c      	sub	sp, #112	; 0x70
 8001fa6:	f44f 7102 	mov.w	r1, #520	; 0x208
 8001faa:	ab1d      	add	r3, sp, #116	; 0x74
 8001fac:	f8ad 1014 	strh.w	r1, [sp, #20]
 8001fb0:	9002      	str	r0, [sp, #8]
 8001fb2:	9006      	str	r0, [sp, #24]
 8001fb4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001fb8:	480a      	ldr	r0, [pc, #40]	; (8001fe4 <siprintf+0x44>)
 8001fba:	9104      	str	r1, [sp, #16]
 8001fbc:	9107      	str	r1, [sp, #28]
 8001fbe:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001fc2:	f853 2b04 	ldr.w	r2, [r3], #4
 8001fc6:	f8ad 1016 	strh.w	r1, [sp, #22]
 8001fca:	6800      	ldr	r0, [r0, #0]
 8001fcc:	9301      	str	r3, [sp, #4]
 8001fce:	a902      	add	r1, sp, #8
 8001fd0:	f000 fbba 	bl	8002748 <_svfiprintf_r>
 8001fd4:	9b02      	ldr	r3, [sp, #8]
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	701a      	strb	r2, [r3, #0]
 8001fda:	b01c      	add	sp, #112	; 0x70
 8001fdc:	f85d eb04 	ldr.w	lr, [sp], #4
 8001fe0:	b003      	add	sp, #12
 8001fe2:	4770      	bx	lr
 8001fe4:	2000000c 	.word	0x2000000c

08001fe8 <strcpy>:
 8001fe8:	4603      	mov	r3, r0
 8001fea:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001fee:	f803 2b01 	strb.w	r2, [r3], #1
 8001ff2:	2a00      	cmp	r2, #0
 8001ff4:	d1f9      	bne.n	8001fea <strcpy+0x2>
 8001ff6:	4770      	bx	lr

08001ff8 <__swbuf_r>:
 8001ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ffa:	460e      	mov	r6, r1
 8001ffc:	4614      	mov	r4, r2
 8001ffe:	4605      	mov	r5, r0
 8002000:	b118      	cbz	r0, 800200a <__swbuf_r+0x12>
 8002002:	6983      	ldr	r3, [r0, #24]
 8002004:	b90b      	cbnz	r3, 800200a <__swbuf_r+0x12>
 8002006:	f000 f9a9 	bl	800235c <__sinit>
 800200a:	4b21      	ldr	r3, [pc, #132]	; (8002090 <__swbuf_r+0x98>)
 800200c:	429c      	cmp	r4, r3
 800200e:	d12a      	bne.n	8002066 <__swbuf_r+0x6e>
 8002010:	686c      	ldr	r4, [r5, #4]
 8002012:	69a3      	ldr	r3, [r4, #24]
 8002014:	60a3      	str	r3, [r4, #8]
 8002016:	89a3      	ldrh	r3, [r4, #12]
 8002018:	071a      	lsls	r2, r3, #28
 800201a:	d52e      	bpl.n	800207a <__swbuf_r+0x82>
 800201c:	6923      	ldr	r3, [r4, #16]
 800201e:	b363      	cbz	r3, 800207a <__swbuf_r+0x82>
 8002020:	6923      	ldr	r3, [r4, #16]
 8002022:	6820      	ldr	r0, [r4, #0]
 8002024:	1ac0      	subs	r0, r0, r3
 8002026:	6963      	ldr	r3, [r4, #20]
 8002028:	b2f6      	uxtb	r6, r6
 800202a:	4298      	cmp	r0, r3
 800202c:	4637      	mov	r7, r6
 800202e:	db04      	blt.n	800203a <__swbuf_r+0x42>
 8002030:	4621      	mov	r1, r4
 8002032:	4628      	mov	r0, r5
 8002034:	f000 f928 	bl	8002288 <_fflush_r>
 8002038:	bb28      	cbnz	r0, 8002086 <__swbuf_r+0x8e>
 800203a:	68a3      	ldr	r3, [r4, #8]
 800203c:	3b01      	subs	r3, #1
 800203e:	60a3      	str	r3, [r4, #8]
 8002040:	6823      	ldr	r3, [r4, #0]
 8002042:	1c5a      	adds	r2, r3, #1
 8002044:	6022      	str	r2, [r4, #0]
 8002046:	701e      	strb	r6, [r3, #0]
 8002048:	6963      	ldr	r3, [r4, #20]
 800204a:	3001      	adds	r0, #1
 800204c:	4298      	cmp	r0, r3
 800204e:	d004      	beq.n	800205a <__swbuf_r+0x62>
 8002050:	89a3      	ldrh	r3, [r4, #12]
 8002052:	07db      	lsls	r3, r3, #31
 8002054:	d519      	bpl.n	800208a <__swbuf_r+0x92>
 8002056:	2e0a      	cmp	r6, #10
 8002058:	d117      	bne.n	800208a <__swbuf_r+0x92>
 800205a:	4621      	mov	r1, r4
 800205c:	4628      	mov	r0, r5
 800205e:	f000 f913 	bl	8002288 <_fflush_r>
 8002062:	b190      	cbz	r0, 800208a <__swbuf_r+0x92>
 8002064:	e00f      	b.n	8002086 <__swbuf_r+0x8e>
 8002066:	4b0b      	ldr	r3, [pc, #44]	; (8002094 <__swbuf_r+0x9c>)
 8002068:	429c      	cmp	r4, r3
 800206a:	d101      	bne.n	8002070 <__swbuf_r+0x78>
 800206c:	68ac      	ldr	r4, [r5, #8]
 800206e:	e7d0      	b.n	8002012 <__swbuf_r+0x1a>
 8002070:	4b09      	ldr	r3, [pc, #36]	; (8002098 <__swbuf_r+0xa0>)
 8002072:	429c      	cmp	r4, r3
 8002074:	bf08      	it	eq
 8002076:	68ec      	ldreq	r4, [r5, #12]
 8002078:	e7cb      	b.n	8002012 <__swbuf_r+0x1a>
 800207a:	4621      	mov	r1, r4
 800207c:	4628      	mov	r0, r5
 800207e:	f000 f80d 	bl	800209c <__swsetup_r>
 8002082:	2800      	cmp	r0, #0
 8002084:	d0cc      	beq.n	8002020 <__swbuf_r+0x28>
 8002086:	f04f 37ff 	mov.w	r7, #4294967295
 800208a:	4638      	mov	r0, r7
 800208c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800208e:	bf00      	nop
 8002090:	080031c8 	.word	0x080031c8
 8002094:	080031e8 	.word	0x080031e8
 8002098:	080031a8 	.word	0x080031a8

0800209c <__swsetup_r>:
 800209c:	4b32      	ldr	r3, [pc, #200]	; (8002168 <__swsetup_r+0xcc>)
 800209e:	b570      	push	{r4, r5, r6, lr}
 80020a0:	681d      	ldr	r5, [r3, #0]
 80020a2:	4606      	mov	r6, r0
 80020a4:	460c      	mov	r4, r1
 80020a6:	b125      	cbz	r5, 80020b2 <__swsetup_r+0x16>
 80020a8:	69ab      	ldr	r3, [r5, #24]
 80020aa:	b913      	cbnz	r3, 80020b2 <__swsetup_r+0x16>
 80020ac:	4628      	mov	r0, r5
 80020ae:	f000 f955 	bl	800235c <__sinit>
 80020b2:	4b2e      	ldr	r3, [pc, #184]	; (800216c <__swsetup_r+0xd0>)
 80020b4:	429c      	cmp	r4, r3
 80020b6:	d10f      	bne.n	80020d8 <__swsetup_r+0x3c>
 80020b8:	686c      	ldr	r4, [r5, #4]
 80020ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80020be:	b29a      	uxth	r2, r3
 80020c0:	0715      	lsls	r5, r2, #28
 80020c2:	d42c      	bmi.n	800211e <__swsetup_r+0x82>
 80020c4:	06d0      	lsls	r0, r2, #27
 80020c6:	d411      	bmi.n	80020ec <__swsetup_r+0x50>
 80020c8:	2209      	movs	r2, #9
 80020ca:	6032      	str	r2, [r6, #0]
 80020cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80020d0:	81a3      	strh	r3, [r4, #12]
 80020d2:	f04f 30ff 	mov.w	r0, #4294967295
 80020d6:	bd70      	pop	{r4, r5, r6, pc}
 80020d8:	4b25      	ldr	r3, [pc, #148]	; (8002170 <__swsetup_r+0xd4>)
 80020da:	429c      	cmp	r4, r3
 80020dc:	d101      	bne.n	80020e2 <__swsetup_r+0x46>
 80020de:	68ac      	ldr	r4, [r5, #8]
 80020e0:	e7eb      	b.n	80020ba <__swsetup_r+0x1e>
 80020e2:	4b24      	ldr	r3, [pc, #144]	; (8002174 <__swsetup_r+0xd8>)
 80020e4:	429c      	cmp	r4, r3
 80020e6:	bf08      	it	eq
 80020e8:	68ec      	ldreq	r4, [r5, #12]
 80020ea:	e7e6      	b.n	80020ba <__swsetup_r+0x1e>
 80020ec:	0751      	lsls	r1, r2, #29
 80020ee:	d512      	bpl.n	8002116 <__swsetup_r+0x7a>
 80020f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80020f2:	b141      	cbz	r1, 8002106 <__swsetup_r+0x6a>
 80020f4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80020f8:	4299      	cmp	r1, r3
 80020fa:	d002      	beq.n	8002102 <__swsetup_r+0x66>
 80020fc:	4630      	mov	r0, r6
 80020fe:	f000 fa1b 	bl	8002538 <_free_r>
 8002102:	2300      	movs	r3, #0
 8002104:	6363      	str	r3, [r4, #52]	; 0x34
 8002106:	89a3      	ldrh	r3, [r4, #12]
 8002108:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800210c:	81a3      	strh	r3, [r4, #12]
 800210e:	2300      	movs	r3, #0
 8002110:	6063      	str	r3, [r4, #4]
 8002112:	6923      	ldr	r3, [r4, #16]
 8002114:	6023      	str	r3, [r4, #0]
 8002116:	89a3      	ldrh	r3, [r4, #12]
 8002118:	f043 0308 	orr.w	r3, r3, #8
 800211c:	81a3      	strh	r3, [r4, #12]
 800211e:	6923      	ldr	r3, [r4, #16]
 8002120:	b94b      	cbnz	r3, 8002136 <__swsetup_r+0x9a>
 8002122:	89a3      	ldrh	r3, [r4, #12]
 8002124:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002128:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800212c:	d003      	beq.n	8002136 <__swsetup_r+0x9a>
 800212e:	4621      	mov	r1, r4
 8002130:	4630      	mov	r0, r6
 8002132:	f000 f9c1 	bl	80024b8 <__smakebuf_r>
 8002136:	89a2      	ldrh	r2, [r4, #12]
 8002138:	f012 0301 	ands.w	r3, r2, #1
 800213c:	d00c      	beq.n	8002158 <__swsetup_r+0xbc>
 800213e:	2300      	movs	r3, #0
 8002140:	60a3      	str	r3, [r4, #8]
 8002142:	6963      	ldr	r3, [r4, #20]
 8002144:	425b      	negs	r3, r3
 8002146:	61a3      	str	r3, [r4, #24]
 8002148:	6923      	ldr	r3, [r4, #16]
 800214a:	b953      	cbnz	r3, 8002162 <__swsetup_r+0xc6>
 800214c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002150:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8002154:	d1ba      	bne.n	80020cc <__swsetup_r+0x30>
 8002156:	bd70      	pop	{r4, r5, r6, pc}
 8002158:	0792      	lsls	r2, r2, #30
 800215a:	bf58      	it	pl
 800215c:	6963      	ldrpl	r3, [r4, #20]
 800215e:	60a3      	str	r3, [r4, #8]
 8002160:	e7f2      	b.n	8002148 <__swsetup_r+0xac>
 8002162:	2000      	movs	r0, #0
 8002164:	e7f7      	b.n	8002156 <__swsetup_r+0xba>
 8002166:	bf00      	nop
 8002168:	2000000c 	.word	0x2000000c
 800216c:	080031c8 	.word	0x080031c8
 8002170:	080031e8 	.word	0x080031e8
 8002174:	080031a8 	.word	0x080031a8

08002178 <__sflush_r>:
 8002178:	898a      	ldrh	r2, [r1, #12]
 800217a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800217e:	4605      	mov	r5, r0
 8002180:	0710      	lsls	r0, r2, #28
 8002182:	460c      	mov	r4, r1
 8002184:	d45a      	bmi.n	800223c <__sflush_r+0xc4>
 8002186:	684b      	ldr	r3, [r1, #4]
 8002188:	2b00      	cmp	r3, #0
 800218a:	dc05      	bgt.n	8002198 <__sflush_r+0x20>
 800218c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800218e:	2b00      	cmp	r3, #0
 8002190:	dc02      	bgt.n	8002198 <__sflush_r+0x20>
 8002192:	2000      	movs	r0, #0
 8002194:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002198:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800219a:	2e00      	cmp	r6, #0
 800219c:	d0f9      	beq.n	8002192 <__sflush_r+0x1a>
 800219e:	2300      	movs	r3, #0
 80021a0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80021a4:	682f      	ldr	r7, [r5, #0]
 80021a6:	602b      	str	r3, [r5, #0]
 80021a8:	d033      	beq.n	8002212 <__sflush_r+0x9a>
 80021aa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80021ac:	89a3      	ldrh	r3, [r4, #12]
 80021ae:	075a      	lsls	r2, r3, #29
 80021b0:	d505      	bpl.n	80021be <__sflush_r+0x46>
 80021b2:	6863      	ldr	r3, [r4, #4]
 80021b4:	1ac0      	subs	r0, r0, r3
 80021b6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80021b8:	b10b      	cbz	r3, 80021be <__sflush_r+0x46>
 80021ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80021bc:	1ac0      	subs	r0, r0, r3
 80021be:	2300      	movs	r3, #0
 80021c0:	4602      	mov	r2, r0
 80021c2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80021c4:	6a21      	ldr	r1, [r4, #32]
 80021c6:	4628      	mov	r0, r5
 80021c8:	47b0      	blx	r6
 80021ca:	1c43      	adds	r3, r0, #1
 80021cc:	89a3      	ldrh	r3, [r4, #12]
 80021ce:	d106      	bne.n	80021de <__sflush_r+0x66>
 80021d0:	6829      	ldr	r1, [r5, #0]
 80021d2:	291d      	cmp	r1, #29
 80021d4:	d84b      	bhi.n	800226e <__sflush_r+0xf6>
 80021d6:	4a2b      	ldr	r2, [pc, #172]	; (8002284 <__sflush_r+0x10c>)
 80021d8:	40ca      	lsrs	r2, r1
 80021da:	07d6      	lsls	r6, r2, #31
 80021dc:	d547      	bpl.n	800226e <__sflush_r+0xf6>
 80021de:	2200      	movs	r2, #0
 80021e0:	6062      	str	r2, [r4, #4]
 80021e2:	04d9      	lsls	r1, r3, #19
 80021e4:	6922      	ldr	r2, [r4, #16]
 80021e6:	6022      	str	r2, [r4, #0]
 80021e8:	d504      	bpl.n	80021f4 <__sflush_r+0x7c>
 80021ea:	1c42      	adds	r2, r0, #1
 80021ec:	d101      	bne.n	80021f2 <__sflush_r+0x7a>
 80021ee:	682b      	ldr	r3, [r5, #0]
 80021f0:	b903      	cbnz	r3, 80021f4 <__sflush_r+0x7c>
 80021f2:	6560      	str	r0, [r4, #84]	; 0x54
 80021f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80021f6:	602f      	str	r7, [r5, #0]
 80021f8:	2900      	cmp	r1, #0
 80021fa:	d0ca      	beq.n	8002192 <__sflush_r+0x1a>
 80021fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002200:	4299      	cmp	r1, r3
 8002202:	d002      	beq.n	800220a <__sflush_r+0x92>
 8002204:	4628      	mov	r0, r5
 8002206:	f000 f997 	bl	8002538 <_free_r>
 800220a:	2000      	movs	r0, #0
 800220c:	6360      	str	r0, [r4, #52]	; 0x34
 800220e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002212:	6a21      	ldr	r1, [r4, #32]
 8002214:	2301      	movs	r3, #1
 8002216:	4628      	mov	r0, r5
 8002218:	47b0      	blx	r6
 800221a:	1c41      	adds	r1, r0, #1
 800221c:	d1c6      	bne.n	80021ac <__sflush_r+0x34>
 800221e:	682b      	ldr	r3, [r5, #0]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d0c3      	beq.n	80021ac <__sflush_r+0x34>
 8002224:	2b1d      	cmp	r3, #29
 8002226:	d001      	beq.n	800222c <__sflush_r+0xb4>
 8002228:	2b16      	cmp	r3, #22
 800222a:	d101      	bne.n	8002230 <__sflush_r+0xb8>
 800222c:	602f      	str	r7, [r5, #0]
 800222e:	e7b0      	b.n	8002192 <__sflush_r+0x1a>
 8002230:	89a3      	ldrh	r3, [r4, #12]
 8002232:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002236:	81a3      	strh	r3, [r4, #12]
 8002238:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800223c:	690f      	ldr	r7, [r1, #16]
 800223e:	2f00      	cmp	r7, #0
 8002240:	d0a7      	beq.n	8002192 <__sflush_r+0x1a>
 8002242:	0793      	lsls	r3, r2, #30
 8002244:	680e      	ldr	r6, [r1, #0]
 8002246:	bf08      	it	eq
 8002248:	694b      	ldreq	r3, [r1, #20]
 800224a:	600f      	str	r7, [r1, #0]
 800224c:	bf18      	it	ne
 800224e:	2300      	movne	r3, #0
 8002250:	eba6 0807 	sub.w	r8, r6, r7
 8002254:	608b      	str	r3, [r1, #8]
 8002256:	f1b8 0f00 	cmp.w	r8, #0
 800225a:	dd9a      	ble.n	8002192 <__sflush_r+0x1a>
 800225c:	4643      	mov	r3, r8
 800225e:	463a      	mov	r2, r7
 8002260:	6a21      	ldr	r1, [r4, #32]
 8002262:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002264:	4628      	mov	r0, r5
 8002266:	47b0      	blx	r6
 8002268:	2800      	cmp	r0, #0
 800226a:	dc07      	bgt.n	800227c <__sflush_r+0x104>
 800226c:	89a3      	ldrh	r3, [r4, #12]
 800226e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002272:	81a3      	strh	r3, [r4, #12]
 8002274:	f04f 30ff 	mov.w	r0, #4294967295
 8002278:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800227c:	4407      	add	r7, r0
 800227e:	eba8 0800 	sub.w	r8, r8, r0
 8002282:	e7e8      	b.n	8002256 <__sflush_r+0xde>
 8002284:	20400001 	.word	0x20400001

08002288 <_fflush_r>:
 8002288:	b538      	push	{r3, r4, r5, lr}
 800228a:	690b      	ldr	r3, [r1, #16]
 800228c:	4605      	mov	r5, r0
 800228e:	460c      	mov	r4, r1
 8002290:	b1db      	cbz	r3, 80022ca <_fflush_r+0x42>
 8002292:	b118      	cbz	r0, 800229c <_fflush_r+0x14>
 8002294:	6983      	ldr	r3, [r0, #24]
 8002296:	b90b      	cbnz	r3, 800229c <_fflush_r+0x14>
 8002298:	f000 f860 	bl	800235c <__sinit>
 800229c:	4b0c      	ldr	r3, [pc, #48]	; (80022d0 <_fflush_r+0x48>)
 800229e:	429c      	cmp	r4, r3
 80022a0:	d109      	bne.n	80022b6 <_fflush_r+0x2e>
 80022a2:	686c      	ldr	r4, [r5, #4]
 80022a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80022a8:	b17b      	cbz	r3, 80022ca <_fflush_r+0x42>
 80022aa:	4621      	mov	r1, r4
 80022ac:	4628      	mov	r0, r5
 80022ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80022b2:	f7ff bf61 	b.w	8002178 <__sflush_r>
 80022b6:	4b07      	ldr	r3, [pc, #28]	; (80022d4 <_fflush_r+0x4c>)
 80022b8:	429c      	cmp	r4, r3
 80022ba:	d101      	bne.n	80022c0 <_fflush_r+0x38>
 80022bc:	68ac      	ldr	r4, [r5, #8]
 80022be:	e7f1      	b.n	80022a4 <_fflush_r+0x1c>
 80022c0:	4b05      	ldr	r3, [pc, #20]	; (80022d8 <_fflush_r+0x50>)
 80022c2:	429c      	cmp	r4, r3
 80022c4:	bf08      	it	eq
 80022c6:	68ec      	ldreq	r4, [r5, #12]
 80022c8:	e7ec      	b.n	80022a4 <_fflush_r+0x1c>
 80022ca:	2000      	movs	r0, #0
 80022cc:	bd38      	pop	{r3, r4, r5, pc}
 80022ce:	bf00      	nop
 80022d0:	080031c8 	.word	0x080031c8
 80022d4:	080031e8 	.word	0x080031e8
 80022d8:	080031a8 	.word	0x080031a8

080022dc <_cleanup_r>:
 80022dc:	4901      	ldr	r1, [pc, #4]	; (80022e4 <_cleanup_r+0x8>)
 80022de:	f000 b8a9 	b.w	8002434 <_fwalk_reent>
 80022e2:	bf00      	nop
 80022e4:	08002289 	.word	0x08002289

080022e8 <std.isra.0>:
 80022e8:	2300      	movs	r3, #0
 80022ea:	b510      	push	{r4, lr}
 80022ec:	4604      	mov	r4, r0
 80022ee:	6003      	str	r3, [r0, #0]
 80022f0:	6043      	str	r3, [r0, #4]
 80022f2:	6083      	str	r3, [r0, #8]
 80022f4:	8181      	strh	r1, [r0, #12]
 80022f6:	6643      	str	r3, [r0, #100]	; 0x64
 80022f8:	81c2      	strh	r2, [r0, #14]
 80022fa:	6103      	str	r3, [r0, #16]
 80022fc:	6143      	str	r3, [r0, #20]
 80022fe:	6183      	str	r3, [r0, #24]
 8002300:	4619      	mov	r1, r3
 8002302:	2208      	movs	r2, #8
 8002304:	305c      	adds	r0, #92	; 0x5c
 8002306:	f7ff fdc7 	bl	8001e98 <memset>
 800230a:	4b05      	ldr	r3, [pc, #20]	; (8002320 <std.isra.0+0x38>)
 800230c:	6263      	str	r3, [r4, #36]	; 0x24
 800230e:	4b05      	ldr	r3, [pc, #20]	; (8002324 <std.isra.0+0x3c>)
 8002310:	62a3      	str	r3, [r4, #40]	; 0x28
 8002312:	4b05      	ldr	r3, [pc, #20]	; (8002328 <std.isra.0+0x40>)
 8002314:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002316:	4b05      	ldr	r3, [pc, #20]	; (800232c <std.isra.0+0x44>)
 8002318:	6224      	str	r4, [r4, #32]
 800231a:	6323      	str	r3, [r4, #48]	; 0x30
 800231c:	bd10      	pop	{r4, pc}
 800231e:	bf00      	nop
 8002320:	08002efd 	.word	0x08002efd
 8002324:	08002f1f 	.word	0x08002f1f
 8002328:	08002f57 	.word	0x08002f57
 800232c:	08002f7b 	.word	0x08002f7b

08002330 <__sfmoreglue>:
 8002330:	b570      	push	{r4, r5, r6, lr}
 8002332:	1e4a      	subs	r2, r1, #1
 8002334:	2568      	movs	r5, #104	; 0x68
 8002336:	4355      	muls	r5, r2
 8002338:	460e      	mov	r6, r1
 800233a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800233e:	f000 f949 	bl	80025d4 <_malloc_r>
 8002342:	4604      	mov	r4, r0
 8002344:	b140      	cbz	r0, 8002358 <__sfmoreglue+0x28>
 8002346:	2100      	movs	r1, #0
 8002348:	e880 0042 	stmia.w	r0, {r1, r6}
 800234c:	300c      	adds	r0, #12
 800234e:	60a0      	str	r0, [r4, #8]
 8002350:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002354:	f7ff fda0 	bl	8001e98 <memset>
 8002358:	4620      	mov	r0, r4
 800235a:	bd70      	pop	{r4, r5, r6, pc}

0800235c <__sinit>:
 800235c:	6983      	ldr	r3, [r0, #24]
 800235e:	b510      	push	{r4, lr}
 8002360:	4604      	mov	r4, r0
 8002362:	bb33      	cbnz	r3, 80023b2 <__sinit+0x56>
 8002364:	6483      	str	r3, [r0, #72]	; 0x48
 8002366:	64c3      	str	r3, [r0, #76]	; 0x4c
 8002368:	6503      	str	r3, [r0, #80]	; 0x50
 800236a:	4b12      	ldr	r3, [pc, #72]	; (80023b4 <__sinit+0x58>)
 800236c:	4a12      	ldr	r2, [pc, #72]	; (80023b8 <__sinit+0x5c>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	6282      	str	r2, [r0, #40]	; 0x28
 8002372:	4298      	cmp	r0, r3
 8002374:	bf04      	itt	eq
 8002376:	2301      	moveq	r3, #1
 8002378:	6183      	streq	r3, [r0, #24]
 800237a:	f000 f81f 	bl	80023bc <__sfp>
 800237e:	6060      	str	r0, [r4, #4]
 8002380:	4620      	mov	r0, r4
 8002382:	f000 f81b 	bl	80023bc <__sfp>
 8002386:	60a0      	str	r0, [r4, #8]
 8002388:	4620      	mov	r0, r4
 800238a:	f000 f817 	bl	80023bc <__sfp>
 800238e:	2200      	movs	r2, #0
 8002390:	60e0      	str	r0, [r4, #12]
 8002392:	2104      	movs	r1, #4
 8002394:	6860      	ldr	r0, [r4, #4]
 8002396:	f7ff ffa7 	bl	80022e8 <std.isra.0>
 800239a:	2201      	movs	r2, #1
 800239c:	2109      	movs	r1, #9
 800239e:	68a0      	ldr	r0, [r4, #8]
 80023a0:	f7ff ffa2 	bl	80022e8 <std.isra.0>
 80023a4:	2202      	movs	r2, #2
 80023a6:	2112      	movs	r1, #18
 80023a8:	68e0      	ldr	r0, [r4, #12]
 80023aa:	f7ff ff9d 	bl	80022e8 <std.isra.0>
 80023ae:	2301      	movs	r3, #1
 80023b0:	61a3      	str	r3, [r4, #24]
 80023b2:	bd10      	pop	{r4, pc}
 80023b4:	080031a4 	.word	0x080031a4
 80023b8:	080022dd 	.word	0x080022dd

080023bc <__sfp>:
 80023bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023be:	4b1c      	ldr	r3, [pc, #112]	; (8002430 <__sfp+0x74>)
 80023c0:	681e      	ldr	r6, [r3, #0]
 80023c2:	69b3      	ldr	r3, [r6, #24]
 80023c4:	4607      	mov	r7, r0
 80023c6:	b913      	cbnz	r3, 80023ce <__sfp+0x12>
 80023c8:	4630      	mov	r0, r6
 80023ca:	f7ff ffc7 	bl	800235c <__sinit>
 80023ce:	3648      	adds	r6, #72	; 0x48
 80023d0:	68b4      	ldr	r4, [r6, #8]
 80023d2:	6873      	ldr	r3, [r6, #4]
 80023d4:	3b01      	subs	r3, #1
 80023d6:	d503      	bpl.n	80023e0 <__sfp+0x24>
 80023d8:	6833      	ldr	r3, [r6, #0]
 80023da:	b133      	cbz	r3, 80023ea <__sfp+0x2e>
 80023dc:	6836      	ldr	r6, [r6, #0]
 80023de:	e7f7      	b.n	80023d0 <__sfp+0x14>
 80023e0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80023e4:	b16d      	cbz	r5, 8002402 <__sfp+0x46>
 80023e6:	3468      	adds	r4, #104	; 0x68
 80023e8:	e7f4      	b.n	80023d4 <__sfp+0x18>
 80023ea:	2104      	movs	r1, #4
 80023ec:	4638      	mov	r0, r7
 80023ee:	f7ff ff9f 	bl	8002330 <__sfmoreglue>
 80023f2:	6030      	str	r0, [r6, #0]
 80023f4:	2800      	cmp	r0, #0
 80023f6:	d1f1      	bne.n	80023dc <__sfp+0x20>
 80023f8:	230c      	movs	r3, #12
 80023fa:	603b      	str	r3, [r7, #0]
 80023fc:	4604      	mov	r4, r0
 80023fe:	4620      	mov	r0, r4
 8002400:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002402:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002406:	81e3      	strh	r3, [r4, #14]
 8002408:	2301      	movs	r3, #1
 800240a:	81a3      	strh	r3, [r4, #12]
 800240c:	6665      	str	r5, [r4, #100]	; 0x64
 800240e:	6025      	str	r5, [r4, #0]
 8002410:	60a5      	str	r5, [r4, #8]
 8002412:	6065      	str	r5, [r4, #4]
 8002414:	6125      	str	r5, [r4, #16]
 8002416:	6165      	str	r5, [r4, #20]
 8002418:	61a5      	str	r5, [r4, #24]
 800241a:	2208      	movs	r2, #8
 800241c:	4629      	mov	r1, r5
 800241e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002422:	f7ff fd39 	bl	8001e98 <memset>
 8002426:	6365      	str	r5, [r4, #52]	; 0x34
 8002428:	63a5      	str	r5, [r4, #56]	; 0x38
 800242a:	64a5      	str	r5, [r4, #72]	; 0x48
 800242c:	64e5      	str	r5, [r4, #76]	; 0x4c
 800242e:	e7e6      	b.n	80023fe <__sfp+0x42>
 8002430:	080031a4 	.word	0x080031a4

08002434 <_fwalk_reent>:
 8002434:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002438:	4680      	mov	r8, r0
 800243a:	4689      	mov	r9, r1
 800243c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002440:	2600      	movs	r6, #0
 8002442:	b914      	cbnz	r4, 800244a <_fwalk_reent+0x16>
 8002444:	4630      	mov	r0, r6
 8002446:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800244a:	68a5      	ldr	r5, [r4, #8]
 800244c:	6867      	ldr	r7, [r4, #4]
 800244e:	3f01      	subs	r7, #1
 8002450:	d501      	bpl.n	8002456 <_fwalk_reent+0x22>
 8002452:	6824      	ldr	r4, [r4, #0]
 8002454:	e7f5      	b.n	8002442 <_fwalk_reent+0xe>
 8002456:	89ab      	ldrh	r3, [r5, #12]
 8002458:	2b01      	cmp	r3, #1
 800245a:	d907      	bls.n	800246c <_fwalk_reent+0x38>
 800245c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002460:	3301      	adds	r3, #1
 8002462:	d003      	beq.n	800246c <_fwalk_reent+0x38>
 8002464:	4629      	mov	r1, r5
 8002466:	4640      	mov	r0, r8
 8002468:	47c8      	blx	r9
 800246a:	4306      	orrs	r6, r0
 800246c:	3568      	adds	r5, #104	; 0x68
 800246e:	e7ee      	b.n	800244e <_fwalk_reent+0x1a>

08002470 <__swhatbuf_r>:
 8002470:	b570      	push	{r4, r5, r6, lr}
 8002472:	460e      	mov	r6, r1
 8002474:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002478:	2900      	cmp	r1, #0
 800247a:	b090      	sub	sp, #64	; 0x40
 800247c:	4614      	mov	r4, r2
 800247e:	461d      	mov	r5, r3
 8002480:	da07      	bge.n	8002492 <__swhatbuf_r+0x22>
 8002482:	2300      	movs	r3, #0
 8002484:	602b      	str	r3, [r5, #0]
 8002486:	89b3      	ldrh	r3, [r6, #12]
 8002488:	061a      	lsls	r2, r3, #24
 800248a:	d410      	bmi.n	80024ae <__swhatbuf_r+0x3e>
 800248c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002490:	e00e      	b.n	80024b0 <__swhatbuf_r+0x40>
 8002492:	aa01      	add	r2, sp, #4
 8002494:	f000 fd98 	bl	8002fc8 <_fstat_r>
 8002498:	2800      	cmp	r0, #0
 800249a:	dbf2      	blt.n	8002482 <__swhatbuf_r+0x12>
 800249c:	9a02      	ldr	r2, [sp, #8]
 800249e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80024a2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80024a6:	425a      	negs	r2, r3
 80024a8:	415a      	adcs	r2, r3
 80024aa:	602a      	str	r2, [r5, #0]
 80024ac:	e7ee      	b.n	800248c <__swhatbuf_r+0x1c>
 80024ae:	2340      	movs	r3, #64	; 0x40
 80024b0:	2000      	movs	r0, #0
 80024b2:	6023      	str	r3, [r4, #0]
 80024b4:	b010      	add	sp, #64	; 0x40
 80024b6:	bd70      	pop	{r4, r5, r6, pc}

080024b8 <__smakebuf_r>:
 80024b8:	898b      	ldrh	r3, [r1, #12]
 80024ba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80024bc:	079d      	lsls	r5, r3, #30
 80024be:	4606      	mov	r6, r0
 80024c0:	460c      	mov	r4, r1
 80024c2:	d507      	bpl.n	80024d4 <__smakebuf_r+0x1c>
 80024c4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80024c8:	6023      	str	r3, [r4, #0]
 80024ca:	6123      	str	r3, [r4, #16]
 80024cc:	2301      	movs	r3, #1
 80024ce:	6163      	str	r3, [r4, #20]
 80024d0:	b002      	add	sp, #8
 80024d2:	bd70      	pop	{r4, r5, r6, pc}
 80024d4:	ab01      	add	r3, sp, #4
 80024d6:	466a      	mov	r2, sp
 80024d8:	f7ff ffca 	bl	8002470 <__swhatbuf_r>
 80024dc:	9900      	ldr	r1, [sp, #0]
 80024de:	4605      	mov	r5, r0
 80024e0:	4630      	mov	r0, r6
 80024e2:	f000 f877 	bl	80025d4 <_malloc_r>
 80024e6:	b948      	cbnz	r0, 80024fc <__smakebuf_r+0x44>
 80024e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80024ec:	059a      	lsls	r2, r3, #22
 80024ee:	d4ef      	bmi.n	80024d0 <__smakebuf_r+0x18>
 80024f0:	f023 0303 	bic.w	r3, r3, #3
 80024f4:	f043 0302 	orr.w	r3, r3, #2
 80024f8:	81a3      	strh	r3, [r4, #12]
 80024fa:	e7e3      	b.n	80024c4 <__smakebuf_r+0xc>
 80024fc:	4b0d      	ldr	r3, [pc, #52]	; (8002534 <__smakebuf_r+0x7c>)
 80024fe:	62b3      	str	r3, [r6, #40]	; 0x28
 8002500:	89a3      	ldrh	r3, [r4, #12]
 8002502:	6020      	str	r0, [r4, #0]
 8002504:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002508:	81a3      	strh	r3, [r4, #12]
 800250a:	9b00      	ldr	r3, [sp, #0]
 800250c:	6163      	str	r3, [r4, #20]
 800250e:	9b01      	ldr	r3, [sp, #4]
 8002510:	6120      	str	r0, [r4, #16]
 8002512:	b15b      	cbz	r3, 800252c <__smakebuf_r+0x74>
 8002514:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002518:	4630      	mov	r0, r6
 800251a:	f000 fd67 	bl	8002fec <_isatty_r>
 800251e:	b128      	cbz	r0, 800252c <__smakebuf_r+0x74>
 8002520:	89a3      	ldrh	r3, [r4, #12]
 8002522:	f023 0303 	bic.w	r3, r3, #3
 8002526:	f043 0301 	orr.w	r3, r3, #1
 800252a:	81a3      	strh	r3, [r4, #12]
 800252c:	89a3      	ldrh	r3, [r4, #12]
 800252e:	431d      	orrs	r5, r3
 8002530:	81a5      	strh	r5, [r4, #12]
 8002532:	e7cd      	b.n	80024d0 <__smakebuf_r+0x18>
 8002534:	080022dd 	.word	0x080022dd

08002538 <_free_r>:
 8002538:	b538      	push	{r3, r4, r5, lr}
 800253a:	4605      	mov	r5, r0
 800253c:	2900      	cmp	r1, #0
 800253e:	d045      	beq.n	80025cc <_free_r+0x94>
 8002540:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002544:	1f0c      	subs	r4, r1, #4
 8002546:	2b00      	cmp	r3, #0
 8002548:	bfb8      	it	lt
 800254a:	18e4      	addlt	r4, r4, r3
 800254c:	f000 fd95 	bl	800307a <__malloc_lock>
 8002550:	4a1f      	ldr	r2, [pc, #124]	; (80025d0 <_free_r+0x98>)
 8002552:	6813      	ldr	r3, [r2, #0]
 8002554:	4610      	mov	r0, r2
 8002556:	b933      	cbnz	r3, 8002566 <_free_r+0x2e>
 8002558:	6063      	str	r3, [r4, #4]
 800255a:	6014      	str	r4, [r2, #0]
 800255c:	4628      	mov	r0, r5
 800255e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002562:	f000 bd8b 	b.w	800307c <__malloc_unlock>
 8002566:	42a3      	cmp	r3, r4
 8002568:	d90c      	bls.n	8002584 <_free_r+0x4c>
 800256a:	6821      	ldr	r1, [r4, #0]
 800256c:	1862      	adds	r2, r4, r1
 800256e:	4293      	cmp	r3, r2
 8002570:	bf04      	itt	eq
 8002572:	681a      	ldreq	r2, [r3, #0]
 8002574:	685b      	ldreq	r3, [r3, #4]
 8002576:	6063      	str	r3, [r4, #4]
 8002578:	bf04      	itt	eq
 800257a:	1852      	addeq	r2, r2, r1
 800257c:	6022      	streq	r2, [r4, #0]
 800257e:	6004      	str	r4, [r0, #0]
 8002580:	e7ec      	b.n	800255c <_free_r+0x24>
 8002582:	4613      	mov	r3, r2
 8002584:	685a      	ldr	r2, [r3, #4]
 8002586:	b10a      	cbz	r2, 800258c <_free_r+0x54>
 8002588:	42a2      	cmp	r2, r4
 800258a:	d9fa      	bls.n	8002582 <_free_r+0x4a>
 800258c:	6819      	ldr	r1, [r3, #0]
 800258e:	1858      	adds	r0, r3, r1
 8002590:	42a0      	cmp	r0, r4
 8002592:	d10b      	bne.n	80025ac <_free_r+0x74>
 8002594:	6820      	ldr	r0, [r4, #0]
 8002596:	4401      	add	r1, r0
 8002598:	1858      	adds	r0, r3, r1
 800259a:	4282      	cmp	r2, r0
 800259c:	6019      	str	r1, [r3, #0]
 800259e:	d1dd      	bne.n	800255c <_free_r+0x24>
 80025a0:	6810      	ldr	r0, [r2, #0]
 80025a2:	6852      	ldr	r2, [r2, #4]
 80025a4:	605a      	str	r2, [r3, #4]
 80025a6:	4401      	add	r1, r0
 80025a8:	6019      	str	r1, [r3, #0]
 80025aa:	e7d7      	b.n	800255c <_free_r+0x24>
 80025ac:	d902      	bls.n	80025b4 <_free_r+0x7c>
 80025ae:	230c      	movs	r3, #12
 80025b0:	602b      	str	r3, [r5, #0]
 80025b2:	e7d3      	b.n	800255c <_free_r+0x24>
 80025b4:	6820      	ldr	r0, [r4, #0]
 80025b6:	1821      	adds	r1, r4, r0
 80025b8:	428a      	cmp	r2, r1
 80025ba:	bf04      	itt	eq
 80025bc:	6811      	ldreq	r1, [r2, #0]
 80025be:	6852      	ldreq	r2, [r2, #4]
 80025c0:	6062      	str	r2, [r4, #4]
 80025c2:	bf04      	itt	eq
 80025c4:	1809      	addeq	r1, r1, r0
 80025c6:	6021      	streq	r1, [r4, #0]
 80025c8:	605c      	str	r4, [r3, #4]
 80025ca:	e7c7      	b.n	800255c <_free_r+0x24>
 80025cc:	bd38      	pop	{r3, r4, r5, pc}
 80025ce:	bf00      	nop
 80025d0:	20000094 	.word	0x20000094

080025d4 <_malloc_r>:
 80025d4:	b570      	push	{r4, r5, r6, lr}
 80025d6:	1ccd      	adds	r5, r1, #3
 80025d8:	f025 0503 	bic.w	r5, r5, #3
 80025dc:	3508      	adds	r5, #8
 80025de:	2d0c      	cmp	r5, #12
 80025e0:	bf38      	it	cc
 80025e2:	250c      	movcc	r5, #12
 80025e4:	2d00      	cmp	r5, #0
 80025e6:	4606      	mov	r6, r0
 80025e8:	db01      	blt.n	80025ee <_malloc_r+0x1a>
 80025ea:	42a9      	cmp	r1, r5
 80025ec:	d903      	bls.n	80025f6 <_malloc_r+0x22>
 80025ee:	230c      	movs	r3, #12
 80025f0:	6033      	str	r3, [r6, #0]
 80025f2:	2000      	movs	r0, #0
 80025f4:	bd70      	pop	{r4, r5, r6, pc}
 80025f6:	f000 fd40 	bl	800307a <__malloc_lock>
 80025fa:	4a23      	ldr	r2, [pc, #140]	; (8002688 <_malloc_r+0xb4>)
 80025fc:	6814      	ldr	r4, [r2, #0]
 80025fe:	4621      	mov	r1, r4
 8002600:	b991      	cbnz	r1, 8002628 <_malloc_r+0x54>
 8002602:	4c22      	ldr	r4, [pc, #136]	; (800268c <_malloc_r+0xb8>)
 8002604:	6823      	ldr	r3, [r4, #0]
 8002606:	b91b      	cbnz	r3, 8002610 <_malloc_r+0x3c>
 8002608:	4630      	mov	r0, r6
 800260a:	f000 fc67 	bl	8002edc <_sbrk_r>
 800260e:	6020      	str	r0, [r4, #0]
 8002610:	4629      	mov	r1, r5
 8002612:	4630      	mov	r0, r6
 8002614:	f000 fc62 	bl	8002edc <_sbrk_r>
 8002618:	1c43      	adds	r3, r0, #1
 800261a:	d126      	bne.n	800266a <_malloc_r+0x96>
 800261c:	230c      	movs	r3, #12
 800261e:	6033      	str	r3, [r6, #0]
 8002620:	4630      	mov	r0, r6
 8002622:	f000 fd2b 	bl	800307c <__malloc_unlock>
 8002626:	e7e4      	b.n	80025f2 <_malloc_r+0x1e>
 8002628:	680b      	ldr	r3, [r1, #0]
 800262a:	1b5b      	subs	r3, r3, r5
 800262c:	d41a      	bmi.n	8002664 <_malloc_r+0x90>
 800262e:	2b0b      	cmp	r3, #11
 8002630:	d90f      	bls.n	8002652 <_malloc_r+0x7e>
 8002632:	600b      	str	r3, [r1, #0]
 8002634:	50cd      	str	r5, [r1, r3]
 8002636:	18cc      	adds	r4, r1, r3
 8002638:	4630      	mov	r0, r6
 800263a:	f000 fd1f 	bl	800307c <__malloc_unlock>
 800263e:	f104 000b 	add.w	r0, r4, #11
 8002642:	1d23      	adds	r3, r4, #4
 8002644:	f020 0007 	bic.w	r0, r0, #7
 8002648:	1ac3      	subs	r3, r0, r3
 800264a:	d01b      	beq.n	8002684 <_malloc_r+0xb0>
 800264c:	425a      	negs	r2, r3
 800264e:	50e2      	str	r2, [r4, r3]
 8002650:	bd70      	pop	{r4, r5, r6, pc}
 8002652:	428c      	cmp	r4, r1
 8002654:	bf0d      	iteet	eq
 8002656:	6863      	ldreq	r3, [r4, #4]
 8002658:	684b      	ldrne	r3, [r1, #4]
 800265a:	6063      	strne	r3, [r4, #4]
 800265c:	6013      	streq	r3, [r2, #0]
 800265e:	bf18      	it	ne
 8002660:	460c      	movne	r4, r1
 8002662:	e7e9      	b.n	8002638 <_malloc_r+0x64>
 8002664:	460c      	mov	r4, r1
 8002666:	6849      	ldr	r1, [r1, #4]
 8002668:	e7ca      	b.n	8002600 <_malloc_r+0x2c>
 800266a:	1cc4      	adds	r4, r0, #3
 800266c:	f024 0403 	bic.w	r4, r4, #3
 8002670:	42a0      	cmp	r0, r4
 8002672:	d005      	beq.n	8002680 <_malloc_r+0xac>
 8002674:	1a21      	subs	r1, r4, r0
 8002676:	4630      	mov	r0, r6
 8002678:	f000 fc30 	bl	8002edc <_sbrk_r>
 800267c:	3001      	adds	r0, #1
 800267e:	d0cd      	beq.n	800261c <_malloc_r+0x48>
 8002680:	6025      	str	r5, [r4, #0]
 8002682:	e7d9      	b.n	8002638 <_malloc_r+0x64>
 8002684:	bd70      	pop	{r4, r5, r6, pc}
 8002686:	bf00      	nop
 8002688:	20000094 	.word	0x20000094
 800268c:	20000098 	.word	0x20000098

08002690 <__ssputs_r>:
 8002690:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002694:	688e      	ldr	r6, [r1, #8]
 8002696:	429e      	cmp	r6, r3
 8002698:	4682      	mov	sl, r0
 800269a:	460c      	mov	r4, r1
 800269c:	4691      	mov	r9, r2
 800269e:	4698      	mov	r8, r3
 80026a0:	d835      	bhi.n	800270e <__ssputs_r+0x7e>
 80026a2:	898a      	ldrh	r2, [r1, #12]
 80026a4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80026a8:	d031      	beq.n	800270e <__ssputs_r+0x7e>
 80026aa:	6825      	ldr	r5, [r4, #0]
 80026ac:	6909      	ldr	r1, [r1, #16]
 80026ae:	1a6f      	subs	r7, r5, r1
 80026b0:	6965      	ldr	r5, [r4, #20]
 80026b2:	2302      	movs	r3, #2
 80026b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80026b8:	fb95 f5f3 	sdiv	r5, r5, r3
 80026bc:	f108 0301 	add.w	r3, r8, #1
 80026c0:	443b      	add	r3, r7
 80026c2:	429d      	cmp	r5, r3
 80026c4:	bf38      	it	cc
 80026c6:	461d      	movcc	r5, r3
 80026c8:	0553      	lsls	r3, r2, #21
 80026ca:	d531      	bpl.n	8002730 <__ssputs_r+0xa0>
 80026cc:	4629      	mov	r1, r5
 80026ce:	f7ff ff81 	bl	80025d4 <_malloc_r>
 80026d2:	4606      	mov	r6, r0
 80026d4:	b950      	cbnz	r0, 80026ec <__ssputs_r+0x5c>
 80026d6:	230c      	movs	r3, #12
 80026d8:	f8ca 3000 	str.w	r3, [sl]
 80026dc:	89a3      	ldrh	r3, [r4, #12]
 80026de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026e2:	81a3      	strh	r3, [r4, #12]
 80026e4:	f04f 30ff 	mov.w	r0, #4294967295
 80026e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80026ec:	463a      	mov	r2, r7
 80026ee:	6921      	ldr	r1, [r4, #16]
 80026f0:	f000 fc9e 	bl	8003030 <memcpy>
 80026f4:	89a3      	ldrh	r3, [r4, #12]
 80026f6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80026fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80026fe:	81a3      	strh	r3, [r4, #12]
 8002700:	6126      	str	r6, [r4, #16]
 8002702:	6165      	str	r5, [r4, #20]
 8002704:	443e      	add	r6, r7
 8002706:	1bed      	subs	r5, r5, r7
 8002708:	6026      	str	r6, [r4, #0]
 800270a:	60a5      	str	r5, [r4, #8]
 800270c:	4646      	mov	r6, r8
 800270e:	4546      	cmp	r6, r8
 8002710:	bf28      	it	cs
 8002712:	4646      	movcs	r6, r8
 8002714:	4632      	mov	r2, r6
 8002716:	4649      	mov	r1, r9
 8002718:	6820      	ldr	r0, [r4, #0]
 800271a:	f000 fc94 	bl	8003046 <memmove>
 800271e:	68a3      	ldr	r3, [r4, #8]
 8002720:	1b9b      	subs	r3, r3, r6
 8002722:	60a3      	str	r3, [r4, #8]
 8002724:	6823      	ldr	r3, [r4, #0]
 8002726:	441e      	add	r6, r3
 8002728:	6026      	str	r6, [r4, #0]
 800272a:	2000      	movs	r0, #0
 800272c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002730:	462a      	mov	r2, r5
 8002732:	f000 fca4 	bl	800307e <_realloc_r>
 8002736:	4606      	mov	r6, r0
 8002738:	2800      	cmp	r0, #0
 800273a:	d1e1      	bne.n	8002700 <__ssputs_r+0x70>
 800273c:	6921      	ldr	r1, [r4, #16]
 800273e:	4650      	mov	r0, sl
 8002740:	f7ff fefa 	bl	8002538 <_free_r>
 8002744:	e7c7      	b.n	80026d6 <__ssputs_r+0x46>
	...

08002748 <_svfiprintf_r>:
 8002748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800274c:	b09d      	sub	sp, #116	; 0x74
 800274e:	4680      	mov	r8, r0
 8002750:	9303      	str	r3, [sp, #12]
 8002752:	898b      	ldrh	r3, [r1, #12]
 8002754:	061c      	lsls	r4, r3, #24
 8002756:	460d      	mov	r5, r1
 8002758:	4616      	mov	r6, r2
 800275a:	d50f      	bpl.n	800277c <_svfiprintf_r+0x34>
 800275c:	690b      	ldr	r3, [r1, #16]
 800275e:	b96b      	cbnz	r3, 800277c <_svfiprintf_r+0x34>
 8002760:	2140      	movs	r1, #64	; 0x40
 8002762:	f7ff ff37 	bl	80025d4 <_malloc_r>
 8002766:	6028      	str	r0, [r5, #0]
 8002768:	6128      	str	r0, [r5, #16]
 800276a:	b928      	cbnz	r0, 8002778 <_svfiprintf_r+0x30>
 800276c:	230c      	movs	r3, #12
 800276e:	f8c8 3000 	str.w	r3, [r8]
 8002772:	f04f 30ff 	mov.w	r0, #4294967295
 8002776:	e0c5      	b.n	8002904 <_svfiprintf_r+0x1bc>
 8002778:	2340      	movs	r3, #64	; 0x40
 800277a:	616b      	str	r3, [r5, #20]
 800277c:	2300      	movs	r3, #0
 800277e:	9309      	str	r3, [sp, #36]	; 0x24
 8002780:	2320      	movs	r3, #32
 8002782:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002786:	2330      	movs	r3, #48	; 0x30
 8002788:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800278c:	f04f 0b01 	mov.w	fp, #1
 8002790:	4637      	mov	r7, r6
 8002792:	463c      	mov	r4, r7
 8002794:	f814 3b01 	ldrb.w	r3, [r4], #1
 8002798:	2b00      	cmp	r3, #0
 800279a:	d13c      	bne.n	8002816 <_svfiprintf_r+0xce>
 800279c:	ebb7 0a06 	subs.w	sl, r7, r6
 80027a0:	d00b      	beq.n	80027ba <_svfiprintf_r+0x72>
 80027a2:	4653      	mov	r3, sl
 80027a4:	4632      	mov	r2, r6
 80027a6:	4629      	mov	r1, r5
 80027a8:	4640      	mov	r0, r8
 80027aa:	f7ff ff71 	bl	8002690 <__ssputs_r>
 80027ae:	3001      	adds	r0, #1
 80027b0:	f000 80a3 	beq.w	80028fa <_svfiprintf_r+0x1b2>
 80027b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80027b6:	4453      	add	r3, sl
 80027b8:	9309      	str	r3, [sp, #36]	; 0x24
 80027ba:	783b      	ldrb	r3, [r7, #0]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	f000 809c 	beq.w	80028fa <_svfiprintf_r+0x1b2>
 80027c2:	2300      	movs	r3, #0
 80027c4:	f04f 32ff 	mov.w	r2, #4294967295
 80027c8:	9304      	str	r3, [sp, #16]
 80027ca:	9307      	str	r3, [sp, #28]
 80027cc:	9205      	str	r2, [sp, #20]
 80027ce:	9306      	str	r3, [sp, #24]
 80027d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80027d4:	931a      	str	r3, [sp, #104]	; 0x68
 80027d6:	2205      	movs	r2, #5
 80027d8:	7821      	ldrb	r1, [r4, #0]
 80027da:	4850      	ldr	r0, [pc, #320]	; (800291c <_svfiprintf_r+0x1d4>)
 80027dc:	f7fd fd08 	bl	80001f0 <memchr>
 80027e0:	1c67      	adds	r7, r4, #1
 80027e2:	9b04      	ldr	r3, [sp, #16]
 80027e4:	b9d8      	cbnz	r0, 800281e <_svfiprintf_r+0xd6>
 80027e6:	06d9      	lsls	r1, r3, #27
 80027e8:	bf44      	itt	mi
 80027ea:	2220      	movmi	r2, #32
 80027ec:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80027f0:	071a      	lsls	r2, r3, #28
 80027f2:	bf44      	itt	mi
 80027f4:	222b      	movmi	r2, #43	; 0x2b
 80027f6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80027fa:	7822      	ldrb	r2, [r4, #0]
 80027fc:	2a2a      	cmp	r2, #42	; 0x2a
 80027fe:	d016      	beq.n	800282e <_svfiprintf_r+0xe6>
 8002800:	9a07      	ldr	r2, [sp, #28]
 8002802:	2100      	movs	r1, #0
 8002804:	200a      	movs	r0, #10
 8002806:	4627      	mov	r7, r4
 8002808:	3401      	adds	r4, #1
 800280a:	783b      	ldrb	r3, [r7, #0]
 800280c:	3b30      	subs	r3, #48	; 0x30
 800280e:	2b09      	cmp	r3, #9
 8002810:	d951      	bls.n	80028b6 <_svfiprintf_r+0x16e>
 8002812:	b1c9      	cbz	r1, 8002848 <_svfiprintf_r+0x100>
 8002814:	e011      	b.n	800283a <_svfiprintf_r+0xf2>
 8002816:	2b25      	cmp	r3, #37	; 0x25
 8002818:	d0c0      	beq.n	800279c <_svfiprintf_r+0x54>
 800281a:	4627      	mov	r7, r4
 800281c:	e7b9      	b.n	8002792 <_svfiprintf_r+0x4a>
 800281e:	4a3f      	ldr	r2, [pc, #252]	; (800291c <_svfiprintf_r+0x1d4>)
 8002820:	1a80      	subs	r0, r0, r2
 8002822:	fa0b f000 	lsl.w	r0, fp, r0
 8002826:	4318      	orrs	r0, r3
 8002828:	9004      	str	r0, [sp, #16]
 800282a:	463c      	mov	r4, r7
 800282c:	e7d3      	b.n	80027d6 <_svfiprintf_r+0x8e>
 800282e:	9a03      	ldr	r2, [sp, #12]
 8002830:	1d11      	adds	r1, r2, #4
 8002832:	6812      	ldr	r2, [r2, #0]
 8002834:	9103      	str	r1, [sp, #12]
 8002836:	2a00      	cmp	r2, #0
 8002838:	db01      	blt.n	800283e <_svfiprintf_r+0xf6>
 800283a:	9207      	str	r2, [sp, #28]
 800283c:	e004      	b.n	8002848 <_svfiprintf_r+0x100>
 800283e:	4252      	negs	r2, r2
 8002840:	f043 0302 	orr.w	r3, r3, #2
 8002844:	9207      	str	r2, [sp, #28]
 8002846:	9304      	str	r3, [sp, #16]
 8002848:	783b      	ldrb	r3, [r7, #0]
 800284a:	2b2e      	cmp	r3, #46	; 0x2e
 800284c:	d10e      	bne.n	800286c <_svfiprintf_r+0x124>
 800284e:	787b      	ldrb	r3, [r7, #1]
 8002850:	2b2a      	cmp	r3, #42	; 0x2a
 8002852:	f107 0101 	add.w	r1, r7, #1
 8002856:	d132      	bne.n	80028be <_svfiprintf_r+0x176>
 8002858:	9b03      	ldr	r3, [sp, #12]
 800285a:	1d1a      	adds	r2, r3, #4
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	9203      	str	r2, [sp, #12]
 8002860:	2b00      	cmp	r3, #0
 8002862:	bfb8      	it	lt
 8002864:	f04f 33ff 	movlt.w	r3, #4294967295
 8002868:	3702      	adds	r7, #2
 800286a:	9305      	str	r3, [sp, #20]
 800286c:	4c2c      	ldr	r4, [pc, #176]	; (8002920 <_svfiprintf_r+0x1d8>)
 800286e:	7839      	ldrb	r1, [r7, #0]
 8002870:	2203      	movs	r2, #3
 8002872:	4620      	mov	r0, r4
 8002874:	f7fd fcbc 	bl	80001f0 <memchr>
 8002878:	b138      	cbz	r0, 800288a <_svfiprintf_r+0x142>
 800287a:	2340      	movs	r3, #64	; 0x40
 800287c:	1b00      	subs	r0, r0, r4
 800287e:	fa03 f000 	lsl.w	r0, r3, r0
 8002882:	9b04      	ldr	r3, [sp, #16]
 8002884:	4303      	orrs	r3, r0
 8002886:	9304      	str	r3, [sp, #16]
 8002888:	3701      	adds	r7, #1
 800288a:	7839      	ldrb	r1, [r7, #0]
 800288c:	4825      	ldr	r0, [pc, #148]	; (8002924 <_svfiprintf_r+0x1dc>)
 800288e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002892:	2206      	movs	r2, #6
 8002894:	1c7e      	adds	r6, r7, #1
 8002896:	f7fd fcab 	bl	80001f0 <memchr>
 800289a:	2800      	cmp	r0, #0
 800289c:	d035      	beq.n	800290a <_svfiprintf_r+0x1c2>
 800289e:	4b22      	ldr	r3, [pc, #136]	; (8002928 <_svfiprintf_r+0x1e0>)
 80028a0:	b9fb      	cbnz	r3, 80028e2 <_svfiprintf_r+0x19a>
 80028a2:	9b03      	ldr	r3, [sp, #12]
 80028a4:	3307      	adds	r3, #7
 80028a6:	f023 0307 	bic.w	r3, r3, #7
 80028aa:	3308      	adds	r3, #8
 80028ac:	9303      	str	r3, [sp, #12]
 80028ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80028b0:	444b      	add	r3, r9
 80028b2:	9309      	str	r3, [sp, #36]	; 0x24
 80028b4:	e76c      	b.n	8002790 <_svfiprintf_r+0x48>
 80028b6:	fb00 3202 	mla	r2, r0, r2, r3
 80028ba:	2101      	movs	r1, #1
 80028bc:	e7a3      	b.n	8002806 <_svfiprintf_r+0xbe>
 80028be:	2300      	movs	r3, #0
 80028c0:	9305      	str	r3, [sp, #20]
 80028c2:	4618      	mov	r0, r3
 80028c4:	240a      	movs	r4, #10
 80028c6:	460f      	mov	r7, r1
 80028c8:	3101      	adds	r1, #1
 80028ca:	783a      	ldrb	r2, [r7, #0]
 80028cc:	3a30      	subs	r2, #48	; 0x30
 80028ce:	2a09      	cmp	r2, #9
 80028d0:	d903      	bls.n	80028da <_svfiprintf_r+0x192>
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d0ca      	beq.n	800286c <_svfiprintf_r+0x124>
 80028d6:	9005      	str	r0, [sp, #20]
 80028d8:	e7c8      	b.n	800286c <_svfiprintf_r+0x124>
 80028da:	fb04 2000 	mla	r0, r4, r0, r2
 80028de:	2301      	movs	r3, #1
 80028e0:	e7f1      	b.n	80028c6 <_svfiprintf_r+0x17e>
 80028e2:	ab03      	add	r3, sp, #12
 80028e4:	9300      	str	r3, [sp, #0]
 80028e6:	462a      	mov	r2, r5
 80028e8:	4b10      	ldr	r3, [pc, #64]	; (800292c <_svfiprintf_r+0x1e4>)
 80028ea:	a904      	add	r1, sp, #16
 80028ec:	4640      	mov	r0, r8
 80028ee:	f3af 8000 	nop.w
 80028f2:	f1b0 3fff 	cmp.w	r0, #4294967295
 80028f6:	4681      	mov	r9, r0
 80028f8:	d1d9      	bne.n	80028ae <_svfiprintf_r+0x166>
 80028fa:	89ab      	ldrh	r3, [r5, #12]
 80028fc:	065b      	lsls	r3, r3, #25
 80028fe:	f53f af38 	bmi.w	8002772 <_svfiprintf_r+0x2a>
 8002902:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002904:	b01d      	add	sp, #116	; 0x74
 8002906:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800290a:	ab03      	add	r3, sp, #12
 800290c:	9300      	str	r3, [sp, #0]
 800290e:	462a      	mov	r2, r5
 8002910:	4b06      	ldr	r3, [pc, #24]	; (800292c <_svfiprintf_r+0x1e4>)
 8002912:	a904      	add	r1, sp, #16
 8002914:	4640      	mov	r0, r8
 8002916:	f000 f9c1 	bl	8002c9c <_printf_i>
 800291a:	e7ea      	b.n	80028f2 <_svfiprintf_r+0x1aa>
 800291c:	08003208 	.word	0x08003208
 8002920:	0800320e 	.word	0x0800320e
 8002924:	08003212 	.word	0x08003212
 8002928:	00000000 	.word	0x00000000
 800292c:	08002691 	.word	0x08002691

08002930 <__sfputc_r>:
 8002930:	6893      	ldr	r3, [r2, #8]
 8002932:	3b01      	subs	r3, #1
 8002934:	2b00      	cmp	r3, #0
 8002936:	b410      	push	{r4}
 8002938:	6093      	str	r3, [r2, #8]
 800293a:	da09      	bge.n	8002950 <__sfputc_r+0x20>
 800293c:	6994      	ldr	r4, [r2, #24]
 800293e:	42a3      	cmp	r3, r4
 8002940:	db02      	blt.n	8002948 <__sfputc_r+0x18>
 8002942:	b2cb      	uxtb	r3, r1
 8002944:	2b0a      	cmp	r3, #10
 8002946:	d103      	bne.n	8002950 <__sfputc_r+0x20>
 8002948:	f85d 4b04 	ldr.w	r4, [sp], #4
 800294c:	f7ff bb54 	b.w	8001ff8 <__swbuf_r>
 8002950:	6813      	ldr	r3, [r2, #0]
 8002952:	1c58      	adds	r0, r3, #1
 8002954:	6010      	str	r0, [r2, #0]
 8002956:	7019      	strb	r1, [r3, #0]
 8002958:	b2c8      	uxtb	r0, r1
 800295a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800295e:	4770      	bx	lr

08002960 <__sfputs_r>:
 8002960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002962:	4606      	mov	r6, r0
 8002964:	460f      	mov	r7, r1
 8002966:	4614      	mov	r4, r2
 8002968:	18d5      	adds	r5, r2, r3
 800296a:	42ac      	cmp	r4, r5
 800296c:	d101      	bne.n	8002972 <__sfputs_r+0x12>
 800296e:	2000      	movs	r0, #0
 8002970:	e007      	b.n	8002982 <__sfputs_r+0x22>
 8002972:	463a      	mov	r2, r7
 8002974:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002978:	4630      	mov	r0, r6
 800297a:	f7ff ffd9 	bl	8002930 <__sfputc_r>
 800297e:	1c43      	adds	r3, r0, #1
 8002980:	d1f3      	bne.n	800296a <__sfputs_r+0xa>
 8002982:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002984 <_vfiprintf_r>:
 8002984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002988:	b09d      	sub	sp, #116	; 0x74
 800298a:	460c      	mov	r4, r1
 800298c:	4617      	mov	r7, r2
 800298e:	9303      	str	r3, [sp, #12]
 8002990:	4606      	mov	r6, r0
 8002992:	b118      	cbz	r0, 800299c <_vfiprintf_r+0x18>
 8002994:	6983      	ldr	r3, [r0, #24]
 8002996:	b90b      	cbnz	r3, 800299c <_vfiprintf_r+0x18>
 8002998:	f7ff fce0 	bl	800235c <__sinit>
 800299c:	4b7c      	ldr	r3, [pc, #496]	; (8002b90 <_vfiprintf_r+0x20c>)
 800299e:	429c      	cmp	r4, r3
 80029a0:	d157      	bne.n	8002a52 <_vfiprintf_r+0xce>
 80029a2:	6874      	ldr	r4, [r6, #4]
 80029a4:	89a3      	ldrh	r3, [r4, #12]
 80029a6:	0718      	lsls	r0, r3, #28
 80029a8:	d55d      	bpl.n	8002a66 <_vfiprintf_r+0xe2>
 80029aa:	6923      	ldr	r3, [r4, #16]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d05a      	beq.n	8002a66 <_vfiprintf_r+0xe2>
 80029b0:	2300      	movs	r3, #0
 80029b2:	9309      	str	r3, [sp, #36]	; 0x24
 80029b4:	2320      	movs	r3, #32
 80029b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80029ba:	2330      	movs	r3, #48	; 0x30
 80029bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80029c0:	f04f 0b01 	mov.w	fp, #1
 80029c4:	46b8      	mov	r8, r7
 80029c6:	4645      	mov	r5, r8
 80029c8:	f815 3b01 	ldrb.w	r3, [r5], #1
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d155      	bne.n	8002a7c <_vfiprintf_r+0xf8>
 80029d0:	ebb8 0a07 	subs.w	sl, r8, r7
 80029d4:	d00b      	beq.n	80029ee <_vfiprintf_r+0x6a>
 80029d6:	4653      	mov	r3, sl
 80029d8:	463a      	mov	r2, r7
 80029da:	4621      	mov	r1, r4
 80029dc:	4630      	mov	r0, r6
 80029de:	f7ff ffbf 	bl	8002960 <__sfputs_r>
 80029e2:	3001      	adds	r0, #1
 80029e4:	f000 80c4 	beq.w	8002b70 <_vfiprintf_r+0x1ec>
 80029e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80029ea:	4453      	add	r3, sl
 80029ec:	9309      	str	r3, [sp, #36]	; 0x24
 80029ee:	f898 3000 	ldrb.w	r3, [r8]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	f000 80bc 	beq.w	8002b70 <_vfiprintf_r+0x1ec>
 80029f8:	2300      	movs	r3, #0
 80029fa:	f04f 32ff 	mov.w	r2, #4294967295
 80029fe:	9304      	str	r3, [sp, #16]
 8002a00:	9307      	str	r3, [sp, #28]
 8002a02:	9205      	str	r2, [sp, #20]
 8002a04:	9306      	str	r3, [sp, #24]
 8002a06:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002a0a:	931a      	str	r3, [sp, #104]	; 0x68
 8002a0c:	2205      	movs	r2, #5
 8002a0e:	7829      	ldrb	r1, [r5, #0]
 8002a10:	4860      	ldr	r0, [pc, #384]	; (8002b94 <_vfiprintf_r+0x210>)
 8002a12:	f7fd fbed 	bl	80001f0 <memchr>
 8002a16:	f105 0801 	add.w	r8, r5, #1
 8002a1a:	9b04      	ldr	r3, [sp, #16]
 8002a1c:	2800      	cmp	r0, #0
 8002a1e:	d131      	bne.n	8002a84 <_vfiprintf_r+0x100>
 8002a20:	06d9      	lsls	r1, r3, #27
 8002a22:	bf44      	itt	mi
 8002a24:	2220      	movmi	r2, #32
 8002a26:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002a2a:	071a      	lsls	r2, r3, #28
 8002a2c:	bf44      	itt	mi
 8002a2e:	222b      	movmi	r2, #43	; 0x2b
 8002a30:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002a34:	782a      	ldrb	r2, [r5, #0]
 8002a36:	2a2a      	cmp	r2, #42	; 0x2a
 8002a38:	d02c      	beq.n	8002a94 <_vfiprintf_r+0x110>
 8002a3a:	9a07      	ldr	r2, [sp, #28]
 8002a3c:	2100      	movs	r1, #0
 8002a3e:	200a      	movs	r0, #10
 8002a40:	46a8      	mov	r8, r5
 8002a42:	3501      	adds	r5, #1
 8002a44:	f898 3000 	ldrb.w	r3, [r8]
 8002a48:	3b30      	subs	r3, #48	; 0x30
 8002a4a:	2b09      	cmp	r3, #9
 8002a4c:	d96d      	bls.n	8002b2a <_vfiprintf_r+0x1a6>
 8002a4e:	b371      	cbz	r1, 8002aae <_vfiprintf_r+0x12a>
 8002a50:	e026      	b.n	8002aa0 <_vfiprintf_r+0x11c>
 8002a52:	4b51      	ldr	r3, [pc, #324]	; (8002b98 <_vfiprintf_r+0x214>)
 8002a54:	429c      	cmp	r4, r3
 8002a56:	d101      	bne.n	8002a5c <_vfiprintf_r+0xd8>
 8002a58:	68b4      	ldr	r4, [r6, #8]
 8002a5a:	e7a3      	b.n	80029a4 <_vfiprintf_r+0x20>
 8002a5c:	4b4f      	ldr	r3, [pc, #316]	; (8002b9c <_vfiprintf_r+0x218>)
 8002a5e:	429c      	cmp	r4, r3
 8002a60:	bf08      	it	eq
 8002a62:	68f4      	ldreq	r4, [r6, #12]
 8002a64:	e79e      	b.n	80029a4 <_vfiprintf_r+0x20>
 8002a66:	4621      	mov	r1, r4
 8002a68:	4630      	mov	r0, r6
 8002a6a:	f7ff fb17 	bl	800209c <__swsetup_r>
 8002a6e:	2800      	cmp	r0, #0
 8002a70:	d09e      	beq.n	80029b0 <_vfiprintf_r+0x2c>
 8002a72:	f04f 30ff 	mov.w	r0, #4294967295
 8002a76:	b01d      	add	sp, #116	; 0x74
 8002a78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a7c:	2b25      	cmp	r3, #37	; 0x25
 8002a7e:	d0a7      	beq.n	80029d0 <_vfiprintf_r+0x4c>
 8002a80:	46a8      	mov	r8, r5
 8002a82:	e7a0      	b.n	80029c6 <_vfiprintf_r+0x42>
 8002a84:	4a43      	ldr	r2, [pc, #268]	; (8002b94 <_vfiprintf_r+0x210>)
 8002a86:	1a80      	subs	r0, r0, r2
 8002a88:	fa0b f000 	lsl.w	r0, fp, r0
 8002a8c:	4318      	orrs	r0, r3
 8002a8e:	9004      	str	r0, [sp, #16]
 8002a90:	4645      	mov	r5, r8
 8002a92:	e7bb      	b.n	8002a0c <_vfiprintf_r+0x88>
 8002a94:	9a03      	ldr	r2, [sp, #12]
 8002a96:	1d11      	adds	r1, r2, #4
 8002a98:	6812      	ldr	r2, [r2, #0]
 8002a9a:	9103      	str	r1, [sp, #12]
 8002a9c:	2a00      	cmp	r2, #0
 8002a9e:	db01      	blt.n	8002aa4 <_vfiprintf_r+0x120>
 8002aa0:	9207      	str	r2, [sp, #28]
 8002aa2:	e004      	b.n	8002aae <_vfiprintf_r+0x12a>
 8002aa4:	4252      	negs	r2, r2
 8002aa6:	f043 0302 	orr.w	r3, r3, #2
 8002aaa:	9207      	str	r2, [sp, #28]
 8002aac:	9304      	str	r3, [sp, #16]
 8002aae:	f898 3000 	ldrb.w	r3, [r8]
 8002ab2:	2b2e      	cmp	r3, #46	; 0x2e
 8002ab4:	d110      	bne.n	8002ad8 <_vfiprintf_r+0x154>
 8002ab6:	f898 3001 	ldrb.w	r3, [r8, #1]
 8002aba:	2b2a      	cmp	r3, #42	; 0x2a
 8002abc:	f108 0101 	add.w	r1, r8, #1
 8002ac0:	d137      	bne.n	8002b32 <_vfiprintf_r+0x1ae>
 8002ac2:	9b03      	ldr	r3, [sp, #12]
 8002ac4:	1d1a      	adds	r2, r3, #4
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	9203      	str	r2, [sp, #12]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	bfb8      	it	lt
 8002ace:	f04f 33ff 	movlt.w	r3, #4294967295
 8002ad2:	f108 0802 	add.w	r8, r8, #2
 8002ad6:	9305      	str	r3, [sp, #20]
 8002ad8:	4d31      	ldr	r5, [pc, #196]	; (8002ba0 <_vfiprintf_r+0x21c>)
 8002ada:	f898 1000 	ldrb.w	r1, [r8]
 8002ade:	2203      	movs	r2, #3
 8002ae0:	4628      	mov	r0, r5
 8002ae2:	f7fd fb85 	bl	80001f0 <memchr>
 8002ae6:	b140      	cbz	r0, 8002afa <_vfiprintf_r+0x176>
 8002ae8:	2340      	movs	r3, #64	; 0x40
 8002aea:	1b40      	subs	r0, r0, r5
 8002aec:	fa03 f000 	lsl.w	r0, r3, r0
 8002af0:	9b04      	ldr	r3, [sp, #16]
 8002af2:	4303      	orrs	r3, r0
 8002af4:	9304      	str	r3, [sp, #16]
 8002af6:	f108 0801 	add.w	r8, r8, #1
 8002afa:	f898 1000 	ldrb.w	r1, [r8]
 8002afe:	4829      	ldr	r0, [pc, #164]	; (8002ba4 <_vfiprintf_r+0x220>)
 8002b00:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002b04:	2206      	movs	r2, #6
 8002b06:	f108 0701 	add.w	r7, r8, #1
 8002b0a:	f7fd fb71 	bl	80001f0 <memchr>
 8002b0e:	2800      	cmp	r0, #0
 8002b10:	d034      	beq.n	8002b7c <_vfiprintf_r+0x1f8>
 8002b12:	4b25      	ldr	r3, [pc, #148]	; (8002ba8 <_vfiprintf_r+0x224>)
 8002b14:	bb03      	cbnz	r3, 8002b58 <_vfiprintf_r+0x1d4>
 8002b16:	9b03      	ldr	r3, [sp, #12]
 8002b18:	3307      	adds	r3, #7
 8002b1a:	f023 0307 	bic.w	r3, r3, #7
 8002b1e:	3308      	adds	r3, #8
 8002b20:	9303      	str	r3, [sp, #12]
 8002b22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002b24:	444b      	add	r3, r9
 8002b26:	9309      	str	r3, [sp, #36]	; 0x24
 8002b28:	e74c      	b.n	80029c4 <_vfiprintf_r+0x40>
 8002b2a:	fb00 3202 	mla	r2, r0, r2, r3
 8002b2e:	2101      	movs	r1, #1
 8002b30:	e786      	b.n	8002a40 <_vfiprintf_r+0xbc>
 8002b32:	2300      	movs	r3, #0
 8002b34:	9305      	str	r3, [sp, #20]
 8002b36:	4618      	mov	r0, r3
 8002b38:	250a      	movs	r5, #10
 8002b3a:	4688      	mov	r8, r1
 8002b3c:	3101      	adds	r1, #1
 8002b3e:	f898 2000 	ldrb.w	r2, [r8]
 8002b42:	3a30      	subs	r2, #48	; 0x30
 8002b44:	2a09      	cmp	r2, #9
 8002b46:	d903      	bls.n	8002b50 <_vfiprintf_r+0x1cc>
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d0c5      	beq.n	8002ad8 <_vfiprintf_r+0x154>
 8002b4c:	9005      	str	r0, [sp, #20]
 8002b4e:	e7c3      	b.n	8002ad8 <_vfiprintf_r+0x154>
 8002b50:	fb05 2000 	mla	r0, r5, r0, r2
 8002b54:	2301      	movs	r3, #1
 8002b56:	e7f0      	b.n	8002b3a <_vfiprintf_r+0x1b6>
 8002b58:	ab03      	add	r3, sp, #12
 8002b5a:	9300      	str	r3, [sp, #0]
 8002b5c:	4622      	mov	r2, r4
 8002b5e:	4b13      	ldr	r3, [pc, #76]	; (8002bac <_vfiprintf_r+0x228>)
 8002b60:	a904      	add	r1, sp, #16
 8002b62:	4630      	mov	r0, r6
 8002b64:	f3af 8000 	nop.w
 8002b68:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002b6c:	4681      	mov	r9, r0
 8002b6e:	d1d8      	bne.n	8002b22 <_vfiprintf_r+0x19e>
 8002b70:	89a3      	ldrh	r3, [r4, #12]
 8002b72:	065b      	lsls	r3, r3, #25
 8002b74:	f53f af7d 	bmi.w	8002a72 <_vfiprintf_r+0xee>
 8002b78:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002b7a:	e77c      	b.n	8002a76 <_vfiprintf_r+0xf2>
 8002b7c:	ab03      	add	r3, sp, #12
 8002b7e:	9300      	str	r3, [sp, #0]
 8002b80:	4622      	mov	r2, r4
 8002b82:	4b0a      	ldr	r3, [pc, #40]	; (8002bac <_vfiprintf_r+0x228>)
 8002b84:	a904      	add	r1, sp, #16
 8002b86:	4630      	mov	r0, r6
 8002b88:	f000 f888 	bl	8002c9c <_printf_i>
 8002b8c:	e7ec      	b.n	8002b68 <_vfiprintf_r+0x1e4>
 8002b8e:	bf00      	nop
 8002b90:	080031c8 	.word	0x080031c8
 8002b94:	08003208 	.word	0x08003208
 8002b98:	080031e8 	.word	0x080031e8
 8002b9c:	080031a8 	.word	0x080031a8
 8002ba0:	0800320e 	.word	0x0800320e
 8002ba4:	08003212 	.word	0x08003212
 8002ba8:	00000000 	.word	0x00000000
 8002bac:	08002961 	.word	0x08002961

08002bb0 <_printf_common>:
 8002bb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002bb4:	4691      	mov	r9, r2
 8002bb6:	461f      	mov	r7, r3
 8002bb8:	688a      	ldr	r2, [r1, #8]
 8002bba:	690b      	ldr	r3, [r1, #16]
 8002bbc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	bfb8      	it	lt
 8002bc4:	4613      	movlt	r3, r2
 8002bc6:	f8c9 3000 	str.w	r3, [r9]
 8002bca:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002bce:	4606      	mov	r6, r0
 8002bd0:	460c      	mov	r4, r1
 8002bd2:	b112      	cbz	r2, 8002bda <_printf_common+0x2a>
 8002bd4:	3301      	adds	r3, #1
 8002bd6:	f8c9 3000 	str.w	r3, [r9]
 8002bda:	6823      	ldr	r3, [r4, #0]
 8002bdc:	0699      	lsls	r1, r3, #26
 8002bde:	bf42      	ittt	mi
 8002be0:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002be4:	3302      	addmi	r3, #2
 8002be6:	f8c9 3000 	strmi.w	r3, [r9]
 8002bea:	6825      	ldr	r5, [r4, #0]
 8002bec:	f015 0506 	ands.w	r5, r5, #6
 8002bf0:	d107      	bne.n	8002c02 <_printf_common+0x52>
 8002bf2:	f104 0a19 	add.w	sl, r4, #25
 8002bf6:	68e3      	ldr	r3, [r4, #12]
 8002bf8:	f8d9 2000 	ldr.w	r2, [r9]
 8002bfc:	1a9b      	subs	r3, r3, r2
 8002bfe:	429d      	cmp	r5, r3
 8002c00:	db29      	blt.n	8002c56 <_printf_common+0xa6>
 8002c02:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002c06:	6822      	ldr	r2, [r4, #0]
 8002c08:	3300      	adds	r3, #0
 8002c0a:	bf18      	it	ne
 8002c0c:	2301      	movne	r3, #1
 8002c0e:	0692      	lsls	r2, r2, #26
 8002c10:	d42e      	bmi.n	8002c70 <_printf_common+0xc0>
 8002c12:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002c16:	4639      	mov	r1, r7
 8002c18:	4630      	mov	r0, r6
 8002c1a:	47c0      	blx	r8
 8002c1c:	3001      	adds	r0, #1
 8002c1e:	d021      	beq.n	8002c64 <_printf_common+0xb4>
 8002c20:	6823      	ldr	r3, [r4, #0]
 8002c22:	68e5      	ldr	r5, [r4, #12]
 8002c24:	f8d9 2000 	ldr.w	r2, [r9]
 8002c28:	f003 0306 	and.w	r3, r3, #6
 8002c2c:	2b04      	cmp	r3, #4
 8002c2e:	bf08      	it	eq
 8002c30:	1aad      	subeq	r5, r5, r2
 8002c32:	68a3      	ldr	r3, [r4, #8]
 8002c34:	6922      	ldr	r2, [r4, #16]
 8002c36:	bf0c      	ite	eq
 8002c38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002c3c:	2500      	movne	r5, #0
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	bfc4      	itt	gt
 8002c42:	1a9b      	subgt	r3, r3, r2
 8002c44:	18ed      	addgt	r5, r5, r3
 8002c46:	f04f 0900 	mov.w	r9, #0
 8002c4a:	341a      	adds	r4, #26
 8002c4c:	454d      	cmp	r5, r9
 8002c4e:	d11b      	bne.n	8002c88 <_printf_common+0xd8>
 8002c50:	2000      	movs	r0, #0
 8002c52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c56:	2301      	movs	r3, #1
 8002c58:	4652      	mov	r2, sl
 8002c5a:	4639      	mov	r1, r7
 8002c5c:	4630      	mov	r0, r6
 8002c5e:	47c0      	blx	r8
 8002c60:	3001      	adds	r0, #1
 8002c62:	d103      	bne.n	8002c6c <_printf_common+0xbc>
 8002c64:	f04f 30ff 	mov.w	r0, #4294967295
 8002c68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c6c:	3501      	adds	r5, #1
 8002c6e:	e7c2      	b.n	8002bf6 <_printf_common+0x46>
 8002c70:	18e1      	adds	r1, r4, r3
 8002c72:	1c5a      	adds	r2, r3, #1
 8002c74:	2030      	movs	r0, #48	; 0x30
 8002c76:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002c7a:	4422      	add	r2, r4
 8002c7c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002c80:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002c84:	3302      	adds	r3, #2
 8002c86:	e7c4      	b.n	8002c12 <_printf_common+0x62>
 8002c88:	2301      	movs	r3, #1
 8002c8a:	4622      	mov	r2, r4
 8002c8c:	4639      	mov	r1, r7
 8002c8e:	4630      	mov	r0, r6
 8002c90:	47c0      	blx	r8
 8002c92:	3001      	adds	r0, #1
 8002c94:	d0e6      	beq.n	8002c64 <_printf_common+0xb4>
 8002c96:	f109 0901 	add.w	r9, r9, #1
 8002c9a:	e7d7      	b.n	8002c4c <_printf_common+0x9c>

08002c9c <_printf_i>:
 8002c9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002ca0:	4617      	mov	r7, r2
 8002ca2:	7e0a      	ldrb	r2, [r1, #24]
 8002ca4:	b085      	sub	sp, #20
 8002ca6:	2a6e      	cmp	r2, #110	; 0x6e
 8002ca8:	4698      	mov	r8, r3
 8002caa:	4606      	mov	r6, r0
 8002cac:	460c      	mov	r4, r1
 8002cae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002cb0:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8002cb4:	f000 80bc 	beq.w	8002e30 <_printf_i+0x194>
 8002cb8:	d81a      	bhi.n	8002cf0 <_printf_i+0x54>
 8002cba:	2a63      	cmp	r2, #99	; 0x63
 8002cbc:	d02e      	beq.n	8002d1c <_printf_i+0x80>
 8002cbe:	d80a      	bhi.n	8002cd6 <_printf_i+0x3a>
 8002cc0:	2a00      	cmp	r2, #0
 8002cc2:	f000 80c8 	beq.w	8002e56 <_printf_i+0x1ba>
 8002cc6:	2a58      	cmp	r2, #88	; 0x58
 8002cc8:	f000 808a 	beq.w	8002de0 <_printf_i+0x144>
 8002ccc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002cd0:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8002cd4:	e02a      	b.n	8002d2c <_printf_i+0x90>
 8002cd6:	2a64      	cmp	r2, #100	; 0x64
 8002cd8:	d001      	beq.n	8002cde <_printf_i+0x42>
 8002cda:	2a69      	cmp	r2, #105	; 0x69
 8002cdc:	d1f6      	bne.n	8002ccc <_printf_i+0x30>
 8002cde:	6821      	ldr	r1, [r4, #0]
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	f011 0f80 	tst.w	r1, #128	; 0x80
 8002ce6:	d023      	beq.n	8002d30 <_printf_i+0x94>
 8002ce8:	1d11      	adds	r1, r2, #4
 8002cea:	6019      	str	r1, [r3, #0]
 8002cec:	6813      	ldr	r3, [r2, #0]
 8002cee:	e027      	b.n	8002d40 <_printf_i+0xa4>
 8002cf0:	2a73      	cmp	r2, #115	; 0x73
 8002cf2:	f000 80b4 	beq.w	8002e5e <_printf_i+0x1c2>
 8002cf6:	d808      	bhi.n	8002d0a <_printf_i+0x6e>
 8002cf8:	2a6f      	cmp	r2, #111	; 0x6f
 8002cfa:	d02a      	beq.n	8002d52 <_printf_i+0xb6>
 8002cfc:	2a70      	cmp	r2, #112	; 0x70
 8002cfe:	d1e5      	bne.n	8002ccc <_printf_i+0x30>
 8002d00:	680a      	ldr	r2, [r1, #0]
 8002d02:	f042 0220 	orr.w	r2, r2, #32
 8002d06:	600a      	str	r2, [r1, #0]
 8002d08:	e003      	b.n	8002d12 <_printf_i+0x76>
 8002d0a:	2a75      	cmp	r2, #117	; 0x75
 8002d0c:	d021      	beq.n	8002d52 <_printf_i+0xb6>
 8002d0e:	2a78      	cmp	r2, #120	; 0x78
 8002d10:	d1dc      	bne.n	8002ccc <_printf_i+0x30>
 8002d12:	2278      	movs	r2, #120	; 0x78
 8002d14:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8002d18:	496e      	ldr	r1, [pc, #440]	; (8002ed4 <_printf_i+0x238>)
 8002d1a:	e064      	b.n	8002de6 <_printf_i+0x14a>
 8002d1c:	681a      	ldr	r2, [r3, #0]
 8002d1e:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8002d22:	1d11      	adds	r1, r2, #4
 8002d24:	6019      	str	r1, [r3, #0]
 8002d26:	6813      	ldr	r3, [r2, #0]
 8002d28:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	e0a3      	b.n	8002e78 <_printf_i+0x1dc>
 8002d30:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002d34:	f102 0104 	add.w	r1, r2, #4
 8002d38:	6019      	str	r1, [r3, #0]
 8002d3a:	d0d7      	beq.n	8002cec <_printf_i+0x50>
 8002d3c:	f9b2 3000 	ldrsh.w	r3, [r2]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	da03      	bge.n	8002d4c <_printf_i+0xb0>
 8002d44:	222d      	movs	r2, #45	; 0x2d
 8002d46:	425b      	negs	r3, r3
 8002d48:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002d4c:	4962      	ldr	r1, [pc, #392]	; (8002ed8 <_printf_i+0x23c>)
 8002d4e:	220a      	movs	r2, #10
 8002d50:	e017      	b.n	8002d82 <_printf_i+0xe6>
 8002d52:	6820      	ldr	r0, [r4, #0]
 8002d54:	6819      	ldr	r1, [r3, #0]
 8002d56:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002d5a:	d003      	beq.n	8002d64 <_printf_i+0xc8>
 8002d5c:	1d08      	adds	r0, r1, #4
 8002d5e:	6018      	str	r0, [r3, #0]
 8002d60:	680b      	ldr	r3, [r1, #0]
 8002d62:	e006      	b.n	8002d72 <_printf_i+0xd6>
 8002d64:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002d68:	f101 0004 	add.w	r0, r1, #4
 8002d6c:	6018      	str	r0, [r3, #0]
 8002d6e:	d0f7      	beq.n	8002d60 <_printf_i+0xc4>
 8002d70:	880b      	ldrh	r3, [r1, #0]
 8002d72:	4959      	ldr	r1, [pc, #356]	; (8002ed8 <_printf_i+0x23c>)
 8002d74:	2a6f      	cmp	r2, #111	; 0x6f
 8002d76:	bf14      	ite	ne
 8002d78:	220a      	movne	r2, #10
 8002d7a:	2208      	moveq	r2, #8
 8002d7c:	2000      	movs	r0, #0
 8002d7e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8002d82:	6865      	ldr	r5, [r4, #4]
 8002d84:	60a5      	str	r5, [r4, #8]
 8002d86:	2d00      	cmp	r5, #0
 8002d88:	f2c0 809c 	blt.w	8002ec4 <_printf_i+0x228>
 8002d8c:	6820      	ldr	r0, [r4, #0]
 8002d8e:	f020 0004 	bic.w	r0, r0, #4
 8002d92:	6020      	str	r0, [r4, #0]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d13f      	bne.n	8002e18 <_printf_i+0x17c>
 8002d98:	2d00      	cmp	r5, #0
 8002d9a:	f040 8095 	bne.w	8002ec8 <_printf_i+0x22c>
 8002d9e:	4675      	mov	r5, lr
 8002da0:	2a08      	cmp	r2, #8
 8002da2:	d10b      	bne.n	8002dbc <_printf_i+0x120>
 8002da4:	6823      	ldr	r3, [r4, #0]
 8002da6:	07da      	lsls	r2, r3, #31
 8002da8:	d508      	bpl.n	8002dbc <_printf_i+0x120>
 8002daa:	6923      	ldr	r3, [r4, #16]
 8002dac:	6862      	ldr	r2, [r4, #4]
 8002dae:	429a      	cmp	r2, r3
 8002db0:	bfde      	ittt	le
 8002db2:	2330      	movle	r3, #48	; 0x30
 8002db4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002db8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002dbc:	ebae 0305 	sub.w	r3, lr, r5
 8002dc0:	6123      	str	r3, [r4, #16]
 8002dc2:	f8cd 8000 	str.w	r8, [sp]
 8002dc6:	463b      	mov	r3, r7
 8002dc8:	aa03      	add	r2, sp, #12
 8002dca:	4621      	mov	r1, r4
 8002dcc:	4630      	mov	r0, r6
 8002dce:	f7ff feef 	bl	8002bb0 <_printf_common>
 8002dd2:	3001      	adds	r0, #1
 8002dd4:	d155      	bne.n	8002e82 <_printf_i+0x1e6>
 8002dd6:	f04f 30ff 	mov.w	r0, #4294967295
 8002dda:	b005      	add	sp, #20
 8002ddc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002de0:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8002de4:	493c      	ldr	r1, [pc, #240]	; (8002ed8 <_printf_i+0x23c>)
 8002de6:	6822      	ldr	r2, [r4, #0]
 8002de8:	6818      	ldr	r0, [r3, #0]
 8002dea:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002dee:	f100 0504 	add.w	r5, r0, #4
 8002df2:	601d      	str	r5, [r3, #0]
 8002df4:	d001      	beq.n	8002dfa <_printf_i+0x15e>
 8002df6:	6803      	ldr	r3, [r0, #0]
 8002df8:	e002      	b.n	8002e00 <_printf_i+0x164>
 8002dfa:	0655      	lsls	r5, r2, #25
 8002dfc:	d5fb      	bpl.n	8002df6 <_printf_i+0x15a>
 8002dfe:	8803      	ldrh	r3, [r0, #0]
 8002e00:	07d0      	lsls	r0, r2, #31
 8002e02:	bf44      	itt	mi
 8002e04:	f042 0220 	orrmi.w	r2, r2, #32
 8002e08:	6022      	strmi	r2, [r4, #0]
 8002e0a:	b91b      	cbnz	r3, 8002e14 <_printf_i+0x178>
 8002e0c:	6822      	ldr	r2, [r4, #0]
 8002e0e:	f022 0220 	bic.w	r2, r2, #32
 8002e12:	6022      	str	r2, [r4, #0]
 8002e14:	2210      	movs	r2, #16
 8002e16:	e7b1      	b.n	8002d7c <_printf_i+0xe0>
 8002e18:	4675      	mov	r5, lr
 8002e1a:	fbb3 f0f2 	udiv	r0, r3, r2
 8002e1e:	fb02 3310 	mls	r3, r2, r0, r3
 8002e22:	5ccb      	ldrb	r3, [r1, r3]
 8002e24:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2800      	cmp	r0, #0
 8002e2c:	d1f5      	bne.n	8002e1a <_printf_i+0x17e>
 8002e2e:	e7b7      	b.n	8002da0 <_printf_i+0x104>
 8002e30:	6808      	ldr	r0, [r1, #0]
 8002e32:	681a      	ldr	r2, [r3, #0]
 8002e34:	6949      	ldr	r1, [r1, #20]
 8002e36:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002e3a:	d004      	beq.n	8002e46 <_printf_i+0x1aa>
 8002e3c:	1d10      	adds	r0, r2, #4
 8002e3e:	6018      	str	r0, [r3, #0]
 8002e40:	6813      	ldr	r3, [r2, #0]
 8002e42:	6019      	str	r1, [r3, #0]
 8002e44:	e007      	b.n	8002e56 <_printf_i+0x1ba>
 8002e46:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002e4a:	f102 0004 	add.w	r0, r2, #4
 8002e4e:	6018      	str	r0, [r3, #0]
 8002e50:	6813      	ldr	r3, [r2, #0]
 8002e52:	d0f6      	beq.n	8002e42 <_printf_i+0x1a6>
 8002e54:	8019      	strh	r1, [r3, #0]
 8002e56:	2300      	movs	r3, #0
 8002e58:	6123      	str	r3, [r4, #16]
 8002e5a:	4675      	mov	r5, lr
 8002e5c:	e7b1      	b.n	8002dc2 <_printf_i+0x126>
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	1d11      	adds	r1, r2, #4
 8002e62:	6019      	str	r1, [r3, #0]
 8002e64:	6815      	ldr	r5, [r2, #0]
 8002e66:	6862      	ldr	r2, [r4, #4]
 8002e68:	2100      	movs	r1, #0
 8002e6a:	4628      	mov	r0, r5
 8002e6c:	f7fd f9c0 	bl	80001f0 <memchr>
 8002e70:	b108      	cbz	r0, 8002e76 <_printf_i+0x1da>
 8002e72:	1b40      	subs	r0, r0, r5
 8002e74:	6060      	str	r0, [r4, #4]
 8002e76:	6863      	ldr	r3, [r4, #4]
 8002e78:	6123      	str	r3, [r4, #16]
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002e80:	e79f      	b.n	8002dc2 <_printf_i+0x126>
 8002e82:	6923      	ldr	r3, [r4, #16]
 8002e84:	462a      	mov	r2, r5
 8002e86:	4639      	mov	r1, r7
 8002e88:	4630      	mov	r0, r6
 8002e8a:	47c0      	blx	r8
 8002e8c:	3001      	adds	r0, #1
 8002e8e:	d0a2      	beq.n	8002dd6 <_printf_i+0x13a>
 8002e90:	6823      	ldr	r3, [r4, #0]
 8002e92:	079b      	lsls	r3, r3, #30
 8002e94:	d507      	bpl.n	8002ea6 <_printf_i+0x20a>
 8002e96:	2500      	movs	r5, #0
 8002e98:	f104 0919 	add.w	r9, r4, #25
 8002e9c:	68e3      	ldr	r3, [r4, #12]
 8002e9e:	9a03      	ldr	r2, [sp, #12]
 8002ea0:	1a9b      	subs	r3, r3, r2
 8002ea2:	429d      	cmp	r5, r3
 8002ea4:	db05      	blt.n	8002eb2 <_printf_i+0x216>
 8002ea6:	68e0      	ldr	r0, [r4, #12]
 8002ea8:	9b03      	ldr	r3, [sp, #12]
 8002eaa:	4298      	cmp	r0, r3
 8002eac:	bfb8      	it	lt
 8002eae:	4618      	movlt	r0, r3
 8002eb0:	e793      	b.n	8002dda <_printf_i+0x13e>
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	464a      	mov	r2, r9
 8002eb6:	4639      	mov	r1, r7
 8002eb8:	4630      	mov	r0, r6
 8002eba:	47c0      	blx	r8
 8002ebc:	3001      	adds	r0, #1
 8002ebe:	d08a      	beq.n	8002dd6 <_printf_i+0x13a>
 8002ec0:	3501      	adds	r5, #1
 8002ec2:	e7eb      	b.n	8002e9c <_printf_i+0x200>
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d1a7      	bne.n	8002e18 <_printf_i+0x17c>
 8002ec8:	780b      	ldrb	r3, [r1, #0]
 8002eca:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002ece:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002ed2:	e765      	b.n	8002da0 <_printf_i+0x104>
 8002ed4:	0800322a 	.word	0x0800322a
 8002ed8:	08003219 	.word	0x08003219

08002edc <_sbrk_r>:
 8002edc:	b538      	push	{r3, r4, r5, lr}
 8002ede:	4c06      	ldr	r4, [pc, #24]	; (8002ef8 <_sbrk_r+0x1c>)
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	4605      	mov	r5, r0
 8002ee4:	4608      	mov	r0, r1
 8002ee6:	6023      	str	r3, [r4, #0]
 8002ee8:	f7fe fee2 	bl	8001cb0 <_sbrk>
 8002eec:	1c43      	adds	r3, r0, #1
 8002eee:	d102      	bne.n	8002ef6 <_sbrk_r+0x1a>
 8002ef0:	6823      	ldr	r3, [r4, #0]
 8002ef2:	b103      	cbz	r3, 8002ef6 <_sbrk_r+0x1a>
 8002ef4:	602b      	str	r3, [r5, #0]
 8002ef6:	bd38      	pop	{r3, r4, r5, pc}
 8002ef8:	20000170 	.word	0x20000170

08002efc <__sread>:
 8002efc:	b510      	push	{r4, lr}
 8002efe:	460c      	mov	r4, r1
 8002f00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f04:	f000 f8e2 	bl	80030cc <_read_r>
 8002f08:	2800      	cmp	r0, #0
 8002f0a:	bfab      	itete	ge
 8002f0c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002f0e:	89a3      	ldrhlt	r3, [r4, #12]
 8002f10:	181b      	addge	r3, r3, r0
 8002f12:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002f16:	bfac      	ite	ge
 8002f18:	6563      	strge	r3, [r4, #84]	; 0x54
 8002f1a:	81a3      	strhlt	r3, [r4, #12]
 8002f1c:	bd10      	pop	{r4, pc}

08002f1e <__swrite>:
 8002f1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f22:	461f      	mov	r7, r3
 8002f24:	898b      	ldrh	r3, [r1, #12]
 8002f26:	05db      	lsls	r3, r3, #23
 8002f28:	4605      	mov	r5, r0
 8002f2a:	460c      	mov	r4, r1
 8002f2c:	4616      	mov	r6, r2
 8002f2e:	d505      	bpl.n	8002f3c <__swrite+0x1e>
 8002f30:	2302      	movs	r3, #2
 8002f32:	2200      	movs	r2, #0
 8002f34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f38:	f000 f868 	bl	800300c <_lseek_r>
 8002f3c:	89a3      	ldrh	r3, [r4, #12]
 8002f3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002f42:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002f46:	81a3      	strh	r3, [r4, #12]
 8002f48:	4632      	mov	r2, r6
 8002f4a:	463b      	mov	r3, r7
 8002f4c:	4628      	mov	r0, r5
 8002f4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002f52:	f000 b817 	b.w	8002f84 <_write_r>

08002f56 <__sseek>:
 8002f56:	b510      	push	{r4, lr}
 8002f58:	460c      	mov	r4, r1
 8002f5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f5e:	f000 f855 	bl	800300c <_lseek_r>
 8002f62:	1c43      	adds	r3, r0, #1
 8002f64:	89a3      	ldrh	r3, [r4, #12]
 8002f66:	bf15      	itete	ne
 8002f68:	6560      	strne	r0, [r4, #84]	; 0x54
 8002f6a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002f6e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002f72:	81a3      	strheq	r3, [r4, #12]
 8002f74:	bf18      	it	ne
 8002f76:	81a3      	strhne	r3, [r4, #12]
 8002f78:	bd10      	pop	{r4, pc}

08002f7a <__sclose>:
 8002f7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f7e:	f000 b813 	b.w	8002fa8 <_close_r>
	...

08002f84 <_write_r>:
 8002f84:	b538      	push	{r3, r4, r5, lr}
 8002f86:	4c07      	ldr	r4, [pc, #28]	; (8002fa4 <_write_r+0x20>)
 8002f88:	4605      	mov	r5, r0
 8002f8a:	4608      	mov	r0, r1
 8002f8c:	4611      	mov	r1, r2
 8002f8e:	2200      	movs	r2, #0
 8002f90:	6022      	str	r2, [r4, #0]
 8002f92:	461a      	mov	r2, r3
 8002f94:	f7fe fe72 	bl	8001c7c <_write>
 8002f98:	1c43      	adds	r3, r0, #1
 8002f9a:	d102      	bne.n	8002fa2 <_write_r+0x1e>
 8002f9c:	6823      	ldr	r3, [r4, #0]
 8002f9e:	b103      	cbz	r3, 8002fa2 <_write_r+0x1e>
 8002fa0:	602b      	str	r3, [r5, #0]
 8002fa2:	bd38      	pop	{r3, r4, r5, pc}
 8002fa4:	20000170 	.word	0x20000170

08002fa8 <_close_r>:
 8002fa8:	b538      	push	{r3, r4, r5, lr}
 8002faa:	4c06      	ldr	r4, [pc, #24]	; (8002fc4 <_close_r+0x1c>)
 8002fac:	2300      	movs	r3, #0
 8002fae:	4605      	mov	r5, r0
 8002fb0:	4608      	mov	r0, r1
 8002fb2:	6023      	str	r3, [r4, #0]
 8002fb4:	f7fe fe96 	bl	8001ce4 <_close>
 8002fb8:	1c43      	adds	r3, r0, #1
 8002fba:	d102      	bne.n	8002fc2 <_close_r+0x1a>
 8002fbc:	6823      	ldr	r3, [r4, #0]
 8002fbe:	b103      	cbz	r3, 8002fc2 <_close_r+0x1a>
 8002fc0:	602b      	str	r3, [r5, #0]
 8002fc2:	bd38      	pop	{r3, r4, r5, pc}
 8002fc4:	20000170 	.word	0x20000170

08002fc8 <_fstat_r>:
 8002fc8:	b538      	push	{r3, r4, r5, lr}
 8002fca:	4c07      	ldr	r4, [pc, #28]	; (8002fe8 <_fstat_r+0x20>)
 8002fcc:	2300      	movs	r3, #0
 8002fce:	4605      	mov	r5, r0
 8002fd0:	4608      	mov	r0, r1
 8002fd2:	4611      	mov	r1, r2
 8002fd4:	6023      	str	r3, [r4, #0]
 8002fd6:	f7fe fe88 	bl	8001cea <_fstat>
 8002fda:	1c43      	adds	r3, r0, #1
 8002fdc:	d102      	bne.n	8002fe4 <_fstat_r+0x1c>
 8002fde:	6823      	ldr	r3, [r4, #0]
 8002fe0:	b103      	cbz	r3, 8002fe4 <_fstat_r+0x1c>
 8002fe2:	602b      	str	r3, [r5, #0]
 8002fe4:	bd38      	pop	{r3, r4, r5, pc}
 8002fe6:	bf00      	nop
 8002fe8:	20000170 	.word	0x20000170

08002fec <_isatty_r>:
 8002fec:	b538      	push	{r3, r4, r5, lr}
 8002fee:	4c06      	ldr	r4, [pc, #24]	; (8003008 <_isatty_r+0x1c>)
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	4605      	mov	r5, r0
 8002ff4:	4608      	mov	r0, r1
 8002ff6:	6023      	str	r3, [r4, #0]
 8002ff8:	f7fe fe7c 	bl	8001cf4 <_isatty>
 8002ffc:	1c43      	adds	r3, r0, #1
 8002ffe:	d102      	bne.n	8003006 <_isatty_r+0x1a>
 8003000:	6823      	ldr	r3, [r4, #0]
 8003002:	b103      	cbz	r3, 8003006 <_isatty_r+0x1a>
 8003004:	602b      	str	r3, [r5, #0]
 8003006:	bd38      	pop	{r3, r4, r5, pc}
 8003008:	20000170 	.word	0x20000170

0800300c <_lseek_r>:
 800300c:	b538      	push	{r3, r4, r5, lr}
 800300e:	4c07      	ldr	r4, [pc, #28]	; (800302c <_lseek_r+0x20>)
 8003010:	4605      	mov	r5, r0
 8003012:	4608      	mov	r0, r1
 8003014:	4611      	mov	r1, r2
 8003016:	2200      	movs	r2, #0
 8003018:	6022      	str	r2, [r4, #0]
 800301a:	461a      	mov	r2, r3
 800301c:	f7fe fe6c 	bl	8001cf8 <_lseek>
 8003020:	1c43      	adds	r3, r0, #1
 8003022:	d102      	bne.n	800302a <_lseek_r+0x1e>
 8003024:	6823      	ldr	r3, [r4, #0]
 8003026:	b103      	cbz	r3, 800302a <_lseek_r+0x1e>
 8003028:	602b      	str	r3, [r5, #0]
 800302a:	bd38      	pop	{r3, r4, r5, pc}
 800302c:	20000170 	.word	0x20000170

08003030 <memcpy>:
 8003030:	b510      	push	{r4, lr}
 8003032:	1e43      	subs	r3, r0, #1
 8003034:	440a      	add	r2, r1
 8003036:	4291      	cmp	r1, r2
 8003038:	d100      	bne.n	800303c <memcpy+0xc>
 800303a:	bd10      	pop	{r4, pc}
 800303c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003040:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003044:	e7f7      	b.n	8003036 <memcpy+0x6>

08003046 <memmove>:
 8003046:	4288      	cmp	r0, r1
 8003048:	b510      	push	{r4, lr}
 800304a:	eb01 0302 	add.w	r3, r1, r2
 800304e:	d803      	bhi.n	8003058 <memmove+0x12>
 8003050:	1e42      	subs	r2, r0, #1
 8003052:	4299      	cmp	r1, r3
 8003054:	d10c      	bne.n	8003070 <memmove+0x2a>
 8003056:	bd10      	pop	{r4, pc}
 8003058:	4298      	cmp	r0, r3
 800305a:	d2f9      	bcs.n	8003050 <memmove+0xa>
 800305c:	1881      	adds	r1, r0, r2
 800305e:	1ad2      	subs	r2, r2, r3
 8003060:	42d3      	cmn	r3, r2
 8003062:	d100      	bne.n	8003066 <memmove+0x20>
 8003064:	bd10      	pop	{r4, pc}
 8003066:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800306a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800306e:	e7f7      	b.n	8003060 <memmove+0x1a>
 8003070:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003074:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003078:	e7eb      	b.n	8003052 <memmove+0xc>

0800307a <__malloc_lock>:
 800307a:	4770      	bx	lr

0800307c <__malloc_unlock>:
 800307c:	4770      	bx	lr

0800307e <_realloc_r>:
 800307e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003080:	4607      	mov	r7, r0
 8003082:	4614      	mov	r4, r2
 8003084:	460e      	mov	r6, r1
 8003086:	b921      	cbnz	r1, 8003092 <_realloc_r+0x14>
 8003088:	4611      	mov	r1, r2
 800308a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800308e:	f7ff baa1 	b.w	80025d4 <_malloc_r>
 8003092:	b922      	cbnz	r2, 800309e <_realloc_r+0x20>
 8003094:	f7ff fa50 	bl	8002538 <_free_r>
 8003098:	4625      	mov	r5, r4
 800309a:	4628      	mov	r0, r5
 800309c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800309e:	f000 f827 	bl	80030f0 <_malloc_usable_size_r>
 80030a2:	4284      	cmp	r4, r0
 80030a4:	d90f      	bls.n	80030c6 <_realloc_r+0x48>
 80030a6:	4621      	mov	r1, r4
 80030a8:	4638      	mov	r0, r7
 80030aa:	f7ff fa93 	bl	80025d4 <_malloc_r>
 80030ae:	4605      	mov	r5, r0
 80030b0:	2800      	cmp	r0, #0
 80030b2:	d0f2      	beq.n	800309a <_realloc_r+0x1c>
 80030b4:	4631      	mov	r1, r6
 80030b6:	4622      	mov	r2, r4
 80030b8:	f7ff ffba 	bl	8003030 <memcpy>
 80030bc:	4631      	mov	r1, r6
 80030be:	4638      	mov	r0, r7
 80030c0:	f7ff fa3a 	bl	8002538 <_free_r>
 80030c4:	e7e9      	b.n	800309a <_realloc_r+0x1c>
 80030c6:	4635      	mov	r5, r6
 80030c8:	e7e7      	b.n	800309a <_realloc_r+0x1c>
	...

080030cc <_read_r>:
 80030cc:	b538      	push	{r3, r4, r5, lr}
 80030ce:	4c07      	ldr	r4, [pc, #28]	; (80030ec <_read_r+0x20>)
 80030d0:	4605      	mov	r5, r0
 80030d2:	4608      	mov	r0, r1
 80030d4:	4611      	mov	r1, r2
 80030d6:	2200      	movs	r2, #0
 80030d8:	6022      	str	r2, [r4, #0]
 80030da:	461a      	mov	r2, r3
 80030dc:	f7fe fdc0 	bl	8001c60 <_read>
 80030e0:	1c43      	adds	r3, r0, #1
 80030e2:	d102      	bne.n	80030ea <_read_r+0x1e>
 80030e4:	6823      	ldr	r3, [r4, #0]
 80030e6:	b103      	cbz	r3, 80030ea <_read_r+0x1e>
 80030e8:	602b      	str	r3, [r5, #0]
 80030ea:	bd38      	pop	{r3, r4, r5, pc}
 80030ec:	20000170 	.word	0x20000170

080030f0 <_malloc_usable_size_r>:
 80030f0:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80030f4:	2800      	cmp	r0, #0
 80030f6:	f1a0 0004 	sub.w	r0, r0, #4
 80030fa:	bfbc      	itt	lt
 80030fc:	580b      	ldrlt	r3, [r1, r0]
 80030fe:	18c0      	addlt	r0, r0, r3
 8003100:	4770      	bx	lr
	...

08003104 <_init>:
 8003104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003106:	bf00      	nop
 8003108:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800310a:	bc08      	pop	{r3}
 800310c:	469e      	mov	lr, r3
 800310e:	4770      	bx	lr

08003110 <_fini>:
 8003110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003112:	bf00      	nop
 8003114:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003116:	bc08      	pop	{r3}
 8003118:	469e      	mov	lr, r3
 800311a:	4770      	bx	lr
