{"vcs1":{"timestamp_begin":1683335820.218782610, "rt":0.51, "ut":0.22, "st":0.13}}
{"vcselab":{"timestamp_begin":1683335820.796459246, "rt":0.44, "ut":0.25, "st":0.10}}
{"link":{"timestamp_begin":1683335821.282956847, "rt":0.20, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683335819.872491048}
{"VCS_COMP_START_TIME": 1683335819.872491048}
{"VCS_COMP_END_TIME": 1683335821.548774431}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug chip.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 340040}}
{"stitch_vcselab": {"peak_mem": 238992}}
