// Seed: 2035591501
module module_0;
  assign id_1 = 1;
  assign id_1 = 1'b0;
  wire id_2, id_3, id_4;
  tri1 id_5, id_6;
  assign id_6 = 1;
  wire id_7;
endmodule
module module_1 (
    input logic id_0,
    input wire id_1,
    output wand id_2,
    output logic id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri1 id_6,
    input wor id_7
);
  assign id_3 = 'b0;
  always id_3 <= id_0;
  wire id_9;
  module_0();
  wire id_10;
endmodule
