
*** Running vivado
    with args -log gcd_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source gcd_top.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Sep 26 18:53:47 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source gcd_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/madsr2d2/DTU/dds/as1/task_2/task_2.srcs/utils_1/imports/synth_1/gcd_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/madsr2d2/DTU/dds/as1/task_2/task_2.srcs/utils_1/imports/synth_1/gcd_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top gcd_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 177606
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1908.809 ; gain = 420.684 ; free physical = 21166 ; free virtual = 27947
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'gcd_top' [/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/gcd_top.vhd:31]
	Parameter n bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at '/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/debounce.vhd:5' bound to instance 'u1' of component 'debounce' [/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/gcd_top.vhd:61]
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/debounce.vhd:17]
	Parameter n bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (0#1) [/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/debounce.vhd:17]
INFO: [Synth 8-3491] module 'gcd_opt_2' declared at '/home/madsr2d2/DTU/dds/as1/task_2/task_2.srcs/sources_1/new/gcd_opt_2.vhd:5' bound to instance 'u2' of component 'gcd_opt_2' [/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/gcd_top.vhd:64]
INFO: [Synth 8-638] synthesizing module 'gcd_opt_2' [/home/madsr2d2/DTU/dds/as1/task_2/task_2.srcs/sources_1/new/gcd_opt_2.vhd:16]
INFO: [Synth 8-226] default block is never used [/home/madsr2d2/DTU/dds/as1/task_2/task_2.srcs/sources_1/new/gcd_opt_2.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'gcd_opt_2' (0#1) [/home/madsr2d2/DTU/dds/as1/task_2/task_2.srcs/sources_1/new/gcd_opt_2.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'gcd_top' (0#1) [/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/gcd_top.vhd:31]
WARNING: [Synth 8-7129] Port reset in module gcd_opt_2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1983.746 ; gain = 495.621 ; free physical = 21070 ; free virtual = 27851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2001.559 ; gain = 513.434 ; free physical = 21070 ; free virtual = 27851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2009.562 ; gain = 521.438 ; free physical = 21070 ; free virtual = 27851
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'debounce'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gcd_opt_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               00
                   wait1 |                               01 |                               11
                     one |                               10 |                               10
                   wait0 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'debounce'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                               00 |                               00
                      s1 |                               01 |                               01
                      s2 |                               10 |                               10
                      s3 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'gcd_opt_2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2023.508 ; gain = 535.383 ; free physical = 21050 ; free virtual = 27832
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   20 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z010clg400-1 does not have CEAM library.
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2151.023 ; gain = 662.898 ; free physical = 20935 ; free virtual = 27719
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2151.023 ; gain = 662.898 ; free physical = 20933 ; free virtual = 27718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2151.023 ; gain = 662.898 ; free physical = 20933 ; free virtual = 27717
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2151.023 ; gain = 662.898 ; free physical = 20933 ; free virtual = 27718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2151.023 ; gain = 662.898 ; free physical = 20933 ; free virtual = 27718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2151.023 ; gain = 662.898 ; free physical = 20933 ; free virtual = 27718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2151.023 ; gain = 662.898 ; free physical = 20933 ; free virtual = 27718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2151.023 ; gain = 662.898 ; free physical = 20933 ; free virtual = 27718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2151.023 ; gain = 662.898 ; free physical = 20933 ; free virtual = 27718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    18|
|3     |LUT1   |    19|
|4     |LUT2   |    33|
|5     |LUT3   |    52|
|6     |LUT4   |    27|
|7     |LUT5   |     4|
|8     |LUT6   |     5|
|9     |FDCE   |    24|
|10    |FDRE   |    34|
|11    |IBUF   |    19|
|12    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   253|
|2     |  u1     |debounce  |   101|
|3     |  u2     |gcd_opt_2 |   115|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2151.023 ; gain = 662.898 ; free physical = 20933 ; free virtual = 27718
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2151.023 ; gain = 662.898 ; free physical = 20932 ; free virtual = 27717
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2151.031 ; gain = 662.898 ; free physical = 20932 ; free virtual = 27717
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2151.031 ; gain = 0.000 ; free physical = 21224 ; free virtual = 28009
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2289.707 ; gain = 0.000 ; free physical = 21160 ; free virtual = 27945
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: fe7b3d39
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2289.707 ; gain = 810.488 ; free physical = 21160 ; free virtual = 27945
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1521.562; main = 1521.562; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2289.711; main = 2289.711; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2313.719 ; gain = 0.000 ; free physical = 21160 ; free virtual = 27945
INFO: [Common 17-1381] The checkpoint '/home/madsr2d2/DTU/dds/as1/task_2/task_2.runs/synth_1/gcd_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file gcd_top_utilization_synth.rpt -pb gcd_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 26 18:54:03 2024...
