# S-MIPS Complete Architecture (Arquitectura Completa)

**Tipo**: Documento de Arquitectura
**Ãšltima actualizaciÃ³n**: 2025-12-09

## VisiÃ³n General del Sistema

El procesador S-MIPS (Simplified MIPS) es un procesador RISC de 32 bits diseÃ±ado para el curso de Arquitectura de Computadoras de la Universidad de La Habana. Implementa un subconjunto del conjunto de instrucciones MIPS con optimizaciones para simplicidad educativa.

## JerarquÃ­a de Componentes

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                      S-MIPS BOARD                               â”‚
â”‚                    (NO MODIFICAR)                               â”‚
â”‚                                                                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚                        CPU                             â”‚    â”‚
â”‚  â”‚                  (TU TRABAJO AQUÃ)                     â”‚    â”‚
â”‚  â”‚                                                        â”‚    â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚    â”‚
â”‚  â”‚  â”‚           CONTROL UNIT ğŸ”´                    â”‚     â”‚    â”‚
â”‚  â”‚  â”‚  â€¢ FSM de 12 estados                         â”‚     â”‚    â”‚
â”‚  â”‚  â”‚  â€¢ Genera seÃ±ales de control                 â”‚     â”‚    â”‚
â”‚  â”‚  â”‚  â€¢ Coordina fetch-decode-execute             â”‚     â”‚    â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚    â”‚
â”‚  â”‚                     â†“                                  â”‚    â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚    â”‚
â”‚  â”‚  â”‚         MEMORY CONTROL ğŸ”´                    â”‚     â”‚    â”‚
â”‚  â”‚  â”‚  â€¢ Interfaz con RAM asÃ­ncrona                â”‚     â”‚    â”‚
â”‚  â”‚  â”‚  â€¢ TraducciÃ³n de direcciones                 â”‚     â”‚    â”‚
â”‚  â”‚  â”‚  â€¢ ConversiÃ³n little-endian                  â”‚     â”‚    â”‚
â”‚  â”‚  â”‚  â€¢ RT/WT cycle management                    â”‚     â”‚    â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚    â”‚
â”‚  â”‚                     â†“                                  â”‚    â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚    â”‚
â”‚  â”‚  â”‚           DATA PATH ğŸŸ¡                       â”‚     â”‚    â”‚
â”‚  â”‚  â”‚                                              â”‚     â”‚    â”‚
â”‚  â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚     â”‚    â”‚
â”‚  â”‚  â”‚  â”‚ Instruction Register âœ…           â”‚     â”‚     â”‚    â”‚
â”‚  â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚     â”‚    â”‚
â”‚  â”‚  â”‚                â†“                            â”‚     â”‚    â”‚
â”‚  â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚     â”‚    â”‚
â”‚  â”‚  â”‚  â”‚ Instruction Decoder âœ…            â”‚     â”‚     â”‚    â”‚
â”‚  â”‚  â”‚  â”‚ â€¢ 40+ instrucciones               â”‚     â”‚     â”‚    â”‚
â”‚  â”‚  â”‚  â”‚ â€¢ Control signals                 â”‚     â”‚     â”‚    â”‚
â”‚  â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚     â”‚    â”‚
â”‚  â”‚  â”‚         â†“         â†“          â†“             â”‚     â”‚    â”‚
â”‚  â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚     â”‚    â”‚
â”‚  â”‚  â”‚  â”‚Register  â”‚ â”‚ ALU  â”‚ â”‚ Branch   â”‚       â”‚     â”‚    â”‚
â”‚  â”‚  â”‚  â”‚File âœ…  â”‚ â”‚  âœ…  â”‚ â”‚Control âœ…â”‚       â”‚     â”‚    â”‚
â”‚  â”‚  â”‚  â”‚32 regs + â”‚ â”‚40+opsâ”‚ â”‚PC calc   â”‚       â”‚     â”‚    â”‚
â”‚  â”‚  â”‚  â”‚Hi/Lo     â”‚ â”‚      â”‚ â”‚          â”‚       â”‚     â”‚    â”‚
â”‚  â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚     â”‚    â”‚
â”‚  â”‚  â”‚                                            â”‚     â”‚    â”‚
â”‚  â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚     â”‚    â”‚
â”‚  â”‚  â”‚  â”‚ Random Generator ğŸ”´               â”‚    â”‚     â”‚    â”‚
â”‚  â”‚  â”‚  â”‚ â€¢ LFSR 32-bit                     â”‚    â”‚     â”‚    â”‚
â”‚  â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚     â”‚    â”‚
â”‚  â”‚  â”‚                                            â”‚     â”‚    â”‚
â”‚  â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚     â”‚    â”‚
â”‚  â”‚  â”‚  â”‚ MUX Writeback âœ…                  â”‚    â”‚     â”‚    â”‚
â”‚  â”‚  â”‚  â”‚ â€¢ 8 entradas                      â”‚    â”‚     â”‚    â”‚
â”‚  â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚     â”‚    â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚
â”‚                                                             â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚              CACHE SYSTEM ğŸ”´                           â”‚ â”‚
â”‚  â”‚                                                        â”‚ â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”‚ â”‚
â”‚  â”‚  â”‚ Instruction      â”‚      â”‚ Data Cache       â”‚      â”‚ â”‚
â”‚  â”‚  â”‚ Cache            â”‚      â”‚ (opcional)       â”‚      â”‚ â”‚
â”‚  â”‚  â”‚ (4+ lÃ­neas)      â”‚      â”‚ (4+ lÃ­neas)      â”‚      â”‚ â”‚
â”‚  â”‚  â”‚ Direct-Mapped    â”‚      â”‚ Direct-Mapped    â”‚      â”‚ â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â”‚ â”‚
â”‚  â”‚         â†“                           â†“                 â”‚ â”‚
â”‚  â”‚         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                 â”‚ â”‚
â”‚  â”‚                     â†“                                 â”‚ â”‚
â”‚  â”‚         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                     â”‚ â”‚
â”‚  â”‚         â”‚   Memory Control      â”‚                     â”‚ â”‚
â”‚  â”‚         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                     â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                             â†“                               â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚                    RAM (1 MB)                          â”‚ â”‚
â”‚  â”‚              (NO MODIFICAR)                            â”‚ â”‚
â”‚  â”‚  â€¢ 65,536 bloques Ã— 16 bytes                          â”‚ â”‚
â”‚  â”‚  â€¢ 4 bancos (Bank0, Bank1, Bank2, Bank3)             â”‚ â”‚
â”‚  â”‚  â€¢ AsÃ­ncrono (RT/WT cycles)                           â”‚ â”‚
â”‚  â”‚  â€¢ Big-endian interno                                 â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                             â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚              RAM Dispatcher                            â”‚ â”‚
â”‚  â”‚              (NO MODIFICAR)                            â”‚ â”‚
â”‚  â”‚  â€¢ Testing infrastructure                             â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Leyenda:
âœ… = Implementado y funcional
ğŸŸ¡ = Parcialmente implementado
ğŸ”´ = No implementado (faltante)
```

## Especificaciones del Sistema

### CPU
- **Arquitectura**: RISC de 32 bits
- **Conjunto de instrucciones**: Subconjunto MIPS simplificado
- **Registros**: 32 de propÃ³sito general + Hi + Lo + PC
- **Pipeline**: No pipelined (ciclo Ãºnico multi-ciclo)
- **Frecuencia**: Variable (Logisim simulation)

### Memoria
- **TamaÃ±o total**: 1 MB (2^20 bytes)
- **OrganizaciÃ³n**: 65,536 bloques de 16 bytes
- **Palabras por bloque**: 4 words de 32 bits
- **Bancos**: 4 (Bank0, Bank1, Bank2, Bank3)
- **AlineaciÃ³n**: 4 bytes (instrucciones y datos)
- **Endianness**: Little-endian (CPU) â†” Big-endian (RAM)
- **Interfaz**: AsÃ­ncrona con RT/WT cycles

### CachÃ© (Requerido para aprobar)
- **MÃ­nimo (aprobar)**: Instruction Cache, 4+ lÃ­neas, direct-mapped
- **Recomendado (extraordinario)**: + Data Cache, 4+ lÃ­neas
- **Avanzado (mundial)**: Set-associative o fully-associative

## Flujo de EjecuciÃ³n de Instrucciones

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                  CICLO DE INSTRUCCIÃ“N                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           â”‚
           â†“
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚ 1. FETCH     â”‚  Control Unit solicita instrucciÃ³n
    â”‚              â”‚  â€¢ PC â†’ Instruction Cache
    â”‚              â”‚  â€¢ Si hit: 1 ciclo
    â”‚              â”‚  â€¢ Si miss: Memory Control â†’ RAM (RT cycles)
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           â”‚
           â†“
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚ 2. DECODE    â”‚  Instruction Decoder analiza
    â”‚              â”‚  â€¢ Extrae opcode, Rs, Rt, Rd, etc.
    â”‚              â”‚  â€¢ Genera seÃ±ales de control
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           â”‚
           â†“
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚ 3. EXECUTE   â”‚  Data Path ejecuta
    â”‚              â”‚  â€¢ Register File â†’ ALU
    â”‚              â”‚  â€¢ ALU opera segÃºn ALU_OP
    â”‚              â”‚  â€¢ Branch Control calcula PC
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           â”‚
           â†“
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚ 4. MEMORY    â”‚  (Solo LW/SW)
    â”‚              â”‚  â€¢ Data Cache (si existe)
    â”‚              â”‚  â€¢ Si miss: Memory Control â†’ RAM
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           â”‚
           â†“
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚ 5. WRITEBACK â”‚  Resultado a registros
    â”‚              â”‚  â€¢ MUX Writeback selecciona fuente
    â”‚              â”‚  â€¢ Register File escribe
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           â”‚
           â†“
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚ 6. NEXT PC   â”‚  Actualizar Program Counter
    â”‚              â”‚  â€¢ PC = PC+4 (secuencial)
    â”‚              â”‚  â€¢ PC = branch target (branch)
    â”‚              â”‚  â€¢ PC = jump target (jump)
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           â”‚
           â””â”€â”€â†’ Repetir
```

### Latencias por Tipo de InstrucciÃ³n

#### Sin CachÃ© (Estado actual - LENTO)
```
Tipo R (ADD, SUB, etc.):
    FETCH (RT cycles) + DECODE (1) + EXECUTE (1) + WRITEBACK (1)
    = RT + 3 cycles

Tipo I aritmÃ©tico (ADDI, ORI, etc.):
    FETCH (RT) + DECODE (1) + EXECUTE (1) + WRITEBACK (1)
    = RT + 3 cycles

LW (Load Word):
    FETCH (RT) + DECODE (1) + EXECUTE (1) + MEMORY (RT) + WRITEBACK (1)
    = 2Ã—RT + 4 cycles

SW (Store Word):
    FETCH (RT) + DECODE (1) + EXECUTE (1) + MEMORY (WT)
    = RT + WT + 3 cycles

Branch (BEQ, BNE, etc.):
    FETCH (RT) + DECODE (1) + EXECUTE (1) + NEXT_PC (1)
    = RT + 3 cycles

Jump (J):
    FETCH (RT) + DECODE (1) + NEXT_PC (1)
    = RT + 2 cycles
```

#### Con Instruction Cache (Hit rate > 80%)
```
Tipo R: 1 (I-Cache hit) + 1 (DECODE) + 1 (EXECUTE) + 1 (WB) = 4 cycles
LW:     1 + 1 + 1 + RT (D-Cache miss) + 1 = RT + 4 cycles
```

#### Con Ambas CachÃ©s (Hit rate > 80%)
```
Tipo R: 4 cycles (sin acceso a memoria)
LW:     1 + 1 + 1 + 1 (D-Cache hit) + 1 = 5 cycles
SW:     1 + 1 + 1 + 1 (D-Cache hit, write-back) = 4 cycles
```

**Mejora de performance**: ~RTÃ—10 veces mÃ¡s rÃ¡pido con cachÃ©s

## Formatos de InstrucciÃ³n

### R-Type (Register)
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ opcode â”‚   Rs   â”‚   Rt   â”‚   Rd   â”‚ shamt  â”‚ funct  â”‚
â”‚ 6 bits â”‚ 5 bits â”‚ 5 bits â”‚ 5 bits â”‚ 5 bits â”‚ 6 bits â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Ejemplos: ADD, SUB, AND, OR, XOR, NOR, SLT, MULT, DIV, SLL, SRL, SRA
```

### I-Type (Immediate)
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ opcode â”‚   Rs   â”‚   Rt   â”‚      immediate         â”‚
â”‚ 6 bits â”‚ 5 bits â”‚ 5 bits â”‚       16 bits          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Ejemplos: ADDI, ANDI, ORI, XORI, SLTI, BEQ, BNE, BLEZ, BGTZ, LW, SW, PUSH, POP
```

### J-Type (Jump)
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ opcode â”‚              address                     â”‚
â”‚ 6 bits â”‚             26 bits                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Ejemplos: J, JAL (si existe), HALT, TTY, KBD, RND
```

## Conjunto de Instrucciones Completo

### AritmÃ©ticas (7 instrucciones)
| InstrucciÃ³n | Tipo | OperaciÃ³n |
|-------------|------|-----------|
| ADD Rd, Rs, Rt | R | Rd = Rs + Rt |
| SUB Rd, Rs, Rt | R | Rd = Rs - Rt |
| ADDI Rt, Rs, Imm | I | Rt = Rs + SignExt(Imm) |
| MULT Rs, Rt | R | Hi:Lo = Rs Ã— Rt (signed) |
| MULU Rs, Rt | R | Hi:Lo = Rs Ã— Rt (unsigned) |
| DIV Rs, Rt | R | Lo = Rs / Rt, Hi = Rs % Rt (signed) |
| DIVU Rs, Rt | R | Lo = Rs / Rt, Hi = Rs % Rt (unsigned) |

### LÃ³gicas (7 instrucciones)
| InstrucciÃ³n | Tipo | OperaciÃ³n |
|-------------|------|-----------|
| AND Rd, Rs, Rt | R | Rd = Rs & Rt |
| OR Rd, Rs, Rt | R | Rd = Rs \| Rt |
| XOR Rd, Rs, Rt | R | Rd = Rs ^ Rt |
| NOR Rd, Rs, Rt | R | Rd = ~(Rs \| Rt) |
| ANDI Rt, Rs, Imm | I | Rt = Rs & ZeroExt(Imm) |
| ORI Rt, Rs, Imm | I | Rt = Rs \| ZeroExt(Imm) |
| XORI Rt, Rs, Imm | I | Rt = Rs ^ ZeroExt(Imm) |

### Shift (3 instrucciones)
| InstrucciÃ³n | Tipo | OperaciÃ³n |
|-------------|------|-----------|
| SLL Rd, Rt, Shamt | R | Rd = Rt << Shamt |
| SRL Rd, Rt, Shamt | R | Rd = Rt >> Shamt (logical) |
| SRA Rd, Rt, Shamt | R | Rd = Rt >> Shamt (arithmetic) |

### ComparaciÃ³n (2 instrucciones)
| InstrucciÃ³n | Tipo | OperaciÃ³n |
|-------------|------|-----------|
| SLT Rd, Rs, Rt | R | Rd = (Rs < Rt) ? 1 : 0 (signed) |
| SLTI Rt, Rs, Imm | I | Rt = (Rs < SignExt(Imm)) ? 1 : 0 |

### Branches (5 instrucciones)
| InstrucciÃ³n | Tipo | OperaciÃ³n |
|-------------|------|-----------|
| BEQ Rs, Rt, Offset | I | if (Rs == Rt) PC = PC + 4 + SignExt(Offset)<<2 |
| BNE Rs, Rt, Offset | I | if (Rs != Rt) PC = PC + 4 + SignExt(Offset)<<2 |
| BLEZ Rs, Offset | I | if (Rs <= 0) PC = PC + 4 + SignExt(Offset)<<2 |
| BGTZ Rs, Offset | I | if (Rs > 0) PC = PC + 4 + SignExt(Offset)<<2 |
| BLTZ Rs, Offset | I | if (Rs < 0) PC = PC + 4 + SignExt(Offset)<<2 |

### Jumps (2 instrucciones)
| InstrucciÃ³n | Tipo | OperaciÃ³n |
|-------------|------|-----------|
| J Address | J | PC = {PC[31:28], Address[25:0], 2'b00} |
| JR Rs | R | PC = Rs, SP = SP + 4 |

### Memoria (2 instrucciones)
| InstrucciÃ³n | Tipo | OperaciÃ³n |
|-------------|------|-----------|
| LW Rt, Offset(Rs) | I | Rt = Memory[Rs + SignExt(Offset)] |
| SW Rt, Offset(Rs) | I | Memory[Rs + SignExt(Offset)] = Rt |

### Stack (2 instrucciones)
| InstrucciÃ³n | Tipo | OperaciÃ³n |
|-------------|------|-----------|
| PUSH Rs | I | SP = SP - 4, Memory[SP] = Rs |
| POP Rt | I | Rt = Memory[SP], SP = SP + 4 |

### Especiales (6 instrucciones)
| InstrucciÃ³n | Tipo | OperaciÃ³n |
|-------------|------|-----------|
| MFHI Rd | R | Rd = Hi |
| MFLO Rd | R | Rd = Lo |
| TTY Rs | J | Output Rs[6:0] to terminal |
| KBD Rd | J | Rd = keyboard input (or -1 if none) |
| RND Rd | J | Rd = random number |
| HALT | J | Stop execution |

**Total**: 40+ instrucciones

## Interfaz de Memoria

### DirecciÃ³n de Memoria (32 bits)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Block Address   â”‚  Word    â”‚   Byte     â”‚ Align  â”‚
â”‚    16 bits       â”‚ Offset   â”‚  Offset    â”‚        â”‚
â”‚   bits [19:4]    â”‚  [3:2]   â”‚   [1:0]    â”‚  = 00  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Block Address: Selecciona uno de 65,536 bloques
Word Offset:   Selecciona una de 4 palabras dentro del bloque
Byte Offset:   Debe ser 00 (alineaciÃ³n a 4 bytes)
```

### RAM Interface (AsÃ­ncrona)

#### Entradas
| Puerto | Ancho | DescripciÃ³n |
|--------|-------|-------------|
| ADDR | 16 bits | Block address (direcciÃ³n[19:4]) |
| CS | 1 bit | Chip Select (1 = activo) |
| R/W | 1 bit | 0 = Read, 1 = Write |
| I0-I3 | 4Ã—32 bits | Datos a escribir (4 words) |
| MASK | 4 bits | SelecciÃ³n de bancos (bit i = habilitar banco i) |

#### Salidas
| Puerto | Ancho | DescripciÃ³n |
|--------|-------|-------------|
| O0-O3 | 4Ã—32 bits | Datos leÃ­dos (4 words del bloque) |
| RT | N bits | Read Time (ciclos de lectura) |
| WT | N bits | Write Time (ciclos de escritura) |

### ConversiÃ³n Little-Endian

```
CPU (Little-Endian):     Byte 0 es LSB, Byte 3 es MSB
    0x12345678 â†’ [0x78, 0x56, 0x34, 0x12]

RAM (Big-Endian):        Byte 0 es MSB, Byte 3 es LSB
    0x12345678 â†’ [0x12, 0x34, 0x56, 0x78]

Memory Control debe:
    WRITE: Bit-reverse antes de escribir a RAM
    READ:  Bit-reverse despuÃ©s de leer de RAM

Bit-reverse: swap bit 0 â†” bit 31, bit 1 â†” bit 30, ..., bit 15 â†” bit 16
```

## Estado de ImplementaciÃ³n del Proyecto

### Componentes Implementados (11/21) - 52%

| Componente | Estado | UbicaciÃ³n |
|------------|--------|-----------|
| [[ALU]] | âœ… Completo | Data Path â†’ ALU |
| [[Register File]] | âœ… Completo | Data Path â†’ Register File |
| [[Instruction Decoder]] | âœ… Completo | Data Path â†’ Instruction Decoder |
| [[Branch Control]] | âœ… Completo | Data Path â†’ Branch Control |
| Program Counter | âœ… Completo | Data Path â†’ PC |
| Instruction Register | âœ… Completo | Data Path â†’ IR |
| MUX Writeback | âœ… Completo | Data Path â†’ MUX |
| MUX ALU_B | âœ… Completo | Data Path â†’ MUX |
| MUX Rd/Rt | âœ… Completo | Data Path â†’ MUX |
| Sign Extender | âœ… Completo | Data Path â†’ Extender |
| Zero Extender | âœ… Completo | Data Path â†’ Extender |

### Componentes Faltantes (10/21) - 48%

| Componente | Prioridad | Tiempo Estimado |
|------------|-----------|-----------------|
| [[Control Unit]] | ğŸš¨ğŸš¨ğŸš¨ CRÃTICO | 7-10 dÃ­as |
| [[Memory Control]] | ğŸš¨ğŸš¨ BLOQUEANTE | 5-6 dÃ­as |
| [[Instruction Cache]] | ğŸ”´ ALTA | 7-10 dÃ­as |
| [[Data Cache]] | ğŸŸ¡ MEDIA | 5-7 dÃ­as |
| [[Random Generator]] | ğŸŸ¢ BAJA | 2-3 horas |

**Total trabajo pendiente**: 40-50 dÃ­as
**Deadline**: 31 enero 2025 (52 dÃ­as restantes)
**Margen**: AJUSTADO

## Criterios de CalificaciÃ³n

### Requisitos MÃ­nimos (3 puntos - SUSPENSO)
- âŒ Control Unit funcional
- âŒ Memory Control funcional
- âŒ Data Path completo
- âŒ Procesador ejecuta instrucciones bÃ¡sicas

### Para Aprobar (5 puntos - Primera Convocatoria)
- âœ… Todo lo anterior
- âŒ Instruction Cache (4+ lÃ­neas, direct-mapped)
- âŒ Tests bÃ¡sicos pasando

### Para Extraordinario (5 puntos - Segunda Convocatoria)
- âœ… Todo lo anterior
- âŒ Data Cache (4+ lÃ­neas)
- âŒ Tests completos pasando
- âŒ Performance mejorada

### Para Mundial (5 puntos - Tercera Convocatoria)
- âœ… Todo lo anterior
- âŒ Set-Associative o Fully-Associative cache
- âŒ LRU replacement policy
- âŒ Performance optimizada
- âŒ Costo â‰¤ 100 unidades

## Referencias

- [[Dashboard]] - Estado global del proyecto
- [[Control Unit]] - FSM principal
- [[Memory Control]] - Interfaz con RAM
- [[Cache System Overview]] - Sistema de cachÃ©s
- [[Data Path]] - Flujo de datos
- DocumentaciÃ³n: `s-mips.pdf` - EspecificaciÃ³n completa
- DocumentaciÃ³n: `WORKFLOW_PROYECTO.md` - Plan de trabajo

---
**Creado**: 2025-12-09
**PropÃ³sito**: VisiÃ³n arquitectÃ³nica completa del procesador S-MIPS
**Estado**: DOCUMENTACIÃ“N COMPLETA - ImplementaciÃ³n 52%
